{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544825871487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544825871496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 16:17:51 2018 " "Processing started: Fri Dec 14 16:17:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544825871496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825871496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825871496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544825873097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544825873098 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "framebuffer.sv(83) " "Verilog HDL warning at framebuffer.sv(83): extended using \"x\" or \"z\"" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544825893693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825893699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825893699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825893707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825893707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typhoon.sv 1 1 " "Found 1 design units, including 1 entities, in source file typhoon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Typhoon " "Found entity 1: Typhoon" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825893715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825893715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825893724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825893724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_clk " "Found entity 1: mem_clk" {  } { { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825893735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825893735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_shader.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_shader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_shader " "Found entity 1: pixel_shader" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825893746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825893746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasterizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rasterizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rasterizer " "Found entity 1: rasterizer" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825893756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825893756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory_bins.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory_bins.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory_bins " "Found entity 1: vertex_memory_bins" {  } { { "vertex_memory_bins.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825893766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825893766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_transform_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertex_transform_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_transform_new " "Found entity 1: vertex_transform_new" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825893777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825893777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciprocal.v 1 1 " "Found 1 design units, including 1 entities, in source file reciprocal.v" { { "Info" "ISGN_ENTITY_NAME" "1 reciprocal " "Found entity 1: reciprocal" {  } { { "reciprocal.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/reciprocal.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825893784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825893784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory_input.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory_input " "Found entity 1: vertex_memory_input" {  } { { "vertex_memory_input.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825893795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825893795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perspective_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file perspective_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 perspective_divide " "Found entity 1: perspective_divide" {  } { { "perspective_divide.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/perspective_divide.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825893806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825893806 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "framebuffer framebuffer.sv(41) " "Verilog HDL Parameter Declaration warning at framebuffer.sv(41): Parameter Declaration in module \"framebuffer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544825893809 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Typhoon Typhoon.sv(22) " "Verilog HDL Parameter Declaration warning at Typhoon.sv(22): Parameter Declaration in module \"Typhoon\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544825893810 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Typhoon Typhoon.sv(23) " "Verilog HDL Parameter Declaration warning at Typhoon.sv(23): Parameter Declaration in module \"Typhoon\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544825893810 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Typhoon Typhoon.sv(24) " "Verilog HDL Parameter Declaration warning at Typhoon.sv(24): Parameter Declaration in module \"Typhoon\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544825893810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Typhoon " "Elaborating entity \"Typhoon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544825895739 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastDoneStreaming Typhoon.sv(77) " "Verilog HDL or VHDL warning at Typhoon.sv(77): object \"lastDoneStreaming\" assigned a value but never read" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544825895762 "|Typhoon"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Typhoon.sv(125) " "Verilog HDL assignment warning at Typhoon.sv(125): truncated value with size 32 to match size of target (16)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825895815 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VGA_reset 0 Typhoon.sv(34) " "Net \"VGA_reset\" at Typhoon.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544825895858 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Typhoon.sv(10) " "Output port \"LEDG\" at Typhoon.sv(10) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544825895859 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Typhoon.sv(14) " "Output port \"HEX0\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544825895859 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Typhoon.sv(14) " "Output port \"HEX1\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544825895859 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Typhoon.sv(14) " "Output port \"HEX2\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544825895859 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Typhoon.sv(14) " "Output port \"HEX3\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544825895859 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Typhoon.sv(14) " "Output port \"HEX4\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544825895859 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Typhoon.sv(14) " "Output port \"HEX5\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544825895859 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Typhoon.sv(14) " "Output port \"HEX6\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544825895859 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Typhoon.sv(14) " "Output port \"HEX7\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544825895859 "|Typhoon"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileAinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileAinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825896037 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileBinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileBinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825896037 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "linkedListHeadPointers " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"linkedListHeadPointers\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825896037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertex_transform_new vertex_transform_new:transform_core " "Elaborating entity \"vertex_transform_new\" for hierarchy \"vertex_transform_new:transform_core\"" {  } { { "Typhoon.sv" "transform_core" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825896212 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastKEY vertex_transform_new.sv(29) " "Verilog HDL or VHDL warning at vertex_transform_new.sv(29): object \"lastKEY\" assigned a value but never read" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544825896260 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(23) " "Verilog HDL assignment warning at vertex_transform_new.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896260 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(24) " "Verilog HDL assignment warning at vertex_transform_new.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896260 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 4 vertex_transform_new.sv(63) " "Verilog HDL assignment warning at vertex_transform_new.sv(63): truncated value with size 11 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896260 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 4 vertex_transform_new.sv(64) " "Verilog HDL assignment warning at vertex_transform_new.sv(64): truncated value with size 11 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896260 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 4 vertex_transform_new.sv(65) " "Verilog HDL assignment warning at vertex_transform_new.sv(65): truncated value with size 11 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896260 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 4 vertex_transform_new.sv(66) " "Verilog HDL assignment warning at vertex_transform_new.sv(66): truncated value with size 11 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896260 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(223) " "Verilog HDL assignment warning at vertex_transform_new.sv(223): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896260 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(226) " "Verilog HDL assignment warning at vertex_transform_new.sv(226): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896260 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(230) " "Verilog HDL assignment warning at vertex_transform_new.sv(230): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896261 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(232) " "Verilog HDL assignment warning at vertex_transform_new.sv(232): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896261 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(236) " "Verilog HDL assignment warning at vertex_transform_new.sv(236): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896261 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(240) " "Verilog HDL assignment warning at vertex_transform_new.sv(240): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896261 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(244) " "Verilog HDL assignment warning at vertex_transform_new.sv(244): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896261 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vertex_transform_new.sv(246) " "Verilog HDL assignment warning at vertex_transform_new.sv(246): truncated value with size 32 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896261 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 vertex_transform_new.sv(269) " "Verilog HDL assignment warning at vertex_transform_new.sv(269): truncated value with size 33 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896261 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 vertex_transform_new.sv(270) " "Verilog HDL assignment warning at vertex_transform_new.sv(270): truncated value with size 33 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896261 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 vertex_transform_new.sv(271) " "Verilog HDL assignment warning at vertex_transform_new.sv(271): truncated value with size 33 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896262 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 vertex_transform_new.sv(274) " "Verilog HDL assignment warning at vertex_transform_new.sv(274): truncated value with size 33 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896262 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 vertex_transform_new.sv(275) " "Verilog HDL assignment warning at vertex_transform_new.sv(275): truncated value with size 33 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896262 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 vertex_transform_new.sv(276) " "Verilog HDL assignment warning at vertex_transform_new.sv(276): truncated value with size 33 to match size of target (11)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896262 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vertex_transform_new.sv(317) " "Verilog HDL assignment warning at vertex_transform_new.sv(317): truncated value with size 32 to match size of target (8)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896262 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vertex_transform_new.sv(334) " "Verilog HDL assignment warning at vertex_transform_new.sv(334): truncated value with size 32 to match size of target (12)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896262 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vertex_transform_new.sv(349) " "Verilog HDL assignment warning at vertex_transform_new.sv(349): truncated value with size 32 to match size of target (12)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896262 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex_transform_new.sv(352) " "Verilog HDL assignment warning at vertex_transform_new.sv(352): truncated value with size 32 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896262 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex_transform_new.sv(353) " "Verilog HDL assignment warning at vertex_transform_new.sv(353): truncated value with size 32 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896262 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vertex_transform_new.sv(356) " "Verilog HDL assignment warning at vertex_transform_new.sv(356): truncated value with size 32 to match size of target (12)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896262 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex_transform_new.sv(361) " "Verilog HDL assignment warning at vertex_transform_new.sv(361): truncated value with size 32 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896262 "|Typhoon|vertex_transform_new:transform_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vertex_transform_new.sv(365) " "Verilog HDL assignment warning at vertex_transform_new.sv(365): truncated value with size 32 to match size of target (4)" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825896262 "|Typhoon|vertex_transform_new:transform_core"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "listRegisters " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"listRegisters\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825896262 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "listRegisters " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"listRegisters\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825896262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertex_memory_input vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry " "Elaborating entity \"vertex_memory_input\" for hierarchy \"vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\"" {  } { { "vertex_transform_new.sv" "inputGeometry" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825896276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component\"" {  } { { "vertex_memory_input.v" "altsyncram_component" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825896724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component\"" {  } { { "vertex_memory_input.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825896746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component " "Instantiated megafunction \"vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file worldGeo.mif " "Parameter \"init_file\" = \"worldGeo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 144 " "Parameter \"width_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 144 " "Parameter \"width_b\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825896747 ""}  } { { "vertex_memory_input.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_input.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544825896747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_01s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_01s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_01s1 " "Found entity 1: altsyncram_01s1" {  } { { "db/altsyncram_01s1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_01s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825896952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825896952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_01s1 vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component\|altsyncram_01s1:auto_generated " "Elaborating entity \"altsyncram_01s1\" for hierarchy \"vertex_transform_new:transform_core\|vertex_memory_input:inputGeometry\|altsyncram:altsyncram_component\|altsyncram_01s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825896956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertex_memory_bins vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry " "Elaborating entity \"vertex_memory_bins\" for hierarchy \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\"" {  } { { "vertex_transform_new.sv" "binnedGeometry" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825897724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\"" {  } { { "vertex_memory_bins.v" "altsyncram_component" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825897783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\"" {  } { { "vertex_memory_bins.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825897815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component " "Instantiated megafunction \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 144 " "Parameter \"width_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 144 " "Parameter \"width_b\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825897815 ""}  } { { "vertex_memory_bins.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544825897815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_keq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_keq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_keq1 " "Found entity 1: altsyncram_keq1" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825897959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825897959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_keq1 vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated " "Elaborating entity \"altsyncram_keq1\" for hierarchy \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825897963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perspective_divide vertex_transform_new:transform_core\|perspective_divide:z0div " "Elaborating entity \"perspective_divide\" for hierarchy \"vertex_transform_new:transform_core\|perspective_divide:z0div\"" {  } { { "vertex_transform_new.sv" "z0div" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825898013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "perspective_divide.v" "LPM_DIVIDE_component" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/perspective_divide.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825898195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "perspective_divide.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/perspective_divide.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825898235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825898235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825898235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825898235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825898235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825898235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 17 " "Parameter \"lpm_widthd\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825898235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 17 " "Parameter \"lpm_widthn\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825898235 ""}  } { { "perspective_divide.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/perspective_divide.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544825898235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vou " "Found entity 1: lpm_divide_vou" {  } { { "db/lpm_divide_vou.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/lpm_divide_vou.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825898332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825898332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_vou vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated " "Elaborating entity \"lpm_divide_vou\" for hierarchy \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825898340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bji " "Found entity 1: sign_div_unsign_bji" {  } { { "db/sign_div_unsign_bji.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/sign_div_unsign_bji.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825898426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825898426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_bji vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider " "Elaborating entity \"sign_div_unsign_bji\" for hierarchy \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\"" {  } { { "db/lpm_divide_vou.tdf" "divider" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/lpm_divide_vou.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825898430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ggg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ggg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ggg " "Found entity 1: alt_u_div_ggg" {  } { { "db/alt_u_div_ggg.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_u_div_ggg.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825898546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825898546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_ggg vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider " "Elaborating entity \"alt_u_div_ggg\" for hierarchy \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\"" {  } { { "db/sign_div_unsign_bji.tdf" "divider" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/sign_div_unsign_bji.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825898551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825898702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825898702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_ggg.tdf" "add_sub_0" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_u_div_ggg.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825898710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825898826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825898826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"vertex_transform_new:transform_core\|perspective_divide:z0div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vou:auto_generated\|sign_div_unsign_bji:divider\|alt_u_div_ggg:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_ggg.tdf" "add_sub_1" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_u_div_ggg.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825898832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rasterizer rasterizer:tiledRasterizer " "Elaborating entity \"rasterizer\" for hierarchy \"rasterizer:tiledRasterizer\"" {  } { { "Typhoon.sv" "tiledRasterizer" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825899038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rasterizer.sv(225) " "Verilog HDL assignment warning at rasterizer.sv(225): truncated value with size 32 to match size of target (10)" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825899197 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rasterizer.sv(228) " "Verilog HDL assignment warning at rasterizer.sv(228): truncated value with size 32 to match size of target (10)" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825899197 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rasterizer.sv(238) " "Verilog HDL assignment warning at rasterizer.sv(238): truncated value with size 32 to match size of target (8)" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825899197 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "linkedListHeadPointers " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"linkedListHeadPointers\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825899197 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825899197 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825899197 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "zBufferTile " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"zBufferTile\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825899197 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTiles0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTiles0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825899197 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTiles1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTiles1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825899197 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "linkedListHeadPointers " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"linkedListHeadPointers\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825899197 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825899198 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825899198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_shader rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader " "Elaborating entity \"pixel_shader\" for hierarchy \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\"" {  } { { "rasterizer.sv" "shaderLoopY\[0\].shaderLoopX\[0\].shader" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825899201 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextDoneSetup pixel_shader.sv(27) " "Verilog HDL or VHDL warning at pixel_shader.sv(27): object \"nextDoneSetup\" assigned a value but never read" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544825899249 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_shader.sv(210) " "Verilog HDL assignment warning at pixel_shader.sv(210): truncated value with size 32 to match size of target (10)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825899249 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_shader.sv(211) " "Verilog HDL assignment warning at pixel_shader.sv(211): truncated value with size 32 to match size of target (10)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825899249 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pixel_shader.sv(354) " "Verilog HDL assignment warning at pixel_shader.sv(354): truncated value with size 32 to match size of target (16)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825899249 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pixel_shader.sv(359) " "Verilog HDL assignment warning at pixel_shader.sv(359): truncated value with size 32 to match size of target (16)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825899249 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_shader.sv(391) " "Verilog HDL assignment warning at pixel_shader.sv(391): truncated value with size 32 to match size of target (10)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825899249 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825899249 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825899249 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "zBuffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"zBuffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825899250 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825899250 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825899250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciprocal rasterizer:tiledRasterizer\|reciprocal:areaDivider " "Elaborating entity \"reciprocal\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\"" {  } { { "rasterizer.sv" "areaDivider" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825899494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "reciprocal.v" "LPM_DIVIDE_component" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/reciprocal.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825899550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "reciprocal.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/reciprocal.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825899577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825899577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825899577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825899577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 6 " "Parameter \"lpm_pipeline\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825899577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825899577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 19 " "Parameter \"lpm_widthd\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825899577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 19 " "Parameter \"lpm_widthn\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825899577 ""}  } { { "reciprocal.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/reciprocal.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544825899577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_t5t " "Found entity 1: lpm_divide_t5t" {  } { { "db/lpm_divide_t5t.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/lpm_divide_t5t.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825899671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825899671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_t5t rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_t5t:auto_generated " "Elaborating entity \"lpm_divide_t5t\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_t5t:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825899677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fji " "Found entity 1: sign_div_unsign_fji" {  } { { "db/sign_div_unsign_fji.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/sign_div_unsign_fji.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825899751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825899751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_fji rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_t5t:auto_generated\|sign_div_unsign_fji:divider " "Elaborating entity \"sign_div_unsign_fji\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_t5t:auto_generated\|sign_div_unsign_fji:divider\"" {  } { { "db/lpm_divide_t5t.tdf" "divider" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/lpm_divide_t5t.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825899757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ogg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ogg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ogg " "Found entity 1: alt_u_div_ogg" {  } { { "db/alt_u_div_ogg.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_u_div_ogg.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825899878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825899878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_ogg rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_t5t:auto_generated\|sign_div_unsign_fji:divider\|alt_u_div_ogg:divider " "Elaborating entity \"alt_u_div_ogg\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_t5t:auto_generated\|sign_div_unsign_fji:divider\|alt_u_div_ogg:divider\"" {  } { { "db/sign_div_unsign_fji.tdf" "divider" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/sign_div_unsign_fji.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825899885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_clk mem_clk:myTest " "Elaborating entity \"mem_clk\" for hierarchy \"mem_clk:myTest\"" {  } { { "Typhoon.sv" "myTest" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825899987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mem_clk:myTest\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mem_clk:myTest\|altpll:altpll_component\"" {  } { { "mem_clk.v" "altpll_component" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825900234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_clk:myTest\|altpll:altpll_component " "Elaborated megafunction instantiation \"mem_clk:myTest\|altpll:altpll_component\"" {  } { { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825900262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_clk:myTest\|altpll:altpll_component " "Instantiated megafunction \"mem_clk:myTest\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mem_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mem_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544825900262 ""}  } { { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544825900262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mem_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mem_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_clk_altpll " "Found entity 1: mem_clk_altpll" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544825900393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544825900393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_clk_altpll mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated " "Elaborating entity \"mem_clk_altpll\" for hierarchy \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825900397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGAtiming " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGAtiming\"" {  } { { "Typhoon.sv" "VGAtiming" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825900426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer framebuffer:SRAM " "Elaborating entity \"framebuffer\" for hierarchy \"framebuffer:SRAM\"" {  } { { "Typhoon.sv" "SRAM" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544825900474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funDemo framebuffer.sv(50) " "Verilog HDL or VHDL warning at framebuffer.sv(50): object \"funDemo\" assigned a value but never read" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544825900544 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readSync framebuffer.sv(72) " "Verilog HDL or VHDL warning at framebuffer.sv(72): object \"readSync\" assigned a value but never read" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544825900544 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 framebuffer.sv(87) " "Verilog HDL assignment warning at framebuffer.sv(87): truncated value with size 32 to match size of target (20)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825900544 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 framebuffer.sv(108) " "Verilog HDL assignment warning at framebuffer.sv(108): truncated value with size 32 to match size of target (20)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825900544 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framebuffer.sv(181) " "Verilog HDL assignment warning at framebuffer.sv(181): truncated value with size 32 to match size of target (8)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825900544 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framebuffer.sv(185) " "Verilog HDL assignment warning at framebuffer.sv(185): truncated value with size 32 to match size of target (8)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544825900544 "|Typhoon|framebuffer:SRAM"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileAinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileAinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825900544 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileBinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileBinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825900544 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileAinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileAinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825900544 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileBinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileBinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544825900544 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[108\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544825904927 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[109\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544825904927 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[110\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544825904927 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[116\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544825904927 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[117\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544825904927 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[124\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544825904927 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[125\] " "Synthesized away node \"vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_keq1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_keq1.tdf" 3912 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "vertex_transform_new.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 169 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544825904927 "|Typhoon|vertex_transform_new:transform_core|vertex_memory_bins:binnedGeometry|altsyncram:altsyncram_component|altsyncram_keq1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vertex_transform_new:transform_core\|vertex_memory_bins:binnedGeometry\|altsyncram:altsyncram_component\|altsyncram_keq1:auto_generated\|q_b\[126\] " "Sy