{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529644961466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529644961468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 22:22:41 2018 " "Processing started: Thu Jun 21 22:22:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529644961468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529644961468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDcontroller -c LCDcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCDcontroller -c LCDcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529644961468 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1529644961709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/lcdcontrollertop.v 2 2 " "Found 2 design units, including 2 entities, in source file /google drive/logic design practice/lcdcontroller/source/lcdcontrollertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdControllerTop " "Found entity 1: lcdControllerTop" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529644961758 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcdInterface " "Found entity 2: lcdInterface" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529644961758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529644961758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/patternconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/source/patternconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 patternConverter " "Found entity 1: patternConverter" {  } { { "../source/patternConverter.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/patternConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529644961766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529644961766 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcdController.v(48) " "Verilog HDL information at lcdController.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdController.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1529644961774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/lcdcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/source/lcdcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdController " "Found entity 1: lcdController" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdController.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529644961774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529644961774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/google drive/logic design practice/lcdcontroller/source/bcdconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /google drive/logic design practice/lcdcontroller/source/bcdconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdConterter " "Found entity 1: bcdConterter" {  } { { "../source/bcdConverter.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/bcdConverter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529644961780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529644961780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcdControllerTop " "Elaborating entity \"lcdControllerTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529644961811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdConterter bcdConterter:myBcdConverter " "Elaborating entity \"bcdConterter\" for hierarchy \"bcdConterter:myBcdConverter\"" {  } { { "../source/lcdControllerTop.v" "myBcdConverter" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529644961814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "patternConverter patternConverter:tenThousand " "Elaborating entity \"patternConverter\" for hierarchy \"patternConverter:tenThousand\"" {  } { { "../source/lcdControllerTop.v" "tenThousand" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529644961816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdInterface lcdInterface:myInterface " "Elaborating entity \"lcdInterface\" for hierarchy \"lcdInterface:myInterface\"" {  } { { "../source/lcdControllerTop.v" "myInterface" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529644961822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdController lcdController:myController " "Elaborating entity \"lcdController\" for hierarchy \"lcdController:myController\"" {  } { { "../source/lcdControllerTop.v" "myController" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529644961824 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcdController.v(63) " "Verilog HDL Case Statement information at lcdController.v(63): all case item expressions in this case statement are onehot" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdController.v" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1529644961827 "|lcdControllerTop|lcdController:myController"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[0\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[0\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529644962223 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|inBus\[7\] " "Converted tri-state buffer \"lcdInterface:myInterface\|inBus\[7\]\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 81 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529644962223 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lcdInterface:myInterface\|addrOrData " "Converted tri-state buffer \"lcdInterface:myInterface\|addrOrData\" feeding internal logic into a wire" {  } { { "../source/lcdControllerTop.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdControllerTop.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1529644962223 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1529644962223 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1529644962882 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "lcdController:myController\|Selector28 GND node " "The node \"lcdController:myController\|Selector28\" is fed by GND" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdController.v" 63 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1529644962900 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1529644962900 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node lcdController:myController\|Selector28 always-enabled I/O buffer \"lcdController:myController\|lcdBus\[7\]\" " "The node \"lcdController:myController\|Selector28\" has multiple drivers due to the always-enabled I/O buffer \"lcdController:myController\|lcdBus\[7\]\"" {  } { { "../source/lcdController.v" "" { Text "H:/Google Drive/Logic Design Practice/LCDcontroller/source/lcdController.v" 63 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Quartus II" 0 -1 1529644962903 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/output_files/LCDcontroller.map.smsg " "Generated suppressed messages file H:/Google Drive/Logic Design Practice/LCDcontroller/QPF/output_files/LCDcontroller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529644962949 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529644963055 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 21 22:22:43 2018 " "Processing ended: Thu Jun 21 22:22:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529644963055 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529644963055 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529644963055 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529644963055 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529644963655 ""}
