
ubuntu-preinstalled/ntfsusermap:     file format elf32-littlearm


Disassembly of section .init:

00000df8 <.init>:
 df8:	push	{r3, lr}
 dfc:	bl	1548 <__snprintf_chk@plt+0x468>
 e00:	pop	{r3, pc}

Disassembly of section .plt:

00000e04 <calloc@plt-0x14>:
     e04:	push	{lr}		; (str lr, [sp, #-4]!)
     e08:	ldr	lr, [pc, #4]	; e14 <calloc@plt-0x4>
     e0c:	add	lr, pc, lr
     e10:	ldr	pc, [lr, #8]!
     e14:	strheq	r4, [r1], -r8

00000e18 <calloc@plt>:
     e18:	add	ip, pc, #0, 12
     e1c:	add	ip, ip, #20, 20	; 0x14000
     e20:	ldr	pc, [ip, #184]!	; 0xb8

00000e24 <ntfs_log_redirect@plt>:
     e24:	add	ip, pc, #0, 12
     e28:	add	ip, ip, #20, 20	; 0x14000
     e2c:	ldr	pc, [ip, #176]!	; 0xb0

00000e30 <ntfs_umount@plt>:
     e30:	add	ip, pc, #0, 12
     e34:	add	ip, ip, #20, 20	; 0x14000
     e38:	ldr	pc, [ip, #168]!	; 0xa8

00000e3c <strcmp@plt>:
     e3c:	add	ip, pc, #0, 12
     e40:	add	ip, ip, #20, 20	; 0x14000
     e44:	ldr	pc, [ip, #160]!	; 0xa0

00000e48 <__cxa_finalize@plt>:
     e48:	add	ip, pc, #0, 12
     e4c:	add	ip, ip, #20, 20	; 0x14000
     e50:	ldr	pc, [ip, #152]!	; 0x98

00000e54 <ntfs_attr_find_in_attrdef@plt>:
     e54:	add	ip, pc, #0, 12
     e58:	add	ip, ip, #20, 20	; 0x14000
     e5c:	ldr	pc, [ip, #144]!	; 0x90

00000e60 <getuid@plt>:
     e60:	add	ip, pc, #0, 12
     e64:	add	ip, ip, #20, 20	; 0x14000
     e68:	ldr	pc, [ip, #136]!	; 0x88

00000e6c <ntfs_malloc@plt>:
     e6c:	add	ip, pc, #0, 12
     e70:	add	ip, ip, #20, 20	; 0x14000
     e74:	ldr	pc, [ip, #128]!	; 0x80

00000e78 <free@plt>:
     e78:			; <UNDEFINED> instruction: 0x46c04778
     e7c:	add	ip, pc, #0, 12
     e80:	add	ip, ip, #20, 20	; 0x14000
     e84:	ldr	pc, [ip, #116]!	; 0x74

00000e88 <fgets@plt>:
     e88:	add	ip, pc, #0, 12
     e8c:	add	ip, ip, #20, 20	; 0x14000
     e90:	ldr	pc, [ip, #108]!	; 0x6c

00000e94 <memcpy@plt>:
     e94:	add	ip, pc, #0, 12
     e98:	add	ip, ip, #20, 20	; 0x14000
     e9c:	ldr	pc, [ip, #100]!	; 0x64

00000ea0 <ntfs_read_directory@plt>:
     ea0:	add	ip, pc, #0, 12
     ea4:	add	ip, ip, #20, 20	; 0x14000
     ea8:	ldr	pc, [ip, #92]!	; 0x5c

00000eac <stpcpy@plt>:
     eac:	add	ip, pc, #0, 12
     eb0:	add	ip, ip, #20, 20	; 0x14000
     eb4:	ldr	pc, [ip, #84]!	; 0x54

00000eb8 <ntfs_ucsnlen@plt>:
     eb8:	add	ip, pc, #0, 12
     ebc:	add	ip, ip, #20, 20	; 0x14000
     ec0:	ldr	pc, [ip, #76]!	; 0x4c

00000ec4 <__stack_chk_fail@plt>:
     ec4:	add	ip, pc, #0, 12
     ec8:	add	ip, ip, #20, 20	; 0x14000
     ecc:	ldr	pc, [ip, #68]!	; 0x44

00000ed0 <realloc@plt>:
     ed0:	add	ip, pc, #0, 12
     ed4:	add	ip, ip, #20, 20	; 0x14000
     ed8:	ldr	pc, [ip, #60]!	; 0x3c

00000edc <ntfs_check_if_mounted@plt>:
     edc:	add	ip, pc, #0, 12
     ee0:	add	ip, ip, #20, 20	; 0x14000
     ee4:	ldr	pc, [ip, #52]!	; 0x34

00000ee8 <__memcpy_chk@plt>:
     ee8:	add	ip, pc, #0, 12
     eec:	add	ip, ip, #20, 20	; 0x14000
     ef0:	ldr	pc, [ip, #44]!	; 0x2c

00000ef4 <fwrite@plt>:
     ef4:	add	ip, pc, #0, 12
     ef8:	add	ip, ip, #20, 20	; 0x14000
     efc:	ldr	pc, [ip, #36]!	; 0x24

00000f00 <strtoll@plt>:
     f00:	add	ip, pc, #0, 12
     f04:	add	ip, ip, #20, 20	; 0x14000
     f08:	ldr	pc, [ip, #28]!

00000f0c <open64@plt>:
     f0c:	add	ip, pc, #0, 12
     f10:	add	ip, ip, #20, 20	; 0x14000
     f14:	ldr	pc, [ip, #20]!

00000f18 <puts@plt>:
     f18:	add	ip, pc, #0, 12
     f1c:	add	ip, ip, #20, 20	; 0x14000
     f20:	ldr	pc, [ip, #12]!

00000f24 <ntfs_ucstombs@plt>:
     f24:	add	ip, pc, #0, 12
     f28:	add	ip, ip, #20, 20	; 0x14000
     f2c:	ldr	pc, [ip, #4]!

00000f30 <malloc@plt>:
     f30:	add	ip, pc, #0, 12
     f34:	add	ip, ip, #77824	; 0x13000
     f38:	ldr	pc, [ip, #4092]!	; 0xffc

00000f3c <ntfs_attr_close@plt>:
     f3c:	add	ip, pc, #0, 12
     f40:	add	ip, ip, #77824	; 0x13000
     f44:	ldr	pc, [ip, #4084]!	; 0xff4

00000f48 <__libc_start_main@plt>:
     f48:	add	ip, pc, #0, 12
     f4c:	add	ip, ip, #77824	; 0x13000
     f50:	ldr	pc, [ip, #4076]!	; 0xfec

00000f54 <__gmon_start__@plt>:
     f54:	add	ip, pc, #0, 12
     f58:	add	ip, ip, #77824	; 0x13000
     f5c:	ldr	pc, [ip, #4068]!	; 0xfe4

00000f60 <rename@plt>:
     f60:	add	ip, pc, #0, 12
     f64:	add	ip, ip, #77824	; 0x13000
     f68:	ldr	pc, [ip, #4060]!	; 0xfdc

00000f6c <exit@plt>:
     f6c:	add	ip, pc, #0, 12
     f70:	add	ip, ip, #77824	; 0x13000
     f74:	ldr	pc, [ip, #4052]!	; 0xfd4

00000f78 <ntfs_initialize_file_security@plt>:
     f78:	add	ip, pc, #0, 12
     f7c:	add	ip, ip, #77824	; 0x13000
     f80:	ldr	pc, [ip, #4044]!	; 0xfcc

00000f84 <strlen@plt>:
     f84:	add	ip, pc, #0, 12
     f88:	add	ip, ip, #77824	; 0x13000
     f8c:	ldr	pc, [ip, #4036]!	; 0xfc4

00000f90 <strchr@plt>:
     f90:	add	ip, pc, #0, 12
     f94:	add	ip, ip, #77824	; 0x13000
     f98:	ldr	pc, [ip, #4028]!	; 0xfbc

00000f9c <ntfs_attr_put_search_ctx@plt>:
     f9c:	add	ip, pc, #0, 12
     fa0:	add	ip, ip, #77824	; 0x13000
     fa4:	ldr	pc, [ip, #4020]!	; 0xfb4

00000fa8 <ntfs_attr_pread@plt>:
     fa8:	add	ip, pc, #0, 12
     fac:	add	ip, ip, #77824	; 0x13000
     fb0:	ldr	pc, [ip, #4012]!	; 0xfac

00000fb4 <__errno_location@plt>:
     fb4:	add	ip, pc, #0, 12
     fb8:	add	ip, ip, #77824	; 0x13000
     fbc:	ldr	pc, [ip, #4004]!	; 0xfa4

00000fc0 <ntfs_attr_open@plt>:
     fc0:	add	ip, pc, #0, 12
     fc4:	add	ip, ip, #77824	; 0x13000
     fc8:	ldr	pc, [ip, #3996]!	; 0xf9c

00000fcc <__sprintf_chk@plt>:
     fcc:	add	ip, pc, #0, 12
     fd0:	add	ip, ip, #77824	; 0x13000
     fd4:	ldr	pc, [ip, #3988]!	; 0xf94

00000fd8 <snprintf@plt>:
     fd8:	add	ip, pc, #0, 12
     fdc:	add	ip, ip, #77824	; 0x13000
     fe0:	ldr	pc, [ip, #3980]!	; 0xf8c

00000fe4 <memset@plt>:
     fe4:	add	ip, pc, #0, 12
     fe8:	add	ip, ip, #77824	; 0x13000
     fec:	ldr	pc, [ip, #3972]!	; 0xf84

00000ff0 <putchar@plt>:
     ff0:	add	ip, pc, #0, 12
     ff4:	add	ip, ip, #77824	; 0x13000
     ff8:	ldr	pc, [ip, #3964]!	; 0xf7c

00000ffc <ntfs_file_record_read@plt>:
     ffc:	add	ip, pc, #0, 12
    1000:	add	ip, ip, #77824	; 0x13000
    1004:	ldr	pc, [ip, #3956]!	; 0xf74

00001008 <__printf_chk@plt>:
    1008:	add	ip, pc, #0, 12
    100c:	add	ip, ip, #77824	; 0x13000
    1010:	ldr	pc, [ip, #3948]!	; 0xf6c

00001014 <write@plt>:
    1014:	add	ip, pc, #0, 12
    1018:	add	ip, ip, #77824	; 0x13000
    101c:	ldr	pc, [ip, #3940]!	; 0xf64

00001020 <__fprintf_chk@plt>:
    1020:	add	ip, pc, #0, 12
    1024:	add	ip, ip, #77824	; 0x13000
    1028:	ldr	pc, [ip, #3932]!	; 0xf5c

0000102c <ntfs_inode_close@plt>:
    102c:	add	ip, pc, #0, 12
    1030:	add	ip, ip, #77824	; 0x13000
    1034:	ldr	pc, [ip, #3924]!	; 0xf54

00001038 <setlocale@plt>:
    1038:	add	ip, pc, #0, 12
    103c:	add	ip, ip, #77824	; 0x13000
    1040:	ldr	pc, [ip, #3916]!	; 0xf4c

00001044 <ntfs_mount@plt>:
    1044:	add	ip, pc, #0, 12
    1048:	add	ip, ip, #77824	; 0x13000
    104c:	ldr	pc, [ip, #3908]!	; 0xf44

00001050 <strrchr@plt>:
    1050:	add	ip, pc, #0, 12
    1054:	add	ip, ip, #77824	; 0x13000
    1058:	ldr	pc, [ip, #3900]!	; 0xf3c

0000105c <ntfs_get_file_security@plt>:
    105c:	add	ip, pc, #0, 12
    1060:	add	ip, ip, #77824	; 0x13000
    1064:	ldr	pc, [ip, #3892]!	; 0xf34

00001068 <ntfs_leave_file_security@plt>:
    1068:	add	ip, pc, #0, 12
    106c:	add	ip, ip, #77824	; 0x13000
    1070:	ldr	pc, [ip, #3884]!	; 0xf2c

00001074 <ntfs_mbstoucs@plt>:
    1074:	add	ip, pc, #0, 12
    1078:	add	ip, ip, #77824	; 0x13000
    107c:	ldr	pc, [ip, #3876]!	; 0xf24

00001080 <ntfs_attr_lookup@plt>:
    1080:	add	ip, pc, #0, 12
    1084:	add	ip, ip, #77824	; 0x13000
    1088:	ldr	pc, [ip, #3868]!	; 0xf1c

0000108c <ntfs_attr_get_search_ctx@plt>:
    108c:	add	ip, pc, #0, 12
    1090:	add	ip, ip, #77824	; 0x13000
    1094:	ldr	pc, [ip, #3860]!	; 0xf14

00001098 <ntfs_inode_open@plt>:
    1098:	add	ip, pc, #0, 12
    109c:	add	ip, ip, #77824	; 0x13000
    10a0:	ldr	pc, [ip, #3852]!	; 0xf0c

000010a4 <__xstat64@plt>:
    10a4:	add	ip, pc, #0, 12
    10a8:	add	ip, ip, #77824	; 0x13000
    10ac:	ldr	pc, [ip, #3844]!	; 0xf04

000010b0 <isatty@plt>:
    10b0:	add	ip, pc, #0, 12
    10b4:	add	ip, ip, #77824	; 0x13000
    10b8:	ldr	pc, [ip, #3836]!	; 0xefc

000010bc <strncmp@plt>:
    10bc:	add	ip, pc, #0, 12
    10c0:	add	ip, ip, #77824	; 0x13000
    10c4:	ldr	pc, [ip, #3828]!	; 0xef4

000010c8 <abort@plt>:
    10c8:	add	ip, pc, #0, 12
    10cc:	add	ip, ip, #77824	; 0x13000
    10d0:	ldr	pc, [ip, #3820]!	; 0xeec

000010d4 <close@plt>:
    10d4:	add	ip, pc, #0, 12
    10d8:	add	ip, ip, #77824	; 0x13000
    10dc:	ldr	pc, [ip, #3812]!	; 0xee4

000010e0 <__snprintf_chk@plt>:
    10e0:	add	ip, pc, #0, 12
    10e4:	add	ip, ip, #77824	; 0x13000
    10e8:	ldr	pc, [ip, #3804]!	; 0xedc

Disassembly of section .text:

000010ec <.text>:
    10ec:	svcmi	0x00f0e92d
    10f0:	ldclmi	0, cr11, [fp, #652]	; 0x28c
    10f4:	blmi	ff6d2b08 <firstmapping@@Base+0xff6bd688>
    10f8:	ldrbtmi	r2, [sp], #-1
    10fc:	stmiapl	fp!, {r8, ip, pc}^
    1100:	ldmdavs	fp, {r0, r8, r9, ip, pc}
    1104:			; <UNDEFINED> instruction: 0xf7ff9321
    1108:	stmdacs	r0, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    110c:			; <UNDEFINED> instruction: 0xf1bbd147
    1110:	ldcle	15, cr0, [lr, #-4]
    1114:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1118:	cmple	r1, r0, lsl #16
    111c:	bmi	ff4d4c6c <firstmapping@@Base+0xff4bf7ec>
    1120:	blmi	ff4d2320 <firstmapping@@Base+0xff4bcea0>
    1124:	ldrdls	pc, [r0], -sp
    1128:	ldmdavs	r1!, {r1, r3, r5, r7, fp, ip, lr}
    112c:	tstls	r2, r3, lsl #4
    1130:	stmiapl	fp!, {r4, sp, lr}^
    1134:	stmdbcs	r0, {r3, r4, sp, lr}
    1138:	blmi	ff3b5270 <firstmapping@@Base+0xff39fdf0>
    113c:	stmiami	lr, {r0, r3, r4, r9, sp}^
    1140:	stmiapl	fp!, {r0, r8, sp}^
    1144:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1148:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
    114c:			; <UNDEFINED> instruction: 0xf7ff2001
    1150:	blmi	ff23cd90 <firstmapping@@Base+0xff227910>
    1154:	stmiami	r9, {r2, r5, r9, sp}^
    1158:	stmiapl	ip!, {r0, r8, sp}^
    115c:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    1160:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1164:	stmdavs	r3!, {r1, r2, r6, r7, fp, lr}
    1168:	tstcs	r1, r1, lsr r2
    116c:			; <UNDEFINED> instruction: 0xf7ff4478
    1170:	stmiami	r4, {r1, r6, r7, r9, sl, fp, sp, lr, pc}^
    1174:	andscs	r6, r5, #2293760	; 0x230000
    1178:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    117c:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
    1180:	stmdavs	r3!, {r0, r6, r7, fp, lr}
    1184:	tstcs	r1, fp, lsr #4
    1188:			; <UNDEFINED> instruction: 0xf7ff4478
    118c:	ldmmi	pc!, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1190:	eorscs	r6, r7, #2293760	; 0x230000
    1194:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1198:	mcr	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    119c:	ldmmi	ip!, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    11a0:			; <UNDEFINED> instruction: 0xf7ff4478
    11a4:	ldmmi	fp!, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    11a8:			; <UNDEFINED> instruction: 0xf7ff4478
    11ac:	ldmmi	sl!, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    11b0:			; <UNDEFINED> instruction: 0xf7ff4478
    11b4:	ldmmi	r9!, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    11b8:			; <UNDEFINED> instruction: 0xf7ff4478
    11bc:	str	lr, [r6, lr, lsr #29]!
    11c0:	eorcs	r4, r8, #172, 22	; 0x2b000
    11c4:			; <UNDEFINED> instruction: 0x210148b6
    11c8:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    11cc:			; <UNDEFINED> instruction: 0xf7ff681b
    11d0:			; <UNDEFINED> instruction: 0xe7bbee92
    11d4:	bmi	fecd4078 <firstmapping@@Base+0xfecbebf8>
    11d8:	ldrbtmi	r4, [sl], #-2483	; 0xfffff64d
    11dc:	andcs	r9, r1, #4, 4	; 0x40000000
    11e0:			; <UNDEFINED> instruction: 0x46904479
    11e4:			; <UNDEFINED> instruction: 0xf8559105
    11e8:	stmib	sp, {r0, r1, sp, pc}^
    11ec:	ands	fp, r0, r6, lsl #10
    11f0:	strtmi	r4, [r3], -lr, lsr #21
    11f4:			; <UNDEFINED> instruction: 0xf8da2101
    11f8:	ldrbtmi	r0, [sl], #-0
    11fc:	svc	0x0010f7ff
    1200:	andcs	r4, r0, #175104	; 0x2ac00
    1204:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    1208:	andsvs	r4, sl, fp, ror r4
    120c:	strbmi	r9, [r3, #-2822]	; 0xfffff4fa
    1210:			; <UNDEFINED> instruction: 0xf8d9d05a
    1214:	tstcs	r1, r4
    1218:			; <UNDEFINED> instruction: 0xf7ff4620
    121c:	strtmi	lr, [r3], -lr, lsr #29
    1220:	stmdacs	r0, {r4, r5, sp, lr}
    1224:	bls	13532c <firstmapping@@Base+0x11feac>
    1228:			; <UNDEFINED> instruction: 0xf8da2101
    122c:	svcge	0x00080000
    1230:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
    1234:			; <UNDEFINED> instruction: 0xf8594c9f
    1238:	andcs	r2, r1, r4, lsl #30
    123c:	ldrbtmi	r9, [ip], #-2309	; 0xfffff6fb
    1240:			; <UNDEFINED> instruction: 0xf7ff4d9d
    1244:	ldmmi	sp, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    1248:	bleq	bd38c <firstmapping@@Base+0xa7f0c>
    124c:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    1250:	mcr	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1254:	ldrtmi	r4, [fp], -r1, lsr #12
    1258:	ldmdavs	r0!, {r1, r3, r5, r9, sl, lr}
    125c:	stceq	0, cr15, [r0], {79}	; 0x4f
    1260:	strgt	lr, [r8], #-2509	; 0xfffff633
    1264:			; <UNDEFINED> instruction: 0xbc0ae9cd
    1268:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    126c:			; <UNDEFINED> instruction: 0x46224994
    1270:	ldrbtmi	r2, [r9], #-1
    1274:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1278:	ldrtmi	r4, [fp], -r1, lsr #12
    127c:	ldmdavs	r0!, {r1, r3, r5, r9, sl, lr}
    1280:	eorlt	pc, ip, sp, asr #17
    1284:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1288:			; <UNDEFINED> instruction: 0xf8d96830
    128c:			; <UNDEFINED> instruction: 0xf7ff4000
    1290:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    1294:	bmi	fe2f594c <firstmapping@@Base+0xfe2e04cc>
    1298:	tstcs	r1, r3, lsr #12
    129c:	ldrdeq	pc, [r0], -sl
    12a0:			; <UNDEFINED> instruction: 0xf7ff447a
    12a4:			; <UNDEFINED> instruction: 0xe7abeebe
    12a8:	smlabbcs	r1, r7, sl, r4
    12ac:	ldrdeq	pc, [r0], -sl
    12b0:			; <UNDEFINED> instruction: 0xf7ff447a
    12b4:	bmi	fe17cd94 <firstmapping@@Base+0xfe167914>
    12b8:			; <UNDEFINED> instruction: 0xf8da4623
    12bc:	mrscs	r0, (UNDEF: 1)
    12c0:			; <UNDEFINED> instruction: 0xf7ff447a
    12c4:	strb	lr, [r1, -lr, lsr #29]
    12c8:			; <UNDEFINED> instruction: 0xf8cd9b03
    12cc:	stcls	0, cr8, [r7, #-80]	; 0xffffffb0
    12d0:	stccs	8, cr6, [r0], {28}
    12d4:			; <UNDEFINED> instruction: 0xf8dfd06a
    12d8:			; <UNDEFINED> instruction: 0x461681f8
    12dc:	ldrsbge	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
    12e0:	ldrbtmi	r4, [r8], #1681	; 0x691
    12e4:	ldrbtmi	r4, [sl], #1559	; 0x617
    12e8:	ldrdlt	pc, [r8], -sp
    12ec:	and	r9, fp, r4, lsl #10
    12f0:	andcc	lr, r1, #212, 18	; 0x350000
    12f4:	ldmdavc	r2, {r0, r1, r3, r4, fp, ip, sp, lr}
    12f8:	subsle	r2, r2, r0, lsl #22
    12fc:	svclt	0x00082f00
    1300:	strcc	r4, [r1, -r3, lsr #13]
    1304:			; <UNDEFINED> instruction: 0xb1bc6824
    1308:	blcs	1b99c <firstmapping@@Base+0x651c>
    130c:	stmiavs	r5!, {r4, r5, r6, r7, r8, ip, lr, pc}^
    1310:	strbmi	r2, [r1], -r9, lsl #4
    1314:			; <UNDEFINED> instruction: 0xf7ff4628
    1318:	stmdacs	r0, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    131c:	strdcs	sp, [sp, -r2]!
    1320:			; <UNDEFINED> instruction: 0xf7ff4628
    1324:			; <UNDEFINED> instruction: 0x4651ee96
    1328:	stc	7, cr15, [r8, #1020]	; 0x3fc
    132c:	svclt	0x00082800
    1330:	stmdavs	r4!, {r1, r2, r5, r9, sl, lr}
    1334:	mvnle	r2, r0, lsl #24
    1338:	andlt	pc, r8, sp, asr #17
    133c:	svccs	0x00009d04
    1340:			; <UNDEFINED> instruction: 0xf1b9d034
    1344:	eorsle	r0, r6, r0, lsl #30
    1348:	fstmdbxmi	r3!, {d25-d26}	;@ Deprecated
    134c:	blls	bf5c <_IO_stdin_used@@Base+0x8a7c>
    1350:	svclt	0x0014447d
    1354:	strcs	r2, [r1], -r2, lsl #12
    1358:			; <UNDEFINED> instruction: 0xf8534629
    135c:			; <UNDEFINED> instruction: 0xf0000026
    1360:			; <UNDEFINED> instruction: 0x4604f9bd
    1364:			; <UNDEFINED> instruction: 0xf47f2800
    1368:	ldmdami	ip, {r0, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
    136c:			; <UNDEFINED> instruction: 0xf7ff4478
    1370:	blls	3cac8 <firstmapping@@Base+0x27648>
    1374:			; <UNDEFINED> instruction: 0xf8534621
    1378:			; <UNDEFINED> instruction: 0xf0000026
    137c:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    1380:	mcrge	4, 7, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    1384:			; <UNDEFINED> instruction: 0x462a4956
    1388:	ldrbtmi	r2, [r9], #-1
    138c:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
    1390:	bls	867f9c <firstmapping@@Base+0x852b1c>
    1394:	ldmdavs	fp, {r5, r9, sl, lr}
    1398:			; <UNDEFINED> instruction: 0xd15f429a
    139c:	pop	{r0, r1, r5, ip, sp, pc}
    13a0:	bcs	25368 <firstmapping@@Base+0xfee8>
    13a4:			; <UNDEFINED> instruction: 0xf109d0ae
    13a8:	str	r0, [fp, r1, lsl #18]!
    13ac:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    13b0:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
    13b4:	stmdami	ip, {r1, r3, r6, r7, r9, sl, sp, lr, pc}^
    13b8:			; <UNDEFINED> instruction: 0xf7ff4478
    13bc:	stmdami	fp, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}^
    13c0:			; <UNDEFINED> instruction: 0xf7ff4478
    13c4:	blmi	12bca74 <firstmapping@@Base+0x12a75f4>
    13c8:	stmdage	ip, {r4, r6, r8, sp}
    13cc:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    13d0:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    13d4:			; <UNDEFINED> instruction: 0xf89db128
    13d8:			; <UNDEFINED> instruction: 0xf0033030
    13dc:	blcs	1382360 <firstmapping@@Base+0x136cee0>
    13e0:	strhlt	sp, [r6, #-2]
    13e4:	andcs	r4, r1, #68608	; 0x10c00
    13e8:	rsbsvs	r4, r3, fp, ror r4
    13ec:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}^
    13f0:	ldrhtvs	r6, [r3], r2
    13f4:	andscs	lr, ip, r8, lsr #15
    13f8:			; <UNDEFINED> instruction: 0xf7ff4d3f
    13fc:	blls	bca6c <firstmapping@@Base+0xa75ec>
    1400:			; <UNDEFINED> instruction: 0xf04f447d
    1404:			; <UNDEFINED> instruction: 0xf1050a01
    1408:	ldmdbvs	r9, {r2, fp}
    140c:			; <UNDEFINED> instruction: 0xf8912350
    1410:			; <UNDEFINED> instruction: 0xf1099001
    1414:	b	13c3824 <firstmapping@@Base+0x13ae3a4>
    1418:	strtmi	r0, [r2], -r9, lsl #9
    141c:	strmi	r4, [r7], -ip, lsr #8
    1420:			; <UNDEFINED> instruction: 0xf7ff4640
    1424:	strbmi	lr, [r0], -r2, ror #26
    1428:	eorge	pc, r9, r5, lsl #16
    142c:	adcvc	r2, r6, r2, lsl #6
    1430:	rsbvc	r7, r3, r6, ror #1
    1434:			; <UNDEFINED> instruction: 0xf8ecf000
    1438:	addle	r2, r5, r0, lsl #30
    143c:	addle	r2, r3, r0, lsl #16
    1440:	stmdbls	r3, {r1, r2, r3, r5, r8, r9, fp, lr}
    1444:	rsbsvs	r4, fp, fp, ror r4
    1448:	stmdavs	sl, {r1, r8, r9, fp, ip, pc}
    144c:	ldmdavs	fp, {r0, r1, r2, r3, sp, lr}^
    1450:			; <UNDEFINED> instruction: 0xf8c760f8
    1454:	adcsvs	sl, fp, r8, lsl r0
    1458:			; <UNDEFINED> instruction: 0xe775603a
    145c:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1460:	andeq	r3, r1, lr, asr #27
    1464:	andeq	r0, r0, ip, lsl #2
    1468:	andeq	r3, r1, r0, lsl #30
    146c:	andeq	r0, r0, r0, lsr r1
    1470:	andeq	r0, r0, r8, lsl r1
    1474:	andeq	r0, r0, r4, lsl r1
    1478:	andeq	r2, r0, r4, asr #18
    147c:	andeq	r2, r0, r8, ror #14
    1480:	andeq	r2, r0, r0, lsl #15
    1484:	andeq	r2, r0, r6, lsr #15
    1488:			; <UNDEFINED> instruction: 0x000027b0
    148c:	andeq	r2, r0, lr, asr #15
    1490:	andeq	r2, r0, ip, ror #12
    1494:	andeq	r2, r0, r4, lsr #13
    1498:	andeq	r2, r0, ip, lsr #13
    149c:	andeq	r2, r0, r0, ror #13
    14a0:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    14a4:	andeq	r2, r0, lr, ror #15
    14a8:	strdeq	r2, [r0], -r8
    14ac:	andeq	r2, r0, sl, lsr #17
    14b0:	andeq	r3, r1, r8, lsl lr
    14b4:	andeq	r2, r0, r2, lsr #11
    14b8:	andeq	r0, r0, r5, ror #23
    14bc:	andeq	r2, r0, sl, lsr #15
    14c0:			; <UNDEFINED> instruction: 0x000027ba
    14c4:	andeq	r2, r0, r4, lsl r8
    14c8:	andeq	r2, r0, r0, lsr #15
    14cc:	andeq	r2, r0, r8, lsr #15
    14d0:	strdeq	r2, [r0], -lr
    14d4:	andeq	r2, r0, r6, ror #15
    14d8:	andeq	r2, r0, r8, lsl r8
    14dc:	andeq	r2, r0, r8, lsl #16
    14e0:	andeq	r2, r0, r2, lsl r8
    14e4:	andeq	r2, r0, r6, lsl #15
    14e8:	andeq	r2, r0, ip, lsl r7
    14ec:	andeq	r2, r0, r8, asr #14
    14f0:	andeq	r0, r0, r0, lsr #2
    14f4:	andeq	r2, r0, ip, ror r6
    14f8:	andeq	r3, r1, r0, lsr #24
    14fc:	andeq	r2, r0, r0, lsr #12
    1500:	bleq	3d644 <firstmapping@@Base+0x281c4>
    1504:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1508:	strbtmi	fp, [sl], -r2, lsl #24
    150c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1510:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1514:	ldrmi	sl, [sl], #776	; 0x308
    1518:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    151c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1520:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1524:			; <UNDEFINED> instruction: 0xf85a4b06
    1528:	stmdami	r6, {r0, r1, ip, sp}
    152c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1530:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    1534:	stcl	7, cr15, [r8, #1020]	; 0x3fc
    1538:	muleq	r1, r4, r9
    153c:	strdeq	r0, [r0], -ip
    1540:	andeq	r0, r0, r4, lsr #2
    1544:	andeq	r0, r0, r8, lsr #2
    1548:	ldr	r3, [pc, #20]	; 1564 <__snprintf_chk@plt+0x484>
    154c:	ldr	r2, [pc, #20]	; 1568 <__snprintf_chk@plt+0x488>
    1550:	add	r3, pc, r3
    1554:	ldr	r2, [r3, r2]
    1558:	cmp	r2, #0
    155c:	bxeq	lr
    1560:	b	f54 <__gmon_start__@plt>
    1564:	andeq	r3, r1, r4, ror r9
    1568:	andeq	r0, r0, ip, lsl r1
    156c:	blmi	1d358c <firstmapping@@Base+0x1be10c>
    1570:	bmi	1d2758 <firstmapping@@Base+0x1bd2d8>
    1574:	addmi	r4, r3, #2063597568	; 0x7b000000
    1578:	andle	r4, r3, sl, ror r4
    157c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1580:	ldrmi	fp, [r8, -r3, lsl #2]
    1584:	svclt	0x00004770
    1588:	andeq	r3, r1, ip, lsr #21
    158c:	andeq	r3, r1, r8, lsr #21
    1590:	andeq	r3, r1, r0, asr r9
    1594:	andeq	r0, r0, r4, lsl #2
    1598:	blmi	2535c0 <firstmapping@@Base+0x23e140>
    159c:	bmi	252784 <firstmapping@@Base+0x23d304>
    15a0:	bne	652794 <firstmapping@@Base+0x63d314>
    15a4:	addne	r4, r9, sl, ror r4
    15a8:	bicsvc	lr, r1, r1, lsl #22
    15ac:	andle	r1, r3, r9, asr #32
    15b0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    15b4:	ldrmi	fp, [r8, -r3, lsl #2]
    15b8:	svclt	0x00004770
    15bc:	andeq	r3, r1, r0, lsl #21
    15c0:	andeq	r3, r1, ip, ror sl
    15c4:	andeq	r3, r1, r4, lsr #18
    15c8:	andeq	r0, r0, ip, lsr #2
    15cc:	blmi	2ae9f4 <firstmapping@@Base+0x299574>
    15d0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    15d4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    15d8:	blmi	26fb8c <firstmapping@@Base+0x25a70c>
    15dc:	ldrdlt	r5, [r3, -r3]!
    15e0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    15e4:			; <UNDEFINED> instruction: 0xf7ff6818
    15e8:			; <UNDEFINED> instruction: 0xf7ffec30
    15ec:	blmi	1c14f0 <firstmapping@@Base+0x1ac070>
    15f0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    15f4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    15f8:	andeq	r3, r1, sl, asr #20
    15fc:	strdeq	r3, [r1], -r4
    1600:	andeq	r0, r0, r0, lsl #2
    1604:	andeq	r3, r1, lr, lsl sl
    1608:	andeq	r3, r1, sl, lsr #20
    160c:	svclt	0x0000e7c4
    1610:	mvnsmi	lr, #737280	; 0xb4000
    1614:	addlt	r4, r3, r7, lsl #12
    1618:			; <UNDEFINED> instruction: 0xf7ff2050
    161c:	strmi	lr, [r5], -sl, lsl #25
    1620:	subsle	r2, r1, r0, lsl #16
    1624:	blmi	a92f24 <firstmapping@@Base+0xa7daa4>
    1628:	blne	7f688 <firstmapping@@Base+0x6a208>
    162c:	ldrbtmi	r2, [fp], #-1107	; 0xfffffbad
    1630:	blmi	7f6b8 <firstmapping@@Base+0x6a238>
    1634:	rscscc	pc, pc, #79	; 0x4f
    1638:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    163c:	mrscs	r9, (UNDEF: 17)
    1640:	stcl	7, cr15, [r4], {255}	; 0xff
    1644:	stfeqd	f7, [r7], {7}
    1648:			; <UNDEFINED> instruction: 0xf8164644
    164c:	eoreq	r0, r3, #1, 30
    1650:	andcs	lr, r8, #323584	; 0x4f000
    1654:	tstvs	r8, #274432	; 0x43000
    1658:	stmdaeq	r2, {r4, r8, r9, fp, sp, lr, pc}
    165c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    1660:	streq	lr, [r3], #-2881	; 0xfffff4bf
    1664:	mvnsle	r4, r6, ror #10
    1668:			; <UNDEFINED> instruction: 0xf1074628
    166c:			; <UNDEFINED> instruction: 0xf7ff0608
    1670:	blmi	63c8a0 <firstmapping@@Base+0x627420>
    1674:	strhi	lr, [r0], #-2509	; 0xfffff633
    1678:	rscscc	pc, pc, #79	; 0x4f
    167c:	ldrsbhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    1680:	tstcs	r1, fp, ror r4
    1684:	ldrbtmi	r2, [r8], #1024	; 0x400
    1688:			; <UNDEFINED> instruction: 0xf7ff4428
    168c:	ldmdavc	fp!, {r5, r7, sl, fp, sp, lr, pc}^
    1690:	lfmle	f4, 4, [r9, #-652]	; 0xfffffd74
    1694:	ldrtmi	r2, [r1], -r0, lsl #6
    1698:			; <UNDEFINED> instruction: 0xf8114699
    169c:	addsmi	r2, sl, r1, lsl #22
    16a0:	blcs	80e2c8 <firstmapping@@Base+0x7f8e48>
    16a4:			; <UNDEFINED> instruction: 0xd1f84491
    16a8:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    16ac:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
    16b0:	andls	pc, r0, sp, asr #17
    16b4:			; <UNDEFINED> instruction: 0xf04f4643
    16b8:	strdcs	r3, [r1, -pc]
    16bc:	strtmi	r3, [r8], #-1540	; 0xfffff9fc
    16c0:	stc	7, cr15, [r4], {255}	; 0xff
    16c4:	mvnle	r2, r8, lsl #24
    16c8:	andlt	r4, r3, r8, lsr #12
    16cc:	mvnshi	lr, #12386304	; 0xbd0000
    16d0:			; <UNDEFINED> instruction: 0x00001eb2
    16d4:	andeq	r1, r0, r4, ror #28
    16d8:	andeq	r1, r0, r6, ror #28
    16dc:	svcmi	0x00f0e92d
    16e0:			; <UNDEFINED> instruction: 0xf8dfb0e7
    16e4:			; <UNDEFINED> instruction: 0x460c92b0
    16e8:	ldrbtmi	r4, [r9], #2987	; 0xbab
    16ec:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    16f0:	ldmdavs	fp, {r0, r2, r8, r9, ip, pc}
    16f4:			; <UNDEFINED> instruction: 0xf7ff9365
    16f8:	strmi	lr, [r5], -r6, asr #24
    16fc:			; <UNDEFINED> instruction: 0x4620b11c
    1700:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    1704:			; <UNDEFINED> instruction: 0xf1051c44
    1708:	strtmi	r0, [r0], #-13
    170c:	ldc	7, cr15, [r0], {255}	; 0xff
    1710:	mvnslt	r4, r6, lsl #12
    1714:	ldrbtmi	r4, [fp], #-2977	; 0xfffff45f
    1718:	muleq	r7, r3, r8
    171c:	andeq	lr, r7, r6, lsl #17
    1720:			; <UNDEFINED> instruction: 0xf7ff200a
    1724:	bge	2bc8c4 <firstmapping@@Base+0x2a7444>
    1728:	andcs	r4, r3, r1, lsr r6
    172c:	ldc	7, cr15, [sl], #1020	; 0x3fc
    1730:	rsbsle	r2, r4, r0, lsl #16
    1734:			; <UNDEFINED> instruction: 0x4632499a
    1738:	ldrbtmi	r2, [r9], #-1
    173c:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1740:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    1744:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
    1748:			; <UNDEFINED> instruction: 0xf7ff4630
    174c:			; <UNDEFINED> instruction: 0xf1b0ebe0
    1750:			; <UNDEFINED> instruction: 0xdc140a00
    1754:	ldmmi	r3, {r8, sl, sp}
    1758:	bmi	fe4d302c <firstmapping@@Base+0xfe4bdbac>
    175c:			; <UNDEFINED> instruction: 0xf8592101
    1760:	ldrbtmi	r0, [sl], #-0
    1764:			; <UNDEFINED> instruction: 0xf7ff6800
    1768:	blls	17c8e0 <firstmapping@@Base+0x167460>
    176c:	bls	1953014 <firstmapping@@Base+0x193db94>
    1770:	addsmi	r6, sl, #1769472	; 0x1b0000
    1774:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
    1778:	pop	{r0, r1, r2, r5, r6, ip, sp, pc}
    177c:	svcge	0x00258ff0
    1780:	blmi	fe2d49b0 <firstmapping@@Base+0xfe2bf530>
    1784:	addvc	pc, r0, #1325400064	; 0x4f000000
    1788:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    178c:	strls	r4, [r0], #-1147	; 0xfffffb85
    1790:			; <UNDEFINED> instruction: 0xf7ff4638
    1794:			; <UNDEFINED> instruction: 0x4638ec1c
    1798:	bl	ffd3f79c <firstmapping@@Base+0xffd2a31c>
    179c:			; <UNDEFINED> instruction: 0x46024639
    17a0:			; <UNDEFINED> instruction: 0xf7ff4650
    17a4:	stmibmi	r3, {r3, r4, r5, sl, fp, sp, lr, pc}
    17a8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    17ac:	andcs	r4, r1, r4, lsl #12
    17b0:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    17b4:			; <UNDEFINED> instruction: 0x1c234a80
    17b8:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    17bc:	movwcs	fp, #7960	; 0x1f18
    17c0:	andls	r6, r7, #1376256	; 0x150000
    17c4:	svclt	0x00142d00
    17c8:			; <UNDEFINED> instruction: 0xf04f469b
    17cc:			; <UNDEFINED> instruction: 0xf1bb0b00
    17d0:			; <UNDEFINED> instruction: 0xf0000f00
    17d4:	blmi	1e61b2c <firstmapping@@Base+0x1e4c6ac>
    17d8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    17dc:	stmdbvs	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    17e0:	movwls	r4, #25723	; 0x647b
    17e4:	ldrbtmi	r4, [fp], #-2934	; 0xfffff48a
    17e8:	muls	r1, r9, r6
    17ec:	andne	lr, r1, #3489792	; 0x354000
    17f0:	blcs	1f824 <firstmapping@@Base+0xa3a4>
    17f4:	ldmdavc	r3, {r0, r4, r5, ip, lr, pc}
    17f8:			; <UNDEFINED> instruction: 0x465bb37b
    17fc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1800:	stmdavs	sp!, {sl, sp}
    1804:	svclt	0x00142d00
    1808:	andcs	r4, r0, #27262976	; 0x1a00000
    180c:	suble	r2, r5, r0, lsl #20
    1810:			; <UNDEFINED> instruction: 0x2c0069ac
    1814:	ldrbmi	sp, [fp], -sl, ror #3
    1818:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    181c:	ldclne	7, cr14, [r0, #-964]!	; 0xfffffc3c
    1820:	bl	fec3f824 <firstmapping@@Base+0xfec2a3a4>
    1824:	bl	fe13f828 <firstmapping@@Base+0xfe12a3a8>
    1828:			; <UNDEFINED> instruction: 0x46044631
    182c:	bl	fbf830 <firstmapping@@Base+0xfaa3b0>
    1830:	strtmi	r4, [r1], -r4, ror #22
    1834:			; <UNDEFINED> instruction: 0x4602447b
    1838:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
    183c:			; <UNDEFINED> instruction: 0x46306010
    1840:			; <UNDEFINED> instruction: 0xf7ff7113
    1844:	stmdacs	r0, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
    1848:	svcge	0x0074f43f
    184c:			; <UNDEFINED> instruction: 0x4622495e
    1850:	ldrbtmi	r2, [r9], #-1
    1854:	bl	ff63f858 <firstmapping@@Base+0xff62a3d8>
    1858:	stmiavs	r8!, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    185c:	andls	r9, r1, #6144	; 0x1800
    1860:	addvc	pc, r0, #1325400064	; 0x4f000000
    1864:	mrscs	r9, (UNDEF: 17)
    1868:	ldrtmi	r9, [r8], -r2
    186c:	bl	febbf870 <firstmapping@@Base+0xfebaa3f0>
    1870:			; <UNDEFINED> instruction: 0xf7ff4638
    1874:	ldrtmi	lr, [r9], -r8, lsl #23
    1878:	ldrbmi	r4, [r0], -r2, lsl #12
    187c:	bl	ff2bf880 <firstmapping@@Base+0xff2aa400>
    1880:			; <UNDEFINED> instruction: 0x4649463a
    1884:	blx	fec130a4 <firstmapping@@Base+0xfebfdc24>
    1888:	andcs	pc, r1, r0, lsl #9
    188c:	bl	fef3f890 <firstmapping@@Base+0xfef2a410>
    1890:	b	13c8964 <firstmapping@@Base+0x13b34e4>
    1894:	svclt	0x00181454
    1898:	ldr	r2, [r2, r1, lsl #6]!
    189c:	ldmib	sp, {r0, r1, r2, r9, fp, ip, pc}^
    18a0:	ldmdavs	r5, {r3, r8, fp, sp, lr}
    18a4:	svclt	0x00142d00
    18a8:			; <UNDEFINED> instruction: 0xf04f469b
    18ac:			; <UNDEFINED> instruction: 0xf1bb0b00
    18b0:	andsle	r0, r8, r0, lsl #30
    18b4:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    18b8:	blmi	11664d8 <firstmapping@@Base+0x1151058>
    18bc:	movwls	r4, #33915	; 0x847b
    18c0:	teqlt	r4, ip, lsr #19
    18c4:	stmdavc	ip, {r0, r3, r5, r6, fp, sp, lr}
    18c8:	stmiavs	sl!, {r2, r3, r4, r8, ip, sp, pc}
    18cc:	stccs	8, cr7, [r0], {20}
    18d0:			; <UNDEFINED> instruction: 0x465bd134
    18d4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    18d8:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    18dc:	sadd16mi	fp, sl, r4
    18e0:	bcs	a0e8 <_IO_stdin_used@@Base+0x6c08>
    18e4:	ldrbmi	sp, [r0], -ip, ror #3
    18e8:			; <UNDEFINED> instruction: 0xf7ff461d
    18ec:			; <UNDEFINED> instruction: 0xf1b8ebf4
    18f0:	tstle	fp, r0, lsl #30
    18f4:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    18f8:	bl	3bf8fc <firstmapping@@Base+0x3aa47c>
    18fc:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    1900:	bl	2bf904 <firstmapping@@Base+0x2aa484>
    1904:			; <UNDEFINED> instruction: 0xf47f2c00
    1908:	str	sl, [lr, -r6, lsr #30]!
    190c:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
    1910:	bl	bf914 <firstmapping@@Base+0xaa494>
    1914:	ldmdavs	pc, {r0, r1, r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    1918:	rscle	r2, fp, r0, lsl #30
    191c:	ldrdhi	pc, [r0], #143	; 0x8f
    1920:	strd	r4, [r2], -r8
    1924:	svccs	0x0000683f
    1928:	ldmibvs	fp!, {r2, r5, r6, r7, ip, lr, pc}
    192c:	mvnsle	r2, r0, lsl #22
    1930:			; <UNDEFINED> instruction: 0x464168fa
    1934:			; <UNDEFINED> instruction: 0xf7ff2001
    1938:	ldrb	lr, [r3, r8, ror #22]!
    193c:	blls	19bce4 <firstmapping@@Base+0x186864>
    1940:	vst1.8	{d25-d28}, [pc], r1
    1944:	smlabbls	r0, r0, r2, r7
    1948:	andls	r2, r2, r1, lsl #2
    194c:			; <UNDEFINED> instruction: 0xf7ff4638
    1950:			; <UNDEFINED> instruction: 0x4638eb3e
    1954:	bl	5bf958 <firstmapping@@Base+0x5aa4d8>
    1958:			; <UNDEFINED> instruction: 0x46024639
    195c:			; <UNDEFINED> instruction: 0xf7ff4650
    1960:			; <UNDEFINED> instruction: 0x463aeb5a
    1964:	blx	fec27d8c <firstmapping@@Base+0xfec1290c>
    1968:	andls	pc, r9, r0, lsl #9
    196c:			; <UNDEFINED> instruction: 0xf7ff2001
    1970:	blls	27c6a8 <firstmapping@@Base+0x267228>
    1974:	movwcc	r0, #2404	; 0x964
    1978:	movwcs	fp, #7960	; 0x1f18
    197c:	blx	fed3b834 <firstmapping@@Base+0xfed263b4>
    1980:	ldrbmi	pc, [r0], -r4, lsl #9	; <UNPREDICTABLE>
    1984:	stmdbeq	r4!, {r0, r2, r3, r4, r9, sl, lr}^
    1988:	bl	fe93f98c <firstmapping@@Base+0xfe92a50c>
    198c:			; <UNDEFINED> instruction: 0xf7ffe7b2
    1990:	svclt	0x0000ea9a
    1994:	ldrdeq	r3, [r1], -lr
    1998:	andeq	r0, r0, ip, lsl #2
    199c:	ldrdeq	r1, [r0], -lr
    19a0:	andeq	r1, r0, lr, ror #27
    19a4:	andeq	r0, r0, r4, lsl r1
    19a8:	andeq	r1, r0, sl, lsl #29
    19ac:			; <UNDEFINED> instruction: 0x00001dba
    19b0:			; <UNDEFINED> instruction: 0x00001db0
    19b4:	andeq	r2, r0, r6, lsl #11
    19b8:	andeq	r0, r0, r0, lsr r1
    19bc:	muleq	r0, r0, sp
    19c0:	andeq	r2, r0, sl, asr #10
    19c4:	andeq	r1, r0, ip, asr #25
    19c8:			; <UNDEFINED> instruction: 0x00001cb6
    19cc:			; <UNDEFINED> instruction: 0x00001cba
    19d0:	andeq	r2, r0, r4, ror r4
    19d4:	andeq	r1, r0, r6, lsl #25
    19d8:	andeq	r1, r0, lr, lsr #25
    19dc:	andeq	r1, r0, sl, asr #25
    19e0:	andeq	r1, r0, r4, asr #25
    19e4:	svcmi	0x00f0e92d
    19e8:	stcmi	6, cr4, [sl, #112]!	; 0x70
    19ec:	cdpmi	3, 10, cr3, cr10, cr1, {0}
    19f0:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
    19f4:	stclne	0, cr11, [r7, #636]!	; 0x27c
    19f8:	stmibpl	lr!, {r7, r9, sl, lr}
    19fc:	beq	3db40 <firstmapping@@Base+0x286c0>
    1a00:	bleq	3db44 <firstmapping@@Base+0x286c4>
    1a04:	tstls	r0, r8, lsl r6
    1a08:	andsls	r6, sp, #3276800	; 0x320000
    1a0c:	svccs	0x0001f810
    1a10:	tstcs	fp, pc, asr #20
    1a14:			; <UNDEFINED> instruction: 0x2c0aea4f
    1a18:	tstvs	sl, r1, asr #20
    1a1c:	beq	33c66c <firstmapping@@Base+0x3271ec>
    1a20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1a24:	bleq	7c738 <firstmapping@@Base+0x672b8>
    1a28:	mvnle	r4, r7, lsl #5
    1a2c:	svceq	0x0000f1bb
    1a30:			; <UNDEFINED> instruction: 0xf1babf08
    1a34:	andle	r0, r7, r5, lsl #30
    1a38:	ldmdavs	r3!, {r0, r2, r3, r4, r9, fp, ip, pc}
    1a3c:			; <UNDEFINED> instruction: 0xf040429a
    1a40:	andslt	r8, pc, r7, lsr #2
    1a44:	svchi	0x00f0e8bd
    1a48:	bvc	8e03d8 <firstmapping@@Base+0x8caf58>
    1a4c:	bl	e04d8 <firstmapping@@Base+0xcb058>
    1a50:	bvc	ff88a660 <firstmapping@@Base+0xff8751e0>
    1a54:	movwmi	lr, #6915	; 0x1b03
    1a58:	movwvs	lr, #11011	; 0x2b03
    1a5c:	mvnle	r2, r5, lsl fp
    1a60:			; <UNDEFINED> instruction: 0xf7ff4620
    1a64:	blmi	fe3811c0 <firstmapping@@Base+0xfe36bd40>
    1a68:	ldmdavs	pc, {r0, r1, r3, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    1a6c:	strmi	r9, [r3], r7, lsl #6
    1a70:	ands	fp, r9, r7, lsl r9
    1a74:			; <UNDEFINED> instruction: 0xb1bf683f
    1a78:	ldmvs	r8!, {r0, r3, r4, r6, r9, sl, lr}^
    1a7c:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a80:	mvnsle	r2, r0, lsl #16
    1a84:			; <UNDEFINED> instruction: 0xf388fab8
    1a88:	ldmdbeq	fp, {r1, r3, r4, r5, r7, r8, fp, sp, lr}^
    1a8c:	svclt	0x00182a00
    1a90:	tstlt	fp, r1, lsl #6
    1a94:			; <UNDEFINED> instruction: 0xf7ff4658
    1a98:			; <UNDEFINED> instruction: 0xe7cde9f2
    1a9c:	ldmdbvs	r8!, {r0, r6, r9, sl, lr}^
    1aa0:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1aa4:	rscsle	r2, r5, r0, lsl #16
    1aa8:	andls	sl, r1, #8, 20	; 0x8000
    1aac:			; <UNDEFINED> instruction: 0x46a24a7c
    1ab0:			; <UNDEFINED> instruction: 0x464c4b7c
    1ab4:	andls	r4, r3, #2046820352	; 0x7a000000
    1ab8:	ldrbtmi	r4, [sl], #-2683	; 0xfffff585
    1abc:	stmiapl	fp!, {r2, r9, ip, pc}^
    1ac0:	strls	r4, [r6, #-2682]	; 0xfffff586
    1ac4:	ldrbtmi	r4, [sl], #-1689	; 0xfffff967
    1ac8:	andcs	r9, sl, r5, lsl #4
    1acc:	b	fe43fad0 <firstmapping@@Base+0xfe42a650>
    1ad0:	svceq	0x0000f1b8
    1ad4:	strbmi	sp, [r2], -r4
    1ad8:	andcs	r9, r1, r3, lsl #18
    1adc:	b	fe53fae0 <firstmapping@@Base+0xfe52a660>
    1ae0:	strtmi	fp, [r2], -r4, lsr #2
    1ae4:	andcs	r9, r1, r4, lsl #18
    1ae8:	b	fe3bfaec <firstmapping@@Base+0xfe3aa66c>
    1aec:	blcs	28794 <firstmapping@@Base+0x13314>
    1af0:	blmi	1bf5c18 <firstmapping@@Base+0x1be0798>
    1af4:	stmdbmi	pc!, {r0, sp}^	; <UNPREDICTABLE>
    1af8:	bls	12cec <_IO_stdin_used@@Base+0xf80c>
    1afc:			; <UNDEFINED> instruction: 0xf7ff4479
    1b00:	stmdami	sp!, {r2, r7, r9, fp, sp, lr, pc}^
    1b04:			; <UNDEFINED> instruction: 0xf7ff4478
    1b08:	bmi	1b3c330 <firstmapping@@Base+0x1b26eb0>
    1b0c:	andcs	r4, r1, ip, ror #18
    1b10:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    1b14:	b	1e3fb18 <firstmapping@@Base+0x1e2a698>
    1b18:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    1b1c:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b20:			; <UNDEFINED> instruction: 0xf7ff200a
    1b24:	stmdbmi	r8!, {r1, r2, r5, r6, r9, fp, sp, lr, pc}^
    1b28:	ldrbtmi	r2, [r9], #-1
    1b2c:	b	1b3fb30 <firstmapping@@Base+0x1b2a6b0>
    1b30:	ldrdcs	pc, [r0], -r9
    1b34:	stmdals	r1, {r4, r6, r8, sp}
    1b38:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b3c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1b40:	stmdavc	r2, {r2, r6, ip, lr, pc}
    1b44:	bcs	26354 <firstmapping@@Base+0x10ed4>
    1b48:			; <UNDEFINED> instruction: 0xf7ffd040
    1b4c:	bls	bc3c4 <firstmapping@@Base+0xa6f44>
    1b50:	stcpl	8, cr3, [r9], #-4
    1b54:	eorsle	r2, r4, sl, lsl #18
    1b58:	andle	r2, r6, r0, lsr sl
    1b5c:			; <UNDEFINED> instruction: 0x4628495b
    1b60:			; <UNDEFINED> instruction: 0xf7ff4479
    1b64:	stmdacs	r0, {r2, r3, r5, r6, r8, fp, sp, lr, pc}
    1b68:	ldmdami	r9, {r3, r5, r6, r8, ip, lr, pc}^
    1b6c:			; <UNDEFINED> instruction: 0xf7ff4478
    1b70:	ldmdami	r8, {r2, r4, r6, r7, r8, fp, sp, lr, pc}^
    1b74:			; <UNDEFINED> instruction: 0xf7ff4478
    1b78:	ldmdami	r7, {r4, r6, r7, r8, fp, sp, lr, pc}^
    1b7c:			; <UNDEFINED> instruction: 0xf7ff4478
    1b80:	str	lr, [r2, ip, asr #19]!
    1b84:	andcs	r4, r1, r5, asr r9
    1b88:	bls	287a4 <firstmapping@@Base+0x13324>
    1b8c:			; <UNDEFINED> instruction: 0xf7ff4479
    1b90:	ldmdami	r3, {r2, r3, r4, r5, r9, fp, sp, lr, pc}^
    1b94:			; <UNDEFINED> instruction: 0xf7ff4478
    1b98:	bmi	14bc2a0 <firstmapping@@Base+0x14a6e20>
    1b9c:	andcs	r4, r1, r2, asr r9
    1ba0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    1ba4:	b	c3fba8 <firstmapping@@Base+0xc2a728>
    1ba8:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    1bac:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bb0:			; <UNDEFINED> instruction: 0xf7ff200a
    1bb4:	stmdbmi	lr, {r1, r2, r3, r4, r9, fp, sp, lr, pc}^
    1bb8:	ldrbtmi	r2, [r9], #-1
    1bbc:	b	93fbc0 <firstmapping@@Base+0x92a740>
    1bc0:	andcs	lr, r0, #47710208	; 0x2d80000
    1bc4:	stmdavc	sl!, {r1, r3, r5, sl, ip, lr}
    1bc8:	bicle	r2, r5, r0, lsl #20
    1bcc:	ldrbmi	r4, [r4], -fp, lsr #12
    1bd0:	stmiblt	r7, {r1, r2, r8, sl, fp, ip, pc}
    1bd4:	movwls	r2, #28
    1bd8:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bdc:	tstcs	r0, r5, asr #20
    1be0:	andvs	r9, r1, r0, lsl #22
    1be4:	orrvs	r4, r1, r7, lsl #12
    1be8:	ldmdavs	r1, {r1, r3, r5, r7, fp, ip, lr}
    1bec:	suble	r2, sl, r0, lsl #18
    1bf0:	andsvs	r6, r7, pc
    1bf4:			; <UNDEFINED> instruction: 0xf8c7bb3b
    1bf8:			; <UNDEFINED> instruction: 0xf1b8b00c
    1bfc:	eorsle	r0, pc, r0, lsl #30
    1c00:			; <UNDEFINED> instruction: 0xf7ff4640
    1c04:	mcrrne	9, 12, lr, r5, cr0	; <UNPREDICTABLE>
    1c08:			; <UNDEFINED> instruction: 0xf7ff4628
    1c0c:	pkhbtmi	lr, r1, r2, lsl #19
    1c10:			; <UNDEFINED> instruction: 0x462ab118
    1c14:			; <UNDEFINED> instruction: 0xf7ff4641
    1c18:			; <UNDEFINED> instruction: 0xf8c7e93e
    1c1c:	stmdavc	r5!, {r2, r4, ip, pc}^
    1c20:	adceq	r3, sp, r2, lsl #10
    1c24:			; <UNDEFINED> instruction: 0xf7ff4628
    1c28:	strmi	lr, [r0], r4, lsl #19
    1c2c:			; <UNDEFINED> instruction: 0x462ab118
    1c30:			; <UNDEFINED> instruction: 0xf7ff4621
    1c34:			; <UNDEFINED> instruction: 0xf8c7e930
    1c38:	usat	r8, #29, r0
    1c3c:	ldrbmi	r4, [r4], -fp, lsr #12
    1c40:	svccs	0x00009d06
    1c44:	ldmdavc	sl, {r1, r2, r6, r7, ip, lr, pc}
    1c48:	sbcsle	r2, r4, r0, lsl #20
    1c4c:	movwls	r4, #1560	; 0x618
    1c50:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c54:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    1c58:			; <UNDEFINED> instruction: 0xf7ff4648
    1c5c:	strmi	lr, [r5], -sl, ror #18
    1c60:	sbcle	r2, r8, r0, lsl #16
    1c64:	strbmi	r9, [sl], -r0, lsl #22
    1c68:			; <UNDEFINED> instruction: 0xf7ff4619
    1c6c:	blls	a3c0c4 <firstmapping@@Base+0xa26c44>
    1c70:	blmi	86e1e4 <firstmapping@@Base+0x858d64>
    1c74:	stmib	r7, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1c78:	movwcs	r3, #5377	; 0x1501
    1c7c:			; <UNDEFINED> instruction: 0xe7ba61bb
    1c80:	andshi	pc, r4, r7, asr #17
    1c84:	stmdbls	r7, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    1c88:	stmib	r7, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    1c8c:	ldrb	r5, [r4, r1, lsl #10]!
    1c90:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c94:	ldrdeq	r3, [r1], -r6
    1c98:	andeq	r0, r0, ip, lsl #2
    1c9c:	andeq	r0, r0, r0, lsr r1
    1ca0:	andeq	r1, r0, r0, ror #22
    1ca4:	andeq	r0, r0, r0, lsr #2
    1ca8:	andeq	r1, r0, r6, ror fp
    1cac:	andeq	r1, r0, r2, asr #25
    1cb0:			; <UNDEFINED> instruction: 0x00001bb4
    1cb4:			; <UNDEFINED> instruction: 0x00001bb8
    1cb8:	ldrdeq	r1, [r0], -r0
    1cbc:	strdeq	r1, [r0], -r8
    1cc0:	strdeq	r1, [r0], -sl
    1cc4:	andeq	r1, r0, sl, lsr #24
    1cc8:	andeq	r1, r0, r2, asr ip
    1ccc:	andeq	r1, r0, r8, ror #21
    1cd0:	andeq	r1, r0, r4, ror #21
    1cd4:	strdeq	r1, [r0], -ip
    1cd8:	andeq	r1, r0, r0, lsr #22
    1cdc:	andeq	r1, r0, r8, lsr #22
    1ce0:	andeq	r1, r0, r0, asr #22
    1ce4:	strdeq	r1, [r0], -r0
    1ce8:	andeq	r1, r0, sl, ror #22
    1cec:	muleq	r0, sl, fp
    1cf0:	ldrdeq	r1, [r0], -sl
    1cf4:	andeq	r0, r0, r8, lsl r1
    1cf8:	strdeq	r1, [r0], -r0
    1cfc:	push	{r0, r1, r2, r6, r8, r9, fp, lr}
    1d00:			; <UNDEFINED> instruction: 0x460d4ff0
    1d04:			; <UNDEFINED> instruction: 0xf6ad4946
    1d08:	ldrbtmi	r0, [fp], #-3364	; 0xfffff2dc
    1d0c:	andls	r4, r3, #135266304	; 0x8100000
    1d10:	ldmdapl	fp, {r3, r5, r9, sl, lr}^
    1d14:	ldmdavs	fp, {r2, r8, r9, ip, pc}
    1d18:	ldmdacc	ip, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    1d1c:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d20:	stmdals	r3, {r0, r1, r2, r9, sl, lr}
    1d24:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d28:	ldmdane	r8!, {r7, r9, sl, lr}
    1d2c:			; <UNDEFINED> instruction: 0xf7ff3002
    1d30:	cmnlt	r8, #0, 18
    1d34:	ldrdlt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    1d38:			; <UNDEFINED> instruction: 0x4629463a
    1d3c:	ldrbtmi	r4, [fp], #1540	; 0x604
    1d40:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d44:	andeq	pc, r1, #8, 2
    1d48:			; <UNDEFINED> instruction: 0xf10d1c78
    1d4c:			; <UNDEFINED> instruction: 0x232f081c
    1d50:	strtmi	r9, [r0], #-2307	; 0xfffff6fd
    1d54:	vst3.<illegal width 64>	{d21,d23,d25}, [pc :128], r3
    1d58:			; <UNDEFINED> instruction: 0xf7ff6a00
    1d5c:	svcge	0x0006e89c
    1d60:	ldrdeq	pc, [r0], -fp
    1d64:	strls	r4, [r1, -r3, asr #12]
    1d68:			; <UNDEFINED> instruction: 0xf8cd2201
    1d6c:	strtmi	sl, [r1], -r0
    1d70:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d74:	blls	13043c <firstmapping@@Base+0x11afbc>
    1d78:	ldmdacs	ip, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1d7c:	addsmi	r6, sl, #1769472	; 0x1b0000
    1d80:	strtmi	sp, [r0], -sl, asr #2
    1d84:	stceq	6, cr15, [r4, #-52]!	; 0xffffffcc
    1d88:	svcmi	0x00f0e8bd
    1d8c:	ldmdalt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d90:			; <UNDEFINED> instruction: 0xf8dd9b04
    1d94:	ldmdavs	fp, {r2, r3, r4, fp, sp}
    1d98:	teqle	sp, sl	; <illegal shifter operand>
    1d9c:	stceq	6, cr15, [r4, #-52]!	; 0xffffffcc
    1da0:	svchi	0x00f0e8bd
    1da4:	strtmi	sl, [sl], -ip, lsl #22
    1da8:	strbmi	r2, [r8], -r0, lsl #2
    1dac:	strcs	r9, [r0], -r0, lsl #2
    1db0:	movwls	r9, #22787	; 0x5903
    1db4:	mrc2	7, 0, pc, cr6, cr15, {7}
    1db8:	ldrdeq	pc, [r0], -fp
    1dbc:	strls	r4, [r1, -r3, asr #12]
    1dc0:			; <UNDEFINED> instruction: 0xf8cd2202
    1dc4:	strtmi	sl, [r1], -r0
    1dc8:			; <UNDEFINED> instruction: 0xf7ff603e
    1dcc:	mvnslt	lr, r8, asr #18
    1dd0:	blls	14a5dc <firstmapping@@Base+0x13515c>
    1dd4:	strbmi	r9, [r8], -r0, lsl #4
    1dd8:	strtmi	r9, [sl], -r3, lsl #18
    1ddc:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1de0:	vst1.8	{d20-d21}, [pc :64], r1
    1de4:	strls	r6, [r1, -r0, lsl #2]
    1de8:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
    1dec:	mrscs	r9, (UNDEF: 16)
    1df0:	ldmdavs	r0, {r0, r3, r4, r5, sp, lr}
    1df4:	andcs	r4, r4, #34603008	; 0x2100000
    1df8:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dfc:			; <UNDEFINED> instruction: 0xd1ba2800
    1e00:	strtmi	r4, [sl], -sl, lsl #18
    1e04:	ldrbtmi	r2, [r9], #-1
    1e08:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e0c:	stmdami	r8, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    1e10:			; <UNDEFINED> instruction: 0xf7ff4478
    1e14:	strb	lr, [r3, r2, lsl #17]!
    1e18:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e1c:			; <UNDEFINED> instruction: 0x000131be
    1e20:	andeq	r0, r0, ip, lsl #2
    1e24:	andeq	r3, r1, r2, ror #5
    1e28:	andeq	r3, r1, r6, lsr r2
    1e2c:	andeq	r1, r0, r6, lsr #19
    1e30:	andeq	r1, r0, ip, lsl #19
    1e34:	svcmi	0x00f0e92d
    1e38:	cdpmi	6, 8, cr4, cr7, cr1, {4}
    1e3c:	stmmi	r7, {r0, r1, r3, r4, r7, r9, sl, lr}
    1e40:	ldrbtmi	fp, [lr], #-137	; 0xffffff77
    1e44:	ldrdvc	pc, [r4], -r9
    1e48:			; <UNDEFINED> instruction: 0x460d4614
    1e4c:	ldmdapl	r3!, {r0, r1, r4, r5, r9, sl, lr}
    1e50:	movwls	r4, #5688	; 0x1638
    1e54:	movwls	r6, #30747	; 0x781b
    1e58:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e5c:	stccs	6, cr4, [r0], {128}	; 0x80
    1e60:	adcshi	pc, r5, r0
    1e64:	stclne	3, cr2, [r9], #-0
    1e68:			; <UNDEFINED> instruction: 0xf8114618
    1e6c:			; <UNDEFINED> instruction: 0xf8156013
    1e70:	bl	89ec4 <firstmapping@@Base+0x74a44>
    1e74:	bcs	1fca694 <firstmapping@@Base+0x1fb5214>
    1e78:	mulcc	r1, r8, pc	; <UNPREDICTABLE>
    1e7c:			; <UNDEFINED> instruction: 0xf5b2d904
    1e80:	svclt	0x00345f80
    1e84:	andcc	r3, r3, r2
    1e88:	addsmi	r3, ip, #67108864	; 0x4000000
    1e8c:			; <UNDEFINED> instruction: 0xf108d1ed
    1e90:	ldrmi	r0, [r8], #-770	; 0xfffffcfe
    1e94:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e98:	stmdacs	r0, {r1, r2, r9, sl, lr}
    1e9c:	addhi	pc, r4, r0
    1ea0:			; <UNDEFINED> instruction: 0xa1bcf8df
    1ea4:	ldrbtmi	r4, [sl], #1592	; 0x638
    1ea8:			; <UNDEFINED> instruction: 0xf7fe4651
    1eac:	stmdacs	r0, {r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    1eb0:	addhi	pc, r3, r0, asr #32
    1eb4:	eorshi	r2, r3, pc, lsr #6
    1eb8:			; <UNDEFINED> instruction: 0xf7ff4630
    1ebc:	strmi	lr, [r0], r4, ror #16
    1ec0:	stccs	8, cr1, [r0], {55}	; 0x37
    1ec4:	addhi	pc, r5, r0
    1ec8:	ldrtmi	r1, [sl], -r9, ror #24
    1ecc:	and	r2, sl, r0
    1ed0:			; <UNDEFINED> instruction: 0xf1ae4613
    1ed4:			; <UNDEFINED> instruction: 0xf8030e40
    1ed8:			; <UNDEFINED> instruction: 0xf882eb02
    1edc:	ldrmi	ip, [sl], -r1
    1ee0:	addmi	r3, r4, #1
    1ee4:			; <UNDEFINED> instruction: 0xf811d026
    1ee8:			; <UNDEFINED> instruction: 0xf815c010
    1eec:	bl	cdf34 <firstmapping@@Base+0xb8ab4>
    1ef0:	blcs	1fcab28 <firstmapping@@Base+0x1fb56a8>
    1ef4:	stc2	10, cr15, [r3], {95}	; 0x5f	; <UNPREDICTABLE>
    1ef8:			; <UNDEFINED> instruction: 0xf802bf98
    1efc:	stmible	pc!, {r0, r8, r9, fp, lr, pc}^	; <UNPREDICTABLE>
    1f00:	svcpl	0x0080f5b3
    1f04:	ldceq	0, cr15, [pc], #-48	; 1edc <__snprintf_chk@plt+0xdfc>
    1f08:	cdpne	3, 8, cr15, cr7, cr3, {6}
    1f0c:	stceq	0, cr15, [r0], {76}	; 0x4c
    1f10:	ldrdcc	sp, [r1], -lr
    1f14:	addmi	r0, r4, #27648	; 0x6c00
    1f18:	cdpeq	0, 3, cr15, cr15, cr14, {0}
    1f1c:	msreq	CPSR_, #-1073741784	; 0xc0000028
    1f20:	sineqdp	f7, #0.5
    1f24:			; <UNDEFINED> instruction: 0xf1027013
    1f28:			; <UNDEFINED> instruction: 0xf8020203
    1f2c:			; <UNDEFINED> instruction: 0xf802ec02
    1f30:	bicsle	ip, r8, r1, lsl #24
    1f34:	svceq	0x0002f1bb
    1f38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1f3c:	eorsle	r7, r0, r3, lsl r0
    1f40:	ldrtmi	r4, [r8], -r8, asr #18
    1f44:			; <UNDEFINED> instruction: 0xf7fe4479
    1f48:	cmplt	r0, #488	; 0x1e8
    1f4c:	ldrtmi	r4, [r8], -r6, asr #18
    1f50:			; <UNDEFINED> instruction: 0xf7fe4479
    1f54:			; <UNDEFINED> instruction: 0xb320ef74
    1f58:	andcc	pc, r8, r6, lsl r8	; <UNPREDICTABLE>
    1f5c:	eorle	r2, r0, r4, lsr #22
    1f60:	ldrdmi	pc, [ip], -r9
    1f64:	subsle	r2, r4, r1, lsl #24
    1f68:	eorsle	r2, r4, r0, lsl #24
    1f6c:	tstle	r8, r2, lsl #24
    1f70:	ldmib	r9, {r1, r3, r4, r5, r9, sl, lr}^
    1f74:			; <UNDEFINED> instruction: 0xf7ff0100
    1f78:			; <UNDEFINED> instruction: 0xf8d9fec1
    1f7c:	bcs	9fa4 <_IO_stdin_used@@Base+0x6ac4>
    1f80:	ldmdami	sl!, {r0, r1, r2, r3, r8, sl, fp, ip, lr, pc}
    1f84:			; <UNDEFINED> instruction: 0xf8d93a01
    1f88:	blge	d5f90 <firstmapping@@Base+0xc0b10>
    1f8c:	andls	r4, r5, #120, 8	; 0x78000000
    1f90:			; <UNDEFINED> instruction: 0x46314a37
    1f94:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
    1f98:	strls	r9, [r4], -r3, lsl #10
    1f9c:			; <UNDEFINED> instruction: 0xf7fe9406
    1fa0:	ldrtmi	lr, [r0], -r0, lsl #31
    1fa4:	svc	0x006af7fe
    1fa8:	andcs	r9, r0, r1, lsl #22
    1fac:	ldmdavs	fp, {r0, r1, r2, r9, fp, ip, pc}
    1fb0:			; <UNDEFINED> instruction: 0xd14f429a
    1fb4:	pop	{r0, r3, ip, sp, pc}
    1fb8:	shsub8mi	r8, r9, r0
    1fbc:	ldrtmi	r4, [r0], -r2, asr #12
    1fc0:	svc	0x0068f7fe
    1fc4:			; <UNDEFINED> instruction: 0x3000f8ba
    1fc8:	andcc	pc, r8, r6, lsr #16
    1fcc:			; <UNDEFINED> instruction: 0x4620e774
    1fd0:			; <UNDEFINED> instruction: 0x463ae75d
    1fd4:	stmdbmi	r7!, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    1fd8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1fdc:	svc	0x002ef7fe
    1fe0:	stmdbmi	r5!, {r4, r5, r8, ip, sp, pc}
    1fe4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1fe8:	svc	0x0028f7fe
    1fec:	bicsle	r2, r8, r0, lsl #16
    1ff0:	blge	d4080 <firstmapping@@Base+0xbec00>
    1ff4:	ldrtmi	r4, [r1], -r2, lsr #20
    1ff8:	strcs	r4, [r0], #-1144	; 0xfffffb88
    1ffc:	strls	r4, [r3], #-1146	; 0xfffffb86
    2000:	strcs	r6, [r2, #-2048]	; 0xfffff800
    2004:	strls	r2, [r4], -r1, lsl #8
    2008:	strpl	lr, [r5], #-2509	; 0xfffff633
    200c:	svc	0x0048f7fe
    2010:	ldrtmi	lr, [r8], -r7, asr #15
    2014:	svc	0x00b6f7fe
    2018:	strtmi	r1, [r0], -r4, asr #24
    201c:	svc	0x0088f7fe
    2020:	adcsle	r2, lr, r0, lsl #16
    2024:	ldrtmi	r4, [r9], -r2, lsr #12
    2028:	svc	0x0034f7fe
    202c:	ldrdmi	pc, [r8], -r9
    2030:	ldcle	12, cr2, [r6]
    2034:	blge	d4088 <firstmapping@@Base+0xbec08>
    2038:			; <UNDEFINED> instruction: 0x46314a13
    203c:	cfstrscc	mvf4, [r1], {120}	; 0x78
    2040:	strls	r4, [r5], #-1146	; 0xfffffb86
    2044:	strcs	r6, [r2], #-2048	; 0xfffff800
    2048:	strls	r9, [r3, -r4, lsl #12]
    204c:			; <UNDEFINED> instruction: 0xf7fe9406
    2050:	str	lr, [r6, r8, lsr #30]!
    2054:	svc	0x0036f7fe
    2058:	andeq	r3, r1, r6, lsl #1
    205c:	andeq	r0, r0, ip, lsl #2
    2060:	andeq	r1, r0, sl, lsr r9
    2064:	andeq	r1, r0, r0, lsr #17
    2068:	muleq	r0, r8, r8
    206c:	muleq	r1, r4, r0
    2070:			; <UNDEFINED> instruction: 0xfffffe9b
    2074:	andeq	r1, r0, r2, lsl r8
    2078:	andeq	r1, r0, lr, lsl r8
    207c:	andeq	r3, r1, r8, lsr #32
    2080:			; <UNDEFINED> instruction: 0xfffffe35
    2084:	andeq	r2, r1, r4, ror #31
    2088:			; <UNDEFINED> instruction: 0xfffffdf1
    208c:	andcs	r4, r6, pc, lsl #18
    2090:	ldrbtmi	fp, [r9], #-1328	; 0xfffffad0
    2094:			; <UNDEFINED> instruction: 0xf7feb085
    2098:			; <UNDEFINED> instruction: 0xb110efd0
    209c:	andlt	r2, r5, r0
    20a0:			; <UNDEFINED> instruction: 0x4604bd30
    20a4:	andcs	r4, r6, r1, lsl #12
    20a8:			; <UNDEFINED> instruction: 0xf7fe4d09
    20ac:	stmdbmi	r9, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    20b0:	strls	r4, [r0], #-1149	; 0xfffffb83
    20b4:	addcs	r2, sp, #128, 6
    20b8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    20bc:	stmdami	r6, {r0, ip, lr}
    20c0:			; <UNDEFINED> instruction: 0xf7fe4478
    20c4:			; <UNDEFINED> instruction: 0x2001eeb0
    20c8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    20cc:	ldrdeq	r1, [r0], -r2
    20d0:	andeq	r1, r0, r4, lsl ip
    20d4:	andeq	r1, r0, r4, lsl #24
    20d8:	andeq	r1, r0, ip, lsr #22
    20dc:	push	{r5, r8, r9, fp, lr}
    20e0:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    20e4:	addlt	r4, r2, pc, lsl ip
    20e8:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    20ec:	cmnlt	r9, #67108864	; 0x4000000
    20f0:	strmi	r6, [r8], fp, lsl #16
    20f4:			; <UNDEFINED> instruction: 0x4669b31b
    20f8:	ldrmi	r2, [r7], -r0, lsl #6
    20fc:			; <UNDEFINED> instruction: 0xf7fe9300
    2100:	mcrne	15, 0, lr, cr5, cr10, {5}
    2104:			; <UNDEFINED> instruction: 0x1c6edb13
    2108:			; <UNDEFINED> instruction: 0xf8d842bd
    210c:	b	13c2114 <firstmapping@@Base+0x13acc94>
    2110:	blle	143a30 <firstmapping@@Base+0x12e5b0>
    2114:			; <UNDEFINED> instruction: 0xf7fe4631
    2118:	ldrdlt	lr, [r0, ip]!
    211c:	andeq	pc, r0, r8, asr #17
    2120:	stmdbls	r0, {r1, r4, r5, r9, sl, lr}
    2124:	mrc	7, 5, APSR_nzcv, cr6, cr14, {7}
    2128:			; <UNDEFINED> instruction: 0xf7fe9800
    212c:	bls	7dbd4 <firstmapping@@Base+0x68754>
    2130:	stmdavs	r3!, {r3, r5, r9, sl, lr}
    2134:			; <UNDEFINED> instruction: 0xd110429a
    2138:	pop	{r1, ip, sp, pc}
    213c:			; <UNDEFINED> instruction: 0xf7fe81f0
    2140:			; <UNDEFINED> instruction: 0x4605ef9a
    2144:			; <UNDEFINED> instruction: 0xf04fe7f3
    2148:			; <UNDEFINED> instruction: 0xe7ed35ff
    214c:	svc	0x0032f7fe
    2150:	ldrbcc	pc, [pc, #79]!	; 21a7 <__snprintf_chk@plt+0x10c7>	; <UNPREDICTABLE>
    2154:	andvs	r2, r3, r6, lsl r3
    2158:			; <UNDEFINED> instruction: 0xf7fee7e9
    215c:	svclt	0x0000eeb4
    2160:	andeq	r2, r1, r6, ror #27
    2164:	andeq	r0, r0, ip, lsl #2
    2168:	bmi	16d4ed8 <firstmapping@@Base+0x16bfa58>
    216c:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    2170:	strdlt	r4, [r3], r0	; <UNPREDICTABLE>
    2174:			; <UNDEFINED> instruction: 0x2600589d
    2178:	strls	r4, [r5], -r4, lsl #12
    217c:			; <UNDEFINED> instruction: 0x9321682b
    2180:	suble	r2, r1, r0, lsl #16
    2184:	bge	1939c8 <firstmapping@@Base+0x17e548>
    2188:	andcs	r4, r3, r1, lsl #12
    218c:	svc	0x008af7fe
    2190:	eorle	r3, r3, r1
    2194:	strtmi	sl, [r0], -r5, lsl #18
    2198:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    219c:	cmple	r8, r0, lsl #16
    21a0:	ldrbeq	r9, [fp, r5, lsl #22]
    21a4:	strcs	fp, [r1], #-3928	; 0xfffff0a8
    21a8:	svccs	0x0000d510
    21ac:	stmdbmi	fp, {r2, r5, r6, ip, lr, pc}^
    21b0:	mcrrmi	3, 4, r2, fp, cr0
    21b4:	ldrbtmi	r2, [r9], #-760	; 0xfffffd08
    21b8:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    21bc:			; <UNDEFINED> instruction: 0xf1010400
    21c0:	stmdbmi	r8, {r2, r4}^
    21c4:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    21c8:	mcr	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    21cc:	strtmi	r9, [r0], -r1, lsr #20
    21d0:	addsmi	r6, sl, #2818048	; 0x2b0000
    21d4:	eorlt	sp, r3, ip, ror r1
    21d8:	mvnshi	lr, #12386304	; 0xbd0000
    21dc:	mcr	7, 7, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    21e0:	blcs	9c1f4 <firstmapping@@Base+0x86d74>
    21e4:	stmdbmi	r0, {r0, r2, r4, ip, lr, pc}^
    21e8:	orrvc	pc, r0, #1325400064	; 0x4f000000
    21ec:	rsccs	r4, r2, #4128768	; 0x3f0000
    21f0:	tstls	r1, r9, ror r4
    21f4:	ldrbtmi	r4, [r8], #-2366	; 0xfffff6c2
    21f8:	andscc	r9, r4, r2, lsl #8
    21fc:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    2200:	mrc	7, 0, APSR_nzcv, cr0, cr14, {7}
    2204:			; <UNDEFINED> instruction: 0xe7e14634
    2208:	mrc	7, 6, APSR_nzcv, cr4, cr14, {7}
    220c:	andvs	r2, r3, r6, lsl r3
    2210:	ldmdbmi	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2214:	ldmdami	r8!, {r7, r8, r9, sp}
    2218:	ldrbtmi	r2, [r9], #-735	; 0xfffffd21
    221c:	ldmdbmi	r7!, {r0, r8, ip, pc}
    2220:	strls	r4, [r2], #-1144	; 0xfffffb88
    2224:			; <UNDEFINED> instruction: 0x96003014
    2228:			; <UNDEFINED> instruction: 0xf7fe4479
    222c:			; <UNDEFINED> instruction: 0x4634edfc
    2230:			; <UNDEFINED> instruction: 0xf8dfe7cc
    2234:	vst4.<illegal width 64>	{d24-d27}, [pc], ip
    2238:			; <UNDEFINED> instruction: 0xf8df7380
    223c:	rsccs	r9, r9, #200	; 0xc8
    2240:			; <UNDEFINED> instruction: 0xf8df44f8
    2244:	ldrbtmi	ip, [r9], #196	; 0xc4
    2248:	ldmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    224c:	strls	r4, [r2], #-1276	; 0xfffffb04
    2250:	strbmi	r9, [r0], -r0, lsl #12
    2254:			; <UNDEFINED> instruction: 0xf8cd4649
    2258:			; <UNDEFINED> instruction: 0xf7fec004
    225c:	cmplt	pc, #228, 26	; 0x3900
    2260:	strbmi	r4, [r9], -sl, lsr #24
    2264:	strbmi	r9, [r0], -r0, lsl #12
    2268:	movtcs	r4, #1148	; 0x47c
    226c:	rsccs	r9, pc, #16777216	; 0x1000000
    2270:	ldcl	7, cr15, [r8, #1016]	; 0x3f8
    2274:	str	r2, [r9, r1, lsl #8]!
    2278:	orrcs	r4, r0, #9472	; 0x2500
    227c:	rscscs	r4, r2, #592	; 0x250
    2280:			; <UNDEFINED> instruction: 0xf8df447c
    2284:	ldrcc	lr, [r4], #-148	; 0xffffff6c
    2288:			; <UNDEFINED> instruction: 0xf8df447e
    228c:	ldrbtmi	ip, [lr], #144	; 0x90
    2290:	ldrtmi	r4, [r1], -r0, lsr #12
    2294:			; <UNDEFINED> instruction: 0x970044fc
    2298:	vmlsgt.f16	s28, s3, s26	; <UNPREDICTABLE>
    229c:	stcl	7, cr15, [r2, #1016]	; 0x3f8
    22a0:			; <UNDEFINED> instruction: 0x46204a1f
    22a4:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    22a8:	andls	r9, r1, #0, 14
    22ac:	rscscs	r2, r5, #128, 6
    22b0:			; <UNDEFINED> instruction: 0xf7fe463c
    22b4:			; <UNDEFINED> instruction: 0xe789edb8
    22b8:			; <UNDEFINED> instruction: 0x46494c1a
    22bc:	strbmi	r9, [r0], -r0, lsl #14
    22c0:	orrcs	r4, r0, #124, 8	; 0x7c000000
    22c4:	rsccs	r9, ip, #16777216	; 0x1000000
    22c8:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    22cc:			; <UNDEFINED> instruction: 0xe77d463c
    22d0:	ldcl	7, cr15, [r8, #1016]!	; 0x3f8
    22d4:	andeq	r2, r1, ip, asr sp
    22d8:	andeq	r0, r0, ip, lsl #2
    22dc:	andeq	r1, r0, r6, lsr sl
    22e0:	ldrdeq	r1, [r0], -r4
    22e4:	strdeq	r1, [r0], -r6
    22e8:	andeq	r1, r0, r0, lsr #22
    22ec:	strdeq	r1, [r0], -r6
    22f0:			; <UNDEFINED> instruction: 0x00001abe
    22f4:	ldrdeq	r1, [r0], -r6
    22f8:	andeq	r1, r0, ip, asr #19
    22fc:	muleq	r0, r4, sl
    2300:	andeq	r1, r0, ip, lsr #19
    2304:	andeq	r1, r0, r6, ror sl
    2308:	andeq	r1, r0, r8, ror #21
    230c:	andeq	r1, r0, r4, lsr #22
    2310:	andeq	r1, r0, ip, ror #18
    2314:	andeq	r1, r0, r4, lsr sl
    2318:	andeq	r1, r0, r6, lsl fp
    231c:	muleq	r0, ip, sl
    2320:	ldrdeq	r1, [r0], -r6
    2324:	andeq	r1, r0, r0, lsr #21
    2328:	mvnsmi	lr, sp, lsr #18
    232c:	addlt	r4, r4, r6, lsl #12
    2330:			; <UNDEFINED> instruction: 0xf001b348
    2334:	strmi	r5, [ip], -r0, lsl #11
    2338:			; <UNDEFINED> instruction: 0xf7ff4629
    233c:	mvnlt	pc, r5, lsl pc	; <UNPREDICTABLE>
    2340:	ldrtmi	r4, [r0], -r1, lsr #12
    2344:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    2348:	stmdacs	r0, {r2, r9, sl, lr}
    234c:	bhi	10f6440 <firstmapping@@Base+0x10e0fc0>
    2350:	strle	r0, [pc, #-2011]	; 1b7d <__snprintf_chk@plt+0xa9d>
    2354:	ldmdbmi	r9, {r0, r2, r8, r9, ip, sp, pc}^
    2358:	ldmdami	r9, {r9, sp}^
    235c:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    2360:	ldmdbmi	r8, {r0, r8, ip, pc}^
    2364:	andls	r4, r0, #120, 8	; 0x78000000
    2368:	vhadd.s8	d19, d0, d24
    236c:	ldrbtmi	r1, [r9], #-569	; 0xfffffdc7
    2370:	ldcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    2374:	andlt	r4, r4, r0, lsr #12
    2378:	ldrhhi	lr, [r0, #141]!	; 0x8d
    237c:	strtmi	r2, [r0], -r0, lsl #8
    2380:	pop	{r2, ip, sp, pc}
    2384:			; <UNDEFINED> instruction: 0xf7fe81f0
    2388:			; <UNDEFINED> instruction: 0x4634ee16
    238c:	andvs	r2, r3, r6, lsl r3
    2390:	andlt	r4, r4, r0, lsr #12
    2394:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2398:	orrcs	r4, r0, #1228800	; 0x12c000
    239c:	vst2.16	{d20-d21}, [pc], fp
    23a0:	ldrbtmi	r7, [r9], #-666	; 0xfffffd66
    23a4:	tstls	r1, sl, asr #28
    23a8:	stmdbmi	sl, {r3, r4, r5, r6, sl, lr}^
    23ac:	strls	r4, [r0, #-1150]	; 0xfffffb82
    23b0:	strls	r3, [r2], -r8, lsr #32
    23b4:			; <UNDEFINED> instruction: 0xf7fe4479
    23b8:			; <UNDEFINED> instruction: 0x4629ed36
    23bc:	strtmi	r4, [ip], -r0, lsr #12
    23c0:	ldc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    23c4:	stclmi	7, cr14, [r4, #-856]	; 0xfffffca8
    23c8:	orrvc	pc, r0, #1325400064	; 0x4f000000
    23cc:	ldrdhi	pc, [ip, -pc]
    23d0:	addvc	pc, pc, #1325400064	; 0x4f000000
    23d4:	svcmi	0x0042447d
    23d8:	strcc	r4, [r8, #-1272]!	; 0xfffffb08
    23dc:	ldrbtmi	r9, [pc], #-0	; 23e4 <__snprintf_chk@plt+0x1304>
    23e0:	strls	r4, [r2], -r1, asr #12
    23e4:	strls	r4, [r1, -r8, lsr #12]
    23e8:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    23ec:	stcl	7, cr15, [r2, #1016]!	; 0x3f8
    23f0:	blcs	59c404 <firstmapping@@Base+0x586f84>
    23f4:	blcs	17645c <firstmapping@@Base+0x160fdc>
    23f8:	blcs	7648c <firstmapping@@Base+0x6100c>
    23fc:	blcs	17f64c4 <firstmapping@@Base+0x17e1044>
    2400:	blcs	4364fc <firstmapping@@Base+0x42107c>
    2404:	blcs	1b6534 <firstmapping@@Base+0x1a10b4>
    2408:	bmi	db6af0 <firstmapping@@Base+0xda1670>
    240c:	cfmsuba32mi	mvax2, mvax4, mvfx6, mvfx1
    2410:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    2414:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    2418:	orrcs	r9, r0, #536870912	; 0x20000000
    241c:	addsvc	pc, r5, #1325400064	; 0x4f000000
    2420:			; <UNDEFINED> instruction: 0xf7fe9601
    2424:	str	lr, [r5, r0, lsl #26]!
    2428:			; <UNDEFINED> instruction: 0x46414a30
    242c:	strtmi	r9, [r8], -r2, lsl #12
    2430:	strls	r4, [r0], #-1146	; 0xfffffb86
    2434:	orrcs	r9, r0, #268435456	; 0x10000000
    2438:	addsvc	pc, r0, #1325400064	; 0x4f000000
    243c:	ldcl	7, cr15, [r2], #1016	; 0x3f8
    2440:	bmi	afc2a8 <firstmapping@@Base+0xae6e28>
    2444:	cfmadda32mi	mvax2, mvax4, mvfx11, mvfx1
    2448:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    244c:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    2450:	orrcs	r9, r0, #536870912	; 0x20000000
    2454:	addsvc	pc, r1, #1325400064	; 0x4f000000
    2458:			; <UNDEFINED> instruction: 0xf7fe9601
    245c:	str	lr, [r9, r4, ror #25]
    2460:	strbmi	r4, [r1], -r5, lsr #20
    2464:	strtmi	r4, [r8], -r5, lsr #28
    2468:	strls	r4, [r0], #-1146	; 0xfffffb86
    246c:	andls	r4, r2, #2113929216	; 0x7e000000
    2470:	vst2.32	{d18-d21}, [pc], r0
    2474:			; <UNDEFINED> instruction: 0x96017292
    2478:	ldcl	7, cr15, [r4], {254}	; 0xfe
    247c:	bmi	83c26c <firstmapping@@Base+0x826dec>
    2480:	cfmadda32mi	mvax2, mvax4, mvfx0, mvfx1
    2484:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    2488:	ldrbtmi	r9, [lr], #-1024	; 0xfffffc00
    248c:	orrcs	r9, r0, #536870912	; 0x20000000
    2490:	addsvc	pc, r3, #1325400064	; 0x4f000000
    2494:			; <UNDEFINED> instruction: 0xf7fe9601
    2498:	strb	lr, [fp, -r6, asr #25]!
    249c:			; <UNDEFINED> instruction: 0x46414a1a
    24a0:			; <UNDEFINED> instruction: 0x46284e1a
    24a4:	strls	r4, [r0], #-1146	; 0xfffffb86
    24a8:	andls	r4, r2, #2113929216	; 0x7e000000
    24ac:	vst2.32	{d18-d21}, [pc], r0
    24b0:			; <UNDEFINED> instruction: 0x96017294
    24b4:	ldc	7, cr15, [r6], #1016	; 0x3f8
    24b8:	svclt	0x0000e75c
    24bc:	andeq	r2, r0, r2, lsl r2
    24c0:	andeq	r1, r0, r8, lsl #17
    24c4:	andeq	r1, r0, lr, asr #18
    24c8:	andeq	r1, r0, lr, lsl #19
    24cc:	andeq	r1, r0, r4, asr #16
    24d0:	andeq	r2, r0, r4, lsr #32
    24d4:	andeq	r1, r0, r8, lsl #18
    24d8:	andeq	r1, r0, r8, lsl r8
    24dc:	andeq	r1, r0, r4, ror #17
    24e0:	andeq	r1, r0, sl, lsl #22
    24e4:	andeq	r1, r0, sl, ror #29
    24e8:	andeq	r1, r0, sl, lsl r9
    24ec:	ldrdeq	r1, [r0], -r0
    24f0:	andeq	r1, r0, sl, ror #22
    24f4:	andeq	r1, r0, r2, ror #17
    24f8:	strdeq	r1, [r0], -r8
    24fc:	andeq	r1, r0, r4, asr #17
    2500:	andeq	r1, r0, r2, asr ip
    2504:	andeq	r1, r0, r6, lsr #17
    2508:	andeq	r1, r0, r0, lsl #18
    250c:	andeq	r1, r0, r8, lsl #17
    2510:	ldrbmi	lr, [r0, sp, lsr #18]!
    2514:			; <UNDEFINED> instruction: 0xf381fab1
    2518:			; <UNDEFINED> instruction: 0x46914d79
    251c:	ldmdbeq	fp, {r0, r3, r4, r5, r6, r9, sl, fp, lr}^
    2520:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    2524:	sadd16mi	fp, sl, r4
    2528:	addlt	r2, r6, r1, lsl #4
    252c:	stmibpl	sp!, {sl, sp}
    2530:	stmdavs	fp!, {r2, sl, ip, pc}
    2534:	cmnlt	r2, r5, lsl #6
    2538:	ldc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    253c:	andvs	r2, r3, r6, lsl r3
    2540:	strtmi	r9, [r0], -r5, lsl #20
    2544:	addsmi	r6, sl, #2818048	; 0x2b0000
    2548:	sbcshi	pc, r7, r0, asr #32
    254c:	pop	{r1, r2, ip, sp, pc}
    2550:			; <UNDEFINED> instruction: 0x468887f0
    2554:	strmi	sl, [r2], r4, lsl #18
    2558:	ldcl	7, cr15, [r2], {254}	; 0xfe
    255c:	strmi	r2, [r6], -r0, lsl #16
    2560:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    2564:	blle	16d3da8 <firstmapping@@Base+0x16be928>
    2568:	stc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    256c:	blcs	89c580 <firstmapping@@Base+0x887100>
    2570:	stcls	0, cr13, [r4], {86}	; 0x56
    2574:			; <UNDEFINED> instruction: 0xf0002c00
    2578:	stmdavc	r3!, {r1, r3, r4, r7, pc}
    257c:	svceq	0x0000f1b9
    2580:	blcs	13766a0 <firstmapping@@Base+0x1361220>
    2584:	ldmdble	r6!, {r0, r1, r3, r4, ip, lr, pc}^
    2588:	eorle	r2, ip, fp, ror #22
    258c:	blcs	15386fc <firstmapping@@Base+0x152327c>
    2590:	blcs	19f6708 <firstmapping@@Base+0x19e1288>
    2594:	cmneq	sl, r6, ror r1
    2598:	blne	fe6c2b6c <firstmapping@@Base+0xfe6ad6ec>
    259c:	sbcsvs	lr, r6, #270336	; 0x42000
    25a0:	andeq	lr, r7, #100352	; 0x18800
    25a4:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    25a8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    25ac:	bl	11c8c20 <firstmapping@@Base+0x11b37a0>
    25b0:	sbcseq	r0, r9, r2, lsl #4
    25b4:	b	1082904 <firstmapping@@Base+0x106d484>
    25b8:			; <UNDEFINED> instruction: 0x460e7253
    25bc:	cmneq	sl, r7, lsl r6
    25c0:	blne	fe6c2b94 <firstmapping@@Base+0xfe6ad714>
    25c4:	sbcsvs	lr, r6, #270336	; 0x42000
    25c8:	andeq	lr, r7, #100352	; 0x18800
    25cc:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    25d0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    25d4:	bl	11c8c48 <firstmapping@@Base+0x11b37c8>
    25d8:	sbcseq	r0, r9, r2, lsl #4
    25dc:	b	108292c <firstmapping@@Base+0x106d4ac>
    25e0:			; <UNDEFINED> instruction: 0x460e7253
    25e4:	cmneq	sl, r7, lsl r6
    25e8:	blne	fe6c2bbc <firstmapping@@Base+0xfe6ad73c>
    25ec:	sbcsvs	lr, r6, #270336	; 0x42000
    25f0:	andeq	lr, r7, #100352	; 0x18800
    25f4:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    25f8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    25fc:	bl	11c8c70 <firstmapping@@Base+0x11b37f0>
    2600:	sbcseq	r0, r9, r2, lsl #4
    2604:	b	1082954 <firstmapping@@Base+0x106d4d4>
    2608:			; <UNDEFINED> instruction: 0x460e7253
    260c:	and	r4, r3, r7, lsl r6
    2610:	svclt	0x00182b2d
    2614:	cmple	r9, r0, lsl #22
    2618:	stmib	r8, {r0, sl, sp}^
    261c:	str	r6, [pc, r0, lsl #14]
    2620:	strcs	r4, [r0], #-2361	; 0xfffff6c7
    2624:	orrcs	r4, r0, #3735552	; 0x390000
    2628:	tstls	r1, r9, ror r4
    262c:	ldrbtmi	r4, [r8], #-2360	; 0xfffff6c8
    2630:	andge	pc, r8, sp, asr #17
    2634:	rsbne	pc, r3, #64, 4
    2638:	ldrbtmi	r9, [r9], #-1024	; 0xfffffc00
    263c:			; <UNDEFINED> instruction: 0xf7fe303c
    2640:			; <UNDEFINED> instruction: 0xe77debf2
    2644:	adcsle	r2, sl, sp, ror #22
    2648:	tstle	fp, r4, ror fp
    264c:	cmneq	r3, sl, ror r1
    2650:	b	10894c4 <firstmapping@@Base+0x1074044>
    2654:	bl	189b1b4 <firstmapping@@Base+0x1885d34>
    2658:	ldmne	fp, {r0, r1, r2, r9}^
    265c:	ldmne	fp, {r1, r4, r6, r8, lr}^
    2660:	ldmibne	fp, {r1, r4, r6, r8, lr}
    2664:	andeq	lr, r2, #72704	; 0x11c00
    2668:	ldrsbeq	r0, [r2], #9
    266c:	subsvc	lr, r3, #270336	; 0x42000
    2670:	ldrmi	r4, [r7], -lr, lsl #12
    2674:	blcs	b7c4b8 <firstmapping@@Base+0xb67038>
    2678:	ldmdble	r5, {r1, r2, r3, r6, r7, ip, lr, pc}
    267c:	addle	r2, sl, r7, asr #22
    2680:	adcsle	r2, r0, fp, asr #22
    2684:	strcs	r4, [r0], -r3, lsr #18
    2688:	orrcs	r4, r0, #2293760	; 0x230000
    268c:	tstls	r1, r9, ror r4
    2690:	ldrbtmi	r4, [r8], #-2338	; 0xfffff6de
    2694:	vshl.s8	d25, d2, d0
    2698:	eorscc	r1, ip, r5, ror r2
    269c:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    26a0:			; <UNDEFINED> instruction: 0xf7fe4634
    26a4:	strb	lr, [fp, -r0, asr #23]
    26a8:	adcsle	r2, r5, r0, lsl #22
    26ac:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    26b0:	ldmdami	ip, {r7, r8, r9, sp}
    26b4:	adcsvc	pc, r4, #1325400064	; 0x4f000000
    26b8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    26bc:	ldmdbmi	sl, {r8, lr}
    26c0:	eorscc	r4, ip, r8, ror r4
    26c4:			; <UNDEFINED> instruction: 0xf7fe4479
    26c8:	ldr	lr, [r9, -lr, lsr #23]!
    26cc:	bl	fe914b30 <firstmapping@@Base+0xfe8ff6b0>
    26d0:	ldmdami	r7, {r1, r3, sl}
    26d4:	ldrbtmi	r3, [r9], #-1025	; 0xfffffbff
    26d8:	ldmdbmi	r6, {r0, r8, ip, pc}
    26dc:	strls	r4, [r2], #-1144	; 0xfffffb88
    26e0:			; <UNDEFINED> instruction: 0xf8cd2380
    26e4:	eorscc	sl, ip, ip
    26e8:	andls	pc, r0, sp, asr #17
    26ec:	adcsvc	pc, sp, #1325400064	; 0x4f000000
    26f0:			; <UNDEFINED> instruction: 0x464c4479
    26f4:	bl	fe5c06f4 <firstmapping@@Base+0xfe5ab274>
    26f8:			; <UNDEFINED> instruction: 0xf7fee722
    26fc:	svclt	0x0000ebe4
    2700:	andeq	r2, r1, r8, lsr #19
    2704:	andeq	r0, r0, ip, lsl #2
    2708:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    270c:			; <UNDEFINED> instruction: 0x000015be
    2710:	andeq	r1, r0, r2, lsl #13
    2714:	andeq	r1, r0, r4, ror pc
    2718:	andeq	r1, r0, sl, asr r5
    271c:	andeq	r1, r0, lr, lsl r6
    2720:	andeq	r1, r0, r4, lsl pc
    2724:	andeq	r1, r0, ip, lsr #10
    2728:	strdeq	r1, [r0], -r8
    272c:	andeq	r1, r0, sl, asr pc
    2730:	andeq	r1, r0, r0, lsl r5
    2734:	andeq	r1, r0, ip, asr #11
    2738:	mvnsmi	lr, #737280	; 0xb4000
    273c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    2740:	ldrmi	r4, [r8], r9, lsr #26
    2744:	stmdbeq	r4!, {r0, r3, r5, r9, sl, fp, lr}^
    2748:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    274c:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2750:	stmdacs	r0, {r0, r1, r2, r7, ip, sp, pc}
    2754:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2758:	stmdavs	fp!, {r0, r2, r3, r5, r7, r8, fp, ip, lr}
    275c:	bllt	1927378 <firstmapping@@Base+0x1911ef8>
    2760:	smlawbcs	sp, r9, r6, r4
    2764:	ldrmi	r4, [r7], -r6, lsl #12
    2768:	ldc	7, cr15, [r2], {254}	; 0xfe
    276c:	strmi	r4, [r4], -r6, lsl #5
    2770:	ldrtmi	sp, [r0], -fp
    2774:	strbtmi	r4, [r9], -r2, asr #12
    2778:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    277c:	stmdblt	r4, {r3, r4, r8, r9, ip, sp, pc}^
    2780:	andne	lr, r0, #3620864	; 0x374000
    2784:	ldrmi	r4, [r0], -ip, lsl #12
    2788:	andcs	lr, r0, #10
    278c:	stmib	sp, {r8, r9, sp}^
    2790:	stmdavc	r3!, {r8, r9, sp}^
    2794:	stmdbls	r0, {r0, r1, r3, r6, r7, r8, fp, ip, sp, pc}
    2798:	strmi	pc, [r0], #-111	; 0xffffff91
    279c:	andcs	r9, r0, r1, lsl #20
    27a0:	stmib	r9, {r0, r8, r9, sp}^
    27a4:	stmib	r7, {r9, ip}^
    27a8:	bls	1527b0 <firstmapping@@Base+0x13d330>
    27ac:	stmdavs	fp!, {r3, r4, r9, sl, lr}
    27b0:			; <UNDEFINED> instruction: 0xd116429a
    27b4:	pop	{r0, r1, r2, ip, sp, pc}
    27b8:			; <UNDEFINED> instruction: 0xf7fe83f0
    27bc:	andscs	lr, r6, #252, 22	; 0x3f000
    27c0:	andvs	r2, r2, r0, lsl #6
    27c4:	movwcs	lr, #2033	; 0x7f1
    27c8:	strbmi	lr, [r2], -pc, ror #15
    27cc:	stmdbge	r2, {r5, r6, sl, fp, ip}
    27d0:	mrc2	7, 4, pc, cr14, cr15, {7}
    27d4:	rscsle	r2, r6, r0, lsl #16
    27d8:	andne	lr, r0, #3620864	; 0x374000
    27dc:	ldrdmi	lr, [r2], -sp
    27e0:			; <UNDEFINED> instruction: 0xf7fee7de
    27e4:	svclt	0x0000eb70
    27e8:	andeq	r2, r1, r0, lsl #15
    27ec:	andeq	r0, r0, ip, lsl #2
    27f0:			; <UNDEFINED> instruction: 0x460cb5f0
    27f4:	orrlt	fp, r9, r7, lsl #1
    27f8:	strcs	r2, [r0], -r0, lsl #10
    27fc:	smlabtpl	r3, sp, r9, lr
    2800:	strtmi	r2, [fp], -r0, lsl #14
    2804:	strtmi	r9, [sl], -r2, lsl #10
    2808:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
    280c:			; <UNDEFINED> instruction: 0xf7fe6700
    2810:	ldmdblt	r0, {r3, r4, r5, sl, fp, sp, lr, pc}^
    2814:	strtmi	r6, [r0], -r4, ror #16
    2818:	ldcllt	0, cr11, [r0, #28]!
    281c:	bl	ff2c081c <firstmapping@@Base+0xff2ab39c>
    2820:	andvs	r2, r3, r6, lsl r3
    2824:	andlt	r4, r7, r0, lsr #12
    2828:			; <UNDEFINED> instruction: 0x462cbdf0
    282c:	andlt	r4, r7, r0, lsr #12
    2830:	svclt	0x0000bdf0
    2834:	addlt	fp, r2, r0, ror r5
    2838:	strmi	fp, [r6], -r1, lsl #3
    283c:			; <UNDEFINED> instruction: 0xf7fe2000
    2840:	strmi	lr, [r4], -r6, lsr #24
    2844:			; <UNDEFINED> instruction: 0x4630b190
    2848:			; <UNDEFINED> instruction: 0xf7ff4621
    284c:			; <UNDEFINED> instruction: 0x4605ffd1
    2850:			; <UNDEFINED> instruction: 0xf7fe4620
    2854:	strtmi	lr, [r8], -r4, lsr #23
    2858:	ldcllt	0, cr11, [r0, #-8]!
    285c:			; <UNDEFINED> instruction: 0xf7fe460d
    2860:	tstcs	r6, #174080	; 0x2a800
    2864:	strtmi	r6, [r8], -r3
    2868:	ldcllt	0, cr11, [r0, #-8]!
    286c:	orrcs	r4, r0, #114688	; 0x1c000
    2870:	vadd.i8	d20, d0, d7
    2874:	ldrbtmi	r1, [r9], #-753	; 0xfffffd0f
    2878:	stmdbmi	r6, {r0, r8, ip, pc}
    287c:	strls	r4, [r0], #-1144	; 0xfffffb88
    2880:	ldrbtmi	r3, [r9], #-80	; 0xffffffb0
    2884:			; <UNDEFINED> instruction: 0xf7fe4625
    2888:	strb	lr, [r4, lr, asr #21]!
    288c:	ldrdeq	r1, [r0], -r2
    2890:	andeq	r1, r0, r0, ror r3
    2894:	andeq	r1, r0, sl, lsr r4
    2898:	push	{r0, r2, r4, r7, r8, r9, fp, lr}
    289c:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    28a0:	umlallt	r4, r7, r4, ip
    28a4:	blx	fec670e4 <firstmapping@@Base+0xfec51c64>
    28a8:	smlabbls	sp, r1, r2, pc	; <UNPREDICTABLE>
    28ac:	ldmdbeq	r2, {r0, r1, r3, r4, r8, fp, ip, lr}^
    28b0:	svclt	0x00142800
    28b4:	strcs	r4, [r1], #-1556	; 0xfffff9ec
    28b8:	ldmdavs	fp, {r2, r3, r8, r9, ip, pc}
    28bc:	cmnlt	r4, r5, lsr #6
    28c0:	bl	1e408c0 <firstmapping@@Base+0x1e2b440>
    28c4:	tstcs	r6, #0, 8
    28c8:	blls	31a8dc <firstmapping@@Base+0x30545c>
    28cc:	bls	954154 <firstmapping@@Base+0x93ecd4>
    28d0:	addsmi	r6, sl, #1769472	; 0x1b0000
    28d4:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    28d8:	pop	{r0, r1, r2, r5, ip, sp, pc}
    28dc:			; <UNDEFINED> instruction: 0x46838ff0
    28e0:	blge	41cbe8 <firstmapping@@Base+0x407768>
    28e4:	subscs	r4, r4, #132, 26	; 0x2100
    28e8:	andls	r4, fp, r1, lsr #12
    28ec:			; <UNDEFINED> instruction: 0x461e4618
    28f0:	ldrbtmi	r9, [sp], #-783	; 0xfffffcf1
    28f4:			; <UNDEFINED> instruction: 0xf7fe9505
    28f8:	blmi	fe03d6d8 <firstmapping@@Base+0xfe028258>
    28fc:	strtmi	r4, [r2], r0, lsl #21
    2900:			; <UNDEFINED> instruction: 0xf04f447b
    2904:	ldrbtmi	r0, [sl], #-2309	; 0xfffff6fb
    2908:	andls	r9, r7, #167772160	; 0xa000000
    290c:	rsbeq	pc, r8, #-1073741824	; 0xc0000000
    2910:	tstcs	r0, r6, lsl #4
    2914:			; <UNDEFINED> instruction: 0xf7fe4658
    2918:			; <UNDEFINED> instruction: 0x4680ebba
    291c:			; <UNDEFINED> instruction: 0xf0002800
    2920:			; <UNDEFINED> instruction: 0x270480d4
    2924:	stmdbls	r4, {r2, ip, pc}
    2928:			; <UNDEFINED> instruction: 0xf7ff2030
    292c:	movwlt	pc, #3937	; 0xf61	; <UNPREDICTABLE>
    2930:	strmi	r8, [r4], #-2692	; 0xfffff57c
    2934:	umaalpl	pc, r1, r4, r8	; <UNPREDICTABLE>
    2938:	lfmle	f4, 2, [r4], #756	; 0x2f4
    293c:			; <UNDEFINED> instruction: 0xf8d46830
    2940:			; <UNDEFINED> instruction: 0xf8d49000
    2944:	tstlt	r8, r4
    2948:	b	fe640948 <firstmapping@@Base+0xfe62b4c8>
    294c:	eorsvs	r2, r3, r0, lsl #6
    2950:	ldrtmi	r2, [r2], -r0, lsl #6
    2954:	umaalne	pc, r0, r4, r8	; <UNPREDICTABLE>
    2958:	subeq	pc, r2, r4, lsl #2
    295c:	b	ff8c095c <firstmapping@@Base+0xff8ab4dc>
    2960:	blle	ecc968 <firstmapping@@Base+0xeb74e8>
    2964:	stmdbls	r4, {r0, r1, r2, r3, r5, r9, sl, lr}
    2968:			; <UNDEFINED> instruction: 0xf7ff2030
    296c:	stmdacs	r0, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    2970:			; <UNDEFINED> instruction: 0xf8ddd1de
    2974:			; <UNDEFINED> instruction: 0x46408010
    2978:	bl	440978 <firstmapping@@Base+0x42b4f8>
    297c:	tstlt	r3, sl, lsl #22
    2980:			; <UNDEFINED> instruction: 0xf7fe4658
    2984:	blx	7fd6dc <firstmapping@@Base+0x7e825c>
    2988:			; <UNDEFINED> instruction: 0xf8cdf38a
    298c:	movwls	r9, #36896	; 0x9020
    2990:	strcc	lr, [r8], #-2525	; 0xfffff623
    2994:	svclt	0x00082c00
    2998:	subsle	r2, r5, r5, lsl #22
    299c:	ldrbmi	r4, [r3], -sl, asr #12
    29a0:			; <UNDEFINED> instruction: 0xf7fe980b
    29a4:			; <UNDEFINED> instruction: 0x4683eb7a
    29a8:	eorsle	r2, fp, r0, lsl #16
    29ac:	strcc	r9, [r4], -sl, lsl #22
    29b0:	movwls	r3, #41729	; 0xa301
    29b4:			; <UNDEFINED> instruction: 0xd1ac2b14
    29b8:	strcs	r4, [r0], #-2386	; 0xfffff6ae
    29bc:	orrcs	r9, r0, #40960	; 0xa000
    29c0:	ldrbtmi	r4, [r9], #-2129	; 0xfffff7af
    29c4:	ldmdbmi	r1, {r0, r8, ip, pc}^
    29c8:	andls	r4, r2, #120, 8	; 0x78000000
    29cc:	vhadd.s8	<illegal reg q9.5>, q0, q12
    29d0:	strls	r2, [r0], #-609	; 0xfffffd9f
    29d4:			; <UNDEFINED> instruction: 0xf7fe4479
    29d8:	ldrb	lr, [r6, -r6, lsr #20]!
    29dc:	andcs	r9, r0, #7168	; 0x1c00
    29e0:	ldrdne	lr, [r5], -sp
    29e4:	vst1.8	{d25-d28}, [pc], r0
    29e8:	movwls	r7, #4624	; 0x1210
    29ec:			; <UNDEFINED> instruction: 0xf7fe2380
    29f0:	andscs	lr, lr, sl, lsl sl
    29f4:	b	ec09f4 <firstmapping@@Base+0xeab574>
    29f8:	stmdacs	r0, {r2, r9, sl, lr}
    29fc:	svcge	0x0065f43f
    2a00:	stmdavc	r0, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    2a04:	mvnscc	pc, #79	; 0x4f
    2a08:	ldrdgt	pc, [r4, -pc]
    2a0c:	tstcs	lr, r1, lsl #4
    2a10:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    2a14:			; <UNDEFINED> instruction: 0xf8cd7802
    2a18:	strtmi	ip, [pc], -r0
    2a1c:	bl	1840a1c <firstmapping@@Base+0x182b59c>
    2a20:			; <UNDEFINED> instruction: 0xe7a06034
    2a24:	orrcs	r4, r0, #966656	; 0xec000
    2a28:	strmi	lr, [r8, #-2525]	; 0xfffff623
    2a2c:	subscs	pc, sl, #64, 4
    2a30:	ldrbtmi	r4, [r9], #-2105	; 0xfffff7c7
    2a34:	smlabtlt	r0, sp, r9, lr
    2a38:	ldrbtmi	r4, [r8], #-2360	; 0xfffff6c8
    2a3c:	strmi	lr, [r2, #-2509]	; 0xfffff633
    2a40:	ldrbtmi	r3, [r9], #-104	; 0xffffff98
    2a44:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a48:	ldrsbhi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    2a4c:	strcs	sl, [r0, -r4, lsr #28]
    2a50:	stmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2a54:	ldmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
    2a58:			; <UNDEFINED> instruction: 0xf8cdba0e
    2a5c:			; <UNDEFINED> instruction: 0xf8dd8010
    2a60:	and	r8, r0, r4, lsr r0
    2a64:	ldrtmi	r4, [r4], -r6, lsr #12
    2a68:	stmdbcc	r4, {r2, r4, r6, fp, ip, sp, lr, pc}
    2a6c:	bls	12f080 <firstmapping@@Base+0x119c00>
    2a70:	streq	lr, [r7, #-2987]	; 0xfffff455
    2a74:	movwls	lr, #6605	; 0x19cd
    2a78:	andeq	lr, r7, r8, lsl #22
    2a7c:	mvnscc	pc, #79	; 0x4f
    2a80:	andls	r4, r0, #42991616	; 0x2900000
    2a84:			; <UNDEFINED> instruction: 0xf7fe2201
    2a88:	addmi	lr, r5, #44, 22	; 0xb000
    2a8c:	strmi	sp, [r7], #-3341	; 0xfffff2f3
    2a90:	mvnle	r4, r6, asr r5
    2a94:	stcge	13, cr9, [pc], {15}
    2a98:			; <UNDEFINED> instruction: 0xf854354c
    2a9c:			; <UNDEFINED> instruction: 0xf7fe0f04
    2aa0:	adcmi	lr, r5, #3899392	; 0x3b8000
    2aa4:	strcs	sp, [r1], #-505	; 0xfffffe07
    2aa8:	ldmdbmi	lr, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    2aac:	ldmdami	lr, {r9, sp}
    2ab0:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    2ab4:	ldmdbmi	sp, {r0, r8, ip, pc}
    2ab8:	andls	r4, r0, #120, 8	; 0x78000000
    2abc:	vst4.16	{d19-d22}, [pc :128], r8
    2ac0:	ldrbtmi	r7, [r9], #-539	; 0xfffffde5
    2ac4:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ac8:	ldmdbmi	r9, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2acc:	ldmdami	r9, {r7, r8, r9, sp}
    2ad0:	eorcs	pc, r6, #64, 4
    2ad4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2ad8:	ldmdbmi	r7, {r8, pc}
    2adc:	rsbcc	r4, r8, r8, ror r4
    2ae0:	ldrbtmi	r4, [r9], #-1604	; 0xfffff9bc
    2ae4:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ae8:			; <UNDEFINED> instruction: 0xf7fee6ef
    2aec:	svclt	0x0000e9ec
    2af0:	andeq	r2, r1, sl, lsr #12
    2af4:	andeq	r0, r0, ip, lsl #2
    2af8:	andeq	r1, r0, sl, asr #7
    2afc:	andeq	r1, r0, ip, ror #5
    2b00:	andeq	r1, r0, r6, ror #26
    2b04:	andeq	r1, r0, r6, lsr #26
    2b08:	andeq	r1, r0, r4, lsr #4
    2b0c:	andeq	r1, r0, r8, ror #5
    2b10:	andeq	r1, r0, ip, lsl #25
    2b14:	andeq	r1, r0, r6, ror ip
    2b18:			; <UNDEFINED> instruction: 0x000011b2
    2b1c:	andeq	r1, r0, sl, ror r2
    2b20:	andeq	r1, r0, r0, ror ip
    2b24:	andeq	r1, r0, sl, lsl ip
    2b28:	andeq	r1, r0, r4, lsr r1
    2b2c:	strdeq	r1, [r0], -sl
    2b30:	andeq	r1, r0, r4, ror fp
    2b34:	andeq	r1, r0, r0, lsl r1
    2b38:	ldrdeq	r1, [r0], -sl
    2b3c:	mvnsmi	lr, #737280	; 0xb4000
    2b40:	mrrcmi	6, 1, r4, lr, cr14
    2b44:			; <UNDEFINED> instruction: 0xf382fab2
    2b48:	addlt	r4, r7, sp, asr sp
    2b4c:	ldmdbeq	fp, {r2, r3, r4, r5, r6, sl, lr}^
    2b50:	stmdbcs	r0, {r0, r2, r5, r6, r8, fp, ip, lr}
    2b54:	sadd16mi	fp, ip, r4
    2b58:	stmdavs	fp!, {r0, sl, sp}
    2b5c:	cmnlt	r4, r5, lsl #6
    2b60:	b	a40b60 <firstmapping@@Base+0xa2b6e0>
    2b64:	andvs	r2, r3, r6, lsl r3
    2b68:	andcs	r9, r0, r5, lsl #20
    2b6c:	addsmi	r6, sl, #2818048	; 0x2b0000
    2b70:	adchi	pc, r2, r0, asr #32
    2b74:	pop	{r0, r1, r2, ip, sp, pc}
    2b78:			; <UNDEFINED> instruction: 0x468883f0
    2b7c:	ldrmi	r6, [r7], -r9, lsl #16
    2b80:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b84:	stmdacs	r0, {r0, r7, r9, sl, lr}
    2b88:	orrcs	sp, r0, r9, asr #32
    2b8c:			; <UNDEFINED> instruction: 0xf7fe9404
    2b90:			; <UNDEFINED> instruction: 0x4623e994
    2b94:	strmi	sl, [r1], -r4, lsl #20
    2b98:			; <UNDEFINED> instruction: 0xf7fe4648
    2b9c:	stmdacs	r0, {r2, r6, r7, r8, fp, sp, lr, pc}
    2ba0:	bmi	1239900 <firstmapping@@Base+0x1224480>
    2ba4:	blls	114470 <firstmapping@@Base+0xfeff0>
    2ba8:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    2bac:	b	540bac <firstmapping@@Base+0x52b72c>
    2bb0:	adcsmi	r4, r4, #4, 12	; 0x400000
    2bb4:			; <UNDEFINED> instruction: 0xf898da5b
    2bb8:	stmdbcs	r0, {r0, r3, ip}
    2bbc:			; <UNDEFINED> instruction: 0xf04fd0d4
    2bc0:			; <UNDEFINED> instruction: 0xf8cd0900
    2bc4:			; <UNDEFINED> instruction: 0xf8b89010
    2bc8:	strbmi	r0, [fp], -sl
    2bcc:	strtmi	sl, [r7], #-2564	; 0xfffff5fc
    2bd0:	blne	d93cd8 <firstmapping@@Base+0xd7e858>
    2bd4:	stmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bd8:	blle	1614100 <firstmapping@@Base+0x15fec80>
    2bdc:			; <UNDEFINED> instruction: 0xf04f9904
    2be0:	ldcmi	3, cr3, [r9], #-1020	; 0xfffffc04
    2be4:	ldrtmi	r2, [r8], -r1, lsl #4
    2be8:	tstls	r1, ip, ror r4
    2bec:	ldrtmi	r9, [r1], -r0, lsl #8
    2bf0:	b	1dc0bf0 <firstmapping@@Base+0x1dab770>
    2bf4:	stmdals	r4, {r2, r9, sl, lr}
    2bf8:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bfc:	lfmle	f4, 4, [r3], #664	; 0x298
    2c00:	orrcs	r4, r0, #819200	; 0xc8000
    2c04:	vst2.8	{d20-d21}, [pc :256], r2
    2c08:	ldrbtmi	r7, [r9], #-558	; 0xfffffdd2
    2c0c:	smlabtls	r0, sp, r9, lr
    2c10:	ldrbtmi	r4, [r8], #-2352	; 0xfffff6d0
    2c14:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
    2c18:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c1c:			; <UNDEFINED> instruction: 0xf8d8e7a4
    2c20:	orrcs	r4, r0, #0
    2c24:	vst2.8	{d20,d22}, [pc :128], ip
    2c28:	andls	r7, r0, r6, lsr #4
    2c2c:	ldrbtmi	r4, [r9], #-2091	; 0xfffff7d5
    2c30:	strne	lr, [r1], #-2509	; 0xfffff633
    2c34:	stmdbmi	sl!, {r0, r3, sl, sp}
    2c38:	ldrmi	r4, [r8], #-1144	; 0xfffffb88
    2c3c:			; <UNDEFINED> instruction: 0xf7fe4479
    2c40:	bmi	a3d010 <firstmapping@@Base+0xa27b90>
    2c44:			; <UNDEFINED> instruction: 0x46384631
    2c48:			; <UNDEFINED> instruction: 0xf7fe447a
    2c4c:	ldr	lr, [r0, r6, asr #19]!
    2c50:	orrcs	r4, r0, #606208	; 0x94000
    2c54:	vadd.i8	d20, d0, d21
    2c58:	ldrbtmi	r2, [r9], #-658	; 0xfffffd6e
    2c5c:	smlabtmi	r0, sp, r9, lr
    2c60:	ldrbtmi	r4, [r8], #-2339	; 0xfffff6dd
    2c64:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
    2c68:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c6c:	stmdbmi	r1!, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    2c70:	stmdami	r1!, {r9, sp}
    2c74:	ldrbtmi	r2, [r9], #-896	; 0xfffffc80
    2c78:	stmdbmi	r0!, {r0, r8, ip, pc}
    2c7c:	andls	r4, r0, #120, 8	; 0x78000000
    2c80:	vqshl.s8	d20, d8, d0
    2c84:	ldrbtmi	r2, [r9], #-669	; 0xfffffd63
    2c88:	stmia	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c8c:	ldmdbmi	ip, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    2c90:	ldmdami	ip, {r7, r8, r9, sp}
    2c94:	adccs	pc, lr, #64, 4
    2c98:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2c9c:	ldmdbmi	sl, {r8, ip, pc}
    2ca0:	ldrmi	r4, [r8], #-1144	; 0xfffffb88
    2ca4:			; <UNDEFINED> instruction: 0xf7fe4479
    2ca8:	bmi	63cfa8 <firstmapping@@Base+0x627b28>
    2cac:			; <UNDEFINED> instruction: 0x46384631
    2cb0:			; <UNDEFINED> instruction: 0xf7fe447a
    2cb4:			; <UNDEFINED> instruction: 0xe757e992
    2cb8:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cbc:	andeq	r2, r1, ip, ror r3
    2cc0:	andeq	r0, r0, ip, lsl #2
    2cc4:	andeq	r1, r0, r6, lsl #3
    2cc8:	andeq	r1, r0, r0, lsl #24
    2ccc:	andeq	r1, r0, r6, ror #23
    2cd0:	ldrdeq	r0, [r0], -sl
    2cd4:	andeq	r1, r0, r6, lsr #1
    2cd8:	andeq	r1, r0, r6, lsr fp
    2cdc:			; <UNDEFINED> instruction: 0x00000fb4
    2ce0:	andeq	r1, r0, r0, lsl #1
    2ce4:	andeq	r1, r0, ip, lsr fp
    2ce8:	ldrdeq	r1, [r0], -r2
    2cec:	andeq	r0, r0, sl, lsl #31
    2cf0:	andeq	r1, r0, r6, asr r0
    2cf4:	andeq	r1, r0, sl, lsl fp
    2cf8:	andeq	r0, r0, r0, ror pc
    2cfc:	andeq	r1, r0, r6, lsr r0
    2d00:	andeq	r1, r0, r8, lsl fp
    2d04:	andeq	r0, r0, ip, asr #30
    2d08:	andeq	r1, r0, r8, lsl r0
    2d0c:	ldrdeq	r1, [r0], -r4
    2d10:	blmi	ffc3d1cc <firstmapping@@Base+0xffc27d4c>
    2d14:	cdpmi	0, 4, cr11, cr2, cr4, {4}
    2d18:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    2d1c:	ldrmi	sp, [sp], -r7, rrx
    2d20:	ldrmi	r4, [r4], -r0, asr #22
    2d24:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2d28:	ldrbmi	fp, [sl, #-3072]	; 0xfffff400
    2d2c:	movweq	lr, #52085	; 0xcb75
    2d30:			; <UNDEFINED> instruction: 0xf640db0b
    2d34:	bl	6df538 <firstmapping@@Base+0x6ca0b8>
    2d38:			; <UNDEFINED> instruction: 0xf04f0801
    2d3c:	bl	1303544 <firstmapping@@Base+0x12ee0c4>
    2d40:	strmi	r0, [r0, #2306]!	; 0x902
    2d44:	movweq	lr, #23417	; 0x5b79
    2d48:	bmi	df9608 <firstmapping@@Base+0xde4188>
    2d4c:	cdpvs	3, 8, cr2, cr0, cr0, {0}
    2d50:	ldmpl	r2!, {r7, r8, sp}
    2d54:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d58:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2d5c:	blmi	cf6e9c <firstmapping@@Base+0xce1a1c>
    2d60:	andvc	pc, r0, #1325400064	; 0x4f000000
    2d64:			; <UNDEFINED> instruction: 0x270021ff
    2d68:	vst3.16	{d20-d22}, [pc :256], fp
    2d6c:			; <UNDEFINED> instruction: 0xf04f7800
    2d70:	ldrmi	r0, [r8], -r0, lsl #18
    2d74:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d78:	vld2.8	{d4,d6}, [r4 :128]!
    2d7c:			; <UNDEFINED> instruction: 0x463b6c7f
    2d80:	stceq	0, cr15, [pc], {44}	; 0x2c
    2d84:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2d88:	b	13e5190 <firstmapping@@Base+0x13cfd10>
    2d8c:	ldrdls	r0, [r2], -ip
    2d90:	stmib	r1, {r4, r5, r9, sl, lr}^
    2d94:			; <UNDEFINED> instruction: 0xf7fec700
    2d98:	stmdacs	r0, {r3, r8, fp, sp, lr, pc}
    2d9c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    2da0:			; <UNDEFINED> instruction: 0x4630db10
    2da4:	stmia	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2da8:	vmlsl.u8	q10, d4, d18
    2dac:	movwcs	r0, #4552	; 0x11c8
    2db0:	streq	pc, [r7], #-4
    2db4:	adcmi	r4, r3, sl, ror r4
    2db8:	andsmi	r5, ip, r4, asr ip
    2dbc:	andlt	r4, r4, r0, lsr #12
    2dc0:	blhi	ffc3d0bc <firstmapping@@Base+0xffc27c3c>
    2dc4:	vst2.8	{d20,d22}, [pc :64], ip
    2dc8:	ldmdami	ip, {r7, r8, r9, ip, sp, lr}
    2dcc:	rsccs	pc, pc, #64, 4
    2dd0:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2dd4:	ldmdbmi	sl, {r8, ip, sp, lr}
    2dd8:	addscc	r4, r4, r8, ror r4
    2ddc:	ldrbtcc	pc, [pc], #79	; 2de4 <__snprintf_chk@plt+0x1d04>	; <UNPREDICTABLE>
    2de0:			; <UNDEFINED> instruction: 0xf7fe4479
    2de4:	ldrtmi	lr, [r0], -r0, lsr #16
    2de8:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dec:			; <UNDEFINED> instruction: 0xf7fee7e6
    2df0:			; <UNDEFINED> instruction: 0xf04fe8e2
    2df4:	tstcs	r6, #-16777216	; 0xff000000
    2df8:	ldrb	r6, [pc, r3]
    2dfc:	vst2.8	{d20,d22}, [pc :64], r1
    2e00:	ldmdami	r1, {r7, r8, r9, ip, sp, lr}
    2e04:	rsccs	pc, r5, #64, 4
    2e08:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2e0c:	stmdbmi	pc, {r8, sp, lr}	; <UNPREDICTABLE>
    2e10:	addscc	r4, r4, r8, ror r4
    2e14:	ldrbtcc	pc, [pc], #79	; 2e1c <__snprintf_chk@plt+0x1d3c>	; <UNPREDICTABLE>
    2e18:			; <UNDEFINED> instruction: 0xf7fe4479
    2e1c:	strb	lr, [sp, r4, lsl #16]
    2e20:			; <UNDEFINED> instruction: 0x000121b0
    2e24:	andeq	r2, r1, r0, ror #5
    2e28:	andeq	r0, r0, r8, lsl #2
    2e2c:	andeq	r2, r1, ip, lsl #6
    2e30:	andeq	r2, r1, r0, lsl #5
    2e34:	andeq	r2, r1, r0, asr #5
    2e38:	andeq	r1, r0, r8, asr sl
    2e3c:	andeq	r0, r0, r4, lsl lr
    2e40:	ldrdeq	r0, [r0], -ip
    2e44:	andeq	r1, r0, r8, lsl #20
    2e48:	ldrdeq	r0, [r0], -ip
    2e4c:	andeq	r0, r0, r4, lsr #29
    2e50:	mvnsmi	lr, #737280	; 0xb4000
    2e54:	stmdacs	r0, {r0, r2, r7, ip, sp, pc}
    2e58:			; <UNDEFINED> instruction: 0x4614d05a
    2e5c:	addslt	r4, r9, #48, 20	; 0x30000
    2e60:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    2e64:	stmdbhi	r2, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    2e68:	bl	1c54380 <firstmapping@@Base+0x1c3ef00>
    2e6c:	blle	6c3a98 <firstmapping@@Base+0x6ae618>
    2e70:	ldclvc	6, cr15, [pc], #256	; 2f78 <__snprintf_chk@plt+0x1e98>
    2e74:			; <UNDEFINED> instruction: 0x060ceb18
    2e78:	andeq	pc, r0, #79	; 0x4f
    2e7c:	streq	lr, [r2, -r9, asr #22]
    2e80:	bl	1dd3920 <firstmapping@@Base+0x1dbe4a0>
    2e84:	blle	3c3a90 <firstmapping@@Base+0x3ae610>
    2e88:			; <UNDEFINED> instruction: 0xf3c44b26
    2e8c:	andcs	r0, r1, #200, 2	; 0x32
    2e90:	streq	pc, [r7], #-4
    2e94:	adcmi	r4, r2, fp, ror r4
    2e98:			; <UNDEFINED> instruction: 0xf893440b
    2e9c:	andsmi	r4, r4, r0, lsl #4
    2ea0:	andlt	r4, r5, r0, lsr #12
    2ea4:	mvnshi	lr, #12386304	; 0xbd0000
    2ea8:			; <UNDEFINED> instruction: 0xf44f4b1f
    2eac:	mrscs	r7, R8_usr
    2eb0:	ldrbvs	pc, [pc, -r4, lsr #8]!	; <UNPREDICTABLE>
    2eb4:			; <UNDEFINED> instruction: 0x460e447b
    2eb8:			; <UNDEFINED> instruction: 0xf0274413
    2ebc:	ldrmi	r0, [r8], -pc, lsl #14
    2ec0:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ec4:	vst2.8	{d20,d22}, [pc :64], r9
    2ec8:	movwcs	r7, #512	; 0x200
    2ecc:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2ed0:	ldrtmi	r2, [r3], -r0, lsl #6
    2ed4:	strdls	r0, [r2], -sl
    2ed8:	strvc	lr, [r2], -r1, asr #19
    2edc:	ldrdeq	pc, [r0], r5
    2ee0:	stmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ee4:			; <UNDEFINED> instruction: 0xf1712800
    2ee8:	ble	ff343af0 <firstmapping@@Base+0xff32e670>
    2eec:	vst2.8	{d20,d22}, [pc :64], r0
    2ef0:	ldmdami	r0, {r7, r8, r9, ip, sp, lr}
    2ef4:	eorcc	pc, r9, #64, 4
    2ef8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2efc:	stmdbmi	lr, {r8, sp, lr}
    2f00:	adccc	r4, ip, r8, ror r4
    2f04:	ldrbtcc	pc, [pc], #79	; 2f0c <__snprintf_chk@plt+0x1e2c>	; <UNPREDICTABLE>
    2f08:			; <UNDEFINED> instruction: 0xf7fd4479
    2f0c:	strb	lr, [r7, ip, lsl #31]
    2f10:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f14:	ldrbtcc	pc, [pc], #79	; 2f1c <__snprintf_chk@plt+0x1e3c>	; <UNPREDICTABLE>
    2f18:	andvs	r2, r3, r6, lsl r3
    2f1c:	svclt	0x0000e7c0
    2f20:	andeq	r2, r1, r2, lsr #3
    2f24:	andeq	r2, r1, r0, ror #3
    2f28:	andeq	r2, r1, r0, asr #3
    2f2c:	andeq	r2, r1, r8, lsr r1
    2f30:	andeq	r1, r0, r8, asr #18
    2f34:	andeq	r0, r0, ip, ror #25
    2f38:			; <UNDEFINED> instruction: 0x00000db4
    2f3c:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    2f40:	stmiavs	r4, {r0, r3, r6, ip, lr, pc}^
    2f44:	suble	r2, r2, r0, lsl #24
    2f48:	movwcs	lr, #2512	; 0x9d0
    2f4c:	svclt	0x00082b00
    2f50:	teqle	r9, #45056	; 0xb000
    2f54:	blcs	21ff0 <firstmapping@@Base+0xcb70>
    2f58:	bcs	2f2b80 <firstmapping@@Base+0x2dd700>
    2f5c:	streq	pc, [r3, #-421]	; 0xfffffe5b
    2f60:			; <UNDEFINED> instruction: 0xf585fab5
    2f64:	movwcs	fp, #3864	; 0xf18
    2f68:	ldrbne	lr, [r5, #-2639]	; 0xfffff5b1
    2f6c:	strtmi	fp, [fp], -r8, lsl #30
    2f70:	stmvs	r1, {r0, r1, r4, r6, r8, r9, fp, ip, sp, pc}
    2f74:	bvs	2af500 <firstmapping@@Base+0x29a080>
    2f78:	b	149d8ac <firstmapping@@Base+0x148842c>
    2f7c:	andle	r0, r7, r3
    2f80:	svccs	0x0000b29f
    2f84:	bcs	2f2bac <firstmapping@@Base+0x2dd72c>
    2f88:	svclt	0x0018d31e
    2f8c:	ldmiblt	sp, {r8, sl, sp}^
    2f90:			; <UNDEFINED> instruction: 0xf7ff2030
    2f94:	bicslt	pc, r0, pc, asr #24
    2f98:	strmi	r8, [r8], #-2689	; 0xfffff57f
    2f9c:	stmdavs	r2, {r0, r6, fp, sp, lr}
    2fa0:	blcs	2f9d4 <firstmapping@@Base+0x1a554>
    2fa4:	bcs	172bbc <firstmapping@@Base+0x15d73c>
    2fa8:	andle	r2, lr, r0, lsl #6
    2fac:	svclt	0x00082b00
    2fb0:	movwle	r2, #39435	; 0x9a0b
    2fb4:	svclt	0x000c7c22
    2fb8:	movwcs	r2, #769	; 0x301
    2fbc:	svclt	0x00142a03
    2fc0:			; <UNDEFINED> instruction: 0xf0032300
    2fc4:	and	r0, r0, r1, lsl #6
    2fc8:	ldrmi	r2, [r8], -r1, lsl #6
    2fcc:			; <UNDEFINED> instruction: 0xf04fbdf8
    2fd0:			; <UNDEFINED> instruction: 0x461833ff
    2fd4:			; <UNDEFINED> instruction: 0xf7fdbdf8
    2fd8:			; <UNDEFINED> instruction: 0xf04fefee
    2fdc:	andscs	r3, r6, #-67108861	; 0xfc000003
    2fe0:	ldrmi	r6, [r8], -r2
    2fe4:	svclt	0x0000bdf8
    2fe8:	svclt	0x00004770
    2fec:			; <UNDEFINED> instruction: 0x4604b510
    2ff0:	tstcs	r8, r8, ror #2
    2ff4:			; <UNDEFINED> instruction: 0xf7fd2001
    2ff8:			; <UNDEFINED> instruction: 0xf04fef10
    2ffc:			; <UNDEFINED> instruction: 0x460331ff
    3000:			; <UNDEFINED> instruction: 0xf04f60c4
    3004:	stmib	r3, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
    3008:	ldrmi	r0, [r8], -r4, lsl #2
    300c:			; <UNDEFINED> instruction: 0xf7fdbd10
    3010:			; <UNDEFINED> instruction: 0x4623efd2
    3014:	andvs	r2, r2, r6, lsl r2
    3018:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
    301c:	ldrlt	fp, [r0, #-336]	; 0xfffffeb0
    3020:	stmvs	r0, {r2, r9, sl, lr}
    3024:			; <UNDEFINED> instruction: 0xf7feb108
    3028:	strtmi	lr, [r0], -r2, lsl #16
    302c:			; <UNDEFINED> instruction: 0x4010e8bd
    3030:	svclt	0x0022f7fd
    3034:	svclt	0x00004770
    3038:	svcmi	0x00f0e92d
    303c:			; <UNDEFINED> instruction: 0xf8dfb08f
    3040:	blmi	ffe63fd8 <firstmapping@@Base+0xffe4eb58>
    3044:			; <UNDEFINED> instruction: 0xf85844f8
    3048:	movwls	r3, #32771	; 0x8003
    304c:	movwls	r6, #55323	; 0xd81b
    3050:			; <UNDEFINED> instruction: 0xf0002800
    3054:			; <UNDEFINED> instruction: 0x460481de
    3058:	tstlt	r8, r0, lsl #17
    305c:	svc	0x00e6f7fd
    3060:	adcvs	r2, r3, r0, lsl #6
    3064:	svcvs	0x00c168e0
    3068:	mlacc	r5, r0, r8, pc	; <UNPREDICTABLE>
    306c:	ldrsbtgt	pc, [r0], -r1	; <UNPREDICTABLE>
    3070:	eoreq	pc, r0, #-1073741776	; 0xc0000030
    3074:			; <UNDEFINED> instruction: 0xf1b36b49
    3078:	blx	b04500 <firstmapping@@Base+0xaef080>
    307c:	blx	81890 <firstmapping@@Base+0x6c410>
    3080:	svclt	0x0058f202
    3084:			; <UNDEFINED> instruction: 0xf505fa41
    3088:	beq	bd9b8 <firstmapping@@Base+0xa8538>
    308c:	blx	105d51c <firstmapping@@Base+0x104809c>
    3090:	stmdbvs	r3!, {r0, r1, r8, r9, fp, ip, sp, lr, pc}^
    3094:	b	12b2dfc <firstmapping@@Base+0x129d97c>
    3098:	mrrcne	10, 0, r0, r6, cr5
    309c:	streq	pc, [r0, -r3, asr #2]
    30a0:	bl	1dd4600 <firstmapping@@Base+0x1dbf180>
    30a4:	stmib	r4, {r0, r1, r3, r8, r9}^
    30a8:	vabdl.s8	q3, d0, d4
    30ac:	bmi	ff7e3530 <firstmapping@@Base+0xff7ce0b0>
    30b0:	stmibmi	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    30b4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    30b8:	ldrbtmi	r3, [r9], #-704	; 0xfffffd40
    30bc:	smlabtls	r9, r0, r3, r3
    30c0:	movwls	r9, #45578	; 0xb20a
    30c4:	andshi	pc, ip, sp, asr #17
    30c8:			; <UNDEFINED> instruction: 0xf04f4632
    30cc:	ldrtmi	r0, [fp], -r0, lsl #18
    30d0:	andls	pc, r4, r4, asr #17
    30d4:	mrc2	7, 5, pc, cr12, cr15, {7}
    30d8:	strmi	r1, [r5], -r2, asr #24
    30dc:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
    30e0:	stmdacs	r0, {r0, r1, r5, r6, fp, sp, lr}
    30e4:			; <UNDEFINED> instruction: 0xf043d075
    30e8:	stmiavs	r0!, {r0, r8}^
    30ec:	ldmib	r4, {r0, r5, r6, sp, lr}^
    30f0:			; <UNDEFINED> instruction: 0xf7fd2304
    30f4:			; <UNDEFINED> instruction: 0x4601efd2
    30f8:	stmdacs	r0, {r5, r7, sp, lr}
    30fc:	sbchi	pc, sp, r0
    3100:	andscs	r6, r0, r1, lsl #17
    3104:	blx	fe5c110a <firstmapping@@Base+0xfe5abc8a>
    3108:	ldmvs	r9, {r0, r1, r5, r7, fp, sp, lr}
    310c:	eorcs	r4, r0, r1, lsl #13
    3110:	blx	fe441116 <firstmapping@@Base+0xfe42bc96>
    3114:	ldmvs	r9, {r0, r1, r5, r7, fp, sp, lr}
    3118:	addcs	r4, r0, r5, lsl #12
    311c:	blx	fe2c1122 <firstmapping@@Base+0xfe2abca2>
    3120:			; <UNDEFINED> instruction: 0xf1b96863
    3124:			; <UNDEFINED> instruction: 0xf0000f00
    3128:			; <UNDEFINED> instruction: 0xf04380b5
    312c:	tstlt	sp, r0, asr #6
    3130:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    3134:	tstlt	r8, r3, rrx
    3138:			; <UNDEFINED> instruction: 0xf0436863
    313c:	rsbvs	r0, r3, r4, lsl #6
    3140:	stmiavs	r0!, {r0, r1, r5, fp, sp, lr}
    3144:	strle	r0, [r4, #-1819]!	; 0xfffff8e5
    3148:			; <UNDEFINED> instruction: 0xf7fd2100
    314c:	strmi	lr, [r5], -r0, lsr #31
    3150:			; <UNDEFINED> instruction: 0xf0002800
    3154:	ldmibmi	r8!, {r0, r2, r3, r6, r8, pc}
    3158:	stceq	0, cr15, [r0], {79}	; 0x4f
    315c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3160:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3164:	andcs	r4, r4, #103809024	; 0x6300000
    3168:	stmdbls	r7, {r1, r2, r3, r7, r9, sl, lr}
    316c:			; <UNDEFINED> instruction: 0xf8512090
    3170:	strls	r1, [r4, #-14]
    3174:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3178:			; <UNDEFINED> instruction: 0xcc02e9cd
    317c:	svc	0x0080f7fd
    3180:	stmdavs	r3!, {r3, r4, r8, fp, ip, sp, pc}^
    3184:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    3188:	strtmi	r6, [r8], -r3, rrx
    318c:	svc	0x0006f7fd
    3190:			; <UNDEFINED> instruction: 0xf7ff68a0
    3194:	stmdavs	r3!, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    3198:	cmnle	r4, r0, lsl #16
    319c:	nopeq	{67}	; 0x43
    31a0:	stmdavs	r5!, {r0, r1, r5, r6, sp, lr}
    31a4:	andsmi	r6, sp, r0, lsr #17
    31a8:			; <UNDEFINED> instruction: 0xf7fdd160
    31ac:	stmdacs	r0, {r6, r8, r9, sl, fp, sp, lr, pc}
    31b0:	adcshi	pc, r2, r0, asr #32
    31b4:	ldmib	r4, {r5, r7, sp, lr}^
    31b8:	lfmne	f3, 2, [lr], {4}
    31bc:	streq	pc, [r0, -r2, asr #2]
    31c0:	bl	1dd4720 <firstmapping@@Base+0x1dbf2a0>
    31c4:	stmib	r4, {r0, r1, r3, r8, r9}^
    31c8:	vabdl.s8	q3, d0, d4
    31cc:	stmiavs	r0!, {r0, r1, r2, r3, r7, pc}^
    31d0:			; <UNDEFINED> instruction: 0xf043e77a
    31d4:	cmncs	r0, r2, lsl #6
    31d8:	andcs	r6, r1, r3, rrx
    31dc:	mrc	7, 0, APSR_nzcv, cr12, cr13, {7}
    31e0:	adcvs	r4, r0, r1, lsl #13
    31e4:			; <UNDEFINED> instruction: 0xf0002800
    31e8:	ldmib	r4, {r0, r6, r7, pc}^
    31ec:	stmiavs	r1!, {r2, r8, r9, sp}^
    31f0:	stmib	r9, {r3, r6, r7, r8, fp, sp, lr}^
    31f4:			; <UNDEFINED> instruction: 0xf8c92300
    31f8:			; <UNDEFINED> instruction: 0xf7fd100c
    31fc:	stmiavs	r3!, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
    3200:	andeq	pc, r8, r9, asr #17
    3204:	bcs	1d474 <firstmapping@@Base+0x7ff4>
    3208:	sbchi	pc, r1, r0
    320c:	strtmi	r6, [fp], -r1, ror #17
    3210:	bmi	fe2a9234 <firstmapping@@Base+0xfe293db4>
    3214:	orrcs	r9, r0, r6, lsl #2
    3218:	stmdals	r6, {r1, r7, fp, ip, lr}
    321c:			; <UNDEFINED> instruction: 0xf7fd6f80
    3220:	pkhtbmi	lr, r1, r0, asr #29
    3224:			; <UNDEFINED> instruction: 0xf0002800
    3228:	ldmib	r4, {r3, r4, r5, r7, pc}^
    322c:	stmiavs	r1!, {r0, r1, r9, ip, sp}
    3230:			; <UNDEFINED> instruction: 0xe014f8d4
    3234:			; <UNDEFINED> instruction: 0xc01cf8d3
    3238:	blx	fe89d466 <firstmapping@@Base+0xfe887fe6>
    323c:	stmib	sp, {r2, r3, r8, r9, sp}^
    3240:	tstls	r2, r0, lsl #10
    3244:	movwcc	pc, #60172	; 0xeb0c	; <UNPREDICTABLE>
    3248:	mcr	7, 5, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    324c:	ldmibvs	sl, {r0, r1, r5, r6, r7, fp, sp, lr}^
    3250:	addsmi	r2, r0, #0, 6
    3254:	movweq	lr, #15217	; 0x3b71
    3258:	adcshi	pc, r1, r0, asr #5
    325c:			; <UNDEFINED> instruction: 0xf7fd4648
    3260:	stmdavs	r3!, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}^
    3264:	stmiavs	r0!, {r0, r2, r5, fp, sp, lr}
    3268:	addsle	r4, lr, sp, lsl r0
    326c:			; <UNDEFINED> instruction: 0xf580fab0
    3270:	blls	20582c <firstmapping@@Base+0x1f03ac>
    3274:	bls	354b1c <firstmapping@@Base+0x33f69c>
    3278:	addsmi	r6, sl, #1769472	; 0x1b0000
    327c:	sbcshi	pc, r0, r0, asr #32
    3280:	pop	{r0, r1, r2, r3, ip, sp, pc}
    3284:	stmdacs	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3288:			; <UNDEFINED> instruction: 0xf043bf04
    328c:	rsbvs	r0, r3, r0, lsl r3
    3290:	str	sp, [r6, r4, lsl #3]
    3294:	orreq	pc, r0, #67	; 0x43
    3298:	andls	lr, r1, r9, asr #14
    329c:	movwls	sl, #2828	; 0xb0c
    32a0:	movwcs	lr, #18900	; 0x49d4
    32a4:	smlattls	ip, r0, r8, r6
    32a8:	mcr	7, 5, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    32ac:	ldmiblt	r0, {r2, r7, r9, sl, lr}^
    32b0:	ldmib	r4, {r2, r3, r8, sl, fp, ip, pc}^
    32b4:			; <UNDEFINED> instruction: 0xb1252304
    32b8:	bvs	1a5db60 <firstmapping@@Base+0x1a486e0>
    32bc:	streq	lr, [r1, #-2640]	; 0xfffff5b0
    32c0:	ldmdbmi	pc, {r0, r6, r8, ip, lr, pc}^	; <UNPREDICTABLE>
    32c4:	stmib	sp, {sp}^
    32c8:	orrcs	r2, r0, #134217728	; 0x8000000
    32cc:	andls	r4, r0, r9, ror r4
    32d0:	vrhadd.s8	d25, d0, d1
    32d4:	ldmib	sp, {r0, r1, r4, r9, lr}^
    32d8:			; <UNDEFINED> instruction: 0xf7fd1009
    32dc:	stmdals	ip, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    32e0:	stcl	7, cr15, [ip, #1012]	; 0x3f4
    32e4:	ldmib	r4, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}^
    32e8:	strb	r2, [sl, r4, lsl #6]!
    32ec:	ldr	r6, [sp, r0, lsr #17]!
    32f0:	ldrdeq	lr, [r4, -r4]
    32f4:	mrrcmi	3, 8, r2, r3, cr0
    32f8:	addvs	pc, r0, #1325400064	; 0x4f000000
    32fc:	andls	pc, r0, sp, asr #17
    3300:	smlabteq	r2, sp, r9, lr
    3304:	ldmdami	r0, {r2, r3, r4, r5, r6, sl, lr}^
    3308:	ldrbtmi	r4, [r8], #-2384	; 0xfffff6b0
    330c:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    3310:			; <UNDEFINED> instruction: 0xf7fd30c0
    3314:	str	lr, [ip, r8, lsl #27]!
    3318:	ldrdeq	lr, [r4, -r4]
    331c:	mcrrmi	3, 8, r2, ip, cr0
    3320:	rsbsmi	pc, r1, #64, 4
    3324:	stmib	sp, {r8, sl, ip, pc}^
    3328:	ldrbtmi	r0, [ip], #-258	; 0xfffffefe
    332c:	stmdbmi	sl, {r0, r3, r6, fp, lr}^
    3330:	strls	r4, [r1], #-1144	; 0xfffffb88
    3334:	sbccc	r4, r0, r9, ror r4
    3338:	ldcl	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    333c:	mrc	7, 1, APSR_nzcv, cr10, cr13, {7}
    3340:	rsbmi	r6, sp, #327680	; 0x50000
    3344:	addlt	lr, r9, #39059456	; 0x2540000
    3348:	tstls	r5, r4, asr #26
    334c:	ldrbtmi	r4, [sp], #-2372	; 0xfffff6bc
    3350:	movwcs	lr, #10701	; 0x29cd
    3354:	andls	r2, r4, r0, lsl #7
    3358:	andsmi	pc, sl, #64, 4
    335c:	andgt	pc, r0, sp, asr #17
    3360:	stmdals	fp, {r0, r3, r4, r5, r6, sl, lr}
    3364:			; <UNDEFINED> instruction: 0xf7fd9501
    3368:	sbfx	lr, lr, #26, #25
    336c:	orrcs	r4, r0, #999424	; 0xf4000
    3370:	vtst.8	d20, d0, d29
    3374:	ldrbtmi	r4, [r9], #-588	; 0xfffffdb4
    3378:	ldmdbmi	ip!, {r0, r8, ip, pc}
    337c:	strls	r4, [r0, #-1144]	; 0xfffffb88
    3380:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
    3384:	ldrbcc	pc, [pc, #79]!	; 33db <__snprintf_chk@plt+0x22fb>	; <UNPREDICTABLE>
    3388:	stcl	7, cr15, [ip, #-1012]	; 0xfffffc0c
    338c:			; <UNDEFINED> instruction: 0x4618e771
    3390:	ldrbcc	pc, [pc, #79]!	; 33e7 <__snprintf_chk@plt+0x2307>	; <UNPREDICTABLE>
    3394:	ldcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    3398:	ldmdbmi	r5!, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    339c:	orrvc	pc, r0, #1325400064	; 0x4f000000
    33a0:	vtst.8	d20, d0, d20
    33a4:	ldrbtmi	r4, [r9], #-603	; 0xfffffda5
    33a8:	ldmdbmi	r3!, {r0, r8, ip, pc}
    33ac:	strls	r4, [r0, #-1144]	; 0xfffffb88
    33b0:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
    33b4:	ldrbcc	pc, [pc, #79]!	; 340b <__snprintf_chk@plt+0x232b>	; <UNPREDICTABLE>
    33b8:	ldc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    33bc:	ldmib	r4, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    33c0:	vst4.8	{d16,d18,d20,d22}, [pc], r4
    33c4:	stcmi	3, cr7, [sp], #-512	; 0xfffffe00
    33c8:	rsbmi	pc, r2, #64, 4
    33cc:			; <UNDEFINED> instruction: 0xf04f9500
    33d0:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    33d4:	ldrbtmi	r0, [ip], #-258	; 0xfffffefe
    33d8:	stmdbmi	sl!, {r0, r3, r5, fp, lr}
    33dc:	strls	r4, [r1], #-1144	; 0xfffffb88
    33e0:	sbccc	r4, r0, r9, ror r4
    33e4:	ldc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    33e8:			; <UNDEFINED> instruction: 0xf7fd4648
    33ec:	strb	lr, [r0, -r8, lsr #27]
    33f0:	orrcs	r4, r0, #606208	; 0x94000
    33f4:	vadd.i8	d20, d0, d21
    33f8:	ldrbtmi	r4, [r9], #-567	; 0xfffffdc9
    33fc:	stmdbmi	r4!, {r0, r8, ip, pc}
    3400:	strls	r4, [r0, #-1144]	; 0xfffffb88
    3404:	ldrbtmi	r3, [r9], #-192	; 0xffffff40
    3408:	ldrbcc	pc, [pc, #79]!	; 345f <__snprintf_chk@plt+0x237f>	; <UNPREDICTABLE>
    340c:	stc	7, cr15, [sl, #-1012]	; 0xfffffc0c
    3410:			; <UNDEFINED> instruction: 0xf7fde72f
    3414:			; <UNDEFINED> instruction: 0xf04fedd0
    3418:	tstcs	r6, #1069547520	; 0x3fc00000
    341c:	str	r6, [r8, -r3]!
    3420:	ldcl	7, cr15, [r0, #-1012]	; 0xfffffc0c
    3424:	andeq	r1, r1, r4, lsl #29
    3428:	andeq	r0, r0, ip, lsl #2
    342c:	andeq	r0, r0, r8, lsr fp
    3430:	andeq	r0, r0, r6, lsr fp
    3434:	andeq	r0, r0, r2, lsl #24
    3438:	andeq	r0, r0, r0, lsl r1
    343c:	andeq	r0, r0, r8, lsl #2
    3440:			; <UNDEFINED> instruction: 0x000015b8
    3444:	andeq	r1, r0, r8, asr r5
    3448:	andeq	r0, r0, r2, ror #17
    344c:	andeq	r0, r0, lr, lsr #19
    3450:	strdeq	r1, [r0], -r6
    3454:			; <UNDEFINED> instruction: 0x000008bc
    3458:	andeq	r0, r0, r8, lsl #19
    345c:	andeq	r1, r0, r2, asr r5
    3460:	andeq	r0, r0, ip, asr r9
    3464:	andeq	r1, r0, r2, asr r5
    3468:	andeq	r0, r0, r0, ror r8
    346c:	andeq	r0, r0, sl, lsr r9
    3470:	andeq	r1, r0, lr, lsr r5
    3474:	andeq	r0, r0, r0, asr #16
    3478:	andeq	r0, r0, sl, lsl #18
    347c:	andeq	r1, r0, sl, lsr #10
    3480:	andeq	r0, r0, r0, lsl r8
    3484:	ldrdeq	r0, [r0], -ip
    3488:	andeq	r1, r0, lr, asr #4
    348c:	andeq	r0, r0, ip, ror #15
    3490:			; <UNDEFINED> instruction: 0x000008b6
    3494:	mvnsmi	lr, #737280	; 0xb4000
    3498:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    349c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    34a0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    34a4:	stc	7, cr15, [r8], #1012	; 0x3f4
    34a8:	blne	1d946a4 <firstmapping@@Base+0x1d7f224>
    34ac:	strhle	r1, [sl], -r6
    34b0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    34b4:			; <UNDEFINED> instruction: 0xf8553401
    34b8:	strbmi	r3, [sl], -r4, lsl #30
    34bc:	ldrtmi	r4, [r8], -r1, asr #12
    34c0:	adcmi	r4, r6, #152, 14	; 0x2600000
    34c4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    34c8:	svclt	0x000083f8
    34cc:	andeq	r1, r1, sl, lsl r9
    34d0:	andeq	r1, r1, r0, lsl r9
    34d4:	svclt	0x00004770

Disassembly of section .fini:

000034d8 <.fini>:
    34d8:	push	{r3, lr}
    34dc:	pop	{r3, pc}
