

================================================================
== Vivado HLS Report for 'YCrCb_GUASSIAN_Loop_1'
================================================================
* Date:           Tue Mar 24 00:12:01 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        YCrCbGuass
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  345661|  345661|  345661|  345661|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                             |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |          Loop Name          |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_height1_loop_weight1  |  345659|  345659|        61|          1|          1|  345600|    yes   |
        +-----------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 61


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 1
  Pipeline-0 : II = 1, D = 61, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	63  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	2  / true
63 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %Cb_Img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %Cr_Img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %Sim_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 67 [1/1] (1.76ns)   --->   "br label %0" [imgprocess.cpp:37]

 <State 2> : 2.44ns
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.reset ]"
ST_2 : Operation 69 [1/1] (2.43ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -178688"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (2.16ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.exitStub, label %.reset"

 <State 3> : 3.63ns
ST_3 : Operation 72 [1/1] (3.63ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %Cr_Img_data_stream_0_V)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->imgprocess.cpp:45]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 73 [1/1] (3.63ns)   --->   "%tmp_26 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %Cb_Img_data_stream_0_V)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:624->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->imgprocess.cpp:46]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

 <State 4> : 6.28ns
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%cr4 = zext i8 %tmp to i32" [imgprocess.cpp:48]
ST_4 : Operation 75 [6/6] (6.28ns)   --->   "%cr = uitofp i32 %cr4 to double" [imgprocess.cpp:48]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%cb5 = zext i8 %tmp_26 to i32" [imgprocess.cpp:49]
ST_4 : Operation 77 [6/6] (6.28ns)   --->   "%cb = uitofp i32 %cb5 to double" [imgprocess.cpp:49]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 5> : 6.28ns
ST_5 : Operation 78 [5/6] (6.28ns)   --->   "%cr = uitofp i32 %cr4 to double" [imgprocess.cpp:48]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 79 [5/6] (6.28ns)   --->   "%cb = uitofp i32 %cb5 to double" [imgprocess.cpp:49]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 6> : 6.28ns
ST_6 : Operation 80 [4/6] (6.28ns)   --->   "%cr = uitofp i32 %cr4 to double" [imgprocess.cpp:48]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 81 [4/6] (6.28ns)   --->   "%cb = uitofp i32 %cb5 to double" [imgprocess.cpp:49]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 7> : 6.28ns
ST_7 : Operation 82 [3/6] (6.28ns)   --->   "%cr = uitofp i32 %cr4 to double" [imgprocess.cpp:48]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 83 [3/6] (6.28ns)   --->   "%cb = uitofp i32 %cb5 to double" [imgprocess.cpp:49]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 8> : 6.28ns
ST_8 : Operation 84 [2/6] (6.28ns)   --->   "%cr = uitofp i32 %cr4 to double" [imgprocess.cpp:48]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 85 [2/6] (6.28ns)   --->   "%cb = uitofp i32 %cb5 to double" [imgprocess.cpp:49]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 9> : 6.28ns
ST_9 : Operation 86 [1/6] (6.28ns)   --->   "%cr = uitofp i32 %cr4 to double" [imgprocess.cpp:48]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 87 [1/6] (6.28ns)   --->   "%cb = uitofp i32 %cb5 to double" [imgprocess.cpp:49]   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

 <State 10> : 8.23ns
ST_10 : Operation 88 [5/5] (8.23ns)   --->   "%tmp_s = fadd double %cr, -1.174316e+02" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [5/5] (8.23ns)   --->   "%tmp_17 = fadd double %cb, -1.565599e+02" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 8.23ns
ST_11 : Operation 90 [4/5] (8.23ns)   --->   "%tmp_s = fadd double %cr, -1.174316e+02" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [4/5] (8.23ns)   --->   "%tmp_17 = fadd double %cb, -1.565599e+02" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 8.23ns
ST_12 : Operation 92 [3/5] (8.23ns)   --->   "%tmp_s = fadd double %cr, -1.174316e+02" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [3/5] (8.23ns)   --->   "%tmp_17 = fadd double %cb, -1.565599e+02" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 8.23ns
ST_13 : Operation 94 [2/5] (8.23ns)   --->   "%tmp_s = fadd double %cr, -1.174316e+02" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [2/5] (8.23ns)   --->   "%tmp_17 = fadd double %cb, -1.565599e+02" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 8.23ns
ST_14 : Operation 96 [1/5] (8.23ns)   --->   "%tmp_s = fadd double %cr, -1.174316e+02" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/5] (8.23ns)   --->   "%tmp_17 = fadd double %cb, -1.565599e+02" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 7.79ns
ST_15 : Operation 98 [6/6] (7.78ns)   --->   "%tmp_16 = fmul double %tmp_s, 1.601301e+02" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [6/6] (7.78ns)   --->   "%tmp_18 = fmul double %tmp_17, -1.214300e+01" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [6/6] (7.78ns)   --->   "%tmp_21 = fmul double %tmp_s, -1.214300e+01" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 101 [6/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_17, 2.994574e+02" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 7.79ns
ST_16 : Operation 102 [5/6] (7.78ns)   --->   "%tmp_16 = fmul double %tmp_s, 1.601301e+02" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 103 [5/6] (7.78ns)   --->   "%tmp_18 = fmul double %tmp_17, -1.214300e+01" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 104 [5/6] (7.78ns)   --->   "%tmp_21 = fmul double %tmp_s, -1.214300e+01" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 105 [5/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_17, 2.994574e+02" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 7.79ns
ST_17 : Operation 106 [4/6] (7.78ns)   --->   "%tmp_16 = fmul double %tmp_s, 1.601301e+02" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 107 [4/6] (7.78ns)   --->   "%tmp_18 = fmul double %tmp_17, -1.214300e+01" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 108 [4/6] (7.78ns)   --->   "%tmp_21 = fmul double %tmp_s, -1.214300e+01" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 109 [4/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_17, 2.994574e+02" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 7.79ns
ST_18 : Operation 110 [3/6] (7.78ns)   --->   "%tmp_16 = fmul double %tmp_s, 1.601301e+02" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 111 [3/6] (7.78ns)   --->   "%tmp_18 = fmul double %tmp_17, -1.214300e+01" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 112 [3/6] (7.78ns)   --->   "%tmp_21 = fmul double %tmp_s, -1.214300e+01" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 113 [3/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_17, 2.994574e+02" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 7.79ns
ST_19 : Operation 114 [2/6] (7.78ns)   --->   "%tmp_16 = fmul double %tmp_s, 1.601301e+02" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [2/6] (7.78ns)   --->   "%tmp_18 = fmul double %tmp_17, -1.214300e+01" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [2/6] (7.78ns)   --->   "%tmp_21 = fmul double %tmp_s, -1.214300e+01" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 117 [2/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_17, 2.994574e+02" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 7.79ns
ST_20 : Operation 118 [1/6] (7.78ns)   --->   "%tmp_16 = fmul double %tmp_s, 1.601301e+02" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 119 [1/6] (7.78ns)   --->   "%tmp_18 = fmul double %tmp_17, -1.214300e+01" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 120 [1/6] (7.78ns)   --->   "%tmp_21 = fmul double %tmp_s, -1.214300e+01" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 121 [1/6] (7.78ns)   --->   "%tmp_22 = fmul double %tmp_17, 2.994574e+02" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 8.23ns
ST_21 : Operation 122 [5/5] (8.23ns)   --->   "%tmp_19 = fadd double %tmp_16, %tmp_18" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 123 [5/5] (8.23ns)   --->   "%tmp_23 = fadd double %tmp_21, %tmp_22" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 8.23ns
ST_22 : Operation 124 [4/5] (8.23ns)   --->   "%tmp_19 = fadd double %tmp_16, %tmp_18" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [4/5] (8.23ns)   --->   "%tmp_23 = fadd double %tmp_21, %tmp_22" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 8.23ns
ST_23 : Operation 126 [3/5] (8.23ns)   --->   "%tmp_19 = fadd double %tmp_16, %tmp_18" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 127 [3/5] (8.23ns)   --->   "%tmp_23 = fadd double %tmp_21, %tmp_22" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 8.23ns
ST_24 : Operation 128 [2/5] (8.23ns)   --->   "%tmp_19 = fadd double %tmp_16, %tmp_18" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 129 [2/5] (8.23ns)   --->   "%tmp_23 = fadd double %tmp_21, %tmp_22" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 8.23ns
ST_25 : Operation 130 [1/5] (8.23ns)   --->   "%tmp_19 = fadd double %tmp_16, %tmp_18" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 131 [1/5] (8.23ns)   --->   "%tmp_23 = fadd double %tmp_21, %tmp_22" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 7.79ns
ST_26 : Operation 132 [6/6] (7.78ns)   --->   "%tmp_20 = fmul double %tmp_19, %tmp_s" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 133 [6/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, %tmp_17" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 7.79ns
ST_27 : Operation 134 [5/6] (7.78ns)   --->   "%tmp_20 = fmul double %tmp_19, %tmp_s" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 135 [5/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, %tmp_17" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 7.79ns
ST_28 : Operation 136 [4/6] (7.78ns)   --->   "%tmp_20 = fmul double %tmp_19, %tmp_s" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 137 [4/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, %tmp_17" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 7.79ns
ST_29 : Operation 138 [3/6] (7.78ns)   --->   "%tmp_20 = fmul double %tmp_19, %tmp_s" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 139 [3/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, %tmp_17" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 7.79ns
ST_30 : Operation 140 [2/6] (7.78ns)   --->   "%tmp_20 = fmul double %tmp_19, %tmp_s" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 141 [2/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, %tmp_17" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 7.79ns
ST_31 : Operation 142 [1/6] (7.78ns)   --->   "%tmp_20 = fmul double %tmp_19, %tmp_s" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 143 [1/6] (7.78ns)   --->   "%tmp_24 = fmul double %tmp_23, %tmp_17" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 8.23ns
ST_32 : Operation 144 [5/5] (8.23ns)   --->   "%tmp_25 = fadd double %tmp_20, %tmp_24" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 8.23ns
ST_33 : Operation 145 [4/5] (8.23ns)   --->   "%tmp_25 = fadd double %tmp_20, %tmp_24" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 8.23ns
ST_34 : Operation 146 [3/5] (8.23ns)   --->   "%tmp_25 = fadd double %tmp_20, %tmp_24" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 8.23ns
ST_35 : Operation 147 [2/5] (8.23ns)   --->   "%tmp_25 = fadd double %tmp_20, %tmp_24" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 8.23ns
ST_36 : Operation 148 [1/5] (8.23ns)   --->   "%tmp_25 = fadd double %tmp_20, %tmp_24" [imgprocess.cpp:52]   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 7.79ns
ST_37 : Operation 149 [6/6] (7.78ns)   --->   "%res = fmul double %tmp_25, 0xBEE5EF40E25444A3" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 7.79ns
ST_38 : Operation 150 [5/6] (7.78ns)   --->   "%res = fmul double %tmp_25, 0xBEE5EF40E25444A3" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 7.79ns
ST_39 : Operation 151 [4/6] (7.78ns)   --->   "%res = fmul double %tmp_25, 0xBEE5EF40E25444A3" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 7.79ns
ST_40 : Operation 152 [3/6] (7.78ns)   --->   "%res = fmul double %tmp_25, 0xBEE5EF40E25444A3" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 7.79ns
ST_41 : Operation 153 [2/6] (7.78ns)   --->   "%res = fmul double %tmp_25, 0xBEE5EF40E25444A3" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 7.79ns
ST_42 : Operation 154 [1/6] (7.78ns)   --->   "%res = fmul double %tmp_25, 0xBEE5EF40E25444A3" [imgprocess.cpp:52]   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 7.32ns
ST_43 : Operation 155 [18/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 44> : 7.32ns
ST_44 : Operation 156 [17/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 45> : 7.32ns
ST_45 : Operation 157 [16/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 46> : 7.32ns
ST_46 : Operation 158 [15/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 47> : 7.32ns
ST_47 : Operation 159 [14/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 48> : 7.32ns
ST_48 : Operation 160 [13/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 49> : 7.32ns
ST_49 : Operation 161 [12/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 50> : 7.32ns
ST_50 : Operation 162 [11/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 51> : 7.32ns
ST_51 : Operation 163 [10/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 52> : 7.32ns
ST_52 : Operation 164 [9/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 53> : 7.32ns
ST_53 : Operation 165 [8/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 54> : 7.32ns
ST_54 : Operation 166 [7/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 55> : 7.32ns
ST_55 : Operation 167 [6/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 56> : 7.32ns
ST_56 : Operation 168 [5/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 57> : 7.32ns
ST_57 : Operation 169 [4/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 58> : 7.32ns
ST_58 : Operation 170 [3/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 59> : 7.32ns
ST_59 : Operation 171 [2/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 60> : 7.32ns
ST_60 : Operation 172 [1/18] (7.32ns)   --->   "%tmp_11 = call double @llvm.exp.f64(double %res) nounwind" [r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_exp_.h:818->r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part3.cpp:532->imgprocess.cpp:53]   --->   Core 122 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

 <State 61> : 6.50ns
ST_61 : Operation 173 [1/1] (6.50ns)   --->   "%tmp_10 = fptrunc double %tmp_11 to float" [imgprocess.cpp:58]   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

 <State 62> : 3.63ns
ST_62 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @loop_height1_loop_we)"
ST_62 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 345600, i64 345600, i64 345600)"
ST_62 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [imgprocess.cpp:40]
ST_62 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3)" [imgprocess.cpp:40]
ST_62 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [imgprocess.cpp:43]
ST_62 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str52)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:617->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->imgprocess.cpp:45]
ST_62 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:621->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->imgprocess.cpp:45]
ST_62 : Operation 181 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str52, i32 %tmp_14)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:626->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->imgprocess.cpp:45]
ST_62 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str52)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:617->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->imgprocess.cpp:46]
ST_62 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:621->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->imgprocess.cpp:46]
ST_62 : Operation 184 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str52, i32 %tmp_15)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:626->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:656->imgprocess.cpp:46]
ST_62 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str50)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:641->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->imgprocess.cpp:59]
ST_62 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:645->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->imgprocess.cpp:59]
ST_62 : Operation 187 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %Sim_data_stream_0_V, float %tmp_10)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->imgprocess.cpp:59]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_62 : Operation 188 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str50, i32 %tmp_27)" [D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:650->D:/studyapp_new/VIVADO/vivado201704/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->imgprocess.cpp:59]
ST_62 : Operation 189 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_13)" [imgprocess.cpp:60]
ST_62 : Operation 190 [1/1] (0.00ns)   --->   "br label %0"

 <State 63> : 0.00ns
ST_63 : Operation 191 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Cr_Img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Cb_Img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Sim_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_64         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_65         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_66         (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_67         (br               ) [ 0111111111111111111111111111111111111111111111111111111111111110]
indvar_flatten      (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000]
exitcond_flatten    (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111110]
indvar_flatten_next (add              ) [ 0111111111111111111111111111111111111111111111111111111111111110]
StgValue_71         (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp                 (read             ) [ 0010100000000000000000000000000000000000000000000000000000000000]
tmp_26              (read             ) [ 0010100000000000000000000000000000000000000000000000000000000000]
cr4                 (zext             ) [ 0010011111000000000000000000000000000000000000000000000000000000]
cb5                 (zext             ) [ 0010011111000000000000000000000000000000000000000000000000000000]
cr                  (uitodp           ) [ 0010000000111110000000000000000000000000000000000000000000000000]
cb                  (uitodp           ) [ 0010000000111110000000000000000000000000000000000000000000000000]
tmp_s               (dadd             ) [ 0010000000000001111111111111111100000000000000000000000000000000]
tmp_17              (dadd             ) [ 0010000000000001111111111111111100000000000000000000000000000000]
tmp_16              (dmul             ) [ 0010000000000000000001111100000000000000000000000000000000000000]
tmp_18              (dmul             ) [ 0010000000000000000001111100000000000000000000000000000000000000]
tmp_21              (dmul             ) [ 0010000000000000000001111100000000000000000000000000000000000000]
tmp_22              (dmul             ) [ 0010000000000000000001111100000000000000000000000000000000000000]
tmp_19              (dadd             ) [ 0010000000000000000000000011111100000000000000000000000000000000]
tmp_23              (dadd             ) [ 0010000000000000000000000011111100000000000000000000000000000000]
tmp_20              (dmul             ) [ 0010000000000000000000000000000011111000000000000000000000000000]
tmp_24              (dmul             ) [ 0010000000000000000000000000000011111000000000000000000000000000]
tmp_25              (dadd             ) [ 0010000000000000000000000000000000000111111000000000000000000000]
res                 (dmul             ) [ 0010000000000000000000000000000000000000000111111111111111111000]
tmp_11              (dexp             ) [ 0010000000000000000000000000000000000000000000000000000000000100]
tmp_10              (fptrunc          ) [ 0010000000000000000000000000000000000000000000000000000000000010]
StgValue_174        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_175        (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_176        (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_13              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_178        (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_14              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_180        (specprotocol     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty               (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_15              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_183        (specprotocol     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_74            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
tmp_27              (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_186        (specprotocol     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_187        (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_75            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_76            (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
StgValue_190        (br               ) [ 0111111111111111111111111111111111111111111111111111111111111110]
StgValue_191        (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Cr_Img_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cr_Img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Cb_Img_data_stream_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cb_Img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Sim_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sim_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_height1_loop_we"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_26_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_187_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="1"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_187/62 "/>
</bind>
</comp>

<comp id="85" class="1005" name="indvar_flatten_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="19" slack="1"/>
<pin id="87" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="indvar_flatten_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="19" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_10_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_10/61 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="1"/>
<pin id="101" dir="0" index="1" bw="64" slack="0"/>
<pin id="102" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="1"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_17/10 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="1"/>
<pin id="111" dir="0" index="1" bw="64" slack="1"/>
<pin id="112" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_19/21 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="1"/>
<pin id="115" dir="0" index="1" bw="64" slack="1"/>
<pin id="116" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_23/21 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="0" index="1" bw="64" slack="1"/>
<pin id="120" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_25/32 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_16/15 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_18/15 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="0" index="1" bw="64" slack="0"/>
<pin id="134" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_21/15 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_22/15 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="0" index="1" bw="64" slack="12"/>
<pin id="144" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_20/26 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="1"/>
<pin id="147" dir="0" index="1" bw="64" slack="12"/>
<pin id="148" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_24/26 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="0" index="1" bw="64" slack="0"/>
<pin id="152" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="res/37 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="cr/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="cb/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="1"/>
<pin id="163" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_11/43 "/>
</bind>
</comp>

<comp id="165" class="1004" name="exitcond_flatten_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="19" slack="0"/>
<pin id="167" dir="0" index="1" bw="19" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten_next_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="19" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="cr4_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cr4/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="cb5_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cb5/4 "/>
</bind>
</comp>

<comp id="185" class="1005" name="exitcond_flatten_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="189" class="1005" name="indvar_flatten_next_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="19" slack="0"/>
<pin id="191" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="194" class="1005" name="tmp_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="1"/>
<pin id="196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="199" class="1005" name="tmp_26_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="204" class="1005" name="cr4_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cr4 "/>
</bind>
</comp>

<comp id="209" class="1005" name="cb5_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cb5 "/>
</bind>
</comp>

<comp id="214" class="1005" name="cr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cr "/>
</bind>
</comp>

<comp id="219" class="1005" name="cb_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cb "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_s_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_17_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="1"/>
<pin id="233" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_16_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_18_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_21_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_22_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_19_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="263" class="1005" name="tmp_23_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_20_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_24_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_25_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="283" class="1005" name="res_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_11_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="1"/>
<pin id="290" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_10_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="64" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="89" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="89" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="184"><net_src comp="181" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="188"><net_src comp="165" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="171" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="197"><net_src comp="66" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="202"><net_src comp="72" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="207"><net_src comp="177" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="212"><net_src comp="181" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="217"><net_src comp="154" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="222"><net_src comp="157" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="227"><net_src comp="99" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="234"><net_src comp="104" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="241"><net_src comp="121" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="246"><net_src comp="126" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="251"><net_src comp="131" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="256"><net_src comp="136" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="261"><net_src comp="109" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="266"><net_src comp="113" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="271"><net_src comp="141" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="276"><net_src comp="145" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="281"><net_src comp="117" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="286"><net_src comp="149" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="291"><net_src comp="160" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="296"><net_src comp="96" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Sim_data_stream_0_V | {62 }
 - Input state : 
	Port: YCrCb_GUASSIAN_Loop_.1 : Cr_Img_data_stream_0_V | {3 }
	Port: YCrCb_GUASSIAN_Loop_.1 : Cb_Img_data_stream_0_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_71 : 2
	State 3
	State 4
		cr : 1
		cb : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
		empty : 1
		empty_74 : 1
		empty_75 : 1
		empty_76 : 1
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |          grp_fu_99         |    3    |   445   |   1149  |
|          |         grp_fu_104         |    3    |   445   |   1149  |
|   dadd   |         grp_fu_109         |    3    |   445   |   1149  |
|          |         grp_fu_113         |    3    |   445   |   1149  |
|          |         grp_fu_117         |    3    |   445   |   1149  |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_121         |    11   |   317   |   578   |
|          |         grp_fu_126         |    11   |   317   |   578   |
|          |         grp_fu_131         |    11   |   317   |   578   |
|   dmul   |         grp_fu_136         |    11   |   317   |   578   |
|          |         grp_fu_141         |    11   |   317   |   578   |
|          |         grp_fu_145         |    11   |   317   |   578   |
|          |         grp_fu_149         |    11   |   317   |   578   |
|----------|----------------------------|---------|---------|---------|
|   dexp   |         grp_fu_160         |    26   |   1549  |   2599  |
|----------|----------------------------|---------|---------|---------|
|  uitodp  |         grp_fu_154         |    0    |   412   |   645   |
|          |         grp_fu_157         |    0    |   412   |   645   |
|----------|----------------------------|---------|---------|---------|
|  fptrunc |        tmp_10_fu_96        |    0    |   128   |   277   |
|----------|----------------------------|---------|---------|---------|
|    add   | indvar_flatten_next_fu_171 |    0    |    0    |    26   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_165  |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|   read   |       tmp_read_fu_66       |    0    |    0    |    0    |
|          |      tmp_26_read_fu_72     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  StgValue_187_write_fu_78  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |         cr4_fu_177         |    0    |    0    |    0    |
|          |         cb5_fu_181         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |   118   |   6945  |  14001  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        cb5_reg_209        |   32   |
|         cb_reg_219        |   64   |
|        cr4_reg_204        |   32   |
|         cr_reg_214        |   64   |
|  exitcond_flatten_reg_185 |    1   |
|indvar_flatten_next_reg_189|   19   |
|   indvar_flatten_reg_85   |   19   |
|        res_reg_283        |   64   |
|       tmp_10_reg_293      |   32   |
|       tmp_11_reg_288      |   64   |
|       tmp_16_reg_238      |   64   |
|       tmp_17_reg_231      |   64   |
|       tmp_18_reg_243      |   64   |
|       tmp_19_reg_258      |   64   |
|       tmp_20_reg_268      |   64   |
|       tmp_21_reg_248      |   64   |
|       tmp_22_reg_253      |   64   |
|       tmp_23_reg_263      |   64   |
|       tmp_24_reg_273      |   64   |
|       tmp_25_reg_278      |   64   |
|       tmp_26_reg_199      |    8   |
|        tmp_reg_194        |    8   |
|       tmp_s_reg_224       |   64   |
+---------------------------+--------+
|           Total           |  1111  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_154 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_157 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  3.538  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   118  |    -   |  6945  |  14001 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |  1111  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   118  |    3   |  8056  |  14019 |
+-----------+--------+--------+--------+--------+
