# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/D_and_gate/D_and_gate.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==D_and_gate || ORIG_REF_NAME==D_and_gate} -quiet] -quiet

# IP: bd/D_and_gate/ip/D_and_gate_and_gate_0_2/D_and_gate_and_gate_0_2.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==D_and_gate_and_gate_0_2 || ORIG_REF_NAME==D_and_gate_and_gate_0_2} -quiet] -quiet

# XDC: /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/D_and_gate_ooc.xdc
