// Seed: 372927755
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri0 id_4
);
  always @(posedge -1 or posedge 1) begin : LABEL_0
    $unsigned(25);
    ;
  end
  assign module_1.id_1 = 0;
  always @(posedge -1'b0 or posedge id_0) begin : LABEL_1
    if (1) begin : LABEL_2
      disable id_6;
    end
  end
  parameter id_7 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output supply0 id_2,
    input tri id_3
);
  final $unsigned(83);
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_2
  );
endmodule
