$date
	Tue May  5 08:05:48 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ejercicio_3_a_tb $end
$var wire 16 ! out_2 [15:0] $end
$var wire 16 " out_1 [15:0] $end
$var reg 16 # in_1 [15:0] $end
$var reg 1 $ sel_1 $end
$scope module e3_a $end
$var wire 16 % in_1 [15:0] $end
$var wire 1 $ sel_1 $end
$var wire 16 & out_2 [15:0] $end
$var wire 16 ' out_1 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 '
b0 &
b10 %
0$
b10 #
b10 "
b0 !
$end
#1
b0 "
b0 '
b10 !
b10 &
1$
#2
b10 "
b10 '
b0 !
b0 &
0$
