var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[5.0328, 3.52645, 1.87594, 0.77821, 1.78571], "total":[2104, 4111, 4, 2, 88], "name":"System", "max_resources":[109572, 219144, 514, 112, 5478], "children":[{"name":"stencil_2d", "compute_units":1, "type":"function", "total_percent":[5.0328, 3.52645, 1.87594, 0.77821, 1.78571], "total_kernel_resources":[2104, 4111, 4, 2, 88], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 5", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"26"}]}]}, {"type":"brief", "text":"1 compute unit.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Component call", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 192 bits wide with a buffer size of 0 elements."}, {"type":"brief", "text":"192b wide with 0 elements."}]}, {"name":"Component return", "type":"resource", "data":[0, 0, 0, 0, 0], "details":[{"type":"text", "text":"Stream implemented 1 bit wide with a buffer size of 0 elements."}, {"type":"brief", "text":"1b wide with 0 elements."}]}, {"name":"Variable: \\n - \'c\' (stencil2d.cpp:23)", "type":"resource", "data":[14, 46, 0, 0, 0], "debug":[[{"filename":"stencil2d.cpp", "line":23}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 bits and depth 1"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Variable: \\n - \'k1\' (stencil2d.cpp:25)", "type":"resource", "data":[31, 108, 0, 0, 0], "debug":[[{"filename":"stencil2d.cpp", "line":25}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 3 bits and depth 1"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Variable: \\n - \'k2\' (stencil2d.cpp:26)", "type":"resource", "data":[14, 43, 0, 0, 0], "debug":[[{"filename":"stencil2d.cpp", "line":26}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 3 bits and depth 1"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Variable: \\n - \'r\' (stencil2d.cpp:22)", "type":"resource", "data":[31, 111, 0, 0, 0], "debug":[[{"filename":"stencil2d.cpp", "line":22}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 bits and depth 1"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Variable: \\n - \'temp\' (stencil2d.cpp:19)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"stencil2d.cpp", "line":19}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"stencil_2d.B1.start", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 192, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 192, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[14, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"stencil2d.cpp:17", "type":"resource", "data":[14, 9, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":17}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[1, 0, 0, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"stencil2d.cpp:17", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":17}]], "children":[{"name":"Stream Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"stencil_2d.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[35, 173, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[35, 173, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[17, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"stencil2d.cpp:22", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":22}]]}, {"name":"stencil2d.cpp:31", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":31}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"stencil2d.cpp:22", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":22}]], "children":[{"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"stencil2d.cpp:31", "type":"resource", "data":[55, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":31}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"stencil_2d.B3", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"stencil2d.cpp:35", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":35}]], "children":[{"name":"Stream Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"stencil_2d.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[84, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[84, 237, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[57, 96, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"stencil2d.cpp:22", "type":"resource", "data":[24, 46, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":22}]]}, {"name":"stencil2d.cpp:23", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":23}]]}, {"name":"stencil2d.cpp:31", "type":"resource", "data":[24, 43, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":31}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"stencil2d.cpp:23", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":23}]], "children":[{"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"stencil_2d.B5", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"stencil2d.cpp:31", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":31}]]}]}]}, {"name":"stencil_2d.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[63, 444, 0, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[63, 444, 0, 0, 12]}]}, {"name":"Feedback", "type":"resource", "data":[98, 210, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"stencil2d.cpp:22", "type":"resource", "data":[24, 46, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":22}]]}, {"name":"stencil2d.cpp:23", "type":"resource", "data":[41, 111, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":23}]]}, {"name":"stencil2d.cpp:25", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":25}]]}, {"name":"stencil2d.cpp:31", "type":"resource", "data":[24, 46, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":31}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"stencil2d.cpp:25", "type":"resource", "data":[17, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":25}]], "children":[{"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"stencil2d.cpp:27", "type":"resource", "data":[134, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":27}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[79, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[55, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"stencil_2d.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[175, 319, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[175, 319, 1, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"stencil2d.cpp:31", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":31}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"stencil2d.cpp:31", "type":"resource", "data":[124, 272, 0, 0, 4], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":31}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[92, 272, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}]}]}, {"name":"stencil_2d.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[175, 866, 3, 0, 15], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[175, 866, 3, 0, 15]}]}, {"name":"Feedback", "type":"resource", "data":[183, 388, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"stencil2d.cpp:19", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":19}]]}, {"name":"stencil2d.cpp:22", "type":"resource", "data":[25, 49, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":22}]]}, {"name":"stencil2d.cpp:23", "type":"resource", "data":[41, 111, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":23}]]}, {"name":"stencil2d.cpp:25", "type":"resource", "data":[28, 33, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":25}]]}, {"name":"stencil2d.cpp:26", "type":"resource", "data":[34, 28, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":26}]]}, {"name":"stencil2d.cpp:27", "type":"resource", "data":[12, 54, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":27}]]}, {"name":"stencil2d.cpp:31", "type":"resource", "data":[41, 111, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":31}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 6, 0, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"stencil2d.cpp:26", "type":"resource", "data":[5, 1, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":26}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"stencil2d.cpp:27", "type":"resource", "data":[634, 477, 0, 2, 8], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":27}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[68, 35, 0, 2, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[502, 442, 0, 0, 8], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}]}], "replace_name":"true"}, {"name":"stencil2d.cpp:28", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":28}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"stencil2d.cpp:31", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":31}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[462,782,0,0,49],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 192 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"192b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \\n - \'c\' (stencil2d.cpp:23)","type":"resource"},{"data":[31,108,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \\n - \'k1\' (stencil2d.cpp:25)","type":"resource"},{"data":[14,43,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 3 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \\n - \'k2\' (stencil2d.cpp:26)","type":"resource"},{"data":[31,111,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \\n - \'r\' (stencil2d.cpp:22)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \\n - \'temp\' (stencil2d.cpp:19)","type":"resource"},{"children":[{"count":6,"data":[533,2231,4,0,27],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[535,2232,4,0,27],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":17}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:17","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":22}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:22","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[55,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[92,272,0,0,4],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"Store","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"1-bit Or","type":"resource"}],"data":[180,273,0,0,4],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":31}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:31","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":35}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:35","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":23}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:23","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[17,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":25}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:25","replace_name":"true","type":"resource"},{"children":[{"count":6,"data":[143,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[123,35,0,2,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[502,442,0,0,8],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"Load","type":"resource"}],"data":[768,477,0,2,8],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":27}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:27","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[5,1,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":26}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:26","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"C","line":"\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":28}]],"name":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp:28","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2104,4111,4,2,88],"debug":[[{"filename":"stencil2d.cpp","line":19}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"details":[{"links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp","line":"26"}],"text":"%L with depth 5","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"stencil_2d","total_kernel_resources":[2104,4111,4,2,88],"total_percent":[5.0328,3.52645,1.87594,0.77821,1.78571],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[2104,4111,4,2,88],"debug_enabled":"true","max_resources":[109572,219144,514,112,5478],"name":"System","total":[2104,4111,4,2,88],"total_percent":[5.0328,3.52645,1.87594,0.77821,1.78571],"type":"module"};
var mavJSON={"nodes":[{"type":"component", "id":2, "name":"stencil_2d", "children":[{"type":"bb", "id":3, "name":"stencil_2d.B0.runOnce", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"stencil_2d.B1.start", "children":[{"type":"inst", "id":13, "name":"Stream Read", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":17}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"0", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":20, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"23"}]}, {"type":"inst", "id":21, "name":"End", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"2", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":5, "name":"stencil_2d.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"8"}]}, {"type":"bb", "id":6, "name":"stencil_2d.B3", "children":[{"type":"inst", "id":15, "name":"Stream Write", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":35}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Start Cycle":"0", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":22, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":23, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"stencil_2d.B4", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"25"}]}, {"type":"bb", "id":8, "name":"stencil_2d.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":9, "name":"stencil_2d.B6", "details":[{"type":"table", "Latency":"9", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"11"}]}, {"type":"bb", "id":10, "name":"stencil_2d.B7", "children":[{"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":31}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Start Cycle":"4", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":24, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":25, "name":"End", "details":[{"type":"table", "Start Cycle":"35", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"35", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":11, "name":"stencil_2d.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":12, "name":"stencil_2d.B9", "children":[{"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":27}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Start Cycle":"9", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":27}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Start Cycle":"9", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}]}, {"type":"inst", "id":26, "name":"Loop Input", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":26}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"27"}]}, {"type":"inst", "id":27, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"46", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"46", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"System Memory", "children":[{"type":"memsys", "id":31, "name":"1", "details":[{"type":"table", "Number of banks":"1", "Arguments from stencil_2d":"orig, sol, filter"}]}]}, {"type":"stream", "id":14, "name":"call.stencil_2d", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":17}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"0", "Bits per symbol":"192 bits", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Valid":"Yes", "Ready Latency":"0"}]}, {"type":"stream", "id":16, "name":"return.stencil_2d", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":17}]], "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Bits per symbol":"1 bit", "Uses Packets":"No", "Uses Empty":"No", "First symbol in high order bits":"No", "Uses Ready":"Yes", "Ready Latency":"0"}]}, {"type":"interface", "id":30, "name":"filter", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":17}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"stencil_2d"}]}, {"type":"interface", "id":28, "name":"orig", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":17}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"stencil_2d"}]}, {"type":"interface", "id":29, "name":"sol", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":17}]], "details":[{"type":"table", "Stable":"No", "Data width":"32", "Address width":"32", "Address Space":"1", "Latency":"1", "ReadWrite Mode":"readwrite", "Maximum burst":"1", "Wait request":"0", "Alignment":"4", "Component":"stencil_2d"}]}], "links":[{"from":14, "to":13}, {"from":15, "to":16}, {"from":28, "to":13}, {"from":29, "to":13}, {"from":30, "to":13}, {"from":23, "to":20}, {"from":3, "to":20}, {"from":13, "to":21}, {"from":8, "to":5}, {"from":21, "to":5}, {"from":8, "to":22}, {"from":15, "to":23}, {"from":25, "to":7}, {"from":5, "to":7}, {"from":25, "to":8}, {"from":11, "to":9}, {"from":7, "to":9}, {"from":11, "to":24}, {"from":17, "to":25}, {"from":27, "to":11}, {"from":27, "to":26}, {"from":9, "to":26}, {"from":18, "to":27}, {"from":19, "to":27}, {"from":20, "to":13}, {"from":22, "to":15}, {"from":24, "to":17}, {"from":26, "to":18}, {"from":26, "to":19}, {"from":31, "to":19}, {"from":31, "to":18}, {"from":17, "to":31}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Component: stencil_2d", "data":["", "", ""], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":17}]], "details":[{"type":"brief", "text":"Task function"}, {"type":"text", "text":"Task function"}, {"type":"text", "text":"Fmax bottlenck blocks: stencil_2d.B2, stencil_2d.B4, stencil_2d.B6, stencil_2d.B9"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Component", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"}]}], "children":[{"name":"stencil_2d.B1.start", "data":["Yes", ">=1", "n/a"], "debug":[[{"filename":"Component invocation", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 is the default for component invocation loop"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[{"name":"stencil_2d.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":22}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across stencil_2d.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"27"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"31"}]}]}, {"type":"text", "text":"Iteration executed serially across stencil_2d.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"27"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"31"}]}]}, {"type":"text", "text":"Iteration executed serially across stencil_2d.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"31"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"31"}]}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[{"name":"stencil_2d.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":23}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across stencil_2d.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"27"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"31"}]}]}, {"type":"text", "text":"Iteration executed serially across stencil_2d.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"27"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"31"}]}]}, {"type":"text", "text":"Iteration executed serially across stencil_2d.B6. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"31"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"31"}]}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[{"name":"stencil_2d.B6", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":25}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[{"name":"stencil_2d.B9", "data":["Yes", "~1", "1"], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":26}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"27"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":"27"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual : Loops in Components", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"}]}], "children":[]}]}]}]}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"stencil_2d", "id":3407711200, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":18}]], "type":"component", "children":[{"name":"stencil_2d.B0.runOnce", "id":3379753024, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"stencil_2d.B1.start", "id":3379750624, "af":"240.00", "br":"0", "ci":"1", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":18}]], "type":"loop", "children":[{"name":"stencil_2d.B2", "id":3379751488, "af":"194.40", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":22}]], "type":"loop", "children":[{"name":"stencil_2d.B4", "id":3379752160, "af":"194.40", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"6.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":23}]], "type":"loop", "children":[{"name":"stencil_2d.B6", "id":3379752736, "af":"194.40", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"4", "lt":"9.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"0", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":25}]], "type":"loop", "children":[{"name":"stencil_2d.B9", "id":3379751968, "af":"194.40", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"5", "lt":"46.000000", "mi":"1", "pl":"Yes", "tc":"3", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":26}]], "type":"loop"}]}, {"name":"stencil_2d.B8", "id":3379753888, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"4", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"3", "tn":"1", "type":"bb"}]}, {"name":"stencil_2d.B7", "id":3379751584, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"36.000000", "mi":"n/a", "pl":"Yes", "tc":"28", "tn":"1", "type":"bb"}]}, {"name":"stencil_2d.B5", "id":3379751296, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"28", "tn":"1", "type":"bb"}]}, {"name":"stencil_2d.B3", "id":3379751872, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"functionNameMapping":{"name":"Synthesized Function Name Mapping", "columns":["User-defined Function Name", "Mapped Function Name"], "children":[{"name":"void __cdecl stencil_2d(class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &, class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &, class ihc::mm_host<int, struct ihc::dwidth<32>, struct ihc::awidth<32>, struct ihc::latency<1>> &)", "data":["stencil_2d"], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":17}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Function Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"stencil_2d", "data":[2104, 4111, 4, 2, 88], "debug":[[{"filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\stencil2d\\stencil2d.cpp", "line":17}]]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[2104, 4111, 4, 2, 88], "data_percent":[1.9202, 1.87594, 0.77821, 1.78571]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"c:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/stencil2d.cpp", "name":"stencil2d.cpp", "has_active_debug_locs":false, "absName":"c:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/stencil2d/stencil2d.cpp", "content":"#include <HLS/hls.h>\012#include <stdio.h>\012#include <stdlib.h>\012\012using namespace ihc;\012\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_orig;\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_sol;\012typedef ihc::mm_host<int, ihc::dwidth<32>,\012                          ihc::awidth<32>,\012                          ihc::latency<1> > mem_filter;\012\012component void stencil_2d(mem_orig &orig, mem_sol &sol, mem_filter &filter)\012{\012	int temp = 0;\012	int mul = 0;\012\012	for (int r=0; r < 28; r++) {\012		for (int c=0; c< 28; c++) {\012			temp = 0;\012			for (int k1=0;k1<3;k1++){\012				for (int k2=0;k2<3;k2++){\012					mul = filter[k1*3 + k2] * orig[(r+k1)*30 + c+k2];\012					temp += mul;\012				}\012			}\012			sol[(r*30) + c] = temp;\012		\012		}\012	}\012}\012\012void stencil_2d_ref(int orig[900], int sol[900], int filter[10])\012{\012	int temp = 0;\012	int mul = 0;\012\012	for (int r=0; r < 28; r++) {\012		for (int c=0; c< 28; c++) {\012			temp = 0;\012			for (int k1=0;k1<3;k1++){\012				for (int k2=0;k2<3;k2++){\012					mul = filter[k1*3 + k2] * orig[(r+k1)*30 + c+k2];\012					temp += mul;\012				}\012			}\012			sol[(r*30) + c] = temp;\012		\012		}\012	}\012}\012\012int main(void)\012{    \012	int orig[900];\012	int sol[900];\012	int filter[10];\012	int orig_ref[900];\012	int sol_ref[900];\012	int filter_ref[10];\012\012	srand(13);\012\012	for(int j = 0; j < 900; ++j){\012		orig_ref[j] = rand() % 100; \012		orig[j] = orig_ref[j];\012		sol_ref[j] = 0;\012		sol[j] = 0;\012	}\012	for(int j = 0; j < 10; ++j){\012		filter[j] = rand() % 100; \012		filter[j] = filter_ref[j];\012	}\012\012	stencil_2d_ref(orig_ref, sol_ref, filter_ref);\012\012	mem_orig mem_host_orig(orig, 900 * sizeof(int), false);\012    mem_sol mem_host_sol(sol, 900 * sizeof(int), false);\012    mem_filter mem_host_filter(filter, 10 * sizeof(int), false);\012\012    ihc_hls_enqueue_noret(&stencil_2d, mem_host_orig, mem_host_sol, mem_host_filter);\012	ihc_hls_component_run_all(&stencil_2d);\012\012	for(int i = 0; i < 900; i++)\012	{\012		if(sol[i] != sol_ref[i])\012		{\012			printf(\"FAILED\\n\");\012			return 1;\012		}\012	}\012\012	printf(\"PASSED\\n\");\012	return 0;\012}\012\012\012"}];
var alpha_viewer=false;