

================================================================
== Vitis HLS Report for 'vadd'
================================================================
* Date:           Mon Aug 21 15:51:09 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vadd_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1307|     1307|  13.070 us|  13.070 us|  1308|  1308|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |     1300|     1300|        13|          -|          -|   100|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 16 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 3 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%s_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %s" [vadd_hls/vadd.cpp:4]   --->   Operation 22 'read' 's_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b" [vadd_hls/vadd.cpp:4]   --->   Operation 23 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a" [vadd_hls/vadd.cpp:4]   --->   Operation 24 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %a_read, i32 2, i32 63" [vadd_hls/vadd.cpp:10]   --->   Operation 25 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_read, i32 2, i32 63" [vadd_hls/vadd.cpp:10]   --->   Operation 26 'partselect' 'trunc_ln10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %s_read, i32 2, i32 63" [vadd_hls/vadd.cpp:10]   --->   Operation 27 'partselect' 'trunc_ln10_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln10_2 = sext i62 %trunc_ln10_2" [vadd_hls/vadd.cpp:10]   --->   Operation 28 'sext' 'sext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln10_2" [vadd_hls/vadd.cpp:10]   --->   Operation 29 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 0, i7 %i" [vadd_hls/vadd.cpp:10]   --->   Operation 30 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [vadd_hls/vadd.cpp:4]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 100, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i62 %trunc_ln" [vadd_hls/vadd.cpp:10]   --->   Operation 41 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln10_1 = sext i62 %trunc_ln10_1" [vadd_hls/vadd.cpp:10]   --->   Operation 42 'sext' 'sext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 100" [vadd_hls/vadd.cpp:10]   --->   Operation 43 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc" [vadd_hls/vadd.cpp:10]   --->   Operation 44 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [vadd_hls/vadd.cpp:10]   --->   Operation 45 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i7 %i_1" [vadd_hls/vadd.cpp:10]   --->   Operation 46 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.77ns)   --->   "%icmp_ln10 = icmp_eq  i7 %i_1, i7 100" [vadd_hls/vadd.cpp:10]   --->   Operation 47 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.77ns)   --->   "%add_ln10 = add i7 %i_1, i7 1" [vadd_hls/vadd.cpp:10]   --->   Operation 48 'add' 'add_ln10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc.split, void %for.end" [vadd_hls/vadd.cpp:10]   --->   Operation 49 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.08ns)   --->   "%add_ln12 = add i63 %zext_ln10, i63 %sext_ln10" [vadd_hls/vadd.cpp:12]   --->   Operation 50 'add' 'add_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i63 %add_ln12" [vadd_hls/vadd.cpp:12]   --->   Operation 51 'sext' 'sext_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln12" [vadd_hls/vadd.cpp:12]   --->   Operation 52 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.08ns)   --->   "%add_ln12_1 = add i63 %zext_ln10, i63 %sext_ln10_1" [vadd_hls/vadd.cpp:12]   --->   Operation 53 'add' 'add_ln12_1' <Predicate = (!icmp_ln10)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i63 %add_ln12_1" [vadd_hls/vadd.cpp:12]   --->   Operation 54 'sext' 'sext_ln12_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln12_1" [vadd_hls/vadd.cpp:12]   --->   Operation 55 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 %add_ln10, i7 %i" [vadd_hls/vadd.cpp:10]   --->   Operation 56 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 57 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 57 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 58 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 58 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 59 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 59 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 60 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 60 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 61 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 61 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 62 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 62 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 63 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 63 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 64 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 64 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 65 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 66 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 66 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 67 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 67 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 68 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 68 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 69 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 69 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 70 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 70 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 71 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 71 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 72 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [vadd_hls/vadd.cpp:12]   --->   Operation 72 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 73 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [vadd_hls/vadd.cpp:12]   --->   Operation 73 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 74 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [vadd_hls/vadd.cpp:12]   --->   Operation 74 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.01>
ST_14 : Operation 75 [1/1] (1.01ns)   --->   "%add_ln12_2 = add i32 %gmem_addr_2_read, i32 %gmem_addr_1_read" [vadd_hls/vadd.cpp:12]   --->   Operation 75 'add' 'add_ln12_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [vadd_hls/vadd.cpp:10]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [vadd_hls/vadd.cpp:10]   --->   Operation 77 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 78 [1/1] (7.30ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %add_ln12_2, i4 15" [vadd_hls/vadd.cpp:12]   --->   Operation 78 'write' 'write_ln12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc" [vadd_hls/vadd.cpp:10]   --->   Operation 79 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 7.30>
ST_16 : Operation 80 [5/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vadd_hls/vadd.cpp:14]   --->   Operation 80 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 4> <Delay = 7.30>
ST_17 : Operation 81 [4/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vadd_hls/vadd.cpp:14]   --->   Operation 81 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 5> <Delay = 7.30>
ST_18 : Operation 82 [3/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vadd_hls/vadd.cpp:14]   --->   Operation 82 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 6> <Delay = 7.30>
ST_19 : Operation 83 [2/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vadd_hls/vadd.cpp:14]   --->   Operation 83 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 7> <Delay = 7.30>
ST_20 : Operation 84 [1/5] (7.30ns)   --->   "%empty_17 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [vadd_hls/vadd.cpp:14]   --->   Operation 84 'writeresp' 'empty_17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln14 = ret" [vadd_hls/vadd.cpp:14]   --->   Operation 85 'ret' 'ret_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011111111111111100000]
s_read                 (read             ) [ 000000000000000000000]
b_read                 (read             ) [ 000000000000000000000]
a_read                 (read             ) [ 000000000000000000000]
trunc_ln               (partselect       ) [ 001000000000000000000]
trunc_ln10_1           (partselect       ) [ 001000000000000000000]
trunc_ln10_2           (partselect       ) [ 000000000000000000000]
sext_ln10_2            (sext             ) [ 000000000000000000000]
gmem_addr              (getelementptr    ) [ 001111111111111111111]
store_ln10             (store            ) [ 000000000000000000000]
spectopmodule_ln4      (spectopmodule    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
sext_ln10              (sext             ) [ 000111111111111100000]
sext_ln10_1            (sext             ) [ 000111111111111100000]
empty                  (writereq         ) [ 000000000000000000000]
br_ln10                (br               ) [ 000000000000000000000]
i_1                    (load             ) [ 000000000000000000000]
zext_ln10              (zext             ) [ 000000000000000000000]
icmp_ln10              (icmp             ) [ 000111111111111100000]
add_ln10               (add              ) [ 000000000000000000000]
br_ln10                (br               ) [ 000000000000000000000]
add_ln12               (add              ) [ 000000000000000000000]
sext_ln12              (sext             ) [ 000000000000000000000]
gmem_addr_1            (getelementptr    ) [ 000011111111100000000]
add_ln12_1             (add              ) [ 000000000000000000000]
sext_ln12_1            (sext             ) [ 000000000000000000000]
gmem_addr_2            (getelementptr    ) [ 000011111111110000000]
store_ln10             (store            ) [ 000000000000000000000]
gmem_load_req          (readreq          ) [ 000000000000000000000]
gmem_addr_1_read       (read             ) [ 000000000000011000000]
gmem_load_1_req        (readreq          ) [ 000000000000000000000]
gmem_addr_2_read       (read             ) [ 000000000000001000000]
add_ln12_2             (add              ) [ 000000000000000100000]
speclooptripcount_ln10 (speclooptripcount) [ 000000000000000000000]
specloopname_ln10      (specloopname     ) [ 000000000000000000000]
write_ln12             (write            ) [ 000000000000000000000]
br_ln10                (br               ) [ 000000000000000000000]
empty_17               (writeresp        ) [ 000000000000000000000]
ret_ln14               (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="s_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="b_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="a_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_writeresp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_17/16 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_readreq_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_readreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="gmem_addr_1_read_read_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="9"/>
<pin id="128" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/12 "/>
</bind>
</comp>

<comp id="130" class="1004" name="gmem_addr_2_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="10"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/13 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln12_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="14"/>
<pin id="138" dir="0" index="2" bw="32" slack="1"/>
<pin id="139" dir="0" index="3" bw="1" slack="0"/>
<pin id="140" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/15 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="62" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="0" index="3" bw="7" slack="0"/>
<pin id="149" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln10_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="62" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="0" index="3" bw="7" slack="0"/>
<pin id="159" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln10_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="62" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="0" index="3" bw="7" slack="0"/>
<pin id="169" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sext_ln10_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="62" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="gmem_addr_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="62" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln10_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sext_ln10_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="62" slack="1"/>
<pin id="191" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln10_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="62" slack="1"/>
<pin id="194" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_1_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="2"/>
<pin id="197" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln10_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln10_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln10_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln12_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="62" slack="1"/>
<pin id="217" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln12_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="63" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="gmem_addr_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="63" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln12_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="62" slack="1"/>
<pin id="232" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln12_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="63" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_1/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="gmem_addr_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="63" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln10_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="7" slack="2"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln12_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="0" index="1" bw="32" slack="2"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_2/14 "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="260" class="1005" name="trunc_ln_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="62" slack="1"/>
<pin id="262" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="265" class="1005" name="trunc_ln10_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="62" slack="1"/>
<pin id="267" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="gmem_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="sext_ln10_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="63" slack="1"/>
<pin id="278" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln10 "/>
</bind>
</comp>

<comp id="281" class="1005" name="sext_ln10_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="63" slack="1"/>
<pin id="283" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln10_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="gmem_addr_1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="gmem_addr_2_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="2"/>
<pin id="297" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="301" class="1005" name="gmem_addr_1_read_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2"/>
<pin id="303" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="306" class="1005" name="gmem_addr_2_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="add_ln12_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="64" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="123"><net_src comp="64" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="66" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="66" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="76" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="78" pin="0"/><net_sink comp="135" pin=3"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="98" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="92" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="86" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="177"><net_src comp="164" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="174" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="195" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="60" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="195" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="62" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="198" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="198" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="0" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="208" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="82" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="263"><net_src comp="144" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="268"><net_src comp="154" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="273"><net_src comp="178" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="279"><net_src comp="189" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="284"><net_src comp="192" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="292"><net_src comp="223" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="298"><net_src comp="238" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="304"><net_src comp="125" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="309"><net_src comp="130" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="314"><net_src comp="249" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="135" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 15 16 17 18 19 20 }
 - Input state : 
	Port: vadd : gmem | {4 5 6 7 8 9 10 11 12 13 }
	Port: vadd : a | {1 }
	Port: vadd : b | {1 }
	Port: vadd : s | {1 }
  - Chain level:
	State 1
		sext_ln10_2 : 1
		gmem_addr : 2
		store_ln10 : 1
	State 2
	State 3
		zext_ln10 : 1
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		add_ln12 : 2
		sext_ln12 : 3
		gmem_addr_1 : 4
		add_ln12_1 : 2
		sext_ln12_1 : 3
		gmem_addr_2 : 4
		store_ln10 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln10_fu_208       |    0    |    14   |
|    add   |        add_ln12_fu_214       |    0    |    69   |
|          |       add_ln12_1_fu_229      |    0    |    69   |
|          |       add_ln12_2_fu_249      |    0    |    39   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln10_fu_202       |    0    |    14   |
|----------|------------------------------|---------|---------|
|          |       s_read_read_fu_86      |    0    |    0    |
|          |       b_read_read_fu_92      |    0    |    0    |
|   read   |       a_read_read_fu_98      |    0    |    0    |
|          | gmem_addr_1_read_read_fu_125 |    0    |    0    |
|          | gmem_addr_2_read_read_fu_130 |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_104     |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_111      |    0    |    0    |
|          |      grp_readreq_fu_118      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln12_write_fu_135   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        trunc_ln_fu_144       |    0    |    0    |
|partselect|      trunc_ln10_1_fu_154     |    0    |    0    |
|          |      trunc_ln10_2_fu_164     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      sext_ln10_2_fu_174      |    0    |    0    |
|          |       sext_ln10_fu_189       |    0    |    0    |
|   sext   |      sext_ln10_1_fu_192      |    0    |    0    |
|          |       sext_ln12_fu_219       |    0    |    0    |
|          |      sext_ln12_1_fu_234      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln10_fu_198       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   205   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln12_2_reg_311   |   32   |
|gmem_addr_1_read_reg_301|   32   |
|   gmem_addr_1_reg_289  |   32   |
|gmem_addr_2_read_reg_306|   32   |
|   gmem_addr_2_reg_295  |   32   |
|    gmem_addr_reg_270   |   32   |
|        i_reg_253       |    7   |
|   sext_ln10_1_reg_281  |   63   |
|    sext_ln10_reg_276   |   63   |
|  trunc_ln10_1_reg_265  |   62   |
|    trunc_ln_reg_260    |   62   |
+------------------------+--------+
|          Total         |   449  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_104 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  0.427  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   205  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   449  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   449  |   205  |
+-----------+--------+--------+--------+
