#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc142be80 .scope module, "BancoPruebas" "BancoPruebas" 2 11;
 .timescale -9 -10;
L_0x7ff82ef90060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc1460a80_0 .net/2u *"_s0", 0 0, L_0x7ff82ef90060;  1 drivers
v0x7fffc1460b80_0 .net "clk", 0 0, v0x7fffc145fd90_0;  1 drivers
v0x7fffc1460c40_0 .net "data_in0", 1 0, v0x7fffc145fef0_0;  1 drivers
v0x7fffc1460ce0_0 .net "data_in1", 1 0, v0x7fffc1460000_0;  1 drivers
v0x7fffc1460d80_0 .net "data_out_cond", 1 0, v0x7fffc1456200_0;  1 drivers
v0x7fffc1460e40_0 .net "data_out_estr", 1 0, v0x7fffc145a7a0_0;  1 drivers
v0x7fffc1460f00_0 .net "gate_stim1", 0 0, v0x7fffc1460270_0;  1 drivers
v0x7fffc1461030_0 .net "gate_stim2", 0 0, v0x7fffc1460310_0;  1 drivers
v0x7fffc14610d0_0 .net "gate_stim_indiv", 0 0, v0x7fffc14603b0_0;  1 drivers
v0x7fffc1461200_0 .net "outAND", 0 0, L_0x7fffc1465220;  1 drivers
v0x7fffc14612a0_0 .net "outFFD", 0 0, L_0x7fffc1465130;  1 drivers
v0x7fffc1461340_0 .net "outNOT", 0 0, L_0x7fffc1464db0;  1 drivers
v0x7fffc14613e0_0 .net "outOR", 0 0, L_0x7fffc1465470;  1 drivers
v0x7fffc14614d0_0 .net "reset_L", 0 0, v0x7fffc14606d0_0;  1 drivers
v0x7fffc1461570_0 .net "selector", 0 0, v0x7fffc1460770_0;  1 drivers
L_0x7fffc1465000 .concat [ 1 1 0 0], v0x7fffc1460310_0, L_0x7ff82ef90060;
L_0x7fffc1465130 .part v0x7fffc1438df0_0, 0, 1;
S_0x7fffc142de00 .scope module, "andy" "my_and" 2 48, 3 17 0, S_0x7fffc142be80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffc1465220/d .functor AND 1, v0x7fffc1460270_0, v0x7fffc1460310_0, C4<1>, C4<1>;
L_0x7fffc1465220 .delay 1 (33,33,33) L_0x7fffc1465220/d;
v0x7fffc1437970_0 .net "A", 0 0, v0x7fffc1460270_0;  alias, 1 drivers
v0x7fffc1437da0_0 .net "B", 0 0, v0x7fffc1460310_0;  alias, 1 drivers
v0x7fffc14382e0_0 .net "OUT", 0 0, L_0x7fffc1465220;  alias, 1 drivers
S_0x7fffc1455a50 .scope module, "flopy" "my_flop" 2 44, 3 24 0, S_0x7fffc142be80;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "D"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 2 "Q"
v0x7fffc1438820_0 .net "D", 1 0, L_0x7fffc1465000;  1 drivers
v0x7fffc1438df0_0 .var "Q", 1 0;
v0x7fffc143aa10_0 .net "clk", 0 0, v0x7fffc1460270_0;  alias, 1 drivers
E_0x7fffc141ef70 .event posedge, v0x7fffc1437970_0;
S_0x7fffc1455d90 .scope module, "muxConductual" "desc_conductual_tarea2" 2 20, 4 1 0, S_0x7fffc142be80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out_cond"
v0x7fffc1455fa0_0 .net "clk", 0 0, v0x7fffc145fd90_0;  alias, 1 drivers
v0x7fffc1456060_0 .net "data_in0", 1 0, v0x7fffc145fef0_0;  alias, 1 drivers
v0x7fffc1456140_0 .net "data_in1", 1 0, v0x7fffc1460000_0;  alias, 1 drivers
v0x7fffc1456200_0 .var "data_out_cond", 1 0;
v0x7fffc14562e0_0 .net "reset_L", 0 0, v0x7fffc14606d0_0;  alias, 1 drivers
v0x7fffc14563f0_0 .var "salMux1", 1 0;
v0x7fffc14564d0_0 .net "selector", 0 0, v0x7fffc1460770_0;  alias, 1 drivers
E_0x7fffc141e150 .event posedge, v0x7fffc1455fa0_0;
E_0x7fffc141e260 .event edge, v0x7fffc14564d0_0, v0x7fffc1456140_0, v0x7fffc1456060_0;
S_0x7fffc1456650 .scope module, "muxEstructural" "desc_estructural_tarea2" 2 31, 5 3 0, S_0x7fffc142be80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out_estr"
v0x7fffc145e650_0 .net "D", 1 0, L_0x7fffc1464d10;  1 drivers
v0x7fffc145e780_0 .net "clk", 0 0, v0x7fffc145fd90_0;  alias, 1 drivers
v0x7fffc145e890_0 .net "data_in0", 1 0, v0x7fffc145fef0_0;  alias, 1 drivers
v0x7fffc145e980_0 .net "data_in1", 1 0, v0x7fffc1460000_0;  alias, 1 drivers
v0x7fffc145ea70_0 .net "data_out_estr", 1 0, v0x7fffc145a7a0_0;  alias, 1 drivers
v0x7fffc145eb80_0 .net "reset_L", 0 0, v0x7fffc14606d0_0;  alias, 1 drivers
v0x7fffc145ec20_0 .net "salMux1", 1 0, L_0x7fffc1463180;  1 drivers
v0x7fffc145ed10_0 .net "selector", 0 0, v0x7fffc1460770_0;  alias, 1 drivers
S_0x7fffc14568c0 .scope module, "firstMux" "my_2bit_mux" 5 12, 3 54 0, S_0x7fffc1456650;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "A"
    .port_info 1 /INPUT 2 "B"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 2 "OUT"
v0x7fffc145a120_0 .net "A", 1 0, v0x7fffc145fef0_0;  alias, 1 drivers
v0x7fffc145a200_0 .net "B", 1 0, v0x7fffc1460000_0;  alias, 1 drivers
v0x7fffc145a2a0_0 .net "OUT", 1 0, L_0x7fffc1463180;  alias, 1 drivers
v0x7fffc145a340_0 .net "SEL", 0 0, v0x7fffc1460770_0;  alias, 1 drivers
L_0x7fffc14622f0 .part v0x7fffc145fef0_0, 0, 1;
L_0x7fffc14623b0 .part v0x7fffc1460000_0, 0, 1;
L_0x7fffc1463040 .part v0x7fffc145fef0_0, 1, 1;
L_0x7fffc14630e0 .part v0x7fffc1460000_0, 1, 1;
L_0x7fffc1463180 .concat8 [ 1 1 0 0], L_0x7fffc1461f90, L_0x7fffc1462ce0;
S_0x7fffc1456ab0 .scope module, "mux0" "my_1bit_mux" 3 59, 3 33 0, S_0x7fffc14568c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 1 "OUT"
v0x7fffc1457fe0_0 .net "A", 0 0, L_0x7fffc14622f0;  1 drivers
v0x7fffc14580b0_0 .net "B", 0 0, L_0x7fffc14623b0;  1 drivers
v0x7fffc1458180_0 .net "OUT", 0 0, L_0x7fffc1461f90;  1 drivers
v0x7fffc1458280_0 .net "SEL", 0 0, v0x7fffc1460770_0;  alias, 1 drivers
v0x7fffc1458320_0 .net "salAndA_notSel", 0 0, L_0x7fffc1461990;  1 drivers
v0x7fffc1458460_0 .net "salAndB_Sel", 0 0, L_0x7fffc1461cb0;  1 drivers
v0x7fffc1458550_0 .net "salNotSel", 0 0, L_0x7fffc1461610;  1 drivers
S_0x7fffc1456cd0 .scope module, "andA_notSel" "my_and" 3 41, 3 17 0, S_0x7fffc1456ab0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffc1461990/d .functor AND 1, L_0x7fffc14622f0, L_0x7fffc1461610, C4<1>, C4<1>;
L_0x7fffc1461990 .delay 1 (33,33,33) L_0x7fffc1461990/d;
v0x7fffc1456f30_0 .net "A", 0 0, L_0x7fffc14622f0;  alias, 1 drivers
v0x7fffc1457010_0 .net "B", 0 0, L_0x7fffc1461610;  alias, 1 drivers
v0x7fffc14570d0_0 .net "OUT", 0 0, L_0x7fffc1461990;  alias, 1 drivers
S_0x7fffc1457220 .scope module, "andB_Sel" "my_and" 3 45, 3 17 0, S_0x7fffc1456ab0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffc1461cb0/d .functor AND 1, L_0x7fffc14623b0, v0x7fffc1460770_0, C4<1>, C4<1>;
L_0x7fffc1461cb0 .delay 1 (33,33,33) L_0x7fffc1461cb0/d;
v0x7fffc1457440_0 .net "A", 0 0, L_0x7fffc14623b0;  alias, 1 drivers
v0x7fffc1457520_0 .net "B", 0 0, v0x7fffc1460770_0;  alias, 1 drivers
v0x7fffc1457610_0 .net "OUT", 0 0, L_0x7fffc1461cb0;  alias, 1 drivers
S_0x7fffc1457720 .scope module, "notSel" "my_not" 3 38, 3 4 0, S_0x7fffc1456ab0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "IN"
    .port_info 1 /OUTPUT 1 "OUT"
L_0x7fffc1461610/d .functor NOT 1, v0x7fffc1460770_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1461610 .delay 1 (40,40,40) L_0x7fffc1461610/d;
v0x7fffc1457920_0 .net "IN", 0 0, v0x7fffc1460770_0;  alias, 1 drivers
v0x7fffc1457a10_0 .net "OUT", 0 0, L_0x7fffc1461610;  alias, 1 drivers
S_0x7fffc1457af0 .scope module, "orOUT" "my_or" 3 49, 3 10 0, S_0x7fffc1456ab0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffc1461f90/d .functor OR 1, L_0x7fffc1461990, L_0x7fffc1461cb0, C4<0>, C4<0>;
L_0x7fffc1461f90 .delay 1 (58,58,58) L_0x7fffc1461f90/d;
v0x7fffc1457d10_0 .net "A", 0 0, L_0x7fffc1461990;  alias, 1 drivers
v0x7fffc1457e00_0 .net "B", 0 0, L_0x7fffc1461cb0;  alias, 1 drivers
v0x7fffc1457ed0_0 .net "OUT", 0 0, L_0x7fffc1461f90;  alias, 1 drivers
S_0x7fffc1458640 .scope module, "mux1" "my_1bit_mux" 3 64, 3 33 0, S_0x7fffc14568c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 1 "OUT"
v0x7fffc1459ac0_0 .net "A", 0 0, L_0x7fffc1463040;  1 drivers
v0x7fffc1459b90_0 .net "B", 0 0, L_0x7fffc14630e0;  1 drivers
v0x7fffc1459c60_0 .net "OUT", 0 0, L_0x7fffc1462ce0;  1 drivers
v0x7fffc1459d60_0 .net "SEL", 0 0, v0x7fffc1460770_0;  alias, 1 drivers
v0x7fffc1459e00_0 .net "salAndA_notSel", 0 0, L_0x7fffc14626e0;  1 drivers
v0x7fffc1459f40_0 .net "salAndB_Sel", 0 0, L_0x7fffc1462a00;  1 drivers
v0x7fffc145a030_0 .net "salNotSel", 0 0, L_0x7fffc1462450;  1 drivers
S_0x7fffc14588a0 .scope module, "andA_notSel" "my_and" 3 41, 3 17 0, S_0x7fffc1458640;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffc14626e0/d .functor AND 1, L_0x7fffc1463040, L_0x7fffc1462450, C4<1>, C4<1>;
L_0x7fffc14626e0 .delay 1 (33,33,33) L_0x7fffc14626e0/d;
v0x7fffc1458ae0_0 .net "A", 0 0, L_0x7fffc1463040;  alias, 1 drivers
v0x7fffc1458bc0_0 .net "B", 0 0, L_0x7fffc1462450;  alias, 1 drivers
v0x7fffc1458c80_0 .net "OUT", 0 0, L_0x7fffc14626e0;  alias, 1 drivers
S_0x7fffc1458da0 .scope module, "andB_Sel" "my_and" 3 45, 3 17 0, S_0x7fffc1458640;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffc1462a00/d .functor AND 1, L_0x7fffc14630e0, v0x7fffc1460770_0, C4<1>, C4<1>;
L_0x7fffc1462a00 .delay 1 (33,33,33) L_0x7fffc1462a00/d;
v0x7fffc1458fc0_0 .net "A", 0 0, L_0x7fffc14630e0;  alias, 1 drivers
v0x7fffc14590a0_0 .net "B", 0 0, v0x7fffc1460770_0;  alias, 1 drivers
v0x7fffc1459160_0 .net "OUT", 0 0, L_0x7fffc1462a00;  alias, 1 drivers
S_0x7fffc1459260 .scope module, "notSel" "my_not" 3 38, 3 4 0, S_0x7fffc1458640;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "IN"
    .port_info 1 /OUTPUT 1 "OUT"
L_0x7fffc1462450/d .functor NOT 1, v0x7fffc1460770_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1462450 .delay 1 (40,40,40) L_0x7fffc1462450/d;
v0x7fffc1459420_0 .net "IN", 0 0, v0x7fffc1460770_0;  alias, 1 drivers
v0x7fffc14594c0_0 .net "OUT", 0 0, L_0x7fffc1462450;  alias, 1 drivers
S_0x7fffc14595d0 .scope module, "orOUT" "my_or" 3 49, 3 10 0, S_0x7fffc1458640;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffc1462ce0/d .functor OR 1, L_0x7fffc14626e0, L_0x7fffc1462a00, C4<0>, C4<0>;
L_0x7fffc1462ce0 .delay 1 (58,58,58) L_0x7fffc1462ce0/d;
v0x7fffc14597f0_0 .net "A", 0 0, L_0x7fffc14626e0;  alias, 1 drivers
v0x7fffc14598e0_0 .net "B", 0 0, L_0x7fffc1462a00;  alias, 1 drivers
v0x7fffc14599b0_0 .net "OUT", 0 0, L_0x7fffc1462ce0;  alias, 1 drivers
S_0x7fffc145a460 .scope module, "outFlop" "my_flop" 5 22, 3 24 0, S_0x7fffc1456650;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "D"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 2 "Q"
v0x7fffc145a6a0_0 .net "D", 1 0, L_0x7fffc1464d10;  alias, 1 drivers
v0x7fffc145a7a0_0 .var "Q", 1 0;
v0x7fffc145a880_0 .net "clk", 0 0, v0x7fffc145fd90_0;  alias, 1 drivers
S_0x7fffc145a990 .scope module, "secondMux" "my_2bit_mux" 5 17, 3 54 0, S_0x7fffc1456650;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "A"
    .port_info 1 /INPUT 2 "B"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 2 "OUT"
L_0x7ff82ef90018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc145e310_0 .net "A", 1 0, L_0x7ff82ef90018;  1 drivers
v0x7fffc145e410_0 .net "B", 1 0, L_0x7fffc1463180;  alias, 1 drivers
v0x7fffc145e4d0_0 .net "OUT", 1 0, L_0x7fffc1464d10;  alias, 1 drivers
v0x7fffc145e570_0 .net "SEL", 0 0, v0x7fffc14606d0_0;  alias, 1 drivers
L_0x7fffc1463e10 .part L_0x7ff82ef90018, 0, 1;
L_0x7fffc1463eb0 .part L_0x7fffc1463180, 0, 1;
L_0x7fffc1464b80 .part L_0x7ff82ef90018, 1, 1;
L_0x7fffc1464c70 .part L_0x7fffc1463180, 1, 1;
L_0x7fffc1464d10 .concat8 [ 1 1 0 0], L_0x7fffc1463ab0, L_0x7fffc1464820;
S_0x7fffc145ac30 .scope module, "mux0" "my_1bit_mux" 3 59, 3 33 0, S_0x7fffc145a990;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 1 "OUT"
v0x7fffc145c1d0_0 .net "A", 0 0, L_0x7fffc1463e10;  1 drivers
v0x7fffc145c2a0_0 .net "B", 0 0, L_0x7fffc1463eb0;  1 drivers
v0x7fffc145c370_0 .net "OUT", 0 0, L_0x7fffc1463ab0;  1 drivers
v0x7fffc145c470_0 .net "SEL", 0 0, v0x7fffc14606d0_0;  alias, 1 drivers
v0x7fffc145c510_0 .net "salAndA_notSel", 0 0, L_0x7fffc14634b0;  1 drivers
v0x7fffc145c650_0 .net "salAndB_Sel", 0 0, L_0x7fffc14637d0;  1 drivers
v0x7fffc145c740_0 .net "salNotSel", 0 0, L_0x7fffc1463220;  1 drivers
S_0x7fffc145aea0 .scope module, "andA_notSel" "my_and" 3 41, 3 17 0, S_0x7fffc145ac30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffc14634b0/d .functor AND 1, L_0x7fffc1463e10, L_0x7fffc1463220, C4<1>, C4<1>;
L_0x7fffc14634b0 .delay 1 (33,33,33) L_0x7fffc14634b0/d;
v0x7fffc145b0e0_0 .net "A", 0 0, L_0x7fffc1463e10;  alias, 1 drivers
v0x7fffc145b1c0_0 .net "B", 0 0, L_0x7fffc1463220;  alias, 1 drivers
v0x7fffc145b280_0 .net "OUT", 0 0, L_0x7fffc14634b0;  alias, 1 drivers
S_0x7fffc145b3d0 .scope module, "andB_Sel" "my_and" 3 45, 3 17 0, S_0x7fffc145ac30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffc14637d0/d .functor AND 1, L_0x7fffc1463eb0, v0x7fffc14606d0_0, C4<1>, C4<1>;
L_0x7fffc14637d0 .delay 1 (33,33,33) L_0x7fffc14637d0/d;
v0x7fffc145b5f0_0 .net "A", 0 0, L_0x7fffc1463eb0;  alias, 1 drivers
v0x7fffc145b6d0_0 .net "B", 0 0, v0x7fffc14606d0_0;  alias, 1 drivers
v0x7fffc145b7c0_0 .net "OUT", 0 0, L_0x7fffc14637d0;  alias, 1 drivers
S_0x7fffc145b8d0 .scope module, "notSel" "my_not" 3 38, 3 4 0, S_0x7fffc145ac30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "IN"
    .port_info 1 /OUTPUT 1 "OUT"
L_0x7fffc1463220/d .functor NOT 1, v0x7fffc14606d0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1463220 .delay 1 (40,40,40) L_0x7fffc1463220/d;
v0x7fffc145bb10_0 .net "IN", 0 0, v0x7fffc14606d0_0;  alias, 1 drivers
v0x7fffc145bc00_0 .net "OUT", 0 0, L_0x7fffc1463220;  alias, 1 drivers
S_0x7fffc145bce0 .scope module, "orOUT" "my_or" 3 49, 3 10 0, S_0x7fffc145ac30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffc1463ab0/d .functor OR 1, L_0x7fffc14634b0, L_0x7fffc14637d0, C4<0>, C4<0>;
L_0x7fffc1463ab0 .delay 1 (58,58,58) L_0x7fffc1463ab0/d;
v0x7fffc145bf00_0 .net "A", 0 0, L_0x7fffc14634b0;  alias, 1 drivers
v0x7fffc145bff0_0 .net "B", 0 0, L_0x7fffc14637d0;  alias, 1 drivers
v0x7fffc145c0c0_0 .net "OUT", 0 0, L_0x7fffc1463ab0;  alias, 1 drivers
S_0x7fffc145c830 .scope module, "mux1" "my_1bit_mux" 3 64, 3 33 0, S_0x7fffc145a990;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "SEL"
    .port_info 3 /OUTPUT 1 "OUT"
v0x7fffc145dcb0_0 .net "A", 0 0, L_0x7fffc1464b80;  1 drivers
v0x7fffc145dd80_0 .net "B", 0 0, L_0x7fffc1464c70;  1 drivers
v0x7fffc145de50_0 .net "OUT", 0 0, L_0x7fffc1464820;  1 drivers
v0x7fffc145df50_0 .net "SEL", 0 0, v0x7fffc14606d0_0;  alias, 1 drivers
v0x7fffc145dff0_0 .net "salAndA_notSel", 0 0, L_0x7fffc1464220;  1 drivers
v0x7fffc145e130_0 .net "salAndB_Sel", 0 0, L_0x7fffc1464540;  1 drivers
v0x7fffc145e220_0 .net "salNotSel", 0 0, L_0x7fffc1463fe0;  1 drivers
S_0x7fffc145ca90 .scope module, "andA_notSel" "my_and" 3 41, 3 17 0, S_0x7fffc145c830;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffc1464220/d .functor AND 1, L_0x7fffc1464b80, L_0x7fffc1463fe0, C4<1>, C4<1>;
L_0x7fffc1464220 .delay 1 (33,33,33) L_0x7fffc1464220/d;
v0x7fffc145ccd0_0 .net "A", 0 0, L_0x7fffc1464b80;  alias, 1 drivers
v0x7fffc145cdb0_0 .net "B", 0 0, L_0x7fffc1463fe0;  alias, 1 drivers
v0x7fffc145ce70_0 .net "OUT", 0 0, L_0x7fffc1464220;  alias, 1 drivers
S_0x7fffc145cf90 .scope module, "andB_Sel" "my_and" 3 45, 3 17 0, S_0x7fffc145c830;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffc1464540/d .functor AND 1, L_0x7fffc1464c70, v0x7fffc14606d0_0, C4<1>, C4<1>;
L_0x7fffc1464540 .delay 1 (33,33,33) L_0x7fffc1464540/d;
v0x7fffc145d1b0_0 .net "A", 0 0, L_0x7fffc1464c70;  alias, 1 drivers
v0x7fffc145d290_0 .net "B", 0 0, v0x7fffc14606d0_0;  alias, 1 drivers
v0x7fffc145d350_0 .net "OUT", 0 0, L_0x7fffc1464540;  alias, 1 drivers
S_0x7fffc145d450 .scope module, "notSel" "my_not" 3 38, 3 4 0, S_0x7fffc145c830;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "IN"
    .port_info 1 /OUTPUT 1 "OUT"
L_0x7fffc1463fe0/d .functor NOT 1, v0x7fffc14606d0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1463fe0 .delay 1 (40,40,40) L_0x7fffc1463fe0/d;
v0x7fffc145d610_0 .net "IN", 0 0, v0x7fffc14606d0_0;  alias, 1 drivers
v0x7fffc145d6b0_0 .net "OUT", 0 0, L_0x7fffc1463fe0;  alias, 1 drivers
S_0x7fffc145d7c0 .scope module, "orOUT" "my_or" 3 49, 3 10 0, S_0x7fffc145c830;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffc1464820/d .functor OR 1, L_0x7fffc1464220, L_0x7fffc1464540, C4<0>, C4<0>;
L_0x7fffc1464820 .delay 1 (58,58,58) L_0x7fffc1464820/d;
v0x7fffc145d9e0_0 .net "A", 0 0, L_0x7fffc1464220;  alias, 1 drivers
v0x7fffc145dad0_0 .net "B", 0 0, L_0x7fffc1464540;  alias, 1 drivers
v0x7fffc145dba0_0 .net "OUT", 0 0, L_0x7fffc1464820;  alias, 1 drivers
S_0x7fffc145eeb0 .scope module, "noty" "my_not" 2 41, 3 4 0, S_0x7fffc142be80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "IN"
    .port_info 1 /OUTPUT 1 "OUT"
L_0x7fffc1464db0/d .functor NOT 1, v0x7fffc14603b0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc1464db0 .delay 1 (40,40,40) L_0x7fffc1464db0/d;
v0x7fffc145f0f0_0 .net "IN", 0 0, v0x7fffc14603b0_0;  alias, 1 drivers
v0x7fffc145f1d0_0 .net "OUT", 0 0, L_0x7fffc1464db0;  alias, 1 drivers
S_0x7fffc145f2f0 .scope module, "ory" "my_or" 2 52, 3 10 0, S_0x7fffc142be80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "OUT"
L_0x7fffc1465470/d .functor OR 1, v0x7fffc1460270_0, v0x7fffc1460310_0, C4<0>, C4<0>;
L_0x7fffc1465470 .delay 1 (58,58,58) L_0x7fffc1465470/d;
v0x7fffc145f510_0 .net "A", 0 0, v0x7fffc1460270_0;  alias, 1 drivers
v0x7fffc145f620_0 .net "B", 0 0, v0x7fffc1460310_0;  alias, 1 drivers
v0x7fffc145f6e0_0 .net "OUT", 0 0, L_0x7fffc1465470;  alias, 1 drivers
S_0x7fffc145f7c0 .scope module, "prob" "probador" 2 57, 6 2 0, S_0x7fffc142be80;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset_L"
    .port_info 2 /OUTPUT 1 "selector"
    .port_info 3 /OUTPUT 2 "data_in0"
    .port_info 4 /OUTPUT 2 "data_in1"
    .port_info 5 /OUTPUT 1 "gate_stim_indiv"
    .port_info 6 /OUTPUT 1 "gate_stim1"
    .port_info 7 /OUTPUT 1 "gate_stim2"
    .port_info 8 /INPUT 2 "data_out_cond"
    .port_info 9 /INPUT 2 "data_out_estr"
    .port_info 10 /INPUT 1 "outAND"
    .port_info 11 /INPUT 1 "outOR"
    .port_info 12 /INPUT 1 "outNOT"
    .port_info 13 /INPUT 1 "outFFD"
v0x7fffc145fbb0_0 .net *"_s20", 0 0, L_0x7fffc14656c0;  1 drivers
v0x7fffc145fcb0_0 .net *"_s24", 0 0, L_0x7fffc14657f0;  1 drivers
v0x7fffc145fd90_0 .var "clk", 0 0;
v0x7fffc145fe30_0 .var "cnt", 7 0;
v0x7fffc145fef0_0 .var "data_in0", 1 0;
v0x7fffc1460000_0 .var "data_in1", 1 0;
v0x7fffc14600c0_0 .net "data_out_cond", 1 0, v0x7fffc1456200_0;  alias, 1 drivers
v0x7fffc1460180_0 .net "data_out_estr", 1 0, v0x7fffc145a7a0_0;  alias, 1 drivers
v0x7fffc1460270_0 .var "gate_stim1", 0 0;
v0x7fffc1460310_0 .var "gate_stim2", 0 0;
v0x7fffc14603b0_0 .var "gate_stim_indiv", 0 0;
v0x7fffc1460450_0 .net "outAND", 0 0, L_0x7fffc1465220;  alias, 1 drivers
v0x7fffc14604f0_0 .net "outFFD", 0 0, L_0x7fffc1465130;  alias, 1 drivers
v0x7fffc1460590_0 .net "outNOT", 0 0, L_0x7fffc1464db0;  alias, 1 drivers
v0x7fffc1460630_0 .net "outOR", 0 0, L_0x7fffc1465470;  alias, 1 drivers
v0x7fffc14606d0_0 .var "reset_L", 0 0;
v0x7fffc1460770_0 .var "selector", 0 0;
E_0x7fffc145faf0 .event posedge, L_0x7fffc14657f0;
E_0x7fffc145fb50 .event posedge, L_0x7fffc14656c0;
L_0x7fffc14656c0 .part v0x7fffc145a7a0_0, 0, 1;
L_0x7fffc14657f0 .part v0x7fffc145a7a0_0, 1, 1;
    .scope S_0x7fffc1455d90;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc14563f0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x7fffc1455d90;
T_1 ;
    %wait E_0x7fffc141e260;
    %load/vec4 v0x7fffc14564d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fffc1456140_0;
    %store/vec4 v0x7fffc14563f0_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffc1456060_0;
    %store/vec4 v0x7fffc14563f0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffc1455d90;
T_2 ;
    %wait E_0x7fffc141e150;
    %load/vec4 v0x7fffc14562e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fffc14563f0_0;
    %assign/vec4 v0x7fffc1456200_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffc1456200_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffc145a460;
T_3 ;
    %wait E_0x7fffc141e150;
    %delay 42, 0;
    %load/vec4 v0x7fffc145a6a0_0;
    %assign/vec4 v0x7fffc145a7a0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffc1455a50;
T_4 ;
    %wait E_0x7fffc141ef70;
    %delay 42, 0;
    %load/vec4 v0x7fffc1438820_0;
    %assign/vec4 v0x7fffc1438df0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffc145f7c0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffc145fe30_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x7fffc145f7c0;
T_6 ;
    %vpi_call 6 26 "$dumpfile", "estr.vcd" {0 0 0};
    %vpi_call 6 27 "$dumpvars" {0 0 0};
    %vpi_call 6 29 "$display", "\011\011clk,\011reset_L,\011selector,\011data_in0,\011data_in1,\011data_out_estr,\011data_out_cond,\011outNOT,\011outAND,\011outOR,\011outFFD\011cuenta" {0 0 0};
    %vpi_call 6 31 "$monitor", $time, "\011%b\011%b\011\011%b\011\011%b\011%b\011%b\011%b\011\011%d", v0x7fffc145fd90_0, v0x7fffc14606d0_0, v0x7fffc1460770_0, v0x7fffc145fef0_0, v0x7fffc1460000_0, v0x7fffc1460180_0, v0x7fffc14600c0_0, v0x7fffc1460590_0, v0x7fffc1460450_0, v0x7fffc1460630_0, v0x7fffc14604f0_0, v0x7fffc145fe30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc14606d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc1460770_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fffc1460000_0, 0, 2;
    %store/vec4 v0x7fffc145fef0_0, 0, 2;
    %wait E_0x7fffc141e150;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc14606d0_0, 0;
    %wait E_0x7fffc141e150;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffc145fef0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffc1460000_0, 0;
    %wait E_0x7fffc141e150;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc1460770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffc145fef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffc1460000_0, 0;
    %wait E_0x7fffc141e150;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffc145fef0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffc1460000_0, 0;
    %wait E_0x7fffc141e150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc1460770_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffc145fef0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffc1460000_0, 0;
    %wait E_0x7fffc141e150;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc1460770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffc145fef0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffc1460000_0, 0;
    %wait E_0x7fffc141e150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc1460770_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffc145fef0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffc1460000_0, 0;
    %pushi/vec4 4, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fffc141e150;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call 6 63 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fffc145f7c0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc1460270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc1460310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc14603b0_0, 0;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc1460270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc1460310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc14603b0_0, 0;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc1460270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc1460310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc14603b0_0, 0;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc1460270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc1460310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc14603b0_0, 0;
    %end;
    .thread T_7;
    .scope S_0x7fffc145f7c0;
T_8 ;
    %wait E_0x7fffc141e150;
    %load/vec4 v0x7fffc14606d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffc14600c0_0;
    %load/vec4 v0x7fffc1460180_0;
    %cmp/ne;
    %jmp/0xz  T_8.2, 4;
    %vpi_call 6 91 "$display", "Inconsistencia a los %t", $realtime {0 0 0};
T_8.2 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffc145f7c0;
T_9 ;
    %wait E_0x7fffc145fb50;
    %load/vec4 v0x7fffc145fe30_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fffc145fe30_0, 0, 8;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffc145f7c0;
T_10 ;
    %wait E_0x7fffc145faf0;
    %load/vec4 v0x7fffc145fe30_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fffc145fe30_0, 0, 8;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffc145f7c0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc145fd90_0, 0;
    %end;
    .thread T_11;
    .scope S_0x7fffc145f7c0;
T_12 ;
    %delay 89, 0;
    %load/vec4 v0x7fffc145fd90_0;
    %inv;
    %assign/vec4 v0x7fffc145fd90_0, 0;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "BancoPruebaConductual.v";
    "./biblioteca.v";
    "./desc_conductual_tarea2.v";
    "./desc_estructural_tarea2.v";
    "./probador.v";
