

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Aug  6 20:41:25 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       solution12
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1198|     1198| 47.920 us | 47.920 us |  1198|  1198|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_Loop          |      598|      598|       299|          -|          -|     2|    no    |
        | + Filter1_Loop     |      297|      297|        99|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |       96|       96|        32|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        |- Col_Loop          |      598|      598|       299|          -|          -|     2|    no    |
        | + Filter1_Loop     |      297|      297|        99|          -|          -|     3|    no    |
        |  ++ W_Row_Loop     |       96|       96|        32|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     821|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     305|     402|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     349|    -|
|Register         |        -|      -|     419|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      5|     724|    1572|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_bkb_U1  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_dEe_U3  |conv_1_fcmp_32ns_dEe  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_cud_U2  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  305|  402|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_weights_U  |conv_1_conv_weights  |        1|  0|   0|    0|    54|   32|     1|         1728|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                     |        1|  0|   0|    0|    54|   32|     1|         1728|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_680_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln11_fu_372_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln14_1_fu_720_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln14_fu_406_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln18_fu_436_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln21_1_fu_823_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln21_fu_509_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln24_1_fu_875_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln24_fu_562_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln26_10_fu_926_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln26_1_fu_536_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_2_fu_850_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_3_fu_519_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_4_fu_833_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_5_fu_576_p2     |     +    |      0|  0|  71|          64|          64|
    |add_ln26_6_fu_603_p2     |     +    |      0|  0|   8|           7|           7|
    |add_ln26_7_fu_613_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_8_fu_889_p2     |     +    |      0|  0|  71|          64|          64|
    |add_ln26_9_fu_916_p2     |     +    |      0|  0|   8|           7|           7|
    |add_ln26_fu_750_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln34_1_fu_420_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln34_2_fu_734_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln34_fu_708_p2       |     +    |      0|  0|   8|           5|           3|
    |sub_ln26_1_fu_772_p2     |     -    |      0|  0|  15|           5|           5|
    |sub_ln26_2_fu_597_p2     |     -    |      0|  0|   8|           7|           7|
    |sub_ln26_3_fu_910_p2     |     -    |      0|  0|   8|           7|           7|
    |sub_ln26_fu_458_p2       |     -    |      0|  0|  15|           5|           5|
    |sub_ln34_1_fu_702_p2     |     -    |      0|  0|   8|           5|           5|
    |sub_ln34_fu_394_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln33_1_fu_972_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_659_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_1_fu_674_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln11_fu_366_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln14_1_fu_714_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln14_fu_400_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_1_fu_744_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_430_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_1_fu_817_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_503_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_1_fu_869_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln24_fu_556_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_1_fu_647_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_2_fu_954_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_3_fu_960_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_641_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_1_fu_474_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_2_fu_782_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_3_fu_788_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_468_p2       |   icmp   |      0|  0|   8|           2|           1|
    |empty_18_fu_802_p2       |    or    |      0|  0|   2|           1|           1|
    |empty_7_fu_488_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln33_1_fu_966_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_653_p2        |    or    |      0|  0|   2|           1|           1|
    |merge_i4_fu_808_p3       |  select  |      0|  0|  32|           1|          32|
    |merge_i_fu_494_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln33_1_fu_978_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_fu_665_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln7_i3_fu_794_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln7_i_fu_480_p3   |  select  |      0|  0|  31|           1|          31|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 821|         341|         457|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  97|         20|    1|         20|
    |c_0_0_reg_137          |   9|          2|    2|          4|
    |c_0_1_reg_231          |   9|          2|    2|          4|
    |ch_0_0_reg_220         |   9|          2|    2|          4|
    |ch_0_1_reg_313         |   9|          2|    2|          4|
    |conv_out_address0      |  15|          3|    4|         12|
    |conv_out_d0            |  15|          3|   32|         96|
    |conv_weights_address0  |  15|          3|    6|         18|
    |f_0_0_reg_149          |   9|          2|    2|          4|
    |f_0_1_reg_243          |   9|          2|    2|          4|
    |grp_fu_324_p0          |  27|          5|   32|        160|
    |grp_fu_324_p1          |  21|          4|   32|        128|
    |input_r_address0       |  15|          3|    5|         15|
    |w_sum_0_0_reg_173      |   9|          2|   32|         64|
    |w_sum_0_1_reg_266      |   9|          2|   32|         64|
    |w_sum_1_0_reg_185      |   9|          2|   32|         64|
    |w_sum_1_1_reg_278      |   9|          2|   32|         64|
    |w_sum_2_0_reg_208      |   9|          2|   32|         64|
    |w_sum_2_1_reg_301      |   9|          2|   32|         64|
    |wc_0_0_reg_197         |   9|          2|    2|          4|
    |wc_0_1_reg_290         |   9|          2|    2|          4|
    |wr_0_0_reg_161         |   9|          2|    2|          4|
    |wr_0_1_reg_255         |   9|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 349|         73|  324|        873|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln11_1_reg_1075       |   2|   0|    2|          0|
    |add_ln11_reg_990          |   2|   0|    2|          0|
    |add_ln14_1_reg_1088       |   2|   0|    2|          0|
    |add_ln14_reg_1003         |   2|   0|    2|          0|
    |add_ln18_reg_1021         |   2|   0|    2|          0|
    |add_ln21_1_reg_1125       |   2|   0|    2|          0|
    |add_ln21_reg_1039         |   2|   0|    2|          0|
    |add_ln24_1_reg_1143       |   2|   0|    2|          0|
    |add_ln24_reg_1057         |   2|   0|    2|          0|
    |add_ln26_reg_1106         |   2|   0|    2|          0|
    |add_ln34_reg_1080         |   5|   0|    5|          0|
    |ap_CS_fsm                 |  19|   0|   19|          0|
    |c_0_0_reg_137             |   2|   0|    2|          0|
    |c_0_1_reg_231             |   2|   0|    2|          0|
    |ch_0_0_reg_220            |   2|   0|    2|          0|
    |ch_0_1_reg_313            |   2|   0|    2|          0|
    |conv_out_addr_1_reg_1098  |   4|   0|    4|          0|
    |conv_out_addr_reg_1013    |   4|   0|    4|          0|
    |f_0_0_reg_149             |   2|   0|    2|          0|
    |f_0_1_reg_243             |   2|   0|    2|          0|
    |sext_ln26_1_reg_1112      |   6|   0|    6|          0|
    |sext_ln26_2_reg_1044      |  63|   0|   64|          1|
    |sext_ln26_3_reg_1130      |  63|   0|   64|          1|
    |sext_ln26_reg_1026        |   6|   0|    6|          0|
    |sub_ln34_reg_995          |   5|   0|    5|          0|
    |w_sum_0_0_reg_173         |  32|   0|   32|          0|
    |w_sum_0_1_reg_266         |  32|   0|   32|          0|
    |w_sum_1_0_reg_185         |  32|   0|   32|          0|
    |w_sum_1_1_reg_278         |  32|   0|   32|          0|
    |w_sum_2_0_reg_208         |  32|   0|   32|          0|
    |w_sum_2_1_reg_301         |  32|   0|   32|          0|
    |wc_0_0_reg_197            |   2|   0|    2|          0|
    |wc_0_1_reg_290            |   2|   0|    2|          0|
    |wr_0_0_reg_161            |   2|   0|    2|          0|
    |wr_0_1_reg_255            |   2|   0|    2|          0|
    |zext_ln24_1_reg_1135      |   4|   0|    6|          2|
    |zext_ln24_reg_1049        |   4|   0|    6|          2|
    |zext_ln34_4_reg_1008      |   2|   0|    7|          5|
    |zext_ln34_6_reg_1093      |   2|   0|    7|          5|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 419|   0|  435|         16|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |    4|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

