$date
	Mon Jul 10 15:45:04 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_ff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ reset $end
$scope module connect_d_ff $end
$var wire 1 % clk $end
$var wire 1 & data $end
$var wire 1 ' reset $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
1%
0$
0#
1"
0!
$end
#100
1#
1&
0"
0%
#200
1(
1!
1"
1%
#300
0"
0%
#400
0(
0!
1"
1%
1$
1'
#500
0"
0%
#600
1"
1%
#700
0"
0%
0$
0'
#800
1(
1!
1"
1%
#900
0"
0%
#1000
1"
1%
#1100
0"
0%
#1200
1"
1%
#1300
0"
0%
0#
0&
#1400
0(
0!
1"
1%
#1500
0"
0%
#1600
1"
1%
#1700
0"
0%
#1800
1(
1!
1"
1%
1#
1&
#1900
0"
0%
#2000
0(
0!
1"
1%
0#
0&
#2100
0"
0%
#2200
1"
1%
#2300
0"
0%
#2400
1"
1%
