Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Mar 18 16:46:09 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.214        0.000                      0                  160        1.511        0.000                       0                   697  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.214        0.000                      0                  160        1.511        0.000                       0                   321  
clk_wrapper                                                                             498.562        0.000                       0                   376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[140]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[153]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.818ns (24.977%)  route 2.457ns (75.023%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 6.324 - 3.572 ) 
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 1.237ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.130ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=320, routed)         2.142     3.283    shift_reg_tap_i/clk_c
    SLICE_X98Y460        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y460        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.379 r  shift_reg_tap_i/sr_p.sr_1[140]/Q
                         net (fo=67, routed)          0.315     3.694    dut_inst/input_slr[140]
    SLICE_X96Y458        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     3.887 r  dut_inst/.delname._x_16.ALTBtt_m2_e_lut6_2_o5_lut6_2_o5/O
                         net (fo=4, routed)           0.283     4.170    dut_inst/ALTBtt_N_5_mux
    SLICE_X99Y460        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     4.283 r  dut_inst/.delname._x_14.ALTB_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=7, routed)           0.538     4.821    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/un1_bitonic_sort_high_0_0
    SLICE_X101Y451       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     4.860 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s1.pt_m4_0_a2/O
                         net (fo=22, routed)          0.324     5.184    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/un1_compare_i_1_14_0
    SLICE_X105Y456       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     5.223 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.pt_m6/O
                         net (fo=3, routed)           0.261     5.484    dut_inst/un1_compare_i_1_12[9]
    SLICE_X106Y457       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.548 r  dut_inst/.delname._x_62.ALTB[0]/O
                         net (fo=26, routed)          0.541     6.089    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx2_24
    SLICE_X103Y462       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     6.265 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx[2]/O
                         net (fo=2, routed)           0.113     6.378    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_18_0
    SLICE_X104Y462       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     6.476 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx[2]/O
                         net (fo=1, routed)           0.082     6.558    shift_reg_tap_o/idx_29_0_d0
    SLICE_X104Y462       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=320, routed)         1.922     6.324    shift_reg_tap_o/clk_c
    SLICE_X104Y462       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[153]/C
                         clock pessimism              0.457     6.781    
                         clock uncertainty           -0.035     6.746    
    SLICE_X104Y462       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.773    shift_reg_tap_o/sr_p.sr_1[153]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[140]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[153]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.818ns (24.977%)  route 2.457ns (75.023%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 6.324 - 3.572 ) 
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 1.237ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.130ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=320, routed)         2.142     3.283    shift_reg_tap_i/clk_c
    SLICE_X98Y460        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y460        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.379 f  shift_reg_tap_i/sr_p.sr_1[140]/Q
                         net (fo=67, routed)          0.315     3.694    dut_inst/input_slr[140]
    SLICE_X96Y458        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     3.887 f  dut_inst/.delname._x_16.ALTBtt_m2_e_lut6_2_o5_lut6_2_o5/O
                         net (fo=4, routed)           0.283     4.170    dut_inst/ALTBtt_N_5_mux
    SLICE_X99Y460        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     4.283 f  dut_inst/.delname._x_14.ALTB_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=7, routed)           0.538     4.821    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/un1_bitonic_sort_high_0_0
    SLICE_X101Y451       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     4.860 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s1.pt_m4_0_a2/O
                         net (fo=22, routed)          0.324     5.184    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/un1_compare_i_1_14_0
    SLICE_X105Y456       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     5.223 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.pt_m6/O
                         net (fo=3, routed)           0.261     5.484    dut_inst/un1_compare_i_1_12[9]
    SLICE_X106Y457       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.548 f  dut_inst/.delname._x_62.ALTB[0]/O
                         net (fo=26, routed)          0.541     6.089    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx2_24
    SLICE_X103Y462       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     6.265 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx[2]/O
                         net (fo=2, routed)           0.113     6.378    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_18_0
    SLICE_X104Y462       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     6.476 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx[2]/O
                         net (fo=1, routed)           0.082     6.558    shift_reg_tap_o/idx_29_0_d0
    SLICE_X104Y462       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=320, routed)         1.922     6.324    shift_reg_tap_o/clk_c
    SLICE_X104Y462       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[153]/C
                         clock pessimism              0.457     6.781    
                         clock uncertainty           -0.035     6.746    
    SLICE_X104Y462       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.773    shift_reg_tap_o/sr_p.sr_1[153]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[140]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[153]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.818ns (24.977%)  route 2.457ns (75.023%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 6.324 - 3.572 ) 
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 1.237ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.130ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=320, routed)         2.142     3.283    shift_reg_tap_i/clk_c
    SLICE_X98Y460        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y460        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.379 r  shift_reg_tap_i/sr_p.sr_1[140]/Q
                         net (fo=67, routed)          0.315     3.694    dut_inst/input_slr[140]
    SLICE_X96Y458        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     3.887 r  dut_inst/.delname._x_16.ALTBtt_m2_e_lut6_2_o5_lut6_2_o5/O
                         net (fo=4, routed)           0.283     4.170    dut_inst/ALTBtt_N_5_mux
    SLICE_X99Y460        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     4.283 r  dut_inst/.delname._x_14.ALTB_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=7, routed)           0.538     4.821    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/un1_bitonic_sort_high_0_0
    SLICE_X101Y451       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     4.860 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s1.pt_m4_0_a2/O
                         net (fo=22, routed)          0.324     5.184    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/un1_compare_i_1_14_0
    SLICE_X105Y456       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     5.223 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.pt_m6/O
                         net (fo=3, routed)           0.261     5.484    dut_inst/un1_compare_i_1_12[9]
    SLICE_X106Y457       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.548 r  dut_inst/.delname._x_62.ALTB[0]/O
                         net (fo=26, routed)          0.541     6.089    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx2_24
    SLICE_X103Y462       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     6.265 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx[2]/O
                         net (fo=2, routed)           0.113     6.378    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_18_0
    SLICE_X104Y462       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     6.476 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx[2]/O
                         net (fo=1, routed)           0.082     6.558    shift_reg_tap_o/idx_29_0_d0
    SLICE_X104Y462       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=320, routed)         1.922     6.324    shift_reg_tap_o/clk_c
    SLICE_X104Y462       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[153]/C
                         clock pessimism              0.457     6.781    
                         clock uncertainty           -0.035     6.746    
    SLICE_X104Y462       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.773    shift_reg_tap_o/sr_p.sr_1[153]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[140]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[153]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.818ns (24.977%)  route 2.457ns (75.023%))
  Logic Levels:           7  (LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 6.324 - 3.572 ) 
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 1.237ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.922ns (routing 1.130ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=320, routed)         2.142     3.283    shift_reg_tap_i/clk_c
    SLICE_X98Y460        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y460        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.379 f  shift_reg_tap_i/sr_p.sr_1[140]/Q
                         net (fo=67, routed)          0.315     3.694    dut_inst/input_slr[140]
    SLICE_X96Y458        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     3.887 f  dut_inst/.delname._x_16.ALTBtt_m2_e_lut6_2_o5_lut6_2_o5/O
                         net (fo=4, routed)           0.283     4.170    dut_inst/ALTBtt_N_5_mux
    SLICE_X99Y460        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     4.283 f  dut_inst/.delname._x_14.ALTB_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=7, routed)           0.538     4.821    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/un1_bitonic_sort_high_0_0
    SLICE_X101Y451       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     4.860 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[0].compare_i/s1.pt_m4_0_a2/O
                         net (fo=22, routed)          0.324     5.184    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/un1_compare_i_1_14_0
    SLICE_X105Y456       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     5.223 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.pt_m6/O
                         net (fo=3, routed)           0.261     5.484    dut_inst/un1_compare_i_1_12[9]
    SLICE_X106Y457       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.548 f  dut_inst/.delname._x_62.ALTB[0]/O
                         net (fo=26, routed)          0.541     6.089    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx2_24
    SLICE_X103Y462       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     6.265 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx[2]/O
                         net (fo=2, routed)           0.113     6.378    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_18_0
    SLICE_X104Y462       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     6.476 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx[2]/O
                         net (fo=1, routed)           0.082     6.558    shift_reg_tap_o/idx_29_0_d0
    SLICE_X104Y462       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=320, routed)         1.922     6.324    shift_reg_tap_o/clk_c
    SLICE_X104Y462       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[153]/C
                         clock pessimism              0.457     6.781    
                         clock uncertainty           -0.035     6.746    
    SLICE_X104Y462       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.773    shift_reg_tap_o/sr_p.sr_1[153]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[40]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[75]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.074ns (33.117%)  route 2.169ns (66.883%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 6.301 - 3.572 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.139ns (routing 1.237ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.899ns (routing 1.130ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=320, routed)         2.139     3.280    shift_reg_tap_i/clk_c
    SLICE_X105Y453       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y453       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.376 r  shift_reg_tap_i/sr_p.sr_1[40]/Q
                         net (fo=57, routed)          0.295     3.671    dut_inst/input_slr[40]
    SLICE_X105Y449       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     3.835 r  dut_inst/.delname._x_8.ALTB_a0_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=16, routed)          0.216     4.051    dut_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[1].compare_i/un1_b_1
    SLICE_X105Y451       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     4.230 r  dut_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.cmp_g[1].compare_i/s1.idx[4]/O
                         net (fo=4, routed)           0.216     4.446    dut_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2[4]/I4
    SLICE_X105Y451       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     4.509 r  dut_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2[4]/LUT6/O
                         net (fo=3, routed)           0.309     4.818    dut_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.cmp_g[3].compare_i/idx_lut6_2_O6_0_0
    SLICE_X106Y453       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.064     4.882 r  dut_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.cmp_g[3].compare_i/s1.idx[4]/O
                         net (fo=3, routed)           0.208     5.090    dut_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/idx_0[4]
    SLICE_X104Y453       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.142     5.232 r  dut_inst/sorter_inst/genblk1.bitonic_sort_low/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[1].compare_i/s1.idx_lut6_2_o5_lut6_2_o6[4]/O
                         net (fo=3, routed)           0.319     5.551    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[4].compare_i/idx_lut6_2_o5_7_2
    SLICE_X102Y459       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     5.701 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[4].compare_i/s0.idx[4]/O
                         net (fo=2, routed)           0.341     6.042    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/idx_21_0_0
    SLICE_X98Y453        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     6.081 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/g1/O
                         net (fo=1, routed)           0.105     6.186    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/g1_4
    SLICE_X98Y453        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     6.300 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/g0/O
                         net (fo=1, routed)           0.102     6.402    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/g0_1_1z
    SLICE_X98Y453        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     6.465 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/g0/O
                         net (fo=1, routed)           0.058     6.523    shift_reg_tap_o/g0_12
    SLICE_X98Y453        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=320, routed)         1.899     6.301    shift_reg_tap_o/clk_c
    SLICE_X98Y453        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[75]/C
                         clock pessimism              0.457     6.758    
                         clock uncertainty           -0.035     6.723    
    SLICE_X98Y453        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.750    shift_reg_tap_o/sr_p.sr_1[75]
  -------------------------------------------------------------------
                         required time                          6.750    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X99Y464   shift_reg_tap_i/sr_p.sr_1[109]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X105Y453  shift_reg_tap_i/sr_p.sr_1[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X99Y464   shift_reg_tap_i/sr_p.sr_1[110]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X101Y464  shift_reg_tap_i/sr_p.sr_1[111]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X104Y449  shift_reg_tap_i/sr_p.sr_1[63]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X106Y449  shift_reg_tap_i/sr_p.sr_1[67]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X104Y449  shift_reg_tap_i/sr_p.sr_1[73]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X106Y449  shift_reg_tap_i/sr_p.sr_1[77]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X106Y449  shift_reg_tap_i/sr_p.sr_1[79]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X99Y464   shift_reg_tap_i/sr_p.sr_1[109]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X105Y453  shift_reg_tap_i/sr_p.sr_1[10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X105Y453  shift_reg_tap_i/sr_p.sr_1[10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X99Y464   shift_reg_tap_i/sr_p.sr_1[110]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X98Y463   shift_reg_tap_i/sr_p.sr_1[112]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y464         lsfr_1/output_vector_1[159]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X105Y464         lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X97Y464          lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X106Y449         lsfr_1/shiftreg_vector[47]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X106Y449         lsfr_1/shiftreg_vector[48]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X106Y449         lsfr_1/shiftreg_vector[49]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y464         lsfr_1/output_vector_1[159]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X105Y464         lsfr_1/shiftreg_vector[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X97Y464          lsfr_1/shiftreg_vector[100]/C



