

================================================================
== Vivado HLS Report for 'MixColumns'
================================================================
* Date:           Sun Jan  2 15:59:42 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        aes
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.812|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         4|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [../src/AES_encrypt.cpp:50]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%p_s = phi i5 [ 0, %0 ], [ %i_V, %2 ]"   --->   Operation 7 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_s, i32 4)" [../src/AES_encrypt.cpp:50]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [../src/AES_encrypt.cpp:50]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_4 = zext i5 %p_s to i64" [../src/AES_encrypt.cpp:51]   --->   Operation 11 'zext' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr [16 x i8]* %in_V, i64 0, i64 %tmp_4" [../src/AES_encrypt.cpp:51]   --->   Operation 12 'getelementptr' 'in_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (2.32ns)   --->   "%t_V = load i8* %in_V_addr, align 1" [../src/AES_encrypt.cpp:51]   --->   Operation 13 'load' 't_V' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i5 %p_s to i4" [../src/AES_encrypt.cpp:52]   --->   Operation 14 'trunc' 'tmp_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ret_V = or i4 %tmp_76, 1" [../src/AES_encrypt.cpp:52]   --->   Operation 15 'or' 'ret_V' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_7 = zext i4 %ret_V to i64" [../src/AES_encrypt.cpp:52]   --->   Operation 16 'zext' 'tmp_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%in_V_addr_16 = getelementptr [16 x i8]* %in_V, i64 0, i64 %tmp_7" [../src/AES_encrypt.cpp:52]   --->   Operation 17 'getelementptr' 'in_V_addr_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.32ns)   --->   "%rhs_V = load i8* %in_V_addr_16, align 1" [../src/AES_encrypt.cpp:52]   --->   Operation 18 'load' 'rhs_V' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 19 [1/1] (1.78ns)   --->   "%i_V = add i5 4, %p_s" [../src/AES_encrypt.cpp:50]   --->   Operation 19 'add' 'i_V' <Predicate = (!tmp)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [../src/AES_encrypt.cpp:69]   --->   Operation 20 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 21 [1/2] (2.32ns)   --->   "%t_V = load i8* %in_V_addr, align 1" [../src/AES_encrypt.cpp:51]   --->   Operation 21 'load' 't_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 22 [1/2] (2.32ns)   --->   "%rhs_V = load i8* %in_V_addr_16, align 1" [../src/AES_encrypt.cpp:52]   --->   Operation 22 'load' 'rhs_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%ret_V_2 = or i4 %tmp_76, 2" [../src/AES_encrypt.cpp:52]   --->   Operation 23 'or' 'ret_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_9 = zext i4 %ret_V_2 to i64" [../src/AES_encrypt.cpp:52]   --->   Operation 24 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%in_V_addr_17 = getelementptr [16 x i8]* %in_V, i64 0, i64 %tmp_9" [../src/AES_encrypt.cpp:52]   --->   Operation 25 'getelementptr' 'in_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (2.32ns)   --->   "%rhs_V_44 = load i8* %in_V_addr_17, align 1" [../src/AES_encrypt.cpp:52]   --->   Operation 26 'load' 'rhs_V_44' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%ret_V_4 = or i4 %tmp_76, 3" [../src/AES_encrypt.cpp:52]   --->   Operation 27 'or' 'ret_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %ret_V_4 to i64" [../src/AES_encrypt.cpp:52]   --->   Operation 28 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%in_V_addr_18 = getelementptr [16 x i8]* %in_V, i64 0, i64 %tmp_s" [../src/AES_encrypt.cpp:52]   --->   Operation 29 'getelementptr' 'in_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.32ns)   --->   "%rhs_V_45 = load i8* %in_V_addr_18, align 1" [../src/AES_encrypt.cpp:52]   --->   Operation 30 'load' 'rhs_V_45' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 7.81>
ST_4 : Operation 31 [1/2] (2.32ns)   --->   "%rhs_V_44 = load i8* %in_V_addr_17, align 1" [../src/AES_encrypt.cpp:52]   --->   Operation 31 'load' 'rhs_V_44' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 32 [1/2] (2.32ns)   --->   "%rhs_V_45 = load i8* %in_V_addr_18, align 1" [../src/AES_encrypt.cpp:52]   --->   Operation 32 'load' 'rhs_V_45' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 33 [1/1] (0.99ns)   --->   "%ret_V_77 = xor i8 %rhs_V, %t_V" [../src/AES_encrypt.cpp:52]   --->   Operation 33 'xor' 'ret_V_77' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.99ns)   --->   "%ret_V_78 = xor i8 %rhs_V_44, %ret_V_77" [../src/AES_encrypt.cpp:52]   --->   Operation 34 'xor' 'ret_V_78' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.99ns)   --->   "%ret_V_79 = xor i8 %rhs_V_45, %ret_V_78" [../src/AES_encrypt.cpp:52]   --->   Operation 35 'xor' 'ret_V_79' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%r_V = shl i8 %ret_V_77, 1" [../src/AES_common.cpp:68->../src/AES_encrypt.cpp:54]   --->   Operation 36 'shl' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ret_V_77, i32 7)" [../src/AES_common.cpp:68->../src/AES_encrypt.cpp:54]   --->   Operation 37 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%p_i_cast_cast_cast = select i1 %tmp_78, i8 27, i8 0" [../src/AES_common.cpp:68->../src/AES_encrypt.cpp:54]   --->   Operation 38 'select' 'p_i_cast_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%tmp1 = xor i8 %t_V, %p_i_cast_cast_cast" [../src/AES_encrypt.cpp:55]   --->   Operation 39 'xor' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%tmp2 = xor i8 %r_V, %ret_V_79" [../src/AES_encrypt.cpp:55]   --->   Operation 40 'xor' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.18ns) (out node of the LUT)   --->   "%ret_V_7 = xor i8 %tmp2, %tmp1" [../src/AES_encrypt.cpp:55]   --->   Operation 41 'xor' 'ret_V_7' <Predicate = true> <Delay = 1.18> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr [16 x i8]* %out_V, i64 0, i64 %tmp_4" [../src/AES_encrypt.cpp:55]   --->   Operation 42 'getelementptr' 'out_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.32ns)   --->   "store i8 %ret_V_7, i8* %out_V_addr, align 1" [../src/AES_encrypt.cpp:55]   --->   Operation 43 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 44 [1/1] (0.99ns)   --->   "%ret_V_80 = xor i8 %rhs_V_44, %rhs_V" [../src/AES_encrypt.cpp:57]   --->   Operation 44 'xor' 'ret_V_80' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%r_V_25 = shl i8 %ret_V_80, 1" [../src/AES_common.cpp:68->../src/AES_encrypt.cpp:58]   --->   Operation 45 'shl' 'r_V_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ret_V_80, i32 7)" [../src/AES_common.cpp:68->../src/AES_encrypt.cpp:58]   --->   Operation 46 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%p_i23_cast_cast_cast = select i1 %tmp_80, i8 27, i8 0" [../src/AES_common.cpp:68->../src/AES_encrypt.cpp:58]   --->   Operation 47 'select' 'p_i23_cast_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%tmp3 = xor i8 %rhs_V, %p_i23_cast_cast_cast" [../src/AES_encrypt.cpp:59]   --->   Operation 48 'xor' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%tmp4 = xor i8 %r_V_25, %ret_V_79" [../src/AES_encrypt.cpp:59]   --->   Operation 49 'xor' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.18ns) (out node of the LUT)   --->   "%ret_V_10 = xor i8 %tmp4, %tmp3" [../src/AES_encrypt.cpp:59]   --->   Operation 50 'xor' 'ret_V_10' <Predicate = true> <Delay = 1.18> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%out_V_addr_16 = getelementptr [16 x i8]* %out_V, i64 0, i64 %tmp_7" [../src/AES_encrypt.cpp:59]   --->   Operation 51 'getelementptr' 'out_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.32ns)   --->   "store i8 %ret_V_10, i8* %out_V_addr_16, align 1" [../src/AES_encrypt.cpp:59]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 53 [1/1] (0.99ns)   --->   "%ret_V_81 = xor i8 %rhs_V_45, %rhs_V_44" [../src/AES_encrypt.cpp:61]   --->   Operation 53 'xor' 'ret_V_81' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ret_V_13)   --->   "%r_V_26 = shl i8 %ret_V_81, 1" [../src/AES_common.cpp:68->../src/AES_encrypt.cpp:62]   --->   Operation 54 'shl' 'r_V_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node ret_V_13)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ret_V_81, i32 7)" [../src/AES_common.cpp:68->../src/AES_encrypt.cpp:62]   --->   Operation 55 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node ret_V_13)   --->   "%p_i28_cast_cast_cast = select i1 %tmp_82, i8 27, i8 0" [../src/AES_common.cpp:68->../src/AES_encrypt.cpp:62]   --->   Operation 56 'select' 'p_i28_cast_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node ret_V_13)   --->   "%tmp5 = xor i8 %rhs_V_44, %p_i28_cast_cast_cast" [../src/AES_encrypt.cpp:63]   --->   Operation 57 'xor' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node ret_V_13)   --->   "%tmp6 = xor i8 %r_V_26, %ret_V_79" [../src/AES_encrypt.cpp:63]   --->   Operation 58 'xor' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.18ns) (out node of the LUT)   --->   "%ret_V_13 = xor i8 %tmp6, %tmp5" [../src/AES_encrypt.cpp:63]   --->   Operation 59 'xor' 'ret_V_13' <Predicate = true> <Delay = 1.18> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.99ns)   --->   "%ret_V_82 = xor i8 %rhs_V_45, %t_V" [../src/AES_encrypt.cpp:65]   --->   Operation 60 'xor' 'ret_V_82' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%r_V_27 = shl i8 %ret_V_82, 1" [../src/AES_common.cpp:68->../src/AES_encrypt.cpp:66]   --->   Operation 61 'shl' 'r_V_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ret_V_82, i32 7)" [../src/AES_common.cpp:68->../src/AES_encrypt.cpp:66]   --->   Operation 62 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%p_i33_cast_cast_cast = select i1 %tmp_84, i8 27, i8 0" [../src/AES_common.cpp:68->../src/AES_encrypt.cpp:66]   --->   Operation 63 'select' 'p_i33_cast_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%tmp7 = xor i8 %r_V_27, %ret_V_78" [../src/AES_encrypt.cpp:67]   --->   Operation 64 'xor' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.18ns) (out node of the LUT)   --->   "%ret_V_16 = xor i8 %tmp7, %p_i33_cast_cast_cast" [../src/AES_encrypt.cpp:67]   --->   Operation 65 'xor' 'ret_V_16' <Predicate = true> <Delay = 1.18> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%out_V_addr_17 = getelementptr [16 x i8]* %out_V, i64 0, i64 %tmp_9" [../src/AES_encrypt.cpp:63]   --->   Operation 66 'getelementptr' 'out_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.32ns)   --->   "store i8 %ret_V_13, i8* %out_V_addr_17, align 1" [../src/AES_encrypt.cpp:63]   --->   Operation 67 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%out_V_addr_18 = getelementptr [16 x i8]* %out_V, i64 0, i64 %tmp_s" [../src/AES_encrypt.cpp:67]   --->   Operation 68 'getelementptr' 'out_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.32ns)   --->   "store i8 %ret_V_16, i8* %out_V_addr_18, align 1" [../src/AES_encrypt.cpp:67]   --->   Operation 69 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br label %1" [../src/AES_encrypt.cpp:50]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V', ../src/AES_encrypt.cpp:50) [5]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', ../src/AES_encrypt.cpp:50) [5]  (0 ns)
	'getelementptr' operation ('in_V_addr', ../src/AES_encrypt.cpp:51) [11]  (0 ns)
	'load' operation ('t.V', ../src/AES_encrypt.cpp:51) on array 'in_V' [12]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('t.V', ../src/AES_encrypt.cpp:51) on array 'in_V' [12]  (2.32 ns)

 <State 4>: 7.81ns
The critical path consists of the following:
	'load' operation ('rhs.V', ../src/AES_encrypt.cpp:52) on array 'in_V' [21]  (2.32 ns)
	'xor' operation ('ret_V_78', ../src/AES_encrypt.cpp:52) [27]  (0.99 ns)
	'xor' operation ('ret.V', ../src/AES_encrypt.cpp:52) [28]  (0.99 ns)
	'xor' operation ('tmp2', ../src/AES_encrypt.cpp:55) [33]  (0 ns)
	'xor' operation ('ret.V', ../src/AES_encrypt.cpp:55) [34]  (1.19 ns)
	'store' operation (../src/AES_encrypt.cpp:55) of variable 'ret.V', ../src/AES_encrypt.cpp:55 on array 'out_V' [36]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('out_V_addr_17', ../src/AES_encrypt.cpp:63) [53]  (0 ns)
	'store' operation (../src/AES_encrypt.cpp:63) of variable 'ret.V', ../src/AES_encrypt.cpp:63 on array 'out_V' [54]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
