{"vcs1":{"timestamp_begin":1730453280.608537108, "rt":1.45, "ut":0.45, "st":0.36}}
{"vcselab":{"timestamp_begin":1730453282.157678254, "rt":1.25, "ut":0.26, "st":0.24}}
{"link":{"timestamp_begin":1730453283.500048085, "rt":0.39, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730453279.859734614}
{"VCS_COMP_START_TIME": 1730453279.859734614}
{"VCS_COMP_END_TIME": 1730453291.324431580}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331700}}
{"stitch_vcselab": {"peak_mem": 223372}}
