#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Sep 21 21:20:07 2023
# Process ID: 57334
# Current directory: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP
# Command line: vivado -mode batch -notrace -source scripts/main.tcl -tclargs -jobs 8
# Log file: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/vivado.log
# Journal file: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/vivado.jou
# Running On: anubhav-ROG, OS: Linux, CPU Frequency: 3582.584 MHz, CPU Physical cores: 16, Host memory: 16127 MB
#-----------------------------------------------------------
source scripts/main.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Wrote  : </home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/kv260_ispMipiRx_vcu_DP.bd> 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2851.797 ; gain = 185.328 ; free physical = 2107 ; free virtual = 31933
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_DIVCLK_DIVIDE' from '4' to '7' has been ignored for IP 'audio_ss_0/clk_wiz_audio'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKFBOUT_MULT_F' from '50.875' to '80.000' has been ignored for IP 'audio_ss_0/clk_wiz_audio'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKOUT0_DIVIDE_F' from '69.000' to '62.000' has been ignored for IP 'audio_ss_0/clk_wiz_audio'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKOUT1_DIVIDE' from '69' to '62' has been ignored for IP 'audio_ss_0/clk_wiz_audio'
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:vcu:1.2-17] /vcu/vcu_0: Init 
WARNING: [IP_Flow 19-4684] Expected long value for param ENC_BUFFER_SIZE_ACTUAL but, float/scientific notation value 284.533935546875 is provided. The value is converted to long type(284)
WARNING: [IP_Flow 19-4684] Expected long value for param ENC_BUFFER_SIZE but, float/scientific notation value 253.0301513671875 is provided. The value is converted to long type(253)
WARNING: [IP_Flow 19-4684] Expected long value for param ENC_BUFFER_SIZE_ACTUAL but, float/scientific notation value 284.533935546875 is provided. The value is converted to long type(284)
WARNING: [IP_Flow 19-4684] Expected long value for param ENC_BUFFER_SIZE but, float/scientific notation value 253.0301513671875 is provided. The value is converted to long type(253)
WARNING: [BD 41-1306] The connection to interface pin </PS_0/emio_gpio_o> is being overridden by the user with net <PS_0_emio_gpio_o>. This pin will not be connected as a part of interface connection <GPIO_0>.
Slave segment '/audio_ss_0/audio_formatter_0/s_axi_lite/reg0' is being assigned into address space '/PS_0/Data' at <0x8004_0000 [ 64K ]>.
Slave segment '/axi_iic_0/S_AXI/Reg' is being assigned into address space '/PS_0/Data' at <0x8003_0000 [ 64K ]>.
Slave segment '/axi_vip_0/S_AXI/Reg' is being assigned into address space '/PS_0/Data' at <0xA000_0000 [ 64K ]>.
Slave segment '/audio_ss_0/i2s_receiver_0/s_axi_ctrl/Reg' is being assigned into address space '/PS_0/Data' at <0x8006_0000 [ 64K ]>.
Slave segment '/audio_ss_0/i2s_transmitter_0/s_axi_ctrl/Reg' is being assigned into address space '/PS_0/Data' at <0x8007_0000 [ 64K ]>.
Slave segment '/capture_pipeline/mipi_csi2_rx_subsyst_0/csirxss_s_axi/Reg' is being assigned into address space '/PS_0/Data' at <0x8000_0000 [ 8K ]>.
Slave segment '/capture_pipeline/v_frmbuf_wr_0/s_axi_CTRL/Reg' is being assigned into address space '/PS_0/Data' at <0xB001_0000 [ 64K ]>.
Slave segment '/vcu/vcu_0/S_AXI_LITE/Reg' is being assigned into address space '/PS_0/Data' at <0x8010_0000 [ 1M ]>.
Slave segment '/PS_0/SAXIGP6/LPD_DDR_LOW' is being assigned into address space '/audio_ss_0/audio_formatter_0/m_axi_mm2s' at <0x0000_0000 [ 2G ]>.
Slave segment '/PS_0/SAXIGP6/LPD_DDR_LOW' is being assigned into address space '/audio_ss_0/audio_formatter_0/m_axi_s2mm' at <0x0000_0000 [ 2G ]>.
Slave segment '/PS_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/capture_pipeline/v_frmbuf_wr_0/Data_m_axi_mm_video' at <0x0000_0000 [ 2G ]>.
Slave segment '/PS_0/SAXIGP4/HP2_DDR_LOW' is being assigned into address space '/vcu/vcu_0/DecData0' at <0x0000_0000 [ 2G ]>.
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces vcu/vcu_0/DeccData1'
Slave segment '/PS_0/SAXIGP4/HP2_DDR_LOW' is being assigned into address space '/vcu/vcu_0/DecData1' at <0x0000_0000 [ 2G ]>.
Slave segment '/PS_0/SAXIGP0/HPC0_DDR_LOW' is being assigned into address space '/vcu/vcu_0/EncData0' at <0x0000_0000 [ 2G ]>.
Slave segment '/PS_0/SAXIGP0/HPC0_DDR_LOW' is being assigned into address space '/vcu/vcu_0/EncData1' at <0x0000_0000 [ 2G ]>.
Slave segment '/PS_0/SAXIGP6/LPD_DDR_LOW' is being assigned into address space '/vcu/vcu_0/Code' at <0x0000_0000 [ 2G ]>.
WARNING: [IP_Flow 19-4684] Expected long value for param HDL_PLL_CLK_LO but, float/scientific notation value 0.0 is provided. The value is converted to long type(0)
WARNING: [IP_Flow 19-4684] Expected long value for param HDL_PLL_CLK_HI but, float/scientific notation value 50.0 is provided. The value is converted to long type(50)
INFO: [xilinx.com:ip:vcu:1.2-603] kv260_ispMipiRx_vcu_DP_vcu_0_0:  in flao2hex  update method .. 0.0 
INFO: [xilinx.com:ip:vcu:1.2-603] kv260_ispMipiRx_vcu_DP_vcu_0_0:  in HDL_AXI_ENC_CLK  update method ..0 
INFO: [xilinx.com:ip:vcu:1.2-603] kv260_ispMipiRx_vcu_DP_vcu_0_0:  in HDL_AXI_DEC_CLK  update method ..0 
INFO: [xilinx.com:ip:vcu:1.2-603] kv260_ispMipiRx_vcu_DP_vcu_0_0:  in flao2hex  update method .. 3.0 
INFO: [xilinx.com:ip:vcu:1.2-603] kv260_ispMipiRx_vcu_DP_vcu_0_0:  in HDL_AXI_MCU_CLK  update method ..1077936128 
INFO: [xilinx.com:ip:vcu:1.2-603] kv260_ispMipiRx_vcu_DP_vcu_0_0:  in flao2hex  update method .. 2.99 
INFO: [xilinx.com:ip:vcu:1.2-603] kv260_ispMipiRx_vcu_DP_vcu_0_0:  in HDL_AXI_MCU_CLK  update method ..1077894184 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /audio_ss_0/clk_wiz_audio clk_wiz propagate
INFO: [xilinx.com:ip:vcu:1.2-17] /vcu/vcu_0:Pre-Propagate  .
INFO: [xilinx.com:ip:vcu:1.2-17] /vcu/vcu_0: Post Propogate  .
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_ic_ctrl_300/s00_couplers/auto_pc/S_AXI(0) and /PS_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_ic_ctrl_300/s00_couplers/auto_pc/S_AXI(0) and /PS_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_ic_audio_mcu/s01_couplers/auto_us/S_AXI(0) and /axi_ic_audio_mcu/s01_couplers/s01_regslice/M_AXI(4)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_ic_audio_mcu/s02_couplers/auto_us/S_AXI(0) and /axi_ic_audio_mcu/s02_couplers/s02_regslice/M_AXI(4)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /PS_0/S_AXI_LPD(1) and /axi_ic_audio_mcu/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /PS_0/S_AXI_LPD(1) and /axi_ic_audio_mcu/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_ic_ctrl_100/s00_couplers/auto_pc/S_AXI(0) and /axi_ic_ctrl_100/s00_couplers/s00_regslice/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_ic_ctrl_100/s00_couplers/auto_pc/S_AXI(0) and /axi_ic_ctrl_100/s00_couplers/s00_regslice/M_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /PS_0/S_AXI_HP0_FPD(1) and /capture_pipeline/v_frmbuf_wr_0/m_axi_mm_video(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /PS_0/S_AXI_HP0_FPD(1) and /capture_pipeline/v_frmbuf_wr_0/m_axi_mm_video(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /PS_0/S_AXI_HP2_FPD(1) and /vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /PS_0/S_AXI_HP2_FPD(1) and /vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /PS_0/S_AXI_HPC0_FPD(1) and /vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /PS_0/S_AXI_HPC0_FPD(1) and /vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/M_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3301.297 ; gain = 32.688 ; free physical = 1612 ; free virtual = 31470
Wrote  : </home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/kv260_ispMipiRx_vcu_DP.bd> 
INFO: [BD 41-1662] The design 'kv260_ispMipiRx_vcu_DP.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio_ss_0/i2s_transmitter_0/s_axis_aud_tid'(3) to pin: '/audio_ss_0/audio_formatter_0/m_axis_mm2s_tid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio_ss_0/audio_formatter_0/s_axis_s2mm_tid'(8) to pin: '/audio_ss_0/i2s_receiver_0/m_axis_aud_tid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_audio_mcu/m00_couplers/m00_regslice/m_axi_rid'(2) to pin: '/axi_ic_audio_mcu/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_audio_mcu/m00_couplers/m00_regslice/m_axi_bid'(2) to pin: '/axi_ic_audio_mcu/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice/m_axi_rid'(5) to pin: '/vcu/axi_ic_vcu_dec/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice/m_axi_bid'(5) to pin: '/vcu/axi_ic_vcu_dec/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/m_axi_rid'(5) to pin: '/vcu/axi_ic_vcu_enc/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/m_axi_bid'(5) to pin: '/vcu/axi_ic_vcu_enc/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp6_awid'(6) to pin: '/axi_ic_audio_mcu/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp6_arid'(6) to pin: '/axi_ic_audio_mcu/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp0_awid'(6) to pin: '/vcu/M00_AXI_VCU_EN_awid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp0_arid'(6) to pin: '/vcu/M00_AXI_VCU_EN_arid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp4_awid'(6) to pin: '/vcu/M00_AXI_VCU_DEC_awid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp4_arid'(6) to pin: '/vcu/M00_AXI_VCU_DEC_arid'(5) - Only lower order bits will be connected.
Verilog Output written to : /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio_ss_0/i2s_transmitter_0/s_axis_aud_tid'(3) to pin: '/audio_ss_0/audio_formatter_0/m_axis_mm2s_tid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio_ss_0/audio_formatter_0/s_axis_s2mm_tid'(8) to pin: '/audio_ss_0/i2s_receiver_0/m_axis_aud_tid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_audio_mcu/m00_couplers/m00_regslice/m_axi_rid'(2) to pin: '/axi_ic_audio_mcu/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_audio_mcu/m00_couplers/m00_regslice/m_axi_bid'(2) to pin: '/axi_ic_audio_mcu/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice/m_axi_rid'(5) to pin: '/vcu/axi_ic_vcu_dec/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice/m_axi_bid'(5) to pin: '/vcu/axi_ic_vcu_dec/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/m_axi_rid'(5) to pin: '/vcu/axi_ic_vcu_enc/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/m_axi_bid'(5) to pin: '/vcu/axi_ic_vcu_enc/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp6_awid'(6) to pin: '/axi_ic_audio_mcu/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp6_arid'(6) to pin: '/axi_ic_audio_mcu/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp0_awid'(6) to pin: '/vcu/M00_AXI_VCU_EN_awid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp0_arid'(6) to pin: '/vcu/M00_AXI_VCU_EN_arid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp4_awid'(6) to pin: '/vcu/M00_AXI_VCU_DEC_awid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp4_arid'(6) to pin: '/vcu/M00_AXI_VCU_DEC_arid'(5) - Only lower order bits will be connected.
Verilog Output written to : /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/sim/kv260_ispMipiRx_vcu_DP.v
Verilog Output written to : /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/hdl/kv260_ispMipiRx_vcu_DP_wrapper.v
INFO: [Project 1-1716] Could not find the wrapper file ./project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/hdl/kv260_ispMipiRx_vcu_DP_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12391] Found file ./project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/hdl/kv260_ispMipiRx_vcu_DP_wrapper.v, importing it to Project
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
INFO: [BD 41-1662] The design 'kv260_ispMipiRx_vcu_DP.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio_ss_0/i2s_transmitter_0/s_axis_aud_tid'(3) to pin: '/audio_ss_0/audio_formatter_0/m_axis_mm2s_tid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio_ss_0/audio_formatter_0/s_axis_s2mm_tid'(8) to pin: '/audio_ss_0/i2s_receiver_0/m_axis_aud_tid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_audio_mcu/m00_couplers/m00_regslice/m_axi_rid'(2) to pin: '/axi_ic_audio_mcu/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_audio_mcu/m00_couplers/m00_regslice/m_axi_bid'(2) to pin: '/axi_ic_audio_mcu/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice/m_axi_rid'(5) to pin: '/vcu/axi_ic_vcu_dec/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice/m_axi_bid'(5) to pin: '/vcu/axi_ic_vcu_dec/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/m_axi_rid'(5) to pin: '/vcu/axi_ic_vcu_enc/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/m_axi_bid'(5) to pin: '/vcu/axi_ic_vcu_enc/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp6_awid'(6) to pin: '/axi_ic_audio_mcu/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp6_arid'(6) to pin: '/axi_ic_audio_mcu/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp0_awid'(6) to pin: '/vcu/M00_AXI_VCU_EN_awid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp0_arid'(6) to pin: '/vcu/M00_AXI_VCU_EN_arid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp4_awid'(6) to pin: '/vcu/M00_AXI_VCU_DEC_awid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp4_arid'(6) to pin: '/vcu/M00_AXI_VCU_DEC_arid'(5) - Only lower order bits will be connected.
Verilog Output written to : /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio_ss_0/i2s_transmitter_0/s_axis_aud_tid'(3) to pin: '/audio_ss_0/audio_formatter_0/m_axis_mm2s_tid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio_ss_0/audio_formatter_0/s_axis_s2mm_tid'(8) to pin: '/audio_ss_0/i2s_receiver_0/m_axis_aud_tid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_audio_mcu/m00_couplers/m00_regslice/m_axi_rid'(2) to pin: '/axi_ic_audio_mcu/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_ic_audio_mcu/m00_couplers/m00_regslice/m_axi_bid'(2) to pin: '/axi_ic_audio_mcu/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice/m_axi_rid'(5) to pin: '/vcu/axi_ic_vcu_dec/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice/m_axi_bid'(5) to pin: '/vcu/axi_ic_vcu_dec/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_dec/s00_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_dec/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_dec/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice/m_axi_rid'(4) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_rid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice/m_axi_bid'(4) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_bid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/m_axi_rid'(5) to pin: '/vcu/axi_ic_vcu_enc/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice/m_axi_bid'(5) to pin: '/vcu/axi_ic_vcu_enc/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_enc/s00_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_awid'(5) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_awid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vcu/axi_ic_vcu_enc/xbar/s_axi_arid'(5) to pin: '/vcu/axi_ic_vcu_enc/s01_couplers/M_AXI_arid'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp6_awid'(6) to pin: '/axi_ic_audio_mcu/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp6_arid'(6) to pin: '/axi_ic_audio_mcu/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp0_awid'(6) to pin: '/vcu/M00_AXI_VCU_EN_awid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp0_arid'(6) to pin: '/vcu/M00_AXI_VCU_EN_arid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp4_awid'(6) to pin: '/vcu/M00_AXI_VCU_DEC_awid'(5) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PS_0/saxigp4_arid'(6) to pin: '/vcu/M00_AXI_VCU_DEC_arid'(5) - Only lower order bits will be connected.
Verilog Output written to : /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/sim/kv260_ispMipiRx_vcu_DP.v
Verilog Output written to : /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/hdl/kv260_ispMipiRx_vcu_DP_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.4-0] kv260_ispMipiRx_vcu_DP_PS_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HPC0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HPC1_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP3_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_LPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_ss_0/audio_formatter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_ss_0/axi_clock_converter_mm2s .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_ss_0/axi_clock_converter_s2mm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_ss_0/clk_wiz_audio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_ss_0/i2s_receiver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_ss_0/i2s_transmitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_ss_0/oddr_rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_ss_0/oddr_tx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_ss_0/proc_sys_reset_18MHz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_accel_ctrl/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_audio_mcu/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_audio_mcu/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_0/kv260_ispMipiRx_vcu_DP_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_audio_mcu/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_audio_mcu/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_1/kv260_ispMipiRx_vcu_DP_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_audio_mcu/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_audio_mcu/s02_couplers/s02_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_2/kv260_ispMipiRx_vcu_DP_auto_us_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_audio_mcu/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_audio_mcu/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_audio_mcu/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_audio_mcu/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_audio_mcu/s02_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ctrl_100/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ctrl_100/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_pc_0/kv260_ispMipiRx_vcu_DP_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ctrl_100/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_pc_1/kv260_ispMipiRx_vcu_DP_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ctrl_300/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block capture_pipeline/axis_data_fifo_cap .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block capture_pipeline/axis_subset_converter_0 .
Exporting to file /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/bd_0/hw_handoff/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0.hwh
Generated Hardware Definition File /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/bd_0/synth/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block capture_pipeline/mipi_csi2_rx_subsyst_0 .
WARNING: [IP_Flow 19-1971] File named "sim/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block capture_pipeline/v_frmbuf_wr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block capture_pipeline/xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_100MHz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_300MHz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_600MHz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/axi_ic_vcu_dec/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/axi_ic_vcu_dec/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/axi_ic_vcu_dec/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/axi_ic_vcu_enc/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/axi_ic_vcu_enc/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/axi_ic_vcu_enc/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/axi_reg_slice_vmcu .
FAMILY is zynquplus
DEVICE is xck26
PACKAGE is sfvc784
SPEEDGRADE is -2LV
SILICON_REVISION is 
TEMPERATURE_GRADE is C
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/vcu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcu/xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_ttc_0 .
Exporting to file /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/hw_handoff/kv260_ispMipiRx_vcu_DP.hwh
Generated Hardware Definition File /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3852.277 ; gain = 0.000 ; free physical = 1379 ; free virtual = 31399
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Sep 21 21:21:09 2023] Launched bd_fb21_r_sync_0_synth_1, bd_fb21_rx_0_synth_1, bd_fb21_phy_0_synth_1, kv260_ispMipiRx_vcu_DP_s02_mmu_0_synth_1, kv260_ispMipiRx_vcu_DP_s01_mmu_0_synth_1, kv260_ispMipiRx_vcu_DP_s00_mmu_0_synth_1, kv260_ispMipiRx_vcu_DP_m00_regslice_3_synth_1, kv260_ispMipiRx_vcu_DP_auto_us_2_synth_1, kv260_ispMipiRx_vcu_DP_s02_regslice_0_synth_1, kv260_ispMipiRx_vcu_DP_auto_us_1_synth_1, kv260_ispMipiRx_vcu_DP_PS_0_0_synth_1, kv260_ispMipiRx_vcu_DP_auto_pc_1_synth_1, kv260_ispMipiRx_vcu_DP_s01_regslice_3_synth_1, kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0_synth_1, kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0_synth_1, kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0_synth_1, kv260_ispMipiRx_vcu_DP_oddr_tx_0_synth_1, kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0_synth_1, kv260_ispMipiRx_vcu_DP_oddr_rx_0_synth_1, kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0_synth_1, kv260_ispMipiRx_vcu_DP_audio_formatter_0_0_synth_1, kv260_ispMipiRx_vcu_DP_xbar_1_synth_1, kv260_ispMipiRx_vcu_DP_s00_regslice_7_synth_1, kv260_ispMipiRx_vcu_DP_s00_regslice_5_synth_1, kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0_synth_1, kv260_ispMipiRx_vcu_DP_auto_pc_0_synth_1, kv260_ispMipiRx_vcu_DP_s00_regslice_6_synth_1, kv260_ispMipiRx_vcu_DP_xbar_0_synth_1, kv260_ispMipiRx_vcu_DP_axi_iic_0_0_synth_1, kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0_synth_1, kv260_ispMipiRx_vcu_DP_axi_vip_0_0_synth_1, kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_synth_1, kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0_synth_1, kv260_ispMipiRx_vcu_DP_auto_us_0_synth_1, kv260_ispMipiRx_vcu_DP_vcu_0_0_synth_1, kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0_synth_1, kv260_ispMipiRx_vcu_DP_s01_mmu_2_synth_1, kv260_ispMipiRx_vcu_DP_s00_mmu_2_synth_1, kv260_ispMipiRx_vcu_DP_m00_regslice_5_synth_1, kv260_ispMipiRx_vcu_DP_s01_regslice_5_synth_1, kv260_ispMipiRx_vcu_DP_s00_regslice_9_synth_1, kv260_ispMipiRx_vcu_DP_xbar_3_synth_1, kv260_ispMipiRx_vcu_DP_s01_mmu_1_synth_1, kv260_ispMipiRx_vcu_DP_s00_mmu_1_synth_1, kv260_ispMipiRx_vcu_DP_m00_regslice_4_synth_1, kv260_ispMipiRx_vcu_DP_s01_regslice_4_synth_1, kv260_ispMipiRx_vcu_DP_s00_regslice_8_synth_1, kv260_ispMipiRx_vcu_DP_xbar_2_synth_1, kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0_synth_1, kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0_synth_1, kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0_synth_1, kv260_ispMipiRx_vcu_DP_clk_wiz_0_0_synth_1, kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1, bd_fb21_vfb_0_0_synth_1...
Run output will be captured here:
bd_fb21_r_sync_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/bd_fb21_r_sync_0_synth_1/runme.log
bd_fb21_rx_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/bd_fb21_rx_0_synth_1/runme.log
bd_fb21_phy_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/bd_fb21_phy_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s02_mmu_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s02_mmu_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s01_mmu_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s01_mmu_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s00_mmu_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s00_mmu_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_m00_regslice_3_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_m00_regslice_3_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_auto_us_2_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_auto_us_2_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s02_regslice_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s02_regslice_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_auto_us_1_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_auto_us_1_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_PS_0_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_PS_0_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_auto_pc_1_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_auto_pc_1_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s01_regslice_3_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s01_regslice_3_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_oddr_tx_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_oddr_tx_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_oddr_rx_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_oddr_rx_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_audio_formatter_0_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_xbar_1_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_xbar_1_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s00_regslice_7_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s00_regslice_7_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s00_regslice_5_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s00_regslice_5_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_auto_pc_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_auto_pc_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s00_regslice_6_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s00_regslice_6_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_xbar_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_xbar_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_axi_iic_0_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_axi_iic_0_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_axi_vip_0_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_axi_vip_0_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_auto_us_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_auto_us_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_vcu_0_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_vcu_0_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s01_mmu_2_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s01_mmu_2_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s00_mmu_2_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s00_mmu_2_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_m00_regslice_5_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_m00_regslice_5_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s01_regslice_5_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s01_regslice_5_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s00_regslice_9_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s00_regslice_9_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_xbar_3_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_xbar_3_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s01_mmu_1_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s01_mmu_1_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s00_mmu_1_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s00_mmu_1_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_m00_regslice_4_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_m00_regslice_4_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s01_regslice_4_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s01_regslice_4_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_s00_regslice_8_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_s00_regslice_8_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_xbar_2_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_xbar_2_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_clk_wiz_0_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0_synth_1/runme.log
kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/runme.log
bd_fb21_vfb_0_0_synth_1: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/bd_fb21_vfb_0_0_synth_1/runme.log
[Thu Sep 21 21:21:09 2023] Launched synth_1...
Run output will be captured here: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/runme.log
[Thu Sep 21 21:21:09 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log kv260_ispMipiRx_vcu_DP_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kv260_ispMipiRx_vcu_DP_wrapper.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source kv260_ispMipiRx_vcu_DP_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top kv260_ispMipiRx_vcu_DP_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 64982
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2870.633 ; gain = 209.828 ; free physical = 9236 ; free virtual = 28886
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_wrapper' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/imports/hdl/kv260_ispMipiRx_vcu_DP_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1178]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_PS_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_PS_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_PS_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_PS_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_awready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_wready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_bid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_bresp' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_bvalid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_arready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_rid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_rdata' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_rresp' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_rlast' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp1_rvalid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_awready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_wready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_bid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_bresp' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_bvalid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_arready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_rid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_rdata' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_rresp' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_rlast' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp3_rvalid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_awready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_wready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_bid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_bresp' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_bvalid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_arready' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_rid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_rdata' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_rresp' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_rlast' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'saxigp5_rvalid' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7071] port 'emio_gpio_t' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' is unconnected for instance 'PS_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
WARNING: [Synth 8-7023] instance 'PS_0' of module 'kv260_ispMipiRx_vcu_DP_PS_0_0' has 410 connections declared, but only 372 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1778]
INFO: [Synth 8-6157] synthesizing module 'audio_ss_0_imp_KXDLNL' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_audio_formatter_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_audio_formatter_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0' is unconnected for instance 'axi_clock_converter_mm2s' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:534]
WARNING: [Synth 8-7023] instance 'axi_clock_converter_mm2s' of module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0' has 38 connections declared, but only 37 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:534]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0' is unconnected for instance 'axi_clock_converter_s2mm' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:572]
WARNING: [Synth 8-7023] instance 'axi_clock_converter_s2mm' of module 'kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0' has 44 connections declared, but only 43 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:572]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0' is unconnected for instance 'clk_wiz_audio' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:616]
WARNING: [Synth 8-7023] instance 'clk_wiz_audio' of module 'kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0' has 5 connections declared, but only 4 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:616]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_oddr_rx_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_oddr_rx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_oddr_rx_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_oddr_rx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_oddr_tx_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_oddr_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_oddr_tx_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_oddr_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0' is unconnected for instance 'proc_sys_reset_18MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:689]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0' is unconnected for instance 'proc_sys_reset_18MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:689]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0' is unconnected for instance 'proc_sys_reset_18MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:689]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_18MHz' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0' has 10 connections declared, but only 7 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:689]
INFO: [Synth 8-6155] done synthesizing module 'audio_ss_0_imp_KXDLNL' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12]
WARNING: [Synth 8-7071] port 'clk_out_audio' of module 'audio_ss_0_imp_KXDLNL' is unconnected for instance 'audio_ss_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2151]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'audio_ss_0_imp_KXDLNL' is unconnected for instance 'audio_ss_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2151]
WARNING: [Synth 8-7023] instance 'audio_ss_0' of module 'audio_ss_0_imp_KXDLNL' has 103 connections declared, but only 101 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2151]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_accel_ctrl_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:3012]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LB0FOP' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10970]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_5' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_5' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_5_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_5' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11297]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_5' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11297]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_5' has 84 connections declared, but only 82 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11297]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LB0FOP' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10970]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_accel_ctrl_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:3012]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_audio_mcu_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:3432]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_Y72H42' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9001]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_m00_regslice_3' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_m00_regslice_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_m00_regslice_3' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_m00_regslice_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_3' is unconnected for instance 'm00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9320]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_3' is unconnected for instance 'm00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9320]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_3' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9320]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_Y72H42' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9001]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_Y3M950' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11674]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_us_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_us_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_us_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_us_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_auto_us_0' is unconnected for instance 'auto_us' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12008]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_auto_us_0' is unconnected for instance 'auto_us' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12008]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'kv260_ispMipiRx_vcu_DP_auto_us_0' has 76 connections declared, but only 74 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12008]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_6' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_6' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_Y3M950' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11674]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_mmu_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_mmu_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_mmu_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_mmu_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_12MSL0U' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12598]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_us_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_us_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_us_1' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_us_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_auto_us_1' is unconnected for instance 'auto_us' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12753]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'kv260_ispMipiRx_vcu_DP_auto_us_1' has 34 connections declared, but only 33 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12753]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_regslice_3' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_regslice_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_regslice_3' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_regslice_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_3' is unconnected for instance 's01_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12787]
WARNING: [Synth 8-7023] instance 's01_regslice' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_3' has 36 connections declared, but only 35 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12787]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_12MSL0U' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12598]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_mmu_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_mmu_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_mmu_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_mmu_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_ICN5JL' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13609]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_us_2' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_us_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_us_2' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_us_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_auto_us_2' is unconnected for instance 'auto_us' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13791]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'kv260_ispMipiRx_vcu_DP_auto_us_2' has 40 connections declared, but only 39 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13791]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s02_regslice_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s02_regslice_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s02_regslice_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s02_regslice_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'kv260_ispMipiRx_vcu_DP_s02_regslice_0' is unconnected for instance 's02_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13831]
WARNING: [Synth 8-7023] instance 's02_regslice' of module 'kv260_ispMipiRx_vcu_DP_s02_regslice_0' has 42 connections declared, but only 41 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13831]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_ICN5JL' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13609]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s02_mmu_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s02_mmu_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s02_mmu_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s02_mmu_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_0_stub.v:5]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arready' does not match port width (3) of module 'kv260_ispMipiRx_vcu_DP_xbar_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4529]
WARNING: [Synth 8-689] width (256) of port connection 's_axi_rdata' does not match port width (384) of module 'kv260_ispMipiRx_vcu_DP_xbar_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4546]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rlast' does not match port width (3) of module 'kv260_ispMipiRx_vcu_DP_xbar_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4547]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_rresp' does not match port width (6) of module 'kv260_ispMipiRx_vcu_DP_xbar_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4549]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rvalid' does not match port width (3) of module 'kv260_ispMipiRx_vcu_DP_xbar_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4550]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'kv260_ispMipiRx_vcu_DP_xbar_0' is unconnected for instance 'xbar' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4479]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'kv260_ispMipiRx_vcu_DP_xbar_0' is unconnected for instance 'xbar' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4479]
WARNING: [Synth 8-7023] instance 'xbar' of module 'kv260_ispMipiRx_vcu_DP_xbar_0' has 78 connections declared, but only 76 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4479]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_audio_mcu_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:3432]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_ctrl_100_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4558]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_ZPMPVD' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9401]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_ZPMPVD' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9401]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_VH2I1F' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9533]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_VH2I1F' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9533]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1F6B4A4' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9679]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1F6B4A4' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9679]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_KFTN7Q' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9811]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_KFTN7Q' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9811]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1UXR1W3' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9936]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1UXR1W3' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:9936]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_8Y3ND' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10061]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_8Y3ND' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10061]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_ZWSWWV' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12166]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_pc_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_pc_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_pc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_7' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_7_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_7' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_7_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_7' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12513]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_7' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12513]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_7' has 84 connections declared, but only 82 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12513]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_ZWSWWV' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12166]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_1' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_1_stub.v:5]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (18) of module 'kv260_ispMipiRx_vcu_DP_xbar_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:5606]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (18) of module 'kv260_ispMipiRx_vcu_DP_xbar_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:5610]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_wstrb' does not match port width (24) of module 'kv260_ispMipiRx_vcu_DP_xbar_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:5622]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_ctrl_100_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:4558]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_ctrl_300_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:5645]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_I1T2QI' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11382]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_pc_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_auto_pc_1' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_auto_pc_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'kv260_ispMipiRx_vcu_DP_auto_pc_1' is unconnected for instance 'auto_pc' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11613]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'kv260_ispMipiRx_vcu_DP_auto_pc_1' is unconnected for instance 'auto_pc' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11613]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'kv260_ispMipiRx_vcu_DP_auto_pc_1' has 60 connections declared, but only 58 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11613]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_I1T2QI' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:11382]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_ctrl_300_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:5645]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_iic_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_iic_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_iic_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_iic_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gpo' of module 'kv260_ispMipiRx_vcu_DP_axi_iic_0_0' is unconnected for instance 'axi_iic_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2676]
WARNING: [Synth 8-7023] instance 'axi_iic_0' of module 'kv260_ispMipiRx_vcu_DP_axi_iic_0_0' has 27 connections declared, but only 26 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2676]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_vip_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_vip_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_vip_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_vip_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'capture_pipeline_imp_E18Q6O' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:699]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rxbyteclkhs' of module 'kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1076]
WARNING: [Synth 8-7071] port 'clkoutphy_out' of module 'kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1076]
WARNING: [Synth 8-7071] port 'system_rst_out' of module 'kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1076]
WARNING: [Synth 8-7071] port 'pll_lock_out' of module 'kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1076]
WARNING: [Synth 8-7023] instance 'mipi_csi2_rx_subsyst_0' of module 'kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0' has 37 connections declared, but only 33 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1076]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_AWREGION' of module 'kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0' is unconnected for instance 'v_frmbuf_wr_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1110]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_ARREGION' of module 'kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0' is unconnected for instance 'v_frmbuf_wr_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1110]
WARNING: [Synth 8-7023] instance 'v_frmbuf_wr_0' of module 'kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0' has 64 connections declared, but only 62 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1110]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_0/synth/kv260_ispMipiRx_vcu_DP_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_0/synth/kv260_ispMipiRx_vcu_DP_xlslice_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'capture_pipeline_imp_E18Q6O' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:699]
WARNING: [Synth 8-7071] port 'video_out_tdata' of module 'capture_pipeline_imp_E18Q6O' is unconnected for instance 'capture_pipeline' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2745]
WARNING: [Synth 8-7071] port 'video_out_tready' of module 'capture_pipeline_imp_E18Q6O' is unconnected for instance 'capture_pipeline' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2745]
WARNING: [Synth 8-7071] port 'video_out_tvalid' of module 'capture_pipeline_imp_E18Q6O' is unconnected for instance 'capture_pipeline' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2745]
WARNING: [Synth 8-7023] instance 'capture_pipeline' of module 'capture_pipeline_imp_E18Q6O' has 82 connections declared, but only 79 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2745]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_clk_wiz_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_clk_wiz_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'kv260_ispMipiRx_vcu_DP_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2825]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'kv260_ispMipiRx_vcu_DP_clk_wiz_0_0' has 8 connections declared, but only 7 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2825]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0' is unconnected for instance 'proc_sys_reset_100MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2833]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0' is unconnected for instance 'proc_sys_reset_100MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2833]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0' is unconnected for instance 'proc_sys_reset_100MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2833]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_100MHz' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0' has 10 connections declared, but only 7 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2833]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0' is unconnected for instance 'proc_sys_reset_300MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2841]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0' is unconnected for instance 'proc_sys_reset_300MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2841]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0' is unconnected for instance 'proc_sys_reset_300MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2841]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_300MHz' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0' has 10 connections declared, but only 7 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2841]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2849]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' is unconnected for instance 'proc_sys_reset_600MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2849]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' is unconnected for instance 'proc_sys_reset_600MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2849]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' is unconnected for instance 'proc_sys_reset_600MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2849]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' is unconnected for instance 'proc_sys_reset_600MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2849]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' is unconnected for instance 'proc_sys_reset_600MHz' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2849]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_600MHz' of module 'kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0' has 10 connections declared, but only 5 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:2849]
INFO: [Synth 8-6157] synthesizing module 'vcu_imp_JQ7ZZW' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13875]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_vcu_dec_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:5945]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1EE1A08' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8201]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_m00_regslice_4' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_m00_regslice_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_m00_regslice_4' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_m00_regslice_4_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_4' is unconnected for instance 'm00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8520]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_4' is unconnected for instance 'm00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8520]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_4' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8520]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1EE1A08' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8201]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1E0M5N2' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10186]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_8' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_8_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_8' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_8_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_8' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10497]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_8' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10497]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_8' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10497]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1E0M5N2' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10186]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_mmu_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_mmu_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_mmu_1' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_mmu_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_JB80IS' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12825]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_regslice_4' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_regslice_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_regslice_4' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_regslice_4_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_4' is unconnected for instance 's01_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13136]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_4' is unconnected for instance 's01_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13136]
WARNING: [Synth 8-7023] instance 's01_regslice' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_4' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13136]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_JB80IS' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:12825]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_mmu_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_mmu_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_mmu_1' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_mmu_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_2' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_2' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_vcu_dec_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:5945]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_vcu_enc_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:7073]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1GY5SES' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8601]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_m00_regslice_5' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_m00_regslice_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_m00_regslice_5' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_m00_regslice_5_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_5' is unconnected for instance 'm00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8920]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_5' is unconnected for instance 'm00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8920]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'kv260_ispMipiRx_vcu_DP_m00_regslice_5' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8920]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1GY5SES' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:8601]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1H0C6WI' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10578]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_9' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_9_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_regslice_9' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_regslice_9_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_9' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10889]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_9' is unconnected for instance 's00_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10889]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'kv260_ispMipiRx_vcu_DP_s00_regslice_9' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10889]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1H0C6WI' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:10578]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_mmu_2' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_mmu_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s00_mmu_2' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s00_mmu_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_LVHTUG' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13217]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_regslice_5' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_regslice_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_regslice_5' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_regslice_5_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_5' is unconnected for instance 's01_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13528]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_5' is unconnected for instance 's01_regslice' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13528]
WARNING: [Synth 8-7023] instance 's01_regslice' of module 'kv260_ispMipiRx_vcu_DP_s01_regslice_5' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13528]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_LVHTUG' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13217]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_mmu_2' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_mmu_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_s01_mmu_2' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_s01_mmu_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_3' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xbar_3' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_xbar_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_ic_vcu_enc_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:7073]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0' is unconnected for instance 'axi_reg_slice_vmcu' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:14848]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0' is unconnected for instance 'axi_reg_slice_vmcu' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:14848]
WARNING: [Synth 8-7023] instance 'axi_reg_slice_vmcu' of module 'kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0' has 80 connections declared, but only 78 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:14848]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_vcu_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_vcu_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_vcu_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/.Xil/Vivado-64977-anubhav-ROG/realtime/kv260_ispMipiRx_vcu_DP_vcu_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'vcu_pl_enc_awregion1' of module 'kv260_ispMipiRx_vcu_DP_vcu_0_0' is unconnected for instance 'vcu_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:14927]
WARNING: [Synth 8-7071] port 'vcu_pl_enc_awregion0' of module 'kv260_ispMipiRx_vcu_DP_vcu_0_0' is unconnected for instance 'vcu_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:14927]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'vcu_0' of module 'kv260_ispMipiRx_vcu_DP_vcu_0_0' has 219 connections declared, but only 211 given [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:14927]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_0_1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_1/synth/kv260_ispMipiRx_vcu_DP_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_0_1' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_1/synth/kv260_ispMipiRx_vcu_DP_xlslice_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'vcu_imp_JQ7ZZW' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:13875]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xlconcat_0_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlconcat_0_0_0/synth/kv260_ispMipiRx_vcu_DP_xlconcat_0_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xlconcat_0_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlconcat_0_0_0/synth/kv260_ispMipiRx_vcu_DP_xlconcat_0_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xlconstant_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlconstant_0_0/synth/kv260_ispMipiRx_vcu_DP_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xlconstant_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlconstant_0_0/synth/kv260_ispMipiRx_vcu_DP_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_0_2' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_2/synth/kv260_ispMipiRx_vcu_DP_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_0_2' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_2/synth/kv260_ispMipiRx_vcu_DP_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_ttc_0_0' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_ttc_0_0/synth/kv260_ispMipiRx_vcu_DP_xlslice_ttc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_xlslice_ttc_0_0' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_ttc_0_0/synth/kv260_ispMipiRx_vcu_DP_xlslice_ttc_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/synth/kv260_ispMipiRx_vcu_DP.v:1178]
INFO: [Synth 8-6155] done synthesizing module 'kv260_ispMipiRx_vcu_DP_wrapper' (0#1) [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/imports/hdl/kv260_ispMipiRx_vcu_DP_wrapper.v:12]
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[91] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[90] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[89] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[88] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[87] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[86] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[85] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[84] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[83] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[82] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[81] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[80] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[79] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[78] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[77] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[76] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[75] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[74] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[73] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[72] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[71] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[70] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[69] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[68] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[67] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[66] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[65] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[64] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[63] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[62] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[61] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[60] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[59] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[58] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[57] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[56] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[55] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[54] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[53] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[52] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[51] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[50] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[49] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[48] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[47] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[46] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[45] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[44] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[43] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[42] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[41] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[40] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[39] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[38] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[37] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[36] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[35] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[34] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[33] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[32] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2964.508 ; gain = 303.703 ; free physical = 10324 ; free virtual = 29976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2982.320 ; gain = 321.516 ; free physical = 10322 ; free virtual = 29974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2982.320 ; gain = 321.516 ; free physical = 10322 ; free virtual = 29974
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2988.258 ; gain = 0.000 ; free physical = 10315 ; free virtual = 29967
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_PS_0_0/kv260_ispMipiRx_vcu_DP_PS_0_0/kv260_ispMipiRx_vcu_DP_PS_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/PS_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_PS_0_0/kv260_ispMipiRx_vcu_DP_PS_0_0/kv260_ispMipiRx_vcu_DP_PS_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/PS_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/audio_formatter_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/audio_formatter_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/axi_clock_converter_mm2s'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/axi_clock_converter_mm2s'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/axi_clock_converter_s2mm'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/axi_clock_converter_s2mm'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/clk_wiz_audio'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/clk_wiz_audio'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/i2s_receiver_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/i2s_receiver_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/i2s_transmitter_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/i2s_transmitter_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_oddr_rx_0/kv260_ispMipiRx_vcu_DP_oddr_rx_0/kv260_ispMipiRx_vcu_DP_oddr_rx_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/oddr_rx'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_oddr_rx_0/kv260_ispMipiRx_vcu_DP_oddr_rx_0/kv260_ispMipiRx_vcu_DP_oddr_rx_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/oddr_rx'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_oddr_tx_0/kv260_ispMipiRx_vcu_DP_oddr_tx_0/kv260_ispMipiRx_vcu_DP_oddr_tx_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/oddr_tx'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_oddr_tx_0/kv260_ispMipiRx_vcu_DP_oddr_tx_0/kv260_ispMipiRx_vcu_DP_oddr_tx_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/oddr_tx'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/proc_sys_reset_18MHz'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/audio_ss_0/proc_sys_reset_18MHz'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_5/kv260_ispMipiRx_vcu_DP_s00_regslice_5/kv260_ispMipiRx_vcu_DP_s00_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_accel_ctrl/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_5/kv260_ispMipiRx_vcu_DP_s00_regslice_5/kv260_ispMipiRx_vcu_DP_s00_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_accel_ctrl/s00_couplers/s00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_0/kv260_ispMipiRx_vcu_DP_xbar_0/kv260_ispMipiRx_vcu_DP_xbar_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/xbar'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_0/kv260_ispMipiRx_vcu_DP_xbar_0/kv260_ispMipiRx_vcu_DP_xbar_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/xbar'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_6/kv260_ispMipiRx_vcu_DP_s00_regslice_6/kv260_ispMipiRx_vcu_DP_s00_regslice_6_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_6/kv260_ispMipiRx_vcu_DP_s00_regslice_6/kv260_ispMipiRx_vcu_DP_s00_regslice_6_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_couplers/s00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_0/kv260_ispMipiRx_vcu_DP_auto_us_0/kv260_ispMipiRx_vcu_DP_auto_us_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_couplers/auto_us'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_0/kv260_ispMipiRx_vcu_DP_auto_us_0/kv260_ispMipiRx_vcu_DP_auto_us_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_couplers/auto_us'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_3/kv260_ispMipiRx_vcu_DP_s01_regslice_3/kv260_ispMipiRx_vcu_DP_s01_regslice_3_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_3/kv260_ispMipiRx_vcu_DP_s01_regslice_3/kv260_ispMipiRx_vcu_DP_s01_regslice_3_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_couplers/s01_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_1/kv260_ispMipiRx_vcu_DP_auto_us_1/kv260_ispMipiRx_vcu_DP_auto_us_1_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_couplers/auto_us'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_1/kv260_ispMipiRx_vcu_DP_auto_us_1/kv260_ispMipiRx_vcu_DP_auto_us_1_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_couplers/auto_us'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s02_regslice_0/kv260_ispMipiRx_vcu_DP_s02_regslice_0/kv260_ispMipiRx_vcu_DP_s02_regslice_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_couplers/s02_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s02_regslice_0/kv260_ispMipiRx_vcu_DP_s02_regslice_0/kv260_ispMipiRx_vcu_DP_s02_regslice_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_couplers/s02_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_2/kv260_ispMipiRx_vcu_DP_auto_us_2/kv260_ispMipiRx_vcu_DP_auto_us_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_couplers/auto_us'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_2/kv260_ispMipiRx_vcu_DP_auto_us_2/kv260_ispMipiRx_vcu_DP_auto_us_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_couplers/auto_us'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_3/kv260_ispMipiRx_vcu_DP_m00_regslice_3/kv260_ispMipiRx_vcu_DP_m00_regslice_3_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_3/kv260_ispMipiRx_vcu_DP_m00_regslice_3/kv260_ispMipiRx_vcu_DP_m00_regslice_3_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/m00_couplers/m00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_0/kv260_ispMipiRx_vcu_DP_s00_mmu_0/kv260_ispMipiRx_vcu_DP_s00_mmu_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_mmu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_0/kv260_ispMipiRx_vcu_DP_s00_mmu_0/kv260_ispMipiRx_vcu_DP_s00_mmu_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_mmu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_0/kv260_ispMipiRx_vcu_DP_s01_mmu_0/kv260_ispMipiRx_vcu_DP_s01_mmu_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_mmu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_0/kv260_ispMipiRx_vcu_DP_s01_mmu_0/kv260_ispMipiRx_vcu_DP_s01_mmu_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_mmu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s02_mmu_0/kv260_ispMipiRx_vcu_DP_s02_mmu_0/kv260_ispMipiRx_vcu_DP_s02_mmu_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_mmu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s02_mmu_0/kv260_ispMipiRx_vcu_DP_s02_mmu_0/kv260_ispMipiRx_vcu_DP_s02_mmu_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_mmu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_1/kv260_ispMipiRx_vcu_DP_xbar_1/kv260_ispMipiRx_vcu_DP_xbar_1_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/xbar'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_1/kv260_ispMipiRx_vcu_DP_xbar_1/kv260_ispMipiRx_vcu_DP_xbar_1_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/xbar'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_7/kv260_ispMipiRx_vcu_DP_s00_regslice_7/kv260_ispMipiRx_vcu_DP_s00_regslice_7_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_7/kv260_ispMipiRx_vcu_DP_s00_regslice_7/kv260_ispMipiRx_vcu_DP_s00_regslice_7_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/s00_couplers/s00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_pc_0/kv260_ispMipiRx_vcu_DP_auto_pc_0/kv260_ispMipiRx_vcu_DP_auto_pc_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_pc_0/kv260_ispMipiRx_vcu_DP_auto_pc_0/kv260_ispMipiRx_vcu_DP_auto_pc_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/s00_couplers/auto_pc'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_pc_1/kv260_ispMipiRx_vcu_DP_auto_pc_1/kv260_ispMipiRx_vcu_DP_auto_pc_1_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_300/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_pc_1/kv260_ispMipiRx_vcu_DP_auto_pc_1/kv260_ispMipiRx_vcu_DP_auto_pc_1_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_300/s00_couplers/auto_pc'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_iic_0_0/kv260_ispMipiRx_vcu_DP_axi_iic_0_0/kv260_ispMipiRx_vcu_DP_axi_iic_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_iic_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_iic_0_0/kv260_ispMipiRx_vcu_DP_axi_iic_0_0/kv260_ispMipiRx_vcu_DP_axi_iic_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_iic_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_vip_0_0/kv260_ispMipiRx_vcu_DP_axi_vip_0_0/kv260_ispMipiRx_vcu_DP_axi_vip_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_vip_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_vip_0_0/kv260_ispMipiRx_vcu_DP_axi_vip_0_0/kv260_ispMipiRx_vcu_DP_axi_vip_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/axi_vip_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/axis_data_fifo_cap'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/axis_data_fifo_cap'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/axis_subset_converter_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/axis_subset_converter_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/mipi_csi2_rx_subsyst_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/mipi_csi2_rx_subsyst_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/v_frmbuf_wr_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/v_frmbuf_wr_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/clk_wiz_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/clk_wiz_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_100MHz'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_100MHz'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_300MHz'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_300MHz'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_600MHz'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_600MHz'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_2/kv260_ispMipiRx_vcu_DP_xbar_2/kv260_ispMipiRx_vcu_DP_xbar_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/xbar'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_2/kv260_ispMipiRx_vcu_DP_xbar_2/kv260_ispMipiRx_vcu_DP_xbar_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/xbar'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_8/kv260_ispMipiRx_vcu_DP_s00_regslice_8/kv260_ispMipiRx_vcu_DP_s01_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_8/kv260_ispMipiRx_vcu_DP_s00_regslice_8/kv260_ispMipiRx_vcu_DP_s01_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_4/kv260_ispMipiRx_vcu_DP_s01_regslice_4/kv260_ispMipiRx_vcu_DP_s01_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_4/kv260_ispMipiRx_vcu_DP_s01_regslice_4/kv260_ispMipiRx_vcu_DP_s01_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_4/kv260_ispMipiRx_vcu_DP_m00_regslice_4/kv260_ispMipiRx_vcu_DP_m00_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_4/kv260_ispMipiRx_vcu_DP_m00_regslice_4/kv260_ispMipiRx_vcu_DP_m00_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_1/kv260_ispMipiRx_vcu_DP_s00_mmu_1/kv260_ispMipiRx_vcu_DP_s01_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s00_mmu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_1/kv260_ispMipiRx_vcu_DP_s00_mmu_1/kv260_ispMipiRx_vcu_DP_s01_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s00_mmu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_1/kv260_ispMipiRx_vcu_DP_s01_mmu_1/kv260_ispMipiRx_vcu_DP_s01_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s01_mmu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_1/kv260_ispMipiRx_vcu_DP_s01_mmu_1/kv260_ispMipiRx_vcu_DP_s01_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s01_mmu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_3/kv260_ispMipiRx_vcu_DP_xbar_3/kv260_ispMipiRx_vcu_DP_xbar_3_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/xbar'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_3/kv260_ispMipiRx_vcu_DP_xbar_3/kv260_ispMipiRx_vcu_DP_xbar_3_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/xbar'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_9/kv260_ispMipiRx_vcu_DP_s00_regslice_9/kv260_ispMipiRx_vcu_DP_s00_regslice_9_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_9/kv260_ispMipiRx_vcu_DP_s00_regslice_9/kv260_ispMipiRx_vcu_DP_s00_regslice_9_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_5/kv260_ispMipiRx_vcu_DP_s01_regslice_5/kv260_ispMipiRx_vcu_DP_s01_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_5/kv260_ispMipiRx_vcu_DP_s01_regslice_5/kv260_ispMipiRx_vcu_DP_s01_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_5/kv260_ispMipiRx_vcu_DP_m00_regslice_5/kv260_ispMipiRx_vcu_DP_m00_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_5/kv260_ispMipiRx_vcu_DP_m00_regslice_5/kv260_ispMipiRx_vcu_DP_m00_regslice_5_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_2/kv260_ispMipiRx_vcu_DP_s00_mmu_2/kv260_ispMipiRx_vcu_DP_s00_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s00_mmu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_2/kv260_ispMipiRx_vcu_DP_s00_mmu_2/kv260_ispMipiRx_vcu_DP_s00_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s00_mmu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_2/kv260_ispMipiRx_vcu_DP_s01_mmu_2/kv260_ispMipiRx_vcu_DP_s01_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s01_mmu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_2/kv260_ispMipiRx_vcu_DP_s01_mmu_2/kv260_ispMipiRx_vcu_DP_s01_mmu_2_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s01_mmu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0/kv260_ispMipiRx_vcu_DP_s00_regslice_6_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_reg_slice_vmcu'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0/kv260_ispMipiRx_vcu_DP_s00_regslice_6_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/axi_reg_slice_vmcu'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_vcu_0_0/kv260_ispMipiRx_vcu_DP_vcu_0_0/kv260_ispMipiRx_vcu_DP_vcu_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/vcu_0'
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_vcu_0_0/kv260_ispMipiRx_vcu_DP_vcu_0_0/kv260_ispMipiRx_vcu_DP_vcu_0_0_in_context.xdc] for cell 'kv260_ispMipiRx_vcu_DP_i/vcu/vcu_0'
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/constrs_1/imports/xdc/pin.xdc]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/constrs_1/imports/xdc/pin.xdc:79]
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/constrs_1/imports/xdc/pin.xdc:80]
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/constrs_1/imports/xdc/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/constrs_1/imports/xdc/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kv260_ispMipiRx_vcu_DP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kv260_ispMipiRx_vcu_DP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.039 ; gain = 0.000 ; free physical = 10217 ; free virtual = 29872
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.039 ; gain = 0.000 ; free physical = 10217 ; free virtual = 29872
WARNING: [Timing 38-316] Clock period '6.666' specified during out-of-context synthesis of instance 'kv260_ispMipiRx_vcu_DP_i/capture_pipeline/mipi_csi2_rx_subsyst_0' at clock pin 'video_aclk' is different from the actual clock period '3.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3101.039 ; gain = 440.234 ; free physical = 10307 ; free virtual = 29962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3101.039 ; gain = 440.234 ; free physical = 10307 ; free virtual = 29962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_n. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_n. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_p. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_p. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[0]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[0]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[1]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[1]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[2]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[2]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[3]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[3]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[0]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[0]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[1]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[1]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[2]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[2]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[3]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[3]. (constraint file  /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.gen/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 23).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/PS_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/audio_formatter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/axi_clock_converter_mm2s. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/axi_clock_converter_s2mm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/clk_wiz_audio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/i2s_receiver_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/i2s_transmitter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/oddr_rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/oddr_tx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/audio_ss_0/proc_sys_reset_18MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_accel_ctrl/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_accel_ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_couplers/s02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s00_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s01_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu/s02_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_audio_mcu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_100. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_300/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_ic_ctrl_300. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_iic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/axi_vip_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/capture_pipeline/axis_data_fifo_cap. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/capture_pipeline/axis_subset_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/capture_pipeline/mipi_csi2_rx_subsyst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/capture_pipeline/v_frmbuf_wr_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/capture_pipeline/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_100MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_300MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/proc_sys_reset_600MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s00_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec/s01_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_dec. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s00_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc/s01_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_ic_vcu_enc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/axi_reg_slice_vmcu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/vcu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/vcu/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/xlconcat_0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kv260_ispMipiRx_vcu_DP_i/xlslice_ttc_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3101.039 ; gain = 440.234 ; free physical = 10306 ; free virtual = 29961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3101.039 ; gain = 440.234 ; free physical = 10305 ; free virtual = 29962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3101.039 ; gain = 440.234 ; free physical = 10289 ; free virtual = 29953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3446.555 ; gain = 785.750 ; free physical = 9775 ; free virtual = 29439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3449.555 ; gain = 788.750 ; free physical = 9772 ; free virtual = 29436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3469.594 ; gain = 808.789 ; free physical = 9769 ; free virtual = 29434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.531 ; gain = 814.727 ; free physical = 9769 ; free virtual = 29433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.531 ; gain = 814.727 ; free physical = 9769 ; free virtual = 29433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.531 ; gain = 814.727 ; free physical = 9769 ; free virtual = 29433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.531 ; gain = 814.727 ; free physical = 9769 ; free virtual = 29433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.531 ; gain = 814.727 ; free physical = 9769 ; free virtual = 29433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.531 ; gain = 814.727 ; free physical = 9769 ; free virtual = 29433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------------+----------+
|      |BlackBox name                                     |Instances |
+------+--------------------------------------------------+----------+
|1     |kv260_ispMipiRx_vcu_DP_s00_regslice_5             |         1|
|2     |kv260_ispMipiRx_vcu_DP_s00_mmu_0                  |         1|
|3     |kv260_ispMipiRx_vcu_DP_s01_mmu_0                  |         1|
|4     |kv260_ispMipiRx_vcu_DP_s02_mmu_0                  |         1|
|5     |kv260_ispMipiRx_vcu_DP_xbar_0                     |         1|
|6     |kv260_ispMipiRx_vcu_DP_m00_regslice_3             |         1|
|7     |kv260_ispMipiRx_vcu_DP_auto_us_0                  |         1|
|8     |kv260_ispMipiRx_vcu_DP_s00_regslice_6             |         1|
|9     |kv260_ispMipiRx_vcu_DP_auto_us_1                  |         1|
|10    |kv260_ispMipiRx_vcu_DP_s01_regslice_3             |         1|
|11    |kv260_ispMipiRx_vcu_DP_auto_us_2                  |         1|
|12    |kv260_ispMipiRx_vcu_DP_s02_regslice_0             |         1|
|13    |kv260_ispMipiRx_vcu_DP_xbar_1                     |         1|
|14    |kv260_ispMipiRx_vcu_DP_auto_pc_0                  |         1|
|15    |kv260_ispMipiRx_vcu_DP_s00_regslice_7             |         1|
|16    |kv260_ispMipiRx_vcu_DP_auto_pc_1                  |         1|
|17    |kv260_ispMipiRx_vcu_DP_PS_0_0                     |         1|
|18    |kv260_ispMipiRx_vcu_DP_axi_iic_0_0                |         1|
|19    |kv260_ispMipiRx_vcu_DP_axi_vip_0_0                |         1|
|20    |kv260_ispMipiRx_vcu_DP_clk_wiz_0_0                |         1|
|21    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0    |         1|
|22    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0    |         1|
|23    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0    |         1|
|24    |kv260_ispMipiRx_vcu_DP_audio_formatter_0_0        |         1|
|25    |kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0 |         1|
|26    |kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0 |         1|
|27    |kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0            |         1|
|28    |kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0           |         1|
|29    |kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0        |         1|
|30    |kv260_ispMipiRx_vcu_DP_oddr_rx_0                  |         1|
|31    |kv260_ispMipiRx_vcu_DP_oddr_tx_0                  |         1|
|32    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0     |         1|
|33    |kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0       |         1|
|34    |kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0  |         1|
|35    |kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0   |         1|
|36    |kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0            |         1|
|37    |kv260_ispMipiRx_vcu_DP_s00_mmu_1                  |         1|
|38    |kv260_ispMipiRx_vcu_DP_s01_mmu_1                  |         1|
|39    |kv260_ispMipiRx_vcu_DP_xbar_2                     |         1|
|40    |kv260_ispMipiRx_vcu_DP_m00_regslice_4             |         1|
|41    |kv260_ispMipiRx_vcu_DP_s00_regslice_8             |         1|
|42    |kv260_ispMipiRx_vcu_DP_s01_regslice_4             |         1|
|43    |kv260_ispMipiRx_vcu_DP_s00_mmu_2                  |         1|
|44    |kv260_ispMipiRx_vcu_DP_s01_mmu_2                  |         1|
|45    |kv260_ispMipiRx_vcu_DP_xbar_3                     |         1|
|46    |kv260_ispMipiRx_vcu_DP_m00_regslice_5             |         1|
|47    |kv260_ispMipiRx_vcu_DP_s00_regslice_9             |         1|
|48    |kv260_ispMipiRx_vcu_DP_s01_regslice_5             |         1|
|49    |kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0       |         1|
|50    |kv260_ispMipiRx_vcu_DP_vcu_0_0                    |         1|
+------+--------------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------+------+
|      |Cell                                            |Count |
+------+------------------------------------------------+------+
|1     |kv260_ispMipiRx_vcu_DP_PS_0                     |     1|
|2     |kv260_ispMipiRx_vcu_DP_audio_formatter_0        |     1|
|3     |kv260_ispMipiRx_vcu_DP_auto_pc                  |     2|
|5     |kv260_ispMipiRx_vcu_DP_auto_us                  |     3|
|8     |kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s |     1|
|9     |kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm |     1|
|10    |kv260_ispMipiRx_vcu_DP_axi_iic_0                |     1|
|11    |kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu       |     1|
|12    |kv260_ispMipiRx_vcu_DP_axi_vip_0                |     1|
|13    |kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap       |     1|
|14    |kv260_ispMipiRx_vcu_DP_axis_subset_converter_0  |     1|
|15    |kv260_ispMipiRx_vcu_DP_clk_wiz_0                |     1|
|16    |kv260_ispMipiRx_vcu_DP_clk_wiz_audio            |     1|
|17    |kv260_ispMipiRx_vcu_DP_i2s_receiver_0           |     1|
|18    |kv260_ispMipiRx_vcu_DP_i2s_transmitter_0        |     1|
|19    |kv260_ispMipiRx_vcu_DP_m00_regslice             |     3|
|22    |kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0   |     1|
|23    |kv260_ispMipiRx_vcu_DP_oddr_rx                  |     1|
|24    |kv260_ispMipiRx_vcu_DP_oddr_tx                  |     1|
|25    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz    |     1|
|26    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz     |     1|
|27    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz    |     1|
|28    |kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz    |     1|
|29    |kv260_ispMipiRx_vcu_DP_s00_mmu                  |     3|
|32    |kv260_ispMipiRx_vcu_DP_s00_regslice             |     5|
|37    |kv260_ispMipiRx_vcu_DP_s01_mmu                  |     3|
|40    |kv260_ispMipiRx_vcu_DP_s01_regslice             |     3|
|43    |kv260_ispMipiRx_vcu_DP_s02_mmu                  |     1|
|44    |kv260_ispMipiRx_vcu_DP_s02_regslice             |     1|
|45    |kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0            |     1|
|46    |kv260_ispMipiRx_vcu_DP_vcu_0                    |     1|
|47    |kv260_ispMipiRx_vcu_DP_xbar                     |     4|
|51    |IBUF                                            |     1|
|52    |IOBUF                                           |     2|
|53    |OBUF                                            |    10|
+------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.531 ; gain = 814.727 ; free physical = 9769 ; free virtual = 29433
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 320 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3475.531 ; gain = 696.008 ; free physical = 9807 ; free virtual = 29471
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3475.539 ; gain = 814.727 ; free physical = 9807 ; free virtual = 29471
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3479.500 ; gain = 0.000 ; free physical = 9900 ; free virtual = 29565
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3531.156 ; gain = 0.000 ; free physical = 9820 ; free virtual = 29484
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Synth Design complete, checksum: 15219ae5
INFO: [Common 17-83] Releasing license: Synthesis
209 Infos, 246 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 3531.156 ; gain = 904.352 ; free physical = 10028 ; free virtual = 29692
INFO: [Common 17-1381] The checkpoint '/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/synth_1/kv260_ispMipiRx_vcu_DP_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kv260_ispMipiRx_vcu_DP_wrapper_utilization_synth.rpt -pb kv260_ispMipiRx_vcu_DP_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 21 21:28:21 2023...
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_PS_0_0/kv260_ispMipiRx_vcu_DP_PS_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0/kv260_ispMipiRx_vcu_DP_audio_formatter_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_mm2s_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0/kv260_ispMipiRx_vcu_DP_axi_clock_converter_s2mm_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0/kv260_ispMipiRx_vcu_DP_clk_wiz_audio_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0/kv260_ispMipiRx_vcu_DP_i2s_receiver_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0/kv260_ispMipiRx_vcu_DP_i2s_transmitter_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_oddr_rx_0/kv260_ispMipiRx_vcu_DP_oddr_rx_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_oddr_tx_0/kv260_ispMipiRx_vcu_DP_oddr_tx_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_18MHz_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_5/kv260_ispMipiRx_vcu_DP_s00_regslice_5.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_ic_accel_ctrl_0/kv260_ispMipiRx_vcu_DP_axi_ic_accel_ctrl_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_0/kv260_ispMipiRx_vcu_DP_xbar_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_6/kv260_ispMipiRx_vcu_DP_s00_regslice_6.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_0/kv260_ispMipiRx_vcu_DP_auto_us_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_3/kv260_ispMipiRx_vcu_DP_s01_regslice_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_1/kv260_ispMipiRx_vcu_DP_auto_us_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s02_regslice_0/kv260_ispMipiRx_vcu_DP_s02_regslice_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_us_2/kv260_ispMipiRx_vcu_DP_auto_us_2.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_3/kv260_ispMipiRx_vcu_DP_m00_regslice_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_0/kv260_ispMipiRx_vcu_DP_s00_mmu_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_0/kv260_ispMipiRx_vcu_DP_s01_mmu_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s02_mmu_0/kv260_ispMipiRx_vcu_DP_s02_mmu_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_ic_audio_mcu_0/kv260_ispMipiRx_vcu_DP_axi_ic_audio_mcu_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_1/kv260_ispMipiRx_vcu_DP_xbar_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_7/kv260_ispMipiRx_vcu_DP_s00_regslice_7.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_pc_0/kv260_ispMipiRx_vcu_DP_auto_pc_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_ic_ctrl_100_0/kv260_ispMipiRx_vcu_DP_axi_ic_ctrl_100_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_auto_pc_1/kv260_ispMipiRx_vcu_DP_auto_pc_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_ic_ctrl_300_0/kv260_ispMipiRx_vcu_DP_axi_ic_ctrl_300_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_iic_0_0/kv260_ispMipiRx_vcu_DP_axi_iic_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_vip_0_0/kv260_ispMipiRx_vcu_DP_axi_vip_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0/kv260_ispMipiRx_vcu_DP_axis_data_fifo_cap_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0/kv260_ispMipiRx_vcu_DP_axis_subset_converter_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_vcu_DP_mipi_csi2_rx_subsyst_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_0/kv260_ispMipiRx_vcu_DP_xlslice_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0/kv260_ispMipiRx_vcu_DP_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_100MHz_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_300MHz_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0/kv260_ispMipiRx_vcu_DP_proc_sys_reset_600MHz_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_2/kv260_ispMipiRx_vcu_DP_xbar_2.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_8/kv260_ispMipiRx_vcu_DP_s00_regslice_8.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_4/kv260_ispMipiRx_vcu_DP_s01_regslice_4.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_4/kv260_ispMipiRx_vcu_DP_m00_regslice_4.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_1/kv260_ispMipiRx_vcu_DP_s00_mmu_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_1/kv260_ispMipiRx_vcu_DP_s01_mmu_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_ic_vcu_dec_0/kv260_ispMipiRx_vcu_DP_axi_ic_vcu_dec_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xbar_3/kv260_ispMipiRx_vcu_DP_xbar_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_regslice_9/kv260_ispMipiRx_vcu_DP_s00_regslice_9.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_regslice_5/kv260_ispMipiRx_vcu_DP_s01_regslice_5.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_m00_regslice_5/kv260_ispMipiRx_vcu_DP_m00_regslice_5.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s00_mmu_2/kv260_ispMipiRx_vcu_DP_s00_mmu_2.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_s01_mmu_2/kv260_ispMipiRx_vcu_DP_s01_mmu_2.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_ic_vcu_enc_0/kv260_ispMipiRx_vcu_DP_axi_ic_vcu_enc_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0/kv260_ispMipiRx_vcu_DP_axi_reg_slice_vmcu_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_vcu_0_0/kv260_ispMipiRx_vcu_DP_vcu_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_1/kv260_ispMipiRx_vcu_DP_xlslice_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlconcat_0_0_0/kv260_ispMipiRx_vcu_DP_xlconcat_0_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlconstant_0_0/kv260_ispMipiRx_vcu_DP_xlconstant_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_0_2/kv260_ispMipiRx_vcu_DP_xlslice_0_2.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/ip/kv260_ispMipiRx_vcu_DP_xlslice_ttc_0_0/kv260_ispMipiRx_vcu_DP_xlslice_ttc_0_0.xml. It will be created.
[Thu Sep 21 21:28:25 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:43:35 ; elapsed = 00:07:16 . Memory (MB): peak = 4331.473 ; gain = 0.000 ; free physical = 11911 ; free virtual = 31587
WARNING: [Project 1-971] Hardware Platform (Shell) metadata attributes vendor, board, name, version will be populated from project properties platform.vendor (xilinx), platform.board_id (kv260_ispMipiRx_vcu_DP), platform.name (kv260_ispMipiRx_vcu_DP) and platform.version (1.0). The values from PFM_NAME property (xilinx.com:kv260:kv260_ispMipiRx_vcu_DP:1.0) on the BD will be over-ridden.
INFO: [Project 1-1918] Creating Hardware Platform: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.xsa ...
INFO: [Project 1-1906] Skipping semantic label enumeration.
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M01_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M02_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M03_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M04_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M05_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M06_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M07_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M08_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M09_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M10_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M11_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M12_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M13_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M14_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for axi_ic_accel_ctrl/M15_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [Project 1-1042] Successfully generated hpfm file
write_project_tcl: Time (s): cpu = 00:01:50 ; elapsed = 00:00:24 . Memory (MB): peak = 4445.480 ; gain = 114.008 ; free physical = 11341 ; free virtual = 31405
INFO: [Project 1-1945] The Hardware Platform can be used for Hardware and Hardware Emulation
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2022.1/data/embeddedsw) loading 0 seconds
write_hw_platform: Time (s): cpu = 00:01:57 ; elapsed = 00:00:33 . Memory (MB): peak = 4445.480 ; gain = 114.008 ; free physical = 11539 ; free virtual = 31471
INFO: [Vivado 12-12082] Found metadata file: xsa.json
INFO: [Vivado 12-6078] Validating platform properties...
INFO: [Vivado 12-6079] Validating unified platform...
INFO: [Vivado 12-6073] Validating 'pre_synth' platform state...
INFO: [Vivado 12-6077] Validating platform files...
INFO: [Vivado 12-6067] Found file 'kv260_ispMipiRx_vcu_DP.hpfm' of type 'HPFM' in the Hardware Platform.
INFO: [Vivado 12-6067] Found file 'prj/rebuild.tcl' of type 'REBUILD_TCL' in the Hardware Platform.
INFO: [Vivado 12-6067] Found file 'prj/kv260_ispMipiRx_vcu_DP.srcs/sources_1/bd/kv260_ispMipiRx_vcu_DP/kv260_ispMipiRx_vcu_DP.bd' of type 'TOP_BD' in the Hardware Platform.
INFO: [Vivado 12-6066] Finished running validate_hw_platform for file: './project/kv260_ispMipiRx_vcu_DP.xsa'
INFO: [Common 17-206] Exiting Vivado at Thu Sep 21 21:28:58 2023...
