|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   1  |
|------------------------------------------------------------------------------|
|  G:/github/PLL_FM_HW/FPGA/PCB/FPGA-FINAL-V1.brd                              |
|                                                    Tue Dec 14 14:46:24 2021  |
|------------------------------------------------------------------------------|
| COMPONENT PROPERTIES deleted from design                                     |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|   ref  des   |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 C63             9.5000 -59.900 NO_XNET_CONNEC 
 C64            10.6000 -59.900 NO_XNET_CONNEC 
 R52             8.0500 -48.880 NO_XNET_CONNEC 
 R60            35.2640 -60.309 NO_XNET_CONNEC 
 R62            21.7740 -61.049 NO_XNET_CONNEC 
 R64            21.7740 -62.020 NO_XNET_CONNEC 
 R65            35.2640 -62.372 NO_XNET_CONNEC 
|------------------------------------------------------------------------------|
|       Comp property deleted :       7                                        |
|                                                                              |
|   Total ECO changes reported:       7                                        |
|------------------------------------------------------------------------------|
