
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018bac  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000834  08018d70  08018d70  00028d70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080195a4  080195a4  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  080195a4  080195a4  000295a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080195ac  080195ac  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080195ac  080195ac  000295ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080195b4  080195b4  000295b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080195b8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00049ac8  200001e0  08019794  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  20049ca8  08019794  00039ca8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003b8e6  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007c33  00000000  00000000  0006baf2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002390  00000000  00000000  00073728  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000020c0  00000000  00000000  00075ab8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000354b4  00000000  00000000  00077b78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002676a  00000000  00000000  000ad02c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001113a0  00000000  00000000  000d3796  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e4b36  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a6b8  00000000  00000000  001e4bb4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08018d54 	.word	0x08018d54

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	08018d54 	.word	0x08018d54

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f00a fbb6 	bl	800b748 <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	200477a0 	.word	0x200477a0

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f00a fb9e 	bl	800b748 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200477a0 	.word	0x200477a0

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f00a fa27 	bl	800b474 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f008 ff8e 	bl	8009f48 <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f008 ff88 	bl	8009f48 <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f008 ff82 	bl	8009f48 <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f008 ff7c 	bl	8009f48 <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f008 ff76 	bl	8009f48 <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f008 ff70 	bl	8009f48 <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f008 ff6a 	bl	8009f48 <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f008 ff64 	bl	8009f48 <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f008 ff5e 	bl	8009f48 <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f008 ff58 	bl	8009f48 <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f008 ff4c 	bl	8009f48 <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f008 ff46 	bl	8009f48 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f015 f9dd 	bl	80164e8 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN3ESC20getCounterPeriodTIM3Ef>:
#define ESC_MAX_TIM10_11 7559

//---private---//

uint16_t ESC::getCounterPeriodTIM3(float ratio)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	ed87 0a00 	vstr	s0, [r7]
	return int((ESC_MAX_TIM3 - ESC_MIN_TIM3) * ratio + ESC_MIN_TIM3);
 8001160:	edd7 7a00 	vldr	s15, [r7]
 8001164:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800118c <_ZN3ESC20getCounterPeriodTIM3Ef+0x38>
 8001168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800116c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001190 <_ZN3ESC20getCounterPeriodTIM3Ef+0x3c>
 8001170:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001174:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001178:	ee17 3a90 	vmov	r3, s15
 800117c:	b29b      	uxth	r3, r3
}
 800117e:	4618      	mov	r0, r3
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	44ec4000 	.word	0x44ec4000
 8001190:	44ec2000 	.word	0x44ec2000

08001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>:

uint16_t ESC::getCounterPeriodTIM10_11(float ratio)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	ed87 0a00 	vstr	s0, [r7]
	return int((ESC_MAX_TIM10_11 - ESC_MIN_TIM10_11) * ratio + ESC_MIN_TIM10_11);
 80011a0:	edd7 7a00 	vldr	s15, [r7]
 80011a4:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80011cc <_ZN3ESC24getCounterPeriodTIM10_11Ef+0x38>
 80011a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ac:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80011d0 <_ZN3ESC24getCounterPeriodTIM10_11Ef+0x3c>
 80011b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b8:	ee17 3a90 	vmov	r3, s15
 80011bc:	b29b      	uxth	r3, r3
}
 80011be:	4618      	mov	r0, r3
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	456cd000 	.word	0x456cd000
 80011d0:	456ba000 	.word	0x456ba000

080011d4 <_ZN3ESCC1Ev>:

//---public---//
ESC::ESC()
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
{

}
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4618      	mov	r0, r3
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <_ZN3ESC4initEv>:

void ESC::init()
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80011f4:	2100      	movs	r1, #0
 80011f6:	4813      	ldr	r0, [pc, #76]	; (8001244 <_ZN3ESC4initEv+0x58>)
 80011f8:	f00e f86e 	bl	800f2d8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80011fc:	2104      	movs	r1, #4
 80011fe:	4811      	ldr	r0, [pc, #68]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001200:	f00e f86a 	bl	800f2d8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8001204:	2100      	movs	r1, #0
 8001206:	4810      	ldr	r0, [pc, #64]	; (8001248 <_ZN3ESC4initEv+0x5c>)
 8001208:	f00e f866 	bl	800f2d8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 800120c:	2100      	movs	r1, #0
 800120e:	480f      	ldr	r0, [pc, #60]	; (800124c <_ZN3ESC4initEv+0x60>)
 8001210:	f00e f862 	bl	800f2d8 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_MIN_TIM3);
 8001214:	4b0b      	ldr	r3, [pc, #44]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f240 7261 	movw	r2, #1889	; 0x761
 800121c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_MIN_TIM3);
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f240 7261 	movw	r2, #1889	; 0x761
 8001226:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 8001228:	4b07      	ldr	r3, [pc, #28]	; (8001248 <_ZN3ESC4initEv+0x5c>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f640 62ba 	movw	r2, #3770	; 0xeba
 8001230:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 8001232:	4b06      	ldr	r3, [pc, #24]	; (800124c <_ZN3ESC4initEv+0x60>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f640 62ba 	movw	r2, #3770	; 0xeba
 800123a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800123c:	bf00      	nop
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	2004788c 	.word	0x2004788c
 8001248:	200477f4 	.word	0x200477f4
 800124c:	20047914 	.word	0x20047914

08001250 <_ZN3ESC2onEffff>:

void ESC::on(float FL, float FR, float RL, float RR)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	6178      	str	r0, [r7, #20]
 8001258:	ed87 0a04 	vstr	s0, [r7, #16]
 800125c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001260:	ed87 1a02 	vstr	s2, [r7, #8]
 8001264:	edc7 1a01 	vstr	s3, [r7, #4]
	if(FL > 1.0) FL = 1.0;
 8001268:	edd7 7a04 	vldr	s15, [r7, #16]
 800126c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001270:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001278:	dd03      	ble.n	8001282 <_ZN3ESC2onEffff+0x32>
 800127a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800127e:	613b      	str	r3, [r7, #16]
 8001280:	e009      	b.n	8001296 <_ZN3ESC2onEffff+0x46>
	else if(FL < 0) FL = 0;
 8001282:	edd7 7a04 	vldr	s15, [r7, #16]
 8001286:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800128a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800128e:	d502      	bpl.n	8001296 <_ZN3ESC2onEffff+0x46>
 8001290:	f04f 0300 	mov.w	r3, #0
 8001294:	613b      	str	r3, [r7, #16]

	if(FR > 1.0) FR = 1.0;
 8001296:	edd7 7a03 	vldr	s15, [r7, #12]
 800129a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800129e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a6:	dd03      	ble.n	80012b0 <_ZN3ESC2onEffff+0x60>
 80012a8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	e009      	b.n	80012c4 <_ZN3ESC2onEffff+0x74>
	else if(FR < 0) FR = 0;
 80012b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012bc:	d502      	bpl.n	80012c4 <_ZN3ESC2onEffff+0x74>
 80012be:	f04f 0300 	mov.w	r3, #0
 80012c2:	60fb      	str	r3, [r7, #12]

	if(RL > 1.0) RL = 1.0;
 80012c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d4:	dd03      	ble.n	80012de <_ZN3ESC2onEffff+0x8e>
 80012d6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	e009      	b.n	80012f2 <_ZN3ESC2onEffff+0xa2>
	else if(RL < 0) RL = 0;
 80012de:	edd7 7a02 	vldr	s15, [r7, #8]
 80012e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ea:	d502      	bpl.n	80012f2 <_ZN3ESC2onEffff+0xa2>
 80012ec:	f04f 0300 	mov.w	r3, #0
 80012f0:	60bb      	str	r3, [r7, #8]

	if(RR > 1.0) RR = 1.0;
 80012f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001302:	dd03      	ble.n	800130c <_ZN3ESC2onEffff+0xbc>
 8001304:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	e009      	b.n	8001320 <_ZN3ESC2onEffff+0xd0>
	else if(RR < 0) RR = 0;
 800130c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001310:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001318:	d502      	bpl.n	8001320 <_ZN3ESC2onEffff+0xd0>
 800131a:	f04f 0300 	mov.w	r3, #0
 800131e:	607b      	str	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, getCounterPeriodTIM3(FL));
 8001320:	ed97 0a04 	vldr	s0, [r7, #16]
 8001324:	6978      	ldr	r0, [r7, #20]
 8001326:	f7ff ff15 	bl	8001154 <_ZN3ESC20getCounterPeriodTIM3Ef>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <_ZN3ESC2onEffff+0x128>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, getCounterPeriodTIM10_11(FR));
 8001334:	ed97 0a03 	vldr	s0, [r7, #12]
 8001338:	6978      	ldr	r0, [r7, #20]
 800133a:	f7ff ff2b 	bl	8001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>
 800133e:	4603      	mov	r3, r0
 8001340:	461a      	mov	r2, r3
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <_ZN3ESC2onEffff+0x12c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, getCounterPeriodTIM3(RL));
 8001348:	ed97 0a02 	vldr	s0, [r7, #8]
 800134c:	6978      	ldr	r0, [r7, #20]
 800134e:	f7ff ff01 	bl	8001154 <_ZN3ESC20getCounterPeriodTIM3Ef>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <_ZN3ESC2onEffff+0x128>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, getCounterPeriodTIM10_11(RR));
 800135c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001360:	6978      	ldr	r0, [r7, #20]
 8001362:	f7ff ff17 	bl	8001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>
 8001366:	4603      	mov	r3, r0
 8001368:	461a      	mov	r2, r3
 800136a:	4b05      	ldr	r3, [pc, #20]	; (8001380 <_ZN3ESC2onEffff+0x130>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001370:	bf00      	nop
 8001372:	3718      	adds	r7, #24
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	2004788c 	.word	0x2004788c
 800137c:	20047914 	.word	0x20047914
 8001380:	200477f4 	.word	0x200477f4

08001384 <_ZN3ESC3offEv>:

void ESC::off()
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_MIN_TIM3);
 800138c:	4b0c      	ldr	r3, [pc, #48]	; (80013c0 <_ZN3ESC3offEv+0x3c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f240 7261 	movw	r2, #1889	; 0x761
 8001394:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_MIN_TIM3);
 8001396:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <_ZN3ESC3offEv+0x3c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f240 7261 	movw	r2, #1889	; 0x761
 800139e:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <_ZN3ESC3offEv+0x40>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f640 62ba 	movw	r2, #3770	; 0xeba
 80013a8:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 80013aa:	4b07      	ldr	r3, [pc, #28]	; (80013c8 <_ZN3ESC3offEv+0x44>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f640 62ba 	movw	r2, #3770	; 0xeba
 80013b2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	2004788c 	.word	0x2004788c
 80013c4:	200477f4 	.word	0x200477f4
 80013c8:	20047914 	.word	0x20047914

080013cc <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_l_lpf;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), distance_10mm_(0), total_distance_(0),
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
		side_line_ignore_distance_(), cross_line_ignore_distance_(0), goal_judge_distance_(0){}
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f04f 0200 	mov.w	r2, #0
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f04f 0200 	mov.w	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f04f 0200 	mov.w	r2, #0
 8001402:	615a      	str	r2, [r3, #20]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	f04f 0200 	mov.w	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	61da      	str	r2, [r3, #28]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f04f 0200 	mov.w	r2, #0
 800141a:	621a      	str	r2, [r3, #32]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f04f 0200 	mov.w	r2, #0
 8001422:	625a      	str	r2, [r3, #36]	; 0x24
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4618      	mov	r0, r3
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
	...

08001434 <_ZN7Encoder4initEv>:

void Encoder::init()
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 800143c:	213c      	movs	r1, #60	; 0x3c
 800143e:	4809      	ldr	r0, [pc, #36]	; (8001464 <_ZN7Encoder4initEv+0x30>)
 8001440:	f00e f81a 	bl	800f478 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 8001444:	213c      	movs	r1, #60	; 0x3c
 8001446:	4808      	ldr	r0, [pc, #32]	; (8001468 <_ZN7Encoder4initEv+0x34>)
 8001448:	f00e f816 	bl	800f478 <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 800144c:	4b07      	ldr	r3, [pc, #28]	; (800146c <_ZN7Encoder4initEv+0x38>)
 800144e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001452:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 8001454:	4b06      	ldr	r3, [pc, #24]	; (8001470 <_ZN7Encoder4initEv+0x3c>)
 8001456:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800145a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800145c:	bf00      	nop
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	200479f4 	.word	0x200479f4
 8001468:	200476d8 	.word	0x200476d8
 800146c:	40010000 	.word	0x40010000
 8001470:	40010400 	.word	0x40010400
 8001474:	00000000 	.word	0x00000000

08001478 <_ZN7Encoder6updateEv>:

void Encoder::update()
{
 8001478:	b590      	push	{r4, r7, lr}
 800147a:	b085      	sub	sp, #20
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
	//static float pre_cnt_l, pre_cnt_r;
	float cnt_l = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 8001480:	4b45      	ldr	r3, [pc, #276]	; (8001598 <_ZN7Encoder6updateEv+0x120>)
 8001482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001484:	ee07 3a90 	vmov	s15, r3
 8001488:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800148c:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800159c <_ZN7Encoder6updateEv+0x124>
 8001490:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001494:	ed9f 7a42 	vldr	s14, [pc, #264]	; 80015a0 <_ZN7Encoder6updateEv+0x128>
 8001498:	ee67 7a87 	vmul.f32	s15, s15, s14
 800149c:	edc7 7a03 	vstr	s15, [r7, #12]
	float cnt_r = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 80014a0:	4b40      	ldr	r3, [pc, #256]	; (80015a4 <_ZN7Encoder6updateEv+0x12c>)
 80014a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a4:	ee07 3a90 	vmov	s15, r3
 80014a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014ac:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800159c <_ZN7Encoder6updateEv+0x124>
 80014b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014b4:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80015a0 <_ZN7Encoder6updateEv+0x128>
 80014b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014bc:	edc7 7a02 	vstr	s15, [r7, #8]
	//monitor_cnt_l = cnt_l;

	cnt_l_ = cnt_l;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	68fa      	ldr	r2, [r7, #12]
 80014c4:	601a      	str	r2, [r3, #0]
	cnt_r_ = cnt_r;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	68ba      	ldr	r2, [r7, #8]
 80014ca:	605a      	str	r2, [r3, #4]

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	ed93 7a00 	vldr	s14, [r3]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	edd3 7a01 	vldr	s15, [r3, #4]
 80014d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014dc:	ee17 0a90 	vmov	r0, s15
 80014e0:	f7ff f84a 	bl	8000578 <__aeabi_f2d>
 80014e4:	a32a      	add	r3, pc, #168	; (adr r3, 8001590 <_ZN7Encoder6updateEv+0x118>)
 80014e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ea:	f7ff f89d 	bl	8000628 <__aeabi_dmul>
 80014ee:	4603      	mov	r3, r0
 80014f0:	460c      	mov	r4, r1
 80014f2:	4618      	mov	r0, r3
 80014f4:	4621      	mov	r1, r4
 80014f6:	f04f 0200 	mov.w	r2, #0
 80014fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014fe:	f7ff f9bd 	bl	800087c <__aeabi_ddiv>
 8001502:	4603      	mov	r3, r0
 8001504:	460c      	mov	r4, r1
 8001506:	4618      	mov	r0, r3
 8001508:	4621      	mov	r1, r4
 800150a:	f7ff fb85 	bl	8000c18 <__aeabi_d2f>
 800150e:	4602      	mov	r2, r0
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	609a      	str	r2, [r3, #8]
	distance_10mm_ += distance_;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	ed93 7a05 	vldr	s14, [r3, #20]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001520:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	edc3 7a05 	vstr	s15, [r3, #20]
	total_distance_ += distance_;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	ed93 7a06 	vldr	s14, [r3, #24]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	edd3 7a02 	vldr	s15, [r3, #8]
 8001536:	ee77 7a27 	vadd.f32	s15, s14, s15
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	edc3 7a06 	vstr	s15, [r3, #24]
	side_line_ignore_distance_ += distance_;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	ed93 7a07 	vldr	s14, [r3, #28]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	edd3 7a02 	vldr	s15, [r3, #8]
 800154c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	edc3 7a07 	vstr	s15, [r3, #28]
	cross_line_ignore_distance_ += distance_;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	ed93 7a08 	vldr	s14, [r3, #32]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001562:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	edc3 7a08 	vstr	s15, [r3, #32]
	goal_judge_distance_ += distance_;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	edd3 7a02 	vldr	s15, [r3, #8]
 8001578:	ee77 7a27 	vadd.f32	s15, s14, s15
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	//monitor_distance = distance_10mm_;
}
 8001582:	bf00      	nop
 8001584:	3714      	adds	r7, #20
 8001586:	46bd      	mov	sp, r7
 8001588:	bd90      	pop	{r4, r7, pc}
 800158a:	bf00      	nop
 800158c:	f3af 8000 	nop.w
 8001590:	ce73a049 	.word	0xce73a049
 8001594:	3f77a3f6 	.word	0x3f77a3f6
 8001598:	40010000 	.word	0x40010000
 800159c:	47000000 	.word	0x47000000
 80015a0:	3f912547 	.word	0x3f912547
 80015a4:	40010400 	.word	0x40010400

080015a8 <_ZN7Encoder5clearEv>:

void Encoder::clear()
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f04f 0200 	mov.w	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
	cnt_r_ = 0;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f04f 0200 	mov.w	r2, #0
 80015be:	605a      	str	r2, [r3, #4]
	TIM1 -> CNT = CNT_OFFSET;
 80015c0:	4b08      	ldr	r3, [pc, #32]	; (80015e4 <_ZN7Encoder5clearEv+0x3c>)
 80015c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80015c6:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80015c8:	4b07      	ldr	r3, [pc, #28]	; (80015e8 <_ZN7Encoder5clearEv+0x40>)
 80015ca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80015ce:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f04f 0200 	mov.w	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	40010000 	.word	0x40010000
 80015e8:	40010400 	.word	0x40010400

080015ec <_ZN7Encoder6getCntERfS0_>:

void Encoder::getCnt(float &cnt_l, float &cnt_r)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	60f8      	str	r0, [r7, #12]
 80015f4:	60b9      	str	r1, [r7, #8]
 80015f6:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	601a      	str	r2, [r3, #0]
	cnt_r = cnt_r_;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	685a      	ldr	r2, [r3, #4]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	601a      	str	r2, [r3, #0]
}
 8001608:	bf00      	nop
 800160a:	3714      	adds	r7, #20
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <_ZN7Encoder11getDistanceEv>:

float Encoder::getDistance()
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
	return distance_;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	ee07 3a90 	vmov	s15, r3
}
 8001624:	eeb0 0a67 	vmov.f32	s0, s15
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <_ZN7Encoder15getDistance10mmEv>:

float Encoder::getDistance10mm()
{
 8001632:	b480      	push	{r7}
 8001634:	b083      	sub	sp, #12
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
	return distance_10mm_;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	695b      	ldr	r3, [r3, #20]
 800163e:	ee07 3a90 	vmov	s15, r3
}
 8001642:	eeb0 0a67 	vmov.f32	s0, s15
 8001646:	370c      	adds	r7, #12
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <_ZN7Encoder16getTotalDistanceEv>:

float Encoder::getTotalDistance()
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
	return total_distance_;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	ee07 3a90 	vmov	s15, r3
}
 8001660:	eeb0 0a67 	vmov.f32	s0, s15
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr

0800166e <_ZN7Encoder16setTotalDistanceEf>:

void Encoder::setTotalDistance(float true_distance){
 800166e:	b480      	push	{r7}
 8001670:	b083      	sub	sp, #12
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
 8001676:	ed87 0a00 	vstr	s0, [r7]
	total_distance_ = true_distance;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	683a      	ldr	r2, [r7, #0]
 800167e:	619a      	str	r2, [r3, #24]
}
 8001680:	bf00      	nop
 8001682:	370c      	adds	r7, #12
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <_ZN7Encoder17clearDistance10mmEv>:
	return (total_cnt_l_ + total_cnt_r_) / 2;
}
*/

void Encoder::clearDistance10mm()
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
	//total_cnt_l_ = 0;
	//total_cnt_r_ = 0;
	distance_10mm_ = 0;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f04f 0200 	mov.w	r2, #0
 800169a:	615a      	str	r2, [r3, #20]
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <_ZN7Encoder18clearTotalDistanceEv>:

void Encoder::clearTotalDistance()
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
	total_distance_ = 0;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f04f 0200 	mov.w	r2, #0
 80016b6:	619a      	str	r2, [r3, #24]
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <_ZN7Encoder25getSideLineIgnoreDistanceEv>:

float Encoder::getSideLineIgnoreDistance()
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
	return side_line_ignore_distance_;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	69db      	ldr	r3, [r3, #28]
 80016d0:	ee07 3a90 	vmov	s15, r3
}
 80016d4:	eeb0 0a67 	vmov.f32	s0, s15
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr

080016e2 <_ZN7Encoder27clearSideLineIgnoreDistanceEv>:

void Encoder::clearSideLineIgnoreDistance()
{
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
	side_line_ignore_distance_ = 0;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	f04f 0200 	mov.w	r2, #0
 80016f0:	61da      	str	r2, [r3, #28]
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr

080016fe <_ZN7Encoder26getCrossLineIgnoreDistanceEv>:
float Encoder::getCrossLineIgnoreDistance()
{
 80016fe:	b480      	push	{r7}
 8001700:	b083      	sub	sp, #12
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
	return cross_line_ignore_distance_;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6a1b      	ldr	r3, [r3, #32]
 800170a:	ee07 3a90 	vmov	s15, r3
}
 800170e:	eeb0 0a67 	vmov.f32	s0, s15
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>:

void Encoder::clearCrossLineIgnoreDistance()
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	cross_line_ignore_distance_ = 0;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f04f 0200 	mov.w	r2, #0
 800172a:	621a      	str	r2, [r3, #32]
}
 800172c:	bf00      	nop
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <_ZN7Encoder20getGoalJudgeDistanceEv>:

float Encoder::getGoalJudgeDistance()
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
	return goal_judge_distance_;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001744:	ee07 3a90 	vmov	s15, r3
}
 8001748:	eeb0 0a67 	vmov.f32	s0, s15
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <_ZN7Encoder22clearGoalJudgeDistanceEv>:

void Encoder::clearGoalJudgeDistance()
{
 8001756:	b480      	push	{r7}
 8001758:	b083      	sub	sp, #12
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
	goal_judge_distance_= 0;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <user_fopen>:
//* 役割　：　fopenする
//* 引数　：　char, float *: short　: フォルダ名、ファイル名
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 8001772:	b580      	push	{r7, lr}
 8001774:	b084      	sub	sp, #16
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
 800177a:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 800177c:	2300      	movs	r3, #0
 800177e:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 8001780:	6839      	ldr	r1, [r7, #0]
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f000 f978 	bl	8001a78 <create_path>

	fopen_folder_and_file();	//書き込むファイルを選択
 8001788:	f000 f98c 	bl	8001aa4 <fopen_folder_and_file>

	return ret;
 800178c:	7bfb      	ldrb	r3, [r7, #15]
}
 800178e:	4618      	mov	r0, r3
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
	...

08001798 <user_fclose>:
//* 役割　：　fcloseする
//* 引数　：　void
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT user_fclose(){
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 800179e:	2300      	movs	r3, #0
 80017a0:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//ファイル閉じる
 80017a2:	4804      	ldr	r0, [pc, #16]	; (80017b4 <user_fclose+0x1c>)
 80017a4:	f012 fbc2 	bl	8013f2c <f_close>

	return ret;
 80017a8:	79fb      	ldrb	r3, [r7, #7]
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200465e4 	.word	0x200465e4

080017b8 <sd_write_float>:
//* 役割　：　SDに書き込む
//* 引数　：　short, float *, char : 変数の数、データのポインタ、追加か上書きか
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 80017b8:	b590      	push	{r4, r7, lr}
 80017ba:	b087      	sub	sp, #28
 80017bc:	af02      	add	r7, sp, #8
 80017be:	4603      	mov	r3, r0
 80017c0:	6039      	str	r1, [r7, #0]
 80017c2:	80fb      	strh	r3, [r7, #6]
 80017c4:	4613      	mov	r3, r2
 80017c6:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 80017c8:	2300      	movs	r3, #0
 80017ca:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 80017cc:	2300      	movs	r3, #0
 80017ce:	81fb      	strh	r3, [r7, #14]
 80017d0:	e030      	b.n	8001834 <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatをstringに変換
 80017d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	683a      	ldr	r2, [r7, #0]
 80017da:	4413      	add	r3, r2
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4618      	mov	r0, r3
 80017e0:	f7fe feca 	bl	8000578 <__aeabi_f2d>
 80017e4:	4603      	mov	r3, r0
 80017e6:	460c      	mov	r4, r1
 80017e8:	e9cd 3400 	strd	r3, r4, [sp]
 80017ec:	4a17      	ldr	r2, [pc, #92]	; (800184c <sd_write_float+0x94>)
 80017ee:	2180      	movs	r1, #128	; 0x80
 80017f0:	4817      	ldr	r0, [pc, #92]	; (8001850 <sd_write_float+0x98>)
 80017f2:	f013 ff2b 	bl	801564c <sniprintf>

		if(state == ADD_WRITE){
 80017f6:	797b      	ldrb	r3, [r7, #5]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d106      	bne.n	800180a <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//ファイルの最後に移動
 80017fc:	4b15      	ldr	r3, [pc, #84]	; (8001854 <sd_write_float+0x9c>)
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	4619      	mov	r1, r3
 8001802:	4814      	ldr	r0, [pc, #80]	; (8001854 <sd_write_float+0x9c>)
 8001804:	f012 fc06 	bl	8014014 <f_lseek>
 8001808:	e003      	b.n	8001812 <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//ファイルの最初に移動
 800180a:	2100      	movs	r1, #0
 800180c:	4811      	ldr	r0, [pc, #68]	; (8001854 <sd_write_float+0x9c>)
 800180e:	f012 fc01 	bl	8014014 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//書き込む
 8001812:	480f      	ldr	r0, [pc, #60]	; (8001850 <sd_write_float+0x98>)
 8001814:	f7fe fcf4 	bl	8000200 <strlen>
 8001818:	4602      	mov	r2, r0
 800181a:	4b0f      	ldr	r3, [pc, #60]	; (8001858 <sd_write_float+0xa0>)
 800181c:	490c      	ldr	r1, [pc, #48]	; (8001850 <sd_write_float+0x98>)
 800181e:	480d      	ldr	r0, [pc, #52]	; (8001854 <sd_write_float+0x9c>)
 8001820:	f012 f96f 	bl	8013b02 <f_write>

		bufclear();	//書き込み用のバッファをクリア
 8001824:	f000 f958 	bl	8001ad8 <bufclear>
	for(short i = 0 ; i < size; i++){
 8001828:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800182c:	b29b      	uxth	r3, r3
 800182e:	3301      	adds	r3, #1
 8001830:	b29b      	uxth	r3, r3
 8001832:	81fb      	strh	r3, [r7, #14]
 8001834:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001838:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800183c:	429a      	cmp	r2, r3
 800183e:	dbc8      	blt.n	80017d2 <sd_write_float+0x1a>
	}
	return ret;
 8001840:	7b7b      	ldrb	r3, [r7, #13]
}
 8001842:	4618      	mov	r0, r3
 8001844:	3714      	adds	r7, #20
 8001846:	46bd      	mov	sp, r7
 8001848:	bd90      	pop	{r4, r7, pc}
 800184a:	bf00      	nop
 800184c:	08018d70 	.word	0x08018d70
 8001850:	20046554 	.word	0x20046554
 8001854:	200465e4 	.word	0x200465e4
 8001858:	200465d4 	.word	0x200465d4

0800185c <sd_write_array_float>:
//* 役割　：　SDに書き込む
//* 引数　：　char *, char *, short, float *, char: フォルダ名、ファイル名、変数の数、データのポインタ、追加か上書きか
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 800185c:	b590      	push	{r4, r7, lr}
 800185e:	b089      	sub	sp, #36	; 0x24
 8001860:	af02      	add	r7, sp, #8
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	603b      	str	r3, [r7, #0]
 8001868:	4613      	mov	r3, r2
 800186a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800186c:	2300      	movs	r3, #0
 800186e:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001870:	68b9      	ldr	r1, [r7, #8]
 8001872:	68f8      	ldr	r0, [r7, #12]
 8001874:	f000 f900 	bl	8001a78 <create_path>

	if(state == OVER_WRITE){
 8001878:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800187c:	2b00      	cmp	r3, #0
 800187e:	d108      	bne.n	8001892 <sd_write_array_float+0x36>
		f_chdir(dirpath);
 8001880:	4822      	ldr	r0, [pc, #136]	; (800190c <sd_write_array_float+0xb0>)
 8001882:	f012 fb7d 	bl	8013f80 <f_chdir>
		f_unlink(filepath);	//	一回消す
 8001886:	4822      	ldr	r0, [pc, #136]	; (8001910 <sd_write_array_float+0xb4>)
 8001888:	f012 fde8 	bl	801445c <f_unlink>
		f_chdir("..");
 800188c:	4821      	ldr	r0, [pc, #132]	; (8001914 <sd_write_array_float+0xb8>)
 800188e:	f012 fb77 	bl	8013f80 <f_chdir>
	}

	fopen_folder_and_file();	//	書き込むファイルを選択
 8001892:	f000 f907 	bl	8001aa4 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 8001896:	2300      	movs	r3, #0
 8001898:	82fb      	strh	r3, [r7, #22]
 800189a:	e028      	b.n	80018ee <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatをstringに変換
 800189c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	683a      	ldr	r2, [r7, #0]
 80018a4:	4413      	add	r3, r2
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7fe fe65 	bl	8000578 <__aeabi_f2d>
 80018ae:	4603      	mov	r3, r0
 80018b0:	460c      	mov	r4, r1
 80018b2:	e9cd 3400 	strd	r3, r4, [sp]
 80018b6:	4a18      	ldr	r2, [pc, #96]	; (8001918 <sd_write_array_float+0xbc>)
 80018b8:	2180      	movs	r1, #128	; 0x80
 80018ba:	4818      	ldr	r0, [pc, #96]	; (800191c <sd_write_array_float+0xc0>)
 80018bc:	f013 fec6 	bl	801564c <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	ファイルの最後に移動
 80018c0:	4b17      	ldr	r3, [pc, #92]	; (8001920 <sd_write_array_float+0xc4>)
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	4619      	mov	r1, r3
 80018c6:	4816      	ldr	r0, [pc, #88]	; (8001920 <sd_write_array_float+0xc4>)
 80018c8:	f012 fba4 	bl	8014014 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	書き込む
 80018cc:	4813      	ldr	r0, [pc, #76]	; (800191c <sd_write_array_float+0xc0>)
 80018ce:	f7fe fc97 	bl	8000200 <strlen>
 80018d2:	4602      	mov	r2, r0
 80018d4:	4b13      	ldr	r3, [pc, #76]	; (8001924 <sd_write_array_float+0xc8>)
 80018d6:	4911      	ldr	r1, [pc, #68]	; (800191c <sd_write_array_float+0xc0>)
 80018d8:	4811      	ldr	r0, [pc, #68]	; (8001920 <sd_write_array_float+0xc4>)
 80018da:	f012 f912 	bl	8013b02 <f_write>

		bufclear();	//	書き込み用のバッファをクリア
 80018de:	f000 f8fb 	bl	8001ad8 <bufclear>
	for(short i = 0 ; i < size; i++){
 80018e2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	3301      	adds	r3, #1
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	82fb      	strh	r3, [r7, #22]
 80018ee:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80018f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018f6:	429a      	cmp	r2, r3
 80018f8:	dbd0      	blt.n	800189c <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	ファイル閉じる
 80018fa:	4809      	ldr	r0, [pc, #36]	; (8001920 <sd_write_array_float+0xc4>)
 80018fc:	f012 fb16 	bl	8013f2c <f_close>

	return ret;
 8001900:	7d7b      	ldrb	r3, [r7, #21]
}
 8001902:	4618      	mov	r0, r3
 8001904:	371c      	adds	r7, #28
 8001906:	46bd      	mov	sp, r7
 8001908:	bd90      	pop	{r4, r7, pc}
 800190a:	bf00      	nop
 800190c:	20046454 	.word	0x20046454
 8001910:	20045314 	.word	0x20045314
 8001914:	08018d8c 	.word	0x08018d8c
 8001918:	08018d70 	.word	0x08018d70
 800191c:	20046554 	.word	0x20046554
 8001920:	200465e4 	.word	0x200465e4
 8001924:	200465d4 	.word	0x200465d4

08001928 <sd_read_array_float>:
//* 役割　：　SDから読み込む
//* 引数　：　char *, char *, short, float *: フォルダ名、ファイル名、変数の数、データのポインタ
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_read_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data){
 8001928:	b580      	push	{r7, lr}
 800192a:	b086      	sub	sp, #24
 800192c:	af00      	add	r7, sp, #0
 800192e:	60f8      	str	r0, [r7, #12]
 8001930:	60b9      	str	r1, [r7, #8]
 8001932:	603b      	str	r3, [r7, #0]
 8001934:	4613      	mov	r3, r2
 8001936:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001938:	2300      	movs	r3, #0
 800193a:	757b      	strb	r3, [r7, #21]
	short i = 0;
 800193c:	2300      	movs	r3, #0
 800193e:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001940:	68b9      	ldr	r1, [r7, #8]
 8001942:	68f8      	ldr	r0, [r7, #12]
 8001944:	f000 f898 	bl	8001a78 <create_path>
	fopen_folder_and_file();	//書き込むファイルを選択
 8001948:	f000 f8ac 	bl	8001aa4 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800194c:	e019      	b.n	8001982 <sd_read_array_float+0x5a>
		sscanf(buffer, "%f", data + i);
 800194e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	4413      	add	r3, r2
 8001958:	461a      	mov	r2, r3
 800195a:	4913      	ldr	r1, [pc, #76]	; (80019a8 <sd_read_array_float+0x80>)
 800195c:	4813      	ldr	r0, [pc, #76]	; (80019ac <sd_read_array_float+0x84>)
 800195e:	f013 fec9 	bl	80156f4 <siscanf>
		i++;
 8001962:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001966:	b29b      	uxth	r3, r3
 8001968:	3301      	adds	r3, #1
 800196a:	b29b      	uxth	r3, r3
 800196c:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 800196e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001972:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001976:	429a      	cmp	r2, r3
 8001978:	db03      	blt.n	8001982 <sd_read_array_float+0x5a>
 800197a:	88fb      	ldrh	r3, [r7, #6]
 800197c:	3b01      	subs	r3, #1
 800197e:	b29b      	uxth	r3, r3
 8001980:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001982:	4a0b      	ldr	r2, [pc, #44]	; (80019b0 <sd_read_array_float+0x88>)
 8001984:	2180      	movs	r1, #128	; 0x80
 8001986:	4809      	ldr	r0, [pc, #36]	; (80019ac <sd_read_array_float+0x84>)
 8001988:	f012 ff46 	bl	8014818 <f_gets>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d1dd      	bne.n	800194e <sd_read_array_float+0x26>

	}

	bufclear();	//書き込み用のバッファをクリア
 8001992:	f000 f8a1 	bl	8001ad8 <bufclear>

	f_close(&fil);	//ファイル閉じる
 8001996:	4806      	ldr	r0, [pc, #24]	; (80019b0 <sd_read_array_float+0x88>)
 8001998:	f012 fac8 	bl	8013f2c <f_close>

	return ret;
 800199c:	7d7b      	ldrb	r3, [r7, #21]
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3718      	adds	r7, #24
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	08018d7c 	.word	0x08018d7c
 80019ac:	20046554 	.word	0x20046554
 80019b0:	200465e4 	.word	0x200465e4

080019b4 <sd_read_array_double>:
//* 役割　：　SDから読み込む
//* 引数　：　char *, char *, short, double *: フォルダ名、ファイル名、変数の数、データのポインタ
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b086      	sub	sp, #24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	603b      	str	r3, [r7, #0]
 80019c0:	4613      	mov	r3, r2
 80019c2:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80019c4:	2300      	movs	r3, #0
 80019c6:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80019c8:	2300      	movs	r3, #0
 80019ca:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80019cc:	68b9      	ldr	r1, [r7, #8]
 80019ce:	68f8      	ldr	r0, [r7, #12]
 80019d0:	f000 f852 	bl	8001a78 <create_path>
	fopen_folder_and_file();	//書き込むファイルを選択
 80019d4:	f000 f866 	bl	8001aa4 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80019d8:	e019      	b.n	8001a0e <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 80019da:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80019de:	00db      	lsls	r3, r3, #3
 80019e0:	683a      	ldr	r2, [r7, #0]
 80019e2:	4413      	add	r3, r2
 80019e4:	461a      	mov	r2, r3
 80019e6:	4913      	ldr	r1, [pc, #76]	; (8001a34 <sd_read_array_double+0x80>)
 80019e8:	4813      	ldr	r0, [pc, #76]	; (8001a38 <sd_read_array_double+0x84>)
 80019ea:	f013 fe83 	bl	80156f4 <siscanf>
		i++;
 80019ee:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	3301      	adds	r3, #1
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 80019fa:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80019fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	db03      	blt.n	8001a0e <sd_read_array_double+0x5a>
 8001a06:	88fb      	ldrh	r3, [r7, #6]
 8001a08:	3b01      	subs	r3, #1
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001a0e:	4a0b      	ldr	r2, [pc, #44]	; (8001a3c <sd_read_array_double+0x88>)
 8001a10:	2180      	movs	r1, #128	; 0x80
 8001a12:	4809      	ldr	r0, [pc, #36]	; (8001a38 <sd_read_array_double+0x84>)
 8001a14:	f012 ff00 	bl	8014818 <f_gets>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d1dd      	bne.n	80019da <sd_read_array_double+0x26>

	}

	bufclear();	//書き込み用のバッファをクリア
 8001a1e:	f000 f85b 	bl	8001ad8 <bufclear>

	f_close(&fil);	//ファイル閉じる
 8001a22:	4806      	ldr	r0, [pc, #24]	; (8001a3c <sd_read_array_double+0x88>)
 8001a24:	f012 fa82 	bl	8013f2c <f_close>

	return ret;
 8001a28:	7d7b      	ldrb	r3, [r7, #21]
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3718      	adds	r7, #24
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	08018d88 	.word	0x08018d88
 8001a38:	20046554 	.word	0x20046554
 8001a3c:	200465e4 	.word	0x200465e4

08001a40 <sd_mount>:
//* 役割　：　SDカードをマウント
//* 引数　：　void:
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_mount(){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001a46:	2300      	movs	r3, #0
 8001a48:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	4908      	ldr	r1, [pc, #32]	; (8001a70 <sd_mount+0x30>)
 8001a4e:	4809      	ldr	r0, [pc, #36]	; (8001a74 <sd_mount+0x34>)
 8001a50:	f011 fce4 	bl	801341c <f_mount>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d102      	bne.n	8001a60 <sd_mount+0x20>
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	71fb      	strb	r3, [r7, #7]
 8001a5e:	e001      	b.n	8001a64 <sd_mount+0x24>
	else ret = 0;
 8001a60:	2300      	movs	r3, #0
 8001a62:	71fb      	strb	r3, [r7, #7]

	return ret;
 8001a64:	79fb      	ldrb	r3, [r7, #7]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	08018d98 	.word	0x08018d98
 8001a74:	20045414 	.word	0x20045414

08001a78 <create_path>:
//* 役割　：　操作するパスの文字列を作る
//* 引数　：　char, char: フォルダ名, ファイル名
//* 戻り値：　void:
//* 備考 : なし
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	4805      	ldr	r0, [pc, #20]	; (8001a9c <create_path+0x24>)
 8001a86:	f013 fe61 	bl	801574c <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001a8a:	6839      	ldr	r1, [r7, #0]
 8001a8c:	4804      	ldr	r0, [pc, #16]	; (8001aa0 <create_path+0x28>)
 8001a8e:	f013 fe5d 	bl	801574c <strcpy>

}
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	20046454 	.word	0x20046454
 8001aa0:	20045314 	.word	0x20045314

08001aa4 <fopen_folder_and_file>:
//* 役割　：　操作するファイルを選択する_
//* 引数　：　char: ファイル選択
//* 戻り値：　char: 状態チェック	0(マウント失敗) or 1(成功)
//* 備考 : なし
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001aa8:	4807      	ldr	r0, [pc, #28]	; (8001ac8 <fopen_folder_and_file+0x24>)
 8001aaa:	f012 fd99 	bl	80145e0 <f_mkdir>

	f_chdir(dirpath);
 8001aae:	4806      	ldr	r0, [pc, #24]	; (8001ac8 <fopen_folder_and_file+0x24>)
 8001ab0:	f012 fa66 	bl	8013f80 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001ab4:	2213      	movs	r2, #19
 8001ab6:	4905      	ldr	r1, [pc, #20]	; (8001acc <fopen_folder_and_file+0x28>)
 8001ab8:	4805      	ldr	r0, [pc, #20]	; (8001ad0 <fopen_folder_and_file+0x2c>)
 8001aba:	f011 fcf5 	bl	80134a8 <f_open>

	f_chdir("..");
 8001abe:	4805      	ldr	r0, [pc, #20]	; (8001ad4 <fopen_folder_and_file+0x30>)
 8001ac0:	f012 fa5e 	bl	8013f80 <f_chdir>


}
 8001ac4:	bf00      	nop
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	20046454 	.word	0x20046454
 8001acc:	20045314 	.word	0x20045314
 8001ad0:	200465e4 	.word	0x200465e4
 8001ad4:	08018d8c 	.word	0x08018d8c

08001ad8 <bufclear>:
//* 役割　：　バッファをクリア
//* 引数　：　void:
//* 戻り値：　void:
//* 備考 : なし
//************************************************************************/
void bufclear(void){
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 8001ade:	2300      	movs	r3, #0
 8001ae0:	607b      	str	r3, [r7, #4]
 8001ae2:	e007      	b.n	8001af4 <bufclear+0x1c>
		buffer[i] = '\0';
 8001ae4:	4a08      	ldr	r2, [pc, #32]	; (8001b08 <bufclear+0x30>)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4413      	add	r3, r2
 8001aea:	2200      	movs	r2, #0
 8001aec:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	3301      	adds	r3, #1
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2b7f      	cmp	r3, #127	; 0x7f
 8001af8:	ddf4      	ble.n	8001ae4 <bufclear+0xc>
	}
}
 8001afa:	bf00      	nop
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	20046554 	.word	0x20046554

08001b0c <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // 加速度(16bitデータ)
volatile int16_t xg, yg, zg;	// 角加速度(16bitデータ)

uint8_t read_byte( uint8_t reg ) {
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001b20:	2200      	movs	r2, #0
 8001b22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b26:	480e      	ldr	r0, [pc, #56]	; (8001b60 <read_byte+0x54>)
 8001b28:	f009 fca4 	bl	800b474 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001b2c:	f107 010f 	add.w	r1, r7, #15
 8001b30:	2364      	movs	r3, #100	; 0x64
 8001b32:	2201      	movs	r2, #1
 8001b34:	480b      	ldr	r0, [pc, #44]	; (8001b64 <read_byte+0x58>)
 8001b36:	f00c fe65 	bl	800e804 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 8001b3a:	f107 010e 	add.w	r1, r7, #14
 8001b3e:	2364      	movs	r3, #100	; 0x64
 8001b40:	2201      	movs	r2, #1
 8001b42:	4808      	ldr	r0, [pc, #32]	; (8001b64 <read_byte+0x58>)
 8001b44:	f00c ff92 	bl	800ea6c <HAL_SPI_Receive>
	CS_SET;
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b4e:	4804      	ldr	r0, [pc, #16]	; (8001b60 <read_byte+0x54>)
 8001b50:	f009 fc90 	bl	800b474 <HAL_GPIO_WritePin>

	return val;
 8001b54:	7bbb      	ldrb	r3, [r7, #14]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40020400 	.word	0x40020400
 8001b64:	20047680 	.word	0x20047680

08001b68 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	460a      	mov	r2, r1
 8001b72:	71fb      	strb	r3, [r7, #7]
 8001b74:	4613      	mov	r3, r2
 8001b76:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001b82:	2200      	movs	r2, #0
 8001b84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b88:	480c      	ldr	r0, [pc, #48]	; (8001bbc <write_byte+0x54>)
 8001b8a:	f009 fc73 	bl	800b474 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001b8e:	f107 010f 	add.w	r1, r7, #15
 8001b92:	2364      	movs	r3, #100	; 0x64
 8001b94:	2201      	movs	r2, #1
 8001b96:	480a      	ldr	r0, [pc, #40]	; (8001bc0 <write_byte+0x58>)
 8001b98:	f00c fe34 	bl	800e804 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001b9c:	1db9      	adds	r1, r7, #6
 8001b9e:	2364      	movs	r3, #100	; 0x64
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	4807      	ldr	r0, [pc, #28]	; (8001bc0 <write_byte+0x58>)
 8001ba4:	f00c fe2e 	bl	800e804 <HAL_SPI_Transmit>
	CS_SET;
 8001ba8:	2201      	movs	r2, #1
 8001baa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bae:	4803      	ldr	r0, [pc, #12]	; (8001bbc <write_byte+0x54>)
 8001bb0:	f009 fc60 	bl	800b474 <HAL_GPIO_WritePin>
}
 8001bb4:	bf00      	nop
 8001bb6:	3710      	adds	r7, #16
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40020400 	.word	0x40020400
 8001bc0:	20047680 	.word	0x20047680

08001bc4 <IMU_init>:

uint16_t IMU_init() {
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU動作確認　0xE0が送られてくればおｋ
 8001bce:	2000      	movs	r0, #0
 8001bd0:	f7ff ff9c 	bl	8001b0c <read_byte>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001bd8:	797b      	ldrb	r3, [r7, #5]
 8001bda:	2be0      	cmp	r3, #224	; 0xe0
 8001bdc:	d119      	bne.n	8001c12 <IMU_init+0x4e>
		ret = 1;
 8001bde:	2301      	movs	r3, #1
 8001be0:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	スリープﾓｰﾄﾞ解除
 8001be2:	2101      	movs	r1, #1
 8001be4:	2006      	movs	r0, #6
 8001be6:	f7ff ffbf 	bl	8001b68 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	諸々機能無効　SPIonly
 8001bea:	2110      	movs	r1, #16
 8001bec:	2003      	movs	r0, #3
 8001bee:	f7ff ffbb 	bl	8001b68 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 8001bf2:	2120      	movs	r1, #32
 8001bf4:	207f      	movs	r0, #127	; 0x7f
 8001bf6:	f7ff ffb7 	bl	8001b68 <write_byte>
		write_byte(0x01,0x06);	//レンジ±2000dps
 8001bfa:	2106      	movs	r1, #6
 8001bfc:	2001      	movs	r0, #1
 8001bfe:	f7ff ffb3 	bl	8001b68 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:±250	01:±500 10:±1000 11:±2000
		write_byte(0x14,0x06);	//レンジ±16g
 8001c02:	2106      	movs	r1, #6
 8001c04:	2014      	movs	r0, #20
 8001c06:	f7ff ffaf 	bl	8001b68 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:±2	01:±4 10:±8 11:±16
		write_byte(0x7F,0x00);	//USER_BANK0
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	207f      	movs	r0, #127	; 0x7f
 8001c0e:	f7ff ffab 	bl	8001b68 <write_byte>
	}
	return ret;
 8001c12:	88fb      	ldrh	r3, [r7, #6]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3708      	adds	r7, #8
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <read_gyro_data>:

void read_gyro_data() {
 8001c1c:	b598      	push	{r3, r4, r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 8001c20:	2033      	movs	r0, #51	; 0x33
 8001c22:	f7ff ff73 	bl	8001b0c <read_byte>
 8001c26:	4603      	mov	r3, r0
 8001c28:	021b      	lsls	r3, r3, #8
 8001c2a:	b21c      	sxth	r4, r3
 8001c2c:	2034      	movs	r0, #52	; 0x34
 8001c2e:	f7ff ff6d 	bl	8001b0c <read_byte>
 8001c32:	4603      	mov	r3, r0
 8001c34:	b21b      	sxth	r3, r3
 8001c36:	4323      	orrs	r3, r4
 8001c38:	b21a      	sxth	r2, r3
 8001c3a:	4b11      	ldr	r3, [pc, #68]	; (8001c80 <read_gyro_data+0x64>)
 8001c3c:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 8001c3e:	2035      	movs	r0, #53	; 0x35
 8001c40:	f7ff ff64 	bl	8001b0c <read_byte>
 8001c44:	4603      	mov	r3, r0
 8001c46:	021b      	lsls	r3, r3, #8
 8001c48:	b21c      	sxth	r4, r3
 8001c4a:	2036      	movs	r0, #54	; 0x36
 8001c4c:	f7ff ff5e 	bl	8001b0c <read_byte>
 8001c50:	4603      	mov	r3, r0
 8001c52:	b21b      	sxth	r3, r3
 8001c54:	4323      	orrs	r3, r4
 8001c56:	b21a      	sxth	r2, r3
 8001c58:	4b0a      	ldr	r3, [pc, #40]	; (8001c84 <read_gyro_data+0x68>)
 8001c5a:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8001c5c:	2037      	movs	r0, #55	; 0x37
 8001c5e:	f7ff ff55 	bl	8001b0c <read_byte>
 8001c62:	4603      	mov	r3, r0
 8001c64:	021b      	lsls	r3, r3, #8
 8001c66:	b21c      	sxth	r4, r3
 8001c68:	2038      	movs	r0, #56	; 0x38
 8001c6a:	f7ff ff4f 	bl	8001b0c <read_byte>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	b21b      	sxth	r3, r3
 8001c72:	4323      	orrs	r3, r4
 8001c74:	b21a      	sxth	r2, r3
 8001c76:	4b04      	ldr	r3, [pc, #16]	; (8001c88 <read_gyro_data+0x6c>)
 8001c78:	801a      	strh	r2, [r3, #0]
}
 8001c7a:	bf00      	nop
 8001c7c:	bd98      	pop	{r3, r4, r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	2004761c 	.word	0x2004761c
 8001c84:	2004761a 	.word	0x2004761a
 8001c88:	20047614 	.word	0x20047614

08001c8c <_ZN3IMUC1Ev>:

#define PI 3.1415926535

float mon_zg;

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2200      	movs	r2, #0
 8001c98:	801a      	strh	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	805a      	strh	r2, [r3, #2]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	809a      	strh	r2, [r3, #4]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	80da      	strh	r2, [r3, #6]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	811a      	strh	r2, [r3, #8]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	815a      	strh	r2, [r3, #10]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f04f 0200 	mov.w	r2, #0
 8001cbe:	60da      	str	r2, [r3, #12]
{

}
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
	...

08001cd0 <_ZN3IMU4initEv>:

void IMU::init()
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001cd8:	f7ff ff74 	bl	8001bc4 <IMU_init>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	81fb      	strh	r3, [r7, #14]
	//printf("who i am: %d\n", who_i_am);

	lcd_clear();
 8001ce0:	f7ff f9de 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	2000      	movs	r0, #0
 8001ce8:	f7ff f9ea 	bl	80010c0 <lcd_locate>
	lcd_printf("IMUstatus");
 8001cec:	4809      	ldr	r0, [pc, #36]	; (8001d14 <_ZN3IMU4initEv+0x44>)
 8001cee:	f7ff fa11 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001cf2:	2101      	movs	r1, #1
 8001cf4:	2000      	movs	r0, #0
 8001cf6:	f7ff f9e3 	bl	80010c0 <lcd_locate>
	lcd_printf("%d", who_i_am);
 8001cfa:	89fb      	ldrh	r3, [r7, #14]
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4806      	ldr	r0, [pc, #24]	; (8001d18 <_ZN3IMU4initEv+0x48>)
 8001d00:	f7ff fa08 	bl	8001114 <lcd_printf>

	HAL_Delay(500);
 8001d04:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d08:	f008 f91e 	bl	8009f48 <HAL_Delay>

}
 8001d0c:	bf00      	nop
 8001d0e:	3710      	adds	r7, #16
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	08018d9c 	.word	0x08018d9c
 8001d18:	08018da8 	.word	0x08018da8
 8001d1c:	00000000 	.word	0x00000000

08001d20 <_ZN3IMU12updateValuesEv>:
	if(array_idx >= STORE_NUM) array_idx = 0;

}
*/
void IMU::updateValues()
{
 8001d20:	b5b0      	push	{r4, r5, r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001d28:	f7ff ff78 	bl	8001c1c <read_gyro_data>
	//read_accel_data();

	//xa_ = xa;
	//ya_ = ya;
	//za_ = za;
	xg_ = xg;
 8001d2c:	4b24      	ldr	r3, [pc, #144]	; (8001dc0 <_ZN3IMU12updateValuesEv+0xa0>)
 8001d2e:	881b      	ldrh	r3, [r3, #0]
 8001d30:	b21a      	sxth	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001d36:	4b23      	ldr	r3, [pc, #140]	; (8001dc4 <_ZN3IMU12updateValuesEv+0xa4>)
 8001d38:	881b      	ldrh	r3, [r3, #0]
 8001d3a:	b21a      	sxth	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001d40:	4b21      	ldr	r3, [pc, #132]	; (8001dc8 <_ZN3IMU12updateValuesEv+0xa8>)
 8001d42:	881b      	ldrh	r3, [r3, #0]
 8001d44:	b21a      	sxth	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	815a      	strh	r2, [r3, #10]

	static int16_t pre_zg;
	zg_ = ((R_IMU)*(zg_) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7fe fbff 	bl	8000554 <__aeabi_i2d>
 8001d56:	a316      	add	r3, pc, #88	; (adr r3, 8001db0 <_ZN3IMU12updateValuesEv+0x90>)
 8001d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d5c:	f7fe fc64 	bl	8000628 <__aeabi_dmul>
 8001d60:	4603      	mov	r3, r0
 8001d62:	460c      	mov	r4, r1
 8001d64:	4625      	mov	r5, r4
 8001d66:	461c      	mov	r4, r3
 8001d68:	4b18      	ldr	r3, [pc, #96]	; (8001dcc <_ZN3IMU12updateValuesEv+0xac>)
 8001d6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7fe fbf0 	bl	8000554 <__aeabi_i2d>
 8001d74:	a310      	add	r3, pc, #64	; (adr r3, 8001db8 <_ZN3IMU12updateValuesEv+0x98>)
 8001d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d7a:	f7fe fc55 	bl	8000628 <__aeabi_dmul>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	4620      	mov	r0, r4
 8001d84:	4629      	mov	r1, r5
 8001d86:	f7fe fa99 	bl	80002bc <__adddf3>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	460c      	mov	r4, r1
 8001d8e:	4618      	mov	r0, r3
 8001d90:	4621      	mov	r1, r4
 8001d92:	f7fe fef9 	bl	8000b88 <__aeabi_d2iz>
 8001d96:	4603      	mov	r3, r0
 8001d98:	b21a      	sxth	r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	815a      	strh	r2, [r3, #10]

	pre_zg = zg_;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001da4:	4b09      	ldr	r3, [pc, #36]	; (8001dcc <_ZN3IMU12updateValuesEv+0xac>)
 8001da6:	801a      	strh	r2, [r3, #0]
	zg_ = temp_val[2];
	mon_zg_ = zg_;
	*/


}
 8001da8:	bf00      	nop
 8001daa:	3708      	adds	r7, #8
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bdb0      	pop	{r4, r5, r7, pc}
 8001db0:	47ae147b 	.word	0x47ae147b
 8001db4:	3f847ae1 	.word	0x3f847ae1
 8001db8:	7ae147ae 	.word	0x7ae147ae
 8001dbc:	3fefae14 	.word	0x3fefae14
 8001dc0:	2004761c 	.word	0x2004761c
 8001dc4:	2004761a 	.word	0x2004761a
 8001dc8:	20047614 	.word	0x20047614
 8001dcc:	200001fc 	.word	0x200001fc

08001dd0 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001dd0:	b5b0      	push	{r4, r5, r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001dde:	ee07 3a90 	vmov	s15, r3
 8001de2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	edd3 7a03 	vldr	s15, [r3, #12]
 8001dec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001df0:	edc7 7a03 	vstr	s15, [r7, #12]
	float omega = -(corrected_zg / 16.4) * PI / 180;
 8001df4:	68f8      	ldr	r0, [r7, #12]
 8001df6:	f7fe fbbf 	bl	8000578 <__aeabi_f2d>
 8001dfa:	a316      	add	r3, pc, #88	; (adr r3, 8001e54 <_ZN3IMU8getOmegaEv+0x84>)
 8001dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e00:	f7fe fd3c 	bl	800087c <__aeabi_ddiv>
 8001e04:	4602      	mov	r2, r0
 8001e06:	460b      	mov	r3, r1
 8001e08:	4614      	mov	r4, r2
 8001e0a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001e0e:	a313      	add	r3, pc, #76	; (adr r3, 8001e5c <_ZN3IMU8getOmegaEv+0x8c>)
 8001e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e14:	4620      	mov	r0, r4
 8001e16:	4629      	mov	r1, r5
 8001e18:	f7fe fc06 	bl	8000628 <__aeabi_dmul>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	460c      	mov	r4, r1
 8001e20:	4618      	mov	r0, r3
 8001e22:	4621      	mov	r1, r4
 8001e24:	f04f 0200 	mov.w	r2, #0
 8001e28:	4b09      	ldr	r3, [pc, #36]	; (8001e50 <_ZN3IMU8getOmegaEv+0x80>)
 8001e2a:	f7fe fd27 	bl	800087c <__aeabi_ddiv>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	460c      	mov	r4, r1
 8001e32:	4618      	mov	r0, r3
 8001e34:	4621      	mov	r1, r4
 8001e36:	f7fe feef 	bl	8000c18 <__aeabi_d2f>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	60bb      	str	r3, [r7, #8]

	return omega;
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	ee07 3a90 	vmov	s15, r3
}
 8001e44:	eeb0 0a67 	vmov.f32	s0, s15
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bdb0      	pop	{r4, r5, r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	40668000 	.word	0x40668000
 8001e54:	66666666 	.word	0x66666666
 8001e58:	40306666 	.word	0x40306666
 8001e5c:	54411744 	.word	0x54411744
 8001e60:	400921fb 	.word	0x400921fb

08001e64 <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001e64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e66:	b08b      	sub	sp, #44	; 0x2c
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001e6c:	466b      	mov	r3, sp
 8001e6e:	461e      	mov	r6, r3
	HAL_Delay(800);
 8001e70:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001e74:	f008 f868 	bl	8009f48 <HAL_Delay>
	lcd_clear();
 8001e78:	f7ff f912 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	2000      	movs	r0, #0
 8001e80:	f7ff f91e 	bl	80010c0 <lcd_locate>
	lcd_printf("IMU     ");
 8001e84:	4840      	ldr	r0, [pc, #256]	; (8001f88 <_ZN3IMU11calibrationEv+0x124>)
 8001e86:	f7ff f945 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f7ff f917 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8001e92:	483e      	ldr	r0, [pc, #248]	; (8001f8c <_ZN3IMU11calibrationEv+0x128>)
 8001e94:	f7ff f93e 	bl	8001114 <lcd_printf>
	int16_t num = 2000;
 8001e98:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001e9c:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001e9e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001ea2:	1e5d      	subs	r5, r3, #1
 8001ea4:	61bd      	str	r5, [r7, #24]
 8001ea6:	462b      	mov	r3, r5
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	4619      	mov	r1, r3
 8001eac:	f04f 0200 	mov.w	r2, #0
 8001eb0:	f04f 0300 	mov.w	r3, #0
 8001eb4:	f04f 0400 	mov.w	r4, #0
 8001eb8:	0154      	lsls	r4, r2, #5
 8001eba:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001ebe:	014b      	lsls	r3, r1, #5
 8001ec0:	462b      	mov	r3, r5
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	f04f 0200 	mov.w	r2, #0
 8001eca:	f04f 0300 	mov.w	r3, #0
 8001ece:	f04f 0400 	mov.w	r4, #0
 8001ed2:	0154      	lsls	r4, r2, #5
 8001ed4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001ed8:	014b      	lsls	r3, r1, #5
 8001eda:	462b      	mov	r3, r5
 8001edc:	3301      	adds	r3, #1
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	3303      	adds	r3, #3
 8001ee2:	3307      	adds	r3, #7
 8001ee4:	08db      	lsrs	r3, r3, #3
 8001ee6:	00db      	lsls	r3, r3, #3
 8001ee8:	ebad 0d03 	sub.w	sp, sp, r3
 8001eec:	466b      	mov	r3, sp
 8001eee:	3303      	adds	r3, #3
 8001ef0:	089b      	lsrs	r3, r3, #2
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	83fb      	strh	r3, [r7, #30]
 8001efa:	8bfa      	ldrh	r2, [r7, #30]
 8001efc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	da13      	bge.n	8001f2c <_ZN3IMU11calibrationEv+0xc8>
		zg_vals[i] = float(zg_);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001f0a:	8bfb      	ldrh	r3, [r7, #30]
 8001f0c:	ee07 2a90 	vmov	s15, r2
 8001f10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f14:	697a      	ldr	r2, [r7, #20]
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(1);
 8001f1e:	2001      	movs	r0, #1
 8001f20:	f008 f812 	bl	8009f48 <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001f24:	8bfb      	ldrh	r3, [r7, #30]
 8001f26:	3301      	adds	r3, #1
 8001f28:	83fb      	strh	r3, [r7, #30]
 8001f2a:	e7e6      	b.n	8001efa <_ZN3IMU11calibrationEv+0x96>
	for(const auto &v : zg_vals){
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f30:	697a      	ldr	r2, [r7, #20]
 8001f32:	462b      	mov	r3, r5
 8001f34:	3301      	adds	r3, #1
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	4413      	add	r3, r2
 8001f3a:	613b      	str	r3, [r7, #16]
 8001f3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d00e      	beq.n	8001f62 <_ZN3IMU11calibrationEv+0xfe>
 8001f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f46:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	edd3 7a00 	vldr	s15, [r3]
 8001f4e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001f52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f56:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 8001f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5c:	3304      	adds	r3, #4
 8001f5e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f60:	e7ec      	b.n	8001f3c <_ZN3IMU11calibrationEv+0xd8>
	offset_ = sum / num;
 8001f62:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001f66:	ee07 3a90 	vmov	s15, r3
 8001f6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f6e:	edd7 6a08 	vldr	s13, [r7, #32]
 8001f72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	edc3 7a03 	vstr	s15, [r3, #12]
 8001f7c:	46b5      	mov	sp, r6
}
 8001f7e:	bf00      	nop
 8001f80:	372c      	adds	r7, #44	; 0x2c
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f86:	bf00      	nop
 8001f88:	08018dac 	.word	0x08018dac
 8001f8c:	08018db8 	.word	0x08018db8

08001f90 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af02      	add	r7, sp, #8
 8001f96:	4603      	mov	r3, r0
 8001f98:	460a      	mov	r2, r1
 8001f9a:	71fb      	strb	r3, [r7, #7]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001fa0:	79bb      	ldrb	r3, [r7, #6]
 8001fa2:	b299      	uxth	r1, r3
 8001fa4:	1dfa      	adds	r2, r7, #7
 8001fa6:	2364      	movs	r3, #100	; 0x64
 8001fa8:	9300      	str	r3, [sp, #0]
 8001faa:	2301      	movs	r3, #1
 8001fac:	480c      	ldr	r0, [pc, #48]	; (8001fe0 <INA260_read+0x50>)
 8001fae:	f009 fbcb 	bl	800b748 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001fb2:	79bb      	ldrb	r3, [r7, #6]
 8001fb4:	b299      	uxth	r1, r3
 8001fb6:	f107 020c 	add.w	r2, r7, #12
 8001fba:	2364      	movs	r3, #100	; 0x64
 8001fbc:	9300      	str	r3, [sp, #0]
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	4807      	ldr	r0, [pc, #28]	; (8001fe0 <INA260_read+0x50>)
 8001fc2:	f009 fcbf 	bl	800b944 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001fc6:	7b3b      	ldrb	r3, [r7, #12]
 8001fc8:	021b      	lsls	r3, r3, #8
 8001fca:	b21a      	sxth	r2, r3
 8001fcc:	7b7b      	ldrb	r3, [r7, #13]
 8001fce:	b21b      	sxth	r3, r3
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	b21b      	sxth	r3, r3
 8001fd4:	81fb      	strh	r3, [r7, #14]
	return val;
 8001fd6:	89fb      	ldrh	r3, [r7, #14]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20047834 	.word	0x20047834

08001fe4 <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001fe4:	b590      	push	{r4, r7, lr}
 8001fe6:	b087      	sub	sp, #28
 8001fe8:	af02      	add	r7, sp, #8
 8001fea:	4604      	mov	r4, r0
 8001fec:	4608      	mov	r0, r1
 8001fee:	4611      	mov	r1, r2
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	4623      	mov	r3, r4
 8001ff4:	71fb      	strb	r3, [r7, #7]
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	71bb      	strb	r3, [r7, #6]
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	717b      	strb	r3, [r7, #5]
 8001ffe:	4613      	mov	r3, r2
 8002000:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8002002:	79fb      	ldrb	r3, [r7, #7]
 8002004:	733b      	strb	r3, [r7, #12]
 8002006:	79bb      	ldrb	r3, [r7, #6]
 8002008:	737b      	strb	r3, [r7, #13]
 800200a:	797b      	ldrb	r3, [r7, #5]
 800200c:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 800200e:	793b      	ldrb	r3, [r7, #4]
 8002010:	b299      	uxth	r1, r3
 8002012:	f107 020c 	add.w	r2, r7, #12
 8002016:	2364      	movs	r3, #100	; 0x64
 8002018:	9300      	str	r3, [sp, #0]
 800201a:	2303      	movs	r3, #3
 800201c:	4803      	ldr	r0, [pc, #12]	; (800202c <INA260_write+0x48>)
 800201e:	f009 fb93 	bl	800b748 <HAL_I2C_Master_Transmit>
}
 8002022:	bf00      	nop
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	bd90      	pop	{r4, r7, pc}
 800202a:	bf00      	nop
 800202c:	20047834 	.word	0x20047834

08002030 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	71fb      	strb	r3, [r7, #7]
 800203a:	460b      	mov	r3, r1
 800203c:	71bb      	strb	r3, [r7, #6]
 800203e:	4613      	mov	r3, r2
 8002040:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8002042:	797b      	ldrb	r3, [r7, #5]
 8002044:	79ba      	ldrb	r2, [r7, #6]
 8002046:	79f9      	ldrb	r1, [r7, #7]
 8002048:	2000      	movs	r0, #0
 800204a:	f7ff ffcb 	bl	8001fe4 <INA260_write>
}
 800204e:	bf00      	nop
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	4603      	mov	r3, r0
 800205e:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8002060:	79fb      	ldrb	r3, [r7, #7]
 8002062:	461a      	mov	r2, r3
 8002064:	21df      	movs	r1, #223	; 0xdf
 8002066:	2000      	movs	r0, #0
 8002068:	f7ff ffe2 	bl	8002030 <setConfig>
}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
{

}
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4618      	mov	r0, r3
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
	...

0800208c <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8002094:	2300      	movs	r3, #0
 8002096:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8002098:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800209c:	482a      	ldr	r0, [pc, #168]	; (8002148 <_ZN8JoyStick8getValueEv+0xbc>)
 800209e:	f009 f9d1 	bl	800b444 <HAL_GPIO_ReadPin>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	bf0c      	ite	eq
 80020a8:	2301      	moveq	r3, #1
 80020aa:	2300      	movne	r3, #0
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d003      	beq.n	80020ba <_ZN8JoyStick8getValueEv+0x2e>
 80020b2:	89fb      	ldrh	r3, [r7, #14]
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 80020ba:	2101      	movs	r1, #1
 80020bc:	4823      	ldr	r0, [pc, #140]	; (800214c <_ZN8JoyStick8getValueEv+0xc0>)
 80020be:	f009 f9c1 	bl	800b444 <HAL_GPIO_ReadPin>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	bf0c      	ite	eq
 80020c8:	2301      	moveq	r3, #1
 80020ca:	2300      	movne	r3, #0
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <_ZN8JoyStick8getValueEv+0x4e>
 80020d2:	89fb      	ldrh	r3, [r7, #14]
 80020d4:	f043 0302 	orr.w	r3, r3, #2
 80020d8:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 80020da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020de:	481a      	ldr	r0, [pc, #104]	; (8002148 <_ZN8JoyStick8getValueEv+0xbc>)
 80020e0:	f009 f9b0 	bl	800b444 <HAL_GPIO_ReadPin>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	bf0c      	ite	eq
 80020ea:	2301      	moveq	r3, #1
 80020ec:	2300      	movne	r3, #0
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d003      	beq.n	80020fc <_ZN8JoyStick8getValueEv+0x70>
 80020f4:	89fb      	ldrh	r3, [r7, #14]
 80020f6:	f043 0304 	orr.w	r3, r3, #4
 80020fa:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 80020fc:	2104      	movs	r1, #4
 80020fe:	4814      	ldr	r0, [pc, #80]	; (8002150 <_ZN8JoyStick8getValueEv+0xc4>)
 8002100:	f009 f9a0 	bl	800b444 <HAL_GPIO_ReadPin>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	bf0c      	ite	eq
 800210a:	2301      	moveq	r3, #1
 800210c:	2300      	movne	r3, #0
 800210e:	b2db      	uxtb	r3, r3
 8002110:	2b00      	cmp	r3, #0
 8002112:	d003      	beq.n	800211c <_ZN8JoyStick8getValueEv+0x90>
 8002114:	89fb      	ldrh	r3, [r7, #14]
 8002116:	f043 0308 	orr.w	r3, r3, #8
 800211a:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 800211c:	2180      	movs	r1, #128	; 0x80
 800211e:	480a      	ldr	r0, [pc, #40]	; (8002148 <_ZN8JoyStick8getValueEv+0xbc>)
 8002120:	f009 f990 	bl	800b444 <HAL_GPIO_ReadPin>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	bf0c      	ite	eq
 800212a:	2301      	moveq	r3, #1
 800212c:	2300      	movne	r3, #0
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b00      	cmp	r3, #0
 8002132:	d003      	beq.n	800213c <_ZN8JoyStick8getValueEv+0xb0>
 8002134:	89fb      	ldrh	r3, [r7, #14]
 8002136:	f043 0310 	orr.w	r3, r3, #16
 800213a:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 800213c:	89fb      	ldrh	r3, [r7, #14]
}
 800213e:	4618      	mov	r0, r3
 8002140:	3710      	adds	r7, #16
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40021000 	.word	0x40021000
 800214c:	40020c00 	.word	0x40020c00
 8002150:	40020400 	.word	0x40020400

08002154 <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	460b      	mov	r3, r1
 800215e:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8002160:	78fb      	ldrb	r3, [r7, #3]
 8002162:	2b52      	cmp	r3, #82	; 0x52
 8002164:	d112      	bne.n	800218c <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002166:	2200      	movs	r2, #0
 8002168:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800216c:	4856      	ldr	r0, [pc, #344]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 800216e:	f009 f981 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002172:	2201      	movs	r2, #1
 8002174:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002178:	4853      	ldr	r0, [pc, #332]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 800217a:	f009 f97b 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800217e:	2201      	movs	r2, #1
 8002180:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002184:	4850      	ldr	r0, [pc, #320]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 8002186:	f009 f975 	bl	800b474 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 800218a:	e098      	b.n	80022be <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 800218c:	78fb      	ldrb	r3, [r7, #3]
 800218e:	2b47      	cmp	r3, #71	; 0x47
 8002190:	d112      	bne.n	80021b8 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002192:	2201      	movs	r2, #1
 8002194:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002198:	484b      	ldr	r0, [pc, #300]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 800219a:	f009 f96b 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800219e:	2200      	movs	r2, #0
 80021a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021a4:	4848      	ldr	r0, [pc, #288]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 80021a6:	f009 f965 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80021aa:	2201      	movs	r2, #1
 80021ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021b0:	4845      	ldr	r0, [pc, #276]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 80021b2:	f009 f95f 	bl	800b474 <HAL_GPIO_WritePin>
}
 80021b6:	e082      	b.n	80022be <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 80021b8:	78fb      	ldrb	r3, [r7, #3]
 80021ba:	2b42      	cmp	r3, #66	; 0x42
 80021bc:	d112      	bne.n	80021e4 <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80021be:	2201      	movs	r2, #1
 80021c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021c4:	4840      	ldr	r0, [pc, #256]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 80021c6:	f009 f955 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80021ca:	2201      	movs	r2, #1
 80021cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021d0:	483d      	ldr	r0, [pc, #244]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 80021d2:	f009 f94f 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80021d6:	2200      	movs	r2, #0
 80021d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021dc:	483a      	ldr	r0, [pc, #232]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 80021de:	f009 f949 	bl	800b474 <HAL_GPIO_WritePin>
}
 80021e2:	e06c      	b.n	80022be <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 80021e4:	78fb      	ldrb	r3, [r7, #3]
 80021e6:	2b43      	cmp	r3, #67	; 0x43
 80021e8:	d112      	bne.n	8002210 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80021ea:	2201      	movs	r2, #1
 80021ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021f0:	4835      	ldr	r0, [pc, #212]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 80021f2:	f009 f93f 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80021f6:	2200      	movs	r2, #0
 80021f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021fc:	4832      	ldr	r0, [pc, #200]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 80021fe:	f009 f939 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002202:	2200      	movs	r2, #0
 8002204:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002208:	482f      	ldr	r0, [pc, #188]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 800220a:	f009 f933 	bl	800b474 <HAL_GPIO_WritePin>
}
 800220e:	e056      	b.n	80022be <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8002210:	78fb      	ldrb	r3, [r7, #3]
 8002212:	2b4d      	cmp	r3, #77	; 0x4d
 8002214:	d112      	bne.n	800223c <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002216:	2200      	movs	r2, #0
 8002218:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800221c:	482a      	ldr	r0, [pc, #168]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 800221e:	f009 f929 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002222:	2201      	movs	r2, #1
 8002224:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002228:	4827      	ldr	r0, [pc, #156]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 800222a:	f009 f923 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800222e:	2200      	movs	r2, #0
 8002230:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002234:	4824      	ldr	r0, [pc, #144]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 8002236:	f009 f91d 	bl	800b474 <HAL_GPIO_WritePin>
}
 800223a:	e040      	b.n	80022be <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 800223c:	78fb      	ldrb	r3, [r7, #3]
 800223e:	2b59      	cmp	r3, #89	; 0x59
 8002240:	d112      	bne.n	8002268 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002242:	2200      	movs	r2, #0
 8002244:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002248:	481f      	ldr	r0, [pc, #124]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 800224a:	f009 f913 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800224e:	2200      	movs	r2, #0
 8002250:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002254:	481c      	ldr	r0, [pc, #112]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 8002256:	f009 f90d 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800225a:	2201      	movs	r2, #1
 800225c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002260:	4819      	ldr	r0, [pc, #100]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 8002262:	f009 f907 	bl	800b474 <HAL_GPIO_WritePin>
}
 8002266:	e02a      	b.n	80022be <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8002268:	78fb      	ldrb	r3, [r7, #3]
 800226a:	2b57      	cmp	r3, #87	; 0x57
 800226c:	d112      	bne.n	8002294 <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800226e:	2200      	movs	r2, #0
 8002270:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002274:	4814      	ldr	r0, [pc, #80]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 8002276:	f009 f8fd 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800227a:	2200      	movs	r2, #0
 800227c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002280:	4811      	ldr	r0, [pc, #68]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 8002282:	f009 f8f7 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002286:	2200      	movs	r2, #0
 8002288:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800228c:	480e      	ldr	r0, [pc, #56]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 800228e:	f009 f8f1 	bl	800b474 <HAL_GPIO_WritePin>
}
 8002292:	e014      	b.n	80022be <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 8002294:	78fb      	ldrb	r3, [r7, #3]
 8002296:	2b7e      	cmp	r3, #126	; 0x7e
 8002298:	d111      	bne.n	80022be <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800229a:	2201      	movs	r2, #1
 800229c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022a0:	4809      	ldr	r0, [pc, #36]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 80022a2:	f009 f8e7 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80022a6:	2201      	movs	r2, #1
 80022a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022ac:	4806      	ldr	r0, [pc, #24]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 80022ae:	f009 f8e1 	bl	800b474 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80022b2:	2201      	movs	r2, #1
 80022b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022b8:	4803      	ldr	r0, [pc, #12]	; (80022c8 <_ZN3LED9fullColorEc+0x174>)
 80022ba:	f009 f8db 	bl	800b474 <HAL_GPIO_WritePin>
}
 80022be:	bf00      	nop
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	40020000 	.word	0x40020000

080022cc <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	460b      	mov	r3, r1
 80022d6:	70fb      	strb	r3, [r7, #3]
 80022d8:	4613      	mov	r3, r2
 80022da:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 80022dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d106      	bne.n	80022f2 <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80022e4:	2201      	movs	r2, #1
 80022e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022ea:	4813      	ldr	r0, [pc, #76]	; (8002338 <_ZN3LED2LREaa+0x6c>)
 80022ec:	f009 f8c2 	bl	800b474 <HAL_GPIO_WritePin>
 80022f0:	e009      	b.n	8002306 <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 80022f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d105      	bne.n	8002306 <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80022fa:	2200      	movs	r2, #0
 80022fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002300:	480d      	ldr	r0, [pc, #52]	; (8002338 <_ZN3LED2LREaa+0x6c>)
 8002302:	f009 f8b7 	bl	800b474 <HAL_GPIO_WritePin>

	if(r_status == 1)
 8002306:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800230a:	2b01      	cmp	r3, #1
 800230c:	d106      	bne.n	800231c <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 800230e:	2201      	movs	r2, #1
 8002310:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002314:	4808      	ldr	r0, [pc, #32]	; (8002338 <_ZN3LED2LREaa+0x6c>)
 8002316:	f009 f8ad 	bl	800b474 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 800231a:	e009      	b.n	8002330 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 800231c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d105      	bne.n	8002330 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8002324:	2200      	movs	r2, #0
 8002326:	f44f 7100 	mov.w	r1, #512	; 0x200
 800232a:	4803      	ldr	r0, [pc, #12]	; (8002338 <_ZN3LED2LREaa+0x6c>)
 800232c:	f009 f8a2 	bl	800b474 <HAL_GPIO_WritePin>
}
 8002330:	bf00      	nop
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40020000 	.word	0x40020000

0800233c <_ZN10LineSensorC1Ev>:
float mon_sens9;
float mon_sens10;
float mon_sens11;
float mon_sens12;

LineSensor::LineSensor()
 800233c:	b580      	push	{r7, lr}
 800233e:	b092      	sub	sp, #72	; 0x48
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff fe92 	bl	8002074 <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	637b      	str	r3, [r7, #52]	; 0x34
 8002354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002356:	647b      	str	r3, [r7, #68]	; 0x44
 8002358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800235a:	331c      	adds	r3, #28
 800235c:	633b      	str	r3, [r7, #48]	; 0x30
 800235e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002362:	429a      	cmp	r2, r3
 8002364:	d008      	beq.n	8002378 <_ZN10LineSensorC1Ev+0x3c>
 8002366:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002368:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 800236a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800236c:	2200      	movs	r2, #0
 800236e:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 8002370:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002372:	3302      	adds	r3, #2
 8002374:	647b      	str	r3, [r7, #68]	; 0x44
 8002376:	e7f2      	b.n	800235e <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 800237e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002382:	643b      	str	r3, [r7, #64]	; 0x40
 8002384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002386:	3338      	adds	r3, #56	; 0x38
 8002388:	627b      	str	r3, [r7, #36]	; 0x24
 800238a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800238c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238e:	429a      	cmp	r2, r3
 8002390:	d009      	beq.n	80023a6 <_ZN10LineSensorC1Ev+0x6a>
 8002392:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002394:	623b      	str	r3, [r7, #32]
		s = 0;
 8002396:	6a3b      	ldr	r3, [r7, #32]
 8002398:	f04f 0200 	mov.w	r2, #0
 800239c:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 800239e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023a0:	3304      	adds	r3, #4
 80023a2:	643b      	str	r3, [r7, #64]	; 0x40
 80023a4:	e7f1      	b.n	800238a <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80023ac:	61fb      	str	r3, [r7, #28]
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	3338      	adds	r3, #56	; 0x38
 80023b6:	61bb      	str	r3, [r7, #24]
 80023b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80023ba:	69bb      	ldr	r3, [r7, #24]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d009      	beq.n	80023d4 <_ZN10LineSensorC1Ev+0x98>
 80023c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023c2:	617b      	str	r3, [r7, #20]
		m = 0;
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	f04f 0200 	mov.w	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 80023cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023ce:	3304      	adds	r3, #4
 80023d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023d2:	e7f1      	b.n	80023b8 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 80023da:	613b      	str	r3, [r7, #16]
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	63bb      	str	r3, [r7, #56]	; 0x38
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	3338      	adds	r3, #56	; 0x38
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d009      	beq.n	8002402 <_ZN10LineSensorC1Ev+0xc6>
 80023ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023f0:	60bb      	str	r3, [r7, #8]
		s = 1;
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80023f8:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 80023fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023fc:	3304      	adds	r3, #4
 80023fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8002400:	e7f1      	b.n	80023e6 <_ZN10LineSensorC1Ev+0xaa>
	}

}
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4618      	mov	r0, r3
 8002406:	3748      	adds	r7, #72	; 0x48
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	220e      	movs	r2, #14
 8002418:	4619      	mov	r1, r3
 800241a:	4803      	ldr	r0, [pc, #12]	; (8002428 <_ZN10LineSensor8ADCStartEv+0x1c>)
 800241c:	f007 fdfa 	bl	800a014 <HAL_ADC_Start_DMA>
}
 8002420:	bf00      	nop
 8002422:	3708      	adds	r7, #8
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	20047758 	.word	0x20047758

0800242c <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 800242c:	b480      	push	{r7}
 800242e:	b085      	sub	sp, #20
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 8002434:	2300      	movs	r3, #0
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2b0d      	cmp	r3, #13
 800243c:	dc2f      	bgt.n	800249e <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	3392      	adds	r3, #146	; 0x92
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	4413      	add	r3, r2
 8002448:	3304      	adds	r3, #4
 800244a:	ed93 7a00 	vldr	s14, [r3]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	68fa      	ldr	r2, [r7, #12]
 8002452:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002456:	ee07 3a90 	vmov	s15, r3
 800245a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	33a0      	adds	r3, #160	; 0xa0
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	4413      	add	r3, r2
 8002468:	3304      	adds	r3, #4
 800246a:	edd3 7a00 	vldr	s15, [r3]
 800246e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002472:	4b14      	ldr	r3, [pc, #80]	; (80024c4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	4619      	mov	r1, r3
 8002478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	460b      	mov	r3, r1
 8002480:	00db      	lsls	r3, r3, #3
 8002482:	1a5b      	subs	r3, r3, r1
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	68f9      	ldr	r1, [r7, #12]
 8002488:	440b      	add	r3, r1
 800248a:	3306      	adds	r3, #6
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	4413      	add	r3, r2
 8002490:	3304      	adds	r3, #4
 8002492:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	3301      	adds	r3, #1
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	e7cc      	b.n	8002438 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 800249e:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	3301      	adds	r3, #1
 80024a4:	b2da      	uxtb	r2, r3
 80024a6:	4b07      	ldr	r3, [pc, #28]	; (80024c4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80024a8:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 80024aa:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	2b09      	cmp	r3, #9
 80024b0:	d902      	bls.n	80024b8 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 80024b2:	4b04      	ldr	r3, [pc, #16]	; (80024c4 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	701a      	strb	r2, [r3, #0]


}
 80024b8:	bf00      	nop
 80024ba:	3714      	adds	r7, #20
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	200001fe 	.word	0x200001fe

080024c8 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 80024c8:	b490      	push	{r4, r7}
 80024ca:	b08e      	sub	sp, #56	; 0x38
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
	float temp_val[10];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80024d0:	2300      	movs	r3, #0
 80024d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80024d6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80024da:	2b0d      	cmp	r3, #13
 80024dc:	f200 8087 	bhi.w	80025ee <_ZN10LineSensor18updateSensorValuesEv+0x126>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80024e0:	2300      	movs	r3, #0
 80024e2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80024e6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80024ea:	2b09      	cmp	r3, #9
 80024ec:	d81c      	bhi.n	8002528 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 80024ee:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 80024f2:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 80024f6:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	4613      	mov	r3, r2
 80024fe:	00db      	lsls	r3, r3, #3
 8002500:	1a9b      	subs	r3, r3, r2
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	4423      	add	r3, r4
 8002506:	3306      	adds	r3, #6
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	4403      	add	r3, r0
 800250c:	3304      	adds	r3, #4
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	008b      	lsls	r3, r1, #2
 8002512:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002516:	440b      	add	r3, r1
 8002518:	3b30      	subs	r3, #48	; 0x30
 800251a:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 800251c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002520:	3301      	adds	r3, #1
 8002522:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8002526:	e7de      	b.n	80024e6 <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 8002528:	2300      	movs	r3, #0
 800252a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 800252e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002532:	2b09      	cmp	r3, #9
 8002534:	d84d      	bhi.n	80025d2 <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 8002536:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800253a:	3301      	adds	r3, #1
 800253c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002540:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002544:	2b09      	cmp	r3, #9
 8002546:	d83e      	bhi.n	80025c6 <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 8002548:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002552:	4413      	add	r3, r2
 8002554:	3b30      	subs	r3, #48	; 0x30
 8002556:	ed93 7a00 	vldr	s14, [r3]
 800255a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002564:	4413      	add	r3, r2
 8002566:	3b30      	subs	r3, #48	; 0x30
 8002568:	edd3 7a00 	vldr	s15, [r3]
 800256c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002574:	d521      	bpl.n	80025ba <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 8002576:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002580:	4413      	add	r3, r2
 8002582:	3b30      	subs	r3, #48	; 0x30
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8002588:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800258c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002590:	0092      	lsls	r2, r2, #2
 8002592:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002596:	440a      	add	r2, r1
 8002598:	3a30      	subs	r2, #48	; 0x30
 800259a:	6812      	ldr	r2, [r2, #0]
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80025a2:	440b      	add	r3, r1
 80025a4:	3b30      	subs	r3, #48	; 0x30
 80025a6:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 80025a8:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80025b2:	4413      	add	r3, r2
 80025b4:	3b30      	subs	r3, #48	; 0x30
 80025b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025b8:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 80025ba:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80025be:	3301      	adds	r3, #1
 80025c0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80025c4:	e7bc      	b.n	8002540 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 80025c6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80025ca:	3301      	adds	r3, #1
 80025cc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80025d0:	e7ad      	b.n	800252e <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = temp_val[5];
 80025d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80025d6:	69fa      	ldr	r2, [r7, #28]
 80025d8:	6879      	ldr	r1, [r7, #4]
 80025da:	33b0      	adds	r3, #176	; 0xb0
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	440b      	add	r3, r1
 80025e0:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80025e2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80025e6:	3301      	adds	r3, #1
 80025e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80025ec:	e773      	b.n	80024d6 <_ZN10LineSensor18updateSensorValuesEv+0xe>
	mon_sens9 = sensor[9];
	mon_sens10 = sensor[10];
	mon_sens11 = sensor[11];
	mon_sens12 = sensor[12];
	*/
}
 80025ee:	bf00      	nop
 80025f0:	3738      	adds	r7, #56	; 0x38
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bc90      	pop	{r4, r7}
 80025f6:	4770      	bx	lr

080025f8 <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b0a0      	sub	sp, #128	; 0x80
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 8002600:	2064      	movs	r0, #100	; 0x64
 8002602:	f007 fca1 	bl	8009f48 <HAL_Delay>

	lcd_clear();
 8002606:	f7fe fd4b 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 800260a:	2100      	movs	r1, #0
 800260c:	2000      	movs	r0, #0
 800260e:	f7fe fd57 	bl	80010c0 <lcd_locate>
	lcd_printf("LineSens");
 8002612:	4886      	ldr	r0, [pc, #536]	; (800282c <_ZN10LineSensor11calibrationEv+0x234>)
 8002614:	f7fe fd7e 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8002618:	2101      	movs	r1, #1
 800261a:	2000      	movs	r0, #0
 800261c:	f7fe fd50 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8002620:	4883      	ldr	r0, [pc, #524]	; (8002830 <_ZN10LineSensor11calibrationEv+0x238>)
 8002622:	f7fe fd77 	bl	8001114 <lcd_printf>


	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002626:	2300      	movs	r3, #0
 8002628:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 800262c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002630:	2b0d      	cmp	r3, #13
 8002632:	d823      	bhi.n	800267c <_ZN10LineSensor11calibrationEv+0x84>
		max_values[i] = sensor[i];
 8002634:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002638:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800263c:	6879      	ldr	r1, [r7, #4]
 800263e:	32b0      	adds	r2, #176	; 0xb0
 8002640:	0092      	lsls	r2, r2, #2
 8002642:	440a      	add	r2, r1
 8002644:	6812      	ldr	r2, [r2, #0]
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800264c:	440b      	add	r3, r1
 800264e:	3b40      	subs	r3, #64	; 0x40
 8002650:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 8002652:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002656:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800265a:	6879      	ldr	r1, [r7, #4]
 800265c:	32b0      	adds	r2, #176	; 0xb0
 800265e:	0092      	lsls	r2, r2, #2
 8002660:	440a      	add	r2, r1
 8002662:	6812      	ldr	r2, [r2, #0]
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800266a:	440b      	add	r3, r1
 800266c:	3b78      	subs	r3, #120	; 0x78
 800266e:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002670:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002674:	3301      	adds	r3, #1
 8002676:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 800267a:	e7d7      	b.n	800262c <_ZN10LineSensor11calibrationEv+0x34>
	}

	while(joy_stick_.getValue() != JOY_C){
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 8002682:	4618      	mov	r0, r3
 8002684:	f7ff fd02 	bl	800208c <_ZN8JoyStick8getValueEv>
 8002688:	4603      	mov	r3, r0
 800268a:	2b02      	cmp	r3, #2
 800268c:	bf14      	ite	ne
 800268e:	2301      	movne	r3, #1
 8002690:	2300      	moveq	r3, #0
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b00      	cmp	r3, #0
 8002696:	d079      	beq.n	800278c <_ZN10LineSensor11calibrationEv+0x194>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002698:	2300      	movs	r3, #0
 800269a:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 800269e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80026a2:	2b0d      	cmp	r3, #13
 80026a4:	d850      	bhi.n	8002748 <_ZN10LineSensor11calibrationEv+0x150>
			if(max_values[i] < sensor[i]){
 80026a6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80026b0:	4413      	add	r3, r2
 80026b2:	3b40      	subs	r3, #64	; 0x40
 80026b4:	ed93 7a00 	vldr	s14, [r3]
 80026b8:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	33b0      	adds	r3, #176	; 0xb0
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	4413      	add	r3, r2
 80026c4:	edd3 7a00 	vldr	s15, [r3]
 80026c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d0:	d50f      	bpl.n	80026f2 <_ZN10LineSensor11calibrationEv+0xfa>
				max_values[i] = sensor[i];
 80026d2:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 80026d6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80026da:	6879      	ldr	r1, [r7, #4]
 80026dc:	32b0      	adds	r2, #176	; 0xb0
 80026de:	0092      	lsls	r2, r2, #2
 80026e0:	440a      	add	r2, r1
 80026e2:	6812      	ldr	r2, [r2, #0]
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80026ea:	440b      	add	r3, r1
 80026ec:	3b40      	subs	r3, #64	; 0x40
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	e024      	b.n	800273c <_ZN10LineSensor11calibrationEv+0x144>
			}
			else if(min_values[i] > sensor[i]){
 80026f2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80026fc:	4413      	add	r3, r2
 80026fe:	3b78      	subs	r3, #120	; 0x78
 8002700:	ed93 7a00 	vldr	s14, [r3]
 8002704:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	33b0      	adds	r3, #176	; 0xb0
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	4413      	add	r3, r2
 8002710:	edd3 7a00 	vldr	s15, [r3]
 8002714:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800271c:	dd0e      	ble.n	800273c <_ZN10LineSensor11calibrationEv+0x144>
				min_values[i] = sensor[i];
 800271e:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 8002722:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	32b0      	adds	r2, #176	; 0xb0
 800272a:	0092      	lsls	r2, r2, #2
 800272c:	440a      	add	r2, r1
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002736:	440b      	add	r3, r1
 8002738:	3b78      	subs	r3, #120	; 0x78
 800273a:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800273c:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002740:	3301      	adds	r3, #1
 8002742:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002746:	e7aa      	b.n	800269e <_ZN10LineSensor11calibrationEv+0xa6>
			}
		}

		if(rotary_switch_.getValue() == 0){
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f203 23be 	addw	r3, r3, #702	; 0x2be
 800274e:	4618      	mov	r0, r3
 8002750:	f002 fe90 	bl	8005474 <_ZN12RotarySwitch8getValueEv>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	bf0c      	ite	eq
 800275a:	2301      	moveq	r3, #1
 800275c:	2300      	movne	r3, #0
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b00      	cmp	r3, #0
 8002762:	d009      	beq.n	8002778 <_ZN10LineSensor11calibrationEv+0x180>
			led_.LR(-1, 1);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800276a:	2201      	movs	r2, #1
 800276c:	f04f 31ff 	mov.w	r1, #4294967295
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff fdab 	bl	80022cc <_ZN3LED2LREaa>
 8002776:	e781      	b.n	800267c <_ZN10LineSensor11calibrationEv+0x84>

		}
		else{
			led_.LR(-1, 0);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800277e:	2200      	movs	r2, #0
 8002780:	f04f 31ff 	mov.w	r1, #4294967295
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff fda1 	bl	80022cc <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 800278a:	e777      	b.n	800267c <_ZN10LineSensor11calibrationEv+0x84>
		printf("%f, ", m);
	}
		printf("\n");
	*/

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800278c:	2300      	movs	r3, #0
 800278e:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002792:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002796:	2b0d      	cmp	r3, #13
 8002798:	d826      	bhi.n	80027e8 <_ZN10LineSensor11calibrationEv+0x1f0>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 800279a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80027a4:	4413      	add	r3, r2
 80027a6:	3b40      	subs	r3, #64	; 0x40
 80027a8:	ed93 7a00 	vldr	s14, [r3]
 80027ac:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80027b6:	4413      	add	r3, r2
 80027b8:	3b78      	subs	r3, #120	; 0x78
 80027ba:	edd3 7a00 	vldr	s15, [r3]
 80027be:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027c2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80027c6:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8002834 <_ZN10LineSensor11calibrationEv+0x23c>
 80027ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	3392      	adds	r3, #146	; 0x92
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	4413      	add	r3, r2
 80027d6:	3304      	adds	r3, #4
 80027d8:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80027dc:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80027e0:	3301      	adds	r3, #1
 80027e2:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 80027e6:	e7d4      	b.n	8002792 <_ZN10LineSensor11calibrationEv+0x19a>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80027e8:	2300      	movs	r3, #0
 80027ea:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 80027ee:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80027f2:	2b0d      	cmp	r3, #13
 80027f4:	d815      	bhi.n	8002822 <_ZN10LineSensor11calibrationEv+0x22a>
		offset_values_[i] = min_values[i];
 80027f6:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 80027fa:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80027fe:	0092      	lsls	r2, r2, #2
 8002800:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002804:	440a      	add	r2, r1
 8002806:	3a78      	subs	r2, #120	; 0x78
 8002808:	6812      	ldr	r2, [r2, #0]
 800280a:	6879      	ldr	r1, [r7, #4]
 800280c:	33a0      	adds	r3, #160	; 0xa0
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	440b      	add	r3, r1
 8002812:	3304      	adds	r3, #4
 8002814:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002816:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800281a:	3301      	adds	r3, #1
 800281c:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8002820:	e7e5      	b.n	80027ee <_ZN10LineSensor11calibrationEv+0x1f6>
	}


}
 8002822:	bf00      	nop
 8002824:	3780      	adds	r7, #128	; 0x80
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	08018dc4 	.word	0x08018dc4
 8002830:	08018dd0 	.word	0x08018dd0
 8002834:	447a0000 	.word	0x447a0000

08002838 <_ZN10LineSensor13emergencyStopEv>:
{
	//printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
	uint16_t out_cnt = 0;
 8002840:	2300      	movs	r3, #0
 8002842:	81fb      	strh	r3, [r7, #14]
	/*
	for(const auto & s : sensor){
		if(s >= 550) out_cnt++;
	}
	*/
	for(uint16_t i = 3; i <= 10; i++){
 8002844:	2303      	movs	r3, #3
 8002846:	81bb      	strh	r3, [r7, #12]
 8002848:	89bb      	ldrh	r3, [r7, #12]
 800284a:	2b0a      	cmp	r3, #10
 800284c:	d814      	bhi.n	8002878 <_ZN10LineSensor13emergencyStopEv+0x40>
		if(sensor[i] >= 550) out_cnt++;
 800284e:	89bb      	ldrh	r3, [r7, #12]
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	33b0      	adds	r3, #176	; 0xb0
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	4413      	add	r3, r2
 8002858:	edd3 7a00 	vldr	s15, [r3]
 800285c:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80028cc <_ZN10LineSensor13emergencyStopEv+0x94>
 8002860:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002868:	db02      	blt.n	8002870 <_ZN10LineSensor13emergencyStopEv+0x38>
 800286a:	89fb      	ldrh	r3, [r7, #14]
 800286c:	3301      	adds	r3, #1
 800286e:	81fb      	strh	r3, [r7, #14]
	for(uint16_t i = 3; i <= 10; i++){
 8002870:	89bb      	ldrh	r3, [r7, #12]
 8002872:	3301      	adds	r3, #1
 8002874:	81bb      	strh	r3, [r7, #12]
 8002876:	e7e7      	b.n	8002848 <_ZN10LineSensor13emergencyStopEv+0x10>
	}

	if(out_cnt >= 8){
 8002878:	89fb      	ldrh	r3, [r7, #14]
 800287a:	2b07      	cmp	r3, #7
 800287c:	d906      	bls.n	800288c <_ZN10LineSensor13emergencyStopEv+0x54>
		cnt++;
 800287e:	4b14      	ldr	r3, [pc, #80]	; (80028d0 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002880:	881b      	ldrh	r3, [r3, #0]
 8002882:	3301      	adds	r3, #1
 8002884:	b29a      	uxth	r2, r3
 8002886:	4b12      	ldr	r3, [pc, #72]	; (80028d0 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002888:	801a      	strh	r2, [r3, #0]
 800288a:	e002      	b.n	8002892 <_ZN10LineSensor13emergencyStopEv+0x5a>
	}
	else{
		cnt = 0;
 800288c:	4b10      	ldr	r3, [pc, #64]	; (80028d0 <_ZN10LineSensor13emergencyStopEv+0x98>)
 800288e:	2200      	movs	r2, #0
 8002890:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 100){
 8002892:	4b0f      	ldr	r3, [pc, #60]	; (80028d0 <_ZN10LineSensor13emergencyStopEv+0x98>)
 8002894:	881b      	ldrh	r3, [r3, #0]
 8002896:	2b63      	cmp	r3, #99	; 0x63
 8002898:	d903      	bls.n	80028a2 <_ZN10LineSensor13emergencyStopEv+0x6a>
		flag = true;
 800289a:	4b0e      	ldr	r3, [pc, #56]	; (80028d4 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 800289c:	2201      	movs	r2, #1
 800289e:	701a      	strb	r2, [r3, #0]
 80028a0:	e002      	b.n	80028a8 <_ZN10LineSensor13emergencyStopEv+0x70>
	}
	else flag = false;
 80028a2:	4b0c      	ldr	r3, [pc, #48]	; (80028d4 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	701a      	strb	r2, [r3, #0]

	if(cnt >= 10000) cnt = 10000;
 80028a8:	4b09      	ldr	r3, [pc, #36]	; (80028d0 <_ZN10LineSensor13emergencyStopEv+0x98>)
 80028aa:	881b      	ldrh	r3, [r3, #0]
 80028ac:	f242 720f 	movw	r2, #9999	; 0x270f
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d903      	bls.n	80028bc <_ZN10LineSensor13emergencyStopEv+0x84>
 80028b4:	4b06      	ldr	r3, [pc, #24]	; (80028d0 <_ZN10LineSensor13emergencyStopEv+0x98>)
 80028b6:	f242 7210 	movw	r2, #10000	; 0x2710
 80028ba:	801a      	strh	r2, [r3, #0]

	return flag;
 80028bc:	4b05      	ldr	r3, [pc, #20]	; (80028d4 <_ZN10LineSensor13emergencyStopEv+0x9c>)
 80028be:	781b      	ldrb	r3, [r3, #0]

}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3714      	adds	r7, #20
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr
 80028cc:	44098000 	.word	0x44098000
 80028d0:	20000200 	.word	0x20000200
 80028d4:	20000202 	.word	0x20000202

080028d8 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	ed87 0a01 	vstr	s0, [r7, #4]
 80028e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80028e6:	eef0 7ae7 	vabs.f32	s15, s15
 80028ea:	eeb0 0a67 	vmov.f32	s0, s15
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC>:
float mon_ref_dis, mon_current_dis;
uint16_t mon_vel_idx, mon_i;
float mon_tar_vel;


LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl, SideSensor *side_sensor, Encoder *encoder, Odometry *odometry, Logger *logger, IMU *imu, ESC *esc) :
 80028f8:	b480      	push	{r7}
 80028fa:	b089      	sub	sp, #36	; 0x24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	60f8      	str	r0, [r7, #12]
 8002900:	60b9      	str	r1, [r7, #8]
 8002902:	607a      	str	r2, [r7, #4]
 8002904:	603b      	str	r3, [r7, #0]
				kp_(0), kd_(0), ki_(0),
				excution_flag_(false), i_reset_flag_(false), normal_ratio_(0),
				target_velocity_(0), max_velocity_(0), max_velocity2_(0), min_velocity_(0), min_velocity2_(0), logging_flag_(false),
				ref_distance_(0), velocity_play_flag_(false), velocity_table_idx_(0), mode_selector_(0), crossline_idx_(0), sideline_idx_(0), sideline_idx2_(0), all_sideline_idx_(0),
				ignore_crossline_flag_(false), stable_flag_(false), stable_flag_force_(false), stable_cnt_reset_flag_(false), max_acc_(0), max_dec_(0), max_acc2_(0), max_dec2_(0), correction_check_cnt_(0),
				store_check_cnt_(0), ignore_check_cnt_(0), all_sideline_flag_(false)
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f04f 0200 	mov.w	r2, #0
 800290c:	629a      	str	r2, [r3, #40]	; 0x28
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f04f 0200 	mov.w	r2, #0
 8002914:	62da      	str	r2, [r3, #44]	; 0x2c
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f04f 0200 	mov.w	r2, #0
 800291c:	631a      	str	r2, [r3, #48]	; 0x30
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f04f 0200 	mov.w	r2, #0
 8002934:	645a      	str	r2, [r3, #68]	; 0x44
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f04f 0200 	mov.w	r2, #0
 800293c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f04f 0200 	mov.w	r2, #0
 8002946:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f04f 0200 	mov.w	r2, #0
 8002950:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f04f 0200 	mov.w	r2, #0
 800295a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f04f 0200 	mov.w	r2, #0
 8002964:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2200      	movs	r2, #0
 800296c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8002976:	330c      	adds	r3, #12
 8002978:	f04f 0200 	mov.w	r2, #0
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002984:	3350      	adds	r3, #80	; 0x50
 8002986:	2200      	movs	r2, #0
 8002988:	701a      	strb	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002990:	3352      	adds	r3, #82	; 0x52
 8002992:	2200      	movs	r2, #0
 8002994:	801a      	strh	r2, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800299c:	3354      	adds	r3, #84	; 0x54
 800299e:	2200      	movs	r2, #0
 80029a0:	801a      	strh	r2, [r3, #0]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029a8:	3318      	adds	r3, #24
 80029aa:	2200      	movs	r2, #0
 80029ac:	801a      	strh	r2, [r3, #0]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029b4:	331c      	adds	r3, #28
 80029b6:	2200      	movs	r2, #0
 80029b8:	801a      	strh	r2, [r3, #0]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029c0:	331e      	adds	r3, #30
 80029c2:	2200      	movs	r2, #0
 80029c4:	801a      	strh	r2, [r3, #0]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029cc:	3320      	adds	r3, #32
 80029ce:	2200      	movs	r2, #0
 80029d0:	801a      	strh	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029d8:	3322      	adds	r3, #34	; 0x22
 80029da:	2200      	movs	r2, #0
 80029dc:	701a      	strb	r2, [r3, #0]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029e4:	3323      	adds	r3, #35	; 0x23
 80029e6:	2200      	movs	r2, #0
 80029e8:	701a      	strb	r2, [r3, #0]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029f0:	3324      	adds	r3, #36	; 0x24
 80029f2:	2200      	movs	r2, #0
 80029f4:	701a      	strb	r2, [r3, #0]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80029fc:	3325      	adds	r3, #37	; 0x25
 80029fe:	2200      	movs	r2, #0
 8002a00:	701a      	strb	r2, [r3, #0]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002a08:	3328      	adds	r3, #40	; 0x28
 8002a0a:	f04f 0200 	mov.w	r2, #0
 8002a0e:	601a      	str	r2, [r3, #0]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002a16:	332c      	adds	r3, #44	; 0x2c
 8002a18:	f04f 0200 	mov.w	r2, #0
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002a24:	3330      	adds	r3, #48	; 0x30
 8002a26:	f04f 0200 	mov.w	r2, #0
 8002a2a:	601a      	str	r2, [r3, #0]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002a32:	3334      	adds	r3, #52	; 0x34
 8002a34:	f04f 0200 	mov.w	r2, #0
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002a40:	3338      	adds	r3, #56	; 0x38
 8002a42:	2200      	movs	r2, #0
 8002a44:	801a      	strh	r2, [r3, #0]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002a4c:	333a      	adds	r3, #58	; 0x3a
 8002a4e:	2200      	movs	r2, #0
 8002a50:	801a      	strh	r2, [r3, #0]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002a58:	333c      	adds	r3, #60	; 0x3c
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	801a      	strh	r2, [r3, #0]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002a64:	333e      	adds	r3, #62	; 0x3e
 8002a66:	2200      	movs	r2, #0
 8002a68:	701a      	strb	r2, [r3, #0]

{
	motor_ = motor;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	68ba      	ldr	r2, [r7, #8]
 8002a6e:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	683a      	ldr	r2, [r7, #0]
 8002a7a:	609a      	str	r2, [r3, #8]
	side_sensor_ = side_sensor;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a80:	611a      	str	r2, [r3, #16]
	encoder_ = encoder;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a86:	615a      	str	r2, [r3, #20]
	odometry_ = odometry;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a8c:	619a      	str	r2, [r3, #24]
	logger_ = logger;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a92:	61da      	str	r2, [r3, #28]
	imu_ = imu;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a98:	621a      	str	r2, [r3, #32]
	esc_ = esc;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a9e:	625a      	str	r2, [r3, #36]	; 0x24

	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	83fb      	strh	r3, [r7, #30]
 8002aa4:	8bfb      	ldrh	r3, [r7, #30]
 8002aa6:	f241 726f 	movw	r2, #5999	; 0x176f
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d80d      	bhi.n	8002aca <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1d2>
		velocity_table_[i] = 0;
 8002aae:	8bfb      	ldrh	r3, [r7, #30]
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8002ab6:	3304      	adds	r3, #4
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	4413      	add	r3, r2
 8002abc:	f04f 0200 	mov.w	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002ac2:	8bfb      	ldrh	r3, [r7, #30]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	83fb      	strh	r3, [r7, #30]
 8002ac8:	e7ec      	b.n	8002aa4 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1ac>
	}
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002aca:	2300      	movs	r3, #0
 8002acc:	83bb      	strh	r3, [r7, #28]
 8002ace:	8bbb      	ldrh	r3, [r7, #28]
 8002ad0:	2b63      	cmp	r3, #99	; 0x63
 8002ad2:	d80d      	bhi.n	8002af0 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1f8>
		crossline_distance_[i] = 0;
 8002ad4:	8bbb      	ldrh	r3, [r7, #28]
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8002adc:	3316      	adds	r3, #22
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	4413      	add	r3, r2
 8002ae2:	f04f 0200 	mov.w	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002ae8:	8bbb      	ldrh	r3, [r7, #28]
 8002aea:	3301      	adds	r3, #1
 8002aec:	83bb      	strh	r3, [r7, #28]
 8002aee:	e7ee      	b.n	8002ace <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1d6>
	}
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002af0:	2300      	movs	r3, #0
 8002af2:	837b      	strh	r3, [r7, #26]
 8002af4:	8b7b      	ldrh	r3, [r7, #26]
 8002af6:	2b63      	cmp	r3, #99	; 0x63
 8002af8:	d80d      	bhi.n	8002b16 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x21e>
		crossline_distance2_[i] = 0;
 8002afa:	8b7b      	ldrh	r3, [r7, #26]
 8002afc:	68fa      	ldr	r2, [r7, #12]
 8002afe:	f503 533d 	add.w	r3, r3, #12096	; 0x2f40
 8002b02:	333a      	adds	r3, #58	; 0x3a
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	4413      	add	r3, r2
 8002b08:	f04f 0200 	mov.w	r2, #0
 8002b0c:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002b0e:	8b7b      	ldrh	r3, [r7, #26]
 8002b10:	3301      	adds	r3, #1
 8002b12:	837b      	strh	r3, [r7, #26]
 8002b14:	e7ee      	b.n	8002af4 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1fc>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002b16:	2300      	movs	r3, #0
 8002b18:	833b      	strh	r3, [r7, #24]
 8002b1a:	8b3b      	ldrh	r3, [r7, #24]
 8002b1c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002b20:	d20d      	bcs.n	8002b3e <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x246>
		sideline_distance_[i] = 0;
 8002b22:	8b3b      	ldrh	r3, [r7, #24]
 8002b24:	68fa      	ldr	r2, [r7, #12]
 8002b26:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 8002b2a:	331e      	adds	r3, #30
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	4413      	add	r3, r2
 8002b30:	f04f 0200 	mov.w	r2, #0
 8002b34:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002b36:	8b3b      	ldrh	r3, [r7, #24]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	833b      	strh	r3, [r7, #24]
 8002b3c:	e7ed      	b.n	8002b1a <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x222>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002b3e:	2300      	movs	r3, #0
 8002b40:	82fb      	strh	r3, [r7, #22]
 8002b42:	8afb      	ldrh	r3, [r7, #22]
 8002b44:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002b48:	d20d      	bcs.n	8002b66 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x26e>
		sideline_distance2_[i] = 0;
 8002b4a:	8afb      	ldrh	r3, [r7, #22]
 8002b4c:	68fa      	ldr	r2, [r7, #12]
 8002b4e:	f503 5347 	add.w	r3, r3, #12736	; 0x31c0
 8002b52:	3312      	adds	r3, #18
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	4413      	add	r3, r2
 8002b58:	f04f 0200 	mov.w	r2, #0
 8002b5c:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002b5e:	8afb      	ldrh	r3, [r7, #22]
 8002b60:	3301      	adds	r3, #1
 8002b62:	82fb      	strh	r3, [r7, #22]
 8002b64:	e7ed      	b.n	8002b42 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x24a>
	/*
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
		all_sideline_distance_[i] = 0;
	}
	*/
}
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3724      	adds	r7, #36	; 0x24
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr

08002b74 <_ZN9LineTrace9calcErrorEv>:

// ---------------------------------------------------------------------------------------------------//
// -------------------------------------Sensor angle based line following --------------------------//
// ---------------------------------------------------------------------------------------------------//
float LineTrace::calcError()
{
 8002b74:	b480      	push	{r7}
 8002b76:	b085      	sub	sp, #20
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
	/*
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
	*/

	float diff = (line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5])
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	ed93 7ab3 	vldr	s14, [r3, #716]	; 0x2cc
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 8002b8c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002b98:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10]);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	edd3 6ab8 	vldr	s13, [r3, #736]	; 0x2e0
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 8002bac:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 8002bb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
	float diff = (line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5])
 8002bbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bc0:	edc7 7a03 	vstr	s15, [r7, #12]
	//mon_diff = diff;

	return diff;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	ee07 3a90 	vmov	s15, r3

}
 8002bca:	eeb0 0a67 	vmov.f32	s0, s15
 8002bce:	3714      	adds	r7, #20
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <_ZN9LineTrace8pidTraceEv>:
}
// ---------------------------------------------------------------------------------------------------//
// ----------------------------------Standar line following ------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::pidTrace()
{
 8002bd8:	b5b0      	push	{r4, r5, r7, lr}
 8002bda:	b086      	sub	sp, #24
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f7ff ffc7 	bl	8002b74 <_ZN9LineTrace9calcErrorEv>
 8002be6:	ed87 0a03 	vstr	s0, [r7, #12]
	static float pre_diff = 0;
	float p, d;
	static float i;

	if(i_reset_flag_ == true){
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d007      	beq.n	8002c04 <_ZN9LineTrace8pidTraceEv+0x2c>
		i = 0;
 8002bf4:	4b66      	ldr	r3, [pc, #408]	; (8002d90 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002bf6:	f04f 0200 	mov.w	r2, #0
 8002bfa:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	}

	if(mode_selector_ == FIRST_RUNNING){
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002c0a:	3354      	adds	r3, #84	; 0x54
 8002c0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d14c      	bne.n	8002cae <_ZN9LineTrace8pidTraceEv+0xd6>
		p = kp_slow_ * diff;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002c1a:	ed97 7a03 	vldr	s14, [r7, #12]
 8002c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c22:	edc7 7a05 	vstr	s15, [r7, #20]
		d = kd_slow_ * (diff - pre_diff) / DELTA_T;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8002c2c:	4b59      	ldr	r3, [pc, #356]	; (8002d94 <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002c2e:	edd3 7a00 	vldr	s15, [r3]
 8002c32:	edd7 6a03 	vldr	s13, [r7, #12]
 8002c36:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c3e:	ee17 0a90 	vmov	r0, s15
 8002c42:	f7fd fc99 	bl	8000578 <__aeabi_f2d>
 8002c46:	a350      	add	r3, pc, #320	; (adr r3, 8002d88 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c4c:	f7fd fe16 	bl	800087c <__aeabi_ddiv>
 8002c50:	4603      	mov	r3, r0
 8002c52:	460c      	mov	r4, r1
 8002c54:	4618      	mov	r0, r3
 8002c56:	4621      	mov	r1, r4
 8002c58:	f7fd ffde 	bl	8000c18 <__aeabi_d2f>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	613b      	str	r3, [r7, #16]
		i += ki_slow_ * diff * DELTA_T;
 8002c60:	4b4b      	ldr	r3, [pc, #300]	; (8002d90 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7fd fc87 	bl	8000578 <__aeabi_f2d>
 8002c6a:	4604      	mov	r4, r0
 8002c6c:	460d      	mov	r5, r1
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002c74:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c7c:	ee17 0a90 	vmov	r0, s15
 8002c80:	f7fd fc7a 	bl	8000578 <__aeabi_f2d>
 8002c84:	a340      	add	r3, pc, #256	; (adr r3, 8002d88 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8a:	f7fd fccd 	bl	8000628 <__aeabi_dmul>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	460b      	mov	r3, r1
 8002c92:	4620      	mov	r0, r4
 8002c94:	4629      	mov	r1, r5
 8002c96:	f7fd fb11 	bl	80002bc <__adddf3>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	460c      	mov	r4, r1
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	4621      	mov	r1, r4
 8002ca2:	f7fd ffb9 	bl	8000c18 <__aeabi_d2f>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	4b39      	ldr	r3, [pc, #228]	; (8002d90 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002caa:	601a      	str	r2, [r3, #0]
 8002cac:	e04b      	b.n	8002d46 <_ZN9LineTrace8pidTraceEv+0x16e>
	}
	else{
		p = kp_ * diff;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002cb4:	ed97 7a03 	vldr	s14, [r7, #12]
 8002cb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cbc:	edc7 7a05 	vstr	s15, [r7, #20]
		d = kd_ * (diff - pre_diff) / DELTA_T;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002cc6:	4b33      	ldr	r3, [pc, #204]	; (8002d94 <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002cc8:	edd3 7a00 	vldr	s15, [r3]
 8002ccc:	edd7 6a03 	vldr	s13, [r7, #12]
 8002cd0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002cd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cd8:	ee17 0a90 	vmov	r0, s15
 8002cdc:	f7fd fc4c 	bl	8000578 <__aeabi_f2d>
 8002ce0:	a329      	add	r3, pc, #164	; (adr r3, 8002d88 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce6:	f7fd fdc9 	bl	800087c <__aeabi_ddiv>
 8002cea:	4603      	mov	r3, r0
 8002cec:	460c      	mov	r4, r1
 8002cee:	4618      	mov	r0, r3
 8002cf0:	4621      	mov	r1, r4
 8002cf2:	f7fd ff91 	bl	8000c18 <__aeabi_d2f>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	613b      	str	r3, [r7, #16]
		i += ki_ * diff * DELTA_T;
 8002cfa:	4b25      	ldr	r3, [pc, #148]	; (8002d90 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7fd fc3a 	bl	8000578 <__aeabi_f2d>
 8002d04:	4604      	mov	r4, r0
 8002d06:	460d      	mov	r5, r1
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8002d0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d16:	ee17 0a90 	vmov	r0, s15
 8002d1a:	f7fd fc2d 	bl	8000578 <__aeabi_f2d>
 8002d1e:	a31a      	add	r3, pc, #104	; (adr r3, 8002d88 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d24:	f7fd fc80 	bl	8000628 <__aeabi_dmul>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	4620      	mov	r0, r4
 8002d2e:	4629      	mov	r1, r5
 8002d30:	f7fd fac4 	bl	80002bc <__adddf3>
 8002d34:	4603      	mov	r3, r0
 8002d36:	460c      	mov	r4, r1
 8002d38:	4618      	mov	r0, r3
 8002d3a:	4621      	mov	r1, r4
 8002d3c:	f7fd ff6c 	bl	8000c18 <__aeabi_d2f>
 8002d40:	4602      	mov	r2, r0
 8002d42:	4b13      	ldr	r3, [pc, #76]	; (8002d90 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002d44:	601a      	str	r2, [r3, #0]
	}

	float rotation_ratio = p + d + i;
 8002d46:	ed97 7a05 	vldr	s14, [r7, #20]
 8002d4a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d52:	4b0f      	ldr	r3, [pc, #60]	; (8002d90 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002d54:	edd3 7a00 	vldr	s15, [r3]
 8002d58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d5c:	edc7 7a02 	vstr	s15, [r7, #8]

	velocity_ctrl_->setTranslationVelocityOnly(target_velocity_, rotation_ratio);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8002d6a:	edd7 0a02 	vldr	s1, [r7, #8]
 8002d6e:	eeb0 0a67 	vmov.f32	s0, s15
 8002d72:	4610      	mov	r0, r2
 8002d74:	f003 f810 	bl	8005d98 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>

	pre_diff = diff;
 8002d78:	4a06      	ldr	r2, [pc, #24]	; (8002d94 <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6013      	str	r3, [r2, #0]

}
 8002d7e:	bf00      	nop
 8002d80:	3718      	adds	r7, #24
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bdb0      	pop	{r4, r5, r7, pc}
 8002d86:	bf00      	nop
 8002d88:	d2f1a9fc 	.word	0xd2f1a9fc
 8002d8c:	3f50624d 	.word	0x3f50624d
 8002d90:	20000214 	.word	0x20000214
 8002d94:	20000210 	.word	0x20000210

08002d98 <_ZN9LineTrace11loggerStartEv>:

// ---------------------------------------------------------------------------------------//
// -------------------------------------Logging-------------------------------------------//
// ---------------------------------------------------------------------------------------//
void LineTrace::loggerStart()
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
	encoder_->clearDistance10mm();
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	695b      	ldr	r3, [r3, #20]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7fe fc71 	bl	800168c <_ZN7Encoder17clearDistance10mmEv>
	odometry_->clearPotition();
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	699b      	ldr	r3, [r3, #24]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f002 fa1f 	bl	80051f2 <_ZN8Odometry13clearPotitionEv>
	logger_->resetLogsDis2();
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	69db      	ldr	r3, [r3, #28]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f001 ffae 	bl	8004d1a <_ZN6Logger13resetLogsDis2Ev>

	logging_flag_ = true;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
}
 8002dc6:	bf00      	nop
 8002dc8:	3708      	adds	r7, #8
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <_ZN9LineTrace10loggerStopEv>:

void LineTrace::loggerStop()
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b082      	sub	sp, #8
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	69db      	ldr	r3, [r3, #28]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f002 f874 	bl	8004ec8 <_ZN6Logger4stopEv>
	logging_flag_ = false;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
}
 8002de8:	bf00      	nop
 8002dea:	3708      	adds	r7, #8
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <_ZN9LineTrace22storeCrossLineDistanceEv>:

void LineTrace::storeCrossLineDistance()
{
 8002df0:	b590      	push	{r4, r7, lr}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
	crossline_distance_[crossline_idx_] = encoder_->getTotalDistance();
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	695a      	ldr	r2, [r3, #20]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e02:	3318      	adds	r3, #24
 8002e04:	881b      	ldrh	r3, [r3, #0]
 8002e06:	461c      	mov	r4, r3
 8002e08:	4610      	mov	r0, r2
 8002e0a:	f7fe fc21 	bl	8001650 <_ZN7Encoder16getTotalDistanceEv>
 8002e0e:	eef0 7a40 	vmov.f32	s15, s0
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	f504 533c 	add.w	r3, r4, #12032	; 0x2f00
 8002e18:	3316      	adds	r3, #22
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	4413      	add	r3, r2
 8002e1e:	edc3 7a00 	vstr	s15, [r3]
	crossline_idx_++;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e28:	3318      	adds	r3, #24
 8002e2a:	881b      	ldrh	r3, [r3, #0]
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e36:	3318      	adds	r3, #24
 8002e38:	801a      	strh	r2, [r3, #0]

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e40:	3318      	adds	r3, #24
 8002e42:	881b      	ldrh	r3, [r3, #0]
 8002e44:	2b63      	cmp	r3, #99	; 0x63
 8002e46:	d905      	bls.n	8002e54 <_ZN9LineTrace22storeCrossLineDistanceEv+0x64>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e4e:	3318      	adds	r3, #24
 8002e50:	2263      	movs	r2, #99	; 0x63
 8002e52:	801a      	strh	r2, [r3, #0]
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd90      	pop	{r4, r7, pc}

08002e5c <_ZN9LineTrace23storeCrossLineDistance2Ev>:

void LineTrace::storeCrossLineDistance2()
{
 8002e5c:	b590      	push	{r4, r7, lr}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
	crossline_distance2_[crossline_idx2_] = encoder_->getTotalDistance();
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	695a      	ldr	r2, [r3, #20]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e6e:	331a      	adds	r3, #26
 8002e70:	881b      	ldrh	r3, [r3, #0]
 8002e72:	461c      	mov	r4, r3
 8002e74:	4610      	mov	r0, r2
 8002e76:	f7fe fbeb 	bl	8001650 <_ZN7Encoder16getTotalDistanceEv>
 8002e7a:	eef0 7a40 	vmov.f32	s15, s0
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	f504 533d 	add.w	r3, r4, #12096	; 0x2f40
 8002e84:	333a      	adds	r3, #58	; 0x3a
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	4413      	add	r3, r2
 8002e8a:	edc3 7a00 	vstr	s15, [r3]
	crossline_idx2_++;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e94:	331a      	adds	r3, #26
 8002e96:	881b      	ldrh	r3, [r3, #0]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	b29a      	uxth	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002ea2:	331a      	adds	r3, #26
 8002ea4:	801a      	strh	r2, [r3, #0]

	if(crossline_idx2_ >= CROSSLINE_SIZE) crossline_idx2_ = CROSSLINE_SIZE - 1;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002eac:	331a      	adds	r3, #26
 8002eae:	881b      	ldrh	r3, [r3, #0]
 8002eb0:	2b63      	cmp	r3, #99	; 0x63
 8002eb2:	d905      	bls.n	8002ec0 <_ZN9LineTrace23storeCrossLineDistance2Ev+0x64>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002eba:	331a      	adds	r3, #26
 8002ebc:	2263      	movs	r2, #99	; 0x63
 8002ebe:	801a      	strh	r2, [r3, #0]
}
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd90      	pop	{r4, r7, pc}

08002ec8 <_ZN9LineTrace21storeSideLineDistanceEv>:

void LineTrace::storeSideLineDistance()
{
 8002ec8:	b590      	push	{r4, r7, lr}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
	sideline_distance_[sideline_idx_] = encoder_->getTotalDistance();
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	695a      	ldr	r2, [r3, #20]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002eda:	331c      	adds	r3, #28
 8002edc:	881b      	ldrh	r3, [r3, #0]
 8002ede:	461c      	mov	r4, r3
 8002ee0:	4610      	mov	r0, r2
 8002ee2:	f7fe fbb5 	bl	8001650 <_ZN7Encoder16getTotalDistanceEv>
 8002ee6:	eef0 7a40 	vmov.f32	s15, s0
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	f504 533f 	add.w	r3, r4, #12224	; 0x2fc0
 8002ef0:	331e      	adds	r3, #30
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	4413      	add	r3, r2
 8002ef6:	edc3 7a00 	vstr	s15, [r3]
	sideline_idx_++;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f00:	331c      	adds	r3, #28
 8002f02:	881b      	ldrh	r3, [r3, #0]
 8002f04:	3301      	adds	r3, #1
 8002f06:	b29a      	uxth	r2, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f0e:	331c      	adds	r3, #28
 8002f10:	801a      	strh	r2, [r3, #0]

	if(sideline_idx_ >= SIDELINE_SIZE) sideline_idx_ = SIDELINE_SIZE - 1;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f18:	331c      	adds	r3, #28
 8002f1a:	881b      	ldrh	r3, [r3, #0]
 8002f1c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002f20:	d306      	bcc.n	8002f30 <_ZN9LineTrace21storeSideLineDistanceEv+0x68>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f28:	331c      	adds	r3, #28
 8002f2a:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002f2e:	801a      	strh	r2, [r3, #0]
}
 8002f30:	bf00      	nop
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd90      	pop	{r4, r7, pc}

08002f38 <_ZN9LineTrace22storeSideLineDistance2Ev>:

void LineTrace::storeSideLineDistance2()
{
 8002f38:	b590      	push	{r4, r7, lr}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
	sideline_distance2_[sideline_idx2_] = encoder_->getTotalDistance();
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	695a      	ldr	r2, [r3, #20]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f4a:	331e      	adds	r3, #30
 8002f4c:	881b      	ldrh	r3, [r3, #0]
 8002f4e:	461c      	mov	r4, r3
 8002f50:	4610      	mov	r0, r2
 8002f52:	f7fe fb7d 	bl	8001650 <_ZN7Encoder16getTotalDistanceEv>
 8002f56:	eef0 7a40 	vmov.f32	s15, s0
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	f504 5347 	add.w	r3, r4, #12736	; 0x31c0
 8002f60:	3312      	adds	r3, #18
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	4413      	add	r3, r2
 8002f66:	edc3 7a00 	vstr	s15, [r3]
	sideline_idx2_++;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f70:	331e      	adds	r3, #30
 8002f72:	881b      	ldrh	r3, [r3, #0]
 8002f74:	3301      	adds	r3, #1
 8002f76:	b29a      	uxth	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f7e:	331e      	adds	r3, #30
 8002f80:	801a      	strh	r2, [r3, #0]

	if(sideline_idx2_ >= SIDELINE_SIZE) sideline_idx2_ = SIDELINE_SIZE - 1;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f88:	331e      	adds	r3, #30
 8002f8a:	881b      	ldrh	r3, [r3, #0]
 8002f8c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002f90:	d306      	bcc.n	8002fa0 <_ZN9LineTrace22storeSideLineDistance2Ev+0x68>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f98:	331e      	adds	r3, #30
 8002f9a:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002f9e:	801a      	strh	r2, [r3, #0]
}
 8002fa0:	bf00      	nop
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd90      	pop	{r4, r7, pc}

08002fa8 <_ZN9LineTrace9storeLogsEv>:
	if(all_sideline_idx_ >= SIDELINE_SIZE) all_sideline_idx_ = SIDELINE_SIZE - 1;
}
*/

void LineTrace::storeLogs()
{
 8002fa8:	b590      	push	{r4, r7, lr}
 8002faa:	ed2d 8b02 	vpush	{d8}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
	if(logging_flag_ == true){
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d046      	beq.n	800304c <_ZN9LineTrace9storeLogsEv+0xa4>
		if(mode_selector_ == FIRST_RUNNING)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002fc4:	3354      	adds	r3, #84	; 0x54
 8002fc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d11c      	bne.n	8003008 <_ZN9LineTrace9storeLogsEv+0x60>
			//logger_->storeDistanceAndTheta(encoder_->getDistance10mm(), odometry_->getTheta());
			logger_->storeDistanceAndTheta(encoder_->getDistance10mm(), odometry_->getDeltaTheta());
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	69dc      	ldr	r4, [r3, #28]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7fe fb2b 	bl	8001632 <_ZN7Encoder15getDistance10mmEv>
 8002fdc:	eeb0 8a40 	vmov.f32	s16, s0
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	699b      	ldr	r3, [r3, #24]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f002 f8f3 	bl	80051d0 <_ZN8Odometry13getDeltaThetaEv>
 8002fea:	ec53 2b10 	vmov	r2, r3, d0
 8002fee:	4610      	mov	r0, r2
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	f7fd fe11 	bl	8000c18 <__aeabi_d2f>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	ee00 3a90 	vmov	s1, r3
 8002ffc:	eeb0 0a48 	vmov.f32	s0, s16
 8003000:	4620      	mov	r0, r4
 8003002:	f001 fd95 	bl	8004b30 <_ZN6Logger21storeDistanceAndThetaEff>
 8003006:	e01b      	b.n	8003040 <_ZN9LineTrace9storeLogsEv+0x98>
		else
			//logger_->storeDistanceAndTheta2(encoder_->getDistance10mm(), odometry_->getTheta());
			//logger_->storeDistanceAndTheta2(encoder_->getTotalDistance(), odometry_->getTheta());
			logger_->storeDistanceAndTheta(encoder_->getDistance10mm(), odometry_->getDeltaTheta());
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	69dc      	ldr	r4, [r3, #28]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	695b      	ldr	r3, [r3, #20]
 8003010:	4618      	mov	r0, r3
 8003012:	f7fe fb0e 	bl	8001632 <_ZN7Encoder15getDistance10mmEv>
 8003016:	eeb0 8a40 	vmov.f32	s16, s0
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	4618      	mov	r0, r3
 8003020:	f002 f8d6 	bl	80051d0 <_ZN8Odometry13getDeltaThetaEv>
 8003024:	ec53 2b10 	vmov	r2, r3, d0
 8003028:	4610      	mov	r0, r2
 800302a:	4619      	mov	r1, r3
 800302c:	f7fd fdf4 	bl	8000c18 <__aeabi_d2f>
 8003030:	4603      	mov	r3, r0
 8003032:	ee00 3a90 	vmov	s1, r3
 8003036:	eeb0 0a48 	vmov.f32	s0, s16
 800303a:	4620      	mov	r0, r4
 800303c:	f001 fd78 	bl	8004b30 <_ZN6Logger21storeDistanceAndThetaEff>
			//logger_->storeDistanceAndTheta2(encoder_->getDistance10mm(), odometry_->getTheta());

		mon_store_cnt++;
 8003040:	4b05      	ldr	r3, [pc, #20]	; (8003058 <_ZN9LineTrace9storeLogsEv+0xb0>)
 8003042:	881b      	ldrh	r3, [r3, #0]
 8003044:	3301      	adds	r3, #1
 8003046:	b29a      	uxth	r2, r3
 8003048:	4b03      	ldr	r3, [pc, #12]	; (8003058 <_ZN9LineTrace9storeLogsEv+0xb0>)
 800304a:	801a      	strh	r2, [r3, #0]
	}
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	ecbd 8b02 	vpop	{d8}
 8003056:	bd90      	pop	{r4, r7, pc}
 8003058:	20000204 	.word	0x20000204

0800305c <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv>:

// ---------------------------------------------------------------------------------------------------//
// ----------------------------------Position correction----------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::correctionTotalDistanceFromCrossLine()
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
			break;
		}
	}
	*/

	while(crossline_idx_ <= CROSSLINE_SIZE){
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800306a:	3318      	adds	r3, #24
 800306c:	881b      	ldrh	r3, [r3, #0]
 800306e:	2b64      	cmp	r3, #100	; 0x64
 8003070:	d85a      	bhi.n	8003128 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xcc>
		float temp_crossline_distance = crossline_distance_[crossline_idx_];
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003078:	3318      	adds	r3, #24
 800307a:	881b      	ldrh	r3, [r3, #0]
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8003082:	3316      	adds	r3, #22
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	4413      	add	r3, r2
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	60fb      	str	r3, [r7, #12]
		float diff = abs(temp_crossline_distance - (encoder_->getTotalDistance() / DISTANCE_CORRECTION_CONST));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	695b      	ldr	r3, [r3, #20]
 8003090:	4618      	mov	r0, r3
 8003092:	f7fe fadd 	bl	8001650 <_ZN7Encoder16getTotalDistanceEv>
 8003096:	eeb0 7a40 	vmov.f32	s14, s0
 800309a:	edd7 7a03 	vldr	s15, [r7, #12]
 800309e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80030a2:	eeb0 0a67 	vmov.f32	s0, s15
 80030a6:	f7ff fc17 	bl	80028d8 <_ZSt3absf>
 80030aa:	ed87 0a02 	vstr	s0, [r7, #8]
		if(diff <= 250){
 80030ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80030b2:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800314c <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xf0>
 80030b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030be:	d826      	bhi.n	800310e <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xb2>
			correction_check_cnt_ = 0;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80030c6:	3338      	adds	r3, #56	; 0x38
 80030c8:	2200      	movs	r2, #0
 80030ca:	801a      	strh	r2, [r3, #0]
			encoder_->setTotalDistance(crossline_distance_[crossline_idx_] / DISTANCE_CORRECTION_CONST);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6959      	ldr	r1, [r3, #20]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80030d6:	3318      	adds	r3, #24
 80030d8:	881b      	ldrh	r3, [r3, #0]
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 80030e0:	3316      	adds	r3, #22
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4413      	add	r3, r2
 80030e6:	edd3 7a00 	vldr	s15, [r3]
 80030ea:	eeb0 0a67 	vmov.f32	s0, s15
 80030ee:	4608      	mov	r0, r1
 80030f0:	f7fe fabd 	bl	800166e <_ZN7Encoder16setTotalDistanceEf>
			crossline_idx_++;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80030fa:	3318      	adds	r3, #24
 80030fc:	881b      	ldrh	r3, [r3, #0]
 80030fe:	3301      	adds	r3, #1
 8003100:	b29a      	uxth	r2, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003108:	3318      	adds	r3, #24
 800310a:	801a      	strh	r2, [r3, #0]
			break;
 800310c:	e00c      	b.n	8003128 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xcc>
		}
		crossline_idx_++;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003114:	3318      	adds	r3, #24
 8003116:	881b      	ldrh	r3, [r3, #0]
 8003118:	3301      	adds	r3, #1
 800311a:	b29a      	uxth	r2, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003122:	3318      	adds	r3, #24
 8003124:	801a      	strh	r2, [r3, #0]
	while(crossline_idx_ <= CROSSLINE_SIZE){
 8003126:	e79d      	b.n	8003064 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0x8>
	}

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800312e:	3318      	adds	r3, #24
 8003130:	881b      	ldrh	r3, [r3, #0]
 8003132:	2b63      	cmp	r3, #99	; 0x63
 8003134:	d905      	bls.n	8003142 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xe6>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800313c:	3318      	adds	r3, #24
 800313e:	2263      	movs	r2, #99	; 0x63
 8003140:	801a      	strh	r2, [r3, #0]

}
 8003142:	bf00      	nop
 8003144:	3710      	adds	r7, #16
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	437a0000 	.word	0x437a0000

08003150 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv>:

void LineTrace::correctionTotalDistanceFromSideMarker()
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]

	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8003158:	2300      	movs	r3, #0
 800315a:	82fb      	strh	r3, [r7, #22]
 800315c:	8afb      	ldrh	r3, [r7, #22]
 800315e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003162:	d23d      	bcs.n	80031e0 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x90>
		float temp_sideline_distance = sideline_distance_[i];
 8003164:	8afb      	ldrh	r3, [r7, #22]
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 800316c:	331e      	adds	r3, #30
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	4413      	add	r3, r2
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	613b      	str	r3, [r7, #16]
		float diff = abs(temp_sideline_distance - (encoder_->getTotalDistance() / DISTANCE_CORRECTION_CONST));
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	4618      	mov	r0, r3
 800317c:	f7fe fa68 	bl	8001650 <_ZN7Encoder16getTotalDistanceEv>
 8003180:	eeb0 7a40 	vmov.f32	s14, s0
 8003184:	edd7 7a04 	vldr	s15, [r7, #16]
 8003188:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800318c:	eeb0 0a67 	vmov.f32	s0, s15
 8003190:	f7ff fba2 	bl	80028d8 <_ZSt3absf>
 8003194:	ed87 0a03 	vstr	s0, [r7, #12]
		if(diff <= 230){
 8003198:	edd7 7a03 	vldr	s15, [r7, #12]
 800319c:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8003208 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xb8>
 80031a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031a8:	d816      	bhi.n	80031d8 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x88>
			correction_check_cnt_ = 0;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80031b0:	3338      	adds	r3, #56	; 0x38
 80031b2:	2200      	movs	r2, #0
 80031b4:	801a      	strh	r2, [r3, #0]
			encoder_->setTotalDistance(sideline_distance_[i] / DISTANCE_CORRECTION_CONST);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6959      	ldr	r1, [r3, #20]
 80031ba:	8afb      	ldrh	r3, [r7, #22]
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 80031c2:	331e      	adds	r3, #30
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	4413      	add	r3, r2
 80031c8:	edd3 7a00 	vldr	s15, [r3]
 80031cc:	eeb0 0a67 	vmov.f32	s0, s15
 80031d0:	4608      	mov	r0, r1
 80031d2:	f7fe fa4c 	bl	800166e <_ZN7Encoder16setTotalDistanceEf>
			break;
 80031d6:	e003      	b.n	80031e0 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x90>
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 80031d8:	8afb      	ldrh	r3, [r7, #22]
 80031da:	3301      	adds	r3, #1
 80031dc:	82fb      	strh	r3, [r7, #22]
 80031de:	e7bd      	b.n	800315c <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xc>
		}
		sideline_idx_++;
	}
	*/

	if(sideline_idx_ >= SIDELINE_SIZE) sideline_idx_ = SIDELINE_SIZE - 1;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80031e6:	331c      	adds	r3, #28
 80031e8:	881b      	ldrh	r3, [r3, #0]
 80031ea:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80031ee:	d306      	bcc.n	80031fe <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xae>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80031f6:	331c      	adds	r3, #28
 80031f8:	f240 12f3 	movw	r2, #499	; 0x1f3
 80031fc:	801a      	strh	r2, [r3, #0]

}
 80031fe:	bf00      	nop
 8003200:	3718      	adds	r7, #24
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	43660000 	.word	0x43660000

0800320c <_ZN9LineTrace15radius2VelocityEf>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------ Acceleration / deceleration processing------------------------------------//
// ---------------------------------------------------------------------------------------------------//
float LineTrace::radius2Velocity(float radius)
{
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	ed87 0a00 	vstr	s0, [r7]
		else if(radius < 800) velocity = 1.7;
		else if(radius < 1400) velocity = 2.0;
		else velocity = max_velocity_;
	}
	*/
	if(mode_selector_ == SECOND_RUNNING){
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800321e:	3354      	adds	r3, #84	; 0x54
 8003220:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003224:	2b01      	cmp	r3, #1
 8003226:	d144      	bne.n	80032b2 <_ZN9LineTrace15radius2VelocityEf+0xa6>
		if(radius < 400) velocity = min_velocity_;
 8003228:	edd7 7a00 	vldr	s15, [r7]
 800322c:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8003364 <_ZN9LineTrace15radius2VelocityEf+0x158>
 8003230:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003238:	d504      	bpl.n	8003244 <_ZN9LineTrace15radius2VelocityEf+0x38>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003240:	60fb      	str	r3, [r7, #12]
 8003242:	e084      	b.n	800334e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 500) velocity = 1.5;
 8003244:	edd7 7a00 	vldr	s15, [r7]
 8003248:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8003368 <_ZN9LineTrace15radius2VelocityEf+0x15c>
 800324c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003254:	d503      	bpl.n	800325e <_ZN9LineTrace15radius2VelocityEf+0x52>
 8003256:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800325a:	60fb      	str	r3, [r7, #12]
 800325c:	e077      	b.n	800334e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 650) velocity = 2.0;
 800325e:	edd7 7a00 	vldr	s15, [r7]
 8003262:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800336c <_ZN9LineTrace15radius2VelocityEf+0x160>
 8003266:	eef4 7ac7 	vcmpe.f32	s15, s14
 800326a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800326e:	d503      	bpl.n	8003278 <_ZN9LineTrace15radius2VelocityEf+0x6c>
 8003270:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003274:	60fb      	str	r3, [r7, #12]
 8003276:	e06a      	b.n	800334e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 1500) velocity = 2.5;
 8003278:	edd7 7a00 	vldr	s15, [r7]
 800327c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8003370 <_ZN9LineTrace15radius2VelocityEf+0x164>
 8003280:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003288:	d502      	bpl.n	8003290 <_ZN9LineTrace15radius2VelocityEf+0x84>
 800328a:	4b3a      	ldr	r3, [pc, #232]	; (8003374 <_ZN9LineTrace15radius2VelocityEf+0x168>)
 800328c:	60fb      	str	r3, [r7, #12]
 800328e:	e05e      	b.n	800334e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 2000) velocity = 3.0;
 8003290:	edd7 7a00 	vldr	s15, [r7]
 8003294:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8003378 <_ZN9LineTrace15radius2VelocityEf+0x16c>
 8003298:	eef4 7ac7 	vcmpe.f32	s15, s14
 800329c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032a0:	d502      	bpl.n	80032a8 <_ZN9LineTrace15radius2VelocityEf+0x9c>
 80032a2:	4b36      	ldr	r3, [pc, #216]	; (800337c <_ZN9LineTrace15radius2VelocityEf+0x170>)
 80032a4:	60fb      	str	r3, [r7, #12]
 80032a6:	e052      	b.n	800334e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else velocity = max_velocity_;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80032ae:	60fb      	str	r3, [r7, #12]
 80032b0:	e04d      	b.n	800334e <_ZN9LineTrace15radius2VelocityEf+0x142>
	}

	else if(mode_selector_ == THIRD_RUNNING){
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80032b8:	3354      	adds	r3, #84	; 0x54
 80032ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d143      	bne.n	800334a <_ZN9LineTrace15radius2VelocityEf+0x13e>
		if(radius < 400) velocity = min_velocity2_;
 80032c2:	edd7 7a00 	vldr	s15, [r7]
 80032c6:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8003364 <_ZN9LineTrace15radius2VelocityEf+0x158>
 80032ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032d2:	d504      	bpl.n	80032de <_ZN9LineTrace15radius2VelocityEf+0xd2>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80032da:	60fb      	str	r3, [r7, #12]
 80032dc:	e037      	b.n	800334e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 500) velocity = 1.7;
 80032de:	edd7 7a00 	vldr	s15, [r7]
 80032e2:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8003368 <_ZN9LineTrace15radius2VelocityEf+0x15c>
 80032e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ee:	d502      	bpl.n	80032f6 <_ZN9LineTrace15radius2VelocityEf+0xea>
 80032f0:	4b23      	ldr	r3, [pc, #140]	; (8003380 <_ZN9LineTrace15radius2VelocityEf+0x174>)
 80032f2:	60fb      	str	r3, [r7, #12]
 80032f4:	e02b      	b.n	800334e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 650) velocity = 2.0;
 80032f6:	edd7 7a00 	vldr	s15, [r7]
 80032fa:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800336c <_ZN9LineTrace15radius2VelocityEf+0x160>
 80032fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003306:	d503      	bpl.n	8003310 <_ZN9LineTrace15radius2VelocityEf+0x104>
 8003308:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800330c:	60fb      	str	r3, [r7, #12]
 800330e:	e01e      	b.n	800334e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 1500) velocity = 2.5;
 8003310:	edd7 7a00 	vldr	s15, [r7]
 8003314:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8003370 <_ZN9LineTrace15radius2VelocityEf+0x164>
 8003318:	eef4 7ac7 	vcmpe.f32	s15, s14
 800331c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003320:	d502      	bpl.n	8003328 <_ZN9LineTrace15radius2VelocityEf+0x11c>
 8003322:	4b14      	ldr	r3, [pc, #80]	; (8003374 <_ZN9LineTrace15radius2VelocityEf+0x168>)
 8003324:	60fb      	str	r3, [r7, #12]
 8003326:	e012      	b.n	800334e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 2000) velocity = 3.0;
 8003328:	edd7 7a00 	vldr	s15, [r7]
 800332c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8003378 <_ZN9LineTrace15radius2VelocityEf+0x16c>
 8003330:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003338:	d502      	bpl.n	8003340 <_ZN9LineTrace15radius2VelocityEf+0x134>
 800333a:	4b10      	ldr	r3, [pc, #64]	; (800337c <_ZN9LineTrace15radius2VelocityEf+0x170>)
 800333c:	60fb      	str	r3, [r7, #12]
 800333e:	e006      	b.n	800334e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else velocity = max_velocity2_;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003346:	60fb      	str	r3, [r7, #12]
 8003348:	e001      	b.n	800334e <_ZN9LineTrace15radius2VelocityEf+0x142>
	}
	else velocity = 1.3;
 800334a:	4b0e      	ldr	r3, [pc, #56]	; (8003384 <_ZN9LineTrace15radius2VelocityEf+0x178>)
 800334c:	60fb      	str	r3, [r7, #12]

	return velocity;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	ee07 3a90 	vmov	s15, r3
}
 8003354:	eeb0 0a67 	vmov.f32	s0, s15
 8003358:	3714      	adds	r7, #20
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	43c80000 	.word	0x43c80000
 8003368:	43fa0000 	.word	0x43fa0000
 800336c:	44228000 	.word	0x44228000
 8003370:	44bb8000 	.word	0x44bb8000
 8003374:	40200000 	.word	0x40200000
 8003378:	44fa0000 	.word	0x44fa0000
 800337c:	40400000 	.word	0x40400000
 8003380:	3fd9999a 	.word	0x3fd9999a
 8003384:	3fa66666 	.word	0x3fa66666

08003388 <_ZN9LineTrace20decelerateProcessingEfPKf>:

	return a * exp(b * radius) + c * exp(d * radius);
}

void LineTrace::decelerateProcessing(const float am, const float *p_distance)
{
 8003388:	b5b0      	push	{r4, r5, r7, lr}
 800338a:	b088      	sub	sp, #32
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	ed87 0a02 	vstr	s0, [r7, #8]
 8003394:	6079      	str	r1, [r7, #4]
	for(uint16_t i = LOG_DATA_SIZE_DIS - 1; i >= 1; i--){
 8003396:	f241 736f 	movw	r3, #5999	; 0x176f
 800339a:	83fb      	strh	r3, [r7, #30]
 800339c:	8bfb      	ldrh	r3, [r7, #30]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	f000 808d 	beq.w	80034be <_ZN9LineTrace20decelerateProcessingEfPKf+0x136>
		float v_diff = velocity_table_[i-1] - velocity_table_[i];
 80033a4:	8bfb      	ldrh	r3, [r7, #30]
 80033a6:	3b01      	subs	r3, #1
 80033a8:	68fa      	ldr	r2, [r7, #12]
 80033aa:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80033ae:	3304      	adds	r3, #4
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	4413      	add	r3, r2
 80033b4:	ed93 7a00 	vldr	s14, [r3]
 80033b8:	8bfb      	ldrh	r3, [r7, #30]
 80033ba:	68fa      	ldr	r2, [r7, #12]
 80033bc:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80033c0:	3304      	adds	r3, #4
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	4413      	add	r3, r2
 80033c6:	edd3 7a00 	vldr	s15, [r3]
 80033ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033ce:	edc7 7a06 	vstr	s15, [r7, #24]

		if(v_diff > 0){
 80033d2:	edd7 7a06 	vldr	s15, [r7, #24]
 80033d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033de:	dd6a      	ble.n	80034b6 <_ZN9LineTrace20decelerateProcessingEfPKf+0x12e>
			float t = p_distance[i]*1e-3 / v_diff;
 80033e0:	8bfb      	ldrh	r3, [r7, #30]
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	4413      	add	r3, r2
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7fd f8c4 	bl	8000578 <__aeabi_f2d>
 80033f0:	a335      	add	r3, pc, #212	; (adr r3, 80034c8 <_ZN9LineTrace20decelerateProcessingEfPKf+0x140>)
 80033f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f6:	f7fd f917 	bl	8000628 <__aeabi_dmul>
 80033fa:	4603      	mov	r3, r0
 80033fc:	460c      	mov	r4, r1
 80033fe:	4625      	mov	r5, r4
 8003400:	461c      	mov	r4, r3
 8003402:	69b8      	ldr	r0, [r7, #24]
 8003404:	f7fd f8b8 	bl	8000578 <__aeabi_f2d>
 8003408:	4602      	mov	r2, r0
 800340a:	460b      	mov	r3, r1
 800340c:	4620      	mov	r0, r4
 800340e:	4629      	mov	r1, r5
 8003410:	f7fd fa34 	bl	800087c <__aeabi_ddiv>
 8003414:	4603      	mov	r3, r0
 8003416:	460c      	mov	r4, r1
 8003418:	4618      	mov	r0, r3
 800341a:	4621      	mov	r1, r4
 800341c:	f7fd fbfc 	bl	8000c18 <__aeabi_d2f>
 8003420:	4603      	mov	r3, r0
 8003422:	617b      	str	r3, [r7, #20]
			float a = v_diff / t;
 8003424:	edd7 6a06 	vldr	s13, [r7, #24]
 8003428:	ed97 7a05 	vldr	s14, [r7, #20]
 800342c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003430:	edc7 7a04 	vstr	s15, [r7, #16]
			if(a > am){
 8003434:	ed97 7a04 	vldr	s14, [r7, #16]
 8003438:	edd7 7a02 	vldr	s15, [r7, #8]
 800343c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003444:	dd37      	ble.n	80034b6 <_ZN9LineTrace20decelerateProcessingEfPKf+0x12e>
				velocity_table_[i-1] = velocity_table_[i] + am * p_distance[i]*1e-3;
 8003446:	8bfb      	ldrh	r3, [r7, #30]
 8003448:	68fa      	ldr	r2, [r7, #12]
 800344a:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 800344e:	3304      	adds	r3, #4
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	4413      	add	r3, r2
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4618      	mov	r0, r3
 8003458:	f7fd f88e 	bl	8000578 <__aeabi_f2d>
 800345c:	4604      	mov	r4, r0
 800345e:	460d      	mov	r5, r1
 8003460:	8bfb      	ldrh	r3, [r7, #30]
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	4413      	add	r3, r2
 8003468:	ed93 7a00 	vldr	s14, [r3]
 800346c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003470:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003474:	ee17 0a90 	vmov	r0, s15
 8003478:	f7fd f87e 	bl	8000578 <__aeabi_f2d>
 800347c:	a312      	add	r3, pc, #72	; (adr r3, 80034c8 <_ZN9LineTrace20decelerateProcessingEfPKf+0x140>)
 800347e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003482:	f7fd f8d1 	bl	8000628 <__aeabi_dmul>
 8003486:	4602      	mov	r2, r0
 8003488:	460b      	mov	r3, r1
 800348a:	4620      	mov	r0, r4
 800348c:	4629      	mov	r1, r5
 800348e:	f7fc ff15 	bl	80002bc <__adddf3>
 8003492:	4603      	mov	r3, r0
 8003494:	460c      	mov	r4, r1
 8003496:	4619      	mov	r1, r3
 8003498:	4622      	mov	r2, r4
 800349a:	8bfb      	ldrh	r3, [r7, #30]
 800349c:	1e5c      	subs	r4, r3, #1
 800349e:	4608      	mov	r0, r1
 80034a0:	4611      	mov	r1, r2
 80034a2:	f7fd fbb9 	bl	8000c18 <__aeabi_d2f>
 80034a6:	4601      	mov	r1, r0
 80034a8:	68fa      	ldr	r2, [r7, #12]
 80034aa:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 80034ae:	3304      	adds	r3, #4
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	4413      	add	r3, r2
 80034b4:	6019      	str	r1, [r3, #0]
	for(uint16_t i = LOG_DATA_SIZE_DIS - 1; i >= 1; i--){
 80034b6:	8bfb      	ldrh	r3, [r7, #30]
 80034b8:	3b01      	subs	r3, #1
 80034ba:	83fb      	strh	r3, [r7, #30]
 80034bc:	e76e      	b.n	800339c <_ZN9LineTrace20decelerateProcessingEfPKf+0x14>
			}

		}
	}

}
 80034be:	bf00      	nop
 80034c0:	3720      	adds	r7, #32
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bdb0      	pop	{r4, r5, r7, pc}
 80034c6:	bf00      	nop
 80034c8:	d2f1a9fc 	.word	0xd2f1a9fc
 80034cc:	3f50624d 	.word	0x3f50624d

080034d0 <_ZN9LineTrace20accelerateProcessingEfPKf>:

void LineTrace::accelerateProcessing(const float am, const float *p_distance)
{
 80034d0:	b5b0      	push	{r4, r5, r7, lr}
 80034d2:	b088      	sub	sp, #32
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80034dc:	6079      	str	r1, [r7, #4]
	for(uint16_t i = 0; i <= LOG_DATA_SIZE_DIS - 1; i++){
 80034de:	2300      	movs	r3, #0
 80034e0:	83fb      	strh	r3, [r7, #30]
 80034e2:	8bfb      	ldrh	r3, [r7, #30]
 80034e4:	f241 726f 	movw	r2, #5999	; 0x176f
 80034e8:	4293      	cmp	r3, r2
 80034ea:	f200 808d 	bhi.w	8003608 <_ZN9LineTrace20accelerateProcessingEfPKf+0x138>
		float v_diff = velocity_table_[i+1] - velocity_table_[i];
 80034ee:	8bfb      	ldrh	r3, [r7, #30]
 80034f0:	3301      	adds	r3, #1
 80034f2:	68fa      	ldr	r2, [r7, #12]
 80034f4:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80034f8:	3304      	adds	r3, #4
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	4413      	add	r3, r2
 80034fe:	ed93 7a00 	vldr	s14, [r3]
 8003502:	8bfb      	ldrh	r3, [r7, #30]
 8003504:	68fa      	ldr	r2, [r7, #12]
 8003506:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 800350a:	3304      	adds	r3, #4
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	4413      	add	r3, r2
 8003510:	edd3 7a00 	vldr	s15, [r3]
 8003514:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003518:	edc7 7a06 	vstr	s15, [r7, #24]

		if(v_diff > 0){
 800351c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003520:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003528:	dd6a      	ble.n	8003600 <_ZN9LineTrace20accelerateProcessingEfPKf+0x130>
			float t = p_distance[i]*1e-3 / v_diff;
 800352a:	8bfb      	ldrh	r3, [r7, #30]
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	4413      	add	r3, r2
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4618      	mov	r0, r3
 8003536:	f7fd f81f 	bl	8000578 <__aeabi_f2d>
 800353a:	a335      	add	r3, pc, #212	; (adr r3, 8003610 <_ZN9LineTrace20accelerateProcessingEfPKf+0x140>)
 800353c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003540:	f7fd f872 	bl	8000628 <__aeabi_dmul>
 8003544:	4603      	mov	r3, r0
 8003546:	460c      	mov	r4, r1
 8003548:	4625      	mov	r5, r4
 800354a:	461c      	mov	r4, r3
 800354c:	69b8      	ldr	r0, [r7, #24]
 800354e:	f7fd f813 	bl	8000578 <__aeabi_f2d>
 8003552:	4602      	mov	r2, r0
 8003554:	460b      	mov	r3, r1
 8003556:	4620      	mov	r0, r4
 8003558:	4629      	mov	r1, r5
 800355a:	f7fd f98f 	bl	800087c <__aeabi_ddiv>
 800355e:	4603      	mov	r3, r0
 8003560:	460c      	mov	r4, r1
 8003562:	4618      	mov	r0, r3
 8003564:	4621      	mov	r1, r4
 8003566:	f7fd fb57 	bl	8000c18 <__aeabi_d2f>
 800356a:	4603      	mov	r3, r0
 800356c:	617b      	str	r3, [r7, #20]
			float a = v_diff / t;
 800356e:	edd7 6a06 	vldr	s13, [r7, #24]
 8003572:	ed97 7a05 	vldr	s14, [r7, #20]
 8003576:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800357a:	edc7 7a04 	vstr	s15, [r7, #16]
			if(a > am){
 800357e:	ed97 7a04 	vldr	s14, [r7, #16]
 8003582:	edd7 7a02 	vldr	s15, [r7, #8]
 8003586:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800358a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800358e:	dd37      	ble.n	8003600 <_ZN9LineTrace20accelerateProcessingEfPKf+0x130>
				velocity_table_[i+1] = velocity_table_[i] + am * p_distance[i]*1e-3;
 8003590:	8bfb      	ldrh	r3, [r7, #30]
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003598:	3304      	adds	r3, #4
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	4413      	add	r3, r2
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7fc ffe9 	bl	8000578 <__aeabi_f2d>
 80035a6:	4604      	mov	r4, r0
 80035a8:	460d      	mov	r5, r1
 80035aa:	8bfb      	ldrh	r3, [r7, #30]
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	4413      	add	r3, r2
 80035b2:	ed93 7a00 	vldr	s14, [r3]
 80035b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80035ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035be:	ee17 0a90 	vmov	r0, s15
 80035c2:	f7fc ffd9 	bl	8000578 <__aeabi_f2d>
 80035c6:	a312      	add	r3, pc, #72	; (adr r3, 8003610 <_ZN9LineTrace20accelerateProcessingEfPKf+0x140>)
 80035c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035cc:	f7fd f82c 	bl	8000628 <__aeabi_dmul>
 80035d0:	4602      	mov	r2, r0
 80035d2:	460b      	mov	r3, r1
 80035d4:	4620      	mov	r0, r4
 80035d6:	4629      	mov	r1, r5
 80035d8:	f7fc fe70 	bl	80002bc <__adddf3>
 80035dc:	4603      	mov	r3, r0
 80035de:	460c      	mov	r4, r1
 80035e0:	4619      	mov	r1, r3
 80035e2:	4622      	mov	r2, r4
 80035e4:	8bfb      	ldrh	r3, [r7, #30]
 80035e6:	1c5c      	adds	r4, r3, #1
 80035e8:	4608      	mov	r0, r1
 80035ea:	4611      	mov	r1, r2
 80035ec:	f7fd fb14 	bl	8000c18 <__aeabi_d2f>
 80035f0:	4601      	mov	r1, r0
 80035f2:	68fa      	ldr	r2, [r7, #12]
 80035f4:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 80035f8:	3304      	adds	r3, #4
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	4413      	add	r3, r2
 80035fe:	6019      	str	r1, [r3, #0]
	for(uint16_t i = 0; i <= LOG_DATA_SIZE_DIS - 1; i++){
 8003600:	8bfb      	ldrh	r3, [r7, #30]
 8003602:	3301      	adds	r3, #1
 8003604:	83fb      	strh	r3, [r7, #30]
 8003606:	e76c      	b.n	80034e2 <_ZN9LineTrace20accelerateProcessingEfPKf+0x12>
			}

		}
	}

}
 8003608:	bf00      	nop
 800360a:	3720      	adds	r7, #32
 800360c:	46bd      	mov	sp, r7
 800360e:	bdb0      	pop	{r4, r5, r7, pc}
 8003610:	d2f1a9fc 	.word	0xd2f1a9fc
 8003614:	3f50624d 	.word	0x3f50624d

08003618 <_ZN9LineTrace17startVelocityPlayEv>:

void LineTrace::startVelocityPlay()
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
	encoder_->clearTotalDistance();
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	695b      	ldr	r3, [r3, #20]
 8003624:	4618      	mov	r0, r3
 8003626:	f7fe f83f 	bl	80016a8 <_ZN7Encoder18clearTotalDistanceEv>
	velocity_play_flag_ = true;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003630:	3350      	adds	r3, #80	; 0x50
 8003632:	2201      	movs	r2, #1
 8003634:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800363c:	3352      	adds	r3, #82	; 0x52
 800363e:	2200      	movs	r2, #0
 8003640:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003648:	330c      	adds	r3, #12
 800364a:	f04f 0200 	mov.w	r2, #0
 800364e:	601a      	str	r2, [r3, #0]
}
 8003650:	bf00      	nop
 8003652:	3708      	adds	r7, #8
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <_ZN9LineTrace16stopVelocityPlayEv>:

void LineTrace::stopVelocityPlay()
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
	velocity_play_flag_ = false;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003666:	3350      	adds	r3, #80	; 0x50
 8003668:	2200      	movs	r2, #0
 800366a:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003672:	3352      	adds	r3, #82	; 0x52
 8003674:	2200      	movs	r2, #0
 8003676:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 800367e:	330c      	adds	r3, #12
 8003680:	f04f 0200 	mov.w	r2, #0
 8003684:	601a      	str	r2, [r3, #0]
}
 8003686:	bf00      	nop
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr

08003692 <_ZN9LineTrace20updateTargetVelocityEv>:

void LineTrace::updateTargetVelocity()
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b082      	sub	sp, #8
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
	if(velocity_play_flag_ == true){
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80036a0:	3350      	adds	r3, #80	; 0x50
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d05e      	beq.n	8003766 <_ZN9LineTrace20updateTargetVelocityEv+0xd4>
		while(encoder_->getTotalDistance() * DISTANCE_CORRECTION_CONST >= ref_distance_){
			ref_distance_ += ref_delta_distances_[velocity_table_idx_];
			velocity_table_idx_++;
		}
		*/
		if(encoder_->getTotalDistance() * DISTANCE_CORRECTION_CONST >= ref_distance_){
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7fd ffcf 	bl	8001650 <_ZN7Encoder16getTotalDistanceEv>
 80036b2:	eeb0 7a40 	vmov.f32	s14, s0
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80036bc:	330c      	adds	r3, #12
 80036be:	edd3 7a00 	vldr	s15, [r3]
 80036c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ca:	bfac      	ite	ge
 80036cc:	2301      	movge	r3, #1
 80036ce:	2300      	movlt	r3, #0
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d025      	beq.n	8003722 <_ZN9LineTrace20updateTargetVelocityEv+0x90>
			ref_distance_ += ref_delta_distances_[velocity_table_idx_];
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80036dc:	330c      	adds	r3, #12
 80036de:	ed93 7a00 	vldr	s14, [r3]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80036e8:	3352      	adds	r3, #82	; 0x52
 80036ea:	881b      	ldrh	r3, [r3, #0]
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	3332      	adds	r3, #50	; 0x32
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	4413      	add	r3, r2
 80036f4:	3304      	adds	r3, #4
 80036f6:	edd3 7a00 	vldr	s15, [r3]
 80036fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003704:	330c      	adds	r3, #12
 8003706:	edc3 7a00 	vstr	s15, [r3]
			velocity_table_idx_++;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003710:	3352      	adds	r3, #82	; 0x52
 8003712:	881b      	ldrh	r3, [r3, #0]
 8003714:	3301      	adds	r3, #1
 8003716:	b29a      	uxth	r2, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800371e:	3352      	adds	r3, #82	; 0x52
 8003720:	801a      	strh	r2, [r3, #0]
		}

		if(velocity_table_idx_ >= LOG_DATA_SIZE_DIS) velocity_table_idx_ = LOG_DATA_SIZE_DIS - 1;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003728:	3352      	adds	r3, #82	; 0x52
 800372a:	881b      	ldrh	r3, [r3, #0]
 800372c:	f241 726f 	movw	r2, #5999	; 0x176f
 8003730:	4293      	cmp	r3, r2
 8003732:	d906      	bls.n	8003742 <_ZN9LineTrace20updateTargetVelocityEv+0xb0>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800373a:	3352      	adds	r3, #82	; 0x52
 800373c:	f241 726f 	movw	r2, #5999	; 0x176f
 8003740:	801a      	strh	r2, [r3, #0]

		setTargetVelocity(velocity_table_[velocity_table_idx_]);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003748:	3352      	adds	r3, #82	; 0x52
 800374a:	881b      	ldrh	r3, [r3, #0]
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003752:	3304      	adds	r3, #4
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	4413      	add	r3, r2
 8003758:	edd3 7a00 	vldr	s15, [r3]
 800375c:	eeb0 0a67 	vmov.f32	s0, s15
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f000 fad6 	bl	8003d12 <_ZN9LineTrace17setTargetVelocityEf>
		mon_vel_idx = velocity_table_idx_;
		mon_tar_vel = velocity_table_[velocity_table_idx_];
		*/

	}
}
 8003766:	bf00      	nop
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}

0800376e <_ZN9LineTrace16isTargetDistanceEf>:

bool LineTrace::isTargetDistance(float target_distance)
{
 800376e:	b580      	push	{r7, lr}
 8003770:	b084      	sub	sp, #16
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
 8003776:	ed87 0a00 	vstr	s0, [r7]
	bool ret = false;
 800377a:	2300      	movs	r3, #0
 800377c:	73fb      	strb	r3, [r7, #15]
	if(encoder_->getDistance10mm() >= target_distance){
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	4618      	mov	r0, r3
 8003784:	f7fd ff55 	bl	8001632 <_ZN7Encoder15getDistance10mmEv>
 8003788:	eeb0 7a40 	vmov.f32	s14, s0
 800378c:	edd7 7a00 	vldr	s15, [r7]
 8003790:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003798:	bf94      	ite	ls
 800379a:	2301      	movls	r3, #1
 800379c:	2300      	movhi	r3, #0
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <_ZN9LineTrace16isTargetDistanceEf+0x3a>
		ret = true;
 80037a4:	2301      	movs	r3, #1
 80037a6:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 80037a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
	...

080037b4 <_ZN9LineTrace11isCrossLineEv>:

bool LineTrace::isCrossLine()
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
	static uint16_t cnt = 0;
	float sensor_edge_val_l = (line_sensor_->sensor[3] + line_sensor_->sensor[4]) / 2;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	ed93 7ab3 	vldr	s14, [r3, #716]	; 0x2cc
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 80037cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037d0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80037d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037d8:	edc7 7a03 	vstr	s15, [r7, #12]
	float sensor_edge_val_r = (line_sensor_->sensor[9] + line_sensor_->sensor[10]) / 2;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	ed93 7ab9 	vldr	s14, [r3, #740]	; 0x2e4
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 80037ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037f0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80037f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037f8:	edc7 7a02 	vstr	s15, [r7, #8]
	static bool flag = false;
	static bool white_flag = false;
	mon_ave_l = sensor_edge_val_l;
 80037fc:	4a40      	ldr	r2, [pc, #256]	; (8003900 <_ZN9LineTrace11isCrossLineEv+0x14c>)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6013      	str	r3, [r2, #0]
	mon_ave_r = sensor_edge_val_r;
 8003802:	4a40      	ldr	r2, [pc, #256]	; (8003904 <_ZN9LineTrace11isCrossLineEv+0x150>)
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	6013      	str	r3, [r2, #0]

	//if(white_flag == false){
		if(sensor_edge_val_l < 650 && sensor_edge_val_r < 650 && encoder_->getCrossLineIgnoreDistance() >= 60){
 8003808:	edd7 7a03 	vldr	s15, [r7, #12]
 800380c:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8003908 <_ZN9LineTrace11isCrossLineEv+0x154>
 8003810:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003818:	d518      	bpl.n	800384c <_ZN9LineTrace11isCrossLineEv+0x98>
 800381a:	edd7 7a02 	vldr	s15, [r7, #8]
 800381e:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8003908 <_ZN9LineTrace11isCrossLineEv+0x154>
 8003822:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800382a:	d50f      	bpl.n	800384c <_ZN9LineTrace11isCrossLineEv+0x98>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	695b      	ldr	r3, [r3, #20]
 8003830:	4618      	mov	r0, r3
 8003832:	f7fd ff64 	bl	80016fe <_ZN7Encoder26getCrossLineIgnoreDistanceEv>
 8003836:	eeb0 7a40 	vmov.f32	s14, s0
 800383a:	eddf 7a34 	vldr	s15, [pc, #208]	; 800390c <_ZN9LineTrace11isCrossLineEv+0x158>
 800383e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003846:	db01      	blt.n	800384c <_ZN9LineTrace11isCrossLineEv+0x98>
 8003848:	2301      	movs	r3, #1
 800384a:	e000      	b.n	800384e <_ZN9LineTrace11isCrossLineEv+0x9a>
 800384c:	2300      	movs	r3, #0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d006      	beq.n	8003860 <_ZN9LineTrace11isCrossLineEv+0xac>
			cnt++;
 8003852:	4b2f      	ldr	r3, [pc, #188]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 8003854:	881b      	ldrh	r3, [r3, #0]
 8003856:	3301      	adds	r3, #1
 8003858:	b29a      	uxth	r2, r3
 800385a:	4b2d      	ldr	r3, [pc, #180]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 800385c:	801a      	strh	r2, [r3, #0]
 800385e:	e002      	b.n	8003866 <_ZN9LineTrace11isCrossLineEv+0xb2>
		}
		else{
			cnt = 0;
 8003860:	4b2b      	ldr	r3, [pc, #172]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 8003862:	2200      	movs	r2, #0
 8003864:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 3){
 8003866:	4b2a      	ldr	r3, [pc, #168]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 8003868:	881b      	ldrh	r3, [r3, #0]
 800386a:	2b02      	cmp	r3, #2
 800386c:	d941      	bls.n	80038f2 <_ZN9LineTrace11isCrossLineEv+0x13e>
			flag = true;
 800386e:	4b29      	ldr	r3, [pc, #164]	; (8003914 <_ZN9LineTrace11isCrossLineEv+0x160>)
 8003870:	2201      	movs	r2, #1
 8003872:	701a      	strb	r2, [r3, #0]
			white_flag = true;
 8003874:	4b28      	ldr	r3, [pc, #160]	; (8003918 <_ZN9LineTrace11isCrossLineEv+0x164>)
 8003876:	2201      	movs	r2, #1
 8003878:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 800387a:	4b25      	ldr	r3, [pc, #148]	; (8003910 <_ZN9LineTrace11isCrossLineEv+0x15c>)
 800387c:	2200      	movs	r2, #0
 800387e:	801a      	strh	r2, [r3, #0]

			side_sensor_->enableIgnore();
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	691b      	ldr	r3, [r3, #16]
 8003884:	4618      	mov	r0, r3
 8003886:	f001 ff4f 	bl	8005728 <_ZN10SideSensor12enableIgnoreEv>
			encoder_->clearSideLineIgnoreDistance();
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	4618      	mov	r0, r3
 8003890:	f7fd ff27 	bl	80016e2 <_ZN7Encoder27clearSideLineIgnoreDistanceEv>
			encoder_->clearCrossLineIgnoreDistance();
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	695b      	ldr	r3, [r3, #20]
 8003898:	4618      	mov	r0, r3
 800389a:	f7fd ff3f 	bl	800171c <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>

			stable_cnt_reset_flag_ = true; //Because the conditions do not differ between when you tremble and when you do not tremble
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80038a4:	3325      	adds	r3, #37	; 0x25
 80038a6:	2201      	movs	r2, #1
 80038a8:	701a      	strb	r2, [r3, #0]
			stable_flag_force_ = true;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80038b0:	3324      	adds	r3, #36	; 0x24
 80038b2:	2201      	movs	r2, #1
 80038b4:	701a      	strb	r2, [r3, #0]
			if(mode_selector_ == FIRST_RUNNING){
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80038bc:	3354      	adds	r3, #84	; 0x54
 80038be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d109      	bne.n	80038da <_ZN9LineTrace11isCrossLineEv+0x126>
				store_check_cnt_ = 0;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80038cc:	333a      	adds	r3, #58	; 0x3a
 80038ce:	2200      	movs	r2, #0
 80038d0:	801a      	strh	r2, [r3, #0]
				storeCrossLineDistance();
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f7ff fa8c 	bl	8002df0 <_ZN9LineTrace22storeCrossLineDistanceEv>
 80038d8:	e00b      	b.n	80038f2 <_ZN9LineTrace11isCrossLineEv+0x13e>
			}
			else{
				store_check_cnt_ = 0;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80038e0:	333a      	adds	r3, #58	; 0x3a
 80038e2:	2200      	movs	r2, #0
 80038e4:	801a      	strh	r2, [r3, #0]
				correctionTotalDistanceFromCrossLine();
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7ff fbb8 	bl	800305c <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv>
				storeCrossLineDistance2(); //for correction check
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f7ff fab5 	bl	8002e5c <_ZN9LineTrace23storeCrossLineDistance2Ev>
		}

	}
	*/

	return flag;
 80038f2:	4b08      	ldr	r3, [pc, #32]	; (8003914 <_ZN9LineTrace11isCrossLineEv+0x160>)
 80038f4:	781b      	ldrb	r3, [r3, #0]
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	20000208 	.word	0x20000208
 8003904:	2000020c 	.word	0x2000020c
 8003908:	44228000 	.word	0x44228000
 800390c:	42700000 	.word	0x42700000
 8003910:	20000218 	.word	0x20000218
 8003914:	2000021a 	.word	0x2000021a
 8003918:	2000021b 	.word	0x2000021b

0800391c <_ZN9LineTrace8isStableEv>:

bool LineTrace::isStable()
{
 800391c:	b590      	push	{r4, r7, lr}
 800391e:	b087      	sub	sp, #28
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
	bool ret = false;
 8003924:	2300      	movs	r3, #0
 8003926:	75fb      	strb	r3, [r7, #23]
	static uint16_t stable_cnt = 0;
	float temp_distance = encoder_->getDistance10mm();
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	695b      	ldr	r3, [r3, #20]
 800392c:	4618      	mov	r0, r3
 800392e:	f7fd fe80 	bl	8001632 <_ZN7Encoder15getDistance10mmEv>
 8003932:	ed87 0a02 	vstr	s0, [r7, #8]
	float temp_theta = odometry_->getTheta();;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	4618      	mov	r0, r3
 800393c:	f001 fc37 	bl	80051ae <_ZN8Odometry8getThetaEv>
 8003940:	ec54 3b10 	vmov	r3, r4, d0
 8003944:	4618      	mov	r0, r3
 8003946:	4621      	mov	r1, r4
 8003948:	f7fd f966 	bl	8000c18 <__aeabi_d2f>
 800394c:	4603      	mov	r3, r0
 800394e:	613b      	str	r3, [r7, #16]

	if(temp_theta == 0) temp_theta = 0.00001;
 8003950:	edd7 7a04 	vldr	s15, [r7, #16]
 8003954:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800395c:	d101      	bne.n	8003962 <_ZN9LineTrace8isStableEv+0x46>
 800395e:	4b23      	ldr	r3, [pc, #140]	; (80039ec <_ZN9LineTrace8isStableEv+0xd0>)
 8003960:	613b      	str	r3, [r7, #16]
	float radius = abs(temp_distance / temp_theta);
 8003962:	ed97 7a02 	vldr	s14, [r7, #8]
 8003966:	edd7 7a04 	vldr	s15, [r7, #16]
 800396a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800396e:	eeb0 0a66 	vmov.f32	s0, s13
 8003972:	f7fe ffb1 	bl	80028d8 <_ZSt3absf>
 8003976:	ed87 0a03 	vstr	s0, [r7, #12]
	if(radius >= 5000) radius = 5000;
 800397a:	edd7 7a03 	vldr	s15, [r7, #12]
 800397e:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80039f0 <_ZN9LineTrace8isStableEv+0xd4>
 8003982:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800398a:	db01      	blt.n	8003990 <_ZN9LineTrace8isStableEv+0x74>
 800398c:	4b19      	ldr	r3, [pc, #100]	; (80039f4 <_ZN9LineTrace8isStableEv+0xd8>)
 800398e:	60fb      	str	r3, [r7, #12]

	if(stable_cnt_reset_flag_ == true){
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003996:	3325      	adds	r3, #37	; 0x25
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d008      	beq.n	80039b0 <_ZN9LineTrace8isStableEv+0x94>
		stable_cnt = 0;
 800399e:	4b16      	ldr	r3, [pc, #88]	; (80039f8 <_ZN9LineTrace8isStableEv+0xdc>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	801a      	strh	r2, [r3, #0]
		stable_cnt_reset_flag_ = false;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80039aa:	3325      	adds	r3, #37	; 0x25
 80039ac:	2200      	movs	r2, #0
 80039ae:	701a      	strb	r2, [r3, #0]
	}

	if(radius >= 2000){
 80039b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80039b4:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80039fc <_ZN9LineTrace8isStableEv+0xe0>
 80039b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039c0:	db06      	blt.n	80039d0 <_ZN9LineTrace8isStableEv+0xb4>
		stable_cnt++;
 80039c2:	4b0d      	ldr	r3, [pc, #52]	; (80039f8 <_ZN9LineTrace8isStableEv+0xdc>)
 80039c4:	881b      	ldrh	r3, [r3, #0]
 80039c6:	3301      	adds	r3, #1
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	4b0b      	ldr	r3, [pc, #44]	; (80039f8 <_ZN9LineTrace8isStableEv+0xdc>)
 80039cc:	801a      	strh	r2, [r3, #0]
 80039ce:	e002      	b.n	80039d6 <_ZN9LineTrace8isStableEv+0xba>
	}
	else{
		stable_cnt = 0;
 80039d0:	4b09      	ldr	r3, [pc, #36]	; (80039f8 <_ZN9LineTrace8isStableEv+0xdc>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	801a      	strh	r2, [r3, #0]
	}

	if(stable_cnt >= 25){ //250mm
 80039d6:	4b08      	ldr	r3, [pc, #32]	; (80039f8 <_ZN9LineTrace8isStableEv+0xdc>)
 80039d8:	881b      	ldrh	r3, [r3, #0]
 80039da:	2b18      	cmp	r3, #24
 80039dc:	d901      	bls.n	80039e2 <_ZN9LineTrace8isStableEv+0xc6>
		ret = true;
 80039de:	2301      	movs	r3, #1
 80039e0:	75fb      	strb	r3, [r7, #23]
	}

	return ret;
 80039e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	371c      	adds	r7, #28
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd90      	pop	{r4, r7, pc}
 80039ec:	3727c5ac 	.word	0x3727c5ac
 80039f0:	459c4000 	.word	0x459c4000
 80039f4:	459c4000 	.word	0x459c4000
 80039f8:	2000021c 	.word	0x2000021c
 80039fc:	44fa0000 	.word	0x44fa0000

08003a00 <_ZN9LineTrace4initEv>:
// -------public---------- //
// ---------------------------------------------------------------------------------------------------//
// ------------------------------------ Initialize----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::init()
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b092      	sub	sp, #72	; 0x48
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
	float temp_kp, temp_ki, temp_kd;
	sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 8003a08:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	4963      	ldr	r1, [pc, #396]	; (8003b9c <_ZN9LineTrace4initEv+0x19c>)
 8003a10:	4863      	ldr	r0, [pc, #396]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003a12:	f7fd ff89 	bl	8001928 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 8003a16:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	4961      	ldr	r1, [pc, #388]	; (8003ba4 <_ZN9LineTrace4initEv+0x1a4>)
 8003a1e:	4860      	ldr	r0, [pc, #384]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003a20:	f7fd ff82 	bl	8001928 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 8003a24:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003a28:	2201      	movs	r2, #1
 8003a2a:	495f      	ldr	r1, [pc, #380]	; (8003ba8 <_ZN9LineTrace4initEv+0x1a8>)
 8003a2c:	485c      	ldr	r0, [pc, #368]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003a2e:	f7fd ff7b 	bl	8001928 <sd_read_array_float>
	setGain(temp_kp, temp_ki, temp_kd);
 8003a32:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003a36:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003a3a:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8003a3e:	eeb0 1a66 	vmov.f32	s2, s13
 8003a42:	eef0 0a47 	vmov.f32	s1, s14
 8003a46:	eeb0 0a67 	vmov.f32	s0, s15
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 f8c6 	bl	8003bdc <_ZN9LineTrace7setGainEfff>

	float temp_kp_slow, temp_ki_slow, temp_kd_slow;
	sd_read_array_float("PARAMS", "KP_SLOW.TXT", 1, &temp_kp_slow);
 8003a50:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003a54:	2201      	movs	r2, #1
 8003a56:	4955      	ldr	r1, [pc, #340]	; (8003bac <_ZN9LineTrace4initEv+0x1ac>)
 8003a58:	4851      	ldr	r0, [pc, #324]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003a5a:	f7fd ff65 	bl	8001928 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI_SLOW.TXT", 1, &temp_ki_slow);
 8003a5e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003a62:	2201      	movs	r2, #1
 8003a64:	4952      	ldr	r1, [pc, #328]	; (8003bb0 <_ZN9LineTrace4initEv+0x1b0>)
 8003a66:	484e      	ldr	r0, [pc, #312]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003a68:	f7fd ff5e 	bl	8001928 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD_SLOW.TXT", 1, &temp_kd_slow);
 8003a6c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003a70:	2201      	movs	r2, #1
 8003a72:	4950      	ldr	r1, [pc, #320]	; (8003bb4 <_ZN9LineTrace4initEv+0x1b4>)
 8003a74:	484a      	ldr	r0, [pc, #296]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003a76:	f7fd ff57 	bl	8001928 <sd_read_array_float>
	setGainSlow(temp_kp_slow, temp_ki_slow, temp_kd_slow);
 8003a7a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003a7e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003a82:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8003a86:	eeb0 1a66 	vmov.f32	s2, s13
 8003a8a:	eef0 0a47 	vmov.f32	s1, s14
 8003a8e:	eeb0 0a67 	vmov.f32	s0, s15
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 f8e8 	bl	8003c68 <_ZN9LineTrace11setGainSlowEfff>

	float temp_velocity, temp_max_velocity, temp_max_velocity2, temp_min_velocity, temp_min_velocity2;
	sd_read_array_float("PARAMS", "TARVEL1.TXT", 1, &temp_velocity);
 8003a98:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	4946      	ldr	r1, [pc, #280]	; (8003bb8 <_ZN9LineTrace4initEv+0x1b8>)
 8003aa0:	483f      	ldr	r0, [pc, #252]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003aa2:	f7fd ff41 	bl	8001928 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL2.TXT", 1, &temp_max_velocity);
 8003aa6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003aaa:	2201      	movs	r2, #1
 8003aac:	4943      	ldr	r1, [pc, #268]	; (8003bbc <_ZN9LineTrace4initEv+0x1bc>)
 8003aae:	483c      	ldr	r0, [pc, #240]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003ab0:	f7fd ff3a 	bl	8001928 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL3.TXT", 1, &temp_max_velocity2);
 8003ab4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ab8:	2201      	movs	r2, #1
 8003aba:	4941      	ldr	r1, [pc, #260]	; (8003bc0 <_ZN9LineTrace4initEv+0x1c0>)
 8003abc:	4838      	ldr	r0, [pc, #224]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003abe:	f7fd ff33 	bl	8001928 <sd_read_array_float>
	sd_read_array_float("PARAMS", "MINVEL.TXT", 1, &temp_min_velocity);
 8003ac2:	f107 0320 	add.w	r3, r7, #32
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	493e      	ldr	r1, [pc, #248]	; (8003bc4 <_ZN9LineTrace4initEv+0x1c4>)
 8003aca:	4835      	ldr	r0, [pc, #212]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003acc:	f7fd ff2c 	bl	8001928 <sd_read_array_float>
	sd_read_array_float("PARAMS", "MINVEL2.TXT", 1, &temp_min_velocity2);
 8003ad0:	f107 031c 	add.w	r3, r7, #28
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	493c      	ldr	r1, [pc, #240]	; (8003bc8 <_ZN9LineTrace4initEv+0x1c8>)
 8003ad8:	4831      	ldr	r0, [pc, #196]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003ada:	f7fd ff25 	bl	8001928 <sd_read_array_float>
	setTargetVelocity(temp_velocity);
 8003ade:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003ae2:	eeb0 0a67 	vmov.f32	s0, s15
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 f913 	bl	8003d12 <_ZN9LineTrace17setTargetVelocityEf>
	setMaxVelocity(temp_max_velocity);
 8003aec:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003af0:	eeb0 0a67 	vmov.f32	s0, s15
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 f91c 	bl	8003d32 <_ZN9LineTrace14setMaxVelocityEf>
	setMaxVelocity2(temp_max_velocity2);
 8003afa:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003afe:	eeb0 0a67 	vmov.f32	s0, s15
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 f925 	bl	8003d52 <_ZN9LineTrace15setMaxVelocity2Ef>
	setMinVelocity(temp_min_velocity);
 8003b08:	edd7 7a08 	vldr	s15, [r7, #32]
 8003b0c:	eeb0 0a67 	vmov.f32	s0, s15
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 f92e 	bl	8003d72 <_ZN9LineTrace14setMinVelocityEf>
	setMinVelocity2(temp_min_velocity2);
 8003b16:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b1a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f000 f937 	bl	8003d92 <_ZN9LineTrace15setMinVelocity2Ef>

	float temp_acc, temp_dec;
	sd_read_array_float("PARAMS", "ACC.TXT", 1, &temp_acc);
 8003b24:	f107 0318 	add.w	r3, r7, #24
 8003b28:	2201      	movs	r2, #1
 8003b2a:	4928      	ldr	r1, [pc, #160]	; (8003bcc <_ZN9LineTrace4initEv+0x1cc>)
 8003b2c:	481c      	ldr	r0, [pc, #112]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003b2e:	f7fd fefb 	bl	8001928 <sd_read_array_float>
	sd_read_array_float("PARAMS", "DEC.TXT", 1, &temp_dec);
 8003b32:	f107 0314 	add.w	r3, r7, #20
 8003b36:	2201      	movs	r2, #1
 8003b38:	4925      	ldr	r1, [pc, #148]	; (8003bd0 <_ZN9LineTrace4initEv+0x1d0>)
 8003b3a:	4819      	ldr	r0, [pc, #100]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003b3c:	f7fd fef4 	bl	8001928 <sd_read_array_float>
	setMaxAccDec(temp_acc, temp_dec);
 8003b40:	edd7 7a06 	vldr	s15, [r7, #24]
 8003b44:	ed97 7a05 	vldr	s14, [r7, #20]
 8003b48:	eef0 0a47 	vmov.f32	s1, s14
 8003b4c:	eeb0 0a67 	vmov.f32	s0, s15
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f000 f97e 	bl	8003e52 <_ZN9LineTrace12setMaxAccDecEff>

	float temp_acc2 = 0, temp_dec2 = 0;
 8003b56:	f04f 0300 	mov.w	r3, #0
 8003b5a:	613b      	str	r3, [r7, #16]
 8003b5c:	f04f 0300 	mov.w	r3, #0
 8003b60:	60fb      	str	r3, [r7, #12]
	sd_read_array_float("PARAMS", "ACC2.TXT", 1, &temp_acc2);
 8003b62:	f107 0310 	add.w	r3, r7, #16
 8003b66:	2201      	movs	r2, #1
 8003b68:	491a      	ldr	r1, [pc, #104]	; (8003bd4 <_ZN9LineTrace4initEv+0x1d4>)
 8003b6a:	480d      	ldr	r0, [pc, #52]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003b6c:	f7fd fedc 	bl	8001928 <sd_read_array_float>
	sd_read_array_float("PARAMS", "DEC2.TXT", 1, &temp_dec2);
 8003b70:	f107 030c 	add.w	r3, r7, #12
 8003b74:	2201      	movs	r2, #1
 8003b76:	4918      	ldr	r1, [pc, #96]	; (8003bd8 <_ZN9LineTrace4initEv+0x1d8>)
 8003b78:	4809      	ldr	r0, [pc, #36]	; (8003ba0 <_ZN9LineTrace4initEv+0x1a0>)
 8003b7a:	f7fd fed5 	bl	8001928 <sd_read_array_float>
	setMaxAccDec2(temp_acc2, temp_dec2);
 8003b7e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b82:	ed97 7a03 	vldr	s14, [r7, #12]
 8003b86:	eef0 0a47 	vmov.f32	s1, s14
 8003b8a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 f979 	bl	8003e86 <_ZN9LineTrace13setMaxAccDec2Eff>
}
 8003b94:	bf00      	nop
 8003b96:	3748      	adds	r7, #72	; 0x48
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	08018e10 	.word	0x08018e10
 8003ba0:	08018e18 	.word	0x08018e18
 8003ba4:	08018e20 	.word	0x08018e20
 8003ba8:	08018e28 	.word	0x08018e28
 8003bac:	08018e30 	.word	0x08018e30
 8003bb0:	08018e3c 	.word	0x08018e3c
 8003bb4:	08018e48 	.word	0x08018e48
 8003bb8:	08018e54 	.word	0x08018e54
 8003bbc:	08018e60 	.word	0x08018e60
 8003bc0:	08018e6c 	.word	0x08018e6c
 8003bc4:	08018e78 	.word	0x08018e78
 8003bc8:	08018e84 	.word	0x08018e84
 8003bcc:	08018e90 	.word	0x08018e90
 8003bd0:	08018e98 	.word	0x08018e98
 8003bd4:	08018ea0 	.word	0x08018ea0
 8003bd8:	08018eac 	.word	0x08018eac

08003bdc <_ZN9LineTrace7setGainEfff>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------- Line following gain------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setGain(float kp, float ki, float kd)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b085      	sub	sp, #20
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	ed87 0a02 	vstr	s0, [r7, #8]
 8003be8:	edc7 0a01 	vstr	s1, [r7, #4]
 8003bec:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	68ba      	ldr	r2, [r7, #8]
 8003bf4:	629a      	str	r2, [r3, #40]	; 0x28
	ki_ = ki;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	631a      	str	r2, [r3, #48]	; 0x30
	kd_ = kd;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	683a      	ldr	r2, [r7, #0]
 8003c00:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003c02:	bf00      	nop
 8003c04:	3714      	adds	r7, #20
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr

08003c0e <_ZN9LineTrace5getKpEv>:

float LineTrace::getKp()
{
 8003c0e:	b480      	push	{r7}
 8003c10:	b083      	sub	sp, #12
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
	return kp_;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1a:	ee07 3a90 	vmov	s15, r3
}
 8003c1e:	eeb0 0a67 	vmov.f32	s0, s15
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <_ZN9LineTrace5getKiEv>:

float LineTrace::getKi()
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
	return ki_;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c38:	ee07 3a90 	vmov	s15, r3
}
 8003c3c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <_ZN9LineTrace5getKdEv>:

float LineTrace::getKd()
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b083      	sub	sp, #12
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
	return kd_;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c56:	ee07 3a90 	vmov	s15, r3
}
 8003c5a:	eeb0 0a67 	vmov.f32	s0, s15
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <_ZN9LineTrace11setGainSlowEfff>:

void LineTrace::setGainSlow(float kp, float ki, float kd)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	ed87 0a02 	vstr	s0, [r7, #8]
 8003c74:	edc7 0a01 	vstr	s1, [r7, #4]
 8003c78:	ed87 1a00 	vstr	s2, [r7]
	kp_slow_ = kp;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	68ba      	ldr	r2, [r7, #8]
 8003c80:	635a      	str	r2, [r3, #52]	; 0x34
	ki_slow_ = ki;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	687a      	ldr	r2, [r7, #4]
 8003c86:	63da      	str	r2, [r3, #60]	; 0x3c
	kd_slow_ = kd;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003c8e:	bf00      	nop
 8003c90:	3714      	adds	r7, #20
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr

08003c9a <_ZN9LineTrace9getKpSlowEv>:

float LineTrace::getKpSlow()
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	b083      	sub	sp, #12
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
	return kp_slow_;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ca6:	ee07 3a90 	vmov	s15, r3
}
 8003caa:	eeb0 0a67 	vmov.f32	s0, s15
 8003cae:	370c      	adds	r7, #12
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr

08003cb8 <_ZN9LineTrace9getKiSlowEv>:

float LineTrace::getKiSlow()
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
	return ki_slow_;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cc4:	ee07 3a90 	vmov	s15, r3
}
 8003cc8:	eeb0 0a67 	vmov.f32	s0, s15
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr

08003cd6 <_ZN9LineTrace9getKdSlowEv>:

float LineTrace::getKdSlow()
{
 8003cd6:	b480      	push	{r7}
 8003cd8:	b083      	sub	sp, #12
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
	return kd_slow_;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ce2:	ee07 3a90 	vmov	s15, r3
}
 8003ce6:	eeb0 0a67 	vmov.f32	s0, s15
 8003cea:	370c      	adds	r7, #12
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <_ZN9LineTrace14setNormalRatioEf>:
// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Velocity setting----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//

void LineTrace::setNormalRatio(float ratio)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	683a      	ldr	r2, [r7, #0]
 8003d04:	645a      	str	r2, [r3, #68]	; 0x44
}
 8003d06:	bf00      	nop
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr

08003d12 <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 8003d12:	b480      	push	{r7}
 8003d14:	b083      	sub	sp, #12
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
 8003d1a:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	683a      	ldr	r2, [r7, #0]
 8003d22:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003d26:	bf00      	nop
 8003d28:	370c      	adds	r7, #12
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr

08003d32 <_ZN9LineTrace14setMaxVelocityEf>:

void LineTrace::setMaxVelocity(float velocity)
{
 8003d32:	b480      	push	{r7}
 8003d34:	b083      	sub	sp, #12
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
 8003d3a:	ed87 0a00 	vstr	s0, [r7]
	max_velocity_ = velocity;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	683a      	ldr	r2, [r7, #0]
 8003d42:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
}
 8003d46:	bf00      	nop
 8003d48:	370c      	adds	r7, #12
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr

08003d52 <_ZN9LineTrace15setMaxVelocity2Ef>:

void LineTrace::setMaxVelocity2(float velocity)
{
 8003d52:	b480      	push	{r7}
 8003d54:	b083      	sub	sp, #12
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
 8003d5a:	ed87 0a00 	vstr	s0, [r7]
	max_velocity2_ = velocity;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	683a      	ldr	r2, [r7, #0]
 8003d62:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
}
 8003d66:	bf00      	nop
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr

08003d72 <_ZN9LineTrace14setMinVelocityEf>:

void LineTrace::setMinVelocity(float velocity)
{
 8003d72:	b480      	push	{r7}
 8003d74:	b083      	sub	sp, #12
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
 8003d7a:	ed87 0a00 	vstr	s0, [r7]
	min_velocity_ = velocity;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 8003d86:	bf00      	nop
 8003d88:	370c      	adds	r7, #12
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr

08003d92 <_ZN9LineTrace15setMinVelocity2Ef>:

void LineTrace::setMinVelocity2(float velocity)
{
 8003d92:	b480      	push	{r7}
 8003d94:	b083      	sub	sp, #12
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
 8003d9a:	ed87 0a00 	vstr	s0, [r7]
	min_velocity2_ = velocity;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	683a      	ldr	r2, [r7, #0]
 8003da2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
 8003da6:	bf00      	nop
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr

08003db2 <_ZN9LineTrace17getTargetVelocityEv>:

float LineTrace::getTargetVelocity()
{
 8003db2:	b480      	push	{r7}
 8003db4:	b083      	sub	sp, #12
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
	return target_velocity_;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003dc0:	ee07 3a90 	vmov	s15, r3
}
 8003dc4:	eeb0 0a67 	vmov.f32	s0, s15
 8003dc8:	370c      	adds	r7, #12
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr

08003dd2 <_ZN9LineTrace14getMaxVelocityEv>:

float LineTrace::getMaxVelocity()
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	b083      	sub	sp, #12
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
	return max_velocity_;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003de0:	ee07 3a90 	vmov	s15, r3
}
 8003de4:	eeb0 0a67 	vmov.f32	s0, s15
 8003de8:	370c      	adds	r7, #12
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr

08003df2 <_ZN9LineTrace15getMaxVelocity2Ev>:

float LineTrace::getMaxVelocity2()
{
 8003df2:	b480      	push	{r7}
 8003df4:	b083      	sub	sp, #12
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
	return max_velocity2_;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003e00:	ee07 3a90 	vmov	s15, r3
}
 8003e04:	eeb0 0a67 	vmov.f32	s0, s15
 8003e08:	370c      	adds	r7, #12
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr

08003e12 <_ZN9LineTrace14getMinVelocityEv>:

float LineTrace::getMinVelocity()
{
 8003e12:	b480      	push	{r7}
 8003e14:	b083      	sub	sp, #12
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	6078      	str	r0, [r7, #4]
	return min_velocity_;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003e20:	ee07 3a90 	vmov	s15, r3
}
 8003e24:	eeb0 0a67 	vmov.f32	s0, s15
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr

08003e32 <_ZN9LineTrace15getMinVelocity2Ev>:

float LineTrace::getMinVelocity2()
{
 8003e32:	b480      	push	{r7}
 8003e34:	b083      	sub	sp, #12
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
	return min_velocity2_;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003e40:	ee07 3a90 	vmov	s15, r3
}
 8003e44:	eeb0 0a67 	vmov.f32	s0, s15
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr

08003e52 <_ZN9LineTrace12setMaxAccDecEff>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Acceleration setting------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setMaxAccDec(const float acc, const float dec)
{
 8003e52:	b480      	push	{r7}
 8003e54:	b085      	sub	sp, #20
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	60f8      	str	r0, [r7, #12]
 8003e5a:	ed87 0a02 	vstr	s0, [r7, #8]
 8003e5e:	edc7 0a01 	vstr	s1, [r7, #4]
	max_acc_ = acc;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e68:	3328      	adds	r3, #40	; 0x28
 8003e6a:	68ba      	ldr	r2, [r7, #8]
 8003e6c:	601a      	str	r2, [r3, #0]
	max_dec_ = dec;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e74:	332c      	adds	r3, #44	; 0x2c
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	601a      	str	r2, [r3, #0]
}
 8003e7a:	bf00      	nop
 8003e7c:	3714      	adds	r7, #20
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr

08003e86 <_ZN9LineTrace13setMaxAccDec2Eff>:

void LineTrace::setMaxAccDec2(const float acc, const float dec)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b085      	sub	sp, #20
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	60f8      	str	r0, [r7, #12]
 8003e8e:	ed87 0a02 	vstr	s0, [r7, #8]
 8003e92:	edc7 0a01 	vstr	s1, [r7, #4]
	max_acc2_ = acc;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e9c:	3330      	adds	r3, #48	; 0x30
 8003e9e:	68ba      	ldr	r2, [r7, #8]
 8003ea0:	601a      	str	r2, [r3, #0]
	max_dec2_ = dec;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003ea8:	3334      	adds	r3, #52	; 0x34
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	601a      	str	r2, [r3, #0]
}
 8003eae:	bf00      	nop
 8003eb0:	3714      	adds	r7, #20
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr

08003eba <_ZN9LineTrace9getMaxAccEv>:

float LineTrace::getMaxAcc()
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b083      	sub	sp, #12
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
	return max_acc_;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003ec8:	3328      	adds	r3, #40	; 0x28
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	ee07 3a90 	vmov	s15, r3
}
 8003ed0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ed4:	370c      	adds	r7, #12
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr

08003ede <_ZN9LineTrace10getMaxDec2Ev>:

float LineTrace::getMaxDec2()
{
 8003ede:	b480      	push	{r7}
 8003ee0:	b083      	sub	sp, #12
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
	return max_dec2_;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003eec:	3334      	adds	r3, #52	; 0x34
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	ee07 3a90 	vmov	s15, r3
}
 8003ef4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ef8:	370c      	adds	r7, #12
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr

08003f02 <_ZN9LineTrace10getMaxAcc2Ev>:

float LineTrace::getMaxAcc2()
{
 8003f02:	b480      	push	{r7}
 8003f04:	b083      	sub	sp, #12
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
	return max_acc2_;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003f10:	3330      	adds	r3, #48	; 0x30
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	ee07 3a90 	vmov	s15, r3
}
 8003f18:	eeb0 0a67 	vmov.f32	s0, s15
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr

08003f26 <_ZN9LineTrace9getMaxDecEv>:

float LineTrace::getMaxDec()
{
 8003f26:	b480      	push	{r7}
 8003f28:	b083      	sub	sp, #12
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
	return max_dec_;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003f34:	332c      	adds	r3, #44	; 0x2c
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	ee07 3a90 	vmov	s15, r3
}
 8003f3c:	eeb0 0a67 	vmov.f32	s0, s15
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
	...

08003f4c <_ZN9LineTrace4flipEv>:

// ---------------------------------------------------------------------------------------------------//
// ---------------------------------------- Flip -----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::flip()
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b082      	sub	sp, #8
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	f000 80c9 	beq.w	80040f2 <_ZN9LineTrace4flipEv+0x1a6>
		// ---- line following processing -----//
		pidTrace();
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f7fe fe39 	bl	8002bd8 <_ZN9LineTrace8pidTraceEv>
		//steeringAngleTrace();

		// ---- Target Velocity Updata ------//
		updateTargetVelocity();
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f7ff fb93 	bl	8003692 <_ZN9LineTrace20updateTargetVelocityEv>

		// ----- Processing at regular distances -----//

		if(isTargetDistance(10) == true){
 8003f6c:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f7ff fbfc 	bl	800376e <_ZN9LineTrace16isTargetDistanceEf>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d028      	beq.n	8003fce <_ZN9LineTrace4flipEv+0x82>
			// ---- Store Logs ------//
			storeLogs();
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f7ff f813 	bl	8002fa8 <_ZN9LineTrace9storeLogsEv>

			// -------- Detect Robot stabilization ------//
			if(isStable() == true && side_sensor_->getStatusL() == false){ // Stabilizing and side sensor is black
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f7ff fcca 	bl	800391c <_ZN9LineTrace8isStableEv>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d00c      	beq.n	8003fa8 <_ZN9LineTrace4flipEv+0x5c>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f001 fba0 	bl	80056d8 <_ZN10SideSensor10getStatusLEv>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	f083 0301 	eor.w	r3, r3, #1
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d001      	beq.n	8003fa8 <_ZN9LineTrace4flipEv+0x5c>
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e000      	b.n	8003faa <_ZN9LineTrace4flipEv+0x5e>
 8003fa8:	2300      	movs	r3, #0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d005      	beq.n	8003fba <_ZN9LineTrace4flipEv+0x6e>
				stable_flag_ = true;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003fb4:	3323      	adds	r3, #35	; 0x23
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	701a      	strb	r2, [r3, #0]
			}

			// ---reset total cnt ---//
			encoder_->clearDistance10mm();
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	695b      	ldr	r3, [r3, #20]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7fd fb64 	bl	800168c <_ZN7Encoder17clearDistance10mmEv>
			odometry_->clearPotition();
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f001 f912 	bl	80051f2 <_ZN8Odometry13clearPotitionEv>
		}

		// ----- cross line ignore processing ------//
		if(isCrossLine() == true){ //detect cross line
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f7ff fbf0 	bl	80037b4 <_ZN9LineTrace11isCrossLineEv>
			// Note: Store cross line distance here.
			//led_.LR(1, -1);
		}

		// ------- Store side line distance or correction distance------//
		if((stable_flag_force_ == true || stable_flag_ == true) && side_sensor_->getStatusL() == true && encoder_->getSideLineIgnoreDistance() >= 120){ //Stabilizing and side sensor is white
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003fda:	3324      	adds	r3, #36	; 0x24
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d106      	bne.n	8003ff0 <_ZN9LineTrace4flipEv+0xa4>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003fe8:	3323      	adds	r3, #35	; 0x23
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d017      	beq.n	8004020 <_ZN9LineTrace4flipEv+0xd4>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f001 fb6f 	bl	80056d8 <_ZN10SideSensor10getStatusLEv>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d00f      	beq.n	8004020 <_ZN9LineTrace4flipEv+0xd4>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	4618      	mov	r0, r3
 8004006:	f7fd fb5d 	bl	80016c4 <_ZN7Encoder25getSideLineIgnoreDistanceEv>
 800400a:	eeb0 7a40 	vmov.f32	s14, s0
 800400e:	eddf 7a3b 	vldr	s15, [pc, #236]	; 80040fc <_ZN9LineTrace4flipEv+0x1b0>
 8004012:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800401a:	db01      	blt.n	8004020 <_ZN9LineTrace4flipEv+0xd4>
 800401c:	2301      	movs	r3, #1
 800401e:	e000      	b.n	8004022 <_ZN9LineTrace4flipEv+0xd6>
 8004020:	2300      	movs	r3, #0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d02f      	beq.n	8004086 <_ZN9LineTrace4flipEv+0x13a>
			//correction_check_cnt_ = 0;

			if(mode_selector_ == FIRST_RUNNING){
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800402c:	3354      	adds	r3, #84	; 0x54
 800402e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d109      	bne.n	800404a <_ZN9LineTrace4flipEv+0xfe>
				store_check_cnt_ = 0;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800403c:	333a      	adds	r3, #58	; 0x3a
 800403e:	2200      	movs	r2, #0
 8004040:	801a      	strh	r2, [r3, #0]
				storeSideLineDistance();
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f7fe ff40 	bl	8002ec8 <_ZN9LineTrace21storeSideLineDistanceEv>
 8004048:	e00b      	b.n	8004062 <_ZN9LineTrace4flipEv+0x116>
			}
			else{
				store_check_cnt_ = 0;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004050:	333a      	adds	r3, #58	; 0x3a
 8004052:	2200      	movs	r2, #0
 8004054:	801a      	strh	r2, [r3, #0]
				correctionTotalDistanceFromSideMarker();
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f7ff f87a 	bl	8003150 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv>
				storeSideLineDistance2(); //for correction check
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f7fe ff6b 	bl	8002f38 <_ZN9LineTrace22storeSideLineDistance2Ev>
			}

			stable_flag_ = false;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004068:	3323      	adds	r3, #35	; 0x23
 800406a:	2200      	movs	r2, #0
 800406c:	701a      	strb	r2, [r3, #0]
			stable_flag_force_ = false;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004074:	3324      	adds	r3, #36	; 0x24
 8004076:	2200      	movs	r2, #0
 8004078:	701a      	strb	r2, [r3, #0]
			stable_cnt_reset_flag_ = true;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004080:	3325      	adds	r3, #37	; 0x25
 8004082:	2201      	movs	r2, #1
 8004084:	701a      	strb	r2, [r3, #0]
		}



		if(side_sensor_->getIgnoreFlag() == true && encoder_->getSideLineIgnoreDistance() >= 100){
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	4618      	mov	r0, r3
 800408c:	f001 fb66 	bl	800575c <_ZN10SideSensor13getIgnoreFlagEv>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d00f      	beq.n	80040b6 <_ZN9LineTrace4flipEv+0x16a>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	4618      	mov	r0, r3
 800409c:	f7fd fb12 	bl	80016c4 <_ZN7Encoder25getSideLineIgnoreDistanceEv>
 80040a0:	eeb0 7a40 	vmov.f32	s14, s0
 80040a4:	eddf 7a16 	vldr	s15, [pc, #88]	; 8004100 <_ZN9LineTrace4flipEv+0x1b4>
 80040a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80040ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040b0:	db01      	blt.n	80040b6 <_ZN9LineTrace4flipEv+0x16a>
 80040b2:	2301      	movs	r3, #1
 80040b4:	e000      	b.n	80040b8 <_ZN9LineTrace4flipEv+0x16c>
 80040b6:	2300      	movs	r3, #0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d004      	beq.n	80040c6 <_ZN9LineTrace4flipEv+0x17a>
			side_sensor_->disableIgnore();
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	691b      	ldr	r3, [r3, #16]
 80040c0:	4618      	mov	r0, r3
 80040c2:	f001 fb3e 	bl	8005742 <_ZN10SideSensor13disableIgnoreEv>
			all_sideline_flag_ = false;
		}
		*/

		// ----- Emergency stop processing------//
		if(line_sensor_->emergencyStop() == true){
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7fe fbb4 	bl	8002838 <_ZN10LineSensor13emergencyStopEv>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d00d      	beq.n	80040f2 <_ZN9LineTrace4flipEv+0x1a6>
			velocity_ctrl_->setTranslationVelocityOnly(0, 0);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	eddf 0a0a 	vldr	s1, [pc, #40]	; 8004104 <_ZN9LineTrace4flipEv+0x1b8>
 80040de:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8004104 <_ZN9LineTrace4flipEv+0x1b8>
 80040e2:	4618      	mov	r0, r3
 80040e4:	f001 fe58 	bl	8005d98 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>
			esc_->off();
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7fd f949 	bl	8001384 <_ZN3ESC3offEv>
			//led_.LR(0, -1);
		}


	}
}
 80040f2:	bf00      	nop
 80040f4:	3708      	adds	r7, #8
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	42f00000 	.word	0x42f00000
 8004100:	42c80000 	.word	0x42c80000
 8004104:	00000000 	.word	0x00000000

08004108 <_ZN9LineTrace7setModeEs>:

// ---------------------------------------------------------------------------------------------------//
// ---------------------------------- Mode set to stop------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setMode(int16_t mode)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	460b      	mov	r3, r1
 8004112:	807b      	strh	r3, [r7, #2]
	mode_selector_ = mode;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800411a:	3354      	adds	r3, #84	; 0x54
 800411c:	887a      	ldrh	r2, [r7, #2]
 800411e:	801a      	strh	r2, [r3, #0]
}
 8004120:	bf00      	nop
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <_ZN9LineTrace5startEv>:

void LineTrace::start()
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	i_reset_flag_ = true;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	velocity_ctrl_->start();
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	4618      	mov	r0, r3
 800414a:	f001 fe7e 	bl	8005e4a <_ZN12VelocityCtrl5startEv>
	side_sensor_->resetWhiteLineCnt();
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	4618      	mov	r0, r3
 8004154:	f001 fad8 	bl	8005708 <_ZN10SideSensor17resetWhiteLineCntEv>
	crossline_idx_ = 0;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800415e:	3318      	adds	r3, #24
 8004160:	2200      	movs	r2, #0
 8004162:	801a      	strh	r2, [r3, #0]
	sideline_idx_ = 0;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800416a:	331c      	adds	r3, #28
 800416c:	2200      	movs	r2, #0
 800416e:	801a      	strh	r2, [r3, #0]
	sideline_idx2_ = 0;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004176:	331e      	adds	r3, #30
 8004178:	2200      	movs	r2, #0
 800417a:	801a      	strh	r2, [r3, #0]
	all_sideline_idx_ = 0;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004182:	3320      	adds	r3, #32
 8004184:	2200      	movs	r2, #0
 8004186:	801a      	strh	r2, [r3, #0]
}
 8004188:	bf00      	nop
 800418a:	3708      	adds	r7, #8
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <_ZN9LineTrace7runningEv>:


void LineTrace::running()
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
	uint16_t stage = 0;
 8004198:	2300      	movs	r3, #0
 800419a:	81fb      	strh	r3, [r7, #14]
	bool goal_flag = false;
 800419c:	2300      	movs	r3, #0
 800419e:	737b      	strb	r3, [r7, #13]
	bool goal_judge_flag = false;
 80041a0:	2300      	movs	r3, #0
 80041a2:	733b      	strb	r3, [r7, #12]
	start();
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f7ff ffc1 	bl	800412c <_ZN9LineTrace5startEv>

	while(goal_flag == false){
 80041aa:	7b7b      	ldrb	r3, [r7, #13]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f040 815e 	bne.w	800446e <_ZN9LineTrace7runningEv+0x2de>
		switch(stage){
 80041b2:	89fb      	ldrh	r3, [r7, #14]
 80041b4:	2b05      	cmp	r3, #5
 80041b6:	d03a      	beq.n	800422e <_ZN9LineTrace7runningEv+0x9e>
 80041b8:	2b0a      	cmp	r3, #10
 80041ba:	d047      	beq.n	800424c <_ZN9LineTrace7runningEv+0xbc>
 80041bc:	2b00      	cmp	r3, #0
 80041be:	f040 80c7 	bne.w	8004350 <_ZN9LineTrace7runningEv+0x1c0>
		case 0:
			//if(side_sensor_->getWhiteLineCntR() == 1){
			if(side_sensor_->getStatusR() == true){
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	691b      	ldr	r3, [r3, #16]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f001 fa92 	bl	80056f0 <_ZN10SideSensor10getStatusREv>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f000 80b9 	beq.w	8004346 <_ZN9LineTrace7runningEv+0x1b6>
				loggerStart();
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f7fe fddf 	bl	8002d98 <_ZN9LineTrace11loggerStartEv>
				logger_->start();
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	69db      	ldr	r3, [r3, #28]
 80041de:	4618      	mov	r0, r3
 80041e0:	f000 fe53 	bl	8004e8a <_ZN6Logger5startEv>
				if(mode_selector_ != FIRST_RUNNING){ // Other than first running
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80041ea:	3354      	adds	r3, #84	; 0x54
 80041ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d002      	beq.n	80041fa <_ZN9LineTrace7runningEv+0x6a>
					startVelocityPlay();
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f7ff fa0f 	bl	8003618 <_ZN9LineTrace17startVelocityPlayEv>
				}

				encoder_->clearSideLineIgnoreDistance();
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	695b      	ldr	r3, [r3, #20]
 80041fe:	4618      	mov	r0, r3
 8004200:	f7fd fa6f 	bl	80016e2 <_ZN7Encoder27clearSideLineIgnoreDistanceEv>
				encoder_->clearCrossLineIgnoreDistance();
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	695b      	ldr	r3, [r3, #20]
 8004208:	4618      	mov	r0, r3
 800420a:	f7fd fa87 	bl	800171c <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
				encoder_->clearTotalDistance();
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	4618      	mov	r0, r3
 8004214:	f7fd fa48 	bl	80016a8 <_ZN7Encoder18clearTotalDistanceEv>
				led_.LR(0, -1);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	330c      	adds	r3, #12
 800421c:	f04f 32ff 	mov.w	r2, #4294967295
 8004220:	2100      	movs	r1, #0
 8004222:	4618      	mov	r0, r3
 8004224:	f7fe f852 	bl	80022cc <_ZN3LED2LREaa>
				stage = 5;
 8004228:	2305      	movs	r3, #5
 800422a:	81fb      	strh	r3, [r7, #14]
			}

			break;
 800422c:	e08b      	b.n	8004346 <_ZN9LineTrace7runningEv+0x1b6>

		case 5:
			if(side_sensor_->getStatusR() == false) stage = 10;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	691b      	ldr	r3, [r3, #16]
 8004232:	4618      	mov	r0, r3
 8004234:	f001 fa5c 	bl	80056f0 <_ZN10SideSensor10getStatusREv>
 8004238:	4603      	mov	r3, r0
 800423a:	f083 0301 	eor.w	r3, r3, #1
 800423e:	b2db      	uxtb	r3, r3
 8004240:	2b00      	cmp	r3, #0
 8004242:	f000 8082 	beq.w	800434a <_ZN9LineTrace7runningEv+0x1ba>
 8004246:	230a      	movs	r3, #10
 8004248:	81fb      	strh	r3, [r7, #14]

			break;
 800424a:	e07e      	b.n	800434a <_ZN9LineTrace7runningEv+0x1ba>
		case 10:
			//if(side_sensor_->getWhiteLineCntR() == 2){
			if(side_sensor_->getStatusL() == true){
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	691b      	ldr	r3, [r3, #16]
 8004250:	4618      	mov	r0, r3
 8004252:	f001 fa41 	bl	80056d8 <_ZN10SideSensor10getStatusLEv>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d00c      	beq.n	8004276 <_ZN9LineTrace7runningEv+0xe6>
				goal_judge_flag = false;
 800425c:	2300      	movs	r3, #0
 800425e:	733b      	strb	r3, [r7, #12]
				encoder_->clearGoalJudgeDistance();
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	695b      	ldr	r3, [r3, #20]
 8004264:	4618      	mov	r0, r3
 8004266:	f7fd fa76 	bl	8001756 <_ZN7Encoder22clearGoalJudgeDistanceEv>
				led_.fullColor('B');
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	330c      	adds	r3, #12
 800426e:	2142      	movs	r1, #66	; 0x42
 8004270:	4618      	mov	r0, r3
 8004272:	f7fd ff6f 	bl	8002154 <_ZN3LED9fullColorEc>
			}

			if(goal_judge_flag == false && side_sensor_->getStatusR() == true && encoder_->getGoalJudgeDistance() >= 30){
 8004276:	7b3b      	ldrb	r3, [r7, #12]
 8004278:	f083 0301 	eor.w	r3, r3, #1
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	d017      	beq.n	80042b2 <_ZN9LineTrace7runningEv+0x122>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	4618      	mov	r0, r3
 8004288:	f001 fa32 	bl	80056f0 <_ZN10SideSensor10getStatusREv>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00f      	beq.n	80042b2 <_ZN9LineTrace7runningEv+0x122>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	4618      	mov	r0, r3
 8004298:	f7fd fa4e 	bl	8001738 <_ZN7Encoder20getGoalJudgeDistanceEv>
 800429c:	eeb0 7a40 	vmov.f32	s14, s0
 80042a0:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 80042a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ac:	db01      	blt.n	80042b2 <_ZN9LineTrace7runningEv+0x122>
 80042ae:	2301      	movs	r3, #1
 80042b0:	e000      	b.n	80042b4 <_ZN9LineTrace7runningEv+0x124>
 80042b2:	2300      	movs	r3, #0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d013      	beq.n	80042e0 <_ZN9LineTrace7runningEv+0x150>
				goal_judge_flag = true;
 80042b8:	2301      	movs	r3, #1
 80042ba:	733b      	strb	r3, [r7, #12]
				encoder_->clearGoalJudgeDistance();
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	4618      	mov	r0, r3
 80042c2:	f7fd fa48 	bl	8001756 <_ZN7Encoder22clearGoalJudgeDistanceEv>
				ignore_check_cnt_ = 0;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80042cc:	333c      	adds	r3, #60	; 0x3c
 80042ce:	2200      	movs	r2, #0
 80042d0:	801a      	strh	r2, [r3, #0]

				led_.fullColor('Y');
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	330c      	adds	r3, #12
 80042d6:	2159      	movs	r1, #89	; 0x59
 80042d8:	4618      	mov	r0, r3
 80042da:	f7fd ff3b 	bl	8002154 <_ZN3LED9fullColorEc>
				goal_flag = true;
				goal_judge_flag = false;

			}

			break;
 80042de:	e036      	b.n	800434e <_ZN9LineTrace7runningEv+0x1be>
			else if(goal_judge_flag == true && encoder_->getGoalJudgeDistance() >= 30){
 80042e0:	7b3b      	ldrb	r3, [r7, #12]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d00f      	beq.n	8004306 <_ZN9LineTrace7runningEv+0x176>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	4618      	mov	r0, r3
 80042ec:	f7fd fa24 	bl	8001738 <_ZN7Encoder20getGoalJudgeDistanceEv>
 80042f0:	eeb0 7a40 	vmov.f32	s14, s0
 80042f4:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 80042f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004300:	db01      	blt.n	8004306 <_ZN9LineTrace7runningEv+0x176>
 8004302:	2301      	movs	r3, #1
 8004304:	e000      	b.n	8004308 <_ZN9LineTrace7runningEv+0x178>
 8004306:	2300      	movs	r3, #0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d020      	beq.n	800434e <_ZN9LineTrace7runningEv+0x1be>
				led_.fullColor('M');
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	330c      	adds	r3, #12
 8004310:	214d      	movs	r1, #77	; 0x4d
 8004312:	4618      	mov	r0, r3
 8004314:	f7fd ff1e 	bl	8002154 <_ZN3LED9fullColorEc>
				loggerStop();
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f7fe fd58 	bl	8002dce <_ZN9LineTrace10loggerStopEv>
				stopVelocityPlay();
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7ff f99a 	bl	8003658 <_ZN9LineTrace16stopVelocityPlayEv>
				HAL_Delay(100); //Run through after the goal
 8004324:	2064      	movs	r0, #100	; 0x64
 8004326:	f005 fe0f 	bl	8009f48 <HAL_Delay>
				setTargetVelocity(0);
 800432a:	ed9f 0a54 	vldr	s0, [pc, #336]	; 800447c <_ZN9LineTrace7runningEv+0x2ec>
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f7ff fcef 	bl	8003d12 <_ZN9LineTrace17setTargetVelocityEf>
				HAL_Delay(500); //Stop for a while on the spot
 8004334:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004338:	f005 fe06 	bl	8009f48 <HAL_Delay>
				goal_flag = true;
 800433c:	2301      	movs	r3, #1
 800433e:	737b      	strb	r3, [r7, #13]
				goal_judge_flag = false;
 8004340:	2300      	movs	r3, #0
 8004342:	733b      	strb	r3, [r7, #12]
			break;
 8004344:	e003      	b.n	800434e <_ZN9LineTrace7runningEv+0x1be>
			break;
 8004346:	bf00      	nop
 8004348:	e002      	b.n	8004350 <_ZN9LineTrace7runningEv+0x1c0>
			break;
 800434a:	bf00      	nop
 800434c:	e000      	b.n	8004350 <_ZN9LineTrace7runningEv+0x1c0>
			break;
 800434e:	bf00      	nop
		}

		// ---------Confirmation when corrected ------------//
		correction_check_cnt_++;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004356:	3338      	adds	r3, #56	; 0x38
 8004358:	881b      	ldrh	r3, [r3, #0]
 800435a:	3301      	adds	r3, #1
 800435c:	b29a      	uxth	r2, r3
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004364:	3338      	adds	r3, #56	; 0x38
 8004366:	801a      	strh	r2, [r3, #0]
		if(correction_check_cnt_ >= 10000) correction_check_cnt_ = 10000;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800436e:	3338      	adds	r3, #56	; 0x38
 8004370:	881b      	ldrh	r3, [r3, #0]
 8004372:	f242 720f 	movw	r2, #9999	; 0x270f
 8004376:	4293      	cmp	r3, r2
 8004378:	d906      	bls.n	8004388 <_ZN9LineTrace7runningEv+0x1f8>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004380:	3338      	adds	r3, #56	; 0x38
 8004382:	f242 7210 	movw	r2, #10000	; 0x2710
 8004386:	801a      	strh	r2, [r3, #0]

		if(correction_check_cnt_ <= 300) led_.fullColor('R');
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800438e:	3338      	adds	r3, #56	; 0x38
 8004390:	881b      	ldrh	r3, [r3, #0]
 8004392:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8004396:	d805      	bhi.n	80043a4 <_ZN9LineTrace7runningEv+0x214>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	330c      	adds	r3, #12
 800439c:	2152      	movs	r1, #82	; 0x52
 800439e:	4618      	mov	r0, r3
 80043a0:	f7fd fed8 	bl	8002154 <_ZN3LED9fullColorEc>

		store_check_cnt_++;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80043aa:	333a      	adds	r3, #58	; 0x3a
 80043ac:	881b      	ldrh	r3, [r3, #0]
 80043ae:	3301      	adds	r3, #1
 80043b0:	b29a      	uxth	r2, r3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80043b8:	333a      	adds	r3, #58	; 0x3a
 80043ba:	801a      	strh	r2, [r3, #0]
		if(store_check_cnt_>= 10000) store_check_cnt_ = 10000;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80043c2:	333a      	adds	r3, #58	; 0x3a
 80043c4:	881b      	ldrh	r3, [r3, #0]
 80043c6:	f242 720f 	movw	r2, #9999	; 0x270f
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d906      	bls.n	80043dc <_ZN9LineTrace7runningEv+0x24c>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80043d4:	333a      	adds	r3, #58	; 0x3a
 80043d6:	f242 7210 	movw	r2, #10000	; 0x2710
 80043da:	801a      	strh	r2, [r3, #0]

		if(store_check_cnt_ <= 200) led_.LR(1, -1);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80043e2:	333a      	adds	r3, #58	; 0x3a
 80043e4:	881b      	ldrh	r3, [r3, #0]
 80043e6:	2bc8      	cmp	r3, #200	; 0xc8
 80043e8:	d808      	bhi.n	80043fc <_ZN9LineTrace7runningEv+0x26c>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	330c      	adds	r3, #12
 80043ee:	f04f 32ff 	mov.w	r2, #4294967295
 80043f2:	2101      	movs	r1, #1
 80043f4:	4618      	mov	r0, r3
 80043f6:	f7fd ff69 	bl	80022cc <_ZN3LED2LREaa>
 80043fa:	e007      	b.n	800440c <_ZN9LineTrace7runningEv+0x27c>
		else led_.LR(0, -1);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	330c      	adds	r3, #12
 8004400:	f04f 32ff 	mov.w	r2, #4294967295
 8004404:	2100      	movs	r1, #0
 8004406:	4618      	mov	r0, r3
 8004408:	f7fd ff60 	bl	80022cc <_ZN3LED2LREaa>

		ignore_check_cnt_++;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004412:	333c      	adds	r3, #60	; 0x3c
 8004414:	881b      	ldrh	r3, [r3, #0]
 8004416:	3301      	adds	r3, #1
 8004418:	b29a      	uxth	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004420:	333c      	adds	r3, #60	; 0x3c
 8004422:	801a      	strh	r2, [r3, #0]
		if(ignore_check_cnt_>= 10000) ignore_check_cnt_= 10000;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800442a:	333c      	adds	r3, #60	; 0x3c
 800442c:	881b      	ldrh	r3, [r3, #0]
 800442e:	f242 720f 	movw	r2, #9999	; 0x270f
 8004432:	4293      	cmp	r3, r2
 8004434:	d906      	bls.n	8004444 <_ZN9LineTrace7runningEv+0x2b4>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800443c:	333c      	adds	r3, #60	; 0x3c
 800443e:	f242 7210 	movw	r2, #10000	; 0x2710
 8004442:	801a      	strh	r2, [r3, #0]

		if(ignore_check_cnt_ <= 200) led_.fullColor('Y');
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800444a:	333c      	adds	r3, #60	; 0x3c
 800444c:	881b      	ldrh	r3, [r3, #0]
 800444e:	2bc8      	cmp	r3, #200	; 0xc8
 8004450:	d806      	bhi.n	8004460 <_ZN9LineTrace7runningEv+0x2d0>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	330c      	adds	r3, #12
 8004456:	2159      	movs	r1, #89	; 0x59
 8004458:	4618      	mov	r0, r3
 800445a:	f7fd fe7b 	bl	8002154 <_ZN3LED9fullColorEc>
 800445e:	e6a4      	b.n	80041aa <_ZN9LineTrace7runningEv+0x1a>
		else led_.fullColor('B');
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	330c      	adds	r3, #12
 8004464:	2142      	movs	r1, #66	; 0x42
 8004466:	4618      	mov	r0, r3
 8004468:	f7fd fe74 	bl	8002154 <_ZN3LED9fullColorEc>
	while(goal_flag == false){
 800446c:	e69d      	b.n	80041aa <_ZN9LineTrace7runningEv+0x1a>
	}

	stop();
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 f806 	bl	8004480 <_ZN9LineTrace4stopEv>
}
 8004474:	bf00      	nop
 8004476:	3710      	adds	r7, #16
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}
 800447c:	00000000 	.word	0x00000000

08004480 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af02      	add	r7, sp, #8
 8004486:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	velocity_ctrl_->stop();
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	4618      	mov	r0, r3
 8004496:	f001 fceb 	bl	8005e70 <_ZN12VelocityCtrl4stopEv>

	led_.LR(-1, 1);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	330c      	adds	r3, #12
 800449e:	2201      	movs	r2, #1
 80044a0:	f04f 31ff 	mov.w	r1, #4294967295
 80044a4:	4618      	mov	r0, r3
 80044a6:	f7fd ff11 	bl	80022cc <_ZN3LED2LREaa>
	if(mode_selector_ == FIRST_RUNNING){ //First running
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80044b0:	3354      	adds	r3, #84	; 0x54
 80044b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d11e      	bne.n	80044f8 <_ZN9LineTrace4stopEv+0x78>
		logger_->saveDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69d8      	ldr	r0, [r3, #28]
 80044be:	4b26      	ldr	r3, [pc, #152]	; (8004558 <_ZN9LineTrace4stopEv+0xd8>)
 80044c0:	4a26      	ldr	r2, [pc, #152]	; (800455c <_ZN9LineTrace4stopEv+0xdc>)
 80044c2:	4927      	ldr	r1, [pc, #156]	; (8004560 <_ZN9LineTrace4stopEv+0xe0>)
 80044c4:	f000 fbc3 	bl	8004c4e <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
		sd_write_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_, OVER_WRITE);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80044ce:	3358      	adds	r3, #88	; 0x58
 80044d0:	2200      	movs	r2, #0
 80044d2:	9200      	str	r2, [sp, #0]
 80044d4:	2264      	movs	r2, #100	; 0x64
 80044d6:	4923      	ldr	r1, [pc, #140]	; (8004564 <_ZN9LineTrace4stopEv+0xe4>)
 80044d8:	4821      	ldr	r0, [pc, #132]	; (8004560 <_ZN9LineTrace4stopEv+0xe0>)
 80044da:	f7fd f9bf 	bl	800185c <sd_write_array_float>
		sd_write_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_, OVER_WRITE);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f503 433f 	add.w	r3, r3, #48896	; 0xbf00
 80044e4:	3378      	adds	r3, #120	; 0x78
 80044e6:	2200      	movs	r2, #0
 80044e8:	9200      	str	r2, [sp, #0]
 80044ea:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80044ee:	491e      	ldr	r1, [pc, #120]	; (8004568 <_ZN9LineTrace4stopEv+0xe8>)
 80044f0:	481b      	ldr	r0, [pc, #108]	; (8004560 <_ZN9LineTrace4stopEv+0xe0>)
 80044f2:	f7fd f9b3 	bl	800185c <sd_write_array_float>
 80044f6:	e01d      	b.n	8004534 <_ZN9LineTrace4stopEv+0xb4>
	}
	else{//Secondary run
		logger_->saveDistanceAndTheta2("COURSLOG", "DISTANC2.TXT", "THETA2.TXT");
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	69d8      	ldr	r0, [r3, #28]
 80044fc:	4b1b      	ldr	r3, [pc, #108]	; (800456c <_ZN9LineTrace4stopEv+0xec>)
 80044fe:	4a1c      	ldr	r2, [pc, #112]	; (8004570 <_ZN9LineTrace4stopEv+0xf0>)
 8004500:	4917      	ldr	r1, [pc, #92]	; (8004560 <_ZN9LineTrace4stopEv+0xe0>)
 8004502:	f000 fbc7 	bl	8004c94 <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>
		sd_write_array_float("COURSLOG", "CROSSDI2.TXT", CROSSLINE_SIZE, crossline_distance2_, OVER_WRITE);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 800450c:	33e8      	adds	r3, #232	; 0xe8
 800450e:	2200      	movs	r2, #0
 8004510:	9200      	str	r2, [sp, #0]
 8004512:	2264      	movs	r2, #100	; 0x64
 8004514:	4917      	ldr	r1, [pc, #92]	; (8004574 <_ZN9LineTrace4stopEv+0xf4>)
 8004516:	4812      	ldr	r0, [pc, #72]	; (8004560 <_ZN9LineTrace4stopEv+0xe0>)
 8004518:	f7fd f9a0 	bl	800185c <sd_write_array_float>
		sd_write_array_float("COURSLOG", "SIDEDIS2.TXT", SIDELINE_SIZE, sideline_distance2_, OVER_WRITE);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f503 4347 	add.w	r3, r3, #50944	; 0xc700
 8004522:	3348      	adds	r3, #72	; 0x48
 8004524:	2200      	movs	r2, #0
 8004526:	9200      	str	r2, [sp, #0]
 8004528:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800452c:	4912      	ldr	r1, [pc, #72]	; (8004578 <_ZN9LineTrace4stopEv+0xf8>)
 800452e:	480c      	ldr	r0, [pc, #48]	; (8004560 <_ZN9LineTrace4stopEv+0xe0>)
 8004530:	f7fd f994 	bl	800185c <sd_write_array_float>
	}
	//sd_write_array_float("COURSLOG", "ASIDEDIS.TXT", SIDELINE_SIZE, all_sideline_distance_, OVER_WRITE);

	led_.LR(-1, 0);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	330c      	adds	r3, #12
 8004538:	2200      	movs	r2, #0
 800453a:	f04f 31ff 	mov.w	r1, #4294967295
 800453e:	4618      	mov	r0, r3
 8004540:	f7fd fec4 	bl	80022cc <_ZN3LED2LREaa>

	logger_->resetIdx();
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	4618      	mov	r0, r3
 800454a:	f000 fc7f 	bl	8004e4c <_ZN6Logger8resetIdxEv>
	//logger_->resetLogsDis2();
}
 800454e:	bf00      	nop
 8004550:	3708      	adds	r7, #8
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	08018eb8 	.word	0x08018eb8
 800455c:	08018ec4 	.word	0x08018ec4
 8004560:	08018ed4 	.word	0x08018ed4
 8004564:	08018ee0 	.word	0x08018ee0
 8004568:	08018ef0 	.word	0x08018ef0
 800456c:	08018efc 	.word	0x08018efc
 8004570:	08018f08 	.word	0x08018f08
 8004574:	08018f18 	.word	0x08018f18
 8004578:	08018f28 	.word	0x08018f28

0800457c <_ZN9LineTrace20createVelocityTabeleEv>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Create velocity table-----------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::createVelocityTabele()
{
 800457c:	b590      	push	{r4, r7, lr}
 800457e:	b08b      	sub	sp, #44	; 0x2c
 8004580:	af02      	add	r7, sp, #8
 8004582:	6078      	str	r0, [r7, #4]
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	69db      	ldr	r3, [r3, #28]
 8004588:	4618      	mov	r0, r3
 800458a:	f000 fb1a 	bl	8004bc2 <_ZN6Logger23getDistanceArrayPointerEv>
 800458e:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	69db      	ldr	r3, [r3, #28]
 8004594:	4618      	mov	r0, r3
 8004596:	f000 fb22 	bl	8004bde <_ZN6Logger20getThetaArrayPointerEv>
 800459a:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 800459c:	2300      	movs	r3, #0
 800459e:	837b      	strh	r3, [r7, #26]
 80045a0:	8b7b      	ldrh	r3, [r7, #26]
 80045a2:	f241 726f 	movw	r2, #5999	; 0x176f
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d84b      	bhi.n	8004642 <_ZN9LineTrace20createVelocityTabeleEv+0xc6>
		temp_distance = p_distance[i];
 80045aa:	8b7b      	ldrh	r3, [r7, #26]
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	693a      	ldr	r2, [r7, #16]
 80045b0:	4413      	add	r3, r2
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 80045b6:	8b7b      	ldrh	r3, [r7, #26]
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	4413      	add	r3, r2
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 80045c2:	edd7 7a07 	vldr	s15, [r7, #28]
 80045c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80045ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045ce:	d101      	bne.n	80045d4 <_ZN9LineTrace20createVelocityTabeleEv+0x58>
 80045d0:	4b4c      	ldr	r3, [pc, #304]	; (8004704 <_ZN9LineTrace20createVelocityTabeleEv+0x188>)
 80045d2:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 80045d4:	ed97 7a02 	vldr	s14, [r7, #8]
 80045d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80045dc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80045e0:	eeb0 0a66 	vmov.f32	s0, s13
 80045e4:	f7fe f978 	bl	80028d8 <_ZSt3absf>
 80045e8:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 80045ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80045f0:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8004708 <_ZN9LineTrace20createVelocityTabeleEv+0x18c>
 80045f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045fc:	db01      	blt.n	8004602 <_ZN9LineTrace20createVelocityTabeleEv+0x86>
 80045fe:	4b43      	ldr	r3, [pc, #268]	; (800470c <_ZN9LineTrace20createVelocityTabeleEv+0x190>)
 8004600:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 8004602:	8b7c      	ldrh	r4, [r7, #26]
 8004604:	ed97 0a05 	vldr	s0, [r7, #20]
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f7fe fdff 	bl	800320c <_ZN9LineTrace15radius2VelocityEf>
 800460e:	eef0 7a40 	vmov.f32	s15, s0
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 8004618:	3304      	adds	r3, #4
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	4413      	add	r3, r2
 800461e:	edc3 7a00 	vstr	s15, [r3]

		ref_delta_distances_[i] = p_distance[i]; //copy
 8004622:	8b7b      	ldrh	r3, [r7, #26]
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	441a      	add	r2, r3
 800462a:	8b7b      	ldrh	r3, [r7, #26]
 800462c:	6812      	ldr	r2, [r2, #0]
 800462e:	6879      	ldr	r1, [r7, #4]
 8004630:	3332      	adds	r3, #50	; 0x32
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	440b      	add	r3, r1
 8004636:	3304      	adds	r3, #4
 8004638:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 800463a:	8b7b      	ldrh	r3, [r7, #26]
 800463c:	3301      	adds	r3, #1
 800463e:	837b      	strh	r3, [r7, #26]
 8004640:	e7ae      	b.n	80045a0 <_ZN9LineTrace20createVelocityTabeleEv+0x24>
	}


	if(mode_selector_ == SECOND_RUNNING){
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004648:	3354      	adds	r3, #84	; 0x54
 800464a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d120      	bne.n	8004694 <_ZN9LineTrace20createVelocityTabeleEv+0x118>
		velocity_table_[0] = min_velocity_;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 800465e:	3310      	adds	r3, #16
 8004660:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec_, p_distance);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004668:	332c      	adds	r3, #44	; 0x2c
 800466a:	edd3 7a00 	vldr	s15, [r3]
 800466e:	6939      	ldr	r1, [r7, #16]
 8004670:	eeb0 0a67 	vmov.f32	s0, s15
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f7fe fe87 	bl	8003388 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc_, p_distance);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004680:	3328      	adds	r3, #40	; 0x28
 8004682:	edd3 7a00 	vldr	s15, [r3]
 8004686:	6939      	ldr	r1, [r7, #16]
 8004688:	eeb0 0a67 	vmov.f32	s0, s15
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f7fe ff1f 	bl	80034d0 <_ZN9LineTrace20accelerateProcessingEfPKf>
 8004692:	e027      	b.n	80046e4 <_ZN9LineTrace20createVelocityTabeleEv+0x168>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800469a:	3354      	adds	r3, #84	; 0x54
 800469c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046a0:	2b02      	cmp	r3, #2
 80046a2:	d11f      	bne.n	80046e4 <_ZN9LineTrace20createVelocityTabeleEv+0x168>
		velocity_table_[0] = min_velocity2_;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80046b0:	3310      	adds	r3, #16
 80046b2:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec2_, p_distance);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80046ba:	3334      	adds	r3, #52	; 0x34
 80046bc:	edd3 7a00 	vldr	s15, [r3]
 80046c0:	6939      	ldr	r1, [r7, #16]
 80046c2:	eeb0 0a67 	vmov.f32	s0, s15
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f7fe fe5e 	bl	8003388 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc2_, p_distance);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80046d2:	3330      	adds	r3, #48	; 0x30
 80046d4:	edd3 7a00 	vldr	s15, [r3]
 80046d8:	6939      	ldr	r1, [r7, #16]
 80046da:	eeb0 0a67 	vmov.f32	s0, s15
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f7fe fef6 	bl	80034d0 <_ZN9LineTrace20accelerateProcessingEfPKf>
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80046ea:	3310      	adds	r3, #16
 80046ec:	2200      	movs	r2, #0
 80046ee:	9200      	str	r2, [sp, #0]
 80046f0:	f241 7270 	movw	r2, #6000	; 0x1770
 80046f4:	4906      	ldr	r1, [pc, #24]	; (8004710 <_ZN9LineTrace20createVelocityTabeleEv+0x194>)
 80046f6:	4807      	ldr	r0, [pc, #28]	; (8004714 <_ZN9LineTrace20createVelocityTabeleEv+0x198>)
 80046f8:	f7fd f8b0 	bl	800185c <sd_write_array_float>

}
 80046fc:	bf00      	nop
 80046fe:	3724      	adds	r7, #36	; 0x24
 8004700:	46bd      	mov	sp, r7
 8004702:	bd90      	pop	{r4, r7, pc}
 8004704:	3727c5ac 	.word	0x3727c5ac
 8004708:	459c4000 	.word	0x459c4000
 800470c:	459c4000 	.word	0x459c4000
 8004710:	08018f38 	.word	0x08018f38
 8004714:	08018ed4 	.word	0x08018ed4

08004718 <_ZN9LineTrace26createVelocityTabeleFromSDEv>:

void LineTrace::createVelocityTabeleFromSD()
{
 8004718:	b590      	push	{r4, r7, lr}
 800471a:	b08b      	sub	sp, #44	; 0x2c
 800471c:	af02      	add	r7, sp, #8
 800471e:	6078      	str	r0, [r7, #4]
	logger_->importDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	69d8      	ldr	r0, [r3, #28]
 8004724:	4b6b      	ldr	r3, [pc, #428]	; (80048d4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1bc>)
 8004726:	4a6c      	ldr	r2, [pc, #432]	; (80048d8 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c0>)
 8004728:	496c      	ldr	r1, [pc, #432]	; (80048dc <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 800472a:	f000 fad7 	bl	8004cdc <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>
	sd_read_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004734:	3358      	adds	r3, #88	; 0x58
 8004736:	2264      	movs	r2, #100	; 0x64
 8004738:	4969      	ldr	r1, [pc, #420]	; (80048e0 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c8>)
 800473a:	4868      	ldr	r0, [pc, #416]	; (80048dc <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 800473c:	f7fd f8f4 	bl	8001928 <sd_read_array_float>
	sd_read_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f503 433f 	add.w	r3, r3, #48896	; 0xbf00
 8004746:	3378      	adds	r3, #120	; 0x78
 8004748:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800474c:	4965      	ldr	r1, [pc, #404]	; (80048e4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1cc>)
 800474e:	4863      	ldr	r0, [pc, #396]	; (80048dc <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 8004750:	f7fd f8ea 	bl	8001928 <sd_read_array_float>

	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	69db      	ldr	r3, [r3, #28]
 8004758:	4618      	mov	r0, r3
 800475a:	f000 fa32 	bl	8004bc2 <_ZN6Logger23getDistanceArrayPointerEv>
 800475e:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	69db      	ldr	r3, [r3, #28]
 8004764:	4618      	mov	r0, r3
 8004766:	f000 fa3a 	bl	8004bde <_ZN6Logger20getThetaArrayPointerEv>
 800476a:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	//float pre_radius = 0;;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 800476c:	2300      	movs	r3, #0
 800476e:	837b      	strh	r3, [r7, #26]
 8004770:	8b7b      	ldrh	r3, [r7, #26]
 8004772:	f241 726f 	movw	r2, #5999	; 0x176f
 8004776:	4293      	cmp	r3, r2
 8004778:	d84b      	bhi.n	8004812 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xfa>

		temp_distance = p_distance[i];
 800477a:	8b7b      	ldrh	r3, [r7, #26]
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	4413      	add	r3, r2
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 8004786:	8b7b      	ldrh	r3, [r7, #26]
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	68fa      	ldr	r2, [r7, #12]
 800478c:	4413      	add	r3, r2
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8004792:	edd7 7a07 	vldr	s15, [r7, #28]
 8004796:	eef5 7a40 	vcmp.f32	s15, #0.0
 800479a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800479e:	d101      	bne.n	80047a4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x8c>
 80047a0:	4b51      	ldr	r3, [pc, #324]	; (80048e8 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d0>)
 80047a2:	61fb      	str	r3, [r7, #28]
		float radius_origin = abs(temp_distance / temp_theta);
 80047a4:	ed97 7a02 	vldr	s14, [r7, #8]
 80047a8:	edd7 7a07 	vldr	s15, [r7, #28]
 80047ac:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80047b0:	eeb0 0a66 	vmov.f32	s0, s13
 80047b4:	f7fe f890 	bl	80028d8 <_ZSt3absf>
 80047b8:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius_origin >= 5000) radius_origin = 5000;
 80047bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80047c0:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80048ec <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d4>
 80047c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047cc:	db01      	blt.n	80047d2 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xba>
 80047ce:	4b48      	ldr	r3, [pc, #288]	; (80048f0 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d8>)
 80047d0:	617b      	str	r3, [r7, #20]

		//float radius_lpf = ((R_RADIUS)*(radius_origin) + (1.0 - (R_RADIUS))* (pre_radius));
		//velocity_table_[i] = radius_lpf;
		velocity_table_[i] = radius2Velocity(radius_origin);
 80047d2:	8b7c      	ldrh	r4, [r7, #26]
 80047d4:	ed97 0a05 	vldr	s0, [r7, #20]
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f7fe fd17 	bl	800320c <_ZN9LineTrace15radius2VelocityEf>
 80047de:	eef0 7a40 	vmov.f32	s15, s0
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 80047e8:	3304      	adds	r3, #4
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	4413      	add	r3, r2
 80047ee:	edc3 7a00 	vstr	s15, [r3]
		//pre_radius = radius_origin;

		ref_delta_distances_[i] = p_distance[i]; //copy
 80047f2:	8b7b      	ldrh	r3, [r7, #26]
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	693a      	ldr	r2, [r7, #16]
 80047f8:	441a      	add	r2, r3
 80047fa:	8b7b      	ldrh	r3, [r7, #26]
 80047fc:	6812      	ldr	r2, [r2, #0]
 80047fe:	6879      	ldr	r1, [r7, #4]
 8004800:	3332      	adds	r3, #50	; 0x32
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	440b      	add	r3, r1
 8004806:	3304      	adds	r3, #4
 8004808:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 800480a:	8b7b      	ldrh	r3, [r7, #26]
 800480c:	3301      	adds	r3, #1
 800480e:	837b      	strh	r3, [r7, #26]
 8004810:	e7ae      	b.n	8004770 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x58>
	}

	if(mode_selector_ == SECOND_RUNNING){
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004818:	3354      	adds	r3, #84	; 0x54
 800481a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800481e:	2b01      	cmp	r3, #1
 8004820:	d120      	bne.n	8004864 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x14c>
		velocity_table_[0] = min_velocity_;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 800482e:	3310      	adds	r3, #16
 8004830:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec_, p_distance);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004838:	332c      	adds	r3, #44	; 0x2c
 800483a:	edd3 7a00 	vldr	s15, [r3]
 800483e:	6939      	ldr	r1, [r7, #16]
 8004840:	eeb0 0a67 	vmov.f32	s0, s15
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f7fe fd9f 	bl	8003388 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc_, p_distance);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004850:	3328      	adds	r3, #40	; 0x28
 8004852:	edd3 7a00 	vldr	s15, [r3]
 8004856:	6939      	ldr	r1, [r7, #16]
 8004858:	eeb0 0a67 	vmov.f32	s0, s15
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f7fe fe37 	bl	80034d0 <_ZN9LineTrace20accelerateProcessingEfPKf>
 8004862:	e027      	b.n	80048b4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x19c>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800486a:	3354      	adds	r3, #84	; 0x54
 800486c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004870:	2b02      	cmp	r3, #2
 8004872:	d11f      	bne.n	80048b4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x19c>
		velocity_table_[0] = min_velocity2_;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8004880:	3310      	adds	r3, #16
 8004882:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec2_, p_distance);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800488a:	3334      	adds	r3, #52	; 0x34
 800488c:	edd3 7a00 	vldr	s15, [r3]
 8004890:	6939      	ldr	r1, [r7, #16]
 8004892:	eeb0 0a67 	vmov.f32	s0, s15
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f7fe fd76 	bl	8003388 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc2_, p_distance);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80048a2:	3330      	adds	r3, #48	; 0x30
 80048a4:	edd3 7a00 	vldr	s15, [r3]
 80048a8:	6939      	ldr	r1, [r7, #16]
 80048aa:	eeb0 0a67 	vmov.f32	s0, s15
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f7fe fe0e 	bl	80034d0 <_ZN9LineTrace20accelerateProcessingEfPKf>
	}


	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80048ba:	3310      	adds	r3, #16
 80048bc:	2200      	movs	r2, #0
 80048be:	9200      	str	r2, [sp, #0]
 80048c0:	f241 7270 	movw	r2, #6000	; 0x1770
 80048c4:	490b      	ldr	r1, [pc, #44]	; (80048f4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1dc>)
 80048c6:	4805      	ldr	r0, [pc, #20]	; (80048dc <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 80048c8:	f7fc ffc8 	bl	800185c <sd_write_array_float>

}
 80048cc:	bf00      	nop
 80048ce:	3724      	adds	r7, #36	; 0x24
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd90      	pop	{r4, r7, pc}
 80048d4:	08018eb8 	.word	0x08018eb8
 80048d8:	08018ec4 	.word	0x08018ec4
 80048dc:	08018ed4 	.word	0x08018ed4
 80048e0:	08018ee0 	.word	0x08018ee0
 80048e4:	08018ef0 	.word	0x08018ef0
 80048e8:	3727c5ac 	.word	0x3727c5ac
 80048ec:	459c4000 	.word	0x459c4000
 80048f0:	459c4000 	.word	0x459c4000
 80048f4:	08018f38 	.word	0x08018f38

080048f8 <_ZN6LoggerC1Ev>:
#include "AQM0802.h"

uint16_t mon_idx1, mon_idx2;
float mon_data1, mon_data2, mon_data3;

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_tim2_(0), log_index_tim_int_(0), log_index_tim2_int_(0), log_index_dis_(0){}
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004906:	f503 7368 	add.w	r3, r3, #928	; 0x3a0
 800490a:	2200      	movs	r2, #0
 800490c:	701a      	strb	r2, [r3, #0]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004914:	f203 33a2 	addw	r3, r3, #930	; 0x3a2
 8004918:	2200      	movs	r2, #0
 800491a:	801a      	strh	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004922:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
 8004926:	2200      	movs	r2, #0
 8004928:	801a      	strh	r2, [r3, #0]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004930:	f203 33a6 	addw	r3, r3, #934	; 0x3a6
 8004934:	2200      	movs	r2, #0
 8004936:	801a      	strh	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800493e:	f503 736a 	add.w	r3, r3, #936	; 0x3a8
 8004942:	2200      	movs	r2, #0
 8004944:	801a      	strh	r2, [r3, #0]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800494c:	f203 33aa 	addw	r3, r3, #938	; 0x3aa
 8004950:	2200      	movs	r2, #0
 8004952:	801a      	strh	r2, [r3, #0]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	4618      	mov	r0, r3
 8004958:	370c      	adds	r7, #12
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr
	...

08004964 <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b084      	sub	sp, #16
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
	bool ret = false;
 800496c:	2300      	movs	r3, #0
 800496e:	73fb      	strb	r3, [r7, #15]

	if(sd_mount() == 1){
 8004970:	f7fd f866 	bl	8001a40 <sd_mount>
 8004974:	4603      	mov	r3, r0
 8004976:	2b01      	cmp	r3, #1
 8004978:	bf0c      	ite	eq
 800497a:	2301      	moveq	r3, #1
 800497c:	2300      	movne	r3, #0
 800497e:	b2db      	uxtb	r3, r3
 8004980:	2b00      	cmp	r3, #0
 8004982:	d016      	beq.n	80049b2 <_ZN6Logger10sdCardInitEv+0x4e>
	  //printf("mount success\r\n");

	  lcd_clear();
 8004984:	f7fc fb8c 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 8004988:	2100      	movs	r1, #0
 800498a:	2000      	movs	r0, #0
 800498c:	f7fc fb98 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8004990:	4815      	ldr	r0, [pc, #84]	; (80049e8 <_ZN6Logger10sdCardInitEv+0x84>)
 8004992:	f7fc fbbf 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 8004996:	2101      	movs	r1, #1
 8004998:	2000      	movs	r0, #0
 800499a:	f7fc fb91 	bl	80010c0 <lcd_locate>
	  lcd_printf("success");
 800499e:	4813      	ldr	r0, [pc, #76]	; (80049ec <_ZN6Logger10sdCardInitEv+0x88>)
 80049a0:	f7fc fbb8 	bl	8001114 <lcd_printf>
	  HAL_Delay(500);
 80049a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80049a8:	f005 face 	bl	8009f48 <HAL_Delay>

	  ret = true;
 80049ac:	2301      	movs	r3, #1
 80049ae:	73fb      	strb	r3, [r7, #15]
 80049b0:	e015      	b.n	80049de <_ZN6Logger10sdCardInitEv+0x7a>
	}
	else{
	  //printf("mount error\r\n");

	  lcd_clear();
 80049b2:	f7fc fb75 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 80049b6:	2100      	movs	r1, #0
 80049b8:	2000      	movs	r0, #0
 80049ba:	f7fc fb81 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 80049be:	480a      	ldr	r0, [pc, #40]	; (80049e8 <_ZN6Logger10sdCardInitEv+0x84>)
 80049c0:	f7fc fba8 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 80049c4:	2101      	movs	r1, #1
 80049c6:	2000      	movs	r0, #0
 80049c8:	f7fc fb7a 	bl	80010c0 <lcd_locate>
	  lcd_printf("fail");
 80049cc:	4808      	ldr	r0, [pc, #32]	; (80049f0 <_ZN6Logger10sdCardInitEv+0x8c>)
 80049ce:	f7fc fba1 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 80049d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80049d6:	f005 fab7 	bl	8009f48 <HAL_Delay>

	  ret = false;
 80049da:	2300      	movs	r3, #0
 80049dc:	73fb      	strb	r3, [r7, #15]
	//data[0] = 100;
	//sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
	//sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
	//sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write

	return ret;
 80049de:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3710      	adds	r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	08018f48 	.word	0x08018f48
 80049ec:	08018f54 	.word	0x08018f54
 80049f0:	08018f5c 	.word	0x08018f5c

080049f4 <_ZN6Logger8storeLogEf>:
void Logger::storeLog(float data)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004a06:	f503 7368 	add.w	r3, r3, #928	; 0x3a0
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d034      	beq.n	8004a7a <_ZN6Logger8storeLogEf+0x86>
		store_data_float_[log_index_tim_] = data;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004a16:	f203 33a2 	addw	r3, r3, #930	; 0x3a2
 8004a1a:	881b      	ldrh	r3, [r3, #0]
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	4413      	add	r3, r2
 8004a22:	683a      	ldr	r2, [r7, #0]
 8004a24:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004a2c:	f203 33a2 	addw	r3, r3, #930	; 0x3a2
 8004a30:	881b      	ldrh	r3, [r3, #0]
 8004a32:	3301      	adds	r3, #1
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004a3c:	f203 33a2 	addw	r3, r3, #930	; 0x3a2
 8004a40:	801a      	strh	r2, [r3, #0]
		mon_idx1 = log_index_tim_;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004a48:	f203 33a2 	addw	r3, r3, #930	; 0x3a2
 8004a4c:	881a      	ldrh	r2, [r3, #0]
 8004a4e:	4b0e      	ldr	r3, [pc, #56]	; (8004a88 <_ZN6Logger8storeLogEf+0x94>)
 8004a50:	801a      	strh	r2, [r3, #0]
		mon_data1 = data;
 8004a52:	4a0e      	ldr	r2, [pc, #56]	; (8004a8c <_ZN6Logger8storeLogEf+0x98>)
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	6013      	str	r3, [r2, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004a5e:	f203 33a2 	addw	r3, r3, #930	; 0x3a2
 8004a62:	881b      	ldrh	r3, [r3, #0]
 8004a64:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d906      	bls.n	8004a7a <_ZN6Logger8storeLogEf+0x86>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004a72:	f203 33a2 	addw	r3, r3, #930	; 0x3a2
 8004a76:	2200      	movs	r2, #0
 8004a78:	801a      	strh	r2, [r3, #0]
	}
}
 8004a7a:	bf00      	nop
 8004a7c:	370c      	adds	r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	2000021e 	.word	0x2000021e
 8004a8c:	20000224 	.word	0x20000224

08004a90 <_ZN6Logger9storeLog2Ef>:

void Logger::storeLog2(float data)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b083      	sub	sp, #12
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
 8004a98:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004aa2:	f503 7368 	add.w	r3, r3, #928	; 0x3a0
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d036      	beq.n	8004b1a <_ZN6Logger9storeLog2Ef+0x8a>
		store_data_float2_[log_index_tim2_] = data;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004ab2:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
 8004ab6:	881b      	ldrh	r3, [r3, #0]
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	4413      	add	r3, r2
 8004ac2:	683a      	ldr	r2, [r7, #0]
 8004ac4:	601a      	str	r2, [r3, #0]

		log_index_tim2_++;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004acc:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
 8004ad0:	881b      	ldrh	r3, [r3, #0]
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	b29a      	uxth	r2, r3
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004adc:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
 8004ae0:	801a      	strh	r2, [r3, #0]
		mon_idx2 = log_index_tim2_;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004ae8:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
 8004aec:	881a      	ldrh	r2, [r3, #0]
 8004aee:	4b0e      	ldr	r3, [pc, #56]	; (8004b28 <_ZN6Logger9storeLog2Ef+0x98>)
 8004af0:	801a      	strh	r2, [r3, #0]
		mon_data2 = data;
 8004af2:	4a0e      	ldr	r2, [pc, #56]	; (8004b2c <_ZN6Logger9storeLog2Ef+0x9c>)
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	6013      	str	r3, [r2, #0]

		if(log_index_tim2_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_ = 0;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004afe:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
 8004b02:	881b      	ldrh	r3, [r3, #0]
 8004b04:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d906      	bls.n	8004b1a <_ZN6Logger9storeLog2Ef+0x8a>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004b12:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
 8004b16:	2200      	movs	r2, #0
 8004b18:	801a      	strh	r2, [r3, #0]
	}
}
 8004b1a:	bf00      	nop
 8004b1c:	370c      	adds	r7, #12
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	20000220 	.word	0x20000220
 8004b2c:	20000228 	.word	0x20000228

08004b30 <_ZN6Logger21storeDistanceAndThetaEff>:
	}

}

void Logger::storeDistanceAndTheta(float distance, float theta)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b085      	sub	sp, #20
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	ed87 0a02 	vstr	s0, [r7, #8]
 8004b3c:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance_[log_index_dis_] = distance;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004b46:	f203 33aa 	addw	r3, r3, #938	; 0x3aa
 8004b4a:	881b      	ldrh	r3, [r3, #0]
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	f503 530c 	add.w	r3, r3, #8960	; 0x2300
 8004b52:	3328      	adds	r3, #40	; 0x28
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	4413      	add	r3, r2
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	601a      	str	r2, [r3, #0]
		store_theta_[log_index_dis_] = theta;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004b62:	f203 33aa 	addw	r3, r3, #938	; 0x3aa
 8004b66:	881b      	ldrh	r3, [r3, #0]
 8004b68:	68fa      	ldr	r2, [r7, #12]
 8004b6a:	f503 536a 	add.w	r3, r3, #14976	; 0x3a80
 8004b6e:	3318      	adds	r3, #24
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	4413      	add	r3, r2
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004b7e:	f203 33aa 	addw	r3, r3, #938	; 0x3aa
 8004b82:	881b      	ldrh	r3, [r3, #0]
 8004b84:	3301      	adds	r3, #1
 8004b86:	b29a      	uxth	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004b8e:	f203 33aa 	addw	r3, r3, #938	; 0x3aa
 8004b92:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004b9a:	f203 33aa 	addw	r3, r3, #938	; 0x3aa
 8004b9e:	881b      	ldrh	r3, [r3, #0]
 8004ba0:	f241 726f 	movw	r2, #5999	; 0x176f
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d906      	bls.n	8004bb6 <_ZN6Logger21storeDistanceAndThetaEff+0x86>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004bae:	f203 33aa 	addw	r3, r3, #938	; 0x3aa
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	801a      	strh	r2, [r3, #0]
	//}
}
 8004bb6:	bf00      	nop
 8004bb8:	3714      	adds	r7, #20
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr

08004bc2 <_ZN6Logger23getDistanceArrayPointerEv>:

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
	//}
}
const float *Logger::getDistanceArrayPointer()
{
 8004bc2:	b480      	push	{r7}
 8004bc4:	b083      	sub	sp, #12
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	6078      	str	r0, [r7, #4]
	return store_distance_;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f503 430c 	add.w	r3, r3, #35840	; 0x8c00
 8004bd0:	33a0      	adds	r3, #160	; 0xa0
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	370c      	adds	r7, #12
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr

08004bde <_ZN6Logger20getThetaArrayPointerEv>:

const float *Logger::getThetaArrayPointer()
{
 8004bde:	b480      	push	{r7}
 8004be0:	b083      	sub	sp, #12
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
	return store_theta_;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f503 436a 	add.w	r3, r3, #59904	; 0xea00
 8004bec:	3360      	adds	r3, #96	; 0x60
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	370c      	adds	r7, #12
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr

08004bfa <_ZN6Logger8saveLogsEPKcS1_>:

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b086      	sub	sp, #24
 8004bfe:	af02      	add	r7, sp, #8
 8004c00:	60f8      	str	r0, [r7, #12]
 8004c02:	60b9      	str	r1, [r7, #8]
 8004c04:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	2300      	movs	r3, #0
 8004c0a:	9300      	str	r3, [sp, #0]
 8004c0c:	4613      	mov	r3, r2
 8004c0e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8004c12:	6879      	ldr	r1, [r7, #4]
 8004c14:	68b8      	ldr	r0, [r7, #8]
 8004c16:	f7fc fe21 	bl	800185c <sd_write_array_float>
}
 8004c1a:	bf00      	nop
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}

08004c22 <_ZN6Logger9saveLogs2EPKcS1_>:
void Logger::saveLogs2(const char *folder_name, const char *file_name)
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b086      	sub	sp, #24
 8004c26:	af02      	add	r7, sp, #8
 8004c28:	60f8      	str	r0, [r7, #12]
 8004c2a:	60b9      	str	r1, [r7, #8]
 8004c2c:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_float2_, OVER_WRITE); //write
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 8004c34:	3320      	adds	r3, #32
 8004c36:	2200      	movs	r2, #0
 8004c38:	9200      	str	r2, [sp, #0]
 8004c3a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8004c3e:	6879      	ldr	r1, [r7, #4]
 8004c40:	68b8      	ldr	r0, [r7, #8]
 8004c42:	f7fc fe0b 	bl	800185c <sd_write_array_float>
}
 8004c46:	bf00      	nop
 8004c48:	3710      	adds	r7, #16
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}

08004c4e <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:
void Logger::saveLogs2Int(const char *folder_name, const char *file_name)
{
	sd_write_array_int(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_int2_, OVER_WRITE); //write
}
void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004c4e:	b580      	push	{r7, lr}
 8004c50:	b086      	sub	sp, #24
 8004c52:	af02      	add	r7, sp, #8
 8004c54:	60f8      	str	r0, [r7, #12]
 8004c56:	60b9      	str	r1, [r7, #8]
 8004c58:	607a      	str	r2, [r7, #4]
 8004c5a:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f503 430c 	add.w	r3, r3, #35840	; 0x8c00
 8004c62:	33a0      	adds	r3, #160	; 0xa0
 8004c64:	2200      	movs	r2, #0
 8004c66:	9200      	str	r2, [sp, #0]
 8004c68:	f241 7270 	movw	r2, #6000	; 0x1770
 8004c6c:	6879      	ldr	r1, [r7, #4]
 8004c6e:	68b8      	ldr	r0, [r7, #8]
 8004c70:	f7fc fdf4 	bl	800185c <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f503 436a 	add.w	r3, r3, #59904	; 0xea00
 8004c7a:	3360      	adds	r3, #96	; 0x60
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	9200      	str	r2, [sp, #0]
 8004c80:	f241 7270 	movw	r2, #6000	; 0x1770
 8004c84:	6839      	ldr	r1, [r7, #0]
 8004c86:	68b8      	ldr	r0, [r7, #8]
 8004c88:	f7fc fde8 	bl	800185c <sd_write_array_float>
}
 8004c8c:	bf00      	nop
 8004c8e:	3710      	adds	r7, #16
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}

08004c94 <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>:

void Logger::saveDistanceAndTheta2(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b086      	sub	sp, #24
 8004c98:	af02      	add	r7, sp, #8
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	607a      	str	r2, [r7, #4]
 8004ca0:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance2_, OVER_WRITE); //write
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f503 33a4 	add.w	r3, r3, #83968	; 0x14800
 8004ca8:	3320      	adds	r3, #32
 8004caa:	2200      	movs	r2, #0
 8004cac:	9200      	str	r2, [sp, #0]
 8004cae:	f241 7270 	movw	r2, #6000	; 0x1770
 8004cb2:	6879      	ldr	r1, [r7, #4]
 8004cb4:	68b8      	ldr	r0, [r7, #8]
 8004cb6:	f7fc fdd1 	bl	800185c <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta2_, OVER_WRITE); //write
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f503 33d2 	add.w	r3, r3, #107520	; 0x1a400
 8004cc0:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	9200      	str	r2, [sp, #0]
 8004cc8:	f241 7270 	movw	r2, #6000	; 0x1770
 8004ccc:	6839      	ldr	r1, [r7, #0]
 8004cce:	68b8      	ldr	r0, [r7, #8]
 8004cd0:	f7fc fdc4 	bl	800185c <sd_write_array_float>
}
 8004cd4:	bf00      	nop
 8004cd6:	3710      	adds	r7, #16
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>:

void Logger::importDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
 8004ce8:	603b      	str	r3, [r7, #0]
	sd_read_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_); //read
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	f503 430c 	add.w	r3, r3, #35840	; 0x8c00
 8004cf0:	33a0      	adds	r3, #160	; 0xa0
 8004cf2:	f241 7270 	movw	r2, #6000	; 0x1770
 8004cf6:	6879      	ldr	r1, [r7, #4]
 8004cf8:	68b8      	ldr	r0, [r7, #8]
 8004cfa:	f7fc fe15 	bl	8001928 <sd_read_array_float>
	sd_read_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_); //read
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	f503 436a 	add.w	r3, r3, #59904	; 0xea00
 8004d04:	3360      	adds	r3, #96	; 0x60
 8004d06:	f241 7270 	movw	r2, #6000	; 0x1770
 8004d0a:	6839      	ldr	r1, [r7, #0]
 8004d0c:	68b8      	ldr	r0, [r7, #8]
 8004d0e:	f7fc fe0b 	bl	8001928 <sd_read_array_float>
}
 8004d12:	bf00      	nop
 8004d14:	3710      	adds	r7, #16
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}

08004d1a <_ZN6Logger13resetLogsDis2Ev>:

	log_index_tim_ = 0;
}

void Logger::resetLogsDis2()
{
 8004d1a:	b480      	push	{r7}
 8004d1c:	b08b      	sub	sp, #44	; 0x2c
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
	for(auto &log : store_distance2_){
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f503 33a4 	add.w	r3, r3, #83968	; 0x14800
 8004d28:	3320      	adds	r3, #32
 8004d2a:	61fb      	str	r3, [r7, #28]
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	627b      	str	r3, [r7, #36]	; 0x24
 8004d30:	69fb      	ldr	r3, [r7, #28]
 8004d32:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004d36:	3340      	adds	r3, #64	; 0x40
 8004d38:	61bb      	str	r3, [r7, #24]
 8004d3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d3c:	69bb      	ldr	r3, [r7, #24]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d009      	beq.n	8004d56 <_ZN6Logger13resetLogsDis2Ev+0x3c>
 8004d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d44:	617b      	str	r3, [r7, #20]
		log = 0;
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f04f 0200 	mov.w	r2, #0
 8004d4c:	601a      	str	r2, [r3, #0]
	for(auto &log : store_distance2_){
 8004d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d50:	3304      	adds	r3, #4
 8004d52:	627b      	str	r3, [r7, #36]	; 0x24
 8004d54:	e7f1      	b.n	8004d3a <_ZN6Logger13resetLogsDis2Ev+0x20>
	}
	for(auto &log : store_theta2_){
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f503 33d2 	add.w	r3, r3, #107520	; 0x1a400
 8004d5c:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8004d60:	613b      	str	r3, [r7, #16]
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	623b      	str	r3, [r7, #32]
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004d6c:	3340      	adds	r3, #64	; 0x40
 8004d6e:	60fb      	str	r3, [r7, #12]
 8004d70:	6a3a      	ldr	r2, [r7, #32]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d009      	beq.n	8004d8c <_ZN6Logger13resetLogsDis2Ev+0x72>
 8004d78:	6a3b      	ldr	r3, [r7, #32]
 8004d7a:	60bb      	str	r3, [r7, #8]
		log = 0;
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	f04f 0200 	mov.w	r2, #0
 8004d82:	601a      	str	r2, [r3, #0]
	for(auto &log : store_theta2_){
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	3304      	adds	r3, #4
 8004d88:	623b      	str	r3, [r7, #32]
 8004d8a:	e7f1      	b.n	8004d70 <_ZN6Logger13resetLogsDis2Ev+0x56>
	}

	log_index_tim2_ = 0;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004d92:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
 8004d96:	2200      	movs	r2, #0
 8004d98:	801a      	strh	r2, [r3, #0]
}
 8004d9a:	bf00      	nop
 8004d9c:	372c      	adds	r7, #44	; 0x2c
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr

08004da6 <_ZN6Logger13resetLogsTim1Ev>:

void Logger::resetLogsTim1()
{
 8004da6:	b480      	push	{r7}
 8004da8:	b087      	sub	sp, #28
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	6078      	str	r0, [r7, #4]
	for(auto &log : store_data_float_){
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	613b      	str	r3, [r7, #16]
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	617b      	str	r3, [r7, #20]
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 8004dbc:	3320      	adds	r3, #32
 8004dbe:	60fb      	str	r3, [r7, #12]
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d009      	beq.n	8004ddc <_ZN6Logger13resetLogsTim1Ev+0x36>
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	60bb      	str	r3, [r7, #8]
		log = 0;
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	f04f 0200 	mov.w	r2, #0
 8004dd2:	601a      	str	r2, [r3, #0]
	for(auto &log : store_data_float_){
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	3304      	adds	r3, #4
 8004dd8:	617b      	str	r3, [r7, #20]
 8004dda:	e7f1      	b.n	8004dc0 <_ZN6Logger13resetLogsTim1Ev+0x1a>
	}

	log_index_tim_ = 0;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004de2:	f203 33a2 	addw	r3, r3, #930	; 0x3a2
 8004de6:	2200      	movs	r2, #0
 8004de8:	801a      	strh	r2, [r3, #0]
}
 8004dea:	bf00      	nop
 8004dec:	371c      	adds	r7, #28
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr

08004df6 <_ZN6Logger13resetLogsTim2Ev>:

void Logger::resetLogsTim2()
{
 8004df6:	b480      	push	{r7}
 8004df8:	b087      	sub	sp, #28
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	6078      	str	r0, [r7, #4]
	for(auto &log : store_data_float2_){
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 8004e04:	3320      	adds	r3, #32
 8004e06:	613b      	str	r3, [r7, #16]
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	617b      	str	r3, [r7, #20]
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 8004e12:	3320      	adds	r3, #32
 8004e14:	60fb      	str	r3, [r7, #12]
 8004e16:	697a      	ldr	r2, [r7, #20]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d009      	beq.n	8004e32 <_ZN6Logger13resetLogsTim2Ev+0x3c>
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	60bb      	str	r3, [r7, #8]
		log = 0;
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	f04f 0200 	mov.w	r2, #0
 8004e28:	601a      	str	r2, [r3, #0]
	for(auto &log : store_data_float2_){
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	3304      	adds	r3, #4
 8004e2e:	617b      	str	r3, [r7, #20]
 8004e30:	e7f1      	b.n	8004e16 <_ZN6Logger13resetLogsTim2Ev+0x20>
	}

	log_index_tim2_ = 0;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004e38:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	801a      	strh	r2, [r3, #0]
}
 8004e40:	bf00      	nop
 8004e42:	371c      	adds	r7, #28
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <_ZN6Logger8resetIdxEv>:
void Logger::resetIdx()
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
	log_index_tim_ = 0;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004e5a:	f203 33a2 	addw	r3, r3, #930	; 0x3a2
 8004e5e:	2200      	movs	r2, #0
 8004e60:	801a      	strh	r2, [r3, #0]
	log_index_tim2_ = 0;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004e68:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004e76:	f203 33aa 	addw	r3, r3, #938	; 0x3aa
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	801a      	strh	r2, [r3, #0]
}
 8004e7e:	bf00      	nop
 8004e80:	370c      	adds	r7, #12
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr

08004e8a <_ZN6Logger5startEv>:

void Logger::start()
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b083      	sub	sp, #12
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
	log_index_tim_ = 0;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004e98:	f203 33a2 	addw	r3, r3, #930	; 0x3a2
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	801a      	strh	r2, [r3, #0]
	log_index_tim2_ = 0;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004ea6:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
 8004eaa:	2200      	movs	r2, #0
 8004eac:	801a      	strh	r2, [r3, #0]
	recording_flag_ = true;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004eb4:	f503 7368 	add.w	r3, r3, #928	; 0x3a0
 8004eb8:	2201      	movs	r2, #1
 8004eba:	701a      	strb	r2, [r3, #0]
}
 8004ebc:	bf00      	nop
 8004ebe:	370c      	adds	r7, #12
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr

08004ec8 <_ZN6Logger4stopEv>:

void Logger::stop()
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004ed6:	f503 7368 	add.w	r3, r3, #928	; 0x3a0
 8004eda:	2200      	movs	r2, #0
 8004edc:	701a      	strb	r2, [r3, #0]
}
 8004ede:	bf00      	nop
 8004ee0:	370c      	adds	r7, #12
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr

08004eea <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8004eea:	b480      	push	{r7}
 8004eec:	b083      	sub	sp, #12
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	6078      	str	r0, [r7, #4]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	801a      	strh	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	805a      	strh	r2, [r3, #2]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4618      	mov	r0, r3
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <_ZN5Motor4initEv>:

void Motor::init()
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8004f14:	2108      	movs	r1, #8
 8004f16:	4805      	ldr	r0, [pc, #20]	; (8004f2c <_ZN5Motor4initEv+0x20>)
 8004f18:	f00a f9de 	bl	800f2d8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8004f1c:	210c      	movs	r1, #12
 8004f1e:	4803      	ldr	r0, [pc, #12]	; (8004f2c <_ZN5Motor4initEv+0x20>)
 8004f20:	f00a f9da 	bl	800f2d8 <HAL_TIM_PWM_Start>

}
 8004f24:	bf00      	nop
 8004f26:	3708      	adds	r7, #8
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}
 8004f2c:	20047718 	.word	0x20047718

08004f30 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	da0d      	bge.n	8004f5e <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8004f42:	2200      	movs	r2, #0
 8004f44:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004f48:	481f      	ldr	r0, [pc, #124]	; (8004fc8 <_ZN5Motor9motorCtrlEv+0x98>)
 8004f4a:	f006 fa93 	bl	800b474 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	425b      	negs	r3, r3
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	81fb      	strh	r3, [r7, #14]
 8004f5c:	e00a      	b.n	8004f74 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004f64:	4818      	ldr	r0, [pc, #96]	; (8004fc8 <_ZN5Motor9motorCtrlEv+0x98>)
 8004f66:	f006 fa85 	bl	800b474 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	da0d      	bge.n	8004f9a <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004f84:	4810      	ldr	r0, [pc, #64]	; (8004fc8 <_ZN5Motor9motorCtrlEv+0x98>)
 8004f86:	f006 fa75 	bl	800b474 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004f90:	b29b      	uxth	r3, r3
 8004f92:	425b      	negs	r3, r3
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	81bb      	strh	r3, [r7, #12]
 8004f98:	e00a      	b.n	8004fb0 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004fa0:	4809      	ldr	r0, [pc, #36]	; (8004fc8 <_ZN5Motor9motorCtrlEv+0x98>)
 8004fa2:	f006 fa67 	bl	800b474 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8004fb0:	89fa      	ldrh	r2, [r7, #14]
 8004fb2:	4b06      	ldr	r3, [pc, #24]	; (8004fcc <_ZN5Motor9motorCtrlEv+0x9c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8004fb8:	89ba      	ldrh	r2, [r7, #12]
 8004fba:	4b04      	ldr	r3, [pc, #16]	; (8004fcc <_ZN5Motor9motorCtrlEv+0x9c>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004fc0:	bf00      	nop
 8004fc2:	3710      	adds	r7, #16
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	40020c00 	.word	0x40020c00
 8004fcc:	20047718 	.word	0x20047718

08004fd0 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8004fd0:	b590      	push	{r4, r7, lr}
 8004fd2:	b087      	sub	sp, #28
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6178      	str	r0, [r7, #20]
 8004fd8:	ed87 0b02 	vstr	d0, [r7, #8]
 8004fdc:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8004fe0:	f04f 0200 	mov.w	r2, #0
 8004fe4:	4b30      	ldr	r3, [pc, #192]	; (80050a8 <_ZN5Motor8setRatioEdd+0xd8>)
 8004fe6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004fea:	f7fb fdad 	bl	8000b48 <__aeabi_dcmpgt>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d005      	beq.n	8005000 <_ZN5Motor8setRatioEdd+0x30>
 8004ff4:	f04f 0300 	mov.w	r3, #0
 8004ff8:	4c2b      	ldr	r4, [pc, #172]	; (80050a8 <_ZN5Motor8setRatioEdd+0xd8>)
 8004ffa:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8004ffe:	e00e      	b.n	800501e <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8005000:	f04f 0200 	mov.w	r2, #0
 8005004:	4b29      	ldr	r3, [pc, #164]	; (80050ac <_ZN5Motor8setRatioEdd+0xdc>)
 8005006:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800500a:	f7fb fd7f 	bl	8000b0c <__aeabi_dcmplt>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d004      	beq.n	800501e <_ZN5Motor8setRatioEdd+0x4e>
 8005014:	f04f 0300 	mov.w	r3, #0
 8005018:	4c24      	ldr	r4, [pc, #144]	; (80050ac <_ZN5Motor8setRatioEdd+0xdc>)
 800501a:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 800501e:	f04f 0200 	mov.w	r2, #0
 8005022:	4b21      	ldr	r3, [pc, #132]	; (80050a8 <_ZN5Motor8setRatioEdd+0xd8>)
 8005024:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005028:	f7fb fd8e 	bl	8000b48 <__aeabi_dcmpgt>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d005      	beq.n	800503e <_ZN5Motor8setRatioEdd+0x6e>
 8005032:	f04f 0300 	mov.w	r3, #0
 8005036:	4c1c      	ldr	r4, [pc, #112]	; (80050a8 <_ZN5Motor8setRatioEdd+0xd8>)
 8005038:	e9c7 3400 	strd	r3, r4, [r7]
 800503c:	e00e      	b.n	800505c <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 800503e:	f04f 0200 	mov.w	r2, #0
 8005042:	4b1a      	ldr	r3, [pc, #104]	; (80050ac <_ZN5Motor8setRatioEdd+0xdc>)
 8005044:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005048:	f7fb fd60 	bl	8000b0c <__aeabi_dcmplt>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d004      	beq.n	800505c <_ZN5Motor8setRatioEdd+0x8c>
 8005052:	f04f 0300 	mov.w	r3, #0
 8005056:	4c15      	ldr	r4, [pc, #84]	; (80050ac <_ZN5Motor8setRatioEdd+0xdc>)
 8005058:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 800505c:	f04f 0200 	mov.w	r2, #0
 8005060:	4b13      	ldr	r3, [pc, #76]	; (80050b0 <_ZN5Motor8setRatioEdd+0xe0>)
 8005062:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005066:	f7fb fadf 	bl	8000628 <__aeabi_dmul>
 800506a:	4603      	mov	r3, r0
 800506c:	460c      	mov	r4, r1
 800506e:	4618      	mov	r0, r3
 8005070:	4621      	mov	r1, r4
 8005072:	f7fb fd89 	bl	8000b88 <__aeabi_d2iz>
 8005076:	4603      	mov	r3, r0
 8005078:	b21a      	sxth	r2, r3
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 800507e:	f04f 0200 	mov.w	r2, #0
 8005082:	4b0b      	ldr	r3, [pc, #44]	; (80050b0 <_ZN5Motor8setRatioEdd+0xe0>)
 8005084:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005088:	f7fb face 	bl	8000628 <__aeabi_dmul>
 800508c:	4603      	mov	r3, r0
 800508e:	460c      	mov	r4, r1
 8005090:	4618      	mov	r0, r3
 8005092:	4621      	mov	r1, r4
 8005094:	f7fb fd78 	bl	8000b88 <__aeabi_d2iz>
 8005098:	4603      	mov	r3, r0
 800509a:	b21a      	sxth	r2, r3
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	805a      	strh	r2, [r3, #2]

}
 80050a0:	bf00      	nop
 80050a2:	371c      	adds	r7, #28
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd90      	pop	{r4, r7, pc}
 80050a8:	3ff00000 	.word	0x3ff00000
 80050ac:	bff00000 	.word	0xbff00000
 80050b0:	409c2000 	.word	0x409c2000

080050b4 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_robot_(0), y_robot_(0), theta_(0), x_sens_(0), y_sens_(0)
 80050b4:	b490      	push	{r4, r7}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	607a      	str	r2, [r7, #4]
 80050c0:	603b      	str	r3, [r7, #0]
 80050c2:	68fa      	ldr	r2, [r7, #12]
 80050c4:	f04f 0300 	mov.w	r3, #0
 80050c8:	f04f 0400 	mov.w	r4, #0
 80050cc:	e9c2 3404 	strd	r3, r4, [r2, #16]
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	f04f 0300 	mov.w	r3, #0
 80050d6:	f04f 0400 	mov.w	r4, #0
 80050da:	e9c2 3406 	strd	r3, r4, [r2, #24]
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	f04f 0300 	mov.w	r3, #0
 80050e4:	f04f 0400 	mov.w	r4, #0
 80050e8:	e9c2 3408 	strd	r3, r4, [r2, #32]
 80050ec:	68fa      	ldr	r2, [r7, #12]
 80050ee:	f04f 0300 	mov.w	r3, #0
 80050f2:	f04f 0400 	mov.w	r4, #0
 80050f6:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	f04f 0300 	mov.w	r3, #0
 8005100:	f04f 0400 	mov.w	r4, #0
 8005104:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
{
	encoder_ = encoder;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	68ba      	ldr	r2, [r7, #8]
 800510c:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	687a      	ldr	r2, [r7, #4]
 8005112:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	683a      	ldr	r2, [r7, #0]
 8005118:	609a      	str	r2, [r3, #8]
}
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	4618      	mov	r0, r3
 800511e:	3710      	adds	r7, #16
 8005120:	46bd      	mov	sp, r7
 8005122:	bc90      	pop	{r4, r7}
 8005124:	4770      	bx	lr
	...

08005128 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8005128:	b590      	push	{r4, r7, lr}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	4618      	mov	r0, r3
 8005136:	f7fc fe4b 	bl	8001dd0 <_ZN3IMU8getOmegaEv>
 800513a:	ee10 3a10 	vmov	r3, s0
 800513e:	4618      	mov	r0, r3
 8005140:	f7fb fa1a 	bl	8000578 <__aeabi_f2d>
 8005144:	4603      	mov	r3, r0
 8005146:	460c      	mov	r4, r1
 8005148:	e9c7 3402 	strd	r3, r4, [r7, #8]
	//float distance = encoder_->getDistance();

	delta_theta_ = current_omega * DELTA_T;
 800514c:	a310      	add	r3, pc, #64	; (adr r3, 8005190 <_ZN8Odometry12calcPotitionEv+0x68>)
 800514e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005152:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005156:	f7fb fa67 	bl	8000628 <__aeabi_dmul>
 800515a:	4603      	mov	r3, r0
 800515c:	460c      	mov	r4, r1
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

	//x_robot_ = x_robot_ + distance * cos(theta_ + delta_theta_ / 2);
	//y_robot_ = y_robot_ + distance * sin(theta_ + delta_theta_ / 2);
	theta_= theta_ + delta_theta_;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8005170:	461a      	mov	r2, r3
 8005172:	4623      	mov	r3, r4
 8005174:	f7fb f8a2 	bl	80002bc <__adddf3>
 8005178:	4603      	mov	r3, r0
 800517a:	460c      	mov	r4, r1
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	e9c2 3408 	strd	r3, r4, [r2, #32]
	//y_sens_ = y_robot_ + SENSOR_LENGTH * sin(theta_);

	//monitor_x = x_sens_;
	//monitor_y = y_sens_;
	//monitor_theta = theta_;
}
 8005182:	bf00      	nop
 8005184:	3714      	adds	r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	bd90      	pop	{r4, r7, pc}
 800518a:	bf00      	nop
 800518c:	f3af 8000 	nop.w
 8005190:	d2f1a9fc 	.word	0xd2f1a9fc
 8005194:	3f50624d 	.word	0x3f50624d

08005198 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b082      	sub	sp, #8
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
	calcPotition();
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f7ff ffc1 	bl	8005128 <_ZN8Odometry12calcPotitionEv>
}
 80051a6:	bf00      	nop
 80051a8:	3708      	adds	r7, #8
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}

080051ae <_ZN8Odometry8getThetaEv>:
{
	return y_sens_;
}

double Odometry::getTheta()
{
 80051ae:	b490      	push	{r4, r7}
 80051b0:	b082      	sub	sp, #8
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
	return theta_;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 80051bc:	ec44 3b17 	vmov	d7, r3, r4
}
 80051c0:	eeb0 0a47 	vmov.f32	s0, s14
 80051c4:	eef0 0a67 	vmov.f32	s1, s15
 80051c8:	3708      	adds	r7, #8
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bc90      	pop	{r4, r7}
 80051ce:	4770      	bx	lr

080051d0 <_ZN8Odometry13getDeltaThetaEv>:

double Odometry::getDeltaTheta()
{
 80051d0:	b490      	push	{r4, r7}
 80051d2:	b082      	sub	sp, #8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
	return delta_theta_;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 80051de:	ec44 3b17 	vmov	d7, r3, r4
}
 80051e2:	eeb0 0a47 	vmov.f32	s0, s14
 80051e6:	eef0 0a67 	vmov.f32	s1, s15
 80051ea:	3708      	adds	r7, #8
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bc90      	pop	{r4, r7}
 80051f0:	4770      	bx	lr

080051f2 <_ZN8Odometry13clearPotitionEv>:

void Odometry::clearPotition()
{
 80051f2:	b490      	push	{r4, r7}
 80051f4:	b082      	sub	sp, #8
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
	x_sens_ = 0;
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	f04f 0300 	mov.w	r3, #0
 8005200:	f04f 0400 	mov.w	r4, #0
 8005204:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = 0;
 8005208:	687a      	ldr	r2, [r7, #4]
 800520a:	f04f 0300 	mov.w	r3, #0
 800520e:	f04f 0400 	mov.w	r4, #0
 8005212:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	theta_ = 0;
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	f04f 0300 	mov.w	r3, #0
 800521c:	f04f 0400 	mov.w	r4, #0
 8005220:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 8005224:	bf00      	nop
 8005226:	3708      	adds	r7, #8
 8005228:	46bd      	mov	sp, r7
 800522a:	bc90      	pop	{r4, r7}
 800522c:	4770      	bx	lr
	...

08005230 <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 8005230:	b490      	push	{r4, r7}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	701a      	strb	r2, [r3, #0]
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	f04f 0300 	mov.w	r3, #0
 8005244:	f04f 0400 	mov.w	r4, #0
 8005248:	e9c2 3402 	strd	r3, r4, [r2, #8]
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	f04f 0300 	mov.w	r3, #0
 8005252:	f04f 0400 	mov.w	r4, #0
 8005256:	e9c2 3404 	strd	r3, r4, [r2, #16]
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	f04f 0300 	mov.w	r3, #0
 8005260:	f04f 0400 	mov.w	r4, #0
 8005264:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 800526e:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8005272:	2200      	movs	r2, #0
 8005274:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 8005276:	4a29      	ldr	r2, [pc, #164]	; (800531c <_ZN13PathFollowingC1Ev+0xec>)
 8005278:	f04f 0300 	mov.w	r3, #0
 800527c:	f04f 0400 	mov.w	r4, #0
 8005280:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 8005284:	4a25      	ldr	r2, [pc, #148]	; (800531c <_ZN13PathFollowingC1Ev+0xec>)
 8005286:	f04f 0300 	mov.w	r3, #0
 800528a:	f04f 0400 	mov.w	r4, #0
 800528e:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 8005292:	4a22      	ldr	r2, [pc, #136]	; (800531c <_ZN13PathFollowingC1Ev+0xec>)
 8005294:	f04f 0300 	mov.w	r3, #0
 8005298:	f04f 0400 	mov.w	r4, #0
 800529c:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 80052a0:	4a1f      	ldr	r2, [pc, #124]	; (8005320 <_ZN13PathFollowingC1Ev+0xf0>)
 80052a2:	f04f 0300 	mov.w	r3, #0
 80052a6:	f04f 0400 	mov.w	r4, #0
 80052aa:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 80052ae:	4a1c      	ldr	r2, [pc, #112]	; (8005320 <_ZN13PathFollowingC1Ev+0xf0>)
 80052b0:	f04f 0300 	mov.w	r3, #0
 80052b4:	f04f 0400 	mov.w	r4, #0
 80052b8:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 80052bc:	4a18      	ldr	r2, [pc, #96]	; (8005320 <_ZN13PathFollowingC1Ev+0xf0>)
 80052be:	f04f 0300 	mov.w	r3, #0
 80052c2:	f04f 0400 	mov.w	r4, #0
 80052c6:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 80052ca:	4a15      	ldr	r2, [pc, #84]	; (8005320 <_ZN13PathFollowingC1Ev+0xf0>)
 80052cc:	f04f 0300 	mov.w	r3, #0
 80052d0:	f04f 0400 	mov.w	r4, #0
 80052d4:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 80052d8:	4a11      	ldr	r2, [pc, #68]	; (8005320 <_ZN13PathFollowingC1Ev+0xf0>)
 80052da:	f04f 0300 	mov.w	r3, #0
 80052de:	f04f 0400 	mov.w	r4, #0
 80052e2:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 80052e6:	4a0e      	ldr	r2, [pc, #56]	; (8005320 <_ZN13PathFollowingC1Ev+0xf0>)
 80052e8:	f04f 0300 	mov.w	r3, #0
 80052ec:	f04f 0400 	mov.w	r4, #0
 80052f0:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 80052f4:	4a0b      	ldr	r2, [pc, #44]	; (8005324 <_ZN13PathFollowingC1Ev+0xf4>)
 80052f6:	f04f 0300 	mov.w	r3, #0
 80052fa:	f04f 0400 	mov.w	r4, #0
 80052fe:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 8005302:	4a08      	ldr	r2, [pc, #32]	; (8005324 <_ZN13PathFollowingC1Ev+0xf4>)
 8005304:	f04f 0300 	mov.w	r3, #0
 8005308:	f04f 0400 	mov.w	r4, #0
 800530c:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4618      	mov	r0, r3
 8005314:	3708      	adds	r7, #8
 8005316:	46bd      	mov	sp, r7
 8005318:	bc90      	pop	{r4, r7}
 800531a:	4770      	bx	lr
 800531c:	20047c18 	.word	0x20047c18
 8005320:	20047ba8 	.word	0x20047ba8
 8005324:	20047c08 	.word	0x20047c08

08005328 <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b088      	sub	sp, #32
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 8005330:	f001 fd62 	bl	8006df8 <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("PARAMS", "KX.TXT", 1, &temp_kx);
 8005334:	f107 0318 	add.w	r3, r7, #24
 8005338:	2201      	movs	r2, #1
 800533a:	4915      	ldr	r1, [pc, #84]	; (8005390 <_ZN13PathFollowing4initEv+0x68>)
 800533c:	4815      	ldr	r0, [pc, #84]	; (8005394 <_ZN13PathFollowing4initEv+0x6c>)
 800533e:	f7fc fb39 	bl	80019b4 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KY.TXT", 1, &temp_ky);
 8005342:	f107 0310 	add.w	r3, r7, #16
 8005346:	2201      	movs	r2, #1
 8005348:	4913      	ldr	r1, [pc, #76]	; (8005398 <_ZN13PathFollowing4initEv+0x70>)
 800534a:	4812      	ldr	r0, [pc, #72]	; (8005394 <_ZN13PathFollowing4initEv+0x6c>)
 800534c:	f7fc fb32 	bl	80019b4 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KT.TXT", 1, &temp_kt);
 8005350:	f107 0308 	add.w	r3, r7, #8
 8005354:	2201      	movs	r2, #1
 8005356:	4911      	ldr	r1, [pc, #68]	; (800539c <_ZN13PathFollowing4initEv+0x74>)
 8005358:	480e      	ldr	r0, [pc, #56]	; (8005394 <_ZN13PathFollowing4initEv+0x6c>)
 800535a:	f7fc fb2b 	bl	80019b4 <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 800535e:	ed97 7b06 	vldr	d7, [r7, #24]
 8005362:	ed97 6b04 	vldr	d6, [r7, #16]
 8005366:	ed97 5b02 	vldr	d5, [r7, #8]
 800536a:	eeb0 2a45 	vmov.f32	s4, s10
 800536e:	eef0 2a65 	vmov.f32	s5, s11
 8005372:	eeb0 1a46 	vmov.f32	s2, s12
 8005376:	eef0 1a66 	vmov.f32	s3, s13
 800537a:	eeb0 0a47 	vmov.f32	s0, s14
 800537e:	eef0 0a67 	vmov.f32	s1, s15
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f000 f80c 	bl	80053a0 <_ZN13PathFollowing7setGainEddd>
}
 8005388:	bf00      	nop
 800538a:	3720      	adds	r7, #32
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	08018f64 	.word	0x08018f64
 8005394:	08018f6c 	.word	0x08018f6c
 8005398:	08018f74 	.word	0x08018f74
 800539c:	08018f7c 	.word	0x08018f7c

080053a0 <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 80053a0:	b490      	push	{r4, r7}
 80053a2:	b088      	sub	sp, #32
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	61f8      	str	r0, [r7, #28]
 80053a8:	ed87 0b04 	vstr	d0, [r7, #16]
 80053ac:	ed87 1b02 	vstr	d1, [r7, #8]
 80053b0:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 80053b4:	4a09      	ldr	r2, [pc, #36]	; (80053dc <_ZN13PathFollowing7setGainEddd+0x3c>)
 80053b6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80053ba:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 80053be:	4a07      	ldr	r2, [pc, #28]	; (80053dc <_ZN13PathFollowing7setGainEddd+0x3c>)
 80053c0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80053c4:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 80053c8:	4a04      	ldr	r2, [pc, #16]	; (80053dc <_ZN13PathFollowing7setGainEddd+0x3c>)
 80053ca:	e9d7 3400 	ldrd	r3, r4, [r7]
 80053ce:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 80053d2:	bf00      	nop
 80053d4:	3720      	adds	r7, #32
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bc90      	pop	{r4, r7}
 80053da:	4770      	bx	lr
 80053dc:	20047c18 	.word	0x20047c18

080053e0 <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 80053e8:	2088      	movs	r0, #136	; 0x88
 80053ea:	f7fc fe34 	bl	8002056 <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 80053ee:	2080      	movs	r0, #128	; 0x80
 80053f0:	f7fc fe31 	bl	8002056 <INA260_init>
}
 80053f4:	bf00      	nop
 80053f6:	3708      	adds	r7, #8
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	0000      	movs	r0, r0
	...

08005400 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 8005400:	b590      	push	{r4, r7, lr}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 8005408:	2188      	movs	r1, #136	; 0x88
 800540a:	2002      	movs	r0, #2
 800540c:	f7fc fdc0 	bl	8001f90 <INA260_read>
 8005410:	4603      	mov	r3, r0
 8005412:	4618      	mov	r0, r3
 8005414:	f7fb f89e 	bl	8000554 <__aeabi_i2d>
 8005418:	a30c      	add	r3, pc, #48	; (adr r3, 800544c <_ZN11PowerSensor12updateValuesEv+0x4c>)
 800541a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541e:	f7fb f903 	bl	8000628 <__aeabi_dmul>
 8005422:	4603      	mov	r3, r0
 8005424:	460c      	mov	r4, r1
 8005426:	4618      	mov	r0, r3
 8005428:	4621      	mov	r1, r4
 800542a:	f7fb fbf5 	bl	8000c18 <__aeabi_d2f>
 800542e:	4602      	mov	r2, r0
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	4a03      	ldr	r2, [pc, #12]	; (8005448 <_ZN11PowerSensor12updateValuesEv+0x48>)
 800543a:	6013      	str	r3, [r2, #0]
}
 800543c:	bf00      	nop
 800543e:	370c      	adds	r7, #12
 8005440:	46bd      	mov	sp, r7
 8005442:	bd90      	pop	{r4, r7, pc}
 8005444:	f3af 8000 	nop.w
 8005448:	2000022c 	.word	0x2000022c
 800544c:	47ae147b 	.word	0x47ae147b
 8005450:	3f547ae1 	.word	0x3f547ae1

08005454 <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	ee07 3a90 	vmov	s15, r3

}
 8005464:	eeb0 0a67 	vmov.f32	s0, s15
 8005468:	370c      	adds	r7, #12
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
	...

08005474 <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 800547c:	2300      	movs	r3, #0
 800547e:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8005480:	2102      	movs	r1, #2
 8005482:	4822      	ldr	r0, [pc, #136]	; (800550c <_ZN12RotarySwitch8getValueEv+0x98>)
 8005484:	f005 ffde 	bl	800b444 <HAL_GPIO_ReadPin>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	bf0c      	ite	eq
 800548e:	2301      	moveq	r3, #1
 8005490:	2300      	movne	r3, #0
 8005492:	b2db      	uxtb	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d003      	beq.n	80054a0 <_ZN12RotarySwitch8getValueEv+0x2c>
 8005498:	89fb      	ldrh	r3, [r7, #14]
 800549a:	f043 0301 	orr.w	r3, r3, #1
 800549e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 80054a0:	2108      	movs	r1, #8
 80054a2:	481a      	ldr	r0, [pc, #104]	; (800550c <_ZN12RotarySwitch8getValueEv+0x98>)
 80054a4:	f005 ffce 	bl	800b444 <HAL_GPIO_ReadPin>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	bf0c      	ite	eq
 80054ae:	2301      	moveq	r3, #1
 80054b0:	2300      	movne	r3, #0
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d003      	beq.n	80054c0 <_ZN12RotarySwitch8getValueEv+0x4c>
 80054b8:	89fb      	ldrh	r3, [r7, #14]
 80054ba:	f043 0302 	orr.w	r3, r3, #2
 80054be:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 80054c0:	2110      	movs	r1, #16
 80054c2:	4812      	ldr	r0, [pc, #72]	; (800550c <_ZN12RotarySwitch8getValueEv+0x98>)
 80054c4:	f005 ffbe 	bl	800b444 <HAL_GPIO_ReadPin>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	bf0c      	ite	eq
 80054ce:	2301      	moveq	r3, #1
 80054d0:	2300      	movne	r3, #0
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d003      	beq.n	80054e0 <_ZN12RotarySwitch8getValueEv+0x6c>
 80054d8:	89fb      	ldrh	r3, [r7, #14]
 80054da:	f043 0304 	orr.w	r3, r3, #4
 80054de:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 80054e0:	2180      	movs	r1, #128	; 0x80
 80054e2:	480a      	ldr	r0, [pc, #40]	; (800550c <_ZN12RotarySwitch8getValueEv+0x98>)
 80054e4:	f005 ffae 	bl	800b444 <HAL_GPIO_ReadPin>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	bf0c      	ite	eq
 80054ee:	2301      	moveq	r3, #1
 80054f0:	2300      	movne	r3, #0
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d003      	beq.n	8005500 <_ZN12RotarySwitch8getValueEv+0x8c>
 80054f8:	89fb      	ldrh	r3, [r7, #14]
 80054fa:	f043 0308 	orr.w	r3, r3, #8
 80054fe:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8005500:	89fb      	ldrh	r3, [r7, #14]

}
 8005502:	4618      	mov	r0, r3
 8005504:	3710      	adds	r7, #16
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}
 800550a:	bf00      	nop
 800550c:	40020c00 	.word	0x40020c00

08005510 <_ZN10SideSensorC1Ev>:
uint16_t mon_status;
bool mon_status_L, mon_status_R;
uint16_t mon_cnt_l, mon_cnt_r;
bool mon_rise_fall_flag = true;

SideSensor::SideSensor() : status_(0), status_L_(false), status_R_(false), white_line_cnt_l_(0), white_line_cnt_r_(0), ignore_flag_(false),
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
		timer_R_(0), timer_L_(0), rise_fall_flag_R_(true), rise_fall_flag_L_(true)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2200      	movs	r2, #0
 800551c:	801a      	strh	r2, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	709a      	strb	r2, [r3, #2]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	70da      	strb	r2, [r3, #3]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	809a      	strh	r2, [r3, #4]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	80da      	strh	r2, [r3, #6]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	721a      	strb	r2, [r3, #8]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	815a      	strh	r2, [r3, #10]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	819a      	strh	r2, [r3, #12]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	739a      	strb	r2, [r3, #14]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2201      	movs	r2, #1
 8005552:	73da      	strb	r2, [r3, #15]
{

}
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4618      	mov	r0, r3
 8005558:	370c      	adds	r7, #12
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
	...

08005564 <_ZN10SideSensor21updateStatusRightExtiEv>:

void SideSensor::updateStatusRightExti()
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_2) == GPIO_PIN_SET){ // 立ち上がり Black
 800556c:	2104      	movs	r1, #4
 800556e:	480e      	ldr	r0, [pc, #56]	; (80055a8 <_ZN10SideSensor21updateStatusRightExtiEv+0x44>)
 8005570:	f005 ff68 	bl	800b444 <HAL_GPIO_ReadPin>
 8005574:	4603      	mov	r3, r0
 8005576:	2b01      	cmp	r3, #1
 8005578:	bf0c      	ite	eq
 800557a:	2301      	moveq	r3, #1
 800557c:	2300      	movne	r3, #0
 800557e:	b2db      	uxtb	r3, r3
 8005580:	2b00      	cmp	r3, #0
 8005582:	d006      	beq.n	8005592 <_ZN10SideSensor21updateStatusRightExtiEv+0x2e>
		timer_R_ = 0;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	815a      	strh	r2, [r3, #10]
		rise_fall_flag_R_ = true;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2201      	movs	r2, #1
 800558e:	739a      	strb	r2, [r3, #14]
	}
	else{	//White
		timer_R_ = 0;
		rise_fall_flag_R_ = false;
	}
}
 8005590:	e005      	b.n	800559e <_ZN10SideSensor21updateStatusRightExtiEv+0x3a>
		timer_R_ = 0;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	815a      	strh	r2, [r3, #10]
		rise_fall_flag_R_ = false;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	739a      	strb	r2, [r3, #14]
}
 800559e:	bf00      	nop
 80055a0:	3708      	adds	r7, #8
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	40021000 	.word	0x40021000

080055ac <_ZN10SideSensor20updateStatusLeftExtiEv>:

void SideSensor::updateStatusLeftExti()
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_8) == GPIO_PIN_SET){ // 立ち上がり Black
 80055b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80055b8:	480d      	ldr	r0, [pc, #52]	; (80055f0 <_ZN10SideSensor20updateStatusLeftExtiEv+0x44>)
 80055ba:	f005 ff43 	bl	800b444 <HAL_GPIO_ReadPin>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	bf0c      	ite	eq
 80055c4:	2301      	moveq	r3, #1
 80055c6:	2300      	movne	r3, #0
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d006      	beq.n	80055dc <_ZN10SideSensor20updateStatusLeftExtiEv+0x30>
		timer_L_ = 0;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	819a      	strh	r2, [r3, #12]
		rise_fall_flag_L_ = true;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	73da      	strb	r2, [r3, #15]
	}
	else{	//White
		timer_L_ = 0;
		rise_fall_flag_L_ = false;
	}
}
 80055da:	e005      	b.n	80055e8 <_ZN10SideSensor20updateStatusLeftExtiEv+0x3c>
		timer_L_ = 0;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	819a      	strh	r2, [r3, #12]
		rise_fall_flag_L_ = false;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2200      	movs	r2, #0
 80055e6:	73da      	strb	r2, [r3, #15]
}
 80055e8:	bf00      	nop
 80055ea:	3708      	adds	r7, #8
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}
 80055f0:	40020c00 	.word	0x40020c00

080055f4 <_ZN10SideSensor12updateStatusEv>:

void SideSensor::updateStatus() // called timer flip
{
 80055f4:	b480      	push	{r7}
 80055f6:	b083      	sub	sp, #12
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
	timer_R_++;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	895b      	ldrh	r3, [r3, #10]
 8005600:	3301      	adds	r3, #1
 8005602:	b29a      	uxth	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	815a      	strh	r2, [r3, #10]
	timer_L_++;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	899b      	ldrh	r3, [r3, #12]
 800560c:	3301      	adds	r3, #1
 800560e:	b29a      	uxth	r2, r3
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	819a      	strh	r2, [r3, #12]
	if(timer_R_ >= 10000) timer_R_ = 10000;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	895b      	ldrh	r3, [r3, #10]
 8005618:	f242 720f 	movw	r2, #9999	; 0x270f
 800561c:	4293      	cmp	r3, r2
 800561e:	d903      	bls.n	8005628 <_ZN10SideSensor12updateStatusEv+0x34>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f242 7210 	movw	r2, #10000	; 0x2710
 8005626:	815a      	strh	r2, [r3, #10]
	if(timer_L_ >= 10000) timer_L_ = 10000;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	899b      	ldrh	r3, [r3, #12]
 800562c:	f242 720f 	movw	r2, #9999	; 0x270f
 8005630:	4293      	cmp	r3, r2
 8005632:	d903      	bls.n	800563c <_ZN10SideSensor12updateStatusEv+0x48>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f242 7210 	movw	r2, #10000	; 0x2710
 800563a:	819a      	strh	r2, [r3, #12]

	if(ignore_flag_ == false){
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	7a1b      	ldrb	r3, [r3, #8]
 8005640:	f083 0301 	eor.w	r3, r3, #1
 8005644:	b2db      	uxtb	r3, r3
 8005646:	2b00      	cmp	r3, #0
 8005648:	d019      	beq.n	800567e <_ZN10SideSensor12updateStatusEv+0x8a>
		if(rise_fall_flag_R_ == true && timer_R_ >= 2){
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	7b9b      	ldrb	r3, [r3, #14]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d007      	beq.n	8005662 <_ZN10SideSensor12updateStatusEv+0x6e>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	895b      	ldrh	r3, [r3, #10]
 8005656:	2b01      	cmp	r3, #1
 8005658:	d903      	bls.n	8005662 <_ZN10SideSensor12updateStatusEv+0x6e>
			status_R_ = false;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	70da      	strb	r2, [r3, #3]
 8005660:	e00d      	b.n	800567e <_ZN10SideSensor12updateStatusEv+0x8a>
		}
		else if(rise_fall_flag_R_ == false && timer_R_ >= 2){
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	7b9b      	ldrb	r3, [r3, #14]
 8005666:	f083 0301 	eor.w	r3, r3, #1
 800566a:	b2db      	uxtb	r3, r3
 800566c:	2b00      	cmp	r3, #0
 800566e:	d006      	beq.n	800567e <_ZN10SideSensor12updateStatusEv+0x8a>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	895b      	ldrh	r3, [r3, #10]
 8005674:	2b01      	cmp	r3, #1
 8005676:	d902      	bls.n	800567e <_ZN10SideSensor12updateStatusEv+0x8a>
			status_R_ = true;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	70da      	strb	r2, [r3, #3]
		}
	}

	if(rise_fall_flag_L_ == true && timer_L_ >= 2){
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	7bdb      	ldrb	r3, [r3, #15]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d007      	beq.n	8005696 <_ZN10SideSensor12updateStatusEv+0xa2>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	899b      	ldrh	r3, [r3, #12]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d903      	bls.n	8005696 <_ZN10SideSensor12updateStatusEv+0xa2>
		status_L_ = false;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	709a      	strb	r2, [r3, #2]
 8005694:	e00d      	b.n	80056b2 <_ZN10SideSensor12updateStatusEv+0xbe>
	}
	else if(rise_fall_flag_L_ == false && timer_L_ >= 2){
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	7bdb      	ldrb	r3, [r3, #15]
 800569a:	f083 0301 	eor.w	r3, r3, #1
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d006      	beq.n	80056b2 <_ZN10SideSensor12updateStatusEv+0xbe>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	899b      	ldrh	r3, [r3, #12]
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d902      	bls.n	80056b2 <_ZN10SideSensor12updateStatusEv+0xbe>
		status_L_ = true;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	709a      	strb	r2, [r3, #2]
	}

	mon_status_R = status_R_;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	78da      	ldrb	r2, [r3, #3]
 80056b6:	4b06      	ldr	r3, [pc, #24]	; (80056d0 <_ZN10SideSensor12updateStatusEv+0xdc>)
 80056b8:	701a      	strb	r2, [r3, #0]
	mon_status_L = status_L_;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	789a      	ldrb	r2, [r3, #2]
 80056be:	4b05      	ldr	r3, [pc, #20]	; (80056d4 <_ZN10SideSensor12updateStatusEv+0xe0>)
 80056c0:	701a      	strb	r2, [r3, #0]
}
 80056c2:	bf00      	nop
 80056c4:	370c      	adds	r7, #12
 80056c6:	46bd      	mov	sp, r7
 80056c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056cc:	4770      	bx	lr
 80056ce:	bf00      	nop
 80056d0:	20000231 	.word	0x20000231
 80056d4:	20000230 	.word	0x20000230

080056d8 <_ZN10SideSensor10getStatusLEv>:
{
	return status_;
}

bool SideSensor::getStatusL()
{
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
	return status_L_;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	789b      	ldrb	r3, [r3, #2]
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	370c      	adds	r7, #12
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr

080056f0 <_ZN10SideSensor10getStatusREv>:

bool SideSensor::getStatusR()
{
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
	return status_R_;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	78db      	ldrb	r3, [r3, #3]
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr

08005708 <_ZN10SideSensor17resetWhiteLineCntEv>:
{
	return white_line_cnt_r_;
}

void SideSensor::resetWhiteLineCnt()
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
	white_line_cnt_l_ = 0;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	809a      	strh	r2, [r3, #4]
	white_line_cnt_r_ = 0;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	80da      	strh	r2, [r3, #6]
}
 800571c:	bf00      	nop
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <_ZN10SideSensor12enableIgnoreEv>:

void SideSensor::enableIgnore()
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
	ignore_flag_ = true;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	721a      	strb	r2, [r3, #8]
}
 8005736:	bf00      	nop
 8005738:	370c      	adds	r7, #12
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr

08005742 <_ZN10SideSensor13disableIgnoreEv>:

void SideSensor::disableIgnore()
{
 8005742:	b480      	push	{r7}
 8005744:	b083      	sub	sp, #12
 8005746:	af00      	add	r7, sp, #0
 8005748:	6078      	str	r0, [r7, #4]
	ignore_flag_ = false;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	721a      	strb	r2, [r3, #8]
}
 8005750:	bf00      	nop
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <_ZN10SideSensor13getIgnoreFlagEv>:

bool SideSensor::getIgnoreFlag()
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
	return ignore_flag_;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	7a1b      	ldrb	r3, [r3, #8]
}
 8005768:	4618      	mov	r0, r3
 800576a:	370c      	adds	r7, #12
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	3308      	adds	r3, #8
 8005784:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005788:	2100      	movs	r1, #0
 800578a:	4618      	mov	r0, r3
 800578c:	f00f f912 	bl	80149b4 <memset>
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005796:	811a      	strh	r2, [r3, #8]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800579e:	815a      	strh	r2, [r3, #10]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057a6:	819a      	strh	r2, [r3, #12]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057ae:	81da      	strh	r2, [r3, #14]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057b6:	821a      	strh	r2, [r3, #16]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057be:	825a      	strh	r2, [r3, #18]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2201      	movs	r2, #1
 80057c4:	829a      	strh	r2, [r3, #20]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2201      	movs	r2, #1
 80057ca:	82da      	strh	r2, [r3, #22]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2201      	movs	r2, #1
 80057d0:	831a      	strh	r2, [r3, #24]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2201      	movs	r2, #1
 80057d6:	835a      	strh	r2, [r3, #26]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2201      	movs	r2, #1
 80057dc:	839a      	strh	r2, [r3, #28]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2201      	movs	r2, #1
 80057e2:	83da      	strh	r2, [r3, #30]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2201      	movs	r2, #1
 80057e8:	841a      	strh	r2, [r3, #32]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057f0:	845a      	strh	r2, [r3, #34]	; 0x22
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2201      	movs	r2, #1
 80057f6:	849a      	strh	r2, [r3, #36]	; 0x24
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057fe:	84da      	strh	r2, [r3, #38]	; 0x26
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2201      	movs	r2, #1
 8005804:	851a      	strh	r2, [r3, #40]	; 0x28
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800580c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2201      	movs	r2, #1
 8005812:	859a      	strh	r2, [r3, #44]	; 0x2c
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800581a:	85da      	strh	r2, [r3, #46]	; 0x2e
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005822:	861a      	strh	r2, [r3, #48]	; 0x30
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2201      	movs	r2, #1
 8005828:	865a      	strh	r2, [r3, #50]	; 0x32
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2201      	movs	r2, #1
 800582e:	869a      	strh	r2, [r3, #52]	; 0x34
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005836:	86da      	strh	r2, [r3, #54]	; 0x36
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800583e:	871a      	strh	r2, [r3, #56]	; 0x38
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2201      	movs	r2, #1
 8005844:	875a      	strh	r2, [r3, #58]	; 0x3a
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2201      	movs	r2, #1
 800584a:	879a      	strh	r2, [r3, #60]	; 0x3c
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2201      	movs	r2, #1
 8005850:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005858:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2201      	movs	r2, #1
 8005860:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2201      	movs	r2, #1
 8005868:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2201      	movs	r2, #1
 8005870:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800587a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2201      	movs	r2, #1
 8005882:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800588c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005896:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2201      	movs	r2, #1
 800589e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058a8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058c2:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058cc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2201      	movs	r2, #1
 80058de:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2201      	movs	r2, #1
 80058e6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80058f0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2201      	movs	r2, #1
 8005900:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2201      	movs	r2, #1
 8005908:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2201      	movs	r2, #1
 8005910:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800591a:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2201      	movs	r2, #1
 8005922:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2201      	movs	r2, #1
 800592a:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005934:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2201      	movs	r2, #1
 800593c:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005946:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2201      	movs	r2, #1
 800594e:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2201      	movs	r2, #1
 8005956:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005960:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2201      	movs	r2, #1
 8005968:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2201      	movs	r2, #1
 8005970:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800597a:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005984:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2201      	movs	r2, #1
 800598c:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005996:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059a0:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059b2:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059bc:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059c6:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2201      	movs	r2, #1
 80059d6:	f8a3 2096 	strh.w	r2, [r3, #150]	; 0x96
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2201      	movs	r2, #1
 80059de:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059e8:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059f2:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059fc:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a06:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a18:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f8a3 20a6 	strh.w	r2, [r3, #166]	; 0xa6
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a4a:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a54:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f8a3 20b4 	strh.w	r2, [r3, #180]	; 0xb4
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a66:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a78:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f8a3 20be 	strh.w	r2, [r3, #190]	; 0xbe
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a9a:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005aa4:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005abe:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005ad0:	f8a3 20ce 	strh.w	r2, [r3, #206]	; 0xce
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f04f 0200 	mov.w	r2, #0
 8005ae2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
{
	logger_ = logger;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	68ba      	ldr	r2, [r7, #8]
 8005af2:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	687a      	ldr	r2, [r7, #4]
 8005af8:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	4618      	mov	r0, r3
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:
//#include "ICM_20648.h"
#include <stdio.h>

float mon_current_velocity;

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 8005b04:	b480      	push	{r7}
 8005b06:	b085      	sub	sp, #20
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]
 8005b10:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false), i_reset_flag_(false), rotation_ratio_(0)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f04f 0200 	mov.w	r2, #0
 8005b18:	601a      	str	r2, [r3, #0]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f04f 0200 	mov.w	r2, #0
 8005b20:	605a      	str	r2, [r3, #4]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f04f 0200 	mov.w	r2, #0
 8005b28:	609a      	str	r2, [r3, #8]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f04f 0200 	mov.w	r2, #0
 8005b30:	60da      	str	r2, [r3, #12]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	f04f 0200 	mov.w	r2, #0
 8005b38:	611a      	str	r2, [r3, #16]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f04f 0200 	mov.w	r2, #0
 8005b40:	615a      	str	r2, [r3, #20]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	f04f 0200 	mov.w	r2, #0
 8005b48:	619a      	str	r2, [r3, #24]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	f04f 0200 	mov.w	r2, #0
 8005b50:	61da      	str	r2, [r3, #28]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	f04f 0200 	mov.w	r2, #0
 8005b58:	621a      	str	r2, [r3, #32]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f04f 0200 	mov.w	r2, #0
 8005b60:	625a      	str	r2, [r3, #36]	; 0x24
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2200      	movs	r2, #0
 8005b66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f04f 0200 	mov.w	r2, #0
 8005b78:	62da      	str	r2, [r3, #44]	; 0x2c
{
	motor_ = motor;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	68ba      	ldr	r2, [r7, #8]
 8005b7e:	631a      	str	r2, [r3, #48]	; 0x30
	encoder_ = encoder;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	635a      	str	r2, [r3, #52]	; 0x34
	imu_ = imu;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	683a      	ldr	r2, [r7, #0]
 8005b8a:	639a      	str	r2, [r3, #56]	; 0x38

}
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3714      	adds	r7, #20
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr
 8005b9a:	0000      	movs	r0, r0
 8005b9c:	0000      	movs	r0, r0
	...

08005ba0 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 8005ba0:	b590      	push	{r4, r7, lr}
 8005ba2:	b087      	sub	sp, #28
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
	float enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bac:	f107 020c 	add.w	r2, r7, #12
 8005bb0:	f107 0110 	add.w	r1, r7, #16
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f7fb fd19 	bl	80015ec <_ZN7Encoder6getCntERfS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 8005bba:	ed97 7a04 	vldr	s14, [r7, #16]
 8005bbe:	edd7 7a03 	vldr	s15, [r7, #12]
 8005bc2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005bc6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005bca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005bce:	edc7 7a05 	vstr	s15, [r7, #20]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 8005bd2:	6978      	ldr	r0, [r7, #20]
 8005bd4:	f7fa fcd0 	bl	8000578 <__aeabi_f2d>
 8005bd8:	a30e      	add	r3, pc, #56	; (adr r3, 8005c14 <_ZN12VelocityCtrl12calcVelocityEv+0x74>)
 8005bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bde:	f7fa fd23 	bl	8000628 <__aeabi_dmul>
 8005be2:	4603      	mov	r3, r0
 8005be4:	460c      	mov	r4, r1
 8005be6:	4618      	mov	r0, r3
 8005be8:	4621      	mov	r1, r4
 8005bea:	f7fb f815 	bl	8000c18 <__aeabi_d2f>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	609a      	str	r2, [r3, #8]
	mon_current_velocity = current_velocity_;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	4a05      	ldr	r2, [pc, #20]	; (8005c10 <_ZN12VelocityCtrl12calcVelocityEv+0x70>)
 8005bfa:	6013      	str	r3, [r2, #0]

	return current_velocity_;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	ee07 3a90 	vmov	s15, r3
}
 8005c04:	eeb0 0a67 	vmov.f32	s0, s15
 8005c08:	371c      	adds	r7, #28
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd90      	pop	{r4, r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	20000234 	.word	0x20000234
 8005c14:	1ab1d998 	.word	0x1ab1d998
 8005c18:	3f7830b5 	.word	0x3f7830b5
 8005c1c:	00000000 	.word	0x00000000

08005c20 <_ZN12VelocityCtrl18pidTranslationOnlyEv>:
	v_pre_diff = v_diff;
	o_pre_diff = o_diff;
}

void VelocityCtrl::pidTranslationOnly()
{
 8005c20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c22:	b087      	sub	sp, #28
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
	float static v_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	ed93 7a00 	vldr	s14, [r3]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	edd3 7a02 	vldr	s15, [r3, #8]
 8005c34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c38:	edc7 7a05 	vstr	s15, [r7, #20]

	float v_p, v_d ;
	static float v_i;

	if(i_reset_flag_ == true){
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d007      	beq.n	8005c56 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x36>
		v_i = 0;
 8005c46:	4b48      	ldr	r3, [pc, #288]	; (8005d68 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005c48:	f04f 0200 	mov.w	r2, #0
 8005c4c:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}

	v_p = v_kp_ * v_diff;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	edd3 7a04 	vldr	s15, [r3, #16]
 8005c5c:	ed97 7a05 	vldr	s14, [r7, #20]
 8005c60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c64:	edc7 7a04 	vstr	s15, [r7, #16]
	v_i += v_ki_ * v_diff * DELTA_T;
 8005c68:	4b3f      	ldr	r3, [pc, #252]	; (8005d68 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f7fa fc83 	bl	8000578 <__aeabi_f2d>
 8005c72:	4604      	mov	r4, r0
 8005c74:	460d      	mov	r5, r1
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	ed93 7a06 	vldr	s14, [r3, #24]
 8005c7c:	edd7 7a05 	vldr	s15, [r7, #20]
 8005c80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c84:	ee17 0a90 	vmov	r0, s15
 8005c88:	f7fa fc76 	bl	8000578 <__aeabi_f2d>
 8005c8c:	a334      	add	r3, pc, #208	; (adr r3, 8005d60 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8005c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c92:	f7fa fcc9 	bl	8000628 <__aeabi_dmul>
 8005c96:	4602      	mov	r2, r0
 8005c98:	460b      	mov	r3, r1
 8005c9a:	4620      	mov	r0, r4
 8005c9c:	4629      	mov	r1, r5
 8005c9e:	f7fa fb0d 	bl	80002bc <__adddf3>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	460c      	mov	r4, r1
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	4621      	mov	r1, r4
 8005caa:	f7fa ffb5 	bl	8000c18 <__aeabi_d2f>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	4b2d      	ldr	r3, [pc, #180]	; (8005d68 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005cb2:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) / DELTA_T;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	ed93 7a05 	vldr	s14, [r3, #20]
 8005cba:	4b2c      	ldr	r3, [pc, #176]	; (8005d6c <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8005cbc:	edd3 7a00 	vldr	s15, [r3]
 8005cc0:	edd7 6a05 	vldr	s13, [r7, #20]
 8005cc4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005cc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ccc:	ee17 0a90 	vmov	r0, s15
 8005cd0:	f7fa fc52 	bl	8000578 <__aeabi_f2d>
 8005cd4:	a322      	add	r3, pc, #136	; (adr r3, 8005d60 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8005cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cda:	f7fa fdcf 	bl	800087c <__aeabi_ddiv>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	460c      	mov	r4, r1
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	4621      	mov	r1, r4
 8005ce6:	f7fa ff97 	bl	8000c18 <__aeabi_d2f>
 8005cea:	4603      	mov	r3, r0
 8005cec:	60fb      	str	r3, [r7, #12]

	float translation_ratio;

	translation_ratio =  v_p + v_d + v_i;
 8005cee:	ed97 7a04 	vldr	s14, [r7, #16]
 8005cf2:	edd7 7a03 	vldr	s15, [r7, #12]
 8005cf6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005cfa:	4b1b      	ldr	r3, [pc, #108]	; (8005d68 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005cfc:	edd3 7a00 	vldr	s15, [r3]
 8005d00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d04:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(translation_ratio + rotation_ratio_, translation_ratio - rotation_ratio_);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8005d12:	edd7 7a02 	vldr	s15, [r7, #8]
 8005d16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d1a:	ee17 0a90 	vmov	r0, s15
 8005d1e:	f7fa fc2b 	bl	8000578 <__aeabi_f2d>
 8005d22:	4605      	mov	r5, r0
 8005d24:	460e      	mov	r6, r1
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8005d2c:	ed97 7a02 	vldr	s14, [r7, #8]
 8005d30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d34:	ee17 0a90 	vmov	r0, s15
 8005d38:	f7fa fc1e 	bl	8000578 <__aeabi_f2d>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	460b      	mov	r3, r1
 8005d40:	ec43 2b11 	vmov	d1, r2, r3
 8005d44:	ec46 5b10 	vmov	d0, r5, r6
 8005d48:	4620      	mov	r0, r4
 8005d4a:	f7ff f941 	bl	8004fd0 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8005d4e:	4a07      	ldr	r2, [pc, #28]	; (8005d6c <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	6013      	str	r3, [r2, #0]
}
 8005d54:	bf00      	nop
 8005d56:	371c      	adds	r7, #28
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d5c:	f3af 8000 	nop.w
 8005d60:	d2f1a9fc 	.word	0xd2f1a9fc
 8005d64:	3f50624d 	.word	0x3f50624d
 8005d68:	2000023c 	.word	0x2000023c
 8005d6c:	20000238 	.word	0x20000238

08005d70 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b085      	sub	sp, #20
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	ed87 0a02 	vstr	s0, [r7, #8]
 8005d7c:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	68ba      	ldr	r2, [r7, #8]
 8005d84:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	687a      	ldr	r2, [r7, #4]
 8005d8a:	605a      	str	r2, [r3, #4]
}
 8005d8c:	bf00      	nop
 8005d8e:	3714      	adds	r7, #20
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>:

void VelocityCtrl::setTranslationVelocityOnly(float velocity, float rotation_ratio)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b085      	sub	sp, #20
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	ed87 0a02 	vstr	s0, [r7, #8]
 8005da4:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	68ba      	ldr	r2, [r7, #8]
 8005dac:	601a      	str	r2, [r3, #0]
	rotation_ratio_ = rotation_ratio;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005db4:	bf00      	nop
 8005db6:	3714      	adds	r7, #20
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b085      	sub	sp, #20
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	ed87 0a02 	vstr	s0, [r7, #8]
 8005dcc:	edc7 0a01 	vstr	s1, [r7, #4]
 8005dd0:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	68ba      	ldr	r2, [r7, #8]
 8005dd8:	611a      	str	r2, [r3, #16]
	v_ki_ = ki;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	683a      	ldr	r2, [r7, #0]
 8005de4:	615a      	str	r2, [r3, #20]
}
 8005de6:	bf00      	nop
 8005de8:	3714      	adds	r7, #20
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr

08005df2 <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 8005df2:	b480      	push	{r7}
 8005df4:	b085      	sub	sp, #20
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	60f8      	str	r0, [r7, #12]
 8005dfa:	ed87 0a02 	vstr	s0, [r7, #8]
 8005dfe:	edc7 0a01 	vstr	s1, [r7, #4]
 8005e02:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	68ba      	ldr	r2, [r7, #8]
 8005e0a:	61da      	str	r2, [r3, #28]
	o_ki_ = ki;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	683a      	ldr	r2, [r7, #0]
 8005e16:	621a      	str	r2, [r3, #32]
}
 8005e18:	bf00      	nop
 8005e1a:	3714      	adds	r7, #20
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e22:	4770      	bx	lr

08005e24 <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
    calcVelocity();
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f7ff feb7 	bl	8005ba0 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d002      	beq.n	8005e42 <_ZN12VelocityCtrl4flipEv+0x1e>
		//pid();
		pidTranslationOnly();
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f7ff feef 	bl	8005c20 <_ZN12VelocityCtrl18pidTranslationOnlyEv>
	}


}
 8005e42:	bf00      	nop
 8005e44:	3708      	adds	r7, #8
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}

08005e4a <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8005e4a:	b480      	push	{r7}
 8005e4c:	b083      	sub	sp, #12
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	i_reset_flag_ = true;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	//calcOmega();
}
 8005e62:	bf00      	nop
 8005e64:	370c      	adds	r7, #12
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
	...

08005e70 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e84:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8005ea0 <_ZN12VelocityCtrl4stopEv+0x30>
 8005e88:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8005ea0 <_ZN12VelocityCtrl4stopEv+0x30>
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f7ff f89f 	bl	8004fd0 <_ZN5Motor8setRatioEdd>

}
 8005e92:	bf00      	nop
 8005e94:	3708      	adds	r7, #8
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}
 8005e9a:	bf00      	nop
 8005e9c:	f3af 8000 	nop.w
	...

08005ea8 <_ZN12VelocityCtrl18getCurrentVelocityEv>:

float VelocityCtrl::getCurrentVelocity()
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
	return current_velocity_;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	ee07 3a90 	vmov	s15, r3
}
 8005eb8:	eeb0 0a67 	vmov.f32	s0, s15
 8005ebc:	370c      	adds	r7, #12
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr

08005ec6 <HAL_GPIO_EXTI_Callback>:
  return len;
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005ec6:	b580      	push	{r7, lr}
 8005ec8:	b082      	sub	sp, #8
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	4603      	mov	r3, r0
 8005ece:	80fb      	strh	r3, [r7, #6]
	cppExit(GPIO_Pin);
 8005ed0:	88fb      	ldrh	r3, [r7, #6]
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f001 fe68 	bl	8007ba8 <cppExit>
}
 8005ed8:	bf00      	nop
 8005eda:	3708      	adds	r7, #8
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b082      	sub	sp, #8
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7){
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a1e      	ldr	r2, [pc, #120]	; (8005f68 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d10e      	bne.n	8005f10 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip100ns();
 8005ef2:	f001 fe31 	bl	8007b58 <cppFlip100ns>

		tim7_timer++;
 8005ef6:	4b1d      	ldr	r3, [pc, #116]	; (8005f6c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	3301      	adds	r3, #1
 8005efc:	4a1b      	ldr	r2, [pc, #108]	; (8005f6c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005efe:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 8005f00:	4b1a      	ldr	r3, [pc, #104]	; (8005f6c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a1a      	ldr	r2, [pc, #104]	; (8005f70 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d902      	bls.n	8005f10 <HAL_TIM_PeriodElapsedCallback+0x30>
 8005f0a:	4b18      	ldr	r3, [pc, #96]	; (8005f6c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM6){
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a17      	ldr	r2, [pc, #92]	; (8005f74 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d10e      	bne.n	8005f38 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip1ms();
 8005f1a:	f001 fded 	bl	8007af8 <cppFlip1ms>

		tim6_timer++;
 8005f1e:	4b16      	ldr	r3, [pc, #88]	; (8005f78 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	3301      	adds	r3, #1
 8005f24:	4a14      	ldr	r2, [pc, #80]	; (8005f78 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005f26:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8005f28:	4b13      	ldr	r3, [pc, #76]	; (8005f78 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a10      	ldr	r2, [pc, #64]	; (8005f70 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d902      	bls.n	8005f38 <HAL_TIM_PeriodElapsedCallback+0x58>
 8005f32:	4b11      	ldr	r3, [pc, #68]	; (8005f78 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005f34:	2200      	movs	r2, #0
 8005f36:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM13){
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a0f      	ldr	r2, [pc, #60]	; (8005f7c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d10e      	bne.n	8005f60 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8005f42:	f001 fe13 	bl	8007b6c <cppFlip10ms>

		tim13_timer++;
 8005f46:	4b0e      	ldr	r3, [pc, #56]	; (8005f80 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	3301      	adds	r3, #1
 8005f4c:	4a0c      	ldr	r2, [pc, #48]	; (8005f80 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005f4e:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8005f50:	4b0b      	ldr	r3, [pc, #44]	; (8005f80 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a06      	ldr	r2, [pc, #24]	; (8005f70 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d902      	bls.n	8005f60 <HAL_TIM_PeriodElapsedCallback+0x80>
 8005f5a:	4b09      	ldr	r3, [pc, #36]	; (8005f80 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	601a      	str	r2, [r3, #0]
	}

}
 8005f60:	bf00      	nop
 8005f62:	3708      	adds	r7, #8
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	40001400 	.word	0x40001400
 8005f6c:	200478cc 	.word	0x200478cc
 8005f70:	0001869f 	.word	0x0001869f
 8005f74:	40001000 	.word	0x40001000
 8005f78:	20047888 	.word	0x20047888
 8005f7c:	40001c00 	.word	0x40001c00
 8005f80:	200478d0 	.word	0x200478d0

08005f84 <init>:

void init()
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8005f88:	2201      	movs	r2, #1
 8005f8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005f8e:	4808      	ldr	r0, [pc, #32]	; (8005fb0 <init+0x2c>)
 8005f90:	f005 fa70 	bl	800b474 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8005f94:	4807      	ldr	r0, [pc, #28]	; (8005fb4 <init+0x30>)
 8005f96:	f009 f950 	bl	800f23a <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8005f9a:	4807      	ldr	r0, [pc, #28]	; (8005fb8 <init+0x34>)
 8005f9c:	f009 f94d 	bl	800f23a <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8005fa0:	4806      	ldr	r0, [pc, #24]	; (8005fbc <init+0x38>)
 8005fa2:	f009 f94a 	bl	800f23a <HAL_TIM_Base_Start_IT>

	cppInit();
 8005fa6:	f001 fd05 	bl	80079b4 <cppInit>

	//path_following_initialize();

}
 8005faa:	bf00      	nop
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	40021000 	.word	0x40021000
 8005fb4:	200479b4 	.word	0x200479b4
 8005fb8:	20047b58 	.word	0x20047b58
 8005fbc:	200478d4 	.word	0x200478d4

08005fc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005fc4:	f003 ff4e 	bl	8009e64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005fc8:	f000 f82a 	bl	8006020 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005fcc:	f000 fdbc 	bl	8006b48 <MX_GPIO_Init>
  MX_DMA_Init();
 8005fd0:	f000 fd8a 	bl	8006ae8 <MX_DMA_Init>
  MX_I2C2_Init();
 8005fd4:	f000 f9e8 	bl	80063a8 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8005fd8:	f000 fa14 	bl	8006404 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8005fdc:	f000 fa32 	bl	8006444 <MX_SPI2_Init>
  MX_TIM1_Init();
 8005fe0:	f000 fa66 	bl	80064b0 <MX_TIM1_Init>
  MX_TIM4_Init();
 8005fe4:	f000 fb70 	bl	80066c8 <MX_TIM4_Init>
  MX_TIM8_Init();
 8005fe8:	f000 fc3c 	bl	8006864 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8005fec:	f000 fd52 	bl	8006a94 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8005ff0:	f00b f8f6 	bl	80111e0 <MX_FATFS_Init>
  MX_TIM6_Init();
 8005ff4:	f000 fbcc 	bl	8006790 <MX_TIM6_Init>
  MX_I2C1_Init();
 8005ff8:	f000 f9a8 	bl	800634c <MX_I2C1_Init>
  MX_TIM3_Init();
 8005ffc:	f000 fb00 	bl	8006600 <MX_TIM3_Init>
  MX_TIM10_Init();
 8006000:	f000 fc88 	bl	8006914 <MX_TIM10_Init>
  MX_TIM11_Init();
 8006004:	f000 fcd4 	bl	80069b0 <MX_TIM11_Init>
  MX_ADC2_Init();
 8006008:	f000 f898 	bl	800613c <MX_ADC2_Init>
  MX_TIM7_Init();
 800600c:	f000 fbf6 	bl	80067fc <MX_TIM7_Init>
  MX_TIM13_Init();
 8006010:	f000 fd1c 	bl	8006a4c <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 8006014:	f7ff ffb6 	bl	8005f84 <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 8006018:	f001 fde2 	bl	8007be0 <cppLoop>
 800601c:	e7fc      	b.n	8006018 <main+0x58>
	...

08006020 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b0a4      	sub	sp, #144	; 0x90
 8006024:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006026:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800602a:	2234      	movs	r2, #52	; 0x34
 800602c:	2100      	movs	r1, #0
 800602e:	4618      	mov	r0, r3
 8006030:	f00e fcc0 	bl	80149b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006034:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006038:	2200      	movs	r2, #0
 800603a:	601a      	str	r2, [r3, #0]
 800603c:	605a      	str	r2, [r3, #4]
 800603e:	609a      	str	r2, [r3, #8]
 8006040:	60da      	str	r2, [r3, #12]
 8006042:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006044:	f107 030c 	add.w	r3, r7, #12
 8006048:	223c      	movs	r2, #60	; 0x3c
 800604a:	2100      	movs	r1, #0
 800604c:	4618      	mov	r0, r3
 800604e:	f00e fcb1 	bl	80149b4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006052:	2300      	movs	r3, #0
 8006054:	60bb      	str	r3, [r7, #8]
 8006056:	4b37      	ldr	r3, [pc, #220]	; (8006134 <SystemClock_Config+0x114>)
 8006058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800605a:	4a36      	ldr	r2, [pc, #216]	; (8006134 <SystemClock_Config+0x114>)
 800605c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006060:	6413      	str	r3, [r2, #64]	; 0x40
 8006062:	4b34      	ldr	r3, [pc, #208]	; (8006134 <SystemClock_Config+0x114>)
 8006064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800606a:	60bb      	str	r3, [r7, #8]
 800606c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800606e:	2300      	movs	r3, #0
 8006070:	607b      	str	r3, [r7, #4]
 8006072:	4b31      	ldr	r3, [pc, #196]	; (8006138 <SystemClock_Config+0x118>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a30      	ldr	r2, [pc, #192]	; (8006138 <SystemClock_Config+0x118>)
 8006078:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800607c:	6013      	str	r3, [r2, #0]
 800607e:	4b2e      	ldr	r3, [pc, #184]	; (8006138 <SystemClock_Config+0x118>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006086:	607b      	str	r3, [r7, #4]
 8006088:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800608a:	2301      	movs	r3, #1
 800608c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800608e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006092:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006094:	2302      	movs	r3, #2
 8006096:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006098:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800609c:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 800609e:	2308      	movs	r3, #8
 80060a0:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80060a2:	23b4      	movs	r3, #180	; 0xb4
 80060a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80060a8:	2302      	movs	r3, #2
 80060aa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80060ae:	2308      	movs	r3, #8
 80060b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 80060b4:	2302      	movs	r3, #2
 80060b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80060ba:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80060be:	4618      	mov	r0, r3
 80060c0:	f006 fe12 	bl	800cce8 <HAL_RCC_OscConfig>
 80060c4:	4603      	mov	r3, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d001      	beq.n	80060ce <SystemClock_Config+0xae>
  {
    Error_Handler();
 80060ca:	f000 fe91 	bl	8006df0 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80060ce:	f006 f98d 	bl	800c3ec <HAL_PWREx_EnableOverDrive>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d001      	beq.n	80060dc <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80060d8:	f000 fe8a 	bl	8006df0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80060dc:	230f      	movs	r3, #15
 80060de:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80060e0:	2302      	movs	r3, #2
 80060e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80060e4:	2300      	movs	r3, #0
 80060e6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80060e8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80060ec:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80060ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80060f2:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80060f4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80060f8:	2105      	movs	r1, #5
 80060fa:	4618      	mov	r0, r3
 80060fc:	f006 f9c6 	bl	800c48c <HAL_RCC_ClockConfig>
 8006100:	4603      	mov	r3, r0
 8006102:	2b00      	cmp	r3, #0
 8006104:	d001      	beq.n	800610a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8006106:	f000 fe73 	bl	8006df0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 800610a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800610e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8006110:	2300      	movs	r3, #0
 8006112:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8006114:	2300      	movs	r3, #0
 8006116:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006118:	f107 030c 	add.w	r3, r7, #12
 800611c:	4618      	mov	r0, r3
 800611e:	f006 fba5 	bl	800c86c <HAL_RCCEx_PeriphCLKConfig>
 8006122:	4603      	mov	r3, r0
 8006124:	2b00      	cmp	r3, #0
 8006126:	d001      	beq.n	800612c <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8006128:	f000 fe62 	bl	8006df0 <Error_Handler>
  }
}
 800612c:	bf00      	nop
 800612e:	3790      	adds	r7, #144	; 0x90
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}
 8006134:	40023800 	.word	0x40023800
 8006138:	40007000 	.word	0x40007000

0800613c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8006142:	463b      	mov	r3, r7
 8006144:	2200      	movs	r2, #0
 8006146:	601a      	str	r2, [r3, #0]
 8006148:	605a      	str	r2, [r3, #4]
 800614a:	609a      	str	r2, [r3, #8]
 800614c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800614e:	4b7c      	ldr	r3, [pc, #496]	; (8006340 <MX_ADC2_Init+0x204>)
 8006150:	4a7c      	ldr	r2, [pc, #496]	; (8006344 <MX_ADC2_Init+0x208>)
 8006152:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006154:	4b7a      	ldr	r3, [pc, #488]	; (8006340 <MX_ADC2_Init+0x204>)
 8006156:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800615a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800615c:	4b78      	ldr	r3, [pc, #480]	; (8006340 <MX_ADC2_Init+0x204>)
 800615e:	2200      	movs	r2, #0
 8006160:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8006162:	4b77      	ldr	r3, [pc, #476]	; (8006340 <MX_ADC2_Init+0x204>)
 8006164:	2201      	movs	r2, #1
 8006166:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8006168:	4b75      	ldr	r3, [pc, #468]	; (8006340 <MX_ADC2_Init+0x204>)
 800616a:	2201      	movs	r2, #1
 800616c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800616e:	4b74      	ldr	r3, [pc, #464]	; (8006340 <MX_ADC2_Init+0x204>)
 8006170:	2200      	movs	r2, #0
 8006172:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006176:	4b72      	ldr	r3, [pc, #456]	; (8006340 <MX_ADC2_Init+0x204>)
 8006178:	2200      	movs	r2, #0
 800617a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800617c:	4b70      	ldr	r3, [pc, #448]	; (8006340 <MX_ADC2_Init+0x204>)
 800617e:	4a72      	ldr	r2, [pc, #456]	; (8006348 <MX_ADC2_Init+0x20c>)
 8006180:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006182:	4b6f      	ldr	r3, [pc, #444]	; (8006340 <MX_ADC2_Init+0x204>)
 8006184:	2200      	movs	r2, #0
 8006186:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8006188:	4b6d      	ldr	r3, [pc, #436]	; (8006340 <MX_ADC2_Init+0x204>)
 800618a:	220e      	movs	r2, #14
 800618c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800618e:	4b6c      	ldr	r3, [pc, #432]	; (8006340 <MX_ADC2_Init+0x204>)
 8006190:	2201      	movs	r2, #1
 8006192:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006196:	4b6a      	ldr	r3, [pc, #424]	; (8006340 <MX_ADC2_Init+0x204>)
 8006198:	2201      	movs	r2, #1
 800619a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800619c:	4868      	ldr	r0, [pc, #416]	; (8006340 <MX_ADC2_Init+0x204>)
 800619e:	f003 fef5 	bl	8009f8c <HAL_ADC_Init>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d001      	beq.n	80061ac <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80061a8:	f000 fe22 	bl	8006df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80061ac:	230a      	movs	r3, #10
 80061ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80061b0:	2301      	movs	r3, #1
 80061b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 80061b4:	2306      	movs	r3, #6
 80061b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80061b8:	463b      	mov	r3, r7
 80061ba:	4619      	mov	r1, r3
 80061bc:	4860      	ldr	r0, [pc, #384]	; (8006340 <MX_ADC2_Init+0x204>)
 80061be:	f004 f839 	bl	800a234 <HAL_ADC_ConfigChannel>
 80061c2:	4603      	mov	r3, r0
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d001      	beq.n	80061cc <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80061c8:	f000 fe12 	bl	8006df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80061cc:	230b      	movs	r3, #11
 80061ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80061d0:	2302      	movs	r3, #2
 80061d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80061d4:	463b      	mov	r3, r7
 80061d6:	4619      	mov	r1, r3
 80061d8:	4859      	ldr	r0, [pc, #356]	; (8006340 <MX_ADC2_Init+0x204>)
 80061da:	f004 f82b 	bl	800a234 <HAL_ADC_ConfigChannel>
 80061de:	4603      	mov	r3, r0
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d001      	beq.n	80061e8 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 80061e4:	f000 fe04 	bl	8006df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80061e8:	230c      	movs	r3, #12
 80061ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80061ec:	2303      	movs	r3, #3
 80061ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80061f0:	463b      	mov	r3, r7
 80061f2:	4619      	mov	r1, r3
 80061f4:	4852      	ldr	r0, [pc, #328]	; (8006340 <MX_ADC2_Init+0x204>)
 80061f6:	f004 f81d 	bl	800a234 <HAL_ADC_ConfigChannel>
 80061fa:	4603      	mov	r3, r0
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d001      	beq.n	8006204 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8006200:	f000 fdf6 	bl	8006df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8006204:	230d      	movs	r3, #13
 8006206:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8006208:	2304      	movs	r3, #4
 800620a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800620c:	463b      	mov	r3, r7
 800620e:	4619      	mov	r1, r3
 8006210:	484b      	ldr	r0, [pc, #300]	; (8006340 <MX_ADC2_Init+0x204>)
 8006212:	f004 f80f 	bl	800a234 <HAL_ADC_ConfigChannel>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d001      	beq.n	8006220 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 800621c:	f000 fde8 	bl	8006df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8006220:	2300      	movs	r3, #0
 8006222:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8006224:	2305      	movs	r3, #5
 8006226:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006228:	463b      	mov	r3, r7
 800622a:	4619      	mov	r1, r3
 800622c:	4844      	ldr	r0, [pc, #272]	; (8006340 <MX_ADC2_Init+0x204>)
 800622e:	f004 f801 	bl	800a234 <HAL_ADC_ConfigChannel>
 8006232:	4603      	mov	r3, r0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d001      	beq.n	800623c <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8006238:	f000 fdda 	bl	8006df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800623c:	2301      	movs	r3, #1
 800623e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8006240:	2306      	movs	r3, #6
 8006242:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006244:	463b      	mov	r3, r7
 8006246:	4619      	mov	r1, r3
 8006248:	483d      	ldr	r0, [pc, #244]	; (8006340 <MX_ADC2_Init+0x204>)
 800624a:	f003 fff3 	bl	800a234 <HAL_ADC_ConfigChannel>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d001      	beq.n	8006258 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8006254:	f000 fdcc 	bl	8006df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8006258:	2302      	movs	r3, #2
 800625a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800625c:	2307      	movs	r3, #7
 800625e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006260:	463b      	mov	r3, r7
 8006262:	4619      	mov	r1, r3
 8006264:	4836      	ldr	r0, [pc, #216]	; (8006340 <MX_ADC2_Init+0x204>)
 8006266:	f003 ffe5 	bl	800a234 <HAL_ADC_ConfigChannel>
 800626a:	4603      	mov	r3, r0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d001      	beq.n	8006274 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8006270:	f000 fdbe 	bl	8006df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8006274:	2303      	movs	r3, #3
 8006276:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8006278:	2308      	movs	r3, #8
 800627a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800627c:	463b      	mov	r3, r7
 800627e:	4619      	mov	r1, r3
 8006280:	482f      	ldr	r0, [pc, #188]	; (8006340 <MX_ADC2_Init+0x204>)
 8006282:	f003 ffd7 	bl	800a234 <HAL_ADC_ConfigChannel>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d001      	beq.n	8006290 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 800628c:	f000 fdb0 	bl	8006df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8006290:	2304      	movs	r3, #4
 8006292:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8006294:	2309      	movs	r3, #9
 8006296:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006298:	463b      	mov	r3, r7
 800629a:	4619      	mov	r1, r3
 800629c:	4828      	ldr	r0, [pc, #160]	; (8006340 <MX_ADC2_Init+0x204>)
 800629e:	f003 ffc9 	bl	800a234 <HAL_ADC_ConfigChannel>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d001      	beq.n	80062ac <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 80062a8:	f000 fda2 	bl	8006df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80062ac:	2305      	movs	r3, #5
 80062ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 80062b0:	230a      	movs	r3, #10
 80062b2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80062b4:	463b      	mov	r3, r7
 80062b6:	4619      	mov	r1, r3
 80062b8:	4821      	ldr	r0, [pc, #132]	; (8006340 <MX_ADC2_Init+0x204>)
 80062ba:	f003 ffbb 	bl	800a234 <HAL_ADC_ConfigChannel>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d001      	beq.n	80062c8 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 80062c4:	f000 fd94 	bl	8006df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80062c8:	2306      	movs	r3, #6
 80062ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 80062cc:	230b      	movs	r3, #11
 80062ce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80062d0:	463b      	mov	r3, r7
 80062d2:	4619      	mov	r1, r3
 80062d4:	481a      	ldr	r0, [pc, #104]	; (8006340 <MX_ADC2_Init+0x204>)
 80062d6:	f003 ffad 	bl	800a234 <HAL_ADC_ConfigChannel>
 80062da:	4603      	mov	r3, r0
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d001      	beq.n	80062e4 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 80062e0:	f000 fd86 	bl	8006df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80062e4:	2307      	movs	r3, #7
 80062e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 80062e8:	230c      	movs	r3, #12
 80062ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80062ec:	463b      	mov	r3, r7
 80062ee:	4619      	mov	r1, r3
 80062f0:	4813      	ldr	r0, [pc, #76]	; (8006340 <MX_ADC2_Init+0x204>)
 80062f2:	f003 ff9f 	bl	800a234 <HAL_ADC_ConfigChannel>
 80062f6:	4603      	mov	r3, r0
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d001      	beq.n	8006300 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 80062fc:	f000 fd78 	bl	8006df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8006300:	2308      	movs	r3, #8
 8006302:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8006304:	230d      	movs	r3, #13
 8006306:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006308:	463b      	mov	r3, r7
 800630a:	4619      	mov	r1, r3
 800630c:	480c      	ldr	r0, [pc, #48]	; (8006340 <MX_ADC2_Init+0x204>)
 800630e:	f003 ff91 	bl	800a234 <HAL_ADC_ConfigChannel>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d001      	beq.n	800631c <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8006318:	f000 fd6a 	bl	8006df0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800631c:	2309      	movs	r3, #9
 800631e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8006320:	230e      	movs	r3, #14
 8006322:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006324:	463b      	mov	r3, r7
 8006326:	4619      	mov	r1, r3
 8006328:	4805      	ldr	r0, [pc, #20]	; (8006340 <MX_ADC2_Init+0x204>)
 800632a:	f003 ff83 	bl	800a234 <HAL_ADC_ConfigChannel>
 800632e:	4603      	mov	r3, r0
 8006330:	2b00      	cmp	r3, #0
 8006332:	d001      	beq.n	8006338 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8006334:	f000 fd5c 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8006338:	bf00      	nop
 800633a:	3710      	adds	r7, #16
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}
 8006340:	20047758 	.word	0x20047758
 8006344:	40012100 	.word	0x40012100
 8006348:	0f000001 	.word	0x0f000001

0800634c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006350:	4b12      	ldr	r3, [pc, #72]	; (800639c <MX_I2C1_Init+0x50>)
 8006352:	4a13      	ldr	r2, [pc, #76]	; (80063a0 <MX_I2C1_Init+0x54>)
 8006354:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8006356:	4b11      	ldr	r3, [pc, #68]	; (800639c <MX_I2C1_Init+0x50>)
 8006358:	4a12      	ldr	r2, [pc, #72]	; (80063a4 <MX_I2C1_Init+0x58>)
 800635a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800635c:	4b0f      	ldr	r3, [pc, #60]	; (800639c <MX_I2C1_Init+0x50>)
 800635e:	2200      	movs	r2, #0
 8006360:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8006362:	4b0e      	ldr	r3, [pc, #56]	; (800639c <MX_I2C1_Init+0x50>)
 8006364:	2200      	movs	r2, #0
 8006366:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006368:	4b0c      	ldr	r3, [pc, #48]	; (800639c <MX_I2C1_Init+0x50>)
 800636a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800636e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006370:	4b0a      	ldr	r3, [pc, #40]	; (800639c <MX_I2C1_Init+0x50>)
 8006372:	2200      	movs	r2, #0
 8006374:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006376:	4b09      	ldr	r3, [pc, #36]	; (800639c <MX_I2C1_Init+0x50>)
 8006378:	2200      	movs	r2, #0
 800637a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800637c:	4b07      	ldr	r3, [pc, #28]	; (800639c <MX_I2C1_Init+0x50>)
 800637e:	2200      	movs	r2, #0
 8006380:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8006382:	4b06      	ldr	r3, [pc, #24]	; (800639c <MX_I2C1_Init+0x50>)
 8006384:	2280      	movs	r2, #128	; 0x80
 8006386:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006388:	4804      	ldr	r0, [pc, #16]	; (800639c <MX_I2C1_Init+0x50>)
 800638a:	f005 f8a5 	bl	800b4d8 <HAL_I2C_Init>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d001      	beq.n	8006398 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006394:	f000 fd2c 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006398:	bf00      	nop
 800639a:	bd80      	pop	{r7, pc}
 800639c:	200477a0 	.word	0x200477a0
 80063a0:	40005400 	.word	0x40005400
 80063a4:	000186a0 	.word	0x000186a0

080063a8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80063ac:	4b12      	ldr	r3, [pc, #72]	; (80063f8 <MX_I2C2_Init+0x50>)
 80063ae:	4a13      	ldr	r2, [pc, #76]	; (80063fc <MX_I2C2_Init+0x54>)
 80063b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80063b2:	4b11      	ldr	r3, [pc, #68]	; (80063f8 <MX_I2C2_Init+0x50>)
 80063b4:	4a12      	ldr	r2, [pc, #72]	; (8006400 <MX_I2C2_Init+0x58>)
 80063b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80063b8:	4b0f      	ldr	r3, [pc, #60]	; (80063f8 <MX_I2C2_Init+0x50>)
 80063ba:	2200      	movs	r2, #0
 80063bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80063be:	4b0e      	ldr	r3, [pc, #56]	; (80063f8 <MX_I2C2_Init+0x50>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80063c4:	4b0c      	ldr	r3, [pc, #48]	; (80063f8 <MX_I2C2_Init+0x50>)
 80063c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80063ca:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80063cc:	4b0a      	ldr	r3, [pc, #40]	; (80063f8 <MX_I2C2_Init+0x50>)
 80063ce:	2200      	movs	r2, #0
 80063d0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80063d2:	4b09      	ldr	r3, [pc, #36]	; (80063f8 <MX_I2C2_Init+0x50>)
 80063d4:	2200      	movs	r2, #0
 80063d6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80063d8:	4b07      	ldr	r3, [pc, #28]	; (80063f8 <MX_I2C2_Init+0x50>)
 80063da:	2200      	movs	r2, #0
 80063dc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 80063de:	4b06      	ldr	r3, [pc, #24]	; (80063f8 <MX_I2C2_Init+0x50>)
 80063e0:	2280      	movs	r2, #128	; 0x80
 80063e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80063e4:	4804      	ldr	r0, [pc, #16]	; (80063f8 <MX_I2C2_Init+0x50>)
 80063e6:	f005 f877 	bl	800b4d8 <HAL_I2C_Init>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d001      	beq.n	80063f4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80063f0:	f000 fcfe 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80063f4:	bf00      	nop
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	20047834 	.word	0x20047834
 80063fc:	40005800 	.word	0x40005800
 8006400:	000186a0 	.word	0x000186a0

08006404 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8006404:	b480      	push	{r7}
 8006406:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8006408:	4b0c      	ldr	r3, [pc, #48]	; (800643c <MX_SDIO_SD_Init+0x38>)
 800640a:	4a0d      	ldr	r2, [pc, #52]	; (8006440 <MX_SDIO_SD_Init+0x3c>)
 800640c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800640e:	4b0b      	ldr	r3, [pc, #44]	; (800643c <MX_SDIO_SD_Init+0x38>)
 8006410:	2200      	movs	r2, #0
 8006412:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8006414:	4b09      	ldr	r3, [pc, #36]	; (800643c <MX_SDIO_SD_Init+0x38>)
 8006416:	2200      	movs	r2, #0
 8006418:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800641a:	4b08      	ldr	r3, [pc, #32]	; (800643c <MX_SDIO_SD_Init+0x38>)
 800641c:	2200      	movs	r2, #0
 800641e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8006420:	4b06      	ldr	r3, [pc, #24]	; (800643c <MX_SDIO_SD_Init+0x38>)
 8006422:	2200      	movs	r2, #0
 8006424:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006426:	4b05      	ldr	r3, [pc, #20]	; (800643c <MX_SDIO_SD_Init+0x38>)
 8006428:	2200      	movs	r2, #0
 800642a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 800642c:	4b03      	ldr	r3, [pc, #12]	; (800643c <MX_SDIO_SD_Init+0x38>)
 800642e:	2204      	movs	r2, #4
 8006430:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8006432:	bf00      	nop
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr
 800643c:	20047a34 	.word	0x20047a34
 8006440:	40012c00 	.word	0x40012c00

08006444 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006448:	4b17      	ldr	r3, [pc, #92]	; (80064a8 <MX_SPI2_Init+0x64>)
 800644a:	4a18      	ldr	r2, [pc, #96]	; (80064ac <MX_SPI2_Init+0x68>)
 800644c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800644e:	4b16      	ldr	r3, [pc, #88]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006450:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006454:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006456:	4b14      	ldr	r3, [pc, #80]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006458:	2200      	movs	r2, #0
 800645a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800645c:	4b12      	ldr	r3, [pc, #72]	; (80064a8 <MX_SPI2_Init+0x64>)
 800645e:	2200      	movs	r2, #0
 8006460:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8006462:	4b11      	ldr	r3, [pc, #68]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006464:	2202      	movs	r2, #2
 8006466:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8006468:	4b0f      	ldr	r3, [pc, #60]	; (80064a8 <MX_SPI2_Init+0x64>)
 800646a:	2201      	movs	r2, #1
 800646c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800646e:	4b0e      	ldr	r3, [pc, #56]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006470:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006474:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8006476:	4b0c      	ldr	r3, [pc, #48]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006478:	2220      	movs	r2, #32
 800647a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800647c:	4b0a      	ldr	r3, [pc, #40]	; (80064a8 <MX_SPI2_Init+0x64>)
 800647e:	2200      	movs	r2, #0
 8006480:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006482:	4b09      	ldr	r3, [pc, #36]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006484:	2200      	movs	r2, #0
 8006486:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006488:	4b07      	ldr	r3, [pc, #28]	; (80064a8 <MX_SPI2_Init+0x64>)
 800648a:	2200      	movs	r2, #0
 800648c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800648e:	4b06      	ldr	r3, [pc, #24]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006490:	220a      	movs	r2, #10
 8006492:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006494:	4804      	ldr	r0, [pc, #16]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006496:	f008 f951 	bl	800e73c <HAL_SPI_Init>
 800649a:	4603      	mov	r3, r0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d001      	beq.n	80064a4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80064a0:	f000 fca6 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80064a4:	bf00      	nop
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	20047680 	.word	0x20047680
 80064ac:	40003800 	.word	0x40003800

080064b0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b09a      	sub	sp, #104	; 0x68
 80064b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80064b6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80064ba:	2224      	movs	r2, #36	; 0x24
 80064bc:	2100      	movs	r1, #0
 80064be:	4618      	mov	r0, r3
 80064c0:	f00e fa78 	bl	80149b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80064c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80064c8:	2200      	movs	r2, #0
 80064ca:	601a      	str	r2, [r3, #0]
 80064cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80064ce:	f107 0320 	add.w	r3, r7, #32
 80064d2:	2200      	movs	r2, #0
 80064d4:	601a      	str	r2, [r3, #0]
 80064d6:	605a      	str	r2, [r3, #4]
 80064d8:	609a      	str	r2, [r3, #8]
 80064da:	60da      	str	r2, [r3, #12]
 80064dc:	611a      	str	r2, [r3, #16]
 80064de:	615a      	str	r2, [r3, #20]
 80064e0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80064e2:	463b      	mov	r3, r7
 80064e4:	2220      	movs	r2, #32
 80064e6:	2100      	movs	r1, #0
 80064e8:	4618      	mov	r0, r3
 80064ea:	f00e fa63 	bl	80149b4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80064ee:	4b42      	ldr	r3, [pc, #264]	; (80065f8 <MX_TIM1_Init+0x148>)
 80064f0:	4a42      	ldr	r2, [pc, #264]	; (80065fc <MX_TIM1_Init+0x14c>)
 80064f2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80064f4:	4b40      	ldr	r3, [pc, #256]	; (80065f8 <MX_TIM1_Init+0x148>)
 80064f6:	2200      	movs	r2, #0
 80064f8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80064fa:	4b3f      	ldr	r3, [pc, #252]	; (80065f8 <MX_TIM1_Init+0x148>)
 80064fc:	2200      	movs	r2, #0
 80064fe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8006500:	4b3d      	ldr	r3, [pc, #244]	; (80065f8 <MX_TIM1_Init+0x148>)
 8006502:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006506:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006508:	4b3b      	ldr	r3, [pc, #236]	; (80065f8 <MX_TIM1_Init+0x148>)
 800650a:	2200      	movs	r2, #0
 800650c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800650e:	4b3a      	ldr	r3, [pc, #232]	; (80065f8 <MX_TIM1_Init+0x148>)
 8006510:	2200      	movs	r2, #0
 8006512:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006514:	4b38      	ldr	r3, [pc, #224]	; (80065f8 <MX_TIM1_Init+0x148>)
 8006516:	2200      	movs	r2, #0
 8006518:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800651a:	4837      	ldr	r0, [pc, #220]	; (80065f8 <MX_TIM1_Init+0x148>)
 800651c:	f008 feb1 	bl	800f282 <HAL_TIM_PWM_Init>
 8006520:	4603      	mov	r3, r0
 8006522:	2b00      	cmp	r3, #0
 8006524:	d001      	beq.n	800652a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8006526:	f000 fc63 	bl	8006df0 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800652a:	2303      	movs	r3, #3
 800652c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800652e:	2300      	movs	r3, #0
 8006530:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006532:	2301      	movs	r3, #1
 8006534:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006536:	2300      	movs	r3, #0
 8006538:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 800653a:	2300      	movs	r3, #0
 800653c:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800653e:	2300      	movs	r3, #0
 8006540:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006542:	2301      	movs	r3, #1
 8006544:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006546:	2300      	movs	r3, #0
 8006548:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 800654a:	2300      	movs	r3, #0
 800654c:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800654e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006552:	4619      	mov	r1, r3
 8006554:	4828      	ldr	r0, [pc, #160]	; (80065f8 <MX_TIM1_Init+0x148>)
 8006556:	f008 fefd 	bl	800f354 <HAL_TIM_Encoder_Init>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d001      	beq.n	8006564 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8006560:	f000 fc46 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006564:	2300      	movs	r3, #0
 8006566:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006568:	2300      	movs	r3, #0
 800656a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800656c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006570:	4619      	mov	r1, r3
 8006572:	4821      	ldr	r0, [pc, #132]	; (80065f8 <MX_TIM1_Init+0x148>)
 8006574:	f009 fc24 	bl	800fdc0 <HAL_TIMEx_MasterConfigSynchronization>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d001      	beq.n	8006582 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 800657e:	f000 fc37 	bl	8006df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006582:	2360      	movs	r3, #96	; 0x60
 8006584:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8006586:	2300      	movs	r3, #0
 8006588:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800658a:	2300      	movs	r3, #0
 800658c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800658e:	2300      	movs	r3, #0
 8006590:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006592:	2300      	movs	r3, #0
 8006594:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006596:	2300      	movs	r3, #0
 8006598:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800659a:	2300      	movs	r3, #0
 800659c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800659e:	f107 0320 	add.w	r3, r7, #32
 80065a2:	2208      	movs	r2, #8
 80065a4:	4619      	mov	r1, r3
 80065a6:	4814      	ldr	r0, [pc, #80]	; (80065f8 <MX_TIM1_Init+0x148>)
 80065a8:	f009 f8a6 	bl	800f6f8 <HAL_TIM_PWM_ConfigChannel>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d001      	beq.n	80065b6 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 80065b2:	f000 fc1d 	bl	8006df0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80065b6:	2300      	movs	r3, #0
 80065b8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80065ba:	2300      	movs	r3, #0
 80065bc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80065be:	2300      	movs	r3, #0
 80065c0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80065c2:	2300      	movs	r3, #0
 80065c4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80065c6:	2300      	movs	r3, #0
 80065c8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80065ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80065ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80065d0:	2300      	movs	r3, #0
 80065d2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80065d4:	463b      	mov	r3, r7
 80065d6:	4619      	mov	r1, r3
 80065d8:	4807      	ldr	r0, [pc, #28]	; (80065f8 <MX_TIM1_Init+0x148>)
 80065da:	f009 fc6d 	bl	800feb8 <HAL_TIMEx_ConfigBreakDeadTime>
 80065de:	4603      	mov	r3, r0
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d001      	beq.n	80065e8 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80065e4:	f000 fc04 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80065e8:	4803      	ldr	r0, [pc, #12]	; (80065f8 <MX_TIM1_Init+0x148>)
 80065ea:	f000 fff1 	bl	80075d0 <HAL_TIM_MspPostInit>

}
 80065ee:	bf00      	nop
 80065f0:	3768      	adds	r7, #104	; 0x68
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop
 80065f8:	200479f4 	.word	0x200479f4
 80065fc:	40010000 	.word	0x40010000

08006600 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b08a      	sub	sp, #40	; 0x28
 8006604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006606:	f107 0320 	add.w	r3, r7, #32
 800660a:	2200      	movs	r2, #0
 800660c:	601a      	str	r2, [r3, #0]
 800660e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006610:	1d3b      	adds	r3, r7, #4
 8006612:	2200      	movs	r2, #0
 8006614:	601a      	str	r2, [r3, #0]
 8006616:	605a      	str	r2, [r3, #4]
 8006618:	609a      	str	r2, [r3, #8]
 800661a:	60da      	str	r2, [r3, #12]
 800661c:	611a      	str	r2, [r3, #16]
 800661e:	615a      	str	r2, [r3, #20]
 8006620:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006622:	4b27      	ldr	r3, [pc, #156]	; (80066c0 <MX_TIM3_Init+0xc0>)
 8006624:	4a27      	ldr	r2, [pc, #156]	; (80066c4 <MX_TIM3_Init+0xc4>)
 8006626:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8006628:	4b25      	ldr	r3, [pc, #148]	; (80066c0 <MX_TIM3_Init+0xc0>)
 800662a:	2201      	movs	r2, #1
 800662c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800662e:	4b24      	ldr	r3, [pc, #144]	; (80066c0 <MX_TIM3_Init+0xc0>)
 8006630:	2200      	movs	r2, #0
 8006632:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4499;
 8006634:	4b22      	ldr	r3, [pc, #136]	; (80066c0 <MX_TIM3_Init+0xc0>)
 8006636:	f241 1293 	movw	r2, #4499	; 0x1193
 800663a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800663c:	4b20      	ldr	r3, [pc, #128]	; (80066c0 <MX_TIM3_Init+0xc0>)
 800663e:	2200      	movs	r2, #0
 8006640:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006642:	4b1f      	ldr	r3, [pc, #124]	; (80066c0 <MX_TIM3_Init+0xc0>)
 8006644:	2200      	movs	r2, #0
 8006646:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8006648:	481d      	ldr	r0, [pc, #116]	; (80066c0 <MX_TIM3_Init+0xc0>)
 800664a:	f008 fe1a 	bl	800f282 <HAL_TIM_PWM_Init>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d001      	beq.n	8006658 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8006654:	f000 fbcc 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006658:	2300      	movs	r3, #0
 800665a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800665c:	2300      	movs	r3, #0
 800665e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006660:	f107 0320 	add.w	r3, r7, #32
 8006664:	4619      	mov	r1, r3
 8006666:	4816      	ldr	r0, [pc, #88]	; (80066c0 <MX_TIM3_Init+0xc0>)
 8006668:	f009 fbaa 	bl	800fdc0 <HAL_TIMEx_MasterConfigSynchronization>
 800666c:	4603      	mov	r3, r0
 800666e:	2b00      	cmp	r3, #0
 8006670:	d001      	beq.n	8006676 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8006672:	f000 fbbd 	bl	8006df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006676:	2360      	movs	r3, #96	; 0x60
 8006678:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800667a:	2300      	movs	r3, #0
 800667c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800667e:	2300      	movs	r3, #0
 8006680:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006682:	2300      	movs	r3, #0
 8006684:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006686:	1d3b      	adds	r3, r7, #4
 8006688:	2200      	movs	r2, #0
 800668a:	4619      	mov	r1, r3
 800668c:	480c      	ldr	r0, [pc, #48]	; (80066c0 <MX_TIM3_Init+0xc0>)
 800668e:	f009 f833 	bl	800f6f8 <HAL_TIM_PWM_ConfigChannel>
 8006692:	4603      	mov	r3, r0
 8006694:	2b00      	cmp	r3, #0
 8006696:	d001      	beq.n	800669c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8006698:	f000 fbaa 	bl	8006df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800669c:	1d3b      	adds	r3, r7, #4
 800669e:	2204      	movs	r2, #4
 80066a0:	4619      	mov	r1, r3
 80066a2:	4807      	ldr	r0, [pc, #28]	; (80066c0 <MX_TIM3_Init+0xc0>)
 80066a4:	f009 f828 	bl	800f6f8 <HAL_TIM_PWM_ConfigChannel>
 80066a8:	4603      	mov	r3, r0
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d001      	beq.n	80066b2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80066ae:	f000 fb9f 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80066b2:	4803      	ldr	r0, [pc, #12]	; (80066c0 <MX_TIM3_Init+0xc0>)
 80066b4:	f000 ff8c 	bl	80075d0 <HAL_TIM_MspPostInit>

}
 80066b8:	bf00      	nop
 80066ba:	3728      	adds	r7, #40	; 0x28
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}
 80066c0:	2004788c 	.word	0x2004788c
 80066c4:	40000400 	.word	0x40000400

080066c8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b08a      	sub	sp, #40	; 0x28
 80066cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80066ce:	f107 0320 	add.w	r3, r7, #32
 80066d2:	2200      	movs	r2, #0
 80066d4:	601a      	str	r2, [r3, #0]
 80066d6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80066d8:	1d3b      	adds	r3, r7, #4
 80066da:	2200      	movs	r2, #0
 80066dc:	601a      	str	r2, [r3, #0]
 80066de:	605a      	str	r2, [r3, #4]
 80066e0:	609a      	str	r2, [r3, #8]
 80066e2:	60da      	str	r2, [r3, #12]
 80066e4:	611a      	str	r2, [r3, #16]
 80066e6:	615a      	str	r2, [r3, #20]
 80066e8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80066ea:	4b27      	ldr	r3, [pc, #156]	; (8006788 <MX_TIM4_Init+0xc0>)
 80066ec:	4a27      	ldr	r2, [pc, #156]	; (800678c <MX_TIM4_Init+0xc4>)
 80066ee:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80066f0:	4b25      	ldr	r3, [pc, #148]	; (8006788 <MX_TIM4_Init+0xc0>)
 80066f2:	2200      	movs	r2, #0
 80066f4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80066f6:	4b24      	ldr	r3, [pc, #144]	; (8006788 <MX_TIM4_Init+0xc0>)
 80066f8:	2200      	movs	r2, #0
 80066fa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 80066fc:	4b22      	ldr	r3, [pc, #136]	; (8006788 <MX_TIM4_Init+0xc0>)
 80066fe:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8006702:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006704:	4b20      	ldr	r3, [pc, #128]	; (8006788 <MX_TIM4_Init+0xc0>)
 8006706:	2200      	movs	r2, #0
 8006708:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800670a:	4b1f      	ldr	r3, [pc, #124]	; (8006788 <MX_TIM4_Init+0xc0>)
 800670c:	2200      	movs	r2, #0
 800670e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8006710:	481d      	ldr	r0, [pc, #116]	; (8006788 <MX_TIM4_Init+0xc0>)
 8006712:	f008 fdb6 	bl	800f282 <HAL_TIM_PWM_Init>
 8006716:	4603      	mov	r3, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d001      	beq.n	8006720 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800671c:	f000 fb68 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006720:	2300      	movs	r3, #0
 8006722:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006724:	2300      	movs	r3, #0
 8006726:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006728:	f107 0320 	add.w	r3, r7, #32
 800672c:	4619      	mov	r1, r3
 800672e:	4816      	ldr	r0, [pc, #88]	; (8006788 <MX_TIM4_Init+0xc0>)
 8006730:	f009 fb46 	bl	800fdc0 <HAL_TIMEx_MasterConfigSynchronization>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d001      	beq.n	800673e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800673a:	f000 fb59 	bl	8006df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800673e:	2360      	movs	r3, #96	; 0x60
 8006740:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006742:	2300      	movs	r3, #0
 8006744:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006746:	2300      	movs	r3, #0
 8006748:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800674a:	2300      	movs	r3, #0
 800674c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800674e:	1d3b      	adds	r3, r7, #4
 8006750:	2208      	movs	r2, #8
 8006752:	4619      	mov	r1, r3
 8006754:	480c      	ldr	r0, [pc, #48]	; (8006788 <MX_TIM4_Init+0xc0>)
 8006756:	f008 ffcf 	bl	800f6f8 <HAL_TIM_PWM_ConfigChannel>
 800675a:	4603      	mov	r3, r0
 800675c:	2b00      	cmp	r3, #0
 800675e:	d001      	beq.n	8006764 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8006760:	f000 fb46 	bl	8006df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006764:	1d3b      	adds	r3, r7, #4
 8006766:	220c      	movs	r2, #12
 8006768:	4619      	mov	r1, r3
 800676a:	4807      	ldr	r0, [pc, #28]	; (8006788 <MX_TIM4_Init+0xc0>)
 800676c:	f008 ffc4 	bl	800f6f8 <HAL_TIM_PWM_ConfigChannel>
 8006770:	4603      	mov	r3, r0
 8006772:	2b00      	cmp	r3, #0
 8006774:	d001      	beq.n	800677a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8006776:	f000 fb3b 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800677a:	4803      	ldr	r0, [pc, #12]	; (8006788 <MX_TIM4_Init+0xc0>)
 800677c:	f000 ff28 	bl	80075d0 <HAL_TIM_MspPostInit>

}
 8006780:	bf00      	nop
 8006782:	3728      	adds	r7, #40	; 0x28
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}
 8006788:	20047718 	.word	0x20047718
 800678c:	40000800 	.word	0x40000800

08006790 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b082      	sub	sp, #8
 8006794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006796:	463b      	mov	r3, r7
 8006798:	2200      	movs	r2, #0
 800679a:	601a      	str	r2, [r3, #0]
 800679c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800679e:	4b15      	ldr	r3, [pc, #84]	; (80067f4 <MX_TIM6_Init+0x64>)
 80067a0:	4a15      	ldr	r2, [pc, #84]	; (80067f8 <MX_TIM6_Init+0x68>)
 80067a2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 80067a4:	4b13      	ldr	r3, [pc, #76]	; (80067f4 <MX_TIM6_Init+0x64>)
 80067a6:	2259      	movs	r2, #89	; 0x59
 80067a8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80067aa:	4b12      	ldr	r3, [pc, #72]	; (80067f4 <MX_TIM6_Init+0x64>)
 80067ac:	2200      	movs	r2, #0
 80067ae:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 80067b0:	4b10      	ldr	r3, [pc, #64]	; (80067f4 <MX_TIM6_Init+0x64>)
 80067b2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80067b6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80067b8:	4b0e      	ldr	r3, [pc, #56]	; (80067f4 <MX_TIM6_Init+0x64>)
 80067ba:	2280      	movs	r2, #128	; 0x80
 80067bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80067be:	480d      	ldr	r0, [pc, #52]	; (80067f4 <MX_TIM6_Init+0x64>)
 80067c0:	f008 fd10 	bl	800f1e4 <HAL_TIM_Base_Init>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d001      	beq.n	80067ce <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80067ca:	f000 fb11 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80067ce:	2300      	movs	r3, #0
 80067d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80067d2:	2300      	movs	r3, #0
 80067d4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80067d6:	463b      	mov	r3, r7
 80067d8:	4619      	mov	r1, r3
 80067da:	4806      	ldr	r0, [pc, #24]	; (80067f4 <MX_TIM6_Init+0x64>)
 80067dc:	f009 faf0 	bl	800fdc0 <HAL_TIMEx_MasterConfigSynchronization>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d001      	beq.n	80067ea <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80067e6:	f000 fb03 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80067ea:	bf00      	nop
 80067ec:	3708      	adds	r7, #8
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}
 80067f2:	bf00      	nop
 80067f4:	200479b4 	.word	0x200479b4
 80067f8:	40001000 	.word	0x40001000

080067fc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b082      	sub	sp, #8
 8006800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006802:	463b      	mov	r3, r7
 8006804:	2200      	movs	r2, #0
 8006806:	601a      	str	r2, [r3, #0]
 8006808:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800680a:	4b14      	ldr	r3, [pc, #80]	; (800685c <MX_TIM7_Init+0x60>)
 800680c:	4a14      	ldr	r2, [pc, #80]	; (8006860 <MX_TIM7_Init+0x64>)
 800680e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 8006810:	4b12      	ldr	r3, [pc, #72]	; (800685c <MX_TIM7_Init+0x60>)
 8006812:	22b3      	movs	r2, #179	; 0xb3
 8006814:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006816:	4b11      	ldr	r3, [pc, #68]	; (800685c <MX_TIM7_Init+0x60>)
 8006818:	2200      	movs	r2, #0
 800681a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 800681c:	4b0f      	ldr	r3, [pc, #60]	; (800685c <MX_TIM7_Init+0x60>)
 800681e:	2231      	movs	r2, #49	; 0x31
 8006820:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006822:	4b0e      	ldr	r3, [pc, #56]	; (800685c <MX_TIM7_Init+0x60>)
 8006824:	2280      	movs	r2, #128	; 0x80
 8006826:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8006828:	480c      	ldr	r0, [pc, #48]	; (800685c <MX_TIM7_Init+0x60>)
 800682a:	f008 fcdb 	bl	800f1e4 <HAL_TIM_Base_Init>
 800682e:	4603      	mov	r3, r0
 8006830:	2b00      	cmp	r3, #0
 8006832:	d001      	beq.n	8006838 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8006834:	f000 fadc 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006838:	2300      	movs	r3, #0
 800683a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800683c:	2300      	movs	r3, #0
 800683e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8006840:	463b      	mov	r3, r7
 8006842:	4619      	mov	r1, r3
 8006844:	4805      	ldr	r0, [pc, #20]	; (800685c <MX_TIM7_Init+0x60>)
 8006846:	f009 fabb 	bl	800fdc0 <HAL_TIMEx_MasterConfigSynchronization>
 800684a:	4603      	mov	r3, r0
 800684c:	2b00      	cmp	r3, #0
 800684e:	d001      	beq.n	8006854 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8006850:	f000 face 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8006854:	bf00      	nop
 8006856:	3708      	adds	r7, #8
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}
 800685c:	20047b58 	.word	0x20047b58
 8006860:	40001400 	.word	0x40001400

08006864 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b08c      	sub	sp, #48	; 0x30
 8006868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800686a:	f107 030c 	add.w	r3, r7, #12
 800686e:	2224      	movs	r2, #36	; 0x24
 8006870:	2100      	movs	r1, #0
 8006872:	4618      	mov	r0, r3
 8006874:	f00e f89e 	bl	80149b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006878:	1d3b      	adds	r3, r7, #4
 800687a:	2200      	movs	r2, #0
 800687c:	601a      	str	r2, [r3, #0]
 800687e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8006880:	4b22      	ldr	r3, [pc, #136]	; (800690c <MX_TIM8_Init+0xa8>)
 8006882:	4a23      	ldr	r2, [pc, #140]	; (8006910 <MX_TIM8_Init+0xac>)
 8006884:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8006886:	4b21      	ldr	r3, [pc, #132]	; (800690c <MX_TIM8_Init+0xa8>)
 8006888:	2200      	movs	r2, #0
 800688a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800688c:	4b1f      	ldr	r3, [pc, #124]	; (800690c <MX_TIM8_Init+0xa8>)
 800688e:	2210      	movs	r2, #16
 8006890:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8006892:	4b1e      	ldr	r3, [pc, #120]	; (800690c <MX_TIM8_Init+0xa8>)
 8006894:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006898:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800689a:	4b1c      	ldr	r3, [pc, #112]	; (800690c <MX_TIM8_Init+0xa8>)
 800689c:	2200      	movs	r2, #0
 800689e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80068a0:	4b1a      	ldr	r3, [pc, #104]	; (800690c <MX_TIM8_Init+0xa8>)
 80068a2:	2200      	movs	r2, #0
 80068a4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80068a6:	4b19      	ldr	r3, [pc, #100]	; (800690c <MX_TIM8_Init+0xa8>)
 80068a8:	2200      	movs	r2, #0
 80068aa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80068ac:	2303      	movs	r3, #3
 80068ae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80068b0:	2300      	movs	r3, #0
 80068b2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80068b4:	2301      	movs	r3, #1
 80068b6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80068b8:	2300      	movs	r3, #0
 80068ba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80068bc:	2300      	movs	r3, #0
 80068be:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80068c0:	2300      	movs	r3, #0
 80068c2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80068c4:	2301      	movs	r3, #1
 80068c6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80068c8:	2300      	movs	r3, #0
 80068ca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80068cc:	2300      	movs	r3, #0
 80068ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80068d0:	f107 030c 	add.w	r3, r7, #12
 80068d4:	4619      	mov	r1, r3
 80068d6:	480d      	ldr	r0, [pc, #52]	; (800690c <MX_TIM8_Init+0xa8>)
 80068d8:	f008 fd3c 	bl	800f354 <HAL_TIM_Encoder_Init>
 80068dc:	4603      	mov	r3, r0
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d001      	beq.n	80068e6 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80068e2:	f000 fa85 	bl	8006df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80068e6:	2300      	movs	r3, #0
 80068e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80068ea:	2300      	movs	r3, #0
 80068ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80068ee:	1d3b      	adds	r3, r7, #4
 80068f0:	4619      	mov	r1, r3
 80068f2:	4806      	ldr	r0, [pc, #24]	; (800690c <MX_TIM8_Init+0xa8>)
 80068f4:	f009 fa64 	bl	800fdc0 <HAL_TIMEx_MasterConfigSynchronization>
 80068f8:	4603      	mov	r3, r0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d001      	beq.n	8006902 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80068fe:	f000 fa77 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8006902:	bf00      	nop
 8006904:	3730      	adds	r7, #48	; 0x30
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
 800690a:	bf00      	nop
 800690c:	200476d8 	.word	0x200476d8
 8006910:	40010400 	.word	0x40010400

08006914 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b088      	sub	sp, #32
 8006918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800691a:	1d3b      	adds	r3, r7, #4
 800691c:	2200      	movs	r2, #0
 800691e:	601a      	str	r2, [r3, #0]
 8006920:	605a      	str	r2, [r3, #4]
 8006922:	609a      	str	r2, [r3, #8]
 8006924:	60da      	str	r2, [r3, #12]
 8006926:	611a      	str	r2, [r3, #16]
 8006928:	615a      	str	r2, [r3, #20]
 800692a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800692c:	4b1e      	ldr	r3, [pc, #120]	; (80069a8 <MX_TIM10_Init+0x94>)
 800692e:	4a1f      	ldr	r2, [pc, #124]	; (80069ac <MX_TIM10_Init+0x98>)
 8006930:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 1;
 8006932:	4b1d      	ldr	r3, [pc, #116]	; (80069a8 <MX_TIM10_Init+0x94>)
 8006934:	2201      	movs	r2, #1
 8006936:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006938:	4b1b      	ldr	r3, [pc, #108]	; (80069a8 <MX_TIM10_Init+0x94>)
 800693a:	2200      	movs	r2, #0
 800693c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 8999;
 800693e:	4b1a      	ldr	r3, [pc, #104]	; (80069a8 <MX_TIM10_Init+0x94>)
 8006940:	f242 3227 	movw	r2, #8999	; 0x2327
 8006944:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006946:	4b18      	ldr	r3, [pc, #96]	; (80069a8 <MX_TIM10_Init+0x94>)
 8006948:	2200      	movs	r2, #0
 800694a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800694c:	4b16      	ldr	r3, [pc, #88]	; (80069a8 <MX_TIM10_Init+0x94>)
 800694e:	2200      	movs	r2, #0
 8006950:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8006952:	4815      	ldr	r0, [pc, #84]	; (80069a8 <MX_TIM10_Init+0x94>)
 8006954:	f008 fc46 	bl	800f1e4 <HAL_TIM_Base_Init>
 8006958:	4603      	mov	r3, r0
 800695a:	2b00      	cmp	r3, #0
 800695c:	d001      	beq.n	8006962 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 800695e:	f000 fa47 	bl	8006df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8006962:	4811      	ldr	r0, [pc, #68]	; (80069a8 <MX_TIM10_Init+0x94>)
 8006964:	f008 fc8d 	bl	800f282 <HAL_TIM_PWM_Init>
 8006968:	4603      	mov	r3, r0
 800696a:	2b00      	cmp	r3, #0
 800696c:	d001      	beq.n	8006972 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800696e:	f000 fa3f 	bl	8006df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006972:	2360      	movs	r3, #96	; 0x60
 8006974:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006976:	2300      	movs	r3, #0
 8006978:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800697a:	2300      	movs	r3, #0
 800697c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800697e:	2300      	movs	r3, #0
 8006980:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006982:	1d3b      	adds	r3, r7, #4
 8006984:	2200      	movs	r2, #0
 8006986:	4619      	mov	r1, r3
 8006988:	4807      	ldr	r0, [pc, #28]	; (80069a8 <MX_TIM10_Init+0x94>)
 800698a:	f008 feb5 	bl	800f6f8 <HAL_TIM_PWM_ConfigChannel>
 800698e:	4603      	mov	r3, r0
 8006990:	2b00      	cmp	r3, #0
 8006992:	d001      	beq.n	8006998 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8006994:	f000 fa2c 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8006998:	4803      	ldr	r0, [pc, #12]	; (80069a8 <MX_TIM10_Init+0x94>)
 800699a:	f000 fe19 	bl	80075d0 <HAL_TIM_MspPostInit>

}
 800699e:	bf00      	nop
 80069a0:	3720      	adds	r7, #32
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
 80069a6:	bf00      	nop
 80069a8:	200477f4 	.word	0x200477f4
 80069ac:	40014400 	.word	0x40014400

080069b0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b088      	sub	sp, #32
 80069b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80069b6:	1d3b      	adds	r3, r7, #4
 80069b8:	2200      	movs	r2, #0
 80069ba:	601a      	str	r2, [r3, #0]
 80069bc:	605a      	str	r2, [r3, #4]
 80069be:	609a      	str	r2, [r3, #8]
 80069c0:	60da      	str	r2, [r3, #12]
 80069c2:	611a      	str	r2, [r3, #16]
 80069c4:	615a      	str	r2, [r3, #20]
 80069c6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80069c8:	4b1e      	ldr	r3, [pc, #120]	; (8006a44 <MX_TIM11_Init+0x94>)
 80069ca:	4a1f      	ldr	r2, [pc, #124]	; (8006a48 <MX_TIM11_Init+0x98>)
 80069cc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 1;
 80069ce:	4b1d      	ldr	r3, [pc, #116]	; (8006a44 <MX_TIM11_Init+0x94>)
 80069d0:	2201      	movs	r2, #1
 80069d2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80069d4:	4b1b      	ldr	r3, [pc, #108]	; (8006a44 <MX_TIM11_Init+0x94>)
 80069d6:	2200      	movs	r2, #0
 80069d8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 8999;
 80069da:	4b1a      	ldr	r3, [pc, #104]	; (8006a44 <MX_TIM11_Init+0x94>)
 80069dc:	f242 3227 	movw	r2, #8999	; 0x2327
 80069e0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80069e2:	4b18      	ldr	r3, [pc, #96]	; (8006a44 <MX_TIM11_Init+0x94>)
 80069e4:	2200      	movs	r2, #0
 80069e6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80069e8:	4b16      	ldr	r3, [pc, #88]	; (8006a44 <MX_TIM11_Init+0x94>)
 80069ea:	2200      	movs	r2, #0
 80069ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80069ee:	4815      	ldr	r0, [pc, #84]	; (8006a44 <MX_TIM11_Init+0x94>)
 80069f0:	f008 fbf8 	bl	800f1e4 <HAL_TIM_Base_Init>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d001      	beq.n	80069fe <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80069fa:	f000 f9f9 	bl	8006df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80069fe:	4811      	ldr	r0, [pc, #68]	; (8006a44 <MX_TIM11_Init+0x94>)
 8006a00:	f008 fc3f 	bl	800f282 <HAL_TIM_PWM_Init>
 8006a04:	4603      	mov	r3, r0
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d001      	beq.n	8006a0e <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8006a0a:	f000 f9f1 	bl	8006df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006a0e:	2360      	movs	r3, #96	; 0x60
 8006a10:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006a12:	2300      	movs	r3, #0
 8006a14:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006a16:	2300      	movs	r3, #0
 8006a18:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006a1e:	1d3b      	adds	r3, r7, #4
 8006a20:	2200      	movs	r2, #0
 8006a22:	4619      	mov	r1, r3
 8006a24:	4807      	ldr	r0, [pc, #28]	; (8006a44 <MX_TIM11_Init+0x94>)
 8006a26:	f008 fe67 	bl	800f6f8 <HAL_TIM_PWM_ConfigChannel>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d001      	beq.n	8006a34 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8006a30:	f000 f9de 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8006a34:	4803      	ldr	r0, [pc, #12]	; (8006a44 <MX_TIM11_Init+0x94>)
 8006a36:	f000 fdcb 	bl	80075d0 <HAL_TIM_MspPostInit>

}
 8006a3a:	bf00      	nop
 8006a3c:	3720      	adds	r7, #32
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	20047914 	.word	0x20047914
 8006a48:	40014800 	.word	0x40014800

08006a4c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8006a50:	4b0e      	ldr	r3, [pc, #56]	; (8006a8c <MX_TIM13_Init+0x40>)
 8006a52:	4a0f      	ldr	r2, [pc, #60]	; (8006a90 <MX_TIM13_Init+0x44>)
 8006a54:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 8006a56:	4b0d      	ldr	r3, [pc, #52]	; (8006a8c <MX_TIM13_Init+0x40>)
 8006a58:	2259      	movs	r2, #89	; 0x59
 8006a5a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006a5c:	4b0b      	ldr	r3, [pc, #44]	; (8006a8c <MX_TIM13_Init+0x40>)
 8006a5e:	2200      	movs	r2, #0
 8006a60:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8006a62:	4b0a      	ldr	r3, [pc, #40]	; (8006a8c <MX_TIM13_Init+0x40>)
 8006a64:	f242 720f 	movw	r2, #9999	; 0x270f
 8006a68:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006a6a:	4b08      	ldr	r3, [pc, #32]	; (8006a8c <MX_TIM13_Init+0x40>)
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006a70:	4b06      	ldr	r3, [pc, #24]	; (8006a8c <MX_TIM13_Init+0x40>)
 8006a72:	2280      	movs	r2, #128	; 0x80
 8006a74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8006a76:	4805      	ldr	r0, [pc, #20]	; (8006a8c <MX_TIM13_Init+0x40>)
 8006a78:	f008 fbb4 	bl	800f1e4 <HAL_TIM_Base_Init>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d001      	beq.n	8006a86 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8006a82:	f000 f9b5 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8006a86:	bf00      	nop
 8006a88:	bd80      	pop	{r7, pc}
 8006a8a:	bf00      	nop
 8006a8c:	200478d4 	.word	0x200478d4
 8006a90:	40001c00 	.word	0x40001c00

08006a94 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006a98:	4b11      	ldr	r3, [pc, #68]	; (8006ae0 <MX_USART2_UART_Init+0x4c>)
 8006a9a:	4a12      	ldr	r2, [pc, #72]	; (8006ae4 <MX_USART2_UART_Init+0x50>)
 8006a9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8006a9e:	4b10      	ldr	r3, [pc, #64]	; (8006ae0 <MX_USART2_UART_Init+0x4c>)
 8006aa0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006aa4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006aa6:	4b0e      	ldr	r3, [pc, #56]	; (8006ae0 <MX_USART2_UART_Init+0x4c>)
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006aac:	4b0c      	ldr	r3, [pc, #48]	; (8006ae0 <MX_USART2_UART_Init+0x4c>)
 8006aae:	2200      	movs	r2, #0
 8006ab0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006ab2:	4b0b      	ldr	r3, [pc, #44]	; (8006ae0 <MX_USART2_UART_Init+0x4c>)
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006ab8:	4b09      	ldr	r3, [pc, #36]	; (8006ae0 <MX_USART2_UART_Init+0x4c>)
 8006aba:	220c      	movs	r2, #12
 8006abc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006abe:	4b08      	ldr	r3, [pc, #32]	; (8006ae0 <MX_USART2_UART_Init+0x4c>)
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006ac4:	4b06      	ldr	r3, [pc, #24]	; (8006ae0 <MX_USART2_UART_Init+0x4c>)
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006aca:	4805      	ldr	r0, [pc, #20]	; (8006ae0 <MX_USART2_UART_Init+0x4c>)
 8006acc:	f009 fa5a 	bl	800ff84 <HAL_UART_Init>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d001      	beq.n	8006ada <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006ad6:	f000 f98b 	bl	8006df0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006ada:	bf00      	nop
 8006adc:	bd80      	pop	{r7, pc}
 8006ade:	bf00      	nop
 8006ae0:	20047ab8 	.word	0x20047ab8
 8006ae4:	40004400 	.word	0x40004400

08006ae8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b082      	sub	sp, #8
 8006aec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8006aee:	2300      	movs	r3, #0
 8006af0:	607b      	str	r3, [r7, #4]
 8006af2:	4b14      	ldr	r3, [pc, #80]	; (8006b44 <MX_DMA_Init+0x5c>)
 8006af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006af6:	4a13      	ldr	r2, [pc, #76]	; (8006b44 <MX_DMA_Init+0x5c>)
 8006af8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006afc:	6313      	str	r3, [r2, #48]	; 0x30
 8006afe:	4b11      	ldr	r3, [pc, #68]	; (8006b44 <MX_DMA_Init+0x5c>)
 8006b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b06:	607b      	str	r3, [r7, #4]
 8006b08:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	2100      	movs	r1, #0
 8006b0e:	203a      	movs	r0, #58	; 0x3a
 8006b10:	f003 ff1b 	bl	800a94a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8006b14:	203a      	movs	r0, #58	; 0x3a
 8006b16:	f003 ff34 	bl	800a982 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	2100      	movs	r1, #0
 8006b1e:	203b      	movs	r0, #59	; 0x3b
 8006b20:	f003 ff13 	bl	800a94a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8006b24:	203b      	movs	r0, #59	; 0x3b
 8006b26:	f003 ff2c 	bl	800a982 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	2100      	movs	r1, #0
 8006b2e:	2045      	movs	r0, #69	; 0x45
 8006b30:	f003 ff0b 	bl	800a94a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8006b34:	2045      	movs	r0, #69	; 0x45
 8006b36:	f003 ff24 	bl	800a982 <HAL_NVIC_EnableIRQ>

}
 8006b3a:	bf00      	nop
 8006b3c:	3708      	adds	r7, #8
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	bf00      	nop
 8006b44:	40023800 	.word	0x40023800

08006b48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b08c      	sub	sp, #48	; 0x30
 8006b4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b4e:	f107 031c 	add.w	r3, r7, #28
 8006b52:	2200      	movs	r2, #0
 8006b54:	601a      	str	r2, [r3, #0]
 8006b56:	605a      	str	r2, [r3, #4]
 8006b58:	609a      	str	r2, [r3, #8]
 8006b5a:	60da      	str	r2, [r3, #12]
 8006b5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006b5e:	2300      	movs	r3, #0
 8006b60:	61bb      	str	r3, [r7, #24]
 8006b62:	4b9c      	ldr	r3, [pc, #624]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b66:	4a9b      	ldr	r2, [pc, #620]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006b68:	f043 0310 	orr.w	r3, r3, #16
 8006b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8006b6e:	4b99      	ldr	r3, [pc, #612]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b72:	f003 0310 	and.w	r3, r3, #16
 8006b76:	61bb      	str	r3, [r7, #24]
 8006b78:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	617b      	str	r3, [r7, #20]
 8006b7e:	4b95      	ldr	r3, [pc, #596]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b82:	4a94      	ldr	r2, [pc, #592]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006b84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b88:	6313      	str	r3, [r2, #48]	; 0x30
 8006b8a:	4b92      	ldr	r3, [pc, #584]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b92:	617b      	str	r3, [r7, #20]
 8006b94:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006b96:	2300      	movs	r3, #0
 8006b98:	613b      	str	r3, [r7, #16]
 8006b9a:	4b8e      	ldr	r3, [pc, #568]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b9e:	4a8d      	ldr	r2, [pc, #564]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006ba0:	f043 0304 	orr.w	r3, r3, #4
 8006ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8006ba6:	4b8b      	ldr	r3, [pc, #556]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006baa:	f003 0304 	and.w	r3, r3, #4
 8006bae:	613b      	str	r3, [r7, #16]
 8006bb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	60fb      	str	r3, [r7, #12]
 8006bb6:	4b87      	ldr	r3, [pc, #540]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bba:	4a86      	ldr	r2, [pc, #536]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006bbc:	f043 0301 	orr.w	r3, r3, #1
 8006bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8006bc2:	4b84      	ldr	r3, [pc, #528]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bc6:	f003 0301 	and.w	r3, r3, #1
 8006bca:	60fb      	str	r3, [r7, #12]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006bce:	2300      	movs	r3, #0
 8006bd0:	60bb      	str	r3, [r7, #8]
 8006bd2:	4b80      	ldr	r3, [pc, #512]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bd6:	4a7f      	ldr	r2, [pc, #508]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006bd8:	f043 0302 	orr.w	r3, r3, #2
 8006bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8006bde:	4b7d      	ldr	r3, [pc, #500]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006be2:	f003 0302 	and.w	r3, r3, #2
 8006be6:	60bb      	str	r3, [r7, #8]
 8006be8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006bea:	2300      	movs	r3, #0
 8006bec:	607b      	str	r3, [r7, #4]
 8006bee:	4b79      	ldr	r3, [pc, #484]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bf2:	4a78      	ldr	r2, [pc, #480]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006bf4:	f043 0308 	orr.w	r3, r3, #8
 8006bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8006bfa:	4b76      	ldr	r3, [pc, #472]	; (8006dd4 <MX_GPIO_Init+0x28c>)
 8006bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bfe:	f003 0308 	and.w	r3, r3, #8
 8006c02:	607b      	str	r3, [r7, #4]
 8006c04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 8006c06:	2200      	movs	r2, #0
 8006c08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006c0c:	4872      	ldr	r0, [pc, #456]	; (8006dd8 <MX_GPIO_Init+0x290>)
 8006c0e:	f004 fc31 	bl	800b474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8006c12:	2200      	movs	r2, #0
 8006c14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006c18:	4870      	ldr	r0, [pc, #448]	; (8006ddc <MX_GPIO_Init+0x294>)
 8006c1a:	f004 fc2b 	bl	800b474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006c24:	486e      	ldr	r0, [pc, #440]	; (8006de0 <MX_GPIO_Init+0x298>)
 8006c26:	f004 fc25 	bl	800b474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8006c30:	486c      	ldr	r0, [pc, #432]	; (8006de4 <MX_GPIO_Init+0x29c>)
 8006c32:	f004 fc1f 	bl	800b474 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006c36:	2304      	movs	r3, #4
 8006c38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8006c3a:	4b6b      	ldr	r3, [pc, #428]	; (8006de8 <MX_GPIO_Init+0x2a0>)
 8006c3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006c42:	f107 031c 	add.w	r3, r7, #28
 8006c46:	4619      	mov	r1, r3
 8006c48:	4863      	ldr	r0, [pc, #396]	; (8006dd8 <MX_GPIO_Init+0x290>)
 8006c4a:	f004 fa51 	bl	800b0f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8006c4e:	230f      	movs	r3, #15
 8006c50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006c52:	2303      	movs	r3, #3
 8006c54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c56:	2300      	movs	r3, #0
 8006c58:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c5a:	f107 031c 	add.w	r3, r7, #28
 8006c5e:	4619      	mov	r1, r3
 8006c60:	4862      	ldr	r0, [pc, #392]	; (8006dec <MX_GPIO_Init+0x2a4>)
 8006c62:	f004 fa45 	bl	800b0f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006c66:	23e1      	movs	r3, #225	; 0xe1
 8006c68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c72:	f107 031c 	add.w	r3, r7, #28
 8006c76:	4619      	mov	r1, r3
 8006c78:	485a      	ldr	r0, [pc, #360]	; (8006de4 <MX_GPIO_Init+0x29c>)
 8006c7a:	f004 fa39 	bl	800b0f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006c7e:	2303      	movs	r3, #3
 8006c80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006c82:	2303      	movs	r3, #3
 8006c84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c86:	2300      	movs	r3, #0
 8006c88:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c8a:	f107 031c 	add.w	r3, r7, #28
 8006c8e:	4619      	mov	r1, r3
 8006c90:	4852      	ldr	r0, [pc, #328]	; (8006ddc <MX_GPIO_Init+0x294>)
 8006c92:	f004 fa2d 	bl	800b0f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006c96:	2304      	movs	r3, #4
 8006c98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ca2:	f107 031c 	add.w	r3, r7, #28
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	484c      	ldr	r0, [pc, #304]	; (8006ddc <MX_GPIO_Init+0x294>)
 8006caa:	f004 fa21 	bl	800b0f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8006cae:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8006cb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006cbc:	f107 031c 	add.w	r3, r7, #28
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	4845      	ldr	r0, [pc, #276]	; (8006dd8 <MX_GPIO_Init+0x290>)
 8006cc4:	f004 fa14 	bl	800b0f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8006cc8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006ccc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006cda:	f107 031c 	add.w	r3, r7, #28
 8006cde:	4619      	mov	r1, r3
 8006ce0:	483d      	ldr	r0, [pc, #244]	; (8006dd8 <MX_GPIO_Init+0x290>)
 8006ce2:	f004 fa05 	bl	800b0f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006ce6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006cec:	2301      	movs	r3, #1
 8006cee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006cf8:	f107 031c 	add.w	r3, r7, #28
 8006cfc:	4619      	mov	r1, r3
 8006cfe:	4837      	ldr	r0, [pc, #220]	; (8006ddc <MX_GPIO_Init+0x294>)
 8006d00:	f004 f9f6 	bl	800b0f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006d04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8006d0a:	4b37      	ldr	r3, [pc, #220]	; (8006de8 <MX_GPIO_Init+0x2a0>)
 8006d0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006d12:	f107 031c 	add.w	r3, r7, #28
 8006d16:	4619      	mov	r1, r3
 8006d18:	4831      	ldr	r0, [pc, #196]	; (8006de0 <MX_GPIO_Init+0x298>)
 8006d1a:	f004 f9e9 	bl	800b0f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006d1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006d22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006d24:	2301      	movs	r3, #1
 8006d26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006d30:	f107 031c 	add.w	r3, r7, #28
 8006d34:	4619      	mov	r1, r3
 8006d36:	482a      	ldr	r0, [pc, #168]	; (8006de0 <MX_GPIO_Init+0x298>)
 8006d38:	f004 f9da 	bl	800b0f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006d3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006d42:	2301      	movs	r3, #1
 8006d44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006d46:	2301      	movs	r3, #1
 8006d48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006d4e:	f107 031c 	add.w	r3, r7, #28
 8006d52:	4619      	mov	r1, r3
 8006d54:	4822      	ldr	r0, [pc, #136]	; (8006de0 <MX_GPIO_Init+0x298>)
 8006d56:	f004 f9cb 	bl	800b0f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006d5a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8006d5e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006d60:	2301      	movs	r3, #1
 8006d62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d64:	2300      	movs	r3, #0
 8006d66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d6c:	f107 031c 	add.w	r3, r7, #28
 8006d70:	4619      	mov	r1, r3
 8006d72:	481c      	ldr	r0, [pc, #112]	; (8006de4 <MX_GPIO_Init+0x29c>)
 8006d74:	f004 f9bc 	bl	800b0f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006d78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d82:	2300      	movs	r3, #0
 8006d84:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d86:	f107 031c 	add.w	r3, r7, #28
 8006d8a:	4619      	mov	r1, r3
 8006d8c:	4815      	ldr	r0, [pc, #84]	; (8006de4 <MX_GPIO_Init+0x29c>)
 8006d8e:	f004 f9af 	bl	800b0f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8006d92:	239b      	movs	r3, #155	; 0x9b
 8006d94:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006d96:	2300      	movs	r3, #0
 8006d98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006d9e:	f107 031c 	add.w	r3, r7, #28
 8006da2:	4619      	mov	r1, r3
 8006da4:	480e      	ldr	r0, [pc, #56]	; (8006de0 <MX_GPIO_Init+0x298>)
 8006da6:	f004 f9a3 	bl	800b0f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8006daa:	2200      	movs	r2, #0
 8006dac:	2100      	movs	r1, #0
 8006dae:	2008      	movs	r0, #8
 8006db0:	f003 fdcb 	bl	800a94a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8006db4:	2008      	movs	r0, #8
 8006db6:	f003 fde4 	bl	800a982 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8006dba:	2200      	movs	r2, #0
 8006dbc:	2100      	movs	r1, #0
 8006dbe:	2017      	movs	r0, #23
 8006dc0:	f003 fdc3 	bl	800a94a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8006dc4:	2017      	movs	r0, #23
 8006dc6:	f003 fddc 	bl	800a982 <HAL_NVIC_EnableIRQ>

}
 8006dca:	bf00      	nop
 8006dcc:	3730      	adds	r7, #48	; 0x30
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}
 8006dd2:	bf00      	nop
 8006dd4:	40023800 	.word	0x40023800
 8006dd8:	40021000 	.word	0x40021000
 8006ddc:	40020400 	.word	0x40020400
 8006de0:	40020c00 	.word	0x40020c00
 8006de4:	40020000 	.word	0x40020000
 8006de8:	10310000 	.word	0x10310000
 8006dec:	40020800 	.word	0x40020800

08006df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006df0:	b480      	push	{r7}
 8006df2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006df4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006df6:	e7fe      	b.n	8006df6 <Error_Handler+0x6>

08006df8 <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8006dfc:	bf00      	nop
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr
	...

08006e08 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e0e:	2300      	movs	r3, #0
 8006e10:	607b      	str	r3, [r7, #4]
 8006e12:	4b10      	ldr	r3, [pc, #64]	; (8006e54 <HAL_MspInit+0x4c>)
 8006e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e16:	4a0f      	ldr	r2, [pc, #60]	; (8006e54 <HAL_MspInit+0x4c>)
 8006e18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006e1c:	6453      	str	r3, [r2, #68]	; 0x44
 8006e1e:	4b0d      	ldr	r3, [pc, #52]	; (8006e54 <HAL_MspInit+0x4c>)
 8006e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e26:	607b      	str	r3, [r7, #4]
 8006e28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	603b      	str	r3, [r7, #0]
 8006e2e:	4b09      	ldr	r3, [pc, #36]	; (8006e54 <HAL_MspInit+0x4c>)
 8006e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e32:	4a08      	ldr	r2, [pc, #32]	; (8006e54 <HAL_MspInit+0x4c>)
 8006e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e38:	6413      	str	r3, [r2, #64]	; 0x40
 8006e3a:	4b06      	ldr	r3, [pc, #24]	; (8006e54 <HAL_MspInit+0x4c>)
 8006e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e42:	603b      	str	r3, [r7, #0]
 8006e44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006e46:	bf00      	nop
 8006e48:	370c      	adds	r7, #12
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	40023800 	.word	0x40023800

08006e58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b08c      	sub	sp, #48	; 0x30
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e60:	f107 031c 	add.w	r3, r7, #28
 8006e64:	2200      	movs	r2, #0
 8006e66:	601a      	str	r2, [r3, #0]
 8006e68:	605a      	str	r2, [r3, #4]
 8006e6a:	609a      	str	r2, [r3, #8]
 8006e6c:	60da      	str	r2, [r3, #12]
 8006e6e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a4a      	ldr	r2, [pc, #296]	; (8006fa0 <HAL_ADC_MspInit+0x148>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	f040 808e 	bne.w	8006f98 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	61bb      	str	r3, [r7, #24]
 8006e80:	4b48      	ldr	r3, [pc, #288]	; (8006fa4 <HAL_ADC_MspInit+0x14c>)
 8006e82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e84:	4a47      	ldr	r2, [pc, #284]	; (8006fa4 <HAL_ADC_MspInit+0x14c>)
 8006e86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e8a:	6453      	str	r3, [r2, #68]	; 0x44
 8006e8c:	4b45      	ldr	r3, [pc, #276]	; (8006fa4 <HAL_ADC_MspInit+0x14c>)
 8006e8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e94:	61bb      	str	r3, [r7, #24]
 8006e96:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006e98:	2300      	movs	r3, #0
 8006e9a:	617b      	str	r3, [r7, #20]
 8006e9c:	4b41      	ldr	r3, [pc, #260]	; (8006fa4 <HAL_ADC_MspInit+0x14c>)
 8006e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ea0:	4a40      	ldr	r2, [pc, #256]	; (8006fa4 <HAL_ADC_MspInit+0x14c>)
 8006ea2:	f043 0304 	orr.w	r3, r3, #4
 8006ea6:	6313      	str	r3, [r2, #48]	; 0x30
 8006ea8:	4b3e      	ldr	r3, [pc, #248]	; (8006fa4 <HAL_ADC_MspInit+0x14c>)
 8006eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eac:	f003 0304 	and.w	r3, r3, #4
 8006eb0:	617b      	str	r3, [r7, #20]
 8006eb2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	613b      	str	r3, [r7, #16]
 8006eb8:	4b3a      	ldr	r3, [pc, #232]	; (8006fa4 <HAL_ADC_MspInit+0x14c>)
 8006eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ebc:	4a39      	ldr	r2, [pc, #228]	; (8006fa4 <HAL_ADC_MspInit+0x14c>)
 8006ebe:	f043 0301 	orr.w	r3, r3, #1
 8006ec2:	6313      	str	r3, [r2, #48]	; 0x30
 8006ec4:	4b37      	ldr	r3, [pc, #220]	; (8006fa4 <HAL_ADC_MspInit+0x14c>)
 8006ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ec8:	f003 0301 	and.w	r3, r3, #1
 8006ecc:	613b      	str	r3, [r7, #16]
 8006ece:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	60fb      	str	r3, [r7, #12]
 8006ed4:	4b33      	ldr	r3, [pc, #204]	; (8006fa4 <HAL_ADC_MspInit+0x14c>)
 8006ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ed8:	4a32      	ldr	r2, [pc, #200]	; (8006fa4 <HAL_ADC_MspInit+0x14c>)
 8006eda:	f043 0302 	orr.w	r3, r3, #2
 8006ede:	6313      	str	r3, [r2, #48]	; 0x30
 8006ee0:	4b30      	ldr	r3, [pc, #192]	; (8006fa4 <HAL_ADC_MspInit+0x14c>)
 8006ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ee4:	f003 0302 	and.w	r3, r3, #2
 8006ee8:	60fb      	str	r3, [r7, #12]
 8006eea:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8006eec:	230f      	movs	r3, #15
 8006eee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006ef0:	2303      	movs	r3, #3
 8006ef2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006ef8:	f107 031c 	add.w	r3, r7, #28
 8006efc:	4619      	mov	r1, r3
 8006efe:	482a      	ldr	r0, [pc, #168]	; (8006fa8 <HAL_ADC_MspInit+0x150>)
 8006f00:	f004 f8f6 	bl	800b0f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8006f04:	23ff      	movs	r3, #255	; 0xff
 8006f06:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006f08:	2303      	movs	r3, #3
 8006f0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f10:	f107 031c 	add.w	r3, r7, #28
 8006f14:	4619      	mov	r1, r3
 8006f16:	4825      	ldr	r0, [pc, #148]	; (8006fac <HAL_ADC_MspInit+0x154>)
 8006f18:	f004 f8ea 	bl	800b0f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006f1c:	2303      	movs	r3, #3
 8006f1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006f20:	2303      	movs	r3, #3
 8006f22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f24:	2300      	movs	r3, #0
 8006f26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006f28:	f107 031c 	add.w	r3, r7, #28
 8006f2c:	4619      	mov	r1, r3
 8006f2e:	4820      	ldr	r0, [pc, #128]	; (8006fb0 <HAL_ADC_MspInit+0x158>)
 8006f30:	f004 f8de 	bl	800b0f0 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8006f34:	4b1f      	ldr	r3, [pc, #124]	; (8006fb4 <HAL_ADC_MspInit+0x15c>)
 8006f36:	4a20      	ldr	r2, [pc, #128]	; (8006fb8 <HAL_ADC_MspInit+0x160>)
 8006f38:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8006f3a:	4b1e      	ldr	r3, [pc, #120]	; (8006fb4 <HAL_ADC_MspInit+0x15c>)
 8006f3c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006f40:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006f42:	4b1c      	ldr	r3, [pc, #112]	; (8006fb4 <HAL_ADC_MspInit+0x15c>)
 8006f44:	2200      	movs	r2, #0
 8006f46:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8006f48:	4b1a      	ldr	r3, [pc, #104]	; (8006fb4 <HAL_ADC_MspInit+0x15c>)
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8006f4e:	4b19      	ldr	r3, [pc, #100]	; (8006fb4 <HAL_ADC_MspInit+0x15c>)
 8006f50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006f54:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006f56:	4b17      	ldr	r3, [pc, #92]	; (8006fb4 <HAL_ADC_MspInit+0x15c>)
 8006f58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f5c:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006f5e:	4b15      	ldr	r3, [pc, #84]	; (8006fb4 <HAL_ADC_MspInit+0x15c>)
 8006f60:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006f64:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8006f66:	4b13      	ldr	r3, [pc, #76]	; (8006fb4 <HAL_ADC_MspInit+0x15c>)
 8006f68:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006f6c:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006f6e:	4b11      	ldr	r3, [pc, #68]	; (8006fb4 <HAL_ADC_MspInit+0x15c>)
 8006f70:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006f74:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006f76:	4b0f      	ldr	r3, [pc, #60]	; (8006fb4 <HAL_ADC_MspInit+0x15c>)
 8006f78:	2200      	movs	r2, #0
 8006f7a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8006f7c:	480d      	ldr	r0, [pc, #52]	; (8006fb4 <HAL_ADC_MspInit+0x15c>)
 8006f7e:	f003 fd1b 	bl	800a9b8 <HAL_DMA_Init>
 8006f82:	4603      	mov	r3, r0
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d001      	beq.n	8006f8c <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8006f88:	f7ff ff32 	bl	8006df0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a09      	ldr	r2, [pc, #36]	; (8006fb4 <HAL_ADC_MspInit+0x15c>)
 8006f90:	639a      	str	r2, [r3, #56]	; 0x38
 8006f92:	4a08      	ldr	r2, [pc, #32]	; (8006fb4 <HAL_ADC_MspInit+0x15c>)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8006f98:	bf00      	nop
 8006f9a:	3730      	adds	r7, #48	; 0x30
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}
 8006fa0:	40012100 	.word	0x40012100
 8006fa4:	40023800 	.word	0x40023800
 8006fa8:	40020800 	.word	0x40020800
 8006fac:	40020000 	.word	0x40020000
 8006fb0:	40020400 	.word	0x40020400
 8006fb4:	20047af8 	.word	0x20047af8
 8006fb8:	40026440 	.word	0x40026440

08006fbc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b08c      	sub	sp, #48	; 0x30
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fc4:	f107 031c 	add.w	r3, r7, #28
 8006fc8:	2200      	movs	r2, #0
 8006fca:	601a      	str	r2, [r3, #0]
 8006fcc:	605a      	str	r2, [r3, #4]
 8006fce:	609a      	str	r2, [r3, #8]
 8006fd0:	60da      	str	r2, [r3, #12]
 8006fd2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a32      	ldr	r2, [pc, #200]	; (80070a4 <HAL_I2C_MspInit+0xe8>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d12c      	bne.n	8007038 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006fde:	2300      	movs	r3, #0
 8006fe0:	61bb      	str	r3, [r7, #24]
 8006fe2:	4b31      	ldr	r3, [pc, #196]	; (80070a8 <HAL_I2C_MspInit+0xec>)
 8006fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fe6:	4a30      	ldr	r2, [pc, #192]	; (80070a8 <HAL_I2C_MspInit+0xec>)
 8006fe8:	f043 0302 	orr.w	r3, r3, #2
 8006fec:	6313      	str	r3, [r2, #48]	; 0x30
 8006fee:	4b2e      	ldr	r3, [pc, #184]	; (80070a8 <HAL_I2C_MspInit+0xec>)
 8006ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ff2:	f003 0302 	and.w	r3, r3, #2
 8006ff6:	61bb      	str	r3, [r7, #24]
 8006ff8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006ffa:	23c0      	movs	r3, #192	; 0xc0
 8006ffc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006ffe:	2312      	movs	r3, #18
 8007000:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007002:	2301      	movs	r3, #1
 8007004:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007006:	2303      	movs	r3, #3
 8007008:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800700a:	2304      	movs	r3, #4
 800700c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800700e:	f107 031c 	add.w	r3, r7, #28
 8007012:	4619      	mov	r1, r3
 8007014:	4825      	ldr	r0, [pc, #148]	; (80070ac <HAL_I2C_MspInit+0xf0>)
 8007016:	f004 f86b 	bl	800b0f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800701a:	2300      	movs	r3, #0
 800701c:	617b      	str	r3, [r7, #20]
 800701e:	4b22      	ldr	r3, [pc, #136]	; (80070a8 <HAL_I2C_MspInit+0xec>)
 8007020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007022:	4a21      	ldr	r2, [pc, #132]	; (80070a8 <HAL_I2C_MspInit+0xec>)
 8007024:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007028:	6413      	str	r3, [r2, #64]	; 0x40
 800702a:	4b1f      	ldr	r3, [pc, #124]	; (80070a8 <HAL_I2C_MspInit+0xec>)
 800702c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800702e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007032:	617b      	str	r3, [r7, #20]
 8007034:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8007036:	e031      	b.n	800709c <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a1c      	ldr	r2, [pc, #112]	; (80070b0 <HAL_I2C_MspInit+0xf4>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d12c      	bne.n	800709c <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007042:	2300      	movs	r3, #0
 8007044:	613b      	str	r3, [r7, #16]
 8007046:	4b18      	ldr	r3, [pc, #96]	; (80070a8 <HAL_I2C_MspInit+0xec>)
 8007048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800704a:	4a17      	ldr	r2, [pc, #92]	; (80070a8 <HAL_I2C_MspInit+0xec>)
 800704c:	f043 0302 	orr.w	r3, r3, #2
 8007050:	6313      	str	r3, [r2, #48]	; 0x30
 8007052:	4b15      	ldr	r3, [pc, #84]	; (80070a8 <HAL_I2C_MspInit+0xec>)
 8007054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007056:	f003 0302 	and.w	r3, r3, #2
 800705a:	613b      	str	r3, [r7, #16]
 800705c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800705e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8007062:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007064:	2312      	movs	r3, #18
 8007066:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007068:	2301      	movs	r3, #1
 800706a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800706c:	2303      	movs	r3, #3
 800706e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8007070:	2304      	movs	r3, #4
 8007072:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007074:	f107 031c 	add.w	r3, r7, #28
 8007078:	4619      	mov	r1, r3
 800707a:	480c      	ldr	r0, [pc, #48]	; (80070ac <HAL_I2C_MspInit+0xf0>)
 800707c:	f004 f838 	bl	800b0f0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8007080:	2300      	movs	r3, #0
 8007082:	60fb      	str	r3, [r7, #12]
 8007084:	4b08      	ldr	r3, [pc, #32]	; (80070a8 <HAL_I2C_MspInit+0xec>)
 8007086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007088:	4a07      	ldr	r2, [pc, #28]	; (80070a8 <HAL_I2C_MspInit+0xec>)
 800708a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800708e:	6413      	str	r3, [r2, #64]	; 0x40
 8007090:	4b05      	ldr	r3, [pc, #20]	; (80070a8 <HAL_I2C_MspInit+0xec>)
 8007092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007094:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007098:	60fb      	str	r3, [r7, #12]
 800709a:	68fb      	ldr	r3, [r7, #12]
}
 800709c:	bf00      	nop
 800709e:	3730      	adds	r7, #48	; 0x30
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	40005400 	.word	0x40005400
 80070a8:	40023800 	.word	0x40023800
 80070ac:	40020400 	.word	0x40020400
 80070b0:	40005800 	.word	0x40005800

080070b4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b08a      	sub	sp, #40	; 0x28
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070bc:	f107 0314 	add.w	r3, r7, #20
 80070c0:	2200      	movs	r2, #0
 80070c2:	601a      	str	r2, [r3, #0]
 80070c4:	605a      	str	r2, [r3, #4]
 80070c6:	609a      	str	r2, [r3, #8]
 80070c8:	60da      	str	r2, [r3, #12]
 80070ca:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a69      	ldr	r2, [pc, #420]	; (8007278 <HAL_SD_MspInit+0x1c4>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	f040 80cb 	bne.w	800726e <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80070d8:	2300      	movs	r3, #0
 80070da:	613b      	str	r3, [r7, #16]
 80070dc:	4b67      	ldr	r3, [pc, #412]	; (800727c <HAL_SD_MspInit+0x1c8>)
 80070de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070e0:	4a66      	ldr	r2, [pc, #408]	; (800727c <HAL_SD_MspInit+0x1c8>)
 80070e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80070e6:	6453      	str	r3, [r2, #68]	; 0x44
 80070e8:	4b64      	ldr	r3, [pc, #400]	; (800727c <HAL_SD_MspInit+0x1c8>)
 80070ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80070f0:	613b      	str	r3, [r7, #16]
 80070f2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80070f4:	2300      	movs	r3, #0
 80070f6:	60fb      	str	r3, [r7, #12]
 80070f8:	4b60      	ldr	r3, [pc, #384]	; (800727c <HAL_SD_MspInit+0x1c8>)
 80070fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070fc:	4a5f      	ldr	r2, [pc, #380]	; (800727c <HAL_SD_MspInit+0x1c8>)
 80070fe:	f043 0304 	orr.w	r3, r3, #4
 8007102:	6313      	str	r3, [r2, #48]	; 0x30
 8007104:	4b5d      	ldr	r3, [pc, #372]	; (800727c <HAL_SD_MspInit+0x1c8>)
 8007106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007108:	f003 0304 	and.w	r3, r3, #4
 800710c:	60fb      	str	r3, [r7, #12]
 800710e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007110:	2300      	movs	r3, #0
 8007112:	60bb      	str	r3, [r7, #8]
 8007114:	4b59      	ldr	r3, [pc, #356]	; (800727c <HAL_SD_MspInit+0x1c8>)
 8007116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007118:	4a58      	ldr	r2, [pc, #352]	; (800727c <HAL_SD_MspInit+0x1c8>)
 800711a:	f043 0308 	orr.w	r3, r3, #8
 800711e:	6313      	str	r3, [r2, #48]	; 0x30
 8007120:	4b56      	ldr	r3, [pc, #344]	; (800727c <HAL_SD_MspInit+0x1c8>)
 8007122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007124:	f003 0308 	and.w	r3, r3, #8
 8007128:	60bb      	str	r3, [r7, #8]
 800712a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800712c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8007130:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007132:	2302      	movs	r3, #2
 8007134:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007136:	2300      	movs	r3, #0
 8007138:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800713a:	2303      	movs	r3, #3
 800713c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800713e:	230c      	movs	r3, #12
 8007140:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007142:	f107 0314 	add.w	r3, r7, #20
 8007146:	4619      	mov	r1, r3
 8007148:	484d      	ldr	r0, [pc, #308]	; (8007280 <HAL_SD_MspInit+0x1cc>)
 800714a:	f003 ffd1 	bl	800b0f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800714e:	2304      	movs	r3, #4
 8007150:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007152:	2302      	movs	r3, #2
 8007154:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007156:	2300      	movs	r3, #0
 8007158:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800715a:	2303      	movs	r3, #3
 800715c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800715e:	230c      	movs	r3, #12
 8007160:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007162:	f107 0314 	add.w	r3, r7, #20
 8007166:	4619      	mov	r1, r3
 8007168:	4846      	ldr	r0, [pc, #280]	; (8007284 <HAL_SD_MspInit+0x1d0>)
 800716a:	f003 ffc1 	bl	800b0f0 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 800716e:	4b46      	ldr	r3, [pc, #280]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 8007170:	4a46      	ldr	r2, [pc, #280]	; (800728c <HAL_SD_MspInit+0x1d8>)
 8007172:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8007174:	4b44      	ldr	r3, [pc, #272]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 8007176:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800717a:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800717c:	4b42      	ldr	r3, [pc, #264]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 800717e:	2200      	movs	r2, #0
 8007180:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007182:	4b41      	ldr	r3, [pc, #260]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 8007184:	2200      	movs	r2, #0
 8007186:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007188:	4b3f      	ldr	r3, [pc, #252]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 800718a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800718e:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007190:	4b3d      	ldr	r3, [pc, #244]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 8007192:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007196:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007198:	4b3b      	ldr	r3, [pc, #236]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 800719a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800719e:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80071a0:	4b39      	ldr	r3, [pc, #228]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 80071a2:	2220      	movs	r2, #32
 80071a4:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80071a6:	4b38      	ldr	r3, [pc, #224]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 80071a8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80071ac:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80071ae:	4b36      	ldr	r3, [pc, #216]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 80071b0:	2204      	movs	r2, #4
 80071b2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80071b4:	4b34      	ldr	r3, [pc, #208]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 80071b6:	2203      	movs	r2, #3
 80071b8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80071ba:	4b33      	ldr	r3, [pc, #204]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 80071bc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80071c0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80071c2:	4b31      	ldr	r3, [pc, #196]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 80071c4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80071c8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80071ca:	482f      	ldr	r0, [pc, #188]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 80071cc:	f003 fbf4 	bl	800a9b8 <HAL_DMA_Init>
 80071d0:	4603      	mov	r3, r0
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d001      	beq.n	80071da <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 80071d6:	f7ff fe0b 	bl	8006df0 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	4a2a      	ldr	r2, [pc, #168]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 80071de:	641a      	str	r2, [r3, #64]	; 0x40
 80071e0:	4a29      	ldr	r2, [pc, #164]	; (8007288 <HAL_SD_MspInit+0x1d4>)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80071e6:	4b2a      	ldr	r3, [pc, #168]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 80071e8:	4a2a      	ldr	r2, [pc, #168]	; (8007294 <HAL_SD_MspInit+0x1e0>)
 80071ea:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80071ec:	4b28      	ldr	r3, [pc, #160]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 80071ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80071f2:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80071f4:	4b26      	ldr	r3, [pc, #152]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 80071f6:	2240      	movs	r2, #64	; 0x40
 80071f8:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80071fa:	4b25      	ldr	r3, [pc, #148]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 80071fc:	2200      	movs	r2, #0
 80071fe:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007200:	4b23      	ldr	r3, [pc, #140]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 8007202:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007206:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007208:	4b21      	ldr	r3, [pc, #132]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 800720a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800720e:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8007210:	4b1f      	ldr	r3, [pc, #124]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 8007212:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007216:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8007218:	4b1d      	ldr	r3, [pc, #116]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 800721a:	2220      	movs	r2, #32
 800721c:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800721e:	4b1c      	ldr	r3, [pc, #112]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 8007220:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8007224:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8007226:	4b1a      	ldr	r3, [pc, #104]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 8007228:	2204      	movs	r2, #4
 800722a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800722c:	4b18      	ldr	r3, [pc, #96]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 800722e:	2203      	movs	r2, #3
 8007230:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8007232:	4b17      	ldr	r3, [pc, #92]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 8007234:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8007238:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800723a:	4b15      	ldr	r3, [pc, #84]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 800723c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8007240:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8007242:	4813      	ldr	r0, [pc, #76]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 8007244:	f003 fbb8 	bl	800a9b8 <HAL_DMA_Init>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d001      	beq.n	8007252 <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 800724e:	f7ff fdcf 	bl	8006df0 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	4a0e      	ldr	r2, [pc, #56]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 8007256:	63da      	str	r2, [r3, #60]	; 0x3c
 8007258:	4a0d      	ldr	r2, [pc, #52]	; (8007290 <HAL_SD_MspInit+0x1dc>)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800725e:	2200      	movs	r2, #0
 8007260:	2100      	movs	r1, #0
 8007262:	2031      	movs	r0, #49	; 0x31
 8007264:	f003 fb71 	bl	800a94a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8007268:	2031      	movs	r0, #49	; 0x31
 800726a:	f003 fb8a 	bl	800a982 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800726e:	bf00      	nop
 8007270:	3728      	adds	r7, #40	; 0x28
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	40012c00 	.word	0x40012c00
 800727c:	40023800 	.word	0x40023800
 8007280:	40020800 	.word	0x40020800
 8007284:	40020c00 	.word	0x40020c00
 8007288:	20047620 	.word	0x20047620
 800728c:	40026458 	.word	0x40026458
 8007290:	20047954 	.word	0x20047954
 8007294:	400264a0 	.word	0x400264a0

08007298 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b08a      	sub	sp, #40	; 0x28
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072a0:	f107 0314 	add.w	r3, r7, #20
 80072a4:	2200      	movs	r2, #0
 80072a6:	601a      	str	r2, [r3, #0]
 80072a8:	605a      	str	r2, [r3, #4]
 80072aa:	609a      	str	r2, [r3, #8]
 80072ac:	60da      	str	r2, [r3, #12]
 80072ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a19      	ldr	r2, [pc, #100]	; (800731c <HAL_SPI_MspInit+0x84>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d12c      	bne.n	8007314 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80072ba:	2300      	movs	r3, #0
 80072bc:	613b      	str	r3, [r7, #16]
 80072be:	4b18      	ldr	r3, [pc, #96]	; (8007320 <HAL_SPI_MspInit+0x88>)
 80072c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c2:	4a17      	ldr	r2, [pc, #92]	; (8007320 <HAL_SPI_MspInit+0x88>)
 80072c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80072c8:	6413      	str	r3, [r2, #64]	; 0x40
 80072ca:	4b15      	ldr	r3, [pc, #84]	; (8007320 <HAL_SPI_MspInit+0x88>)
 80072cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072d2:	613b      	str	r3, [r7, #16]
 80072d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80072d6:	2300      	movs	r3, #0
 80072d8:	60fb      	str	r3, [r7, #12]
 80072da:	4b11      	ldr	r3, [pc, #68]	; (8007320 <HAL_SPI_MspInit+0x88>)
 80072dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072de:	4a10      	ldr	r2, [pc, #64]	; (8007320 <HAL_SPI_MspInit+0x88>)
 80072e0:	f043 0302 	orr.w	r3, r3, #2
 80072e4:	6313      	str	r3, [r2, #48]	; 0x30
 80072e6:	4b0e      	ldr	r3, [pc, #56]	; (8007320 <HAL_SPI_MspInit+0x88>)
 80072e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ea:	f003 0302 	and.w	r3, r3, #2
 80072ee:	60fb      	str	r3, [r7, #12]
 80072f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80072f2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80072f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072f8:	2302      	movs	r3, #2
 80072fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072fc:	2300      	movs	r3, #0
 80072fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007300:	2303      	movs	r3, #3
 8007302:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007304:	2305      	movs	r3, #5
 8007306:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007308:	f107 0314 	add.w	r3, r7, #20
 800730c:	4619      	mov	r1, r3
 800730e:	4805      	ldr	r0, [pc, #20]	; (8007324 <HAL_SPI_MspInit+0x8c>)
 8007310:	f003 feee 	bl	800b0f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8007314:	bf00      	nop
 8007316:	3728      	adds	r7, #40	; 0x28
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}
 800731c:	40003800 	.word	0x40003800
 8007320:	40023800 	.word	0x40023800
 8007324:	40020400 	.word	0x40020400

08007328 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b08c      	sub	sp, #48	; 0x30
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007330:	f107 031c 	add.w	r3, r7, #28
 8007334:	2200      	movs	r2, #0
 8007336:	601a      	str	r2, [r3, #0]
 8007338:	605a      	str	r2, [r3, #4]
 800733a:	609a      	str	r2, [r3, #8]
 800733c:	60da      	str	r2, [r3, #12]
 800733e:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a2d      	ldr	r2, [pc, #180]	; (80073fc <HAL_TIM_PWM_MspInit+0xd4>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d12d      	bne.n	80073a6 <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800734a:	2300      	movs	r3, #0
 800734c:	61bb      	str	r3, [r7, #24]
 800734e:	4b2c      	ldr	r3, [pc, #176]	; (8007400 <HAL_TIM_PWM_MspInit+0xd8>)
 8007350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007352:	4a2b      	ldr	r2, [pc, #172]	; (8007400 <HAL_TIM_PWM_MspInit+0xd8>)
 8007354:	f043 0301 	orr.w	r3, r3, #1
 8007358:	6453      	str	r3, [r2, #68]	; 0x44
 800735a:	4b29      	ldr	r3, [pc, #164]	; (8007400 <HAL_TIM_PWM_MspInit+0xd8>)
 800735c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800735e:	f003 0301 	and.w	r3, r3, #1
 8007362:	61bb      	str	r3, [r7, #24]
 8007364:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007366:	2300      	movs	r3, #0
 8007368:	617b      	str	r3, [r7, #20]
 800736a:	4b25      	ldr	r3, [pc, #148]	; (8007400 <HAL_TIM_PWM_MspInit+0xd8>)
 800736c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800736e:	4a24      	ldr	r2, [pc, #144]	; (8007400 <HAL_TIM_PWM_MspInit+0xd8>)
 8007370:	f043 0310 	orr.w	r3, r3, #16
 8007374:	6313      	str	r3, [r2, #48]	; 0x30
 8007376:	4b22      	ldr	r3, [pc, #136]	; (8007400 <HAL_TIM_PWM_MspInit+0xd8>)
 8007378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800737a:	f003 0310 	and.w	r3, r3, #16
 800737e:	617b      	str	r3, [r7, #20]
 8007380:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8007382:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8007386:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007388:	2302      	movs	r3, #2
 800738a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800738c:	2300      	movs	r3, #0
 800738e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007390:	2300      	movs	r3, #0
 8007392:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007394:	2301      	movs	r3, #1
 8007396:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007398:	f107 031c 	add.w	r3, r7, #28
 800739c:	4619      	mov	r1, r3
 800739e:	4819      	ldr	r0, [pc, #100]	; (8007404 <HAL_TIM_PWM_MspInit+0xdc>)
 80073a0:	f003 fea6 	bl	800b0f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80073a4:	e026      	b.n	80073f4 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a17      	ldr	r2, [pc, #92]	; (8007408 <HAL_TIM_PWM_MspInit+0xe0>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d10e      	bne.n	80073ce <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80073b0:	2300      	movs	r3, #0
 80073b2:	613b      	str	r3, [r7, #16]
 80073b4:	4b12      	ldr	r3, [pc, #72]	; (8007400 <HAL_TIM_PWM_MspInit+0xd8>)
 80073b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073b8:	4a11      	ldr	r2, [pc, #68]	; (8007400 <HAL_TIM_PWM_MspInit+0xd8>)
 80073ba:	f043 0302 	orr.w	r3, r3, #2
 80073be:	6413      	str	r3, [r2, #64]	; 0x40
 80073c0:	4b0f      	ldr	r3, [pc, #60]	; (8007400 <HAL_TIM_PWM_MspInit+0xd8>)
 80073c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073c4:	f003 0302 	and.w	r3, r3, #2
 80073c8:	613b      	str	r3, [r7, #16]
 80073ca:	693b      	ldr	r3, [r7, #16]
}
 80073cc:	e012      	b.n	80073f4 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a0e      	ldr	r2, [pc, #56]	; (800740c <HAL_TIM_PWM_MspInit+0xe4>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d10d      	bne.n	80073f4 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80073d8:	2300      	movs	r3, #0
 80073da:	60fb      	str	r3, [r7, #12]
 80073dc:	4b08      	ldr	r3, [pc, #32]	; (8007400 <HAL_TIM_PWM_MspInit+0xd8>)
 80073de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e0:	4a07      	ldr	r2, [pc, #28]	; (8007400 <HAL_TIM_PWM_MspInit+0xd8>)
 80073e2:	f043 0304 	orr.w	r3, r3, #4
 80073e6:	6413      	str	r3, [r2, #64]	; 0x40
 80073e8:	4b05      	ldr	r3, [pc, #20]	; (8007400 <HAL_TIM_PWM_MspInit+0xd8>)
 80073ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073ec:	f003 0304 	and.w	r3, r3, #4
 80073f0:	60fb      	str	r3, [r7, #12]
 80073f2:	68fb      	ldr	r3, [r7, #12]
}
 80073f4:	bf00      	nop
 80073f6:	3730      	adds	r7, #48	; 0x30
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}
 80073fc:	40010000 	.word	0x40010000
 8007400:	40023800 	.word	0x40023800
 8007404:	40021000 	.word	0x40021000
 8007408:	40000400 	.word	0x40000400
 800740c:	40000800 	.word	0x40000800

08007410 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b088      	sub	sp, #32
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a3e      	ldr	r2, [pc, #248]	; (8007518 <HAL_TIM_Base_MspInit+0x108>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d116      	bne.n	8007450 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8007422:	2300      	movs	r3, #0
 8007424:	61fb      	str	r3, [r7, #28]
 8007426:	4b3d      	ldr	r3, [pc, #244]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 8007428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800742a:	4a3c      	ldr	r2, [pc, #240]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 800742c:	f043 0310 	orr.w	r3, r3, #16
 8007430:	6413      	str	r3, [r2, #64]	; 0x40
 8007432:	4b3a      	ldr	r3, [pc, #232]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 8007434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007436:	f003 0310 	and.w	r3, r3, #16
 800743a:	61fb      	str	r3, [r7, #28]
 800743c:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800743e:	2200      	movs	r2, #0
 8007440:	2101      	movs	r1, #1
 8007442:	2036      	movs	r0, #54	; 0x36
 8007444:	f003 fa81 	bl	800a94a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007448:	2036      	movs	r0, #54	; 0x36
 800744a:	f003 fa9a 	bl	800a982 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 800744e:	e05e      	b.n	800750e <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a32      	ldr	r2, [pc, #200]	; (8007520 <HAL_TIM_Base_MspInit+0x110>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d116      	bne.n	8007488 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800745a:	2300      	movs	r3, #0
 800745c:	61bb      	str	r3, [r7, #24]
 800745e:	4b2f      	ldr	r3, [pc, #188]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 8007460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007462:	4a2e      	ldr	r2, [pc, #184]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 8007464:	f043 0320 	orr.w	r3, r3, #32
 8007468:	6413      	str	r3, [r2, #64]	; 0x40
 800746a:	4b2c      	ldr	r3, [pc, #176]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 800746c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800746e:	f003 0320 	and.w	r3, r3, #32
 8007472:	61bb      	str	r3, [r7, #24]
 8007474:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8007476:	2200      	movs	r2, #0
 8007478:	2100      	movs	r1, #0
 800747a:	2037      	movs	r0, #55	; 0x37
 800747c:	f003 fa65 	bl	800a94a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8007480:	2037      	movs	r0, #55	; 0x37
 8007482:	f003 fa7e 	bl	800a982 <HAL_NVIC_EnableIRQ>
}
 8007486:	e042      	b.n	800750e <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a25      	ldr	r2, [pc, #148]	; (8007524 <HAL_TIM_Base_MspInit+0x114>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d10e      	bne.n	80074b0 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8007492:	2300      	movs	r3, #0
 8007494:	617b      	str	r3, [r7, #20]
 8007496:	4b21      	ldr	r3, [pc, #132]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 8007498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800749a:	4a20      	ldr	r2, [pc, #128]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 800749c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80074a0:	6453      	str	r3, [r2, #68]	; 0x44
 80074a2:	4b1e      	ldr	r3, [pc, #120]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 80074a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074aa:	617b      	str	r3, [r7, #20]
 80074ac:	697b      	ldr	r3, [r7, #20]
}
 80074ae:	e02e      	b.n	800750e <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a1c      	ldr	r2, [pc, #112]	; (8007528 <HAL_TIM_Base_MspInit+0x118>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d10e      	bne.n	80074d8 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80074ba:	2300      	movs	r3, #0
 80074bc:	613b      	str	r3, [r7, #16]
 80074be:	4b17      	ldr	r3, [pc, #92]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 80074c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074c2:	4a16      	ldr	r2, [pc, #88]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 80074c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80074c8:	6453      	str	r3, [r2, #68]	; 0x44
 80074ca:	4b14      	ldr	r3, [pc, #80]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 80074cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80074d2:	613b      	str	r3, [r7, #16]
 80074d4:	693b      	ldr	r3, [r7, #16]
}
 80074d6:	e01a      	b.n	800750e <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a13      	ldr	r2, [pc, #76]	; (800752c <HAL_TIM_Base_MspInit+0x11c>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d115      	bne.n	800750e <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80074e2:	2300      	movs	r3, #0
 80074e4:	60fb      	str	r3, [r7, #12]
 80074e6:	4b0d      	ldr	r3, [pc, #52]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 80074e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ea:	4a0c      	ldr	r2, [pc, #48]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 80074ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074f0:	6413      	str	r3, [r2, #64]	; 0x40
 80074f2:	4b0a      	ldr	r3, [pc, #40]	; (800751c <HAL_TIM_Base_MspInit+0x10c>)
 80074f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074fa:	60fb      	str	r3, [r7, #12]
 80074fc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80074fe:	2200      	movs	r2, #0
 8007500:	2100      	movs	r1, #0
 8007502:	202c      	movs	r0, #44	; 0x2c
 8007504:	f003 fa21 	bl	800a94a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8007508:	202c      	movs	r0, #44	; 0x2c
 800750a:	f003 fa3a 	bl	800a982 <HAL_NVIC_EnableIRQ>
}
 800750e:	bf00      	nop
 8007510:	3720      	adds	r7, #32
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}
 8007516:	bf00      	nop
 8007518:	40001000 	.word	0x40001000
 800751c:	40023800 	.word	0x40023800
 8007520:	40001400 	.word	0x40001400
 8007524:	40014400 	.word	0x40014400
 8007528:	40014800 	.word	0x40014800
 800752c:	40001c00 	.word	0x40001c00

08007530 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b08a      	sub	sp, #40	; 0x28
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007538:	f107 0314 	add.w	r3, r7, #20
 800753c:	2200      	movs	r2, #0
 800753e:	601a      	str	r2, [r3, #0]
 8007540:	605a      	str	r2, [r3, #4]
 8007542:	609a      	str	r2, [r3, #8]
 8007544:	60da      	str	r2, [r3, #12]
 8007546:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a1d      	ldr	r2, [pc, #116]	; (80075c4 <HAL_TIM_Encoder_MspInit+0x94>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d133      	bne.n	80075ba <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8007552:	2300      	movs	r3, #0
 8007554:	613b      	str	r3, [r7, #16]
 8007556:	4b1c      	ldr	r3, [pc, #112]	; (80075c8 <HAL_TIM_Encoder_MspInit+0x98>)
 8007558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800755a:	4a1b      	ldr	r2, [pc, #108]	; (80075c8 <HAL_TIM_Encoder_MspInit+0x98>)
 800755c:	f043 0302 	orr.w	r3, r3, #2
 8007560:	6453      	str	r3, [r2, #68]	; 0x44
 8007562:	4b19      	ldr	r3, [pc, #100]	; (80075c8 <HAL_TIM_Encoder_MspInit+0x98>)
 8007564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007566:	f003 0302 	and.w	r3, r3, #2
 800756a:	613b      	str	r3, [r7, #16]
 800756c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800756e:	2300      	movs	r3, #0
 8007570:	60fb      	str	r3, [r7, #12]
 8007572:	4b15      	ldr	r3, [pc, #84]	; (80075c8 <HAL_TIM_Encoder_MspInit+0x98>)
 8007574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007576:	4a14      	ldr	r2, [pc, #80]	; (80075c8 <HAL_TIM_Encoder_MspInit+0x98>)
 8007578:	f043 0304 	orr.w	r3, r3, #4
 800757c:	6313      	str	r3, [r2, #48]	; 0x30
 800757e:	4b12      	ldr	r3, [pc, #72]	; (80075c8 <HAL_TIM_Encoder_MspInit+0x98>)
 8007580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007582:	f003 0304 	and.w	r3, r3, #4
 8007586:	60fb      	str	r3, [r7, #12]
 8007588:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800758a:	23c0      	movs	r3, #192	; 0xc0
 800758c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800758e:	2302      	movs	r3, #2
 8007590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007592:	2300      	movs	r3, #0
 8007594:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007596:	2300      	movs	r3, #0
 8007598:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800759a:	2303      	movs	r3, #3
 800759c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800759e:	f107 0314 	add.w	r3, r7, #20
 80075a2:	4619      	mov	r1, r3
 80075a4:	4809      	ldr	r0, [pc, #36]	; (80075cc <HAL_TIM_Encoder_MspInit+0x9c>)
 80075a6:	f003 fda3 	bl	800b0f0 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80075aa:	2200      	movs	r2, #0
 80075ac:	2100      	movs	r1, #0
 80075ae:	202c      	movs	r0, #44	; 0x2c
 80075b0:	f003 f9cb 	bl	800a94a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80075b4:	202c      	movs	r0, #44	; 0x2c
 80075b6:	f003 f9e4 	bl	800a982 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80075ba:	bf00      	nop
 80075bc:	3728      	adds	r7, #40	; 0x28
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
 80075c2:	bf00      	nop
 80075c4:	40010400 	.word	0x40010400
 80075c8:	40023800 	.word	0x40023800
 80075cc:	40020800 	.word	0x40020800

080075d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b08c      	sub	sp, #48	; 0x30
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80075d8:	f107 031c 	add.w	r3, r7, #28
 80075dc:	2200      	movs	r2, #0
 80075de:	601a      	str	r2, [r3, #0]
 80075e0:	605a      	str	r2, [r3, #4]
 80075e2:	609a      	str	r2, [r3, #8]
 80075e4:	60da      	str	r2, [r3, #12]
 80075e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a5c      	ldr	r2, [pc, #368]	; (8007760 <HAL_TIM_MspPostInit+0x190>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d11f      	bne.n	8007632 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80075f2:	2300      	movs	r3, #0
 80075f4:	61bb      	str	r3, [r7, #24]
 80075f6:	4b5b      	ldr	r3, [pc, #364]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 80075f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075fa:	4a5a      	ldr	r2, [pc, #360]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 80075fc:	f043 0310 	orr.w	r3, r3, #16
 8007600:	6313      	str	r3, [r2, #48]	; 0x30
 8007602:	4b58      	ldr	r3, [pc, #352]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 8007604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007606:	f003 0310 	and.w	r3, r3, #16
 800760a:	61bb      	str	r3, [r7, #24]
 800760c:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800760e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007612:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007614:	2302      	movs	r3, #2
 8007616:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007618:	2300      	movs	r3, #0
 800761a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800761c:	2300      	movs	r3, #0
 800761e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007620:	2301      	movs	r3, #1
 8007622:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007624:	f107 031c 	add.w	r3, r7, #28
 8007628:	4619      	mov	r1, r3
 800762a:	484f      	ldr	r0, [pc, #316]	; (8007768 <HAL_TIM_MspPostInit+0x198>)
 800762c:	f003 fd60 	bl	800b0f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8007630:	e091      	b.n	8007756 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a4d      	ldr	r2, [pc, #308]	; (800776c <HAL_TIM_MspPostInit+0x19c>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d11e      	bne.n	800767a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800763c:	2300      	movs	r3, #0
 800763e:	617b      	str	r3, [r7, #20]
 8007640:	4b48      	ldr	r3, [pc, #288]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 8007642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007644:	4a47      	ldr	r2, [pc, #284]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 8007646:	f043 0302 	orr.w	r3, r3, #2
 800764a:	6313      	str	r3, [r2, #48]	; 0x30
 800764c:	4b45      	ldr	r3, [pc, #276]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 800764e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007650:	f003 0302 	and.w	r3, r3, #2
 8007654:	617b      	str	r3, [r7, #20]
 8007656:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8007658:	2330      	movs	r3, #48	; 0x30
 800765a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800765c:	2302      	movs	r3, #2
 800765e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007660:	2300      	movs	r3, #0
 8007662:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007664:	2300      	movs	r3, #0
 8007666:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007668:	2302      	movs	r3, #2
 800766a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800766c:	f107 031c 	add.w	r3, r7, #28
 8007670:	4619      	mov	r1, r3
 8007672:	483f      	ldr	r0, [pc, #252]	; (8007770 <HAL_TIM_MspPostInit+0x1a0>)
 8007674:	f003 fd3c 	bl	800b0f0 <HAL_GPIO_Init>
}
 8007678:	e06d      	b.n	8007756 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a3d      	ldr	r2, [pc, #244]	; (8007774 <HAL_TIM_MspPostInit+0x1a4>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d11f      	bne.n	80076c4 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007684:	2300      	movs	r3, #0
 8007686:	613b      	str	r3, [r7, #16]
 8007688:	4b36      	ldr	r3, [pc, #216]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 800768a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800768c:	4a35      	ldr	r2, [pc, #212]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 800768e:	f043 0308 	orr.w	r3, r3, #8
 8007692:	6313      	str	r3, [r2, #48]	; 0x30
 8007694:	4b33      	ldr	r3, [pc, #204]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 8007696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007698:	f003 0308 	and.w	r3, r3, #8
 800769c:	613b      	str	r3, [r7, #16]
 800769e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80076a0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80076a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076a6:	2302      	movs	r3, #2
 80076a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076aa:	2300      	movs	r3, #0
 80076ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076ae:	2300      	movs	r3, #0
 80076b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80076b2:	2302      	movs	r3, #2
 80076b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80076b6:	f107 031c 	add.w	r3, r7, #28
 80076ba:	4619      	mov	r1, r3
 80076bc:	482e      	ldr	r0, [pc, #184]	; (8007778 <HAL_TIM_MspPostInit+0x1a8>)
 80076be:	f003 fd17 	bl	800b0f0 <HAL_GPIO_Init>
}
 80076c2:	e048      	b.n	8007756 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a2c      	ldr	r2, [pc, #176]	; (800777c <HAL_TIM_MspPostInit+0x1ac>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d11f      	bne.n	800770e <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80076ce:	2300      	movs	r3, #0
 80076d0:	60fb      	str	r3, [r7, #12]
 80076d2:	4b24      	ldr	r3, [pc, #144]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 80076d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076d6:	4a23      	ldr	r2, [pc, #140]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 80076d8:	f043 0302 	orr.w	r3, r3, #2
 80076dc:	6313      	str	r3, [r2, #48]	; 0x30
 80076de:	4b21      	ldr	r3, [pc, #132]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 80076e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076e2:	f003 0302 	and.w	r3, r3, #2
 80076e6:	60fb      	str	r3, [r7, #12]
 80076e8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80076ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076f0:	2302      	movs	r3, #2
 80076f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076f4:	2300      	movs	r3, #0
 80076f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80076f8:	2300      	movs	r3, #0
 80076fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80076fc:	2303      	movs	r3, #3
 80076fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007700:	f107 031c 	add.w	r3, r7, #28
 8007704:	4619      	mov	r1, r3
 8007706:	481a      	ldr	r0, [pc, #104]	; (8007770 <HAL_TIM_MspPostInit+0x1a0>)
 8007708:	f003 fcf2 	bl	800b0f0 <HAL_GPIO_Init>
}
 800770c:	e023      	b.n	8007756 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	4a1b      	ldr	r2, [pc, #108]	; (8007780 <HAL_TIM_MspPostInit+0x1b0>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d11e      	bne.n	8007756 <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007718:	2300      	movs	r3, #0
 800771a:	60bb      	str	r3, [r7, #8]
 800771c:	4b11      	ldr	r3, [pc, #68]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 800771e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007720:	4a10      	ldr	r2, [pc, #64]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 8007722:	f043 0302 	orr.w	r3, r3, #2
 8007726:	6313      	str	r3, [r2, #48]	; 0x30
 8007728:	4b0e      	ldr	r3, [pc, #56]	; (8007764 <HAL_TIM_MspPostInit+0x194>)
 800772a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800772c:	f003 0302 	and.w	r3, r3, #2
 8007730:	60bb      	str	r3, [r7, #8]
 8007732:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8007734:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007738:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800773a:	2302      	movs	r3, #2
 800773c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800773e:	2300      	movs	r3, #0
 8007740:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007742:	2300      	movs	r3, #0
 8007744:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8007746:	2303      	movs	r3, #3
 8007748:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800774a:	f107 031c 	add.w	r3, r7, #28
 800774e:	4619      	mov	r1, r3
 8007750:	4807      	ldr	r0, [pc, #28]	; (8007770 <HAL_TIM_MspPostInit+0x1a0>)
 8007752:	f003 fccd 	bl	800b0f0 <HAL_GPIO_Init>
}
 8007756:	bf00      	nop
 8007758:	3730      	adds	r7, #48	; 0x30
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}
 800775e:	bf00      	nop
 8007760:	40010000 	.word	0x40010000
 8007764:	40023800 	.word	0x40023800
 8007768:	40021000 	.word	0x40021000
 800776c:	40000400 	.word	0x40000400
 8007770:	40020400 	.word	0x40020400
 8007774:	40000800 	.word	0x40000800
 8007778:	40020c00 	.word	0x40020c00
 800777c:	40014400 	.word	0x40014400
 8007780:	40014800 	.word	0x40014800

08007784 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b08a      	sub	sp, #40	; 0x28
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800778c:	f107 0314 	add.w	r3, r7, #20
 8007790:	2200      	movs	r2, #0
 8007792:	601a      	str	r2, [r3, #0]
 8007794:	605a      	str	r2, [r3, #4]
 8007796:	609a      	str	r2, [r3, #8]
 8007798:	60da      	str	r2, [r3, #12]
 800779a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4a19      	ldr	r2, [pc, #100]	; (8007808 <HAL_UART_MspInit+0x84>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d12b      	bne.n	80077fe <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80077a6:	2300      	movs	r3, #0
 80077a8:	613b      	str	r3, [r7, #16]
 80077aa:	4b18      	ldr	r3, [pc, #96]	; (800780c <HAL_UART_MspInit+0x88>)
 80077ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ae:	4a17      	ldr	r2, [pc, #92]	; (800780c <HAL_UART_MspInit+0x88>)
 80077b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077b4:	6413      	str	r3, [r2, #64]	; 0x40
 80077b6:	4b15      	ldr	r3, [pc, #84]	; (800780c <HAL_UART_MspInit+0x88>)
 80077b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077be:	613b      	str	r3, [r7, #16]
 80077c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80077c2:	2300      	movs	r3, #0
 80077c4:	60fb      	str	r3, [r7, #12]
 80077c6:	4b11      	ldr	r3, [pc, #68]	; (800780c <HAL_UART_MspInit+0x88>)
 80077c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077ca:	4a10      	ldr	r2, [pc, #64]	; (800780c <HAL_UART_MspInit+0x88>)
 80077cc:	f043 0308 	orr.w	r3, r3, #8
 80077d0:	6313      	str	r3, [r2, #48]	; 0x30
 80077d2:	4b0e      	ldr	r3, [pc, #56]	; (800780c <HAL_UART_MspInit+0x88>)
 80077d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077d6:	f003 0308 	and.w	r3, r3, #8
 80077da:	60fb      	str	r3, [r7, #12]
 80077dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80077de:	2360      	movs	r3, #96	; 0x60
 80077e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077e2:	2302      	movs	r3, #2
 80077e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077e6:	2300      	movs	r3, #0
 80077e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80077ea:	2303      	movs	r3, #3
 80077ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80077ee:	2307      	movs	r3, #7
 80077f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80077f2:	f107 0314 	add.w	r3, r7, #20
 80077f6:	4619      	mov	r1, r3
 80077f8:	4805      	ldr	r0, [pc, #20]	; (8007810 <HAL_UART_MspInit+0x8c>)
 80077fa:	f003 fc79 	bl	800b0f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80077fe:	bf00      	nop
 8007800:	3728      	adds	r7, #40	; 0x28
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	40004400 	.word	0x40004400
 800780c:	40023800 	.word	0x40023800
 8007810:	40020c00 	.word	0x40020c00

08007814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007814:	b480      	push	{r7}
 8007816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007818:	e7fe      	b.n	8007818 <NMI_Handler+0x4>

0800781a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800781a:	b480      	push	{r7}
 800781c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800781e:	e7fe      	b.n	800781e <HardFault_Handler+0x4>

08007820 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007820:	b480      	push	{r7}
 8007822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007824:	e7fe      	b.n	8007824 <MemManage_Handler+0x4>

08007826 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007826:	b480      	push	{r7}
 8007828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800782a:	e7fe      	b.n	800782a <BusFault_Handler+0x4>

0800782c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800782c:	b480      	push	{r7}
 800782e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007830:	e7fe      	b.n	8007830 <UsageFault_Handler+0x4>

08007832 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007832:	b480      	push	{r7}
 8007834:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007836:	bf00      	nop
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr

08007840 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007840:	b480      	push	{r7}
 8007842:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007844:	bf00      	nop
 8007846:	46bd      	mov	sp, r7
 8007848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784c:	4770      	bx	lr

0800784e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800784e:	b480      	push	{r7}
 8007850:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007852:	bf00      	nop
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr

0800785c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007860:	f002 fb52 	bl	8009f08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007864:	bf00      	nop
 8007866:	bd80      	pop	{r7, pc}

08007868 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800786c:	2004      	movs	r0, #4
 800786e:	f003 fe1b 	bl	800b4a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8007872:	bf00      	nop
 8007874:	bd80      	pop	{r7, pc}

08007876 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8007876:	b580      	push	{r7, lr}
 8007878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800787a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800787e:	f003 fe13 	bl	800b4a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8007882:	bf00      	nop
 8007884:	bd80      	pop	{r7, pc}
	...

08007888 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800788c:	4803      	ldr	r0, [pc, #12]	; (800789c <TIM8_UP_TIM13_IRQHandler+0x14>)
 800788e:	f007 fe2a 	bl	800f4e6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 8007892:	4803      	ldr	r0, [pc, #12]	; (80078a0 <TIM8_UP_TIM13_IRQHandler+0x18>)
 8007894:	f007 fe27 	bl	800f4e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8007898:	bf00      	nop
 800789a:	bd80      	pop	{r7, pc}
 800789c:	200476d8 	.word	0x200476d8
 80078a0:	200478d4 	.word	0x200478d4

080078a4 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80078a8:	4802      	ldr	r0, [pc, #8]	; (80078b4 <SDIO_IRQHandler+0x10>)
 80078aa:	f005 fec3 	bl	800d634 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80078ae:	bf00      	nop
 80078b0:	bd80      	pop	{r7, pc}
 80078b2:	bf00      	nop
 80078b4:	20047a34 	.word	0x20047a34

080078b8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80078bc:	4802      	ldr	r0, [pc, #8]	; (80078c8 <TIM6_DAC_IRQHandler+0x10>)
 80078be:	f007 fe12 	bl	800f4e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80078c2:	bf00      	nop
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	200479b4 	.word	0x200479b4

080078cc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80078d0:	4802      	ldr	r0, [pc, #8]	; (80078dc <TIM7_IRQHandler+0x10>)
 80078d2:	f007 fe08 	bl	800f4e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80078d6:	bf00      	nop
 80078d8:	bd80      	pop	{r7, pc}
 80078da:	bf00      	nop
 80078dc:	20047b58 	.word	0x20047b58

080078e0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80078e4:	4802      	ldr	r0, [pc, #8]	; (80078f0 <DMA2_Stream2_IRQHandler+0x10>)
 80078e6:	f003 f98f 	bl	800ac08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80078ea:	bf00      	nop
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	bf00      	nop
 80078f0:	20047af8 	.word	0x20047af8

080078f4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80078f8:	4802      	ldr	r0, [pc, #8]	; (8007904 <DMA2_Stream3_IRQHandler+0x10>)
 80078fa:	f003 f985 	bl	800ac08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80078fe:	bf00      	nop
 8007900:	bd80      	pop	{r7, pc}
 8007902:	bf00      	nop
 8007904:	20047620 	.word	0x20047620

08007908 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800790c:	4802      	ldr	r0, [pc, #8]	; (8007918 <DMA2_Stream6_IRQHandler+0x10>)
 800790e:	f003 f97b 	bl	800ac08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8007912:	bf00      	nop
 8007914:	bd80      	pop	{r7, pc}
 8007916:	bf00      	nop
 8007918:	20047954 	.word	0x20047954

0800791c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b086      	sub	sp, #24
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007924:	4a14      	ldr	r2, [pc, #80]	; (8007978 <_sbrk+0x5c>)
 8007926:	4b15      	ldr	r3, [pc, #84]	; (800797c <_sbrk+0x60>)
 8007928:	1ad3      	subs	r3, r2, r3
 800792a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007930:	4b13      	ldr	r3, [pc, #76]	; (8007980 <_sbrk+0x64>)
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d102      	bne.n	800793e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007938:	4b11      	ldr	r3, [pc, #68]	; (8007980 <_sbrk+0x64>)
 800793a:	4a12      	ldr	r2, [pc, #72]	; (8007984 <_sbrk+0x68>)
 800793c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800793e:	4b10      	ldr	r3, [pc, #64]	; (8007980 <_sbrk+0x64>)
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	4413      	add	r3, r2
 8007946:	693a      	ldr	r2, [r7, #16]
 8007948:	429a      	cmp	r2, r3
 800794a:	d207      	bcs.n	800795c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800794c:	f00d f808 	bl	8014960 <__errno>
 8007950:	4602      	mov	r2, r0
 8007952:	230c      	movs	r3, #12
 8007954:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8007956:	f04f 33ff 	mov.w	r3, #4294967295
 800795a:	e009      	b.n	8007970 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800795c:	4b08      	ldr	r3, [pc, #32]	; (8007980 <_sbrk+0x64>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007962:	4b07      	ldr	r3, [pc, #28]	; (8007980 <_sbrk+0x64>)
 8007964:	681a      	ldr	r2, [r3, #0]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4413      	add	r3, r2
 800796a:	4a05      	ldr	r2, [pc, #20]	; (8007980 <_sbrk+0x64>)
 800796c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800796e:	68fb      	ldr	r3, [r7, #12]
}
 8007970:	4618      	mov	r0, r3
 8007972:	3718      	adds	r7, #24
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}
 8007978:	20050000 	.word	0x20050000
 800797c:	00000800 	.word	0x00000800
 8007980:	20000240 	.word	0x20000240
 8007984:	20049ca8 	.word	0x20049ca8

08007988 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007988:	b480      	push	{r7}
 800798a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800798c:	4b08      	ldr	r3, [pc, #32]	; (80079b0 <SystemInit+0x28>)
 800798e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007992:	4a07      	ldr	r2, [pc, #28]	; (80079b0 <SystemInit+0x28>)
 8007994:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007998:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800799c:	4b04      	ldr	r3, [pc, #16]	; (80079b0 <SystemInit+0x28>)
 800799e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80079a2:	609a      	str	r2, [r3, #8]
#endif
}
 80079a4:	bf00      	nop
 80079a6:	46bd      	mov	sp, r7
 80079a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ac:	4770      	bx	lr
 80079ae:	bf00      	nop
 80079b0:	e000ed00 	.word	0xe000ed00

080079b4 <cppInit>:
		}
	}
}

void cppInit(void)
{
 80079b4:	b598      	push	{r3, r4, r7, lr}
 80079b6:	af00      	add	r7, sp, #0
	lcd_init();
 80079b8:	f7f9 fb2e 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 80079bc:	483b      	ldr	r0, [pc, #236]	; (8007aac <cppInit+0xf8>)
 80079be:	f7fd fd0f 	bl	80053e0 <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 80079c2:	2064      	movs	r0, #100	; 0x64
 80079c4:	f002 fac0 	bl	8009f48 <HAL_Delay>
	power_sensor.updateValues();
 80079c8:	4838      	ldr	r0, [pc, #224]	; (8007aac <cppInit+0xf8>)
 80079ca:	f7fd fd19 	bl	8005400 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 80079ce:	f7f9 fb67 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 80079d2:	2100      	movs	r1, #0
 80079d4:	2000      	movs	r0, #0
 80079d6:	f7f9 fb73 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 80079da:	4835      	ldr	r0, [pc, #212]	; (8007ab0 <cppInit+0xfc>)
 80079dc:	f7f9 fb9a 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 80079e0:	2101      	movs	r1, #1
 80079e2:	2000      	movs	r0, #0
 80079e4:	f7f9 fb6c 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 80079e8:	4830      	ldr	r0, [pc, #192]	; (8007aac <cppInit+0xf8>)
 80079ea:	f7fd fd33 	bl	8005454 <_ZN11PowerSensor17getButteryVoltageEv>
 80079ee:	ee10 3a10 	vmov	r3, s0
 80079f2:	4618      	mov	r0, r3
 80079f4:	f7f8 fdc0 	bl	8000578 <__aeabi_f2d>
 80079f8:	4603      	mov	r3, r0
 80079fa:	460c      	mov	r4, r1
 80079fc:	461a      	mov	r2, r3
 80079fe:	4623      	mov	r3, r4
 8007a00:	482c      	ldr	r0, [pc, #176]	; (8007ab4 <cppInit+0x100>)
 8007a02:	f7f9 fb87 	bl	8001114 <lcd_printf>
	HAL_Delay(800);
 8007a06:	f44f 7048 	mov.w	r0, #800	; 0x320
 8007a0a:	f002 fa9d 	bl	8009f48 <HAL_Delay>

	//if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 8007a0e:	482a      	ldr	r0, [pc, #168]	; (8007ab8 <cppInit+0x104>)
 8007a10:	f7fc ffa8 	bl	8004964 <_ZN6Logger10sdCardInitEv>
 8007a14:	4603      	mov	r3, r0
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d007      	beq.n	8007a2a <cppInit+0x76>
		led.fullColor('G');
 8007a1a:	2147      	movs	r1, #71	; 0x47
 8007a1c:	4827      	ldr	r0, [pc, #156]	; (8007abc <cppInit+0x108>)
 8007a1e:	f7fa fb99 	bl	8002154 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8007a22:	2064      	movs	r0, #100	; 0x64
 8007a24:	f002 fa90 	bl	8009f48 <HAL_Delay>
 8007a28:	e006      	b.n	8007a38 <cppInit+0x84>
	}
	else{ //sd mount fali
		led.fullColor('R');
 8007a2a:	2152      	movs	r1, #82	; 0x52
 8007a2c:	4823      	ldr	r0, [pc, #140]	; (8007abc <cppInit+0x108>)
 8007a2e:	f7fa fb91 	bl	8002154 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8007a32:	2064      	movs	r0, #100	; 0x64
 8007a34:	f002 fa88 	bl	8009f48 <HAL_Delay>
	}

	line_sensor.ADCStart();
 8007a38:	4821      	ldr	r0, [pc, #132]	; (8007ac0 <cppInit+0x10c>)
 8007a3a:	f7fa fce7 	bl	800240c <_ZN10LineSensor8ADCStartEv>
	motor.init();
 8007a3e:	4821      	ldr	r0, [pc, #132]	; (8007ac4 <cppInit+0x110>)
 8007a40:	f7fd fa64 	bl	8004f0c <_ZN5Motor4initEv>
	encoder.init();
 8007a44:	4820      	ldr	r0, [pc, #128]	; (8007ac8 <cppInit+0x114>)
 8007a46:	f7f9 fcf5 	bl	8001434 <_ZN7Encoder4initEv>
	imu.init();
 8007a4a:	4820      	ldr	r0, [pc, #128]	; (8007acc <cppInit+0x118>)
 8007a4c:	f7fa f940 	bl	8001cd0 <_ZN3IMU4initEv>
	line_trace.init();
 8007a50:	481f      	ldr	r0, [pc, #124]	; (8007ad0 <cppInit+0x11c>)
 8007a52:	f7fb ffd5 	bl	8003a00 <_ZN9LineTrace4initEv>

	line_sensor.calibration();
 8007a56:	481a      	ldr	r0, [pc, #104]	; (8007ac0 <cppInit+0x10c>)
 8007a58:	f7fa fdce 	bl	80025f8 <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 8007a5c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007a60:	f002 fa72 	bl	8009f48 <HAL_Delay>

	led.fullColor('M');
 8007a64:	214d      	movs	r1, #77	; 0x4d
 8007a66:	4815      	ldr	r0, [pc, #84]	; (8007abc <cppInit+0x108>)
 8007a68:	f7fa fb74 	bl	8002154 <_ZN3LED9fullColorEc>
	imu.calibration();
 8007a6c:	4817      	ldr	r0, [pc, #92]	; (8007acc <cppInit+0x118>)
 8007a6e:	f7fa f9f9 	bl	8001e64 <_ZN3IMU11calibrationEv>
	//line_trace.setGain(0.0005, 0.000003, 0);
	//line_trace.setGain(0.0005, 0.000002, 0);

	//velocity_ctrl.setVelocityGain(1.8295, 16.1174, 0.025243); //2s
	//velocity_ctrl.setVelocityGain(1.0154, 6.5511, 0.0010088); //3s dorone
	velocity_ctrl.setVelocityGain(1.2, 10.6, 0.0); //3s hand tune
 8007a72:	ed9f 1a18 	vldr	s2, [pc, #96]	; 8007ad4 <cppInit+0x120>
 8007a76:	eddf 0a18 	vldr	s1, [pc, #96]	; 8007ad8 <cppInit+0x124>
 8007a7a:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8007adc <cppInit+0x128>
 8007a7e:	4818      	ldr	r0, [pc, #96]	; (8007ae0 <cppInit+0x12c>)
 8007a80:	f7fe f99e 	bl	8005dc0 <_ZN12VelocityCtrl15setVelocityGainEfff>

	velocity_ctrl.setOmegaGain(0.060, 0.86816, 0.000); //2s
 8007a84:	ed9f 1a13 	vldr	s2, [pc, #76]	; 8007ad4 <cppInit+0x120>
 8007a88:	eddf 0a16 	vldr	s1, [pc, #88]	; 8007ae4 <cppInit+0x130>
 8007a8c:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8007ae8 <cppInit+0x134>
 8007a90:	4813      	ldr	r0, [pc, #76]	; (8007ae0 <cppInit+0x12c>)
 8007a92:	f7fe f9ae 	bl	8005df2 <_ZN12VelocityCtrl12setOmegaGainEfff>


	//encoder.clearDistance();
	odometry.clearPotition();
 8007a96:	4815      	ldr	r0, [pc, #84]	; (8007aec <cppInit+0x138>)
 8007a98:	f7fd fbab 	bl	80051f2 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 8007a9c:	4814      	ldr	r0, [pc, #80]	; (8007af0 <cppInit+0x13c>)
 8007a9e:	f7fd fc43 	bl	8005328 <_ZN13PathFollowing4initEv>

	esc.init();
 8007aa2:	4814      	ldr	r0, [pc, #80]	; (8007af4 <cppInit+0x140>)
 8007aa4:	f7f9 fba2 	bl	80011ec <_ZN3ESC4initEv>

}
 8007aa8:	bf00      	nop
 8007aaa:	bd98      	pop	{r3, r4, r7, pc}
 8007aac:	2000055c 	.word	0x2000055c
 8007ab0:	08018fac 	.word	0x08018fac
 8007ab4:	08018fb4 	.word	0x08018fb4
 8007ab8:	2000057c 	.word	0x2000057c
 8007abc:	20000558 	.word	0x20000558
 8007ac0:	20000244 	.word	0x20000244
 8007ac4:	20000554 	.word	0x20000554
 8007ac8:	20020928 	.word	0x20020928
 8007acc:	20000568 	.word	0x20000568
 8007ad0:	200209d4 	.word	0x200209d4
 8007ad4:	00000000 	.word	0x00000000
 8007ad8:	4129999a 	.word	0x4129999a
 8007adc:	3f99999a 	.word	0x3f99999a
 8007ae0:	20020950 	.word	0x20020950
 8007ae4:	3f5e3fbc 	.word	0x3f5e3fbc
 8007ae8:	3d75c28f 	.word	0x3d75c28f
 8007aec:	20020990 	.word	0x20020990
 8007af0:	2002db20 	.word	0x2002db20
 8007af4:	200209d0 	.word	0x200209d0

08007af8 <cppFlip1ms>:

void cppFlip1ms(void)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 8007afc:	480e      	ldr	r0, [pc, #56]	; (8007b38 <cppFlip1ms+0x40>)
 8007afe:	f7fa fce3 	bl	80024c8 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 8007b02:	480e      	ldr	r0, [pc, #56]	; (8007b3c <cppFlip1ms+0x44>)
 8007b04:	f7fa f90c 	bl	8001d20 <_ZN3IMU12updateValuesEv>
	encoder.update();
 8007b08:	480d      	ldr	r0, [pc, #52]	; (8007b40 <cppFlip1ms+0x48>)
 8007b0a:	f7f9 fcb5 	bl	8001478 <_ZN7Encoder6updateEv>
	line_trace.flip();
 8007b0e:	480d      	ldr	r0, [pc, #52]	; (8007b44 <cppFlip1ms+0x4c>)
 8007b10:	f7fc fa1c 	bl	8003f4c <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 8007b14:	480c      	ldr	r0, [pc, #48]	; (8007b48 <cppFlip1ms+0x50>)
 8007b16:	f7fe f985 	bl	8005e24 <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 8007b1a:	480c      	ldr	r0, [pc, #48]	; (8007b4c <cppFlip1ms+0x54>)
 8007b1c:	f7fd fb3c 	bl	8005198 <_ZN8Odometry4flipEv>
	side_sensor.updateStatus();
 8007b20:	480b      	ldr	r0, [pc, #44]	; (8007b50 <cppFlip1ms+0x58>)
 8007b22:	f7fd fd67 	bl	80055f4 <_ZN10SideSensor12updateStatusEv>

	motor.motorCtrl();
 8007b26:	480b      	ldr	r0, [pc, #44]	; (8007b54 <cppFlip1ms+0x5c>)
 8007b28:	f7fd fa02 	bl	8004f30 <_ZN5Motor9motorCtrlEv>
*/
	//mon_cnt = twice_cnt;
	/*
	*/

	encoder.clear();
 8007b2c:	4804      	ldr	r0, [pc, #16]	; (8007b40 <cppFlip1ms+0x48>)
 8007b2e:	f7f9 fd3b 	bl	80015a8 <_ZN7Encoder5clearEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 8007b32:	bf00      	nop
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	20000244 	.word	0x20000244
 8007b3c:	20000568 	.word	0x20000568
 8007b40:	20020928 	.word	0x20020928
 8007b44:	200209d4 	.word	0x200209d4
 8007b48:	20020950 	.word	0x20020950
 8007b4c:	20020990 	.word	0x20020990
 8007b50:	2000053c 	.word	0x2000053c
 8007b54:	20000554 	.word	0x20000554

08007b58 <cppFlip100ns>:

void cppFlip100ns(void)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 8007b5c:	4802      	ldr	r0, [pc, #8]	; (8007b68 <cppFlip100ns+0x10>)
 8007b5e:	f7fa fc65 	bl	800242c <_ZN10LineSensor17storeSensorValuesEv>
}
 8007b62:	bf00      	nop
 8007b64:	bd80      	pop	{r7, pc}
 8007b66:	bf00      	nop
 8007b68:	20000244 	.word	0x20000244

08007b6c <cppFlip10ms>:

void cppFlip10ms(void)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	af00      	add	r7, sp, #0
		sys_ident.updateMsig();
		twice_cnt = 0;
	}
	*/

	logger.storeLog(line_trace.getTargetVelocity());
 8007b70:	480a      	ldr	r0, [pc, #40]	; (8007b9c <cppFlip10ms+0x30>)
 8007b72:	f7fc f91e 	bl	8003db2 <_ZN9LineTrace17getTargetVelocityEv>
 8007b76:	eef0 7a40 	vmov.f32	s15, s0
 8007b7a:	eeb0 0a67 	vmov.f32	s0, s15
 8007b7e:	4808      	ldr	r0, [pc, #32]	; (8007ba0 <cppFlip10ms+0x34>)
 8007b80:	f7fc ff38 	bl	80049f4 <_ZN6Logger8storeLogEf>
	logger.storeLog2(velocity_ctrl.getCurrentVelocity());
 8007b84:	4807      	ldr	r0, [pc, #28]	; (8007ba4 <cppFlip10ms+0x38>)
 8007b86:	f7fe f98f 	bl	8005ea8 <_ZN12VelocityCtrl18getCurrentVelocityEv>
 8007b8a:	eef0 7a40 	vmov.f32	s15, s0
 8007b8e:	eeb0 0a67 	vmov.f32	s0, s15
 8007b92:	4803      	ldr	r0, [pc, #12]	; (8007ba0 <cppFlip10ms+0x34>)
 8007b94:	f7fc ff7c 	bl	8004a90 <_ZN6Logger9storeLog2Ef>
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 8007b98:	bf00      	nop
 8007b9a:	bd80      	pop	{r7, pc}
 8007b9c:	200209d4 	.word	0x200209d4
 8007ba0:	2000057c 	.word	0x2000057c
 8007ba4:	20020950 	.word	0x20020950

08007ba8 <cppExit>:

void cppExit(uint16_t gpio_pin)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	4603      	mov	r3, r0
 8007bb0:	80fb      	strh	r3, [r7, #6]
	if(gpio_pin == GPIO_PIN_2){ //Right
 8007bb2:	88fb      	ldrh	r3, [r7, #6]
 8007bb4:	2b04      	cmp	r3, #4
 8007bb6:	d103      	bne.n	8007bc0 <cppExit+0x18>
		side_sensor.updateStatusRightExti();
 8007bb8:	4807      	ldr	r0, [pc, #28]	; (8007bd8 <cppExit+0x30>)
 8007bba:	f7fd fcd3 	bl	8005564 <_ZN10SideSensor21updateStatusRightExtiEv>
	}
	else if(gpio_pin == GPIO_PIN_8){ //Left
		side_sensor.updateStatusLeftExti();
	}
}
 8007bbe:	e006      	b.n	8007bce <cppExit+0x26>
	else if(gpio_pin == GPIO_PIN_8){ //Left
 8007bc0:	88fb      	ldrh	r3, [r7, #6]
 8007bc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bc6:	d102      	bne.n	8007bce <cppExit+0x26>
		side_sensor.updateStatusLeftExti();
 8007bc8:	4803      	ldr	r0, [pc, #12]	; (8007bd8 <cppExit+0x30>)
 8007bca:	f7fd fcef 	bl	80055ac <_ZN10SideSensor20updateStatusLeftExtiEv>
}
 8007bce:	bf00      	nop
 8007bd0:	3708      	adds	r7, #8
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}
 8007bd6:	bf00      	nop
 8007bd8:	2000053c 	.word	0x2000053c
 8007bdc:	00000000 	.word	0x00000000

08007be0 <cppLoop>:

void cppLoop(void)
{
 8007be0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007be2:	b085      	sub	sp, #20
 8007be4:	af02      	add	r7, sp, #8
	static int16_t selector_gain;
	static int16_t selector_run;
	static int16_t selector_acc, selector_acc2;
	static int16_t selector_vel, selector_vel2;

	static float adj_kp = line_trace.getKp();
 8007be6:	4baf      	ldr	r3, [pc, #700]	; (8007ea4 <cppLoop+0x2c4>)
 8007be8:	781b      	ldrb	r3, [r3, #0]
 8007bea:	f3bf 8f5b 	dmb	ish
 8007bee:	b2db      	uxtb	r3, r3
 8007bf0:	f003 0301 	and.w	r3, r3, #1
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	bf0c      	ite	eq
 8007bf8:	2301      	moveq	r3, #1
 8007bfa:	2300      	movne	r3, #0
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d015      	beq.n	8007c2e <cppLoop+0x4e>
 8007c02:	48a8      	ldr	r0, [pc, #672]	; (8007ea4 <cppLoop+0x2c4>)
 8007c04:	f00c fe9d 	bl	8014942 <__cxa_guard_acquire>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	bf14      	ite	ne
 8007c0e:	2301      	movne	r3, #1
 8007c10:	2300      	moveq	r3, #0
 8007c12:	b2db      	uxtb	r3, r3
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d00a      	beq.n	8007c2e <cppLoop+0x4e>
 8007c18:	48a3      	ldr	r0, [pc, #652]	; (8007ea8 <cppLoop+0x2c8>)
 8007c1a:	f7fb fff8 	bl	8003c0e <_ZN9LineTrace5getKpEv>
 8007c1e:	eef0 7a40 	vmov.f32	s15, s0
 8007c22:	4ba2      	ldr	r3, [pc, #648]	; (8007eac <cppLoop+0x2cc>)
 8007c24:	edc3 7a00 	vstr	s15, [r3]
 8007c28:	489e      	ldr	r0, [pc, #632]	; (8007ea4 <cppLoop+0x2c4>)
 8007c2a:	f00c fe96 	bl	801495a <__cxa_guard_release>
	static float adj_ki= line_trace.getKi();
 8007c2e:	4ba0      	ldr	r3, [pc, #640]	; (8007eb0 <cppLoop+0x2d0>)
 8007c30:	781b      	ldrb	r3, [r3, #0]
 8007c32:	f3bf 8f5b 	dmb	ish
 8007c36:	b2db      	uxtb	r3, r3
 8007c38:	f003 0301 	and.w	r3, r3, #1
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	bf0c      	ite	eq
 8007c40:	2301      	moveq	r3, #1
 8007c42:	2300      	movne	r3, #0
 8007c44:	b2db      	uxtb	r3, r3
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d015      	beq.n	8007c76 <cppLoop+0x96>
 8007c4a:	4899      	ldr	r0, [pc, #612]	; (8007eb0 <cppLoop+0x2d0>)
 8007c4c:	f00c fe79 	bl	8014942 <__cxa_guard_acquire>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	bf14      	ite	ne
 8007c56:	2301      	movne	r3, #1
 8007c58:	2300      	moveq	r3, #0
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d00a      	beq.n	8007c76 <cppLoop+0x96>
 8007c60:	4891      	ldr	r0, [pc, #580]	; (8007ea8 <cppLoop+0x2c8>)
 8007c62:	f7fb ffe3 	bl	8003c2c <_ZN9LineTrace5getKiEv>
 8007c66:	eef0 7a40 	vmov.f32	s15, s0
 8007c6a:	4b92      	ldr	r3, [pc, #584]	; (8007eb4 <cppLoop+0x2d4>)
 8007c6c:	edc3 7a00 	vstr	s15, [r3]
 8007c70:	488f      	ldr	r0, [pc, #572]	; (8007eb0 <cppLoop+0x2d0>)
 8007c72:	f00c fe72 	bl	801495a <__cxa_guard_release>
	static float adj_kd = line_trace.getKd();
 8007c76:	4b90      	ldr	r3, [pc, #576]	; (8007eb8 <cppLoop+0x2d8>)
 8007c78:	781b      	ldrb	r3, [r3, #0]
 8007c7a:	f3bf 8f5b 	dmb	ish
 8007c7e:	b2db      	uxtb	r3, r3
 8007c80:	f003 0301 	and.w	r3, r3, #1
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	bf0c      	ite	eq
 8007c88:	2301      	moveq	r3, #1
 8007c8a:	2300      	movne	r3, #0
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d015      	beq.n	8007cbe <cppLoop+0xde>
 8007c92:	4889      	ldr	r0, [pc, #548]	; (8007eb8 <cppLoop+0x2d8>)
 8007c94:	f00c fe55 	bl	8014942 <__cxa_guard_acquire>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	bf14      	ite	ne
 8007c9e:	2301      	movne	r3, #1
 8007ca0:	2300      	moveq	r3, #0
 8007ca2:	b2db      	uxtb	r3, r3
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d00a      	beq.n	8007cbe <cppLoop+0xde>
 8007ca8:	487f      	ldr	r0, [pc, #508]	; (8007ea8 <cppLoop+0x2c8>)
 8007caa:	f7fb ffce 	bl	8003c4a <_ZN9LineTrace5getKdEv>
 8007cae:	eef0 7a40 	vmov.f32	s15, s0
 8007cb2:	4b82      	ldr	r3, [pc, #520]	; (8007ebc <cppLoop+0x2dc>)
 8007cb4:	edc3 7a00 	vstr	s15, [r3]
 8007cb8:	487f      	ldr	r0, [pc, #508]	; (8007eb8 <cppLoop+0x2d8>)
 8007cba:	f00c fe4e 	bl	801495a <__cxa_guard_release>

	static float adj_kp_slow = line_trace.getKpSlow();
 8007cbe:	4b80      	ldr	r3, [pc, #512]	; (8007ec0 <cppLoop+0x2e0>)
 8007cc0:	781b      	ldrb	r3, [r3, #0]
 8007cc2:	f3bf 8f5b 	dmb	ish
 8007cc6:	b2db      	uxtb	r3, r3
 8007cc8:	f003 0301 	and.w	r3, r3, #1
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	bf0c      	ite	eq
 8007cd0:	2301      	moveq	r3, #1
 8007cd2:	2300      	movne	r3, #0
 8007cd4:	b2db      	uxtb	r3, r3
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d015      	beq.n	8007d06 <cppLoop+0x126>
 8007cda:	4879      	ldr	r0, [pc, #484]	; (8007ec0 <cppLoop+0x2e0>)
 8007cdc:	f00c fe31 	bl	8014942 <__cxa_guard_acquire>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	bf14      	ite	ne
 8007ce6:	2301      	movne	r3, #1
 8007ce8:	2300      	moveq	r3, #0
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d00a      	beq.n	8007d06 <cppLoop+0x126>
 8007cf0:	486d      	ldr	r0, [pc, #436]	; (8007ea8 <cppLoop+0x2c8>)
 8007cf2:	f7fb ffd2 	bl	8003c9a <_ZN9LineTrace9getKpSlowEv>
 8007cf6:	eef0 7a40 	vmov.f32	s15, s0
 8007cfa:	4b72      	ldr	r3, [pc, #456]	; (8007ec4 <cppLoop+0x2e4>)
 8007cfc:	edc3 7a00 	vstr	s15, [r3]
 8007d00:	486f      	ldr	r0, [pc, #444]	; (8007ec0 <cppLoop+0x2e0>)
 8007d02:	f00c fe2a 	bl	801495a <__cxa_guard_release>
	static float adj_ki_slow = line_trace.getKiSlow();
 8007d06:	4b70      	ldr	r3, [pc, #448]	; (8007ec8 <cppLoop+0x2e8>)
 8007d08:	781b      	ldrb	r3, [r3, #0]
 8007d0a:	f3bf 8f5b 	dmb	ish
 8007d0e:	b2db      	uxtb	r3, r3
 8007d10:	f003 0301 	and.w	r3, r3, #1
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	bf0c      	ite	eq
 8007d18:	2301      	moveq	r3, #1
 8007d1a:	2300      	movne	r3, #0
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d015      	beq.n	8007d4e <cppLoop+0x16e>
 8007d22:	4869      	ldr	r0, [pc, #420]	; (8007ec8 <cppLoop+0x2e8>)
 8007d24:	f00c fe0d 	bl	8014942 <__cxa_guard_acquire>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	bf14      	ite	ne
 8007d2e:	2301      	movne	r3, #1
 8007d30:	2300      	moveq	r3, #0
 8007d32:	b2db      	uxtb	r3, r3
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d00a      	beq.n	8007d4e <cppLoop+0x16e>
 8007d38:	485b      	ldr	r0, [pc, #364]	; (8007ea8 <cppLoop+0x2c8>)
 8007d3a:	f7fb ffbd 	bl	8003cb8 <_ZN9LineTrace9getKiSlowEv>
 8007d3e:	eef0 7a40 	vmov.f32	s15, s0
 8007d42:	4b62      	ldr	r3, [pc, #392]	; (8007ecc <cppLoop+0x2ec>)
 8007d44:	edc3 7a00 	vstr	s15, [r3]
 8007d48:	485f      	ldr	r0, [pc, #380]	; (8007ec8 <cppLoop+0x2e8>)
 8007d4a:	f00c fe06 	bl	801495a <__cxa_guard_release>
	static float adj_kd_slow = line_trace.getKdSlow();
 8007d4e:	4b60      	ldr	r3, [pc, #384]	; (8007ed0 <cppLoop+0x2f0>)
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	f3bf 8f5b 	dmb	ish
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	f003 0301 	and.w	r3, r3, #1
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	bf0c      	ite	eq
 8007d60:	2301      	moveq	r3, #1
 8007d62:	2300      	movne	r3, #0
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d015      	beq.n	8007d96 <cppLoop+0x1b6>
 8007d6a:	4859      	ldr	r0, [pc, #356]	; (8007ed0 <cppLoop+0x2f0>)
 8007d6c:	f00c fde9 	bl	8014942 <__cxa_guard_acquire>
 8007d70:	4603      	mov	r3, r0
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	bf14      	ite	ne
 8007d76:	2301      	movne	r3, #1
 8007d78:	2300      	moveq	r3, #0
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d00a      	beq.n	8007d96 <cppLoop+0x1b6>
 8007d80:	4849      	ldr	r0, [pc, #292]	; (8007ea8 <cppLoop+0x2c8>)
 8007d82:	f7fb ffa8 	bl	8003cd6 <_ZN9LineTrace9getKdSlowEv>
 8007d86:	eef0 7a40 	vmov.f32	s15, s0
 8007d8a:	4b52      	ldr	r3, [pc, #328]	; (8007ed4 <cppLoop+0x2f4>)
 8007d8c:	edc3 7a00 	vstr	s15, [r3]
 8007d90:	484f      	ldr	r0, [pc, #316]	; (8007ed0 <cppLoop+0x2f0>)
 8007d92:	f00c fde2 	bl	801495a <__cxa_guard_release>

	static float adj_velocity = line_trace.getTargetVelocity();
 8007d96:	4b50      	ldr	r3, [pc, #320]	; (8007ed8 <cppLoop+0x2f8>)
 8007d98:	781b      	ldrb	r3, [r3, #0]
 8007d9a:	f3bf 8f5b 	dmb	ish
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	f003 0301 	and.w	r3, r3, #1
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	bf0c      	ite	eq
 8007da8:	2301      	moveq	r3, #1
 8007daa:	2300      	movne	r3, #0
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d015      	beq.n	8007dde <cppLoop+0x1fe>
 8007db2:	4849      	ldr	r0, [pc, #292]	; (8007ed8 <cppLoop+0x2f8>)
 8007db4:	f00c fdc5 	bl	8014942 <__cxa_guard_acquire>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	bf14      	ite	ne
 8007dbe:	2301      	movne	r3, #1
 8007dc0:	2300      	moveq	r3, #0
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d00a      	beq.n	8007dde <cppLoop+0x1fe>
 8007dc8:	4837      	ldr	r0, [pc, #220]	; (8007ea8 <cppLoop+0x2c8>)
 8007dca:	f7fb fff2 	bl	8003db2 <_ZN9LineTrace17getTargetVelocityEv>
 8007dce:	eef0 7a40 	vmov.f32	s15, s0
 8007dd2:	4b42      	ldr	r3, [pc, #264]	; (8007edc <cppLoop+0x2fc>)
 8007dd4:	edc3 7a00 	vstr	s15, [r3]
 8007dd8:	483f      	ldr	r0, [pc, #252]	; (8007ed8 <cppLoop+0x2f8>)
 8007dda:	f00c fdbe 	bl	801495a <__cxa_guard_release>
	static float adj_max_velocity = line_trace.getMaxVelocity();
 8007dde:	4b40      	ldr	r3, [pc, #256]	; (8007ee0 <cppLoop+0x300>)
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	f3bf 8f5b 	dmb	ish
 8007de6:	b2db      	uxtb	r3, r3
 8007de8:	f003 0301 	and.w	r3, r3, #1
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	bf0c      	ite	eq
 8007df0:	2301      	moveq	r3, #1
 8007df2:	2300      	movne	r3, #0
 8007df4:	b2db      	uxtb	r3, r3
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d015      	beq.n	8007e26 <cppLoop+0x246>
 8007dfa:	4839      	ldr	r0, [pc, #228]	; (8007ee0 <cppLoop+0x300>)
 8007dfc:	f00c fda1 	bl	8014942 <__cxa_guard_acquire>
 8007e00:	4603      	mov	r3, r0
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	bf14      	ite	ne
 8007e06:	2301      	movne	r3, #1
 8007e08:	2300      	moveq	r3, #0
 8007e0a:	b2db      	uxtb	r3, r3
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d00a      	beq.n	8007e26 <cppLoop+0x246>
 8007e10:	4825      	ldr	r0, [pc, #148]	; (8007ea8 <cppLoop+0x2c8>)
 8007e12:	f7fb ffde 	bl	8003dd2 <_ZN9LineTrace14getMaxVelocityEv>
 8007e16:	eef0 7a40 	vmov.f32	s15, s0
 8007e1a:	4b32      	ldr	r3, [pc, #200]	; (8007ee4 <cppLoop+0x304>)
 8007e1c:	edc3 7a00 	vstr	s15, [r3]
 8007e20:	482f      	ldr	r0, [pc, #188]	; (8007ee0 <cppLoop+0x300>)
 8007e22:	f00c fd9a 	bl	801495a <__cxa_guard_release>
	static float adj_max_velocity2 = line_trace.getMaxVelocity2();
 8007e26:	4b30      	ldr	r3, [pc, #192]	; (8007ee8 <cppLoop+0x308>)
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	f3bf 8f5b 	dmb	ish
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	f003 0301 	and.w	r3, r3, #1
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	bf0c      	ite	eq
 8007e38:	2301      	moveq	r3, #1
 8007e3a:	2300      	movne	r3, #0
 8007e3c:	b2db      	uxtb	r3, r3
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d015      	beq.n	8007e6e <cppLoop+0x28e>
 8007e42:	4829      	ldr	r0, [pc, #164]	; (8007ee8 <cppLoop+0x308>)
 8007e44:	f00c fd7d 	bl	8014942 <__cxa_guard_acquire>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	bf14      	ite	ne
 8007e4e:	2301      	movne	r3, #1
 8007e50:	2300      	moveq	r3, #0
 8007e52:	b2db      	uxtb	r3, r3
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d00a      	beq.n	8007e6e <cppLoop+0x28e>
 8007e58:	4813      	ldr	r0, [pc, #76]	; (8007ea8 <cppLoop+0x2c8>)
 8007e5a:	f7fb ffca 	bl	8003df2 <_ZN9LineTrace15getMaxVelocity2Ev>
 8007e5e:	eef0 7a40 	vmov.f32	s15, s0
 8007e62:	4b22      	ldr	r3, [pc, #136]	; (8007eec <cppLoop+0x30c>)
 8007e64:	edc3 7a00 	vstr	s15, [r3]
 8007e68:	481f      	ldr	r0, [pc, #124]	; (8007ee8 <cppLoop+0x308>)
 8007e6a:	f00c fd76 	bl	801495a <__cxa_guard_release>
	static float adj_min_velocity = line_trace.getMinVelocity();
 8007e6e:	4b20      	ldr	r3, [pc, #128]	; (8007ef0 <cppLoop+0x310>)
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	f3bf 8f5b 	dmb	ish
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	f003 0301 	and.w	r3, r3, #1
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	bf0c      	ite	eq
 8007e80:	2301      	moveq	r3, #1
 8007e82:	2300      	movne	r3, #0
 8007e84:	b2db      	uxtb	r3, r3
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d03f      	beq.n	8007f0a <cppLoop+0x32a>
 8007e8a:	4819      	ldr	r0, [pc, #100]	; (8007ef0 <cppLoop+0x310>)
 8007e8c:	f00c fd59 	bl	8014942 <__cxa_guard_acquire>
 8007e90:	4603      	mov	r3, r0
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	bf14      	ite	ne
 8007e96:	2301      	movne	r3, #1
 8007e98:	2300      	moveq	r3, #0
 8007e9a:	b2db      	uxtb	r3, r3
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d034      	beq.n	8007f0a <cppLoop+0x32a>
 8007ea0:	e028      	b.n	8007ef4 <cppLoop+0x314>
 8007ea2:	bf00      	nop
 8007ea4:	20045258 	.word	0x20045258
 8007ea8:	200209d4 	.word	0x200209d4
 8007eac:	20045254 	.word	0x20045254
 8007eb0:	20045260 	.word	0x20045260
 8007eb4:	2004525c 	.word	0x2004525c
 8007eb8:	20045268 	.word	0x20045268
 8007ebc:	20045264 	.word	0x20045264
 8007ec0:	20045270 	.word	0x20045270
 8007ec4:	2004526c 	.word	0x2004526c
 8007ec8:	20045278 	.word	0x20045278
 8007ecc:	20045274 	.word	0x20045274
 8007ed0:	20045280 	.word	0x20045280
 8007ed4:	2004527c 	.word	0x2004527c
 8007ed8:	20045288 	.word	0x20045288
 8007edc:	20045284 	.word	0x20045284
 8007ee0:	20045290 	.word	0x20045290
 8007ee4:	2004528c 	.word	0x2004528c
 8007ee8:	20045298 	.word	0x20045298
 8007eec:	20045294 	.word	0x20045294
 8007ef0:	200452a0 	.word	0x200452a0
 8007ef4:	48b6      	ldr	r0, [pc, #728]	; (80081d0 <cppLoop+0x5f0>)
 8007ef6:	f7fb ff8c 	bl	8003e12 <_ZN9LineTrace14getMinVelocityEv>
 8007efa:	eef0 7a40 	vmov.f32	s15, s0
 8007efe:	4bb5      	ldr	r3, [pc, #724]	; (80081d4 <cppLoop+0x5f4>)
 8007f00:	edc3 7a00 	vstr	s15, [r3]
 8007f04:	48b4      	ldr	r0, [pc, #720]	; (80081d8 <cppLoop+0x5f8>)
 8007f06:	f00c fd28 	bl	801495a <__cxa_guard_release>
	static float adj_min_velocity2 = line_trace.getMinVelocity2();
 8007f0a:	4bb4      	ldr	r3, [pc, #720]	; (80081dc <cppLoop+0x5fc>)
 8007f0c:	781b      	ldrb	r3, [r3, #0]
 8007f0e:	f3bf 8f5b 	dmb	ish
 8007f12:	b2db      	uxtb	r3, r3
 8007f14:	f003 0301 	and.w	r3, r3, #1
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	bf0c      	ite	eq
 8007f1c:	2301      	moveq	r3, #1
 8007f1e:	2300      	movne	r3, #0
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d015      	beq.n	8007f52 <cppLoop+0x372>
 8007f26:	48ad      	ldr	r0, [pc, #692]	; (80081dc <cppLoop+0x5fc>)
 8007f28:	f00c fd0b 	bl	8014942 <__cxa_guard_acquire>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	bf14      	ite	ne
 8007f32:	2301      	movne	r3, #1
 8007f34:	2300      	moveq	r3, #0
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d00a      	beq.n	8007f52 <cppLoop+0x372>
 8007f3c:	48a4      	ldr	r0, [pc, #656]	; (80081d0 <cppLoop+0x5f0>)
 8007f3e:	f7fb ff78 	bl	8003e32 <_ZN9LineTrace15getMinVelocity2Ev>
 8007f42:	eef0 7a40 	vmov.f32	s15, s0
 8007f46:	4ba6      	ldr	r3, [pc, #664]	; (80081e0 <cppLoop+0x600>)
 8007f48:	edc3 7a00 	vstr	s15, [r3]
 8007f4c:	48a3      	ldr	r0, [pc, #652]	; (80081dc <cppLoop+0x5fc>)
 8007f4e:	f00c fd04 	bl	801495a <__cxa_guard_release>

	static float adj_acc = line_trace.getMaxAcc();
 8007f52:	4ba4      	ldr	r3, [pc, #656]	; (80081e4 <cppLoop+0x604>)
 8007f54:	781b      	ldrb	r3, [r3, #0]
 8007f56:	f3bf 8f5b 	dmb	ish
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	f003 0301 	and.w	r3, r3, #1
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	bf0c      	ite	eq
 8007f64:	2301      	moveq	r3, #1
 8007f66:	2300      	movne	r3, #0
 8007f68:	b2db      	uxtb	r3, r3
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d015      	beq.n	8007f9a <cppLoop+0x3ba>
 8007f6e:	489d      	ldr	r0, [pc, #628]	; (80081e4 <cppLoop+0x604>)
 8007f70:	f00c fce7 	bl	8014942 <__cxa_guard_acquire>
 8007f74:	4603      	mov	r3, r0
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	bf14      	ite	ne
 8007f7a:	2301      	movne	r3, #1
 8007f7c:	2300      	moveq	r3, #0
 8007f7e:	b2db      	uxtb	r3, r3
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d00a      	beq.n	8007f9a <cppLoop+0x3ba>
 8007f84:	4892      	ldr	r0, [pc, #584]	; (80081d0 <cppLoop+0x5f0>)
 8007f86:	f7fb ff98 	bl	8003eba <_ZN9LineTrace9getMaxAccEv>
 8007f8a:	eef0 7a40 	vmov.f32	s15, s0
 8007f8e:	4b96      	ldr	r3, [pc, #600]	; (80081e8 <cppLoop+0x608>)
 8007f90:	edc3 7a00 	vstr	s15, [r3]
 8007f94:	4893      	ldr	r0, [pc, #588]	; (80081e4 <cppLoop+0x604>)
 8007f96:	f00c fce0 	bl	801495a <__cxa_guard_release>
	static float adj_dec = line_trace.getMaxDec();
 8007f9a:	4b94      	ldr	r3, [pc, #592]	; (80081ec <cppLoop+0x60c>)
 8007f9c:	781b      	ldrb	r3, [r3, #0]
 8007f9e:	f3bf 8f5b 	dmb	ish
 8007fa2:	b2db      	uxtb	r3, r3
 8007fa4:	f003 0301 	and.w	r3, r3, #1
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	bf0c      	ite	eq
 8007fac:	2301      	moveq	r3, #1
 8007fae:	2300      	movne	r3, #0
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d015      	beq.n	8007fe2 <cppLoop+0x402>
 8007fb6:	488d      	ldr	r0, [pc, #564]	; (80081ec <cppLoop+0x60c>)
 8007fb8:	f00c fcc3 	bl	8014942 <__cxa_guard_acquire>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	bf14      	ite	ne
 8007fc2:	2301      	movne	r3, #1
 8007fc4:	2300      	moveq	r3, #0
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d00a      	beq.n	8007fe2 <cppLoop+0x402>
 8007fcc:	4880      	ldr	r0, [pc, #512]	; (80081d0 <cppLoop+0x5f0>)
 8007fce:	f7fb ffaa 	bl	8003f26 <_ZN9LineTrace9getMaxDecEv>
 8007fd2:	eef0 7a40 	vmov.f32	s15, s0
 8007fd6:	4b86      	ldr	r3, [pc, #536]	; (80081f0 <cppLoop+0x610>)
 8007fd8:	edc3 7a00 	vstr	s15, [r3]
 8007fdc:	4883      	ldr	r0, [pc, #524]	; (80081ec <cppLoop+0x60c>)
 8007fde:	f00c fcbc 	bl	801495a <__cxa_guard_release>
	static float adj_acc2 = line_trace.getMaxAcc2();
 8007fe2:	4b84      	ldr	r3, [pc, #528]	; (80081f4 <cppLoop+0x614>)
 8007fe4:	781b      	ldrb	r3, [r3, #0]
 8007fe6:	f3bf 8f5b 	dmb	ish
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	f003 0301 	and.w	r3, r3, #1
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	bf0c      	ite	eq
 8007ff4:	2301      	moveq	r3, #1
 8007ff6:	2300      	movne	r3, #0
 8007ff8:	b2db      	uxtb	r3, r3
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d015      	beq.n	800802a <cppLoop+0x44a>
 8007ffe:	487d      	ldr	r0, [pc, #500]	; (80081f4 <cppLoop+0x614>)
 8008000:	f00c fc9f 	bl	8014942 <__cxa_guard_acquire>
 8008004:	4603      	mov	r3, r0
 8008006:	2b00      	cmp	r3, #0
 8008008:	bf14      	ite	ne
 800800a:	2301      	movne	r3, #1
 800800c:	2300      	moveq	r3, #0
 800800e:	b2db      	uxtb	r3, r3
 8008010:	2b00      	cmp	r3, #0
 8008012:	d00a      	beq.n	800802a <cppLoop+0x44a>
 8008014:	486e      	ldr	r0, [pc, #440]	; (80081d0 <cppLoop+0x5f0>)
 8008016:	f7fb ff74 	bl	8003f02 <_ZN9LineTrace10getMaxAcc2Ev>
 800801a:	eef0 7a40 	vmov.f32	s15, s0
 800801e:	4b76      	ldr	r3, [pc, #472]	; (80081f8 <cppLoop+0x618>)
 8008020:	edc3 7a00 	vstr	s15, [r3]
 8008024:	4873      	ldr	r0, [pc, #460]	; (80081f4 <cppLoop+0x614>)
 8008026:	f00c fc98 	bl	801495a <__cxa_guard_release>
	static float adj_dec2 = line_trace.getMaxDec2();
 800802a:	4b74      	ldr	r3, [pc, #464]	; (80081fc <cppLoop+0x61c>)
 800802c:	781b      	ldrb	r3, [r3, #0]
 800802e:	f3bf 8f5b 	dmb	ish
 8008032:	b2db      	uxtb	r3, r3
 8008034:	f003 0301 	and.w	r3, r3, #1
 8008038:	2b00      	cmp	r3, #0
 800803a:	bf0c      	ite	eq
 800803c:	2301      	moveq	r3, #1
 800803e:	2300      	movne	r3, #0
 8008040:	b2db      	uxtb	r3, r3
 8008042:	2b00      	cmp	r3, #0
 8008044:	d015      	beq.n	8008072 <cppLoop+0x492>
 8008046:	486d      	ldr	r0, [pc, #436]	; (80081fc <cppLoop+0x61c>)
 8008048:	f00c fc7b 	bl	8014942 <__cxa_guard_acquire>
 800804c:	4603      	mov	r3, r0
 800804e:	2b00      	cmp	r3, #0
 8008050:	bf14      	ite	ne
 8008052:	2301      	movne	r3, #1
 8008054:	2300      	moveq	r3, #0
 8008056:	b2db      	uxtb	r3, r3
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00a      	beq.n	8008072 <cppLoop+0x492>
 800805c:	485c      	ldr	r0, [pc, #368]	; (80081d0 <cppLoop+0x5f0>)
 800805e:	f7fb ff3e 	bl	8003ede <_ZN9LineTrace10getMaxDec2Ev>
 8008062:	eef0 7a40 	vmov.f32	s15, s0
 8008066:	4b66      	ldr	r3, [pc, #408]	; (8008200 <cppLoop+0x620>)
 8008068:	edc3 7a00 	vstr	s15, [r3]
 800806c:	4863      	ldr	r0, [pc, #396]	; (80081fc <cppLoop+0x61c>)
 800806e:	f00c fc74 	bl	801495a <__cxa_guard_release>

	switch(rotary_switch.getValue()){
 8008072:	4864      	ldr	r0, [pc, #400]	; (8008204 <cppLoop+0x624>)
 8008074:	f7fd f9fe 	bl	8005474 <_ZN12RotarySwitch8getValueEv>
 8008078:	4603      	mov	r3, r0
 800807a:	2b0f      	cmp	r3, #15
 800807c:	f201 8617 	bhi.w	8009cae <cppLoop+0x20ce>
 8008080:	a201      	add	r2, pc, #4	; (adr r2, 8008088 <cppLoop+0x4a8>)
 8008082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008086:	bf00      	nop
 8008088:	080080c9 	.word	0x080080c9
 800808c:	08008495 	.word	0x08008495
 8008090:	08008809 	.word	0x08008809
 8008094:	08008ad5 	.word	0x08008ad5
 8008098:	08008ebb 	.word	0x08008ebb
 800809c:	080092d5 	.word	0x080092d5
 80080a0:	0800955b 	.word	0x0800955b
 80080a4:	08009caf 	.word	0x08009caf
 80080a8:	08009caf 	.word	0x08009caf
 80080ac:	08009caf 	.word	0x08009caf
 80080b0:	080097dd 	.word	0x080097dd
 80080b4:	08009899 	.word	0x08009899
 80080b8:	08009939 	.word	0x08009939
 80080bc:	080099bf 	.word	0x080099bf
 80080c0:	08009afd 	.word	0x08009afd
 80080c4:	08009bd7 	.word	0x08009bd7
	/*-------------------------------------------------------------------------*/
	/*-----------------------------------Gain setting 1 -----------------------*/
	/*-------------------------------------------------------------------------*/
	case 0:
		led.fullColor('W');
 80080c8:	2157      	movs	r1, #87	; 0x57
 80080ca:	484f      	ldr	r0, [pc, #316]	; (8008208 <cppLoop+0x628>)
 80080cc:	f7fa f842 	bl	8002154 <_ZN3LED9fullColorEc>

		lcd_clear();
 80080d0:	f7f8 ffe6 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80080d4:	2100      	movs	r1, #0
 80080d6:	2000      	movs	r0, #0
 80080d8:	f7f8 fff2 	bl	80010c0 <lcd_locate>
		lcd_printf("Slow%4.2lf", abs(line_trace.getKpSlow()*10000));
 80080dc:	483c      	ldr	r0, [pc, #240]	; (80081d0 <cppLoop+0x5f0>)
 80080de:	f7fb fddc 	bl	8003c9a <_ZN9LineTrace9getKpSlowEv>
 80080e2:	eeb0 7a40 	vmov.f32	s14, s0
 80080e6:	eddf 7a49 	vldr	s15, [pc, #292]	; 800820c <cppLoop+0x62c>
 80080ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080ee:	eeb0 0a67 	vmov.f32	s0, s15
 80080f2:	f7fa fbf1 	bl	80028d8 <_ZSt3absf>
 80080f6:	ee10 3a10 	vmov	r3, s0
 80080fa:	4618      	mov	r0, r3
 80080fc:	f7f8 fa3c 	bl	8000578 <__aeabi_f2d>
 8008100:	4603      	mov	r3, r0
 8008102:	460c      	mov	r4, r1
 8008104:	461a      	mov	r2, r3
 8008106:	4623      	mov	r3, r4
 8008108:	4841      	ldr	r0, [pc, #260]	; (8008210 <cppLoop+0x630>)
 800810a:	f7f9 f803 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800810e:	2101      	movs	r1, #1
 8008110:	2000      	movs	r0, #0
 8008112:	f7f8 ffd5 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", abs(line_trace.getKiSlow()*1000), abs(line_trace.getKdSlow()*100000));
 8008116:	482e      	ldr	r0, [pc, #184]	; (80081d0 <cppLoop+0x5f0>)
 8008118:	f7fb fdce 	bl	8003cb8 <_ZN9LineTrace9getKiSlowEv>
 800811c:	eeb0 7a40 	vmov.f32	s14, s0
 8008120:	eddf 7a3c 	vldr	s15, [pc, #240]	; 8008214 <cppLoop+0x634>
 8008124:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008128:	eeb0 0a67 	vmov.f32	s0, s15
 800812c:	f7fa fbd4 	bl	80028d8 <_ZSt3absf>
 8008130:	ee10 3a10 	vmov	r3, s0
 8008134:	4618      	mov	r0, r3
 8008136:	f7f8 fa1f 	bl	8000578 <__aeabi_f2d>
 800813a:	4605      	mov	r5, r0
 800813c:	460e      	mov	r6, r1
 800813e:	4824      	ldr	r0, [pc, #144]	; (80081d0 <cppLoop+0x5f0>)
 8008140:	f7fb fdc9 	bl	8003cd6 <_ZN9LineTrace9getKdSlowEv>
 8008144:	eeb0 7a40 	vmov.f32	s14, s0
 8008148:	eddf 7a33 	vldr	s15, [pc, #204]	; 8008218 <cppLoop+0x638>
 800814c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008150:	eeb0 0a67 	vmov.f32	s0, s15
 8008154:	f7fa fbc0 	bl	80028d8 <_ZSt3absf>
 8008158:	ee10 3a10 	vmov	r3, s0
 800815c:	4618      	mov	r0, r3
 800815e:	f7f8 fa0b 	bl	8000578 <__aeabi_f2d>
 8008162:	4603      	mov	r3, r0
 8008164:	460c      	mov	r4, r1
 8008166:	e9cd 3400 	strd	r3, r4, [sp]
 800816a:	462a      	mov	r2, r5
 800816c:	4633      	mov	r3, r6
 800816e:	482b      	ldr	r0, [pc, #172]	; (800821c <cppLoop+0x63c>)
 8008170:	f7f8 ffd0 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_D){
 8008174:	482a      	ldr	r0, [pc, #168]	; (8008220 <cppLoop+0x640>)
 8008176:	f7f9 ff89 	bl	800208c <_ZN8JoyStick8getValueEv>
 800817a:	4603      	mov	r3, r0
 800817c:	2b04      	cmp	r3, #4
 800817e:	bf0c      	ite	eq
 8008180:	2301      	moveq	r3, #1
 8008182:	2300      	movne	r3, #0
 8008184:	b2db      	uxtb	r3, r3
 8008186:	2b00      	cmp	r3, #0
 8008188:	d04e      	beq.n	8008228 <cppLoop+0x648>
			led.LR(-1, 1);
 800818a:	2201      	movs	r2, #1
 800818c:	f04f 31ff 	mov.w	r1, #4294967295
 8008190:	481d      	ldr	r0, [pc, #116]	; (8008208 <cppLoop+0x628>)
 8008192:	f7fa f89b 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008196:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800819a:	f001 fed5 	bl	8009f48 <HAL_Delay>

			selector_gain++;
 800819e:	4b21      	ldr	r3, [pc, #132]	; (8008224 <cppLoop+0x644>)
 80081a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80081a4:	b29b      	uxth	r3, r3
 80081a6:	3301      	adds	r3, #1
 80081a8:	b29b      	uxth	r3, r3
 80081aa:	b21a      	sxth	r2, r3
 80081ac:	4b1d      	ldr	r3, [pc, #116]	; (8008224 <cppLoop+0x644>)
 80081ae:	801a      	strh	r2, [r3, #0]
			if(selector_gain >= 3) selector_gain = 0;
 80081b0:	4b1c      	ldr	r3, [pc, #112]	; (8008224 <cppLoop+0x644>)
 80081b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80081b6:	2b02      	cmp	r3, #2
 80081b8:	dd02      	ble.n	80081c0 <cppLoop+0x5e0>
 80081ba:	4b1a      	ldr	r3, [pc, #104]	; (8008224 <cppLoop+0x644>)
 80081bc:	2200      	movs	r2, #0
 80081be:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 80081c0:	2200      	movs	r2, #0
 80081c2:	f04f 31ff 	mov.w	r1, #4294967295
 80081c6:	4810      	ldr	r0, [pc, #64]	; (8008208 <cppLoop+0x628>)
 80081c8:	f7fa f880 	bl	80022cc <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD_SLOW.TXT", 1, &adj_kd_slow, OVER_WRITE);
			line_trace.setGainSlow(adj_kp_slow, adj_ki_slow, adj_kd_slow);

			led.LR(-1, 0);
		}
		break;
 80081cc:	f001 bd71 	b.w	8009cb2 <cppLoop+0x20d2>
 80081d0:	200209d4 	.word	0x200209d4
 80081d4:	2004529c 	.word	0x2004529c
 80081d8:	200452a0 	.word	0x200452a0
 80081dc:	200452a8 	.word	0x200452a8
 80081e0:	200452a4 	.word	0x200452a4
 80081e4:	200452b0 	.word	0x200452b0
 80081e8:	200452ac 	.word	0x200452ac
 80081ec:	200452b8 	.word	0x200452b8
 80081f0:	200452b4 	.word	0x200452b4
 80081f4:	200452c0 	.word	0x200452c0
 80081f8:	200452bc 	.word	0x200452bc
 80081fc:	200452c8 	.word	0x200452c8
 8008200:	200452c4 	.word	0x200452c4
 8008204:	20000550 	.word	0x20000550
 8008208:	20000558 	.word	0x20000558
 800820c:	461c4000 	.word	0x461c4000
 8008210:	08018fb8 	.word	0x08018fb8
 8008214:	447a0000 	.word	0x447a0000
 8008218:	47c35000 	.word	0x47c35000
 800821c:	08018fc4 	.word	0x08018fc4
 8008220:	2000054c 	.word	0x2000054c
 8008224:	20045248 	.word	0x20045248
		else if(joy_stick.getValue() == JOY_R){
 8008228:	488f      	ldr	r0, [pc, #572]	; (8008468 <cppLoop+0x888>)
 800822a:	f7f9 ff2f 	bl	800208c <_ZN8JoyStick8getValueEv>
 800822e:	4603      	mov	r3, r0
 8008230:	2b10      	cmp	r3, #16
 8008232:	bf0c      	ite	eq
 8008234:	2301      	moveq	r3, #1
 8008236:	2300      	movne	r3, #0
 8008238:	b2db      	uxtb	r3, r3
 800823a:	2b00      	cmp	r3, #0
 800823c:	d059      	beq.n	80082f2 <cppLoop+0x712>
			led.LR(-1, 1);
 800823e:	2201      	movs	r2, #1
 8008240:	f04f 31ff 	mov.w	r1, #4294967295
 8008244:	4889      	ldr	r0, [pc, #548]	; (800846c <cppLoop+0x88c>)
 8008246:	f7fa f841 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 800824a:	2064      	movs	r0, #100	; 0x64
 800824c:	f001 fe7c 	bl	8009f48 <HAL_Delay>
			if(selector_gain == 0){
 8008250:	4b87      	ldr	r3, [pc, #540]	; (8008470 <cppLoop+0x890>)
 8008252:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d113      	bne.n	8008282 <cppLoop+0x6a2>
				adj_kp_slow = adj_kp_slow + 0.000001;
 800825a:	4b86      	ldr	r3, [pc, #536]	; (8008474 <cppLoop+0x894>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4618      	mov	r0, r3
 8008260:	f7f8 f98a 	bl	8000578 <__aeabi_f2d>
 8008264:	a37a      	add	r3, pc, #488	; (adr r3, 8008450 <cppLoop+0x870>)
 8008266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800826a:	f7f8 f827 	bl	80002bc <__adddf3>
 800826e:	4603      	mov	r3, r0
 8008270:	460c      	mov	r4, r1
 8008272:	4618      	mov	r0, r3
 8008274:	4621      	mov	r1, r4
 8008276:	f7f8 fccf 	bl	8000c18 <__aeabi_d2f>
 800827a:	4602      	mov	r2, r0
 800827c:	4b7d      	ldr	r3, [pc, #500]	; (8008474 <cppLoop+0x894>)
 800827e:	601a      	str	r2, [r3, #0]
 8008280:	e02b      	b.n	80082da <cppLoop+0x6fa>
			else if(selector_gain == 1){
 8008282:	4b7b      	ldr	r3, [pc, #492]	; (8008470 <cppLoop+0x890>)
 8008284:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008288:	2b01      	cmp	r3, #1
 800828a:	d113      	bne.n	80082b4 <cppLoop+0x6d4>
				adj_ki_slow = adj_ki_slow + 0.00001;
 800828c:	4b7a      	ldr	r3, [pc, #488]	; (8008478 <cppLoop+0x898>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4618      	mov	r0, r3
 8008292:	f7f8 f971 	bl	8000578 <__aeabi_f2d>
 8008296:	a370      	add	r3, pc, #448	; (adr r3, 8008458 <cppLoop+0x878>)
 8008298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800829c:	f7f8 f80e 	bl	80002bc <__adddf3>
 80082a0:	4603      	mov	r3, r0
 80082a2:	460c      	mov	r4, r1
 80082a4:	4618      	mov	r0, r3
 80082a6:	4621      	mov	r1, r4
 80082a8:	f7f8 fcb6 	bl	8000c18 <__aeabi_d2f>
 80082ac:	4602      	mov	r2, r0
 80082ae:	4b72      	ldr	r3, [pc, #456]	; (8008478 <cppLoop+0x898>)
 80082b0:	601a      	str	r2, [r3, #0]
 80082b2:	e012      	b.n	80082da <cppLoop+0x6fa>
				adj_kd_slow = adj_kd_slow + 0.0000001;
 80082b4:	4b71      	ldr	r3, [pc, #452]	; (800847c <cppLoop+0x89c>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4618      	mov	r0, r3
 80082ba:	f7f8 f95d 	bl	8000578 <__aeabi_f2d>
 80082be:	a368      	add	r3, pc, #416	; (adr r3, 8008460 <cppLoop+0x880>)
 80082c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c4:	f7f7 fffa 	bl	80002bc <__adddf3>
 80082c8:	4603      	mov	r3, r0
 80082ca:	460c      	mov	r4, r1
 80082cc:	4618      	mov	r0, r3
 80082ce:	4621      	mov	r1, r4
 80082d0:	f7f8 fca2 	bl	8000c18 <__aeabi_d2f>
 80082d4:	4602      	mov	r2, r0
 80082d6:	4b69      	ldr	r3, [pc, #420]	; (800847c <cppLoop+0x89c>)
 80082d8:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 80082da:	2152      	movs	r1, #82	; 0x52
 80082dc:	4863      	ldr	r0, [pc, #396]	; (800846c <cppLoop+0x88c>)
 80082de:	f7f9 ff39 	bl	8002154 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 80082e2:	2200      	movs	r2, #0
 80082e4:	f04f 31ff 	mov.w	r1, #4294967295
 80082e8:	4860      	ldr	r0, [pc, #384]	; (800846c <cppLoop+0x88c>)
 80082ea:	f7f9 ffef 	bl	80022cc <_ZN3LED2LREaa>
		break;
 80082ee:	f001 bce0 	b.w	8009cb2 <cppLoop+0x20d2>
		else if(joy_stick.getValue() == JOY_L){
 80082f2:	485d      	ldr	r0, [pc, #372]	; (8008468 <cppLoop+0x888>)
 80082f4:	f7f9 feca 	bl	800208c <_ZN8JoyStick8getValueEv>
 80082f8:	4603      	mov	r3, r0
 80082fa:	2b01      	cmp	r3, #1
 80082fc:	bf0c      	ite	eq
 80082fe:	2301      	moveq	r3, #1
 8008300:	2300      	movne	r3, #0
 8008302:	b2db      	uxtb	r3, r3
 8008304:	2b00      	cmp	r3, #0
 8008306:	d059      	beq.n	80083bc <cppLoop+0x7dc>
			led.LR(-1, 1);
 8008308:	2201      	movs	r2, #1
 800830a:	f04f 31ff 	mov.w	r1, #4294967295
 800830e:	4857      	ldr	r0, [pc, #348]	; (800846c <cppLoop+0x88c>)
 8008310:	f7f9 ffdc 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008314:	2064      	movs	r0, #100	; 0x64
 8008316:	f001 fe17 	bl	8009f48 <HAL_Delay>
			if(selector_gain == 0){
 800831a:	4b55      	ldr	r3, [pc, #340]	; (8008470 <cppLoop+0x890>)
 800831c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d113      	bne.n	800834c <cppLoop+0x76c>
				adj_kp_slow = adj_kp_slow - 0.000001;
 8008324:	4b53      	ldr	r3, [pc, #332]	; (8008474 <cppLoop+0x894>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4618      	mov	r0, r3
 800832a:	f7f8 f925 	bl	8000578 <__aeabi_f2d>
 800832e:	a348      	add	r3, pc, #288	; (adr r3, 8008450 <cppLoop+0x870>)
 8008330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008334:	f7f7 ffc0 	bl	80002b8 <__aeabi_dsub>
 8008338:	4603      	mov	r3, r0
 800833a:	460c      	mov	r4, r1
 800833c:	4618      	mov	r0, r3
 800833e:	4621      	mov	r1, r4
 8008340:	f7f8 fc6a 	bl	8000c18 <__aeabi_d2f>
 8008344:	4602      	mov	r2, r0
 8008346:	4b4b      	ldr	r3, [pc, #300]	; (8008474 <cppLoop+0x894>)
 8008348:	601a      	str	r2, [r3, #0]
 800834a:	e02b      	b.n	80083a4 <cppLoop+0x7c4>
			else if(selector_gain == 1){
 800834c:	4b48      	ldr	r3, [pc, #288]	; (8008470 <cppLoop+0x890>)
 800834e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008352:	2b01      	cmp	r3, #1
 8008354:	d113      	bne.n	800837e <cppLoop+0x79e>
				adj_ki_slow = adj_ki_slow - 0.00001;
 8008356:	4b48      	ldr	r3, [pc, #288]	; (8008478 <cppLoop+0x898>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4618      	mov	r0, r3
 800835c:	f7f8 f90c 	bl	8000578 <__aeabi_f2d>
 8008360:	a33d      	add	r3, pc, #244	; (adr r3, 8008458 <cppLoop+0x878>)
 8008362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008366:	f7f7 ffa7 	bl	80002b8 <__aeabi_dsub>
 800836a:	4603      	mov	r3, r0
 800836c:	460c      	mov	r4, r1
 800836e:	4618      	mov	r0, r3
 8008370:	4621      	mov	r1, r4
 8008372:	f7f8 fc51 	bl	8000c18 <__aeabi_d2f>
 8008376:	4602      	mov	r2, r0
 8008378:	4b3f      	ldr	r3, [pc, #252]	; (8008478 <cppLoop+0x898>)
 800837a:	601a      	str	r2, [r3, #0]
 800837c:	e012      	b.n	80083a4 <cppLoop+0x7c4>
				adj_kd_slow = adj_kd_slow - 0.0000001;
 800837e:	4b3f      	ldr	r3, [pc, #252]	; (800847c <cppLoop+0x89c>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4618      	mov	r0, r3
 8008384:	f7f8 f8f8 	bl	8000578 <__aeabi_f2d>
 8008388:	a335      	add	r3, pc, #212	; (adr r3, 8008460 <cppLoop+0x880>)
 800838a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800838e:	f7f7 ff93 	bl	80002b8 <__aeabi_dsub>
 8008392:	4603      	mov	r3, r0
 8008394:	460c      	mov	r4, r1
 8008396:	4618      	mov	r0, r3
 8008398:	4621      	mov	r1, r4
 800839a:	f7f8 fc3d 	bl	8000c18 <__aeabi_d2f>
 800839e:	4602      	mov	r2, r0
 80083a0:	4b36      	ldr	r3, [pc, #216]	; (800847c <cppLoop+0x89c>)
 80083a2:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 80083a4:	2152      	movs	r1, #82	; 0x52
 80083a6:	4831      	ldr	r0, [pc, #196]	; (800846c <cppLoop+0x88c>)
 80083a8:	f7f9 fed4 	bl	8002154 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 80083ac:	2200      	movs	r2, #0
 80083ae:	f04f 31ff 	mov.w	r1, #4294967295
 80083b2:	482e      	ldr	r0, [pc, #184]	; (800846c <cppLoop+0x88c>)
 80083b4:	f7f9 ff8a 	bl	80022cc <_ZN3LED2LREaa>
		break;
 80083b8:	f001 bc7b 	b.w	8009cb2 <cppLoop+0x20d2>
		else if(joy_stick.getValue() == JOY_C){
 80083bc:	482a      	ldr	r0, [pc, #168]	; (8008468 <cppLoop+0x888>)
 80083be:	f7f9 fe65 	bl	800208c <_ZN8JoyStick8getValueEv>
 80083c2:	4603      	mov	r3, r0
 80083c4:	2b02      	cmp	r3, #2
 80083c6:	bf0c      	ite	eq
 80083c8:	2301      	moveq	r3, #1
 80083ca:	2300      	movne	r3, #0
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	f001 846f 	beq.w	8009cb2 <cppLoop+0x20d2>
			led.LR(-1, 1);
 80083d4:	2201      	movs	r2, #1
 80083d6:	f04f 31ff 	mov.w	r1, #4294967295
 80083da:	4824      	ldr	r0, [pc, #144]	; (800846c <cppLoop+0x88c>)
 80083dc:	f7f9 ff76 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 80083e0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80083e4:	f001 fdb0 	bl	8009f48 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP_SLOW.TXT", 1, &adj_kp_slow, OVER_WRITE);
 80083e8:	2300      	movs	r3, #0
 80083ea:	9300      	str	r3, [sp, #0]
 80083ec:	4b21      	ldr	r3, [pc, #132]	; (8008474 <cppLoop+0x894>)
 80083ee:	2201      	movs	r2, #1
 80083f0:	4923      	ldr	r1, [pc, #140]	; (8008480 <cppLoop+0x8a0>)
 80083f2:	4824      	ldr	r0, [pc, #144]	; (8008484 <cppLoop+0x8a4>)
 80083f4:	f7f9 fa32 	bl	800185c <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI_SLOW.TXT", 1, &adj_ki_slow, OVER_WRITE);
 80083f8:	2300      	movs	r3, #0
 80083fa:	9300      	str	r3, [sp, #0]
 80083fc:	4b1e      	ldr	r3, [pc, #120]	; (8008478 <cppLoop+0x898>)
 80083fe:	2201      	movs	r2, #1
 8008400:	4921      	ldr	r1, [pc, #132]	; (8008488 <cppLoop+0x8a8>)
 8008402:	4820      	ldr	r0, [pc, #128]	; (8008484 <cppLoop+0x8a4>)
 8008404:	f7f9 fa2a 	bl	800185c <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD_SLOW.TXT", 1, &adj_kd_slow, OVER_WRITE);
 8008408:	2300      	movs	r3, #0
 800840a:	9300      	str	r3, [sp, #0]
 800840c:	4b1b      	ldr	r3, [pc, #108]	; (800847c <cppLoop+0x89c>)
 800840e:	2201      	movs	r2, #1
 8008410:	491e      	ldr	r1, [pc, #120]	; (800848c <cppLoop+0x8ac>)
 8008412:	481c      	ldr	r0, [pc, #112]	; (8008484 <cppLoop+0x8a4>)
 8008414:	f7f9 fa22 	bl	800185c <sd_write_array_float>
			line_trace.setGainSlow(adj_kp_slow, adj_ki_slow, adj_kd_slow);
 8008418:	4b16      	ldr	r3, [pc, #88]	; (8008474 <cppLoop+0x894>)
 800841a:	edd3 7a00 	vldr	s15, [r3]
 800841e:	4b16      	ldr	r3, [pc, #88]	; (8008478 <cppLoop+0x898>)
 8008420:	ed93 7a00 	vldr	s14, [r3]
 8008424:	4b15      	ldr	r3, [pc, #84]	; (800847c <cppLoop+0x89c>)
 8008426:	edd3 6a00 	vldr	s13, [r3]
 800842a:	eeb0 1a66 	vmov.f32	s2, s13
 800842e:	eef0 0a47 	vmov.f32	s1, s14
 8008432:	eeb0 0a67 	vmov.f32	s0, s15
 8008436:	4816      	ldr	r0, [pc, #88]	; (8008490 <cppLoop+0x8b0>)
 8008438:	f7fb fc16 	bl	8003c68 <_ZN9LineTrace11setGainSlowEfff>
			led.LR(-1, 0);
 800843c:	2200      	movs	r2, #0
 800843e:	f04f 31ff 	mov.w	r1, #4294967295
 8008442:	480a      	ldr	r0, [pc, #40]	; (800846c <cppLoop+0x88c>)
 8008444:	f7f9 ff42 	bl	80022cc <_ZN3LED2LREaa>
		break;
 8008448:	f001 bc33 	b.w	8009cb2 <cppLoop+0x20d2>
 800844c:	f3af 8000 	nop.w
 8008450:	a0b5ed8d 	.word	0xa0b5ed8d
 8008454:	3eb0c6f7 	.word	0x3eb0c6f7
 8008458:	88e368f1 	.word	0x88e368f1
 800845c:	3ee4f8b5 	.word	0x3ee4f8b5
 8008460:	9abcaf48 	.word	0x9abcaf48
 8008464:	3e7ad7f2 	.word	0x3e7ad7f2
 8008468:	2000054c 	.word	0x2000054c
 800846c:	20000558 	.word	0x20000558
 8008470:	20045248 	.word	0x20045248
 8008474:	2004526c 	.word	0x2004526c
 8008478:	20045274 	.word	0x20045274
 800847c:	2004527c 	.word	0x2004527c
 8008480:	08018fd4 	.word	0x08018fd4
 8008484:	08018fe0 	.word	0x08018fe0
 8008488:	08018fe8 	.word	0x08018fe8
 800848c:	08018ff4 	.word	0x08018ff4
 8008490:	200209d4 	.word	0x200209d4
	/*-------------------------------------------------------------------------*/
	/*-----------------------------------Gain setting 2 -----------------------*/
	/*-------------------------------------------------------------------------*/

	case 1:
		led.fullColor('W');
 8008494:	2157      	movs	r1, #87	; 0x57
 8008496:	48ac      	ldr	r0, [pc, #688]	; (8008748 <cppLoop+0xb68>)
 8008498:	f7f9 fe5c 	bl	8002154 <_ZN3LED9fullColorEc>

		lcd_clear();
 800849c:	f7f8 fe00 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80084a0:	2100      	movs	r1, #0
 80084a2:	2000      	movs	r0, #0
 80084a4:	f7f8 fe0c 	bl	80010c0 <lcd_locate>
		lcd_printf("Fast:%4.2lf", abs(line_trace.getKp()*10000));
 80084a8:	48a8      	ldr	r0, [pc, #672]	; (800874c <cppLoop+0xb6c>)
 80084aa:	f7fb fbb0 	bl	8003c0e <_ZN9LineTrace5getKpEv>
 80084ae:	eeb0 7a40 	vmov.f32	s14, s0
 80084b2:	eddf 7aa7 	vldr	s15, [pc, #668]	; 8008750 <cppLoop+0xb70>
 80084b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084ba:	eeb0 0a67 	vmov.f32	s0, s15
 80084be:	f7fa fa0b 	bl	80028d8 <_ZSt3absf>
 80084c2:	ee10 3a10 	vmov	r3, s0
 80084c6:	4618      	mov	r0, r3
 80084c8:	f7f8 f856 	bl	8000578 <__aeabi_f2d>
 80084cc:	4603      	mov	r3, r0
 80084ce:	460c      	mov	r4, r1
 80084d0:	461a      	mov	r2, r3
 80084d2:	4623      	mov	r3, r4
 80084d4:	489f      	ldr	r0, [pc, #636]	; (8008754 <cppLoop+0xb74>)
 80084d6:	f7f8 fe1d 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80084da:	2101      	movs	r1, #1
 80084dc:	2000      	movs	r0, #0
 80084de:	f7f8 fdef 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", abs(line_trace.getKi()*1000), abs(line_trace.getKd()*100000));
 80084e2:	489a      	ldr	r0, [pc, #616]	; (800874c <cppLoop+0xb6c>)
 80084e4:	f7fb fba2 	bl	8003c2c <_ZN9LineTrace5getKiEv>
 80084e8:	eeb0 7a40 	vmov.f32	s14, s0
 80084ec:	eddf 7a9a 	vldr	s15, [pc, #616]	; 8008758 <cppLoop+0xb78>
 80084f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084f4:	eeb0 0a67 	vmov.f32	s0, s15
 80084f8:	f7fa f9ee 	bl	80028d8 <_ZSt3absf>
 80084fc:	ee10 3a10 	vmov	r3, s0
 8008500:	4618      	mov	r0, r3
 8008502:	f7f8 f839 	bl	8000578 <__aeabi_f2d>
 8008506:	4605      	mov	r5, r0
 8008508:	460e      	mov	r6, r1
 800850a:	4890      	ldr	r0, [pc, #576]	; (800874c <cppLoop+0xb6c>)
 800850c:	f7fb fb9d 	bl	8003c4a <_ZN9LineTrace5getKdEv>
 8008510:	eeb0 7a40 	vmov.f32	s14, s0
 8008514:	eddf 7a91 	vldr	s15, [pc, #580]	; 800875c <cppLoop+0xb7c>
 8008518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800851c:	eeb0 0a67 	vmov.f32	s0, s15
 8008520:	f7fa f9da 	bl	80028d8 <_ZSt3absf>
 8008524:	ee10 3a10 	vmov	r3, s0
 8008528:	4618      	mov	r0, r3
 800852a:	f7f8 f825 	bl	8000578 <__aeabi_f2d>
 800852e:	4603      	mov	r3, r0
 8008530:	460c      	mov	r4, r1
 8008532:	e9cd 3400 	strd	r3, r4, [sp]
 8008536:	462a      	mov	r2, r5
 8008538:	4633      	mov	r3, r6
 800853a:	4889      	ldr	r0, [pc, #548]	; (8008760 <cppLoop+0xb80>)
 800853c:	f7f8 fdea 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_D){
 8008540:	4888      	ldr	r0, [pc, #544]	; (8008764 <cppLoop+0xb84>)
 8008542:	f7f9 fda3 	bl	800208c <_ZN8JoyStick8getValueEv>
 8008546:	4603      	mov	r3, r0
 8008548:	2b04      	cmp	r3, #4
 800854a:	bf0c      	ite	eq
 800854c:	2301      	moveq	r3, #1
 800854e:	2300      	movne	r3, #0
 8008550:	b2db      	uxtb	r3, r3
 8008552:	2b00      	cmp	r3, #0
 8008554:	d022      	beq.n	800859c <cppLoop+0x9bc>
			led.LR(-1, 1);
 8008556:	2201      	movs	r2, #1
 8008558:	f04f 31ff 	mov.w	r1, #4294967295
 800855c:	487a      	ldr	r0, [pc, #488]	; (8008748 <cppLoop+0xb68>)
 800855e:	f7f9 feb5 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008562:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008566:	f001 fcef 	bl	8009f48 <HAL_Delay>

			selector_gain++;
 800856a:	4b7f      	ldr	r3, [pc, #508]	; (8008768 <cppLoop+0xb88>)
 800856c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008570:	b29b      	uxth	r3, r3
 8008572:	3301      	adds	r3, #1
 8008574:	b29b      	uxth	r3, r3
 8008576:	b21a      	sxth	r2, r3
 8008578:	4b7b      	ldr	r3, [pc, #492]	; (8008768 <cppLoop+0xb88>)
 800857a:	801a      	strh	r2, [r3, #0]
			if(selector_gain >= 3) selector_gain = 0;
 800857c:	4b7a      	ldr	r3, [pc, #488]	; (8008768 <cppLoop+0xb88>)
 800857e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008582:	2b02      	cmp	r3, #2
 8008584:	dd02      	ble.n	800858c <cppLoop+0x9ac>
 8008586:	4b78      	ldr	r3, [pc, #480]	; (8008768 <cppLoop+0xb88>)
 8008588:	2200      	movs	r2, #0
 800858a:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 800858c:	2200      	movs	r2, #0
 800858e:	f04f 31ff 	mov.w	r1, #4294967295
 8008592:	486d      	ldr	r0, [pc, #436]	; (8008748 <cppLoop+0xb68>)
 8008594:	f7f9 fe9a 	bl	80022cc <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
			line_trace.setGain(adj_kp, adj_ki, adj_kd);

			led.LR(-1, 0);
		}
		break;
 8008598:	f001 bb8d 	b.w	8009cb6 <cppLoop+0x20d6>
		else if(joy_stick.getValue() == JOY_R){
 800859c:	4871      	ldr	r0, [pc, #452]	; (8008764 <cppLoop+0xb84>)
 800859e:	f7f9 fd75 	bl	800208c <_ZN8JoyStick8getValueEv>
 80085a2:	4603      	mov	r3, r0
 80085a4:	2b10      	cmp	r3, #16
 80085a6:	bf0c      	ite	eq
 80085a8:	2301      	moveq	r3, #1
 80085aa:	2300      	movne	r3, #0
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d059      	beq.n	8008666 <cppLoop+0xa86>
			led.LR(-1, 1);
 80085b2:	2201      	movs	r2, #1
 80085b4:	f04f 31ff 	mov.w	r1, #4294967295
 80085b8:	4863      	ldr	r0, [pc, #396]	; (8008748 <cppLoop+0xb68>)
 80085ba:	f7f9 fe87 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 80085be:	2064      	movs	r0, #100	; 0x64
 80085c0:	f001 fcc2 	bl	8009f48 <HAL_Delay>
			if(selector_gain == 0){
 80085c4:	4b68      	ldr	r3, [pc, #416]	; (8008768 <cppLoop+0xb88>)
 80085c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d113      	bne.n	80085f6 <cppLoop+0xa16>
				adj_kp = adj_kp + 0.000001;
 80085ce:	4b67      	ldr	r3, [pc, #412]	; (800876c <cppLoop+0xb8c>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4618      	mov	r0, r3
 80085d4:	f7f7 ffd0 	bl	8000578 <__aeabi_f2d>
 80085d8:	a355      	add	r3, pc, #340	; (adr r3, 8008730 <cppLoop+0xb50>)
 80085da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085de:	f7f7 fe6d 	bl	80002bc <__adddf3>
 80085e2:	4603      	mov	r3, r0
 80085e4:	460c      	mov	r4, r1
 80085e6:	4618      	mov	r0, r3
 80085e8:	4621      	mov	r1, r4
 80085ea:	f7f8 fb15 	bl	8000c18 <__aeabi_d2f>
 80085ee:	4602      	mov	r2, r0
 80085f0:	4b5e      	ldr	r3, [pc, #376]	; (800876c <cppLoop+0xb8c>)
 80085f2:	601a      	str	r2, [r3, #0]
 80085f4:	e02b      	b.n	800864e <cppLoop+0xa6e>
			else if(selector_gain == 1){
 80085f6:	4b5c      	ldr	r3, [pc, #368]	; (8008768 <cppLoop+0xb88>)
 80085f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	d113      	bne.n	8008628 <cppLoop+0xa48>
				adj_ki = adj_ki + 0.00001;
 8008600:	4b5b      	ldr	r3, [pc, #364]	; (8008770 <cppLoop+0xb90>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	4618      	mov	r0, r3
 8008606:	f7f7 ffb7 	bl	8000578 <__aeabi_f2d>
 800860a:	a34b      	add	r3, pc, #300	; (adr r3, 8008738 <cppLoop+0xb58>)
 800860c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008610:	f7f7 fe54 	bl	80002bc <__adddf3>
 8008614:	4603      	mov	r3, r0
 8008616:	460c      	mov	r4, r1
 8008618:	4618      	mov	r0, r3
 800861a:	4621      	mov	r1, r4
 800861c:	f7f8 fafc 	bl	8000c18 <__aeabi_d2f>
 8008620:	4602      	mov	r2, r0
 8008622:	4b53      	ldr	r3, [pc, #332]	; (8008770 <cppLoop+0xb90>)
 8008624:	601a      	str	r2, [r3, #0]
 8008626:	e012      	b.n	800864e <cppLoop+0xa6e>
				adj_kd = adj_kd + 0.0000001;
 8008628:	4b52      	ldr	r3, [pc, #328]	; (8008774 <cppLoop+0xb94>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4618      	mov	r0, r3
 800862e:	f7f7 ffa3 	bl	8000578 <__aeabi_f2d>
 8008632:	a343      	add	r3, pc, #268	; (adr r3, 8008740 <cppLoop+0xb60>)
 8008634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008638:	f7f7 fe40 	bl	80002bc <__adddf3>
 800863c:	4603      	mov	r3, r0
 800863e:	460c      	mov	r4, r1
 8008640:	4618      	mov	r0, r3
 8008642:	4621      	mov	r1, r4
 8008644:	f7f8 fae8 	bl	8000c18 <__aeabi_d2f>
 8008648:	4602      	mov	r2, r0
 800864a:	4b4a      	ldr	r3, [pc, #296]	; (8008774 <cppLoop+0xb94>)
 800864c:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 800864e:	2152      	movs	r1, #82	; 0x52
 8008650:	483d      	ldr	r0, [pc, #244]	; (8008748 <cppLoop+0xb68>)
 8008652:	f7f9 fd7f 	bl	8002154 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8008656:	2200      	movs	r2, #0
 8008658:	f04f 31ff 	mov.w	r1, #4294967295
 800865c:	483a      	ldr	r0, [pc, #232]	; (8008748 <cppLoop+0xb68>)
 800865e:	f7f9 fe35 	bl	80022cc <_ZN3LED2LREaa>
		break;
 8008662:	f001 bb28 	b.w	8009cb6 <cppLoop+0x20d6>
		else if(joy_stick.getValue() == JOY_L){
 8008666:	483f      	ldr	r0, [pc, #252]	; (8008764 <cppLoop+0xb84>)
 8008668:	f7f9 fd10 	bl	800208c <_ZN8JoyStick8getValueEv>
 800866c:	4603      	mov	r3, r0
 800866e:	2b01      	cmp	r3, #1
 8008670:	bf0c      	ite	eq
 8008672:	2301      	moveq	r3, #1
 8008674:	2300      	movne	r3, #0
 8008676:	b2db      	uxtb	r3, r3
 8008678:	2b00      	cmp	r3, #0
 800867a:	d07d      	beq.n	8008778 <cppLoop+0xb98>
			led.LR(-1, 1);
 800867c:	2201      	movs	r2, #1
 800867e:	f04f 31ff 	mov.w	r1, #4294967295
 8008682:	4831      	ldr	r0, [pc, #196]	; (8008748 <cppLoop+0xb68>)
 8008684:	f7f9 fe22 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008688:	2064      	movs	r0, #100	; 0x64
 800868a:	f001 fc5d 	bl	8009f48 <HAL_Delay>
			if(selector_gain == 0){
 800868e:	4b36      	ldr	r3, [pc, #216]	; (8008768 <cppLoop+0xb88>)
 8008690:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d113      	bne.n	80086c0 <cppLoop+0xae0>
				adj_kp = adj_kp - 0.000001;
 8008698:	4b34      	ldr	r3, [pc, #208]	; (800876c <cppLoop+0xb8c>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4618      	mov	r0, r3
 800869e:	f7f7 ff6b 	bl	8000578 <__aeabi_f2d>
 80086a2:	a323      	add	r3, pc, #140	; (adr r3, 8008730 <cppLoop+0xb50>)
 80086a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086a8:	f7f7 fe06 	bl	80002b8 <__aeabi_dsub>
 80086ac:	4603      	mov	r3, r0
 80086ae:	460c      	mov	r4, r1
 80086b0:	4618      	mov	r0, r3
 80086b2:	4621      	mov	r1, r4
 80086b4:	f7f8 fab0 	bl	8000c18 <__aeabi_d2f>
 80086b8:	4602      	mov	r2, r0
 80086ba:	4b2c      	ldr	r3, [pc, #176]	; (800876c <cppLoop+0xb8c>)
 80086bc:	601a      	str	r2, [r3, #0]
 80086be:	e02b      	b.n	8008718 <cppLoop+0xb38>
			else if(selector_gain == 1){
 80086c0:	4b29      	ldr	r3, [pc, #164]	; (8008768 <cppLoop+0xb88>)
 80086c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80086c6:	2b01      	cmp	r3, #1
 80086c8:	d113      	bne.n	80086f2 <cppLoop+0xb12>
				adj_ki = adj_ki - 0.00001;
 80086ca:	4b29      	ldr	r3, [pc, #164]	; (8008770 <cppLoop+0xb90>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4618      	mov	r0, r3
 80086d0:	f7f7 ff52 	bl	8000578 <__aeabi_f2d>
 80086d4:	a318      	add	r3, pc, #96	; (adr r3, 8008738 <cppLoop+0xb58>)
 80086d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086da:	f7f7 fded 	bl	80002b8 <__aeabi_dsub>
 80086de:	4603      	mov	r3, r0
 80086e0:	460c      	mov	r4, r1
 80086e2:	4618      	mov	r0, r3
 80086e4:	4621      	mov	r1, r4
 80086e6:	f7f8 fa97 	bl	8000c18 <__aeabi_d2f>
 80086ea:	4602      	mov	r2, r0
 80086ec:	4b20      	ldr	r3, [pc, #128]	; (8008770 <cppLoop+0xb90>)
 80086ee:	601a      	str	r2, [r3, #0]
 80086f0:	e012      	b.n	8008718 <cppLoop+0xb38>
				adj_kd = adj_kd - 0.0000001;
 80086f2:	4b20      	ldr	r3, [pc, #128]	; (8008774 <cppLoop+0xb94>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4618      	mov	r0, r3
 80086f8:	f7f7 ff3e 	bl	8000578 <__aeabi_f2d>
 80086fc:	a310      	add	r3, pc, #64	; (adr r3, 8008740 <cppLoop+0xb60>)
 80086fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008702:	f7f7 fdd9 	bl	80002b8 <__aeabi_dsub>
 8008706:	4603      	mov	r3, r0
 8008708:	460c      	mov	r4, r1
 800870a:	4618      	mov	r0, r3
 800870c:	4621      	mov	r1, r4
 800870e:	f7f8 fa83 	bl	8000c18 <__aeabi_d2f>
 8008712:	4602      	mov	r2, r0
 8008714:	4b17      	ldr	r3, [pc, #92]	; (8008774 <cppLoop+0xb94>)
 8008716:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8008718:	2152      	movs	r1, #82	; 0x52
 800871a:	480b      	ldr	r0, [pc, #44]	; (8008748 <cppLoop+0xb68>)
 800871c:	f7f9 fd1a 	bl	8002154 <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8008720:	2200      	movs	r2, #0
 8008722:	f04f 31ff 	mov.w	r1, #4294967295
 8008726:	4808      	ldr	r0, [pc, #32]	; (8008748 <cppLoop+0xb68>)
 8008728:	f7f9 fdd0 	bl	80022cc <_ZN3LED2LREaa>
		break;
 800872c:	f001 bac3 	b.w	8009cb6 <cppLoop+0x20d6>
 8008730:	a0b5ed8d 	.word	0xa0b5ed8d
 8008734:	3eb0c6f7 	.word	0x3eb0c6f7
 8008738:	88e368f1 	.word	0x88e368f1
 800873c:	3ee4f8b5 	.word	0x3ee4f8b5
 8008740:	9abcaf48 	.word	0x9abcaf48
 8008744:	3e7ad7f2 	.word	0x3e7ad7f2
 8008748:	20000558 	.word	0x20000558
 800874c:	200209d4 	.word	0x200209d4
 8008750:	461c4000 	.word	0x461c4000
 8008754:	08019000 	.word	0x08019000
 8008758:	447a0000 	.word	0x447a0000
 800875c:	47c35000 	.word	0x47c35000
 8008760:	08018fc4 	.word	0x08018fc4
 8008764:	2000054c 	.word	0x2000054c
 8008768:	20045248 	.word	0x20045248
 800876c:	20045254 	.word	0x20045254
 8008770:	2004525c 	.word	0x2004525c
 8008774:	20045264 	.word	0x20045264
		else if(joy_stick.getValue() == JOY_C){
 8008778:	48c1      	ldr	r0, [pc, #772]	; (8008a80 <cppLoop+0xea0>)
 800877a:	f7f9 fc87 	bl	800208c <_ZN8JoyStick8getValueEv>
 800877e:	4603      	mov	r3, r0
 8008780:	2b02      	cmp	r3, #2
 8008782:	bf0c      	ite	eq
 8008784:	2301      	moveq	r3, #1
 8008786:	2300      	movne	r3, #0
 8008788:	b2db      	uxtb	r3, r3
 800878a:	2b00      	cmp	r3, #0
 800878c:	f001 8293 	beq.w	8009cb6 <cppLoop+0x20d6>
			led.LR(-1, 1);
 8008790:	2201      	movs	r2, #1
 8008792:	f04f 31ff 	mov.w	r1, #4294967295
 8008796:	48bb      	ldr	r0, [pc, #748]	; (8008a84 <cppLoop+0xea4>)
 8008798:	f7f9 fd98 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 800879c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80087a0:	f001 fbd2 	bl	8009f48 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP.TXT", 1, &adj_kp, OVER_WRITE);
 80087a4:	2300      	movs	r3, #0
 80087a6:	9300      	str	r3, [sp, #0]
 80087a8:	4bb7      	ldr	r3, [pc, #732]	; (8008a88 <cppLoop+0xea8>)
 80087aa:	2201      	movs	r2, #1
 80087ac:	49b7      	ldr	r1, [pc, #732]	; (8008a8c <cppLoop+0xeac>)
 80087ae:	48b8      	ldr	r0, [pc, #736]	; (8008a90 <cppLoop+0xeb0>)
 80087b0:	f7f9 f854 	bl	800185c <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI.TXT", 1, &adj_ki, OVER_WRITE);
 80087b4:	2300      	movs	r3, #0
 80087b6:	9300      	str	r3, [sp, #0]
 80087b8:	4bb6      	ldr	r3, [pc, #728]	; (8008a94 <cppLoop+0xeb4>)
 80087ba:	2201      	movs	r2, #1
 80087bc:	49b6      	ldr	r1, [pc, #728]	; (8008a98 <cppLoop+0xeb8>)
 80087be:	48b4      	ldr	r0, [pc, #720]	; (8008a90 <cppLoop+0xeb0>)
 80087c0:	f7f9 f84c 	bl	800185c <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
 80087c4:	2300      	movs	r3, #0
 80087c6:	9300      	str	r3, [sp, #0]
 80087c8:	4bb4      	ldr	r3, [pc, #720]	; (8008a9c <cppLoop+0xebc>)
 80087ca:	2201      	movs	r2, #1
 80087cc:	49b4      	ldr	r1, [pc, #720]	; (8008aa0 <cppLoop+0xec0>)
 80087ce:	48b0      	ldr	r0, [pc, #704]	; (8008a90 <cppLoop+0xeb0>)
 80087d0:	f7f9 f844 	bl	800185c <sd_write_array_float>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 80087d4:	4bac      	ldr	r3, [pc, #688]	; (8008a88 <cppLoop+0xea8>)
 80087d6:	edd3 7a00 	vldr	s15, [r3]
 80087da:	4bae      	ldr	r3, [pc, #696]	; (8008a94 <cppLoop+0xeb4>)
 80087dc:	ed93 7a00 	vldr	s14, [r3]
 80087e0:	4bae      	ldr	r3, [pc, #696]	; (8008a9c <cppLoop+0xebc>)
 80087e2:	edd3 6a00 	vldr	s13, [r3]
 80087e6:	eeb0 1a66 	vmov.f32	s2, s13
 80087ea:	eef0 0a47 	vmov.f32	s1, s14
 80087ee:	eeb0 0a67 	vmov.f32	s0, s15
 80087f2:	48ac      	ldr	r0, [pc, #688]	; (8008aa4 <cppLoop+0xec4>)
 80087f4:	f7fb f9f2 	bl	8003bdc <_ZN9LineTrace7setGainEfff>
			led.LR(-1, 0);
 80087f8:	2200      	movs	r2, #0
 80087fa:	f04f 31ff 	mov.w	r1, #4294967295
 80087fe:	48a1      	ldr	r0, [pc, #644]	; (8008a84 <cppLoop+0xea4>)
 8008800:	f7f9 fd64 	bl	80022cc <_ZN3LED2LREaa>
		break;
 8008804:	f001 ba57 	b.w	8009cb6 <cppLoop+0x20d6>

	/*-------------------------------------------------------------------------*/
	/*----------------------------------- First running -----------------------*/
	/*-------------------------------------------------------------------------*/
	case 2:
		led.fullColor('C');
 8008808:	2143      	movs	r1, #67	; 0x43
 800880a:	489e      	ldr	r0, [pc, #632]	; (8008a84 <cppLoop+0xea4>)
 800880c:	f7f9 fca2 	bl	8002154 <_ZN3LED9fullColorEc>

		if(joy_stick.getValue() == JOY_D){
 8008810:	489b      	ldr	r0, [pc, #620]	; (8008a80 <cppLoop+0xea0>)
 8008812:	f7f9 fc3b 	bl	800208c <_ZN8JoyStick8getValueEv>
 8008816:	4603      	mov	r3, r0
 8008818:	2b04      	cmp	r3, #4
 800881a:	bf0c      	ite	eq
 800881c:	2301      	moveq	r3, #1
 800881e:	2300      	movne	r3, #0
 8008820:	b2db      	uxtb	r3, r3
 8008822:	2b00      	cmp	r3, #0
 8008824:	d020      	beq.n	8008868 <cppLoop+0xc88>
			led.LR(-1, 1);
 8008826:	2201      	movs	r2, #1
 8008828:	f04f 31ff 	mov.w	r1, #4294967295
 800882c:	4895      	ldr	r0, [pc, #596]	; (8008a84 <cppLoop+0xea4>)
 800882e:	f7f9 fd4d 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008832:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008836:	f001 fb87 	bl	8009f48 <HAL_Delay>

			selector_run++;
 800883a:	4b9b      	ldr	r3, [pc, #620]	; (8008aa8 <cppLoop+0xec8>)
 800883c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008840:	b29b      	uxth	r3, r3
 8008842:	3301      	adds	r3, #1
 8008844:	b29b      	uxth	r3, r3
 8008846:	b21a      	sxth	r2, r3
 8008848:	4b97      	ldr	r3, [pc, #604]	; (8008aa8 <cppLoop+0xec8>)
 800884a:	801a      	strh	r2, [r3, #0]
			if(selector_run >= 2) selector_run = 0;
 800884c:	4b96      	ldr	r3, [pc, #600]	; (8008aa8 <cppLoop+0xec8>)
 800884e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008852:	2b01      	cmp	r3, #1
 8008854:	dd02      	ble.n	800885c <cppLoop+0xc7c>
 8008856:	4b94      	ldr	r3, [pc, #592]	; (8008aa8 <cppLoop+0xec8>)
 8008858:	2200      	movs	r2, #0
 800885a:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 800885c:	2200      	movs	r2, #0
 800885e:	f04f 31ff 	mov.w	r1, #4294967295
 8008862:	4888      	ldr	r0, [pc, #544]	; (8008a84 <cppLoop+0xea4>)
 8008864:	f7f9 fd32 	bl	80022cc <_ZN3LED2LREaa>
		}

		if(selector_run == 0){
 8008868:	4b8f      	ldr	r3, [pc, #572]	; (8008aa8 <cppLoop+0xec8>)
 800886a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d15c      	bne.n	800892c <cppLoop+0xd4c>
			lcd_clear();
 8008872:	f7f8 fc15 	bl	80010a0 <lcd_clear>
			lcd_locate(0,0);
 8008876:	2100      	movs	r1, #0
 8008878:	2000      	movs	r0, #0
 800887a:	f7f8 fc21 	bl	80010c0 <lcd_locate>
			lcd_printf("1:   ");
 800887e:	488b      	ldr	r0, [pc, #556]	; (8008aac <cppLoop+0xecc>)
 8008880:	f7f8 fc48 	bl	8001114 <lcd_printf>
			lcd_locate(0,1);
 8008884:	2101      	movs	r1, #1
 8008886:	2000      	movs	r0, #0
 8008888:	f7f8 fc1a 	bl	80010c0 <lcd_locate>
			lcd_printf("Start%3.1f", adj_velocity);
 800888c:	4b88      	ldr	r3, [pc, #544]	; (8008ab0 <cppLoop+0xed0>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4618      	mov	r0, r3
 8008892:	f7f7 fe71 	bl	8000578 <__aeabi_f2d>
 8008896:	4603      	mov	r3, r0
 8008898:	460c      	mov	r4, r1
 800889a:	461a      	mov	r2, r3
 800889c:	4623      	mov	r3, r4
 800889e:	4885      	ldr	r0, [pc, #532]	; (8008ab4 <cppLoop+0xed4>)
 80088a0:	f7f8 fc38 	bl	8001114 <lcd_printf>

			if(joy_stick.getValue() == JOY_C){
 80088a4:	4876      	ldr	r0, [pc, #472]	; (8008a80 <cppLoop+0xea0>)
 80088a6:	f7f9 fbf1 	bl	800208c <_ZN8JoyStick8getValueEv>
 80088aa:	4603      	mov	r3, r0
 80088ac:	2b02      	cmp	r3, #2
 80088ae:	bf0c      	ite	eq
 80088b0:	2301      	moveq	r3, #1
 80088b2:	2300      	movne	r3, #0
 80088b4:	b2db      	uxtb	r3, r3
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	f001 81ff 	beq.w	8009cba <cppLoop+0x20da>
				HAL_Delay(500);
 80088bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80088c0:	f001 fb42 	bl	8009f48 <HAL_Delay>

				line_trace.setTargetVelocity(adj_velocity);
 80088c4:	4b7a      	ldr	r3, [pc, #488]	; (8008ab0 <cppLoop+0xed0>)
 80088c6:	edd3 7a00 	vldr	s15, [r3]
 80088ca:	eeb0 0a67 	vmov.f32	s0, s15
 80088ce:	4875      	ldr	r0, [pc, #468]	; (8008aa4 <cppLoop+0xec4>)
 80088d0:	f7fb fa1f 	bl	8003d12 <_ZN9LineTrace17setTargetVelocityEf>
				led.LR(1, -1);
 80088d4:	f04f 32ff 	mov.w	r2, #4294967295
 80088d8:	2101      	movs	r1, #1
 80088da:	486a      	ldr	r0, [pc, #424]	; (8008a84 <cppLoop+0xea4>)
 80088dc:	f7f9 fcf6 	bl	80022cc <_ZN3LED2LREaa>

				// Record start
				HAL_Delay(1000);
 80088e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80088e4:	f001 fb30 	bl	8009f48 <HAL_Delay>

				// Run
				line_trace.setMode(FIRST_RUNNING);
 80088e8:	2100      	movs	r1, #0
 80088ea:	486e      	ldr	r0, [pc, #440]	; (8008aa4 <cppLoop+0xec4>)
 80088ec:	f7fb fc0c 	bl	8004108 <_ZN9LineTrace7setModeEs>

				logger.resetLogsTim1();
 80088f0:	4871      	ldr	r0, [pc, #452]	; (8008ab8 <cppLoop+0xed8>)
 80088f2:	f7fc fa58 	bl	8004da6 <_ZN6Logger13resetLogsTim1Ev>
				logger.resetLogsTim2();
 80088f6:	4870      	ldr	r0, [pc, #448]	; (8008ab8 <cppLoop+0xed8>)
 80088f8:	f7fc fa7d 	bl	8004df6 <_ZN6Logger13resetLogsTim2Ev>

				line_trace.running();
 80088fc:	4869      	ldr	r0, [pc, #420]	; (8008aa4 <cppLoop+0xec4>)
 80088fe:	f7fb fc47 	bl	8004190 <_ZN9LineTrace7runningEv>

				logger.stop();
 8008902:	486d      	ldr	r0, [pc, #436]	; (8008ab8 <cppLoop+0xed8>)
 8008904:	f7fc fae0 	bl	8004ec8 <_ZN6Logger4stopEv>
				logger.saveLogs("STATELOG", "TARVEL.txt");
 8008908:	4a6c      	ldr	r2, [pc, #432]	; (8008abc <cppLoop+0xedc>)
 800890a:	496d      	ldr	r1, [pc, #436]	; (8008ac0 <cppLoop+0xee0>)
 800890c:	486a      	ldr	r0, [pc, #424]	; (8008ab8 <cppLoop+0xed8>)
 800890e:	f7fc f974 	bl	8004bfa <_ZN6Logger8saveLogsEPKcS1_>
				logger.saveLogs2("STATELOG", "CURVEL.txt");
 8008912:	4a6c      	ldr	r2, [pc, #432]	; (8008ac4 <cppLoop+0xee4>)
 8008914:	496a      	ldr	r1, [pc, #424]	; (8008ac0 <cppLoop+0xee0>)
 8008916:	4868      	ldr	r0, [pc, #416]	; (8008ab8 <cppLoop+0xed8>)
 8008918:	f7fc f983 	bl	8004c22 <_ZN6Logger9saveLogs2EPKcS1_>


				led.LR(0, -1);
 800891c:	f04f 32ff 	mov.w	r2, #4294967295
 8008920:	2100      	movs	r1, #0
 8008922:	4858      	ldr	r0, [pc, #352]	; (8008a84 <cppLoop+0xea4>)
 8008924:	f7f9 fcd2 	bl	80022cc <_ZN3LED2LREaa>

				led.LR(-1, 0);
			}
		}

		break;
 8008928:	f001 b9c7 	b.w	8009cba <cppLoop+0x20da>
			lcd_clear();
 800892c:	f7f8 fbb8 	bl	80010a0 <lcd_clear>
			lcd_locate(0,0);
 8008930:	2100      	movs	r1, #0
 8008932:	2000      	movs	r0, #0
 8008934:	f7f8 fbc4 	bl	80010c0 <lcd_locate>
			lcd_printf("1: ");
 8008938:	4863      	ldr	r0, [pc, #396]	; (8008ac8 <cppLoop+0xee8>)
 800893a:	f7f8 fbeb 	bl	8001114 <lcd_printf>
			lcd_locate(0,1);
 800893e:	2101      	movs	r1, #1
 8008940:	2000      	movs	r0, #0
 8008942:	f7f8 fbbd 	bl	80010c0 <lcd_locate>
			lcd_printf("%Vel: %3.1f", adj_velocity);
 8008946:	4b5a      	ldr	r3, [pc, #360]	; (8008ab0 <cppLoop+0xed0>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4618      	mov	r0, r3
 800894c:	f7f7 fe14 	bl	8000578 <__aeabi_f2d>
 8008950:	4603      	mov	r3, r0
 8008952:	460c      	mov	r4, r1
 8008954:	461a      	mov	r2, r3
 8008956:	4623      	mov	r3, r4
 8008958:	485c      	ldr	r0, [pc, #368]	; (8008acc <cppLoop+0xeec>)
 800895a:	f7f8 fbdb 	bl	8001114 <lcd_printf>
			if(joy_stick.getValue() == JOY_R){
 800895e:	4848      	ldr	r0, [pc, #288]	; (8008a80 <cppLoop+0xea0>)
 8008960:	f7f9 fb94 	bl	800208c <_ZN8JoyStick8getValueEv>
 8008964:	4603      	mov	r3, r0
 8008966:	2b10      	cmp	r3, #16
 8008968:	bf0c      	ite	eq
 800896a:	2301      	moveq	r3, #1
 800896c:	2300      	movne	r3, #0
 800896e:	b2db      	uxtb	r3, r3
 8008970:	2b00      	cmp	r3, #0
 8008972:	d023      	beq.n	80089bc <cppLoop+0xddc>
				led.LR(-1, 1);
 8008974:	2201      	movs	r2, #1
 8008976:	f04f 31ff 	mov.w	r1, #4294967295
 800897a:	4842      	ldr	r0, [pc, #264]	; (8008a84 <cppLoop+0xea4>)
 800897c:	f7f9 fca6 	bl	80022cc <_ZN3LED2LREaa>
				HAL_Delay(100);
 8008980:	2064      	movs	r0, #100	; 0x64
 8008982:	f001 fae1 	bl	8009f48 <HAL_Delay>
				adj_velocity = adj_velocity + 0.1;
 8008986:	4b4a      	ldr	r3, [pc, #296]	; (8008ab0 <cppLoop+0xed0>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4618      	mov	r0, r3
 800898c:	f7f7 fdf4 	bl	8000578 <__aeabi_f2d>
 8008990:	a339      	add	r3, pc, #228	; (adr r3, 8008a78 <cppLoop+0xe98>)
 8008992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008996:	f7f7 fc91 	bl	80002bc <__adddf3>
 800899a:	4603      	mov	r3, r0
 800899c:	460c      	mov	r4, r1
 800899e:	4618      	mov	r0, r3
 80089a0:	4621      	mov	r1, r4
 80089a2:	f7f8 f939 	bl	8000c18 <__aeabi_d2f>
 80089a6:	4602      	mov	r2, r0
 80089a8:	4b41      	ldr	r3, [pc, #260]	; (8008ab0 <cppLoop+0xed0>)
 80089aa:	601a      	str	r2, [r3, #0]
				led.LR(-1, 0);
 80089ac:	2200      	movs	r2, #0
 80089ae:	f04f 31ff 	mov.w	r1, #4294967295
 80089b2:	4834      	ldr	r0, [pc, #208]	; (8008a84 <cppLoop+0xea4>)
 80089b4:	f7f9 fc8a 	bl	80022cc <_ZN3LED2LREaa>
		break;
 80089b8:	f001 b97f 	b.w	8009cba <cppLoop+0x20da>
			else if(joy_stick.getValue() == JOY_L){
 80089bc:	4830      	ldr	r0, [pc, #192]	; (8008a80 <cppLoop+0xea0>)
 80089be:	f7f9 fb65 	bl	800208c <_ZN8JoyStick8getValueEv>
 80089c2:	4603      	mov	r3, r0
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	bf0c      	ite	eq
 80089c8:	2301      	moveq	r3, #1
 80089ca:	2300      	movne	r3, #0
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d023      	beq.n	8008a1a <cppLoop+0xe3a>
				led.LR(-1, 1);
 80089d2:	2201      	movs	r2, #1
 80089d4:	f04f 31ff 	mov.w	r1, #4294967295
 80089d8:	482a      	ldr	r0, [pc, #168]	; (8008a84 <cppLoop+0xea4>)
 80089da:	f7f9 fc77 	bl	80022cc <_ZN3LED2LREaa>
				HAL_Delay(100);
 80089de:	2064      	movs	r0, #100	; 0x64
 80089e0:	f001 fab2 	bl	8009f48 <HAL_Delay>
				adj_velocity = adj_velocity - 0.1;
 80089e4:	4b32      	ldr	r3, [pc, #200]	; (8008ab0 <cppLoop+0xed0>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4618      	mov	r0, r3
 80089ea:	f7f7 fdc5 	bl	8000578 <__aeabi_f2d>
 80089ee:	a322      	add	r3, pc, #136	; (adr r3, 8008a78 <cppLoop+0xe98>)
 80089f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089f4:	f7f7 fc60 	bl	80002b8 <__aeabi_dsub>
 80089f8:	4603      	mov	r3, r0
 80089fa:	460c      	mov	r4, r1
 80089fc:	4618      	mov	r0, r3
 80089fe:	4621      	mov	r1, r4
 8008a00:	f7f8 f90a 	bl	8000c18 <__aeabi_d2f>
 8008a04:	4602      	mov	r2, r0
 8008a06:	4b2a      	ldr	r3, [pc, #168]	; (8008ab0 <cppLoop+0xed0>)
 8008a08:	601a      	str	r2, [r3, #0]
				led.LR(-1, 0);
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	f04f 31ff 	mov.w	r1, #4294967295
 8008a10:	481c      	ldr	r0, [pc, #112]	; (8008a84 <cppLoop+0xea4>)
 8008a12:	f7f9 fc5b 	bl	80022cc <_ZN3LED2LREaa>
		break;
 8008a16:	f001 b950 	b.w	8009cba <cppLoop+0x20da>
			else if(joy_stick.getValue() == JOY_C){
 8008a1a:	4819      	ldr	r0, [pc, #100]	; (8008a80 <cppLoop+0xea0>)
 8008a1c:	f7f9 fb36 	bl	800208c <_ZN8JoyStick8getValueEv>
 8008a20:	4603      	mov	r3, r0
 8008a22:	2b02      	cmp	r3, #2
 8008a24:	bf0c      	ite	eq
 8008a26:	2301      	moveq	r3, #1
 8008a28:	2300      	movne	r3, #0
 8008a2a:	b2db      	uxtb	r3, r3
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	f001 8144 	beq.w	8009cba <cppLoop+0x20da>
				led.LR(-1, 1);
 8008a32:	2201      	movs	r2, #1
 8008a34:	f04f 31ff 	mov.w	r1, #4294967295
 8008a38:	4812      	ldr	r0, [pc, #72]	; (8008a84 <cppLoop+0xea4>)
 8008a3a:	f7f9 fc47 	bl	80022cc <_ZN3LED2LREaa>
				HAL_Delay(300);
 8008a3e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008a42:	f001 fa81 	bl	8009f48 <HAL_Delay>
				sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
 8008a46:	2300      	movs	r3, #0
 8008a48:	9300      	str	r3, [sp, #0]
 8008a4a:	4b19      	ldr	r3, [pc, #100]	; (8008ab0 <cppLoop+0xed0>)
 8008a4c:	2201      	movs	r2, #1
 8008a4e:	4920      	ldr	r1, [pc, #128]	; (8008ad0 <cppLoop+0xef0>)
 8008a50:	480f      	ldr	r0, [pc, #60]	; (8008a90 <cppLoop+0xeb0>)
 8008a52:	f7f8 ff03 	bl	800185c <sd_write_array_float>
				line_trace.setTargetVelocity(adj_velocity);
 8008a56:	4b16      	ldr	r3, [pc, #88]	; (8008ab0 <cppLoop+0xed0>)
 8008a58:	edd3 7a00 	vldr	s15, [r3]
 8008a5c:	eeb0 0a67 	vmov.f32	s0, s15
 8008a60:	4810      	ldr	r0, [pc, #64]	; (8008aa4 <cppLoop+0xec4>)
 8008a62:	f7fb f956 	bl	8003d12 <_ZN9LineTrace17setTargetVelocityEf>
				led.LR(-1, 0);
 8008a66:	2200      	movs	r2, #0
 8008a68:	f04f 31ff 	mov.w	r1, #4294967295
 8008a6c:	4805      	ldr	r0, [pc, #20]	; (8008a84 <cppLoop+0xea4>)
 8008a6e:	f7f9 fc2d 	bl	80022cc <_ZN3LED2LREaa>
		break;
 8008a72:	f001 b922 	b.w	8009cba <cppLoop+0x20da>
 8008a76:	bf00      	nop
 8008a78:	9999999a 	.word	0x9999999a
 8008a7c:	3fb99999 	.word	0x3fb99999
 8008a80:	2000054c 	.word	0x2000054c
 8008a84:	20000558 	.word	0x20000558
 8008a88:	20045254 	.word	0x20045254
 8008a8c:	0801900c 	.word	0x0801900c
 8008a90:	08018fe0 	.word	0x08018fe0
 8008a94:	2004525c 	.word	0x2004525c
 8008a98:	08019014 	.word	0x08019014
 8008a9c:	20045264 	.word	0x20045264
 8008aa0:	0801901c 	.word	0x0801901c
 8008aa4:	200209d4 	.word	0x200209d4
 8008aa8:	2004524a 	.word	0x2004524a
 8008aac:	08019024 	.word	0x08019024
 8008ab0:	20045284 	.word	0x20045284
 8008ab4:	0801902c 	.word	0x0801902c
 8008ab8:	2000057c 	.word	0x2000057c
 8008abc:	08019038 	.word	0x08019038
 8008ac0:	08019044 	.word	0x08019044
 8008ac4:	08019050 	.word	0x08019050
 8008ac8:	0801905c 	.word	0x0801905c
 8008acc:	08019060 	.word	0x08019060
 8008ad0:	0801906c 	.word	0x0801906c

	/*-------------------------------------------------------------------------*/
	/*-----------------------------------Second running -----------------------*/
	/*-------------------------------------------------------------------------*/
	case 3:
		led.fullColor('Y');
 8008ad4:	2159      	movs	r1, #89	; 0x59
 8008ad6:	48be      	ldr	r0, [pc, #760]	; (8008dd0 <cppLoop+0x11f0>)
 8008ad8:	f7f9 fb3c 	bl	8002154 <_ZN3LED9fullColorEc>

		if(joy_stick.getValue() == JOY_D){
 8008adc:	48bd      	ldr	r0, [pc, #756]	; (8008dd4 <cppLoop+0x11f4>)
 8008ade:	f7f9 fad5 	bl	800208c <_ZN8JoyStick8getValueEv>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	2b04      	cmp	r3, #4
 8008ae6:	bf0c      	ite	eq
 8008ae8:	2301      	moveq	r3, #1
 8008aea:	2300      	movne	r3, #0
 8008aec:	b2db      	uxtb	r3, r3
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d020      	beq.n	8008b34 <cppLoop+0xf54>
			led.LR(-1, 1);
 8008af2:	2201      	movs	r2, #1
 8008af4:	f04f 31ff 	mov.w	r1, #4294967295
 8008af8:	48b5      	ldr	r0, [pc, #724]	; (8008dd0 <cppLoop+0x11f0>)
 8008afa:	f7f9 fbe7 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008afe:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008b02:	f001 fa21 	bl	8009f48 <HAL_Delay>

			selector_run++;
 8008b06:	4bb4      	ldr	r3, [pc, #720]	; (8008dd8 <cppLoop+0x11f8>)
 8008b08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008b0c:	b29b      	uxth	r3, r3
 8008b0e:	3301      	adds	r3, #1
 8008b10:	b29b      	uxth	r3, r3
 8008b12:	b21a      	sxth	r2, r3
 8008b14:	4bb0      	ldr	r3, [pc, #704]	; (8008dd8 <cppLoop+0x11f8>)
 8008b16:	801a      	strh	r2, [r3, #0]
			if(selector_run >= 2) selector_run = 0;
 8008b18:	4baf      	ldr	r3, [pc, #700]	; (8008dd8 <cppLoop+0x11f8>)
 8008b1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008b1e:	2b01      	cmp	r3, #1
 8008b20:	dd02      	ble.n	8008b28 <cppLoop+0xf48>
 8008b22:	4bad      	ldr	r3, [pc, #692]	; (8008dd8 <cppLoop+0x11f8>)
 8008b24:	2200      	movs	r2, #0
 8008b26:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f04f 31ff 	mov.w	r1, #4294967295
 8008b2e:	48a8      	ldr	r0, [pc, #672]	; (8008dd0 <cppLoop+0x11f0>)
 8008b30:	f7f9 fbcc 	bl	80022cc <_ZN3LED2LREaa>
		}

		if(selector_run == 0){
 8008b34:	4ba8      	ldr	r3, [pc, #672]	; (8008dd8 <cppLoop+0x11f8>)
 8008b36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d178      	bne.n	8008c30 <cppLoop+0x1050>
			lcd_clear();
 8008b3e:	f7f8 faaf 	bl	80010a0 <lcd_clear>
			lcd_locate(0,0);
 8008b42:	2100      	movs	r1, #0
 8008b44:	2000      	movs	r0, #0
 8008b46:	f7f8 fabb 	bl	80010c0 <lcd_locate>
			lcd_printf("2:   %3.1f", adj_max_velocity);
 8008b4a:	4ba4      	ldr	r3, [pc, #656]	; (8008ddc <cppLoop+0x11fc>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f7f7 fd12 	bl	8000578 <__aeabi_f2d>
 8008b54:	4603      	mov	r3, r0
 8008b56:	460c      	mov	r4, r1
 8008b58:	461a      	mov	r2, r3
 8008b5a:	4623      	mov	r3, r4
 8008b5c:	48a0      	ldr	r0, [pc, #640]	; (8008de0 <cppLoop+0x1200>)
 8008b5e:	f7f8 fad9 	bl	8001114 <lcd_printf>
			lcd_locate(0,1);
 8008b62:	2101      	movs	r1, #1
 8008b64:	2000      	movs	r0, #0
 8008b66:	f7f8 faab 	bl	80010c0 <lcd_locate>
			lcd_printf("Start%3.1f", adj_min_velocity);
 8008b6a:	4b9e      	ldr	r3, [pc, #632]	; (8008de4 <cppLoop+0x1204>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f7f7 fd02 	bl	8000578 <__aeabi_f2d>
 8008b74:	4603      	mov	r3, r0
 8008b76:	460c      	mov	r4, r1
 8008b78:	461a      	mov	r2, r3
 8008b7a:	4623      	mov	r3, r4
 8008b7c:	489a      	ldr	r0, [pc, #616]	; (8008de8 <cppLoop+0x1208>)
 8008b7e:	f7f8 fac9 	bl	8001114 <lcd_printf>
			if(joy_stick.getValue() == JOY_C){
 8008b82:	4894      	ldr	r0, [pc, #592]	; (8008dd4 <cppLoop+0x11f4>)
 8008b84:	f7f9 fa82 	bl	800208c <_ZN8JoyStick8getValueEv>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	2b02      	cmp	r3, #2
 8008b8c:	bf0c      	ite	eq
 8008b8e:	2301      	moveq	r3, #1
 8008b90:	2300      	movne	r3, #0
 8008b92:	b2db      	uxtb	r3, r3
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	f001 8092 	beq.w	8009cbe <cppLoop+0x20de>
				HAL_Delay(500);
 8008b9a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008b9e:	f001 f9d3 	bl	8009f48 <HAL_Delay>

				led.LR(1, -1);
 8008ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8008ba6:	2101      	movs	r1, #1
 8008ba8:	4889      	ldr	r0, [pc, #548]	; (8008dd0 <cppLoop+0x11f0>)
 8008baa:	f7f9 fb8f 	bl	80022cc <_ZN3LED2LREaa>
				line_trace.setMode(SECOND_RUNNING);
 8008bae:	2101      	movs	r1, #1
 8008bb0:	488e      	ldr	r0, [pc, #568]	; (8008dec <cppLoop+0x120c>)
 8008bb2:	f7fb faa9 	bl	8004108 <_ZN9LineTrace7setModeEs>
				line_trace.setTargetVelocity(adj_min_velocity);
 8008bb6:	4b8b      	ldr	r3, [pc, #556]	; (8008de4 <cppLoop+0x1204>)
 8008bb8:	edd3 7a00 	vldr	s15, [r3]
 8008bbc:	eeb0 0a67 	vmov.f32	s0, s15
 8008bc0:	488a      	ldr	r0, [pc, #552]	; (8008dec <cppLoop+0x120c>)
 8008bc2:	f7fb f8a6 	bl	8003d12 <_ZN9LineTrace17setTargetVelocityEf>
				line_trace.setMaxVelocity(adj_max_velocity);
 8008bc6:	4b85      	ldr	r3, [pc, #532]	; (8008ddc <cppLoop+0x11fc>)
 8008bc8:	edd3 7a00 	vldr	s15, [r3]
 8008bcc:	eeb0 0a67 	vmov.f32	s0, s15
 8008bd0:	4886      	ldr	r0, [pc, #536]	; (8008dec <cppLoop+0x120c>)
 8008bd2:	f7fb f8ae 	bl	8003d32 <_ZN9LineTrace14setMaxVelocityEf>
				line_trace.setMinVelocity(adj_min_velocity);
 8008bd6:	4b83      	ldr	r3, [pc, #524]	; (8008de4 <cppLoop+0x1204>)
 8008bd8:	edd3 7a00 	vldr	s15, [r3]
 8008bdc:	eeb0 0a67 	vmov.f32	s0, s15
 8008be0:	4882      	ldr	r0, [pc, #520]	; (8008dec <cppLoop+0x120c>)
 8008be2:	f7fb f8c6 	bl	8003d72 <_ZN9LineTrace14setMinVelocityEf>
				line_trace.createVelocityTabele();
 8008be6:	4881      	ldr	r0, [pc, #516]	; (8008dec <cppLoop+0x120c>)
 8008be8:	f7fb fcc8 	bl	800457c <_ZN9LineTrace20createVelocityTabeleEv>

				HAL_Delay(1000);
 8008bec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008bf0:	f001 f9aa 	bl	8009f48 <HAL_Delay>

				logger.resetLogsTim1();
 8008bf4:	487e      	ldr	r0, [pc, #504]	; (8008df0 <cppLoop+0x1210>)
 8008bf6:	f7fc f8d6 	bl	8004da6 <_ZN6Logger13resetLogsTim1Ev>
				logger.resetLogsTim2();
 8008bfa:	487d      	ldr	r0, [pc, #500]	; (8008df0 <cppLoop+0x1210>)
 8008bfc:	f7fc f8fb 	bl	8004df6 <_ZN6Logger13resetLogsTim2Ev>
				//logger.start();

				line_trace.running();
 8008c00:	487a      	ldr	r0, [pc, #488]	; (8008dec <cppLoop+0x120c>)
 8008c02:	f7fb fac5 	bl	8004190 <_ZN9LineTrace7runningEv>

				logger.stop();
 8008c06:	487a      	ldr	r0, [pc, #488]	; (8008df0 <cppLoop+0x1210>)
 8008c08:	f7fc f95e 	bl	8004ec8 <_ZN6Logger4stopEv>
				logger.saveLogs("STATELOG", "TARVEL.txt");
 8008c0c:	4a79      	ldr	r2, [pc, #484]	; (8008df4 <cppLoop+0x1214>)
 8008c0e:	497a      	ldr	r1, [pc, #488]	; (8008df8 <cppLoop+0x1218>)
 8008c10:	4877      	ldr	r0, [pc, #476]	; (8008df0 <cppLoop+0x1210>)
 8008c12:	f7fb fff2 	bl	8004bfa <_ZN6Logger8saveLogsEPKcS1_>
				logger.saveLogs2("STATELOG", "CURVEL.txt");
 8008c16:	4a79      	ldr	r2, [pc, #484]	; (8008dfc <cppLoop+0x121c>)
 8008c18:	4977      	ldr	r1, [pc, #476]	; (8008df8 <cppLoop+0x1218>)
 8008c1a:	4875      	ldr	r0, [pc, #468]	; (8008df0 <cppLoop+0x1210>)
 8008c1c:	f7fc f801 	bl	8004c22 <_ZN6Logger9saveLogs2EPKcS1_>

				led.LR(0, -1);
 8008c20:	f04f 32ff 	mov.w	r2, #4294967295
 8008c24:	2100      	movs	r1, #0
 8008c26:	486a      	ldr	r0, [pc, #424]	; (8008dd0 <cppLoop+0x11f0>)
 8008c28:	f7f9 fb50 	bl	80022cc <_ZN3LED2LREaa>
				line_trace.setMinVelocity(adj_min_velocity);

				led.LR(-1, 0);
			}
		}
		break;
 8008c2c:	f001 b847 	b.w	8009cbe <cppLoop+0x20de>
			lcd_clear();
 8008c30:	f7f8 fa36 	bl	80010a0 <lcd_clear>
			lcd_locate(0,0);
 8008c34:	2100      	movs	r1, #0
 8008c36:	2000      	movs	r0, #0
 8008c38:	f7f8 fa42 	bl	80010c0 <lcd_locate>
			lcd_printf("2:   %3.1f", line_trace.getMaxVelocity());
 8008c3c:	486b      	ldr	r0, [pc, #428]	; (8008dec <cppLoop+0x120c>)
 8008c3e:	f7fb f8c8 	bl	8003dd2 <_ZN9LineTrace14getMaxVelocityEv>
 8008c42:	ee10 3a10 	vmov	r3, s0
 8008c46:	4618      	mov	r0, r3
 8008c48:	f7f7 fc96 	bl	8000578 <__aeabi_f2d>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	460c      	mov	r4, r1
 8008c50:	461a      	mov	r2, r3
 8008c52:	4623      	mov	r3, r4
 8008c54:	4862      	ldr	r0, [pc, #392]	; (8008de0 <cppLoop+0x1200>)
 8008c56:	f7f8 fa5d 	bl	8001114 <lcd_printf>
			lcd_locate(0,1);
 8008c5a:	2101      	movs	r1, #1
 8008c5c:	2000      	movs	r0, #0
 8008c5e:	f7f8 fa2f 	bl	80010c0 <lcd_locate>
			lcd_printf("%Vel: %3.1f", line_trace.getMinVelocity());
 8008c62:	4862      	ldr	r0, [pc, #392]	; (8008dec <cppLoop+0x120c>)
 8008c64:	f7fb f8d5 	bl	8003e12 <_ZN9LineTrace14getMinVelocityEv>
 8008c68:	ee10 3a10 	vmov	r3, s0
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f7f7 fc83 	bl	8000578 <__aeabi_f2d>
 8008c72:	4603      	mov	r3, r0
 8008c74:	460c      	mov	r4, r1
 8008c76:	461a      	mov	r2, r3
 8008c78:	4623      	mov	r3, r4
 8008c7a:	4861      	ldr	r0, [pc, #388]	; (8008e00 <cppLoop+0x1220>)
 8008c7c:	f7f8 fa4a 	bl	8001114 <lcd_printf>
			if(joy_stick.getValue() == JOY_U){
 8008c80:	4854      	ldr	r0, [pc, #336]	; (8008dd4 <cppLoop+0x11f4>)
 8008c82:	f7f9 fa03 	bl	800208c <_ZN8JoyStick8getValueEv>
 8008c86:	4603      	mov	r3, r0
 8008c88:	2b08      	cmp	r3, #8
 8008c8a:	bf0c      	ite	eq
 8008c8c:	2301      	moveq	r3, #1
 8008c8e:	2300      	movne	r3, #0
 8008c90:	b2db      	uxtb	r3, r3
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d022      	beq.n	8008cdc <cppLoop+0x10fc>
				led.LR(-1, 1);
 8008c96:	2201      	movs	r2, #1
 8008c98:	f04f 31ff 	mov.w	r1, #4294967295
 8008c9c:	484c      	ldr	r0, [pc, #304]	; (8008dd0 <cppLoop+0x11f0>)
 8008c9e:	f7f9 fb15 	bl	80022cc <_ZN3LED2LREaa>
				HAL_Delay(300);
 8008ca2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008ca6:	f001 f94f 	bl	8009f48 <HAL_Delay>
				selector_vel++;
 8008caa:	4b56      	ldr	r3, [pc, #344]	; (8008e04 <cppLoop+0x1224>)
 8008cac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	b29b      	uxth	r3, r3
 8008cb6:	b21a      	sxth	r2, r3
 8008cb8:	4b52      	ldr	r3, [pc, #328]	; (8008e04 <cppLoop+0x1224>)
 8008cba:	801a      	strh	r2, [r3, #0]
				if(selector_vel >= 2) selector_vel = 0;
 8008cbc:	4b51      	ldr	r3, [pc, #324]	; (8008e04 <cppLoop+0x1224>)
 8008cbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008cc2:	2b01      	cmp	r3, #1
 8008cc4:	dd02      	ble.n	8008ccc <cppLoop+0x10ec>
 8008cc6:	4b4f      	ldr	r3, [pc, #316]	; (8008e04 <cppLoop+0x1224>)
 8008cc8:	2200      	movs	r2, #0
 8008cca:	801a      	strh	r2, [r3, #0]
				led.LR(-1, 0);
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f04f 31ff 	mov.w	r1, #4294967295
 8008cd2:	483f      	ldr	r0, [pc, #252]	; (8008dd0 <cppLoop+0x11f0>)
 8008cd4:	f7f9 fafa 	bl	80022cc <_ZN3LED2LREaa>
		break;
 8008cd8:	f000 bff1 	b.w	8009cbe <cppLoop+0x20de>
			else if(joy_stick.getValue() == JOY_R){
 8008cdc:	483d      	ldr	r0, [pc, #244]	; (8008dd4 <cppLoop+0x11f4>)
 8008cde:	f7f9 f9d5 	bl	800208c <_ZN8JoyStick8getValueEv>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	2b10      	cmp	r3, #16
 8008ce6:	bf0c      	ite	eq
 8008ce8:	2301      	moveq	r3, #1
 8008cea:	2300      	movne	r3, #0
 8008cec:	b2db      	uxtb	r3, r3
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d03c      	beq.n	8008d6c <cppLoop+0x118c>
				led.LR(-1, 1);
 8008cf2:	2201      	movs	r2, #1
 8008cf4:	f04f 31ff 	mov.w	r1, #4294967295
 8008cf8:	4835      	ldr	r0, [pc, #212]	; (8008dd0 <cppLoop+0x11f0>)
 8008cfa:	f7f9 fae7 	bl	80022cc <_ZN3LED2LREaa>
				HAL_Delay(100);
 8008cfe:	2064      	movs	r0, #100	; 0x64
 8008d00:	f001 f922 	bl	8009f48 <HAL_Delay>
				if(selector_vel == 0)
 8008d04:	4b3f      	ldr	r3, [pc, #252]	; (8008e04 <cppLoop+0x1224>)
 8008d06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d113      	bne.n	8008d36 <cppLoop+0x1156>
					adj_max_velocity = adj_max_velocity + 0.1;
 8008d0e:	4b33      	ldr	r3, [pc, #204]	; (8008ddc <cppLoop+0x11fc>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4618      	mov	r0, r3
 8008d14:	f7f7 fc30 	bl	8000578 <__aeabi_f2d>
 8008d18:	a32b      	add	r3, pc, #172	; (adr r3, 8008dc8 <cppLoop+0x11e8>)
 8008d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d1e:	f7f7 facd 	bl	80002bc <__adddf3>
 8008d22:	4603      	mov	r3, r0
 8008d24:	460c      	mov	r4, r1
 8008d26:	4618      	mov	r0, r3
 8008d28:	4621      	mov	r1, r4
 8008d2a:	f7f7 ff75 	bl	8000c18 <__aeabi_d2f>
 8008d2e:	4602      	mov	r2, r0
 8008d30:	4b2a      	ldr	r3, [pc, #168]	; (8008ddc <cppLoop+0x11fc>)
 8008d32:	601a      	str	r2, [r3, #0]
 8008d34:	e012      	b.n	8008d5c <cppLoop+0x117c>
					adj_min_velocity = adj_min_velocity + 0.1;
 8008d36:	4b2b      	ldr	r3, [pc, #172]	; (8008de4 <cppLoop+0x1204>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f7f7 fc1c 	bl	8000578 <__aeabi_f2d>
 8008d40:	a321      	add	r3, pc, #132	; (adr r3, 8008dc8 <cppLoop+0x11e8>)
 8008d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d46:	f7f7 fab9 	bl	80002bc <__adddf3>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	460c      	mov	r4, r1
 8008d4e:	4618      	mov	r0, r3
 8008d50:	4621      	mov	r1, r4
 8008d52:	f7f7 ff61 	bl	8000c18 <__aeabi_d2f>
 8008d56:	4602      	mov	r2, r0
 8008d58:	4b22      	ldr	r3, [pc, #136]	; (8008de4 <cppLoop+0x1204>)
 8008d5a:	601a      	str	r2, [r3, #0]
				led.LR(-1, 0);
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	f04f 31ff 	mov.w	r1, #4294967295
 8008d62:	481b      	ldr	r0, [pc, #108]	; (8008dd0 <cppLoop+0x11f0>)
 8008d64:	f7f9 fab2 	bl	80022cc <_ZN3LED2LREaa>
		break;
 8008d68:	f000 bfa9 	b.w	8009cbe <cppLoop+0x20de>
			else if(joy_stick.getValue() == JOY_L){
 8008d6c:	4819      	ldr	r0, [pc, #100]	; (8008dd4 <cppLoop+0x11f4>)
 8008d6e:	f7f9 f98d 	bl	800208c <_ZN8JoyStick8getValueEv>
 8008d72:	4603      	mov	r3, r0
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	bf0c      	ite	eq
 8008d78:	2301      	moveq	r3, #1
 8008d7a:	2300      	movne	r3, #0
 8008d7c:	b2db      	uxtb	r3, r3
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d05d      	beq.n	8008e3e <cppLoop+0x125e>
				led.LR(-1, 1);
 8008d82:	2201      	movs	r2, #1
 8008d84:	f04f 31ff 	mov.w	r1, #4294967295
 8008d88:	4811      	ldr	r0, [pc, #68]	; (8008dd0 <cppLoop+0x11f0>)
 8008d8a:	f7f9 fa9f 	bl	80022cc <_ZN3LED2LREaa>
				HAL_Delay(100);
 8008d8e:	2064      	movs	r0, #100	; 0x64
 8008d90:	f001 f8da 	bl	8009f48 <HAL_Delay>
				if(selector_vel == 0)
 8008d94:	4b1b      	ldr	r3, [pc, #108]	; (8008e04 <cppLoop+0x1224>)
 8008d96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d134      	bne.n	8008e08 <cppLoop+0x1228>
					adj_max_velocity = adj_max_velocity - 0.1;
 8008d9e:	4b0f      	ldr	r3, [pc, #60]	; (8008ddc <cppLoop+0x11fc>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4618      	mov	r0, r3
 8008da4:	f7f7 fbe8 	bl	8000578 <__aeabi_f2d>
 8008da8:	a307      	add	r3, pc, #28	; (adr r3, 8008dc8 <cppLoop+0x11e8>)
 8008daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dae:	f7f7 fa83 	bl	80002b8 <__aeabi_dsub>
 8008db2:	4603      	mov	r3, r0
 8008db4:	460c      	mov	r4, r1
 8008db6:	4618      	mov	r0, r3
 8008db8:	4621      	mov	r1, r4
 8008dba:	f7f7 ff2d 	bl	8000c18 <__aeabi_d2f>
 8008dbe:	4602      	mov	r2, r0
 8008dc0:	4b06      	ldr	r3, [pc, #24]	; (8008ddc <cppLoop+0x11fc>)
 8008dc2:	601a      	str	r2, [r3, #0]
 8008dc4:	e033      	b.n	8008e2e <cppLoop+0x124e>
 8008dc6:	bf00      	nop
 8008dc8:	9999999a 	.word	0x9999999a
 8008dcc:	3fb99999 	.word	0x3fb99999
 8008dd0:	20000558 	.word	0x20000558
 8008dd4:	2000054c 	.word	0x2000054c
 8008dd8:	2004524a 	.word	0x2004524a
 8008ddc:	2004528c 	.word	0x2004528c
 8008de0:	08019078 	.word	0x08019078
 8008de4:	2004529c 	.word	0x2004529c
 8008de8:	0801902c 	.word	0x0801902c
 8008dec:	200209d4 	.word	0x200209d4
 8008df0:	2000057c 	.word	0x2000057c
 8008df4:	08019038 	.word	0x08019038
 8008df8:	08019044 	.word	0x08019044
 8008dfc:	08019050 	.word	0x08019050
 8008e00:	08019060 	.word	0x08019060
 8008e04:	20045250 	.word	0x20045250
					adj_min_velocity = adj_min_velocity - 0.1;
 8008e08:	4bb5      	ldr	r3, [pc, #724]	; (80090e0 <cppLoop+0x1500>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f7f7 fbb3 	bl	8000578 <__aeabi_f2d>
 8008e12:	a3b1      	add	r3, pc, #708	; (adr r3, 80090d8 <cppLoop+0x14f8>)
 8008e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e18:	f7f7 fa4e 	bl	80002b8 <__aeabi_dsub>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	460c      	mov	r4, r1
 8008e20:	4618      	mov	r0, r3
 8008e22:	4621      	mov	r1, r4
 8008e24:	f7f7 fef8 	bl	8000c18 <__aeabi_d2f>
 8008e28:	4602      	mov	r2, r0
 8008e2a:	4bad      	ldr	r3, [pc, #692]	; (80090e0 <cppLoop+0x1500>)
 8008e2c:	601a      	str	r2, [r3, #0]
				led.LR(-1, 0);
 8008e2e:	2200      	movs	r2, #0
 8008e30:	f04f 31ff 	mov.w	r1, #4294967295
 8008e34:	48ab      	ldr	r0, [pc, #684]	; (80090e4 <cppLoop+0x1504>)
 8008e36:	f7f9 fa49 	bl	80022cc <_ZN3LED2LREaa>
		break;
 8008e3a:	f000 bf40 	b.w	8009cbe <cppLoop+0x20de>
			else if(joy_stick.getValue() == JOY_C){
 8008e3e:	48aa      	ldr	r0, [pc, #680]	; (80090e8 <cppLoop+0x1508>)
 8008e40:	f7f9 f924 	bl	800208c <_ZN8JoyStick8getValueEv>
 8008e44:	4603      	mov	r3, r0
 8008e46:	2b02      	cmp	r3, #2
 8008e48:	bf0c      	ite	eq
 8008e4a:	2301      	moveq	r3, #1
 8008e4c:	2300      	movne	r3, #0
 8008e4e:	b2db      	uxtb	r3, r3
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	f000 8734 	beq.w	8009cbe <cppLoop+0x20de>
				led.LR(-1, 1);
 8008e56:	2201      	movs	r2, #1
 8008e58:	f04f 31ff 	mov.w	r1, #4294967295
 8008e5c:	48a1      	ldr	r0, [pc, #644]	; (80090e4 <cppLoop+0x1504>)
 8008e5e:	f7f9 fa35 	bl	80022cc <_ZN3LED2LREaa>
				HAL_Delay(300);
 8008e62:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008e66:	f001 f86f 	bl	8009f48 <HAL_Delay>
				sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	9300      	str	r3, [sp, #0]
 8008e6e:	4b9f      	ldr	r3, [pc, #636]	; (80090ec <cppLoop+0x150c>)
 8008e70:	2201      	movs	r2, #1
 8008e72:	499f      	ldr	r1, [pc, #636]	; (80090f0 <cppLoop+0x1510>)
 8008e74:	489f      	ldr	r0, [pc, #636]	; (80090f4 <cppLoop+0x1514>)
 8008e76:	f7f8 fcf1 	bl	800185c <sd_write_array_float>
				sd_write_array_float("PARAMS", "MINVEL.TXT", 1, &adj_min_velocity, OVER_WRITE);
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	9300      	str	r3, [sp, #0]
 8008e7e:	4b98      	ldr	r3, [pc, #608]	; (80090e0 <cppLoop+0x1500>)
 8008e80:	2201      	movs	r2, #1
 8008e82:	499d      	ldr	r1, [pc, #628]	; (80090f8 <cppLoop+0x1518>)
 8008e84:	489b      	ldr	r0, [pc, #620]	; (80090f4 <cppLoop+0x1514>)
 8008e86:	f7f8 fce9 	bl	800185c <sd_write_array_float>
				line_trace.setMaxVelocity(adj_max_velocity);
 8008e8a:	4b98      	ldr	r3, [pc, #608]	; (80090ec <cppLoop+0x150c>)
 8008e8c:	edd3 7a00 	vldr	s15, [r3]
 8008e90:	eeb0 0a67 	vmov.f32	s0, s15
 8008e94:	4899      	ldr	r0, [pc, #612]	; (80090fc <cppLoop+0x151c>)
 8008e96:	f7fa ff4c 	bl	8003d32 <_ZN9LineTrace14setMaxVelocityEf>
				line_trace.setMinVelocity(adj_min_velocity);
 8008e9a:	4b91      	ldr	r3, [pc, #580]	; (80090e0 <cppLoop+0x1500>)
 8008e9c:	edd3 7a00 	vldr	s15, [r3]
 8008ea0:	eeb0 0a67 	vmov.f32	s0, s15
 8008ea4:	4895      	ldr	r0, [pc, #596]	; (80090fc <cppLoop+0x151c>)
 8008ea6:	f7fa ff64 	bl	8003d72 <_ZN9LineTrace14setMinVelocityEf>
				led.LR(-1, 0);
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f04f 31ff 	mov.w	r1, #4294967295
 8008eb0:	488c      	ldr	r0, [pc, #560]	; (80090e4 <cppLoop+0x1504>)
 8008eb2:	f7f9 fa0b 	bl	80022cc <_ZN3LED2LREaa>
		break;
 8008eb6:	f000 bf02 	b.w	8009cbe <cppLoop+0x20de>

	/*-------------------------------------------------------------------------*/
	/*-----------------------------------Third running-----------------------*/
	/*-------------------------------------------------------------------------*/
	case 4:
		led.fullColor('M');
 8008eba:	214d      	movs	r1, #77	; 0x4d
 8008ebc:	4889      	ldr	r0, [pc, #548]	; (80090e4 <cppLoop+0x1504>)
 8008ebe:	f7f9 f949 	bl	8002154 <_ZN3LED9fullColorEc>

		if(joy_stick.getValue() == JOY_D){
 8008ec2:	4889      	ldr	r0, [pc, #548]	; (80090e8 <cppLoop+0x1508>)
 8008ec4:	f7f9 f8e2 	bl	800208c <_ZN8JoyStick8getValueEv>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	2b04      	cmp	r3, #4
 8008ecc:	bf0c      	ite	eq
 8008ece:	2301      	moveq	r3, #1
 8008ed0:	2300      	movne	r3, #0
 8008ed2:	b2db      	uxtb	r3, r3
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d020      	beq.n	8008f1a <cppLoop+0x133a>
			led.LR(-1, 1);
 8008ed8:	2201      	movs	r2, #1
 8008eda:	f04f 31ff 	mov.w	r1, #4294967295
 8008ede:	4881      	ldr	r0, [pc, #516]	; (80090e4 <cppLoop+0x1504>)
 8008ee0:	f7f9 f9f4 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008ee4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008ee8:	f001 f82e 	bl	8009f48 <HAL_Delay>

			selector_run++;
 8008eec:	4b84      	ldr	r3, [pc, #528]	; (8009100 <cppLoop+0x1520>)
 8008eee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008ef2:	b29b      	uxth	r3, r3
 8008ef4:	3301      	adds	r3, #1
 8008ef6:	b29b      	uxth	r3, r3
 8008ef8:	b21a      	sxth	r2, r3
 8008efa:	4b81      	ldr	r3, [pc, #516]	; (8009100 <cppLoop+0x1520>)
 8008efc:	801a      	strh	r2, [r3, #0]
			if(selector_run >= 2) selector_run = 0;
 8008efe:	4b80      	ldr	r3, [pc, #512]	; (8009100 <cppLoop+0x1520>)
 8008f00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	dd02      	ble.n	8008f0e <cppLoop+0x132e>
 8008f08:	4b7d      	ldr	r3, [pc, #500]	; (8009100 <cppLoop+0x1520>)
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f04f 31ff 	mov.w	r1, #4294967295
 8008f14:	4873      	ldr	r0, [pc, #460]	; (80090e4 <cppLoop+0x1504>)
 8008f16:	f7f9 f9d9 	bl	80022cc <_ZN3LED2LREaa>
		}

		if(selector_run == 0){
 8008f1a:	4b79      	ldr	r3, [pc, #484]	; (8009100 <cppLoop+0x1520>)
 8008f1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	f040 8081 	bne.w	8009028 <cppLoop+0x1448>
			lcd_clear();
 8008f26:	f7f8 f8bb 	bl	80010a0 <lcd_clear>
			lcd_locate(0,0);
 8008f2a:	2100      	movs	r1, #0
 8008f2c:	2000      	movs	r0, #0
 8008f2e:	f7f8 f8c7 	bl	80010c0 <lcd_locate>
			lcd_printf("3:   %3.1f", adj_max_velocity2);
 8008f32:	4b74      	ldr	r3, [pc, #464]	; (8009104 <cppLoop+0x1524>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7f7 fb1e 	bl	8000578 <__aeabi_f2d>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	460c      	mov	r4, r1
 8008f40:	461a      	mov	r2, r3
 8008f42:	4623      	mov	r3, r4
 8008f44:	4870      	ldr	r0, [pc, #448]	; (8009108 <cppLoop+0x1528>)
 8008f46:	f7f8 f8e5 	bl	8001114 <lcd_printf>
			lcd_locate(0,1);
 8008f4a:	2101      	movs	r1, #1
 8008f4c:	2000      	movs	r0, #0
 8008f4e:	f7f8 f8b7 	bl	80010c0 <lcd_locate>
			lcd_printf("Start%3.1f", adj_min_velocity2);
 8008f52:	4b6e      	ldr	r3, [pc, #440]	; (800910c <cppLoop+0x152c>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4618      	mov	r0, r3
 8008f58:	f7f7 fb0e 	bl	8000578 <__aeabi_f2d>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	460c      	mov	r4, r1
 8008f60:	461a      	mov	r2, r3
 8008f62:	4623      	mov	r3, r4
 8008f64:	486a      	ldr	r0, [pc, #424]	; (8009110 <cppLoop+0x1530>)
 8008f66:	f7f8 f8d5 	bl	8001114 <lcd_printf>

			if(joy_stick.getValue() == JOY_C){
 8008f6a:	485f      	ldr	r0, [pc, #380]	; (80090e8 <cppLoop+0x1508>)
 8008f6c:	f7f9 f88e 	bl	800208c <_ZN8JoyStick8getValueEv>
 8008f70:	4603      	mov	r3, r0
 8008f72:	2b02      	cmp	r3, #2
 8008f74:	bf0c      	ite	eq
 8008f76:	2301      	moveq	r3, #1
 8008f78:	2300      	movne	r3, #0
 8008f7a:	b2db      	uxtb	r3, r3
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	f000 86a0 	beq.w	8009cc2 <cppLoop+0x20e2>
				HAL_Delay(500);
 8008f82:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008f86:	f000 ffdf 	bl	8009f48 <HAL_Delay>

				led.LR(1, -1);
 8008f8a:	f04f 32ff 	mov.w	r2, #4294967295
 8008f8e:	2101      	movs	r1, #1
 8008f90:	4854      	ldr	r0, [pc, #336]	; (80090e4 <cppLoop+0x1504>)
 8008f92:	f7f9 f99b 	bl	80022cc <_ZN3LED2LREaa>
				line_trace.setGain(adj_kp, adj_ki, adj_kd);
 8008f96:	4b5f      	ldr	r3, [pc, #380]	; (8009114 <cppLoop+0x1534>)
 8008f98:	edd3 7a00 	vldr	s15, [r3]
 8008f9c:	4b5e      	ldr	r3, [pc, #376]	; (8009118 <cppLoop+0x1538>)
 8008f9e:	ed93 7a00 	vldr	s14, [r3]
 8008fa2:	4b5e      	ldr	r3, [pc, #376]	; (800911c <cppLoop+0x153c>)
 8008fa4:	edd3 6a00 	vldr	s13, [r3]
 8008fa8:	eeb0 1a66 	vmov.f32	s2, s13
 8008fac:	eef0 0a47 	vmov.f32	s1, s14
 8008fb0:	eeb0 0a67 	vmov.f32	s0, s15
 8008fb4:	4851      	ldr	r0, [pc, #324]	; (80090fc <cppLoop+0x151c>)
 8008fb6:	f7fa fe11 	bl	8003bdc <_ZN9LineTrace7setGainEfff>
				line_trace.setMode(THIRD_RUNNING);
 8008fba:	2102      	movs	r1, #2
 8008fbc:	484f      	ldr	r0, [pc, #316]	; (80090fc <cppLoop+0x151c>)
 8008fbe:	f7fb f8a3 	bl	8004108 <_ZN9LineTrace7setModeEs>
				line_trace.setTargetVelocity(adj_min_velocity2);
 8008fc2:	4b52      	ldr	r3, [pc, #328]	; (800910c <cppLoop+0x152c>)
 8008fc4:	edd3 7a00 	vldr	s15, [r3]
 8008fc8:	eeb0 0a67 	vmov.f32	s0, s15
 8008fcc:	484b      	ldr	r0, [pc, #300]	; (80090fc <cppLoop+0x151c>)
 8008fce:	f7fa fea0 	bl	8003d12 <_ZN9LineTrace17setTargetVelocityEf>
				line_trace.setMaxVelocity2(adj_max_velocity2);
 8008fd2:	4b4c      	ldr	r3, [pc, #304]	; (8009104 <cppLoop+0x1524>)
 8008fd4:	edd3 7a00 	vldr	s15, [r3]
 8008fd8:	eeb0 0a67 	vmov.f32	s0, s15
 8008fdc:	4847      	ldr	r0, [pc, #284]	; (80090fc <cppLoop+0x151c>)
 8008fde:	f7fa feb8 	bl	8003d52 <_ZN9LineTrace15setMaxVelocity2Ef>
				line_trace.setMinVelocity2(adj_min_velocity2);
 8008fe2:	4b4a      	ldr	r3, [pc, #296]	; (800910c <cppLoop+0x152c>)
 8008fe4:	edd3 7a00 	vldr	s15, [r3]
 8008fe8:	eeb0 0a67 	vmov.f32	s0, s15
 8008fec:	4843      	ldr	r0, [pc, #268]	; (80090fc <cppLoop+0x151c>)
 8008fee:	f7fa fed0 	bl	8003d92 <_ZN9LineTrace15setMinVelocity2Ef>
				line_trace.createVelocityTabele();
 8008ff2:	4842      	ldr	r0, [pc, #264]	; (80090fc <cppLoop+0x151c>)
 8008ff4:	f7fb fac2 	bl	800457c <_ZN9LineTrace20createVelocityTabeleEv>

				//logger.start();

				line_trace.running();
 8008ff8:	4840      	ldr	r0, [pc, #256]	; (80090fc <cppLoop+0x151c>)
 8008ffa:	f7fb f8c9 	bl	8004190 <_ZN9LineTrace7runningEv>

				logger.stop();
 8008ffe:	4848      	ldr	r0, [pc, #288]	; (8009120 <cppLoop+0x1540>)
 8009000:	f7fb ff62 	bl	8004ec8 <_ZN6Logger4stopEv>
				logger.saveLogs("STATELOG", "TARVEL.txt");
 8009004:	4a47      	ldr	r2, [pc, #284]	; (8009124 <cppLoop+0x1544>)
 8009006:	4948      	ldr	r1, [pc, #288]	; (8009128 <cppLoop+0x1548>)
 8009008:	4845      	ldr	r0, [pc, #276]	; (8009120 <cppLoop+0x1540>)
 800900a:	f7fb fdf6 	bl	8004bfa <_ZN6Logger8saveLogsEPKcS1_>
				logger.saveLogs2("STATELOG", "CURVEL.txt");
 800900e:	4a47      	ldr	r2, [pc, #284]	; (800912c <cppLoop+0x154c>)
 8009010:	4945      	ldr	r1, [pc, #276]	; (8009128 <cppLoop+0x1548>)
 8009012:	4843      	ldr	r0, [pc, #268]	; (8009120 <cppLoop+0x1540>)
 8009014:	f7fb fe05 	bl	8004c22 <_ZN6Logger9saveLogs2EPKcS1_>

				led.LR(0, -1);
 8009018:	f04f 32ff 	mov.w	r2, #4294967295
 800901c:	2100      	movs	r1, #0
 800901e:	4831      	ldr	r0, [pc, #196]	; (80090e4 <cppLoop+0x1504>)
 8009020:	f7f9 f954 	bl	80022cc <_ZN3LED2LREaa>

				led.LR(-1, 0);
			}

		}
		break;
 8009024:	f000 be4d 	b.w	8009cc2 <cppLoop+0x20e2>
			lcd_clear();
 8009028:	f7f8 f83a 	bl	80010a0 <lcd_clear>
			lcd_locate(0,0);
 800902c:	2100      	movs	r1, #0
 800902e:	2000      	movs	r0, #0
 8009030:	f7f8 f846 	bl	80010c0 <lcd_locate>
			lcd_printf("3:   %3.1f", line_trace.getMaxVelocity2());
 8009034:	4831      	ldr	r0, [pc, #196]	; (80090fc <cppLoop+0x151c>)
 8009036:	f7fa fedc 	bl	8003df2 <_ZN9LineTrace15getMaxVelocity2Ev>
 800903a:	ee10 3a10 	vmov	r3, s0
 800903e:	4618      	mov	r0, r3
 8009040:	f7f7 fa9a 	bl	8000578 <__aeabi_f2d>
 8009044:	4603      	mov	r3, r0
 8009046:	460c      	mov	r4, r1
 8009048:	461a      	mov	r2, r3
 800904a:	4623      	mov	r3, r4
 800904c:	482e      	ldr	r0, [pc, #184]	; (8009108 <cppLoop+0x1528>)
 800904e:	f7f8 f861 	bl	8001114 <lcd_printf>
			lcd_locate(0,1);
 8009052:	2101      	movs	r1, #1
 8009054:	2000      	movs	r0, #0
 8009056:	f7f8 f833 	bl	80010c0 <lcd_locate>
			lcd_printf("%Vel: %3.1f", line_trace.getMinVelocity2());
 800905a:	4828      	ldr	r0, [pc, #160]	; (80090fc <cppLoop+0x151c>)
 800905c:	f7fa fee9 	bl	8003e32 <_ZN9LineTrace15getMinVelocity2Ev>
 8009060:	ee10 3a10 	vmov	r3, s0
 8009064:	4618      	mov	r0, r3
 8009066:	f7f7 fa87 	bl	8000578 <__aeabi_f2d>
 800906a:	4603      	mov	r3, r0
 800906c:	460c      	mov	r4, r1
 800906e:	461a      	mov	r2, r3
 8009070:	4623      	mov	r3, r4
 8009072:	482f      	ldr	r0, [pc, #188]	; (8009130 <cppLoop+0x1550>)
 8009074:	f7f8 f84e 	bl	8001114 <lcd_printf>
			if(joy_stick.getValue() == JOY_U){
 8009078:	481b      	ldr	r0, [pc, #108]	; (80090e8 <cppLoop+0x1508>)
 800907a:	f7f9 f807 	bl	800208c <_ZN8JoyStick8getValueEv>
 800907e:	4603      	mov	r3, r0
 8009080:	2b08      	cmp	r3, #8
 8009082:	bf0c      	ite	eq
 8009084:	2301      	moveq	r3, #1
 8009086:	2300      	movne	r3, #0
 8009088:	b2db      	uxtb	r3, r3
 800908a:	2b00      	cmp	r3, #0
 800908c:	d054      	beq.n	8009138 <cppLoop+0x1558>
				led.LR(-1, 1);
 800908e:	2201      	movs	r2, #1
 8009090:	f04f 31ff 	mov.w	r1, #4294967295
 8009094:	4813      	ldr	r0, [pc, #76]	; (80090e4 <cppLoop+0x1504>)
 8009096:	f7f9 f919 	bl	80022cc <_ZN3LED2LREaa>
				HAL_Delay(300);
 800909a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800909e:	f000 ff53 	bl	8009f48 <HAL_Delay>
				selector_vel2++;
 80090a2:	4b24      	ldr	r3, [pc, #144]	; (8009134 <cppLoop+0x1554>)
 80090a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80090a8:	b29b      	uxth	r3, r3
 80090aa:	3301      	adds	r3, #1
 80090ac:	b29b      	uxth	r3, r3
 80090ae:	b21a      	sxth	r2, r3
 80090b0:	4b20      	ldr	r3, [pc, #128]	; (8009134 <cppLoop+0x1554>)
 80090b2:	801a      	strh	r2, [r3, #0]
				if(selector_vel2 >= 2) selector_vel2 = 0;
 80090b4:	4b1f      	ldr	r3, [pc, #124]	; (8009134 <cppLoop+0x1554>)
 80090b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80090ba:	2b01      	cmp	r3, #1
 80090bc:	dd02      	ble.n	80090c4 <cppLoop+0x14e4>
 80090be:	4b1d      	ldr	r3, [pc, #116]	; (8009134 <cppLoop+0x1554>)
 80090c0:	2200      	movs	r2, #0
 80090c2:	801a      	strh	r2, [r3, #0]
				led.LR(-1, 0);
 80090c4:	2200      	movs	r2, #0
 80090c6:	f04f 31ff 	mov.w	r1, #4294967295
 80090ca:	4806      	ldr	r0, [pc, #24]	; (80090e4 <cppLoop+0x1504>)
 80090cc:	f7f9 f8fe 	bl	80022cc <_ZN3LED2LREaa>
		break;
 80090d0:	f000 bdf7 	b.w	8009cc2 <cppLoop+0x20e2>
 80090d4:	f3af 8000 	nop.w
 80090d8:	9999999a 	.word	0x9999999a
 80090dc:	3fb99999 	.word	0x3fb99999
 80090e0:	2004529c 	.word	0x2004529c
 80090e4:	20000558 	.word	0x20000558
 80090e8:	2000054c 	.word	0x2000054c
 80090ec:	2004528c 	.word	0x2004528c
 80090f0:	08019084 	.word	0x08019084
 80090f4:	08018fe0 	.word	0x08018fe0
 80090f8:	08019090 	.word	0x08019090
 80090fc:	200209d4 	.word	0x200209d4
 8009100:	2004524a 	.word	0x2004524a
 8009104:	20045294 	.word	0x20045294
 8009108:	0801909c 	.word	0x0801909c
 800910c:	200452a4 	.word	0x200452a4
 8009110:	0801902c 	.word	0x0801902c
 8009114:	20045254 	.word	0x20045254
 8009118:	2004525c 	.word	0x2004525c
 800911c:	20045264 	.word	0x20045264
 8009120:	2000057c 	.word	0x2000057c
 8009124:	08019038 	.word	0x08019038
 8009128:	08019044 	.word	0x08019044
 800912c:	08019050 	.word	0x08019050
 8009130:	08019060 	.word	0x08019060
 8009134:	20045252 	.word	0x20045252
			else if(joy_stick.getValue() == JOY_R){
 8009138:	48b9      	ldr	r0, [pc, #740]	; (8009420 <cppLoop+0x1840>)
 800913a:	f7f8 ffa7 	bl	800208c <_ZN8JoyStick8getValueEv>
 800913e:	4603      	mov	r3, r0
 8009140:	2b10      	cmp	r3, #16
 8009142:	bf0c      	ite	eq
 8009144:	2301      	moveq	r3, #1
 8009146:	2300      	movne	r3, #0
 8009148:	b2db      	uxtb	r3, r3
 800914a:	2b00      	cmp	r3, #0
 800914c:	d03c      	beq.n	80091c8 <cppLoop+0x15e8>
				led.LR(-1, 1);
 800914e:	2201      	movs	r2, #1
 8009150:	f04f 31ff 	mov.w	r1, #4294967295
 8009154:	48b3      	ldr	r0, [pc, #716]	; (8009424 <cppLoop+0x1844>)
 8009156:	f7f9 f8b9 	bl	80022cc <_ZN3LED2LREaa>
				HAL_Delay(100);
 800915a:	2064      	movs	r0, #100	; 0x64
 800915c:	f000 fef4 	bl	8009f48 <HAL_Delay>
				if(selector_vel2 == 0)
 8009160:	4bb1      	ldr	r3, [pc, #708]	; (8009428 <cppLoop+0x1848>)
 8009162:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d113      	bne.n	8009192 <cppLoop+0x15b2>
					adj_max_velocity2 = adj_max_velocity2 + 0.1;
 800916a:	4bb0      	ldr	r3, [pc, #704]	; (800942c <cppLoop+0x184c>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	4618      	mov	r0, r3
 8009170:	f7f7 fa02 	bl	8000578 <__aeabi_f2d>
 8009174:	a3a8      	add	r3, pc, #672	; (adr r3, 8009418 <cppLoop+0x1838>)
 8009176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800917a:	f7f7 f89f 	bl	80002bc <__adddf3>
 800917e:	4603      	mov	r3, r0
 8009180:	460c      	mov	r4, r1
 8009182:	4618      	mov	r0, r3
 8009184:	4621      	mov	r1, r4
 8009186:	f7f7 fd47 	bl	8000c18 <__aeabi_d2f>
 800918a:	4602      	mov	r2, r0
 800918c:	4ba7      	ldr	r3, [pc, #668]	; (800942c <cppLoop+0x184c>)
 800918e:	601a      	str	r2, [r3, #0]
 8009190:	e012      	b.n	80091b8 <cppLoop+0x15d8>
					adj_min_velocity2 = adj_min_velocity2 + 0.1;
 8009192:	4ba7      	ldr	r3, [pc, #668]	; (8009430 <cppLoop+0x1850>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	4618      	mov	r0, r3
 8009198:	f7f7 f9ee 	bl	8000578 <__aeabi_f2d>
 800919c:	a39e      	add	r3, pc, #632	; (adr r3, 8009418 <cppLoop+0x1838>)
 800919e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a2:	f7f7 f88b 	bl	80002bc <__adddf3>
 80091a6:	4603      	mov	r3, r0
 80091a8:	460c      	mov	r4, r1
 80091aa:	4618      	mov	r0, r3
 80091ac:	4621      	mov	r1, r4
 80091ae:	f7f7 fd33 	bl	8000c18 <__aeabi_d2f>
 80091b2:	4602      	mov	r2, r0
 80091b4:	4b9e      	ldr	r3, [pc, #632]	; (8009430 <cppLoop+0x1850>)
 80091b6:	601a      	str	r2, [r3, #0]
				led.LR(-1, 0);
 80091b8:	2200      	movs	r2, #0
 80091ba:	f04f 31ff 	mov.w	r1, #4294967295
 80091be:	4899      	ldr	r0, [pc, #612]	; (8009424 <cppLoop+0x1844>)
 80091c0:	f7f9 f884 	bl	80022cc <_ZN3LED2LREaa>
		break;
 80091c4:	f000 bd7d 	b.w	8009cc2 <cppLoop+0x20e2>
			else if(joy_stick.getValue() == JOY_L){
 80091c8:	4895      	ldr	r0, [pc, #596]	; (8009420 <cppLoop+0x1840>)
 80091ca:	f7f8 ff5f 	bl	800208c <_ZN8JoyStick8getValueEv>
 80091ce:	4603      	mov	r3, r0
 80091d0:	2b01      	cmp	r3, #1
 80091d2:	bf0c      	ite	eq
 80091d4:	2301      	moveq	r3, #1
 80091d6:	2300      	movne	r3, #0
 80091d8:	b2db      	uxtb	r3, r3
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d03c      	beq.n	8009258 <cppLoop+0x1678>
				led.LR(-1, 1);
 80091de:	2201      	movs	r2, #1
 80091e0:	f04f 31ff 	mov.w	r1, #4294967295
 80091e4:	488f      	ldr	r0, [pc, #572]	; (8009424 <cppLoop+0x1844>)
 80091e6:	f7f9 f871 	bl	80022cc <_ZN3LED2LREaa>
				HAL_Delay(100);
 80091ea:	2064      	movs	r0, #100	; 0x64
 80091ec:	f000 feac 	bl	8009f48 <HAL_Delay>
				if(selector_vel2 == 0)
 80091f0:	4b8d      	ldr	r3, [pc, #564]	; (8009428 <cppLoop+0x1848>)
 80091f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d113      	bne.n	8009222 <cppLoop+0x1642>
					adj_max_velocity2 = adj_max_velocity2 - 0.1;
 80091fa:	4b8c      	ldr	r3, [pc, #560]	; (800942c <cppLoop+0x184c>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4618      	mov	r0, r3
 8009200:	f7f7 f9ba 	bl	8000578 <__aeabi_f2d>
 8009204:	a384      	add	r3, pc, #528	; (adr r3, 8009418 <cppLoop+0x1838>)
 8009206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800920a:	f7f7 f855 	bl	80002b8 <__aeabi_dsub>
 800920e:	4603      	mov	r3, r0
 8009210:	460c      	mov	r4, r1
 8009212:	4618      	mov	r0, r3
 8009214:	4621      	mov	r1, r4
 8009216:	f7f7 fcff 	bl	8000c18 <__aeabi_d2f>
 800921a:	4602      	mov	r2, r0
 800921c:	4b83      	ldr	r3, [pc, #524]	; (800942c <cppLoop+0x184c>)
 800921e:	601a      	str	r2, [r3, #0]
 8009220:	e012      	b.n	8009248 <cppLoop+0x1668>
					adj_min_velocity2 = adj_min_velocity2 - 0.1;
 8009222:	4b83      	ldr	r3, [pc, #524]	; (8009430 <cppLoop+0x1850>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	4618      	mov	r0, r3
 8009228:	f7f7 f9a6 	bl	8000578 <__aeabi_f2d>
 800922c:	a37a      	add	r3, pc, #488	; (adr r3, 8009418 <cppLoop+0x1838>)
 800922e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009232:	f7f7 f841 	bl	80002b8 <__aeabi_dsub>
 8009236:	4603      	mov	r3, r0
 8009238:	460c      	mov	r4, r1
 800923a:	4618      	mov	r0, r3
 800923c:	4621      	mov	r1, r4
 800923e:	f7f7 fceb 	bl	8000c18 <__aeabi_d2f>
 8009242:	4602      	mov	r2, r0
 8009244:	4b7a      	ldr	r3, [pc, #488]	; (8009430 <cppLoop+0x1850>)
 8009246:	601a      	str	r2, [r3, #0]
				led.LR(-1, 0);
 8009248:	2200      	movs	r2, #0
 800924a:	f04f 31ff 	mov.w	r1, #4294967295
 800924e:	4875      	ldr	r0, [pc, #468]	; (8009424 <cppLoop+0x1844>)
 8009250:	f7f9 f83c 	bl	80022cc <_ZN3LED2LREaa>
		break;
 8009254:	f000 bd35 	b.w	8009cc2 <cppLoop+0x20e2>
			else if(joy_stick.getValue() == JOY_C){
 8009258:	4871      	ldr	r0, [pc, #452]	; (8009420 <cppLoop+0x1840>)
 800925a:	f7f8 ff17 	bl	800208c <_ZN8JoyStick8getValueEv>
 800925e:	4603      	mov	r3, r0
 8009260:	2b02      	cmp	r3, #2
 8009262:	bf0c      	ite	eq
 8009264:	2301      	moveq	r3, #1
 8009266:	2300      	movne	r3, #0
 8009268:	b2db      	uxtb	r3, r3
 800926a:	2b00      	cmp	r3, #0
 800926c:	f000 8529 	beq.w	8009cc2 <cppLoop+0x20e2>
				led.LR(-1, 1);
 8009270:	2201      	movs	r2, #1
 8009272:	f04f 31ff 	mov.w	r1, #4294967295
 8009276:	486b      	ldr	r0, [pc, #428]	; (8009424 <cppLoop+0x1844>)
 8009278:	f7f9 f828 	bl	80022cc <_ZN3LED2LREaa>
				HAL_Delay(300);
 800927c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8009280:	f000 fe62 	bl	8009f48 <HAL_Delay>
				sd_write_array_float("PARAMS", "TARVEL3.TXT", 1, &adj_max_velocity2, OVER_WRITE);
 8009284:	2300      	movs	r3, #0
 8009286:	9300      	str	r3, [sp, #0]
 8009288:	4b68      	ldr	r3, [pc, #416]	; (800942c <cppLoop+0x184c>)
 800928a:	2201      	movs	r2, #1
 800928c:	4969      	ldr	r1, [pc, #420]	; (8009434 <cppLoop+0x1854>)
 800928e:	486a      	ldr	r0, [pc, #424]	; (8009438 <cppLoop+0x1858>)
 8009290:	f7f8 fae4 	bl	800185c <sd_write_array_float>
				sd_write_array_float("PARAMS", "MINVEL2.TXT", 1, &adj_min_velocity2, OVER_WRITE);
 8009294:	2300      	movs	r3, #0
 8009296:	9300      	str	r3, [sp, #0]
 8009298:	4b65      	ldr	r3, [pc, #404]	; (8009430 <cppLoop+0x1850>)
 800929a:	2201      	movs	r2, #1
 800929c:	4967      	ldr	r1, [pc, #412]	; (800943c <cppLoop+0x185c>)
 800929e:	4866      	ldr	r0, [pc, #408]	; (8009438 <cppLoop+0x1858>)
 80092a0:	f7f8 fadc 	bl	800185c <sd_write_array_float>
				line_trace.setMaxVelocity2(adj_max_velocity2);
 80092a4:	4b61      	ldr	r3, [pc, #388]	; (800942c <cppLoop+0x184c>)
 80092a6:	edd3 7a00 	vldr	s15, [r3]
 80092aa:	eeb0 0a67 	vmov.f32	s0, s15
 80092ae:	4864      	ldr	r0, [pc, #400]	; (8009440 <cppLoop+0x1860>)
 80092b0:	f7fa fd4f 	bl	8003d52 <_ZN9LineTrace15setMaxVelocity2Ef>
				line_trace.setMinVelocity2(adj_min_velocity2);
 80092b4:	4b5e      	ldr	r3, [pc, #376]	; (8009430 <cppLoop+0x1850>)
 80092b6:	edd3 7a00 	vldr	s15, [r3]
 80092ba:	eeb0 0a67 	vmov.f32	s0, s15
 80092be:	4860      	ldr	r0, [pc, #384]	; (8009440 <cppLoop+0x1860>)
 80092c0:	f7fa fd67 	bl	8003d92 <_ZN9LineTrace15setMinVelocity2Ef>
				led.LR(-1, 0);
 80092c4:	2200      	movs	r2, #0
 80092c6:	f04f 31ff 	mov.w	r1, #4294967295
 80092ca:	4856      	ldr	r0, [pc, #344]	; (8009424 <cppLoop+0x1844>)
 80092cc:	f7f8 fffe 	bl	80022cc <_ZN3LED2LREaa>
		break;
 80092d0:	f000 bcf7 	b.w	8009cc2 <cppLoop+0x20e2>

	case 5:
		led.fullColor('W');
 80092d4:	2157      	movs	r1, #87	; 0x57
 80092d6:	4853      	ldr	r0, [pc, #332]	; (8009424 <cppLoop+0x1844>)
 80092d8:	f7f8 ff3c 	bl	8002154 <_ZN3LED9fullColorEc>

		lcd_clear();
 80092dc:	f7f7 fee0 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80092e0:	2100      	movs	r1, #0
 80092e2:	2000      	movs	r0, #0
 80092e4:	f7f7 feec 	bl	80010c0 <lcd_locate>
		lcd_printf("ACC:%4.1f", line_trace.getMaxAcc());
 80092e8:	4855      	ldr	r0, [pc, #340]	; (8009440 <cppLoop+0x1860>)
 80092ea:	f7fa fde6 	bl	8003eba <_ZN9LineTrace9getMaxAccEv>
 80092ee:	ee10 3a10 	vmov	r3, s0
 80092f2:	4618      	mov	r0, r3
 80092f4:	f7f7 f940 	bl	8000578 <__aeabi_f2d>
 80092f8:	4603      	mov	r3, r0
 80092fa:	460c      	mov	r4, r1
 80092fc:	461a      	mov	r2, r3
 80092fe:	4623      	mov	r3, r4
 8009300:	4850      	ldr	r0, [pc, #320]	; (8009444 <cppLoop+0x1864>)
 8009302:	f7f7 ff07 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009306:	2101      	movs	r1, #1
 8009308:	2000      	movs	r0, #0
 800930a:	f7f7 fed9 	bl	80010c0 <lcd_locate>
		lcd_printf("DEC:%4.1f", line_trace.getMaxDec());
 800930e:	484c      	ldr	r0, [pc, #304]	; (8009440 <cppLoop+0x1860>)
 8009310:	f7fa fe09 	bl	8003f26 <_ZN9LineTrace9getMaxDecEv>
 8009314:	ee10 3a10 	vmov	r3, s0
 8009318:	4618      	mov	r0, r3
 800931a:	f7f7 f92d 	bl	8000578 <__aeabi_f2d>
 800931e:	4603      	mov	r3, r0
 8009320:	460c      	mov	r4, r1
 8009322:	461a      	mov	r2, r3
 8009324:	4623      	mov	r3, r4
 8009326:	4848      	ldr	r0, [pc, #288]	; (8009448 <cppLoop+0x1868>)
 8009328:	f7f7 fef4 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_D){
 800932c:	483c      	ldr	r0, [pc, #240]	; (8009420 <cppLoop+0x1840>)
 800932e:	f7f8 fead 	bl	800208c <_ZN8JoyStick8getValueEv>
 8009332:	4603      	mov	r3, r0
 8009334:	2b04      	cmp	r3, #4
 8009336:	bf0c      	ite	eq
 8009338:	2301      	moveq	r3, #1
 800933a:	2300      	movne	r3, #0
 800933c:	b2db      	uxtb	r3, r3
 800933e:	2b00      	cmp	r3, #0
 8009340:	d022      	beq.n	8009388 <cppLoop+0x17a8>
			led.LR(-1, 1);
 8009342:	2201      	movs	r2, #1
 8009344:	f04f 31ff 	mov.w	r1, #4294967295
 8009348:	4836      	ldr	r0, [pc, #216]	; (8009424 <cppLoop+0x1844>)
 800934a:	f7f8 ffbf 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 800934e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8009352:	f000 fdf9 	bl	8009f48 <HAL_Delay>

			selector_acc++;
 8009356:	4b3d      	ldr	r3, [pc, #244]	; (800944c <cppLoop+0x186c>)
 8009358:	f9b3 3000 	ldrsh.w	r3, [r3]
 800935c:	b29b      	uxth	r3, r3
 800935e:	3301      	adds	r3, #1
 8009360:	b29b      	uxth	r3, r3
 8009362:	b21a      	sxth	r2, r3
 8009364:	4b39      	ldr	r3, [pc, #228]	; (800944c <cppLoop+0x186c>)
 8009366:	801a      	strh	r2, [r3, #0]
			if(selector_acc >= 2) selector_acc = 0;
 8009368:	4b38      	ldr	r3, [pc, #224]	; (800944c <cppLoop+0x186c>)
 800936a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800936e:	2b01      	cmp	r3, #1
 8009370:	dd02      	ble.n	8009378 <cppLoop+0x1798>
 8009372:	4b36      	ldr	r3, [pc, #216]	; (800944c <cppLoop+0x186c>)
 8009374:	2200      	movs	r2, #0
 8009376:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8009378:	2200      	movs	r2, #0
 800937a:	f04f 31ff 	mov.w	r1, #4294967295
 800937e:	4829      	ldr	r0, [pc, #164]	; (8009424 <cppLoop+0x1844>)
 8009380:	f7f8 ffa4 	bl	80022cc <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "DEC.TXT", 1, &adj_dec, OVER_WRITE);
			line_trace.setMaxAccDec(adj_acc, adj_dec);

			led.LR(-1, 0);
		}
		break;
 8009384:	f000 bc9f 	b.w	8009cc6 <cppLoop+0x20e6>
		else if(joy_stick.getValue() == JOY_R){
 8009388:	4825      	ldr	r0, [pc, #148]	; (8009420 <cppLoop+0x1840>)
 800938a:	f7f8 fe7f 	bl	800208c <_ZN8JoyStick8getValueEv>
 800938e:	4603      	mov	r3, r0
 8009390:	2b10      	cmp	r3, #16
 8009392:	bf0c      	ite	eq
 8009394:	2301      	moveq	r3, #1
 8009396:	2300      	movne	r3, #0
 8009398:	b2db      	uxtb	r3, r3
 800939a:	2b00      	cmp	r3, #0
 800939c:	d05c      	beq.n	8009458 <cppLoop+0x1878>
			led.LR(-1, 1);
 800939e:	2201      	movs	r2, #1
 80093a0:	f04f 31ff 	mov.w	r1, #4294967295
 80093a4:	481f      	ldr	r0, [pc, #124]	; (8009424 <cppLoop+0x1844>)
 80093a6:	f7f8 ff91 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 80093aa:	2064      	movs	r0, #100	; 0x64
 80093ac:	f000 fdcc 	bl	8009f48 <HAL_Delay>
			if(selector_acc == 0){
 80093b0:	4b26      	ldr	r3, [pc, #152]	; (800944c <cppLoop+0x186c>)
 80093b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d113      	bne.n	80093e2 <cppLoop+0x1802>
				adj_acc = adj_acc + 0.1;
 80093ba:	4b25      	ldr	r3, [pc, #148]	; (8009450 <cppLoop+0x1870>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4618      	mov	r0, r3
 80093c0:	f7f7 f8da 	bl	8000578 <__aeabi_f2d>
 80093c4:	a314      	add	r3, pc, #80	; (adr r3, 8009418 <cppLoop+0x1838>)
 80093c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ca:	f7f6 ff77 	bl	80002bc <__adddf3>
 80093ce:	4603      	mov	r3, r0
 80093d0:	460c      	mov	r4, r1
 80093d2:	4618      	mov	r0, r3
 80093d4:	4621      	mov	r1, r4
 80093d6:	f7f7 fc1f 	bl	8000c18 <__aeabi_d2f>
 80093da:	4602      	mov	r2, r0
 80093dc:	4b1c      	ldr	r3, [pc, #112]	; (8009450 <cppLoop+0x1870>)
 80093de:	601a      	str	r2, [r3, #0]
 80093e0:	e012      	b.n	8009408 <cppLoop+0x1828>
				adj_dec = adj_dec + 0.1;
 80093e2:	4b1c      	ldr	r3, [pc, #112]	; (8009454 <cppLoop+0x1874>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	4618      	mov	r0, r3
 80093e8:	f7f7 f8c6 	bl	8000578 <__aeabi_f2d>
 80093ec:	a30a      	add	r3, pc, #40	; (adr r3, 8009418 <cppLoop+0x1838>)
 80093ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093f2:	f7f6 ff63 	bl	80002bc <__adddf3>
 80093f6:	4603      	mov	r3, r0
 80093f8:	460c      	mov	r4, r1
 80093fa:	4618      	mov	r0, r3
 80093fc:	4621      	mov	r1, r4
 80093fe:	f7f7 fc0b 	bl	8000c18 <__aeabi_d2f>
 8009402:	4602      	mov	r2, r0
 8009404:	4b13      	ldr	r3, [pc, #76]	; (8009454 <cppLoop+0x1874>)
 8009406:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8009408:	2200      	movs	r2, #0
 800940a:	f04f 31ff 	mov.w	r1, #4294967295
 800940e:	4805      	ldr	r0, [pc, #20]	; (8009424 <cppLoop+0x1844>)
 8009410:	f7f8 ff5c 	bl	80022cc <_ZN3LED2LREaa>
		break;
 8009414:	f000 bc57 	b.w	8009cc6 <cppLoop+0x20e6>
 8009418:	9999999a 	.word	0x9999999a
 800941c:	3fb99999 	.word	0x3fb99999
 8009420:	2000054c 	.word	0x2000054c
 8009424:	20000558 	.word	0x20000558
 8009428:	20045252 	.word	0x20045252
 800942c:	20045294 	.word	0x20045294
 8009430:	200452a4 	.word	0x200452a4
 8009434:	080190a8 	.word	0x080190a8
 8009438:	08018fe0 	.word	0x08018fe0
 800943c:	080190b4 	.word	0x080190b4
 8009440:	200209d4 	.word	0x200209d4
 8009444:	080190c0 	.word	0x080190c0
 8009448:	080190cc 	.word	0x080190cc
 800944c:	2004524c 	.word	0x2004524c
 8009450:	200452ac 	.word	0x200452ac
 8009454:	200452b4 	.word	0x200452b4
		else if(joy_stick.getValue() == JOY_L){
 8009458:	48b5      	ldr	r0, [pc, #724]	; (8009730 <cppLoop+0x1b50>)
 800945a:	f7f8 fe17 	bl	800208c <_ZN8JoyStick8getValueEv>
 800945e:	4603      	mov	r3, r0
 8009460:	2b01      	cmp	r3, #1
 8009462:	bf0c      	ite	eq
 8009464:	2301      	moveq	r3, #1
 8009466:	2300      	movne	r3, #0
 8009468:	b2db      	uxtb	r3, r3
 800946a:	2b00      	cmp	r3, #0
 800946c:	d03b      	beq.n	80094e6 <cppLoop+0x1906>
			led.LR(-1, 1);
 800946e:	2201      	movs	r2, #1
 8009470:	f04f 31ff 	mov.w	r1, #4294967295
 8009474:	48af      	ldr	r0, [pc, #700]	; (8009734 <cppLoop+0x1b54>)
 8009476:	f7f8 ff29 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 800947a:	2064      	movs	r0, #100	; 0x64
 800947c:	f000 fd64 	bl	8009f48 <HAL_Delay>
			if(selector_acc == 0){
 8009480:	4bad      	ldr	r3, [pc, #692]	; (8009738 <cppLoop+0x1b58>)
 8009482:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d113      	bne.n	80094b2 <cppLoop+0x18d2>
				adj_acc = adj_acc - 0.1;
 800948a:	4bac      	ldr	r3, [pc, #688]	; (800973c <cppLoop+0x1b5c>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4618      	mov	r0, r3
 8009490:	f7f7 f872 	bl	8000578 <__aeabi_f2d>
 8009494:	a3a4      	add	r3, pc, #656	; (adr r3, 8009728 <cppLoop+0x1b48>)
 8009496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800949a:	f7f6 ff0d 	bl	80002b8 <__aeabi_dsub>
 800949e:	4603      	mov	r3, r0
 80094a0:	460c      	mov	r4, r1
 80094a2:	4618      	mov	r0, r3
 80094a4:	4621      	mov	r1, r4
 80094a6:	f7f7 fbb7 	bl	8000c18 <__aeabi_d2f>
 80094aa:	4602      	mov	r2, r0
 80094ac:	4ba3      	ldr	r3, [pc, #652]	; (800973c <cppLoop+0x1b5c>)
 80094ae:	601a      	str	r2, [r3, #0]
 80094b0:	e012      	b.n	80094d8 <cppLoop+0x18f8>
				adj_dec = adj_dec - 0.1;
 80094b2:	4ba3      	ldr	r3, [pc, #652]	; (8009740 <cppLoop+0x1b60>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4618      	mov	r0, r3
 80094b8:	f7f7 f85e 	bl	8000578 <__aeabi_f2d>
 80094bc:	a39a      	add	r3, pc, #616	; (adr r3, 8009728 <cppLoop+0x1b48>)
 80094be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c2:	f7f6 fef9 	bl	80002b8 <__aeabi_dsub>
 80094c6:	4603      	mov	r3, r0
 80094c8:	460c      	mov	r4, r1
 80094ca:	4618      	mov	r0, r3
 80094cc:	4621      	mov	r1, r4
 80094ce:	f7f7 fba3 	bl	8000c18 <__aeabi_d2f>
 80094d2:	4602      	mov	r2, r0
 80094d4:	4b9a      	ldr	r3, [pc, #616]	; (8009740 <cppLoop+0x1b60>)
 80094d6:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 80094d8:	2200      	movs	r2, #0
 80094da:	f04f 31ff 	mov.w	r1, #4294967295
 80094de:	4895      	ldr	r0, [pc, #596]	; (8009734 <cppLoop+0x1b54>)
 80094e0:	f7f8 fef4 	bl	80022cc <_ZN3LED2LREaa>
		break;
 80094e4:	e3ef      	b.n	8009cc6 <cppLoop+0x20e6>
		else if(joy_stick.getValue() == JOY_C){
 80094e6:	4892      	ldr	r0, [pc, #584]	; (8009730 <cppLoop+0x1b50>)
 80094e8:	f7f8 fdd0 	bl	800208c <_ZN8JoyStick8getValueEv>
 80094ec:	4603      	mov	r3, r0
 80094ee:	2b02      	cmp	r3, #2
 80094f0:	bf0c      	ite	eq
 80094f2:	2301      	moveq	r3, #1
 80094f4:	2300      	movne	r3, #0
 80094f6:	b2db      	uxtb	r3, r3
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	f000 83e4 	beq.w	8009cc6 <cppLoop+0x20e6>
			led.LR(-1, 1);
 80094fe:	2201      	movs	r2, #1
 8009500:	f04f 31ff 	mov.w	r1, #4294967295
 8009504:	488b      	ldr	r0, [pc, #556]	; (8009734 <cppLoop+0x1b54>)
 8009506:	f7f8 fee1 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 800950a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800950e:	f000 fd1b 	bl	8009f48 <HAL_Delay>
			sd_write_array_float("PARAMS", "ACC.TXT", 1, &adj_acc, OVER_WRITE);
 8009512:	2300      	movs	r3, #0
 8009514:	9300      	str	r3, [sp, #0]
 8009516:	4b89      	ldr	r3, [pc, #548]	; (800973c <cppLoop+0x1b5c>)
 8009518:	2201      	movs	r2, #1
 800951a:	498a      	ldr	r1, [pc, #552]	; (8009744 <cppLoop+0x1b64>)
 800951c:	488a      	ldr	r0, [pc, #552]	; (8009748 <cppLoop+0x1b68>)
 800951e:	f7f8 f99d 	bl	800185c <sd_write_array_float>
			sd_write_array_float("PARAMS", "DEC.TXT", 1, &adj_dec, OVER_WRITE);
 8009522:	2300      	movs	r3, #0
 8009524:	9300      	str	r3, [sp, #0]
 8009526:	4b86      	ldr	r3, [pc, #536]	; (8009740 <cppLoop+0x1b60>)
 8009528:	2201      	movs	r2, #1
 800952a:	4988      	ldr	r1, [pc, #544]	; (800974c <cppLoop+0x1b6c>)
 800952c:	4886      	ldr	r0, [pc, #536]	; (8009748 <cppLoop+0x1b68>)
 800952e:	f7f8 f995 	bl	800185c <sd_write_array_float>
			line_trace.setMaxAccDec(adj_acc, adj_dec);
 8009532:	4b82      	ldr	r3, [pc, #520]	; (800973c <cppLoop+0x1b5c>)
 8009534:	edd3 7a00 	vldr	s15, [r3]
 8009538:	4b81      	ldr	r3, [pc, #516]	; (8009740 <cppLoop+0x1b60>)
 800953a:	ed93 7a00 	vldr	s14, [r3]
 800953e:	eef0 0a47 	vmov.f32	s1, s14
 8009542:	eeb0 0a67 	vmov.f32	s0, s15
 8009546:	4882      	ldr	r0, [pc, #520]	; (8009750 <cppLoop+0x1b70>)
 8009548:	f7fa fc83 	bl	8003e52 <_ZN9LineTrace12setMaxAccDecEff>
			led.LR(-1, 0);
 800954c:	2200      	movs	r2, #0
 800954e:	f04f 31ff 	mov.w	r1, #4294967295
 8009552:	4878      	ldr	r0, [pc, #480]	; (8009734 <cppLoop+0x1b54>)
 8009554:	f7f8 feba 	bl	80022cc <_ZN3LED2LREaa>
		break;
 8009558:	e3b5      	b.n	8009cc6 <cppLoop+0x20e6>

	case 6:
		led.fullColor('W');
 800955a:	2157      	movs	r1, #87	; 0x57
 800955c:	4875      	ldr	r0, [pc, #468]	; (8009734 <cppLoop+0x1b54>)
 800955e:	f7f8 fdf9 	bl	8002154 <_ZN3LED9fullColorEc>

		lcd_clear();
 8009562:	f7f7 fd9d 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009566:	2100      	movs	r1, #0
 8009568:	2000      	movs	r0, #0
 800956a:	f7f7 fda9 	bl	80010c0 <lcd_locate>
		lcd_printf("ACC2:%3.1f", line_trace.getMaxAcc2());
 800956e:	4878      	ldr	r0, [pc, #480]	; (8009750 <cppLoop+0x1b70>)
 8009570:	f7fa fcc7 	bl	8003f02 <_ZN9LineTrace10getMaxAcc2Ev>
 8009574:	ee10 3a10 	vmov	r3, s0
 8009578:	4618      	mov	r0, r3
 800957a:	f7f6 fffd 	bl	8000578 <__aeabi_f2d>
 800957e:	4603      	mov	r3, r0
 8009580:	460c      	mov	r4, r1
 8009582:	461a      	mov	r2, r3
 8009584:	4623      	mov	r3, r4
 8009586:	4873      	ldr	r0, [pc, #460]	; (8009754 <cppLoop+0x1b74>)
 8009588:	f7f7 fdc4 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800958c:	2101      	movs	r1, #1
 800958e:	2000      	movs	r0, #0
 8009590:	f7f7 fd96 	bl	80010c0 <lcd_locate>
		lcd_printf("DEC2:%3.1f", line_trace.getMaxDec2());
 8009594:	486e      	ldr	r0, [pc, #440]	; (8009750 <cppLoop+0x1b70>)
 8009596:	f7fa fca2 	bl	8003ede <_ZN9LineTrace10getMaxDec2Ev>
 800959a:	ee10 3a10 	vmov	r3, s0
 800959e:	4618      	mov	r0, r3
 80095a0:	f7f6 ffea 	bl	8000578 <__aeabi_f2d>
 80095a4:	4603      	mov	r3, r0
 80095a6:	460c      	mov	r4, r1
 80095a8:	461a      	mov	r2, r3
 80095aa:	4623      	mov	r3, r4
 80095ac:	486a      	ldr	r0, [pc, #424]	; (8009758 <cppLoop+0x1b78>)
 80095ae:	f7f7 fdb1 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_D){
 80095b2:	485f      	ldr	r0, [pc, #380]	; (8009730 <cppLoop+0x1b50>)
 80095b4:	f7f8 fd6a 	bl	800208c <_ZN8JoyStick8getValueEv>
 80095b8:	4603      	mov	r3, r0
 80095ba:	2b04      	cmp	r3, #4
 80095bc:	bf0c      	ite	eq
 80095be:	2301      	moveq	r3, #1
 80095c0:	2300      	movne	r3, #0
 80095c2:	b2db      	uxtb	r3, r3
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d021      	beq.n	800960c <cppLoop+0x1a2c>
			led.LR(-1, 1);
 80095c8:	2201      	movs	r2, #1
 80095ca:	f04f 31ff 	mov.w	r1, #4294967295
 80095ce:	4859      	ldr	r0, [pc, #356]	; (8009734 <cppLoop+0x1b54>)
 80095d0:	f7f8 fe7c 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 80095d4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80095d8:	f000 fcb6 	bl	8009f48 <HAL_Delay>

			selector_acc2++;
 80095dc:	4b5f      	ldr	r3, [pc, #380]	; (800975c <cppLoop+0x1b7c>)
 80095de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80095e2:	b29b      	uxth	r3, r3
 80095e4:	3301      	adds	r3, #1
 80095e6:	b29b      	uxth	r3, r3
 80095e8:	b21a      	sxth	r2, r3
 80095ea:	4b5c      	ldr	r3, [pc, #368]	; (800975c <cppLoop+0x1b7c>)
 80095ec:	801a      	strh	r2, [r3, #0]
			if(selector_acc2 >= 2) selector_acc2 = 0;
 80095ee:	4b5b      	ldr	r3, [pc, #364]	; (800975c <cppLoop+0x1b7c>)
 80095f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80095f4:	2b01      	cmp	r3, #1
 80095f6:	dd02      	ble.n	80095fe <cppLoop+0x1a1e>
 80095f8:	4b58      	ldr	r3, [pc, #352]	; (800975c <cppLoop+0x1b7c>)
 80095fa:	2200      	movs	r2, #0
 80095fc:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 80095fe:	2200      	movs	r2, #0
 8009600:	f04f 31ff 	mov.w	r1, #4294967295
 8009604:	484b      	ldr	r0, [pc, #300]	; (8009734 <cppLoop+0x1b54>)
 8009606:	f7f8 fe61 	bl	80022cc <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "DEC2.TXT", 1, &adj_dec2, OVER_WRITE);
			line_trace.setMaxAccDec2(adj_acc2, adj_dec2);

			led.LR(-1, 0);
		}
		break;
 800960a:	e35e      	b.n	8009cca <cppLoop+0x20ea>
		else if(joy_stick.getValue() == JOY_R){
 800960c:	4848      	ldr	r0, [pc, #288]	; (8009730 <cppLoop+0x1b50>)
 800960e:	f7f8 fd3d 	bl	800208c <_ZN8JoyStick8getValueEv>
 8009612:	4603      	mov	r3, r0
 8009614:	2b10      	cmp	r3, #16
 8009616:	bf0c      	ite	eq
 8009618:	2301      	moveq	r3, #1
 800961a:	2300      	movne	r3, #0
 800961c:	b2db      	uxtb	r3, r3
 800961e:	2b00      	cmp	r3, #0
 8009620:	d03b      	beq.n	800969a <cppLoop+0x1aba>
			led.LR(-1, 1);
 8009622:	2201      	movs	r2, #1
 8009624:	f04f 31ff 	mov.w	r1, #4294967295
 8009628:	4842      	ldr	r0, [pc, #264]	; (8009734 <cppLoop+0x1b54>)
 800962a:	f7f8 fe4f 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 800962e:	2064      	movs	r0, #100	; 0x64
 8009630:	f000 fc8a 	bl	8009f48 <HAL_Delay>
			if(selector_acc2 == 0){
 8009634:	4b49      	ldr	r3, [pc, #292]	; (800975c <cppLoop+0x1b7c>)
 8009636:	f9b3 3000 	ldrsh.w	r3, [r3]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d113      	bne.n	8009666 <cppLoop+0x1a86>
				adj_acc2 = adj_acc2 + 0.1;
 800963e:	4b48      	ldr	r3, [pc, #288]	; (8009760 <cppLoop+0x1b80>)
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	4618      	mov	r0, r3
 8009644:	f7f6 ff98 	bl	8000578 <__aeabi_f2d>
 8009648:	a337      	add	r3, pc, #220	; (adr r3, 8009728 <cppLoop+0x1b48>)
 800964a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800964e:	f7f6 fe35 	bl	80002bc <__adddf3>
 8009652:	4603      	mov	r3, r0
 8009654:	460c      	mov	r4, r1
 8009656:	4618      	mov	r0, r3
 8009658:	4621      	mov	r1, r4
 800965a:	f7f7 fadd 	bl	8000c18 <__aeabi_d2f>
 800965e:	4602      	mov	r2, r0
 8009660:	4b3f      	ldr	r3, [pc, #252]	; (8009760 <cppLoop+0x1b80>)
 8009662:	601a      	str	r2, [r3, #0]
 8009664:	e012      	b.n	800968c <cppLoop+0x1aac>
				adj_dec2 = adj_dec2 + 0.1;
 8009666:	4b3f      	ldr	r3, [pc, #252]	; (8009764 <cppLoop+0x1b84>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	4618      	mov	r0, r3
 800966c:	f7f6 ff84 	bl	8000578 <__aeabi_f2d>
 8009670:	a32d      	add	r3, pc, #180	; (adr r3, 8009728 <cppLoop+0x1b48>)
 8009672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009676:	f7f6 fe21 	bl	80002bc <__adddf3>
 800967a:	4603      	mov	r3, r0
 800967c:	460c      	mov	r4, r1
 800967e:	4618      	mov	r0, r3
 8009680:	4621      	mov	r1, r4
 8009682:	f7f7 fac9 	bl	8000c18 <__aeabi_d2f>
 8009686:	4602      	mov	r2, r0
 8009688:	4b36      	ldr	r3, [pc, #216]	; (8009764 <cppLoop+0x1b84>)
 800968a:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 800968c:	2200      	movs	r2, #0
 800968e:	f04f 31ff 	mov.w	r1, #4294967295
 8009692:	4828      	ldr	r0, [pc, #160]	; (8009734 <cppLoop+0x1b54>)
 8009694:	f7f8 fe1a 	bl	80022cc <_ZN3LED2LREaa>
		break;
 8009698:	e317      	b.n	8009cca <cppLoop+0x20ea>
		else if(joy_stick.getValue() == JOY_L){
 800969a:	4825      	ldr	r0, [pc, #148]	; (8009730 <cppLoop+0x1b50>)
 800969c:	f7f8 fcf6 	bl	800208c <_ZN8JoyStick8getValueEv>
 80096a0:	4603      	mov	r3, r0
 80096a2:	2b01      	cmp	r3, #1
 80096a4:	bf0c      	ite	eq
 80096a6:	2301      	moveq	r3, #1
 80096a8:	2300      	movne	r3, #0
 80096aa:	b2db      	uxtb	r3, r3
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d05b      	beq.n	8009768 <cppLoop+0x1b88>
			led.LR(-1, 1);
 80096b0:	2201      	movs	r2, #1
 80096b2:	f04f 31ff 	mov.w	r1, #4294967295
 80096b6:	481f      	ldr	r0, [pc, #124]	; (8009734 <cppLoop+0x1b54>)
 80096b8:	f7f8 fe08 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(100);
 80096bc:	2064      	movs	r0, #100	; 0x64
 80096be:	f000 fc43 	bl	8009f48 <HAL_Delay>
			if(selector_acc2 == 0){
 80096c2:	4b26      	ldr	r3, [pc, #152]	; (800975c <cppLoop+0x1b7c>)
 80096c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d113      	bne.n	80096f4 <cppLoop+0x1b14>
				adj_acc2 = adj_acc2 - 0.1;
 80096cc:	4b24      	ldr	r3, [pc, #144]	; (8009760 <cppLoop+0x1b80>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4618      	mov	r0, r3
 80096d2:	f7f6 ff51 	bl	8000578 <__aeabi_f2d>
 80096d6:	a314      	add	r3, pc, #80	; (adr r3, 8009728 <cppLoop+0x1b48>)
 80096d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096dc:	f7f6 fdec 	bl	80002b8 <__aeabi_dsub>
 80096e0:	4603      	mov	r3, r0
 80096e2:	460c      	mov	r4, r1
 80096e4:	4618      	mov	r0, r3
 80096e6:	4621      	mov	r1, r4
 80096e8:	f7f7 fa96 	bl	8000c18 <__aeabi_d2f>
 80096ec:	4602      	mov	r2, r0
 80096ee:	4b1c      	ldr	r3, [pc, #112]	; (8009760 <cppLoop+0x1b80>)
 80096f0:	601a      	str	r2, [r3, #0]
 80096f2:	e012      	b.n	800971a <cppLoop+0x1b3a>
				adj_dec2 = adj_dec2 - 0.1;
 80096f4:	4b1b      	ldr	r3, [pc, #108]	; (8009764 <cppLoop+0x1b84>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4618      	mov	r0, r3
 80096fa:	f7f6 ff3d 	bl	8000578 <__aeabi_f2d>
 80096fe:	a30a      	add	r3, pc, #40	; (adr r3, 8009728 <cppLoop+0x1b48>)
 8009700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009704:	f7f6 fdd8 	bl	80002b8 <__aeabi_dsub>
 8009708:	4603      	mov	r3, r0
 800970a:	460c      	mov	r4, r1
 800970c:	4618      	mov	r0, r3
 800970e:	4621      	mov	r1, r4
 8009710:	f7f7 fa82 	bl	8000c18 <__aeabi_d2f>
 8009714:	4602      	mov	r2, r0
 8009716:	4b13      	ldr	r3, [pc, #76]	; (8009764 <cppLoop+0x1b84>)
 8009718:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 800971a:	2200      	movs	r2, #0
 800971c:	f04f 31ff 	mov.w	r1, #4294967295
 8009720:	4804      	ldr	r0, [pc, #16]	; (8009734 <cppLoop+0x1b54>)
 8009722:	f7f8 fdd3 	bl	80022cc <_ZN3LED2LREaa>
		break;
 8009726:	e2d0      	b.n	8009cca <cppLoop+0x20ea>
 8009728:	9999999a 	.word	0x9999999a
 800972c:	3fb99999 	.word	0x3fb99999
 8009730:	2000054c 	.word	0x2000054c
 8009734:	20000558 	.word	0x20000558
 8009738:	2004524c 	.word	0x2004524c
 800973c:	200452ac 	.word	0x200452ac
 8009740:	200452b4 	.word	0x200452b4
 8009744:	080190d8 	.word	0x080190d8
 8009748:	08018fe0 	.word	0x08018fe0
 800974c:	080190e0 	.word	0x080190e0
 8009750:	200209d4 	.word	0x200209d4
 8009754:	080190e8 	.word	0x080190e8
 8009758:	080190f4 	.word	0x080190f4
 800975c:	2004524e 	.word	0x2004524e
 8009760:	200452bc 	.word	0x200452bc
 8009764:	200452c4 	.word	0x200452c4
		else if(joy_stick.getValue() == JOY_C){
 8009768:	48c6      	ldr	r0, [pc, #792]	; (8009a84 <cppLoop+0x1ea4>)
 800976a:	f7f8 fc8f 	bl	800208c <_ZN8JoyStick8getValueEv>
 800976e:	4603      	mov	r3, r0
 8009770:	2b02      	cmp	r3, #2
 8009772:	bf0c      	ite	eq
 8009774:	2301      	moveq	r3, #1
 8009776:	2300      	movne	r3, #0
 8009778:	b2db      	uxtb	r3, r3
 800977a:	2b00      	cmp	r3, #0
 800977c:	f000 82a5 	beq.w	8009cca <cppLoop+0x20ea>
			led.LR(-1, 1);
 8009780:	2201      	movs	r2, #1
 8009782:	f04f 31ff 	mov.w	r1, #4294967295
 8009786:	48c0      	ldr	r0, [pc, #768]	; (8009a88 <cppLoop+0x1ea8>)
 8009788:	f7f8 fda0 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(300);
 800978c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8009790:	f000 fbda 	bl	8009f48 <HAL_Delay>
			sd_write_array_float("PARAMS", "ACC2.TXT", 1, &adj_acc2, OVER_WRITE);
 8009794:	2300      	movs	r3, #0
 8009796:	9300      	str	r3, [sp, #0]
 8009798:	4bbc      	ldr	r3, [pc, #752]	; (8009a8c <cppLoop+0x1eac>)
 800979a:	2201      	movs	r2, #1
 800979c:	49bc      	ldr	r1, [pc, #752]	; (8009a90 <cppLoop+0x1eb0>)
 800979e:	48bd      	ldr	r0, [pc, #756]	; (8009a94 <cppLoop+0x1eb4>)
 80097a0:	f7f8 f85c 	bl	800185c <sd_write_array_float>
			sd_write_array_float("PARAMS", "DEC2.TXT", 1, &adj_dec2, OVER_WRITE);
 80097a4:	2300      	movs	r3, #0
 80097a6:	9300      	str	r3, [sp, #0]
 80097a8:	4bbb      	ldr	r3, [pc, #748]	; (8009a98 <cppLoop+0x1eb8>)
 80097aa:	2201      	movs	r2, #1
 80097ac:	49bb      	ldr	r1, [pc, #748]	; (8009a9c <cppLoop+0x1ebc>)
 80097ae:	48b9      	ldr	r0, [pc, #740]	; (8009a94 <cppLoop+0x1eb4>)
 80097b0:	f7f8 f854 	bl	800185c <sd_write_array_float>
			line_trace.setMaxAccDec2(adj_acc2, adj_dec2);
 80097b4:	4bb5      	ldr	r3, [pc, #724]	; (8009a8c <cppLoop+0x1eac>)
 80097b6:	edd3 7a00 	vldr	s15, [r3]
 80097ba:	4bb7      	ldr	r3, [pc, #732]	; (8009a98 <cppLoop+0x1eb8>)
 80097bc:	ed93 7a00 	vldr	s14, [r3]
 80097c0:	eef0 0a47 	vmov.f32	s1, s14
 80097c4:	eeb0 0a67 	vmov.f32	s0, s15
 80097c8:	48b5      	ldr	r0, [pc, #724]	; (8009aa0 <cppLoop+0x1ec0>)
 80097ca:	f7fa fb5c 	bl	8003e86 <_ZN9LineTrace13setMaxAccDec2Eff>
			led.LR(-1, 0);
 80097ce:	2200      	movs	r2, #0
 80097d0:	f04f 31ff 	mov.w	r1, #4294967295
 80097d4:	48ac      	ldr	r0, [pc, #688]	; (8009a88 <cppLoop+0x1ea8>)
 80097d6:	f7f8 fd79 	bl	80022cc <_ZN3LED2LREaa>
		break;
 80097da:	e276      	b.n	8009cca <cppLoop+0x20ea>

	case 9:
		break;

	case 10:
		led.fullColor('~');
 80097dc:	217e      	movs	r1, #126	; 0x7e
 80097de:	48aa      	ldr	r0, [pc, #680]	; (8009a88 <cppLoop+0x1ea8>)
 80097e0:	f7f8 fcb8 	bl	8002154 <_ZN3LED9fullColorEc>

		lcd_clear();
 80097e4:	f7f7 fc5c 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80097e8:	2100      	movs	r1, #0
 80097ea:	2000      	movs	r0, #0
 80097ec:	f7f7 fc68 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 80097f0:	48ac      	ldr	r0, [pc, #688]	; (8009aa4 <cppLoop+0x1ec4>)
 80097f2:	f7f7 fc8f 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80097f6:	2101      	movs	r1, #1
 80097f8:	2000      	movs	r0, #0
 80097fa:	f7f7 fc61 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 80097fe:	48aa      	ldr	r0, [pc, #680]	; (8009aa8 <cppLoop+0x1ec8>)
 8009800:	f7f7 fc88 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8009804:	489f      	ldr	r0, [pc, #636]	; (8009a84 <cppLoop+0x1ea4>)
 8009806:	f7f8 fc41 	bl	800208c <_ZN8JoyStick8getValueEv>
 800980a:	4603      	mov	r3, r0
 800980c:	2b02      	cmp	r3, #2
 800980e:	bf0c      	ite	eq
 8009810:	2301      	moveq	r3, #1
 8009812:	2300      	movne	r3, #0
 8009814:	b2db      	uxtb	r3, r3
 8009816:	2b00      	cmp	r3, #0
 8009818:	f000 8259 	beq.w	8009cce <cppLoop+0x20ee>
			led.LR(-1, 1);
 800981c:	2201      	movs	r2, #1
 800981e:	f04f 31ff 	mov.w	r1, #4294967295
 8009822:	4899      	ldr	r0, [pc, #612]	; (8009a88 <cppLoop+0x1ea8>)
 8009824:	f7f8 fd52 	bl	80022cc <_ZN3LED2LREaa>
			HAL_Delay(500);
 8009828:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800982c:	f000 fb8c 	bl	8009f48 <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 8009830:	ed9f 0a9e 	vldr	s0, [pc, #632]	; 8009aac <cppLoop+0x1ecc>
 8009834:	489a      	ldr	r0, [pc, #616]	; (8009aa0 <cppLoop+0x1ec0>)
 8009836:	f7fa fa5d 	bl	8003cf4 <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 800983a:	4899      	ldr	r0, [pc, #612]	; (8009aa0 <cppLoop+0x1ec0>)
 800983c:	f7fa fc76 	bl	800412c <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8009840:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009844:	f000 fb80 	bl	8009f48 <HAL_Delay>

			led.fullColor('R');
 8009848:	2152      	movs	r1, #82	; 0x52
 800984a:	488f      	ldr	r0, [pc, #572]	; (8009a88 <cppLoop+0x1ea8>)
 800984c:	f7f8 fc82 	bl	8002154 <_ZN3LED9fullColorEc>
			encoder.clearDistance10mm();
 8009850:	4897      	ldr	r0, [pc, #604]	; (8009ab0 <cppLoop+0x1ed0>)
 8009852:	f7f7 ff1b 	bl	800168c <_ZN7Encoder17clearDistance10mmEv>
			//encoder.clearDistance();

			HAL_Delay(10000);
 8009856:	f242 7010 	movw	r0, #10000	; 0x2710
 800985a:	f000 fb75 	bl	8009f48 <HAL_Delay>

			line_trace.stop();
 800985e:	4890      	ldr	r0, [pc, #576]	; (8009aa0 <cppLoop+0x1ec0>)
 8009860:	f7fa fe0e 	bl	8004480 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 8009864:	4993      	ldr	r1, [pc, #588]	; (8009ab4 <cppLoop+0x1ed4>)
 8009866:	4894      	ldr	r0, [pc, #592]	; (8009ab8 <cppLoop+0x1ed8>)
 8009868:	f7f7 ff83 	bl	8001772 <user_fopen>
			float d = encoder.getDistance();
 800986c:	4890      	ldr	r0, [pc, #576]	; (8009ab0 <cppLoop+0x1ed0>)
 800986e:	f7f7 fed1 	bl	8001614 <_ZN7Encoder11getDistanceEv>
 8009872:	eef0 7a40 	vmov.f32	s15, s0
 8009876:	edc7 7a01 	vstr	s15, [r7, #4]
			sd_write_float(1, &d, ADD_WRITE);
 800987a:	1d3b      	adds	r3, r7, #4
 800987c:	2201      	movs	r2, #1
 800987e:	4619      	mov	r1, r3
 8009880:	2001      	movs	r0, #1
 8009882:	f7f7 ff99 	bl	80017b8 <sd_write_float>
			user_fclose();
 8009886:	f7f7 ff87 	bl	8001798 <user_fclose>

			led.LR(-1, 0);
 800988a:	2200      	movs	r2, #0
 800988c:	f04f 31ff 	mov.w	r1, #4294967295
 8009890:	487d      	ldr	r0, [pc, #500]	; (8009a88 <cppLoop+0x1ea8>)
 8009892:	f7f8 fd1b 	bl	80022cc <_ZN3LED2LREaa>
		}
		break;
 8009896:	e21a      	b.n	8009cce <cppLoop+0x20ee>

	case 11:
		led.fullColor('~');
 8009898:	217e      	movs	r1, #126	; 0x7e
 800989a:	487b      	ldr	r0, [pc, #492]	; (8009a88 <cppLoop+0x1ea8>)
 800989c:	f7f8 fc5a 	bl	8002154 <_ZN3LED9fullColorEc>

		lcd_clear();
 80098a0:	f7f7 fbfe 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80098a4:	2100      	movs	r1, #0
 80098a6:	2000      	movs	r0, #0
 80098a8:	f7f7 fc0a 	bl	80010c0 <lcd_locate>
		lcd_printf("Create  ");
 80098ac:	4883      	ldr	r0, [pc, #524]	; (8009abc <cppLoop+0x1edc>)
 80098ae:	f7f7 fc31 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80098b2:	2101      	movs	r1, #1
 80098b4:	2000      	movs	r0, #0
 80098b6:	f7f7 fc03 	bl	80010c0 <lcd_locate>
		lcd_printf("VelTable");
 80098ba:	4881      	ldr	r0, [pc, #516]	; (8009ac0 <cppLoop+0x1ee0>)
 80098bc:	f7f7 fc2a 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 80098c0:	4870      	ldr	r0, [pc, #448]	; (8009a84 <cppLoop+0x1ea4>)
 80098c2:	f7f8 fbe3 	bl	800208c <_ZN8JoyStick8getValueEv>
 80098c6:	4603      	mov	r3, r0
 80098c8:	2b02      	cmp	r3, #2
 80098ca:	bf0c      	ite	eq
 80098cc:	2301      	moveq	r3, #1
 80098ce:	2300      	movne	r3, #0
 80098d0:	b2db      	uxtb	r3, r3
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	f000 81fd 	beq.w	8009cd2 <cppLoop+0x20f2>
			HAL_Delay(500);
 80098d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80098dc:	f000 fb34 	bl	8009f48 <HAL_Delay>
			led.LR(-1, 1);
 80098e0:	2201      	movs	r2, #1
 80098e2:	f04f 31ff 	mov.w	r1, #4294967295
 80098e6:	4868      	ldr	r0, [pc, #416]	; (8009a88 <cppLoop+0x1ea8>)
 80098e8:	f7f8 fcf0 	bl	80022cc <_ZN3LED2LREaa>

			line_trace.setMode(THIRD_RUNNING);
 80098ec:	2102      	movs	r1, #2
 80098ee:	486c      	ldr	r0, [pc, #432]	; (8009aa0 <cppLoop+0x1ec0>)
 80098f0:	f7fa fc0a 	bl	8004108 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity2);
 80098f4:	4b73      	ldr	r3, [pc, #460]	; (8009ac4 <cppLoop+0x1ee4>)
 80098f6:	edd3 7a00 	vldr	s15, [r3]
 80098fa:	eeb0 0a67 	vmov.f32	s0, s15
 80098fe:	4868      	ldr	r0, [pc, #416]	; (8009aa0 <cppLoop+0x1ec0>)
 8009900:	f7fa fa07 	bl	8003d12 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 8009904:	4b6f      	ldr	r3, [pc, #444]	; (8009ac4 <cppLoop+0x1ee4>)
 8009906:	edd3 7a00 	vldr	s15, [r3]
 800990a:	eeb0 0a67 	vmov.f32	s0, s15
 800990e:	4864      	ldr	r0, [pc, #400]	; (8009aa0 <cppLoop+0x1ec0>)
 8009910:	f7fa fa0f 	bl	8003d32 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_max_velocity2);
 8009914:	4b6b      	ldr	r3, [pc, #428]	; (8009ac4 <cppLoop+0x1ee4>)
 8009916:	edd3 7a00 	vldr	s15, [r3]
 800991a:	eeb0 0a67 	vmov.f32	s0, s15
 800991e:	4860      	ldr	r0, [pc, #384]	; (8009aa0 <cppLoop+0x1ec0>)
 8009920:	f7fa fa27 	bl	8003d72 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8009924:	485e      	ldr	r0, [pc, #376]	; (8009aa0 <cppLoop+0x1ec0>)
 8009926:	f7fa fef7 	bl	8004718 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			led.LR(-1, 0);
 800992a:	2200      	movs	r2, #0
 800992c:	f04f 31ff 	mov.w	r1, #4294967295
 8009930:	4855      	ldr	r0, [pc, #340]	; (8009a88 <cppLoop+0x1ea8>)
 8009932:	f7f8 fccb 	bl	80022cc <_ZN3LED2LREaa>
		}

		break;
 8009936:	e1cc      	b.n	8009cd2 <cppLoop+0x20f2>

	case 12:
		led.fullColor('~');
 8009938:	217e      	movs	r1, #126	; 0x7e
 800993a:	4853      	ldr	r0, [pc, #332]	; (8009a88 <cppLoop+0x1ea8>)
 800993c:	f7f8 fc0a 	bl	8002154 <_ZN3LED9fullColorEc>

			led.LR(-1, 0);
		}
		*/

		lcd_clear();
 8009940:	f7f7 fbae 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009944:	2100      	movs	r1, #0
 8009946:	2000      	movs	r0, #0
 8009948:	f7f7 fbba 	bl	80010c0 <lcd_locate>
		lcd_printf("LOG");
 800994c:	485e      	ldr	r0, [pc, #376]	; (8009ac8 <cppLoop+0x1ee8>)
 800994e:	f7f7 fbe1 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009952:	2101      	movs	r1, #1
 8009954:	2000      	movs	r0, #0
 8009956:	f7f7 fbb3 	bl	80010c0 <lcd_locate>
		lcd_printf("TEST");
 800995a:	485c      	ldr	r0, [pc, #368]	; (8009acc <cppLoop+0x1eec>)
 800995c:	f7f7 fbda 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 8009960:	4848      	ldr	r0, [pc, #288]	; (8009a84 <cppLoop+0x1ea4>)
 8009962:	f7f8 fb93 	bl	800208c <_ZN8JoyStick8getValueEv>
 8009966:	4603      	mov	r3, r0
 8009968:	2b02      	cmp	r3, #2
 800996a:	bf0c      	ite	eq
 800996c:	2301      	moveq	r3, #1
 800996e:	2300      	movne	r3, #0
 8009970:	b2db      	uxtb	r3, r3
 8009972:	2b00      	cmp	r3, #0
 8009974:	f000 81af 	beq.w	8009cd6 <cppLoop+0x20f6>
			led.fullColor('R');
 8009978:	2152      	movs	r1, #82	; 0x52
 800997a:	4843      	ldr	r0, [pc, #268]	; (8009a88 <cppLoop+0x1ea8>)
 800997c:	f7f8 fbea 	bl	8002154 <_ZN3LED9fullColorEc>
			logger.resetLogsTim1();
 8009980:	4853      	ldr	r0, [pc, #332]	; (8009ad0 <cppLoop+0x1ef0>)
 8009982:	f7fb fa10 	bl	8004da6 <_ZN6Logger13resetLogsTim1Ev>
			logger.resetLogsTim2();
 8009986:	4852      	ldr	r0, [pc, #328]	; (8009ad0 <cppLoop+0x1ef0>)
 8009988:	f7fb fa35 	bl	8004df6 <_ZN6Logger13resetLogsTim2Ev>
			logger.start();
 800998c:	4850      	ldr	r0, [pc, #320]	; (8009ad0 <cppLoop+0x1ef0>)
 800998e:	f7fb fa7c 	bl	8004e8a <_ZN6Logger5startEv>

			HAL_Delay(1000);
 8009992:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009996:	f000 fad7 	bl	8009f48 <HAL_Delay>

			logger.stop();
 800999a:	484d      	ldr	r0, [pc, #308]	; (8009ad0 <cppLoop+0x1ef0>)
 800999c:	f7fb fa94 	bl	8004ec8 <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "TARVEL.txt");
 80099a0:	4a4c      	ldr	r2, [pc, #304]	; (8009ad4 <cppLoop+0x1ef4>)
 80099a2:	494d      	ldr	r1, [pc, #308]	; (8009ad8 <cppLoop+0x1ef8>)
 80099a4:	484a      	ldr	r0, [pc, #296]	; (8009ad0 <cppLoop+0x1ef0>)
 80099a6:	f7fb f928 	bl	8004bfa <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "CURVEL.txt");
 80099aa:	4a4c      	ldr	r2, [pc, #304]	; (8009adc <cppLoop+0x1efc>)
 80099ac:	494a      	ldr	r1, [pc, #296]	; (8009ad8 <cppLoop+0x1ef8>)
 80099ae:	4848      	ldr	r0, [pc, #288]	; (8009ad0 <cppLoop+0x1ef0>)
 80099b0:	f7fb f937 	bl	8004c22 <_ZN6Logger9saveLogs2EPKcS1_>
			led.fullColor('~');
 80099b4:	217e      	movs	r1, #126	; 0x7e
 80099b6:	4834      	ldr	r0, [pc, #208]	; (8009a88 <cppLoop+0x1ea8>)
 80099b8:	f7f8 fbcc 	bl	8002154 <_ZN3LED9fullColorEc>

			led.LR(-1, 0);
		}
		*/

		break;
 80099bc:	e18b      	b.n	8009cd6 <cppLoop+0x20f6>

	case 13:
		led.fullColor('~');
 80099be:	217e      	movs	r1, #126	; 0x7e
 80099c0:	4831      	ldr	r0, [pc, #196]	; (8009a88 <cppLoop+0x1ea8>)
 80099c2:	f7f8 fbc7 	bl	8002154 <_ZN3LED9fullColorEc>

		lcd_clear();
 80099c6:	f7f7 fb6b 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80099ca:	2100      	movs	r1, #0
 80099cc:	2000      	movs	r0, #0
 80099ce:	f7f7 fb77 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 80099d2:	4843      	ldr	r0, [pc, #268]	; (8009ae0 <cppLoop+0x1f00>)
 80099d4:	f7f7 fb9e 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80099d8:	2101      	movs	r1, #1
 80099da:	2000      	movs	r0, #0
 80099dc:	f7f7 fb70 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 80099e0:	4840      	ldr	r0, [pc, #256]	; (8009ae4 <cppLoop+0x1f04>)
 80099e2:	f7f7 fb97 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80099e6:	4827      	ldr	r0, [pc, #156]	; (8009a84 <cppLoop+0x1ea4>)
 80099e8:	f7f8 fb50 	bl	800208c <_ZN8JoyStick8getValueEv>
 80099ec:	4603      	mov	r3, r0
 80099ee:	2b02      	cmp	r3, #2
 80099f0:	bf0c      	ite	eq
 80099f2:	2301      	moveq	r3, #1
 80099f4:	2300      	movne	r3, #0
 80099f6:	b2db      	uxtb	r3, r3
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	f000 816e 	beq.w	8009cda <cppLoop+0x20fa>
			HAL_Delay(1500);
 80099fe:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8009a02:	f000 faa1 	bl	8009f48 <HAL_Delay>
			led.LR(-1, 1);
 8009a06:	2201      	movs	r2, #1
 8009a08:	f04f 31ff 	mov.w	r1, #4294967295
 8009a0c:	481e      	ldr	r0, [pc, #120]	; (8009a88 <cppLoop+0x1ea8>)
 8009a0e:	f7f8 fc5d 	bl	80022cc <_ZN3LED2LREaa>

			HAL_Delay(3000);
 8009a12:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8009a16:	f000 fa97 	bl	8009f48 <HAL_Delay>
			esc.on(BLDC_POWER, BLDC_POWER, BLDC_POWER, BLDC_POWER);
 8009a1a:	eddf 1a33 	vldr	s3, [pc, #204]	; 8009ae8 <cppLoop+0x1f08>
 8009a1e:	ed9f 1a32 	vldr	s2, [pc, #200]	; 8009ae8 <cppLoop+0x1f08>
 8009a22:	eddf 0a31 	vldr	s1, [pc, #196]	; 8009ae8 <cppLoop+0x1f08>
 8009a26:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8009ae8 <cppLoop+0x1f08>
 8009a2a:	4830      	ldr	r0, [pc, #192]	; (8009aec <cppLoop+0x1f0c>)
 8009a2c:	f7f7 fc10 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(1000);
 8009a30:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009a34:	f000 fa88 	bl	8009f48 <HAL_Delay>

			logger.start();
 8009a38:	4825      	ldr	r0, [pc, #148]	; (8009ad0 <cppLoop+0x1ef0>)
 8009a3a:	f7fb fa26 	bl	8004e8a <_ZN6Logger5startEv>
			velocity_ctrl.start();
 8009a3e:	482c      	ldr	r0, [pc, #176]	; (8009af0 <cppLoop+0x1f10>)
 8009a40:	f7fc fa03 	bl	8005e4a <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(1, 0);
 8009a44:	eddf 0a19 	vldr	s1, [pc, #100]	; 8009aac <cppLoop+0x1ecc>
 8009a48:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009a4c:	4828      	ldr	r0, [pc, #160]	; (8009af0 <cppLoop+0x1f10>)
 8009a4e:	f7fc f98f 	bl	8005d70 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 8009a52:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009a56:	f000 fa77 	bl	8009f48 <HAL_Delay>

			logger.stop();
 8009a5a:	481d      	ldr	r0, [pc, #116]	; (8009ad0 <cppLoop+0x1ef0>)
 8009a5c:	f7fb fa34 	bl	8004ec8 <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 8009a60:	4823      	ldr	r0, [pc, #140]	; (8009af0 <cppLoop+0x1f10>)
 8009a62:	f7fc fa05 	bl	8005e70 <_ZN12VelocityCtrl4stopEv>
			esc.off();
 8009a66:	4821      	ldr	r0, [pc, #132]	; (8009aec <cppLoop+0x1f0c>)
 8009a68:	f7f7 fc8c 	bl	8001384 <_ZN3ESC3offEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 8009a6c:	4a21      	ldr	r2, [pc, #132]	; (8009af4 <cppLoop+0x1f14>)
 8009a6e:	4922      	ldr	r1, [pc, #136]	; (8009af8 <cppLoop+0x1f18>)
 8009a70:	4817      	ldr	r0, [pc, #92]	; (8009ad0 <cppLoop+0x1ef0>)
 8009a72:	f7fb f8c2 	bl	8004bfa <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 8009a76:	2200      	movs	r2, #0
 8009a78:	f04f 31ff 	mov.w	r1, #4294967295
 8009a7c:	4802      	ldr	r0, [pc, #8]	; (8009a88 <cppLoop+0x1ea8>)
 8009a7e:	f7f8 fc25 	bl	80022cc <_ZN3LED2LREaa>
		}
		break;
 8009a82:	e12a      	b.n	8009cda <cppLoop+0x20fa>
 8009a84:	2000054c 	.word	0x2000054c
 8009a88:	20000558 	.word	0x20000558
 8009a8c:	200452bc 	.word	0x200452bc
 8009a90:	08019100 	.word	0x08019100
 8009a94:	08018fe0 	.word	0x08018fe0
 8009a98:	200452c4 	.word	0x200452c4
 8009a9c:	0801910c 	.word	0x0801910c
 8009aa0:	200209d4 	.word	0x200209d4
 8009aa4:	08019118 	.word	0x08019118
 8009aa8:	08019120 	.word	0x08019120
 8009aac:	00000000 	.word	0x00000000
 8009ab0:	20020928 	.word	0x20020928
 8009ab4:	0801912c 	.word	0x0801912c
 8009ab8:	08019134 	.word	0x08019134
 8009abc:	08019140 	.word	0x08019140
 8009ac0:	0801914c 	.word	0x0801914c
 8009ac4:	20045294 	.word	0x20045294
 8009ac8:	08019158 	.word	0x08019158
 8009acc:	0801915c 	.word	0x0801915c
 8009ad0:	2000057c 	.word	0x2000057c
 8009ad4:	08019038 	.word	0x08019038
 8009ad8:	08019044 	.word	0x08019044
 8009adc:	08019050 	.word	0x08019050
 8009ae0:	08019164 	.word	0x08019164
 8009ae4:	08019168 	.word	0x08019168
 8009ae8:	3ea3d70a 	.word	0x3ea3d70a
 8009aec:	200209d0 	.word	0x200209d0
 8009af0:	20020950 	.word	0x20020950
 8009af4:	08019174 	.word	0x08019174
 8009af8:	08019180 	.word	0x08019180

	case 14:

		led.fullColor('W');
 8009afc:	2157      	movs	r1, #87	; 0x57
 8009afe:	487d      	ldr	r0, [pc, #500]	; (8009cf4 <cppLoop+0x2114>)
 8009b00:	f7f8 fb28 	bl	8002154 <_ZN3LED9fullColorEc>

		lcd_clear();
 8009b04:	f7f7 facc 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009b08:	2100      	movs	r1, #0
 8009b0a:	2000      	movs	r0, #0
 8009b0c:	f7f7 fad8 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun2    ");
 8009b10:	4879      	ldr	r0, [pc, #484]	; (8009cf8 <cppLoop+0x2118>)
 8009b12:	f7f7 faff 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009b16:	2101      	movs	r1, #1
 8009b18:	2000      	movs	r0, #0
 8009b1a:	f7f7 fad1 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity2);
 8009b1e:	4b77      	ldr	r3, [pc, #476]	; (8009cfc <cppLoop+0x211c>)
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	4618      	mov	r0, r3
 8009b24:	f7f6 fd28 	bl	8000578 <__aeabi_f2d>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	460c      	mov	r4, r1
 8009b2c:	461a      	mov	r2, r3
 8009b2e:	4623      	mov	r3, r4
 8009b30:	4873      	ldr	r0, [pc, #460]	; (8009d00 <cppLoop+0x2120>)
 8009b32:	f7f7 faef 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8009b36:	4873      	ldr	r0, [pc, #460]	; (8009d04 <cppLoop+0x2124>)
 8009b38:	f7f8 faa8 	bl	800208c <_ZN8JoyStick8getValueEv>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	2b02      	cmp	r3, #2
 8009b40:	bf0c      	ite	eq
 8009b42:	2301      	moveq	r3, #1
 8009b44:	2300      	movne	r3, #0
 8009b46:	b2db      	uxtb	r3, r3
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	f000 80c8 	beq.w	8009cde <cppLoop+0x20fe>
			HAL_Delay(500);
 8009b4e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009b52:	f000 f9f9 	bl	8009f48 <HAL_Delay>

			led.LR(1, -1);
 8009b56:	f04f 32ff 	mov.w	r2, #4294967295
 8009b5a:	2101      	movs	r1, #1
 8009b5c:	4865      	ldr	r0, [pc, #404]	; (8009cf4 <cppLoop+0x2114>)
 8009b5e:	f7f8 fbb5 	bl	80022cc <_ZN3LED2LREaa>
			line_trace.setMode(THIRD_RUNNING);
 8009b62:	2102      	movs	r1, #2
 8009b64:	4868      	ldr	r0, [pc, #416]	; (8009d08 <cppLoop+0x2128>)
 8009b66:	f7fa facf 	bl	8004108 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity2);
 8009b6a:	4b68      	ldr	r3, [pc, #416]	; (8009d0c <cppLoop+0x212c>)
 8009b6c:	edd3 7a00 	vldr	s15, [r3]
 8009b70:	eeb0 0a67 	vmov.f32	s0, s15
 8009b74:	4864      	ldr	r0, [pc, #400]	; (8009d08 <cppLoop+0x2128>)
 8009b76:	f7fa f8cc 	bl	8003d12 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 8009b7a:	4b60      	ldr	r3, [pc, #384]	; (8009cfc <cppLoop+0x211c>)
 8009b7c:	edd3 7a00 	vldr	s15, [r3]
 8009b80:	eeb0 0a67 	vmov.f32	s0, s15
 8009b84:	4860      	ldr	r0, [pc, #384]	; (8009d08 <cppLoop+0x2128>)
 8009b86:	f7fa f8d4 	bl	8003d32 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_max_velocity2);
 8009b8a:	4b5c      	ldr	r3, [pc, #368]	; (8009cfc <cppLoop+0x211c>)
 8009b8c:	edd3 7a00 	vldr	s15, [r3]
 8009b90:	eeb0 0a67 	vmov.f32	s0, s15
 8009b94:	485c      	ldr	r0, [pc, #368]	; (8009d08 <cppLoop+0x2128>)
 8009b96:	f7fa f8ec 	bl	8003d72 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8009b9a:	485b      	ldr	r0, [pc, #364]	; (8009d08 <cppLoop+0x2128>)
 8009b9c:	f7fa fdbc 	bl	8004718 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			HAL_Delay(1000);
 8009ba0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009ba4:	f000 f9d0 	bl	8009f48 <HAL_Delay>

			line_trace.running();
 8009ba8:	4857      	ldr	r0, [pc, #348]	; (8009d08 <cppLoop+0x2128>)
 8009baa:	f7fa faf1 	bl	8004190 <_ZN9LineTrace7runningEv>
			logger.stop();
 8009bae:	4858      	ldr	r0, [pc, #352]	; (8009d10 <cppLoop+0x2130>)
 8009bb0:	f7fb f98a 	bl	8004ec8 <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "TARVEL.txt");
 8009bb4:	4a57      	ldr	r2, [pc, #348]	; (8009d14 <cppLoop+0x2134>)
 8009bb6:	4958      	ldr	r1, [pc, #352]	; (8009d18 <cppLoop+0x2138>)
 8009bb8:	4855      	ldr	r0, [pc, #340]	; (8009d10 <cppLoop+0x2130>)
 8009bba:	f7fb f81e 	bl	8004bfa <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "CURVEL.txt");
 8009bbe:	4a57      	ldr	r2, [pc, #348]	; (8009d1c <cppLoop+0x213c>)
 8009bc0:	4955      	ldr	r1, [pc, #340]	; (8009d18 <cppLoop+0x2138>)
 8009bc2:	4853      	ldr	r0, [pc, #332]	; (8009d10 <cppLoop+0x2130>)
 8009bc4:	f7fb f82d 	bl	8004c22 <_ZN6Logger9saveLogs2EPKcS1_>

			led.LR(0, -1);
 8009bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8009bcc:	2100      	movs	r1, #0
 8009bce:	4849      	ldr	r0, [pc, #292]	; (8009cf4 <cppLoop+0x2114>)
 8009bd0:	f7f8 fb7c 	bl	80022cc <_ZN3LED2LREaa>
			sys_ident.inOutputSave();

			led.LR(-1, 0);
		}
		*/
		break;
 8009bd4:	e083      	b.n	8009cde <cppLoop+0x20fe>

	case 15:
		led.fullColor('W');
 8009bd6:	2157      	movs	r1, #87	; 0x57
 8009bd8:	4846      	ldr	r0, [pc, #280]	; (8009cf4 <cppLoop+0x2114>)
 8009bda:	f7f8 fabb 	bl	8002154 <_ZN3LED9fullColorEc>

		lcd_clear();
 8009bde:	f7f7 fa5f 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009be2:	2100      	movs	r1, #0
 8009be4:	2000      	movs	r0, #0
 8009be6:	f7f7 fa6b 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun1    ");
 8009bea:	484d      	ldr	r0, [pc, #308]	; (8009d20 <cppLoop+0x2140>)
 8009bec:	f7f7 fa92 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009bf0:	2101      	movs	r1, #1
 8009bf2:	2000      	movs	r0, #0
 8009bf4:	f7f7 fa64 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity);
 8009bf8:	4b4a      	ldr	r3, [pc, #296]	; (8009d24 <cppLoop+0x2144>)
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	f7f6 fcbb 	bl	8000578 <__aeabi_f2d>
 8009c02:	4603      	mov	r3, r0
 8009c04:	460c      	mov	r4, r1
 8009c06:	461a      	mov	r2, r3
 8009c08:	4623      	mov	r3, r4
 8009c0a:	483d      	ldr	r0, [pc, #244]	; (8009d00 <cppLoop+0x2120>)
 8009c0c:	f7f7 fa82 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8009c10:	483c      	ldr	r0, [pc, #240]	; (8009d04 <cppLoop+0x2124>)
 8009c12:	f7f8 fa3b 	bl	800208c <_ZN8JoyStick8getValueEv>
 8009c16:	4603      	mov	r3, r0
 8009c18:	2b02      	cmp	r3, #2
 8009c1a:	bf0c      	ite	eq
 8009c1c:	2301      	moveq	r3, #1
 8009c1e:	2300      	movne	r3, #0
 8009c20:	b2db      	uxtb	r3, r3
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d05d      	beq.n	8009ce2 <cppLoop+0x2102>
			HAL_Delay(500);
 8009c26:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009c2a:	f000 f98d 	bl	8009f48 <HAL_Delay>

			led.LR(1, -1);
 8009c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c32:	2101      	movs	r1, #1
 8009c34:	482f      	ldr	r0, [pc, #188]	; (8009cf4 <cppLoop+0x2114>)
 8009c36:	f7f8 fb49 	bl	80022cc <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 8009c3a:	2101      	movs	r1, #1
 8009c3c:	4832      	ldr	r0, [pc, #200]	; (8009d08 <cppLoop+0x2128>)
 8009c3e:	f7fa fa63 	bl	8004108 <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity);
 8009c42:	4b39      	ldr	r3, [pc, #228]	; (8009d28 <cppLoop+0x2148>)
 8009c44:	edd3 7a00 	vldr	s15, [r3]
 8009c48:	eeb0 0a67 	vmov.f32	s0, s15
 8009c4c:	482e      	ldr	r0, [pc, #184]	; (8009d08 <cppLoop+0x2128>)
 8009c4e:	f7fa f860 	bl	8003d12 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 8009c52:	4b34      	ldr	r3, [pc, #208]	; (8009d24 <cppLoop+0x2144>)
 8009c54:	edd3 7a00 	vldr	s15, [r3]
 8009c58:	eeb0 0a67 	vmov.f32	s0, s15
 8009c5c:	482a      	ldr	r0, [pc, #168]	; (8009d08 <cppLoop+0x2128>)
 8009c5e:	f7fa f868 	bl	8003d32 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 8009c62:	4b31      	ldr	r3, [pc, #196]	; (8009d28 <cppLoop+0x2148>)
 8009c64:	edd3 7a00 	vldr	s15, [r3]
 8009c68:	eeb0 0a67 	vmov.f32	s0, s15
 8009c6c:	4826      	ldr	r0, [pc, #152]	; (8009d08 <cppLoop+0x2128>)
 8009c6e:	f7fa f880 	bl	8003d72 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8009c72:	4825      	ldr	r0, [pc, #148]	; (8009d08 <cppLoop+0x2128>)
 8009c74:	f7fa fd50 	bl	8004718 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			HAL_Delay(1000);
 8009c78:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009c7c:	f000 f964 	bl	8009f48 <HAL_Delay>

			line_trace.running();
 8009c80:	4821      	ldr	r0, [pc, #132]	; (8009d08 <cppLoop+0x2128>)
 8009c82:	f7fa fa85 	bl	8004190 <_ZN9LineTrace7runningEv>

			logger.stop();
 8009c86:	4822      	ldr	r0, [pc, #136]	; (8009d10 <cppLoop+0x2130>)
 8009c88:	f7fb f91e 	bl	8004ec8 <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "TARVEL.txt");
 8009c8c:	4a21      	ldr	r2, [pc, #132]	; (8009d14 <cppLoop+0x2134>)
 8009c8e:	4922      	ldr	r1, [pc, #136]	; (8009d18 <cppLoop+0x2138>)
 8009c90:	481f      	ldr	r0, [pc, #124]	; (8009d10 <cppLoop+0x2130>)
 8009c92:	f7fa ffb2 	bl	8004bfa <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "CURVEL.txt");
 8009c96:	4a21      	ldr	r2, [pc, #132]	; (8009d1c <cppLoop+0x213c>)
 8009c98:	491f      	ldr	r1, [pc, #124]	; (8009d18 <cppLoop+0x2138>)
 8009c9a:	481d      	ldr	r0, [pc, #116]	; (8009d10 <cppLoop+0x2130>)
 8009c9c:	f7fa ffc1 	bl	8004c22 <_ZN6Logger9saveLogs2EPKcS1_>
;

			led.LR(0, -1);
 8009ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ca4:	2100      	movs	r1, #0
 8009ca6:	4813      	ldr	r0, [pc, #76]	; (8009cf4 <cppLoop+0x2114>)
 8009ca8:	f7f8 fb10 	bl	80022cc <_ZN3LED2LREaa>
		}

		break;
 8009cac:	e019      	b.n	8009ce2 <cppLoop+0x2102>


	default:
		break;
 8009cae:	bf00      	nop
 8009cb0:	e018      	b.n	8009ce4 <cppLoop+0x2104>
		break;
 8009cb2:	bf00      	nop
 8009cb4:	e016      	b.n	8009ce4 <cppLoop+0x2104>
		break;
 8009cb6:	bf00      	nop
 8009cb8:	e014      	b.n	8009ce4 <cppLoop+0x2104>
		break;
 8009cba:	bf00      	nop
 8009cbc:	e012      	b.n	8009ce4 <cppLoop+0x2104>
		break;
 8009cbe:	bf00      	nop
 8009cc0:	e010      	b.n	8009ce4 <cppLoop+0x2104>
		break;
 8009cc2:	bf00      	nop
 8009cc4:	e00e      	b.n	8009ce4 <cppLoop+0x2104>
		break;
 8009cc6:	bf00      	nop
 8009cc8:	e00c      	b.n	8009ce4 <cppLoop+0x2104>
		break;
 8009cca:	bf00      	nop
 8009ccc:	e00a      	b.n	8009ce4 <cppLoop+0x2104>
		break;
 8009cce:	bf00      	nop
 8009cd0:	e008      	b.n	8009ce4 <cppLoop+0x2104>
		break;
 8009cd2:	bf00      	nop
 8009cd4:	e006      	b.n	8009ce4 <cppLoop+0x2104>
		break;
 8009cd6:	bf00      	nop
 8009cd8:	e004      	b.n	8009ce4 <cppLoop+0x2104>
		break;
 8009cda:	bf00      	nop
 8009cdc:	e002      	b.n	8009ce4 <cppLoop+0x2104>
		break;
 8009cde:	bf00      	nop
 8009ce0:	e000      	b.n	8009ce4 <cppLoop+0x2104>
		break;
 8009ce2:	bf00      	nop

	}

	HAL_Delay(30);
 8009ce4:	201e      	movs	r0, #30
 8009ce6:	f000 f92f 	bl	8009f48 <HAL_Delay>

}
 8009cea:	bf00      	nop
 8009cec:	370c      	adds	r7, #12
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009cf2:	bf00      	nop
 8009cf4:	20000558 	.word	0x20000558
 8009cf8:	0801918c 	.word	0x0801918c
 8009cfc:	20045294 	.word	0x20045294
 8009d00:	0801902c 	.word	0x0801902c
 8009d04:	2000054c 	.word	0x2000054c
 8009d08:	200209d4 	.word	0x200209d4
 8009d0c:	200452a4 	.word	0x200452a4
 8009d10:	2000057c 	.word	0x2000057c
 8009d14:	08019038 	.word	0x08019038
 8009d18:	08019044 	.word	0x08019044
 8009d1c:	08019050 	.word	0x08019050
 8009d20:	08019198 	.word	0x08019198
 8009d24:	2004528c 	.word	0x2004528c
 8009d28:	2004529c 	.word	0x2004529c

08009d2c <_Z41__static_initialization_and_destruction_0ii>:

void prameterSttingMode()
{

}
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b088      	sub	sp, #32
 8009d30:	af06      	add	r7, sp, #24
 8009d32:	6078      	str	r0, [r7, #4]
 8009d34:	6039      	str	r1, [r7, #0]
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2b01      	cmp	r3, #1
 8009d3a:	d142      	bne.n	8009dc2 <_Z41__static_initialization_and_destruction_0ii+0x96>
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d13d      	bne.n	8009dc2 <_Z41__static_initialization_and_destruction_0ii+0x96>
LineSensor line_sensor;
 8009d46:	4821      	ldr	r0, [pc, #132]	; (8009dcc <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8009d48:	f7f8 faf8 	bl	800233c <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 8009d4c:	4820      	ldr	r0, [pc, #128]	; (8009dd0 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8009d4e:	f7fb fbdf 	bl	8005510 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 8009d52:	4820      	ldr	r0, [pc, #128]	; (8009dd4 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8009d54:	f7f8 f98e 	bl	8002074 <_ZN8JoyStickC1Ev>
Motor motor;
 8009d58:	481f      	ldr	r0, [pc, #124]	; (8009dd8 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009d5a:	f7fb f8c6 	bl	8004eea <_ZN5MotorC1Ev>
IMU imu;
 8009d5e:	481f      	ldr	r0, [pc, #124]	; (8009ddc <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009d60:	f7f7 ff94 	bl	8001c8c <_ZN3IMUC1Ev>
Logger logger;
 8009d64:	481e      	ldr	r0, [pc, #120]	; (8009de0 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009d66:	f7fa fdc7 	bl	80048f8 <_ZN6LoggerC1Ev>
Encoder encoder;
 8009d6a:	481e      	ldr	r0, [pc, #120]	; (8009de4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009d6c:	f7f7 fb2e 	bl	80013cc <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 8009d70:	4b1a      	ldr	r3, [pc, #104]	; (8009ddc <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009d72:	4a1c      	ldr	r2, [pc, #112]	; (8009de4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009d74:	4918      	ldr	r1, [pc, #96]	; (8009dd8 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009d76:	481c      	ldr	r0, [pc, #112]	; (8009de8 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009d78:	f7fb fec4 	bl	8005b04 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 8009d7c:	4b1a      	ldr	r3, [pc, #104]	; (8009de8 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009d7e:	4a17      	ldr	r2, [pc, #92]	; (8009ddc <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009d80:	4918      	ldr	r1, [pc, #96]	; (8009de4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009d82:	481a      	ldr	r0, [pc, #104]	; (8009dec <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8009d84:	f7fb f996 	bl	80050b4 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
ESC esc;
 8009d88:	4819      	ldr	r0, [pc, #100]	; (8009df0 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8009d8a:	f7f7 fa23 	bl	80011d4 <_ZN3ESCC1Ev>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl, &side_sensor, &encoder, &odometry, &logger, &imu, &esc);
 8009d8e:	4b18      	ldr	r3, [pc, #96]	; (8009df0 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8009d90:	9305      	str	r3, [sp, #20]
 8009d92:	4b12      	ldr	r3, [pc, #72]	; (8009ddc <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009d94:	9304      	str	r3, [sp, #16]
 8009d96:	4b12      	ldr	r3, [pc, #72]	; (8009de0 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009d98:	9303      	str	r3, [sp, #12]
 8009d9a:	4b14      	ldr	r3, [pc, #80]	; (8009dec <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8009d9c:	9302      	str	r3, [sp, #8]
 8009d9e:	4b11      	ldr	r3, [pc, #68]	; (8009de4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009da0:	9301      	str	r3, [sp, #4]
 8009da2:	4b0b      	ldr	r3, [pc, #44]	; (8009dd0 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8009da4:	9300      	str	r3, [sp, #0]
 8009da6:	4b10      	ldr	r3, [pc, #64]	; (8009de8 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009da8:	4a08      	ldr	r2, [pc, #32]	; (8009dcc <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8009daa:	490b      	ldr	r1, [pc, #44]	; (8009dd8 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009dac:	4811      	ldr	r0, [pc, #68]	; (8009df4 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 8009dae:	f7f8 fda3 	bl	80028f8 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC>
SystemIdentification sys_ident(&logger, &motor);
 8009db2:	4a09      	ldr	r2, [pc, #36]	; (8009dd8 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009db4:	490a      	ldr	r1, [pc, #40]	; (8009de0 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009db6:	4810      	ldr	r0, [pc, #64]	; (8009df8 <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 8009db8:	f7fb fcdc 	bl	8005774 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 8009dbc:	480f      	ldr	r0, [pc, #60]	; (8009dfc <_Z41__static_initialization_and_destruction_0ii+0xd0>)
 8009dbe:	f7fb fa37 	bl	8005230 <_ZN13PathFollowingC1Ev>
}
 8009dc2:	bf00      	nop
 8009dc4:	3708      	adds	r7, #8
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	bd80      	pop	{r7, pc}
 8009dca:	bf00      	nop
 8009dcc:	20000244 	.word	0x20000244
 8009dd0:	2000053c 	.word	0x2000053c
 8009dd4:	2000054c 	.word	0x2000054c
 8009dd8:	20000554 	.word	0x20000554
 8009ddc:	20000568 	.word	0x20000568
 8009de0:	2000057c 	.word	0x2000057c
 8009de4:	20020928 	.word	0x20020928
 8009de8:	20020950 	.word	0x20020950
 8009dec:	20020990 	.word	0x20020990
 8009df0:	200209d0 	.word	0x200209d0
 8009df4:	200209d4 	.word	0x200209d4
 8009df8:	2002d914 	.word	0x2002d914
 8009dfc:	2002db20 	.word	0x2002db20

08009e00 <_GLOBAL__sub_I_line_sensor>:
 8009e00:	b580      	push	{r7, lr}
 8009e02:	af00      	add	r7, sp, #0
 8009e04:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009e08:	2001      	movs	r0, #1
 8009e0a:	f7ff ff8f 	bl	8009d2c <_Z41__static_initialization_and_destruction_0ii>
 8009e0e:	bd80      	pop	{r7, pc}

08009e10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8009e10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009e48 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009e14:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009e16:	e003      	b.n	8009e20 <LoopCopyDataInit>

08009e18 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009e18:	4b0c      	ldr	r3, [pc, #48]	; (8009e4c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8009e1a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009e1c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8009e1e:	3104      	adds	r1, #4

08009e20 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009e20:	480b      	ldr	r0, [pc, #44]	; (8009e50 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8009e22:	4b0c      	ldr	r3, [pc, #48]	; (8009e54 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009e24:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009e26:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009e28:	d3f6      	bcc.n	8009e18 <CopyDataInit>
  ldr  r2, =_sbss
 8009e2a:	4a0b      	ldr	r2, [pc, #44]	; (8009e58 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8009e2c:	e002      	b.n	8009e34 <LoopFillZerobss>

08009e2e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8009e2e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8009e30:	f842 3b04 	str.w	r3, [r2], #4

08009e34 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8009e34:	4b09      	ldr	r3, [pc, #36]	; (8009e5c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8009e36:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009e38:	d3f9      	bcc.n	8009e2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8009e3a:	f7fd fda5 	bl	8007988 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009e3e:	f00a fd95 	bl	801496c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009e42:	f7fc f8bd 	bl	8005fc0 <main>
  bx  lr    
 8009e46:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8009e48:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8009e4c:	080195b8 	.word	0x080195b8
  ldr  r0, =_sdata
 8009e50:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009e54:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8009e58:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8009e5c:	20049ca8 	.word	0x20049ca8

08009e60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009e60:	e7fe      	b.n	8009e60 <ADC_IRQHandler>
	...

08009e64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009e68:	4b0e      	ldr	r3, [pc, #56]	; (8009ea4 <HAL_Init+0x40>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	4a0d      	ldr	r2, [pc, #52]	; (8009ea4 <HAL_Init+0x40>)
 8009e6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009e72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8009e74:	4b0b      	ldr	r3, [pc, #44]	; (8009ea4 <HAL_Init+0x40>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	4a0a      	ldr	r2, [pc, #40]	; (8009ea4 <HAL_Init+0x40>)
 8009e7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009e7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009e80:	4b08      	ldr	r3, [pc, #32]	; (8009ea4 <HAL_Init+0x40>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	4a07      	ldr	r2, [pc, #28]	; (8009ea4 <HAL_Init+0x40>)
 8009e86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009e8c:	2003      	movs	r0, #3
 8009e8e:	f000 fd51 	bl	800a934 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8009e92:	2000      	movs	r0, #0
 8009e94:	f000 f808 	bl	8009ea8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009e98:	f7fc ffb6 	bl	8006e08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8009e9c:	2300      	movs	r3, #0
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	40023c00 	.word	0x40023c00

08009ea8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b082      	sub	sp, #8
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009eb0:	4b12      	ldr	r3, [pc, #72]	; (8009efc <HAL_InitTick+0x54>)
 8009eb2:	681a      	ldr	r2, [r3, #0]
 8009eb4:	4b12      	ldr	r3, [pc, #72]	; (8009f00 <HAL_InitTick+0x58>)
 8009eb6:	781b      	ldrb	r3, [r3, #0]
 8009eb8:	4619      	mov	r1, r3
 8009eba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009ebe:	fbb3 f3f1 	udiv	r3, r3, r1
 8009ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f000 fd69 	bl	800a99e <HAL_SYSTICK_Config>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d001      	beq.n	8009ed6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8009ed2:	2301      	movs	r3, #1
 8009ed4:	e00e      	b.n	8009ef4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2b0f      	cmp	r3, #15
 8009eda:	d80a      	bhi.n	8009ef2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009edc:	2200      	movs	r2, #0
 8009ede:	6879      	ldr	r1, [r7, #4]
 8009ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ee4:	f000 fd31 	bl	800a94a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8009ee8:	4a06      	ldr	r2, [pc, #24]	; (8009f04 <HAL_InitTick+0x5c>)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8009eee:	2300      	movs	r3, #0
 8009ef0:	e000      	b.n	8009ef4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8009ef2:	2301      	movs	r3, #1
}
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	3708      	adds	r7, #8
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	bd80      	pop	{r7, pc}
 8009efc:	20000000 	.word	0x20000000
 8009f00:	20000008 	.word	0x20000008
 8009f04:	20000004 	.word	0x20000004

08009f08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009f08:	b480      	push	{r7}
 8009f0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009f0c:	4b06      	ldr	r3, [pc, #24]	; (8009f28 <HAL_IncTick+0x20>)
 8009f0e:	781b      	ldrb	r3, [r3, #0]
 8009f10:	461a      	mov	r2, r3
 8009f12:	4b06      	ldr	r3, [pc, #24]	; (8009f2c <HAL_IncTick+0x24>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4413      	add	r3, r2
 8009f18:	4a04      	ldr	r2, [pc, #16]	; (8009f2c <HAL_IncTick+0x24>)
 8009f1a:	6013      	str	r3, [r2, #0]
}
 8009f1c:	bf00      	nop
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f24:	4770      	bx	lr
 8009f26:	bf00      	nop
 8009f28:	20000008 	.word	0x20000008
 8009f2c:	20047c30 	.word	0x20047c30

08009f30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009f30:	b480      	push	{r7}
 8009f32:	af00      	add	r7, sp, #0
  return uwTick;
 8009f34:	4b03      	ldr	r3, [pc, #12]	; (8009f44 <HAL_GetTick+0x14>)
 8009f36:	681b      	ldr	r3, [r3, #0]
}
 8009f38:	4618      	mov	r0, r3
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f40:	4770      	bx	lr
 8009f42:	bf00      	nop
 8009f44:	20047c30 	.word	0x20047c30

08009f48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b084      	sub	sp, #16
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009f50:	f7ff ffee 	bl	8009f30 <HAL_GetTick>
 8009f54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f60:	d005      	beq.n	8009f6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009f62:	4b09      	ldr	r3, [pc, #36]	; (8009f88 <HAL_Delay+0x40>)
 8009f64:	781b      	ldrb	r3, [r3, #0]
 8009f66:	461a      	mov	r2, r3
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	4413      	add	r3, r2
 8009f6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8009f6e:	bf00      	nop
 8009f70:	f7ff ffde 	bl	8009f30 <HAL_GetTick>
 8009f74:	4602      	mov	r2, r0
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	1ad3      	subs	r3, r2, r3
 8009f7a:	68fa      	ldr	r2, [r7, #12]
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	d8f7      	bhi.n	8009f70 <HAL_Delay+0x28>
  {
  }
}
 8009f80:	bf00      	nop
 8009f82:	3710      	adds	r7, #16
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}
 8009f88:	20000008 	.word	0x20000008

08009f8c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009f8c:	b580      	push	{r7, lr}
 8009f8e:	b084      	sub	sp, #16
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009f94:	2300      	movs	r3, #0
 8009f96:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d101      	bne.n	8009fa2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	e033      	b.n	800a00a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d109      	bne.n	8009fbe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009faa:	6878      	ldr	r0, [r7, #4]
 8009fac:	f7fc ff54 	bl	8006e58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fc2:	f003 0310 	and.w	r3, r3, #16
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d118      	bne.n	8009ffc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8009fd2:	f023 0302 	bic.w	r3, r3, #2
 8009fd6:	f043 0202 	orr.w	r2, r3, #2
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f000 fa5a 	bl	800a498 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fee:	f023 0303 	bic.w	r3, r3, #3
 8009ff2:	f043 0201 	orr.w	r2, r3, #1
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	641a      	str	r2, [r3, #64]	; 0x40
 8009ffa:	e001      	b.n	800a000 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2200      	movs	r2, #0
 800a004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800a008:	7bfb      	ldrb	r3, [r7, #15]
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3710      	adds	r7, #16
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}
	...

0800a014 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b086      	sub	sp, #24
 800a018:	af00      	add	r7, sp, #0
 800a01a:	60f8      	str	r0, [r7, #12]
 800a01c:	60b9      	str	r1, [r7, #8]
 800a01e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800a020:	2300      	movs	r3, #0
 800a022:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a02a:	2b01      	cmp	r3, #1
 800a02c:	d101      	bne.n	800a032 <HAL_ADC_Start_DMA+0x1e>
 800a02e:	2302      	movs	r3, #2
 800a030:	e0cc      	b.n	800a1cc <HAL_ADC_Start_DMA+0x1b8>
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	2201      	movs	r2, #1
 800a036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	689b      	ldr	r3, [r3, #8]
 800a040:	f003 0301 	and.w	r3, r3, #1
 800a044:	2b01      	cmp	r3, #1
 800a046:	d018      	beq.n	800a07a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	689a      	ldr	r2, [r3, #8]
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	f042 0201 	orr.w	r2, r2, #1
 800a056:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800a058:	4b5e      	ldr	r3, [pc, #376]	; (800a1d4 <HAL_ADC_Start_DMA+0x1c0>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	4a5e      	ldr	r2, [pc, #376]	; (800a1d8 <HAL_ADC_Start_DMA+0x1c4>)
 800a05e:	fba2 2303 	umull	r2, r3, r2, r3
 800a062:	0c9a      	lsrs	r2, r3, #18
 800a064:	4613      	mov	r3, r2
 800a066:	005b      	lsls	r3, r3, #1
 800a068:	4413      	add	r3, r2
 800a06a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800a06c:	e002      	b.n	800a074 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	3b01      	subs	r3, #1
 800a072:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800a074:	693b      	ldr	r3, [r7, #16]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d1f9      	bne.n	800a06e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	689b      	ldr	r3, [r3, #8]
 800a080:	f003 0301 	and.w	r3, r3, #1
 800a084:	2b01      	cmp	r3, #1
 800a086:	f040 80a0 	bne.w	800a1ca <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a08e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800a092:	f023 0301 	bic.w	r3, r3, #1
 800a096:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	685b      	ldr	r3, [r3, #4]
 800a0a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d007      	beq.n	800a0bc <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800a0b4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a0c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0c8:	d106      	bne.n	800a0d8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0ce:	f023 0206 	bic.w	r2, r3, #6
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	645a      	str	r2, [r3, #68]	; 0x44
 800a0d6:	e002      	b.n	800a0de <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800a0e6:	4b3d      	ldr	r3, [pc, #244]	; (800a1dc <HAL_ADC_Start_DMA+0x1c8>)
 800a0e8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0ee:	4a3c      	ldr	r2, [pc, #240]	; (800a1e0 <HAL_ADC_Start_DMA+0x1cc>)
 800a0f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0f6:	4a3b      	ldr	r2, [pc, #236]	; (800a1e4 <HAL_ADC_Start_DMA+0x1d0>)
 800a0f8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0fe:	4a3a      	ldr	r2, [pc, #232]	; (800a1e8 <HAL_ADC_Start_DMA+0x1d4>)
 800a100:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800a10a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	685a      	ldr	r2, [r3, #4]
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800a11a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	689a      	ldr	r2, [r3, #8]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a12a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	334c      	adds	r3, #76	; 0x4c
 800a136:	4619      	mov	r1, r3
 800a138:	68ba      	ldr	r2, [r7, #8]
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f000 fcea 	bl	800ab14 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800a140:	697b      	ldr	r3, [r7, #20]
 800a142:	685b      	ldr	r3, [r3, #4]
 800a144:	f003 031f 	and.w	r3, r3, #31
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d12a      	bne.n	800a1a2 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	4a26      	ldr	r2, [pc, #152]	; (800a1ec <HAL_ADC_Start_DMA+0x1d8>)
 800a152:	4293      	cmp	r3, r2
 800a154:	d015      	beq.n	800a182 <HAL_ADC_Start_DMA+0x16e>
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	4a25      	ldr	r2, [pc, #148]	; (800a1f0 <HAL_ADC_Start_DMA+0x1dc>)
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d105      	bne.n	800a16c <HAL_ADC_Start_DMA+0x158>
 800a160:	4b1e      	ldr	r3, [pc, #120]	; (800a1dc <HAL_ADC_Start_DMA+0x1c8>)
 800a162:	685b      	ldr	r3, [r3, #4]
 800a164:	f003 031f 	and.w	r3, r3, #31
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d00a      	beq.n	800a182 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	4a20      	ldr	r2, [pc, #128]	; (800a1f4 <HAL_ADC_Start_DMA+0x1e0>)
 800a172:	4293      	cmp	r3, r2
 800a174:	d129      	bne.n	800a1ca <HAL_ADC_Start_DMA+0x1b6>
 800a176:	4b19      	ldr	r3, [pc, #100]	; (800a1dc <HAL_ADC_Start_DMA+0x1c8>)
 800a178:	685b      	ldr	r3, [r3, #4]
 800a17a:	f003 031f 	and.w	r3, r3, #31
 800a17e:	2b0f      	cmp	r3, #15
 800a180:	d823      	bhi.n	800a1ca <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	689b      	ldr	r3, [r3, #8]
 800a188:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d11c      	bne.n	800a1ca <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	689a      	ldr	r2, [r3, #8]
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800a19e:	609a      	str	r2, [r3, #8]
 800a1a0:	e013      	b.n	800a1ca <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	4a11      	ldr	r2, [pc, #68]	; (800a1ec <HAL_ADC_Start_DMA+0x1d8>)
 800a1a8:	4293      	cmp	r3, r2
 800a1aa:	d10e      	bne.n	800a1ca <HAL_ADC_Start_DMA+0x1b6>
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	689b      	ldr	r3, [r3, #8]
 800a1b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d107      	bne.n	800a1ca <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	689a      	ldr	r2, [r3, #8]
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800a1c8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800a1ca:	2300      	movs	r3, #0
}
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	3718      	adds	r7, #24
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	bd80      	pop	{r7, pc}
 800a1d4:	20000000 	.word	0x20000000
 800a1d8:	431bde83 	.word	0x431bde83
 800a1dc:	40012300 	.word	0x40012300
 800a1e0:	0800a691 	.word	0x0800a691
 800a1e4:	0800a74b 	.word	0x0800a74b
 800a1e8:	0800a767 	.word	0x0800a767
 800a1ec:	40012000 	.word	0x40012000
 800a1f0:	40012100 	.word	0x40012100
 800a1f4:	40012200 	.word	0x40012200

0800a1f8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800a1f8:	b480      	push	{r7}
 800a1fa:	b083      	sub	sp, #12
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800a200:	bf00      	nop
 800a202:	370c      	adds	r7, #12
 800a204:	46bd      	mov	sp, r7
 800a206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20a:	4770      	bx	lr

0800a20c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800a20c:	b480      	push	{r7}
 800a20e:	b083      	sub	sp, #12
 800a210:	af00      	add	r7, sp, #0
 800a212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800a214:	bf00      	nop
 800a216:	370c      	adds	r7, #12
 800a218:	46bd      	mov	sp, r7
 800a21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21e:	4770      	bx	lr

0800a220 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800a220:	b480      	push	{r7}
 800a222:	b083      	sub	sp, #12
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800a228:	bf00      	nop
 800a22a:	370c      	adds	r7, #12
 800a22c:	46bd      	mov	sp, r7
 800a22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a232:	4770      	bx	lr

0800a234 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800a234:	b480      	push	{r7}
 800a236:	b085      	sub	sp, #20
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
 800a23c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800a23e:	2300      	movs	r3, #0
 800a240:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a248:	2b01      	cmp	r3, #1
 800a24a:	d101      	bne.n	800a250 <HAL_ADC_ConfigChannel+0x1c>
 800a24c:	2302      	movs	r3, #2
 800a24e:	e113      	b.n	800a478 <HAL_ADC_ConfigChannel+0x244>
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2201      	movs	r2, #1
 800a254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	2b09      	cmp	r3, #9
 800a25e:	d925      	bls.n	800a2ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	68d9      	ldr	r1, [r3, #12]
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	b29b      	uxth	r3, r3
 800a26c:	461a      	mov	r2, r3
 800a26e:	4613      	mov	r3, r2
 800a270:	005b      	lsls	r3, r3, #1
 800a272:	4413      	add	r3, r2
 800a274:	3b1e      	subs	r3, #30
 800a276:	2207      	movs	r2, #7
 800a278:	fa02 f303 	lsl.w	r3, r2, r3
 800a27c:	43da      	mvns	r2, r3
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	400a      	ands	r2, r1
 800a284:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	68d9      	ldr	r1, [r3, #12]
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	689a      	ldr	r2, [r3, #8]
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	b29b      	uxth	r3, r3
 800a296:	4618      	mov	r0, r3
 800a298:	4603      	mov	r3, r0
 800a29a:	005b      	lsls	r3, r3, #1
 800a29c:	4403      	add	r3, r0
 800a29e:	3b1e      	subs	r3, #30
 800a2a0:	409a      	lsls	r2, r3
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	430a      	orrs	r2, r1
 800a2a8:	60da      	str	r2, [r3, #12]
 800a2aa:	e022      	b.n	800a2f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	6919      	ldr	r1, [r3, #16]
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	b29b      	uxth	r3, r3
 800a2b8:	461a      	mov	r2, r3
 800a2ba:	4613      	mov	r3, r2
 800a2bc:	005b      	lsls	r3, r3, #1
 800a2be:	4413      	add	r3, r2
 800a2c0:	2207      	movs	r2, #7
 800a2c2:	fa02 f303 	lsl.w	r3, r2, r3
 800a2c6:	43da      	mvns	r2, r3
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	400a      	ands	r2, r1
 800a2ce:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	6919      	ldr	r1, [r3, #16]
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	689a      	ldr	r2, [r3, #8]
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	b29b      	uxth	r3, r3
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	005b      	lsls	r3, r3, #1
 800a2e6:	4403      	add	r3, r0
 800a2e8:	409a      	lsls	r2, r3
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	430a      	orrs	r2, r1
 800a2f0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	685b      	ldr	r3, [r3, #4]
 800a2f6:	2b06      	cmp	r3, #6
 800a2f8:	d824      	bhi.n	800a344 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	685a      	ldr	r2, [r3, #4]
 800a304:	4613      	mov	r3, r2
 800a306:	009b      	lsls	r3, r3, #2
 800a308:	4413      	add	r3, r2
 800a30a:	3b05      	subs	r3, #5
 800a30c:	221f      	movs	r2, #31
 800a30e:	fa02 f303 	lsl.w	r3, r2, r3
 800a312:	43da      	mvns	r2, r3
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	400a      	ands	r2, r1
 800a31a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	b29b      	uxth	r3, r3
 800a328:	4618      	mov	r0, r3
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	685a      	ldr	r2, [r3, #4]
 800a32e:	4613      	mov	r3, r2
 800a330:	009b      	lsls	r3, r3, #2
 800a332:	4413      	add	r3, r2
 800a334:	3b05      	subs	r3, #5
 800a336:	fa00 f203 	lsl.w	r2, r0, r3
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	430a      	orrs	r2, r1
 800a340:	635a      	str	r2, [r3, #52]	; 0x34
 800a342:	e04c      	b.n	800a3de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	685b      	ldr	r3, [r3, #4]
 800a348:	2b0c      	cmp	r3, #12
 800a34a:	d824      	bhi.n	800a396 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	685a      	ldr	r2, [r3, #4]
 800a356:	4613      	mov	r3, r2
 800a358:	009b      	lsls	r3, r3, #2
 800a35a:	4413      	add	r3, r2
 800a35c:	3b23      	subs	r3, #35	; 0x23
 800a35e:	221f      	movs	r2, #31
 800a360:	fa02 f303 	lsl.w	r3, r2, r3
 800a364:	43da      	mvns	r2, r3
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	400a      	ands	r2, r1
 800a36c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	b29b      	uxth	r3, r3
 800a37a:	4618      	mov	r0, r3
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	685a      	ldr	r2, [r3, #4]
 800a380:	4613      	mov	r3, r2
 800a382:	009b      	lsls	r3, r3, #2
 800a384:	4413      	add	r3, r2
 800a386:	3b23      	subs	r3, #35	; 0x23
 800a388:	fa00 f203 	lsl.w	r2, r0, r3
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	430a      	orrs	r2, r1
 800a392:	631a      	str	r2, [r3, #48]	; 0x30
 800a394:	e023      	b.n	800a3de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	685a      	ldr	r2, [r3, #4]
 800a3a0:	4613      	mov	r3, r2
 800a3a2:	009b      	lsls	r3, r3, #2
 800a3a4:	4413      	add	r3, r2
 800a3a6:	3b41      	subs	r3, #65	; 0x41
 800a3a8:	221f      	movs	r2, #31
 800a3aa:	fa02 f303 	lsl.w	r3, r2, r3
 800a3ae:	43da      	mvns	r2, r3
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	400a      	ands	r2, r1
 800a3b6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	b29b      	uxth	r3, r3
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	685a      	ldr	r2, [r3, #4]
 800a3ca:	4613      	mov	r3, r2
 800a3cc:	009b      	lsls	r3, r3, #2
 800a3ce:	4413      	add	r3, r2
 800a3d0:	3b41      	subs	r3, #65	; 0x41
 800a3d2:	fa00 f203 	lsl.w	r2, r0, r3
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	430a      	orrs	r2, r1
 800a3dc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800a3de:	4b29      	ldr	r3, [pc, #164]	; (800a484 <HAL_ADC_ConfigChannel+0x250>)
 800a3e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	4a28      	ldr	r2, [pc, #160]	; (800a488 <HAL_ADC_ConfigChannel+0x254>)
 800a3e8:	4293      	cmp	r3, r2
 800a3ea:	d10f      	bne.n	800a40c <HAL_ADC_ConfigChannel+0x1d8>
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	2b12      	cmp	r3, #18
 800a3f2:	d10b      	bne.n	800a40c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	685b      	ldr	r3, [r3, #4]
 800a3f8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	685b      	ldr	r3, [r3, #4]
 800a404:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	4a1d      	ldr	r2, [pc, #116]	; (800a488 <HAL_ADC_ConfigChannel+0x254>)
 800a412:	4293      	cmp	r3, r2
 800a414:	d12b      	bne.n	800a46e <HAL_ADC_ConfigChannel+0x23a>
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	4a1c      	ldr	r2, [pc, #112]	; (800a48c <HAL_ADC_ConfigChannel+0x258>)
 800a41c:	4293      	cmp	r3, r2
 800a41e:	d003      	beq.n	800a428 <HAL_ADC_ConfigChannel+0x1f4>
 800a420:	683b      	ldr	r3, [r7, #0]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	2b11      	cmp	r3, #17
 800a426:	d122      	bne.n	800a46e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	685b      	ldr	r3, [r3, #4]
 800a42c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	4a11      	ldr	r2, [pc, #68]	; (800a48c <HAL_ADC_ConfigChannel+0x258>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d111      	bne.n	800a46e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800a44a:	4b11      	ldr	r3, [pc, #68]	; (800a490 <HAL_ADC_ConfigChannel+0x25c>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	4a11      	ldr	r2, [pc, #68]	; (800a494 <HAL_ADC_ConfigChannel+0x260>)
 800a450:	fba2 2303 	umull	r2, r3, r2, r3
 800a454:	0c9a      	lsrs	r2, r3, #18
 800a456:	4613      	mov	r3, r2
 800a458:	009b      	lsls	r3, r3, #2
 800a45a:	4413      	add	r3, r2
 800a45c:	005b      	lsls	r3, r3, #1
 800a45e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800a460:	e002      	b.n	800a468 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	3b01      	subs	r3, #1
 800a466:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d1f9      	bne.n	800a462 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2200      	movs	r2, #0
 800a472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800a476:	2300      	movs	r3, #0
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3714      	adds	r7, #20
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr
 800a484:	40012300 	.word	0x40012300
 800a488:	40012000 	.word	0x40012000
 800a48c:	10000012 	.word	0x10000012
 800a490:	20000000 	.word	0x20000000
 800a494:	431bde83 	.word	0x431bde83

0800a498 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800a498:	b480      	push	{r7}
 800a49a:	b085      	sub	sp, #20
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800a4a0:	4b79      	ldr	r3, [pc, #484]	; (800a688 <ADC_Init+0x1f0>)
 800a4a2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	685b      	ldr	r3, [r3, #4]
 800a4a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	685a      	ldr	r2, [r3, #4]
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	685b      	ldr	r3, [r3, #4]
 800a4b8:	431a      	orrs	r2, r3
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	685a      	ldr	r2, [r3, #4]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a4cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	6859      	ldr	r1, [r3, #4]
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	691b      	ldr	r3, [r3, #16]
 800a4d8:	021a      	lsls	r2, r3, #8
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	430a      	orrs	r2, r1
 800a4e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	685a      	ldr	r2, [r3, #4]
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800a4f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	6859      	ldr	r1, [r3, #4]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	689a      	ldr	r2, [r3, #8]
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	430a      	orrs	r2, r1
 800a502:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	689a      	ldr	r2, [r3, #8]
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a512:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	6899      	ldr	r1, [r3, #8]
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	68da      	ldr	r2, [r3, #12]
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	430a      	orrs	r2, r1
 800a524:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a52a:	4a58      	ldr	r2, [pc, #352]	; (800a68c <ADC_Init+0x1f4>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d022      	beq.n	800a576 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	689a      	ldr	r2, [r3, #8]
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a53e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	6899      	ldr	r1, [r3, #8]
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	430a      	orrs	r2, r1
 800a550:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	689a      	ldr	r2, [r3, #8]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800a560:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	6899      	ldr	r1, [r3, #8]
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	430a      	orrs	r2, r1
 800a572:	609a      	str	r2, [r3, #8]
 800a574:	e00f      	b.n	800a596 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	689a      	ldr	r2, [r3, #8]
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a584:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	689a      	ldr	r2, [r3, #8]
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800a594:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	689a      	ldr	r2, [r3, #8]
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	f022 0202 	bic.w	r2, r2, #2
 800a5a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	6899      	ldr	r1, [r3, #8]
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	7e1b      	ldrb	r3, [r3, #24]
 800a5b0:	005a      	lsls	r2, r3, #1
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	430a      	orrs	r2, r1
 800a5b8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d01b      	beq.n	800a5fc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	685a      	ldr	r2, [r3, #4]
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a5d2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	685a      	ldr	r2, [r3, #4]
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800a5e2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	6859      	ldr	r1, [r3, #4]
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5ee:	3b01      	subs	r3, #1
 800a5f0:	035a      	lsls	r2, r3, #13
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	430a      	orrs	r2, r1
 800a5f8:	605a      	str	r2, [r3, #4]
 800a5fa:	e007      	b.n	800a60c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	685a      	ldr	r2, [r3, #4]
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a60a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800a61a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	69db      	ldr	r3, [r3, #28]
 800a626:	3b01      	subs	r3, #1
 800a628:	051a      	lsls	r2, r3, #20
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	430a      	orrs	r2, r1
 800a630:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	689a      	ldr	r2, [r3, #8]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800a640:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	6899      	ldr	r1, [r3, #8]
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a64e:	025a      	lsls	r2, r3, #9
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	430a      	orrs	r2, r1
 800a656:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	689a      	ldr	r2, [r3, #8]
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a666:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	6899      	ldr	r1, [r3, #8]
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	695b      	ldr	r3, [r3, #20]
 800a672:	029a      	lsls	r2, r3, #10
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	430a      	orrs	r2, r1
 800a67a:	609a      	str	r2, [r3, #8]
}
 800a67c:	bf00      	nop
 800a67e:	3714      	adds	r7, #20
 800a680:	46bd      	mov	sp, r7
 800a682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a686:	4770      	bx	lr
 800a688:	40012300 	.word	0x40012300
 800a68c:	0f000001 	.word	0x0f000001

0800a690 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b084      	sub	sp, #16
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a69c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6a2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d13c      	bne.n	800a724 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6ae:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	689b      	ldr	r3, [r3, #8]
 800a6bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d12b      	bne.n	800a71c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d127      	bne.n	800a71c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6d2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d006      	beq.n	800a6e8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	689b      	ldr	r3, [r3, #8]
 800a6e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d119      	bne.n	800a71c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	685a      	ldr	r2, [r3, #4]
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f022 0220 	bic.w	r2, r2, #32
 800a6f6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a708:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d105      	bne.n	800a71c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a714:	f043 0201 	orr.w	r2, r3, #1
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a71c:	68f8      	ldr	r0, [r7, #12]
 800a71e:	f7ff fd6b 	bl	800a1f8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800a722:	e00e      	b.n	800a742 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a728:	f003 0310 	and.w	r3, r3, #16
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d003      	beq.n	800a738 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800a730:	68f8      	ldr	r0, [r7, #12]
 800a732:	f7ff fd75 	bl	800a220 <HAL_ADC_ErrorCallback>
}
 800a736:	e004      	b.n	800a742 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a73c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	4798      	blx	r3
}
 800a742:	bf00      	nop
 800a744:	3710      	adds	r7, #16
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}

0800a74a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a74a:	b580      	push	{r7, lr}
 800a74c:	b084      	sub	sp, #16
 800a74e:	af00      	add	r7, sp, #0
 800a750:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a756:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800a758:	68f8      	ldr	r0, [r7, #12]
 800a75a:	f7ff fd57 	bl	800a20c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a75e:	bf00      	nop
 800a760:	3710      	adds	r7, #16
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}

0800a766 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800a766:	b580      	push	{r7, lr}
 800a768:	b084      	sub	sp, #16
 800a76a:	af00      	add	r7, sp, #0
 800a76c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a772:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	2240      	movs	r2, #64	; 0x40
 800a778:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a77e:	f043 0204 	orr.w	r2, r3, #4
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800a786:	68f8      	ldr	r0, [r7, #12]
 800a788:	f7ff fd4a 	bl	800a220 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a78c:	bf00      	nop
 800a78e:	3710      	adds	r7, #16
 800a790:	46bd      	mov	sp, r7
 800a792:	bd80      	pop	{r7, pc}

0800a794 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a794:	b480      	push	{r7}
 800a796:	b085      	sub	sp, #20
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f003 0307 	and.w	r3, r3, #7
 800a7a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a7a4:	4b0c      	ldr	r3, [pc, #48]	; (800a7d8 <__NVIC_SetPriorityGrouping+0x44>)
 800a7a6:	68db      	ldr	r3, [r3, #12]
 800a7a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a7aa:	68ba      	ldr	r2, [r7, #8]
 800a7ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a7b0:	4013      	ands	r3, r2
 800a7b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a7bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a7c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a7c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a7c6:	4a04      	ldr	r2, [pc, #16]	; (800a7d8 <__NVIC_SetPriorityGrouping+0x44>)
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	60d3      	str	r3, [r2, #12]
}
 800a7cc:	bf00      	nop
 800a7ce:	3714      	adds	r7, #20
 800a7d0:	46bd      	mov	sp, r7
 800a7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d6:	4770      	bx	lr
 800a7d8:	e000ed00 	.word	0xe000ed00

0800a7dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a7dc:	b480      	push	{r7}
 800a7de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a7e0:	4b04      	ldr	r3, [pc, #16]	; (800a7f4 <__NVIC_GetPriorityGrouping+0x18>)
 800a7e2:	68db      	ldr	r3, [r3, #12]
 800a7e4:	0a1b      	lsrs	r3, r3, #8
 800a7e6:	f003 0307 	and.w	r3, r3, #7
}
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f2:	4770      	bx	lr
 800a7f4:	e000ed00 	.word	0xe000ed00

0800a7f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b083      	sub	sp, #12
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	4603      	mov	r3, r0
 800a800:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a806:	2b00      	cmp	r3, #0
 800a808:	db0b      	blt.n	800a822 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a80a:	79fb      	ldrb	r3, [r7, #7]
 800a80c:	f003 021f 	and.w	r2, r3, #31
 800a810:	4907      	ldr	r1, [pc, #28]	; (800a830 <__NVIC_EnableIRQ+0x38>)
 800a812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a816:	095b      	lsrs	r3, r3, #5
 800a818:	2001      	movs	r0, #1
 800a81a:	fa00 f202 	lsl.w	r2, r0, r2
 800a81e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a822:	bf00      	nop
 800a824:	370c      	adds	r7, #12
 800a826:	46bd      	mov	sp, r7
 800a828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82c:	4770      	bx	lr
 800a82e:	bf00      	nop
 800a830:	e000e100 	.word	0xe000e100

0800a834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a834:	b480      	push	{r7}
 800a836:	b083      	sub	sp, #12
 800a838:	af00      	add	r7, sp, #0
 800a83a:	4603      	mov	r3, r0
 800a83c:	6039      	str	r1, [r7, #0]
 800a83e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a844:	2b00      	cmp	r3, #0
 800a846:	db0a      	blt.n	800a85e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	b2da      	uxtb	r2, r3
 800a84c:	490c      	ldr	r1, [pc, #48]	; (800a880 <__NVIC_SetPriority+0x4c>)
 800a84e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a852:	0112      	lsls	r2, r2, #4
 800a854:	b2d2      	uxtb	r2, r2
 800a856:	440b      	add	r3, r1
 800a858:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a85c:	e00a      	b.n	800a874 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	b2da      	uxtb	r2, r3
 800a862:	4908      	ldr	r1, [pc, #32]	; (800a884 <__NVIC_SetPriority+0x50>)
 800a864:	79fb      	ldrb	r3, [r7, #7]
 800a866:	f003 030f 	and.w	r3, r3, #15
 800a86a:	3b04      	subs	r3, #4
 800a86c:	0112      	lsls	r2, r2, #4
 800a86e:	b2d2      	uxtb	r2, r2
 800a870:	440b      	add	r3, r1
 800a872:	761a      	strb	r2, [r3, #24]
}
 800a874:	bf00      	nop
 800a876:	370c      	adds	r7, #12
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr
 800a880:	e000e100 	.word	0xe000e100
 800a884:	e000ed00 	.word	0xe000ed00

0800a888 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a888:	b480      	push	{r7}
 800a88a:	b089      	sub	sp, #36	; 0x24
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	60f8      	str	r0, [r7, #12]
 800a890:	60b9      	str	r1, [r7, #8]
 800a892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	f003 0307 	and.w	r3, r3, #7
 800a89a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a89c:	69fb      	ldr	r3, [r7, #28]
 800a89e:	f1c3 0307 	rsb	r3, r3, #7
 800a8a2:	2b04      	cmp	r3, #4
 800a8a4:	bf28      	it	cs
 800a8a6:	2304      	movcs	r3, #4
 800a8a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a8aa:	69fb      	ldr	r3, [r7, #28]
 800a8ac:	3304      	adds	r3, #4
 800a8ae:	2b06      	cmp	r3, #6
 800a8b0:	d902      	bls.n	800a8b8 <NVIC_EncodePriority+0x30>
 800a8b2:	69fb      	ldr	r3, [r7, #28]
 800a8b4:	3b03      	subs	r3, #3
 800a8b6:	e000      	b.n	800a8ba <NVIC_EncodePriority+0x32>
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a8bc:	f04f 32ff 	mov.w	r2, #4294967295
 800a8c0:	69bb      	ldr	r3, [r7, #24]
 800a8c2:	fa02 f303 	lsl.w	r3, r2, r3
 800a8c6:	43da      	mvns	r2, r3
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	401a      	ands	r2, r3
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a8d0:	f04f 31ff 	mov.w	r1, #4294967295
 800a8d4:	697b      	ldr	r3, [r7, #20]
 800a8d6:	fa01 f303 	lsl.w	r3, r1, r3
 800a8da:	43d9      	mvns	r1, r3
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a8e0:	4313      	orrs	r3, r2
         );
}
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	3724      	adds	r7, #36	; 0x24
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ec:	4770      	bx	lr
	...

0800a8f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b082      	sub	sp, #8
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	3b01      	subs	r3, #1
 800a8fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a900:	d301      	bcc.n	800a906 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a902:	2301      	movs	r3, #1
 800a904:	e00f      	b.n	800a926 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a906:	4a0a      	ldr	r2, [pc, #40]	; (800a930 <SysTick_Config+0x40>)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	3b01      	subs	r3, #1
 800a90c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a90e:	210f      	movs	r1, #15
 800a910:	f04f 30ff 	mov.w	r0, #4294967295
 800a914:	f7ff ff8e 	bl	800a834 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a918:	4b05      	ldr	r3, [pc, #20]	; (800a930 <SysTick_Config+0x40>)
 800a91a:	2200      	movs	r2, #0
 800a91c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a91e:	4b04      	ldr	r3, [pc, #16]	; (800a930 <SysTick_Config+0x40>)
 800a920:	2207      	movs	r2, #7
 800a922:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a924:	2300      	movs	r3, #0
}
 800a926:	4618      	mov	r0, r3
 800a928:	3708      	adds	r7, #8
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bd80      	pop	{r7, pc}
 800a92e:	bf00      	nop
 800a930:	e000e010 	.word	0xe000e010

0800a934 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b082      	sub	sp, #8
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f7ff ff29 	bl	800a794 <__NVIC_SetPriorityGrouping>
}
 800a942:	bf00      	nop
 800a944:	3708      	adds	r7, #8
 800a946:	46bd      	mov	sp, r7
 800a948:	bd80      	pop	{r7, pc}

0800a94a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a94a:	b580      	push	{r7, lr}
 800a94c:	b086      	sub	sp, #24
 800a94e:	af00      	add	r7, sp, #0
 800a950:	4603      	mov	r3, r0
 800a952:	60b9      	str	r1, [r7, #8]
 800a954:	607a      	str	r2, [r7, #4]
 800a956:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a958:	2300      	movs	r3, #0
 800a95a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a95c:	f7ff ff3e 	bl	800a7dc <__NVIC_GetPriorityGrouping>
 800a960:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a962:	687a      	ldr	r2, [r7, #4]
 800a964:	68b9      	ldr	r1, [r7, #8]
 800a966:	6978      	ldr	r0, [r7, #20]
 800a968:	f7ff ff8e 	bl	800a888 <NVIC_EncodePriority>
 800a96c:	4602      	mov	r2, r0
 800a96e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a972:	4611      	mov	r1, r2
 800a974:	4618      	mov	r0, r3
 800a976:	f7ff ff5d 	bl	800a834 <__NVIC_SetPriority>
}
 800a97a:	bf00      	nop
 800a97c:	3718      	adds	r7, #24
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}

0800a982 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a982:	b580      	push	{r7, lr}
 800a984:	b082      	sub	sp, #8
 800a986:	af00      	add	r7, sp, #0
 800a988:	4603      	mov	r3, r0
 800a98a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a98c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a990:	4618      	mov	r0, r3
 800a992:	f7ff ff31 	bl	800a7f8 <__NVIC_EnableIRQ>
}
 800a996:	bf00      	nop
 800a998:	3708      	adds	r7, #8
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bd80      	pop	{r7, pc}

0800a99e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a99e:	b580      	push	{r7, lr}
 800a9a0:	b082      	sub	sp, #8
 800a9a2:	af00      	add	r7, sp, #0
 800a9a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f7ff ffa2 	bl	800a8f0 <SysTick_Config>
 800a9ac:	4603      	mov	r3, r0
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3708      	adds	r7, #8
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}
	...

0800a9b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a9b8:	b580      	push	{r7, lr}
 800a9ba:	b086      	sub	sp, #24
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a9c4:	f7ff fab4 	bl	8009f30 <HAL_GetTick>
 800a9c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d101      	bne.n	800a9d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	e099      	b.n	800ab08 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2202      	movs	r2, #2
 800a9e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	681a      	ldr	r2, [r3, #0]
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	f022 0201 	bic.w	r2, r2, #1
 800a9f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a9f4:	e00f      	b.n	800aa16 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a9f6:	f7ff fa9b 	bl	8009f30 <HAL_GetTick>
 800a9fa:	4602      	mov	r2, r0
 800a9fc:	693b      	ldr	r3, [r7, #16]
 800a9fe:	1ad3      	subs	r3, r2, r3
 800aa00:	2b05      	cmp	r3, #5
 800aa02:	d908      	bls.n	800aa16 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2220      	movs	r2, #32
 800aa08:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2203      	movs	r2, #3
 800aa0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800aa12:	2303      	movs	r3, #3
 800aa14:	e078      	b.n	800ab08 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f003 0301 	and.w	r3, r3, #1
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d1e8      	bne.n	800a9f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800aa2c:	697a      	ldr	r2, [r7, #20]
 800aa2e:	4b38      	ldr	r3, [pc, #224]	; (800ab10 <HAL_DMA_Init+0x158>)
 800aa30:	4013      	ands	r3, r2
 800aa32:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	685a      	ldr	r2, [r3, #4]
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	689b      	ldr	r3, [r3, #8]
 800aa3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800aa42:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	691b      	ldr	r3, [r3, #16]
 800aa48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800aa4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	699b      	ldr	r3, [r3, #24]
 800aa54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800aa5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6a1b      	ldr	r3, [r3, #32]
 800aa60:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800aa62:	697a      	ldr	r2, [r7, #20]
 800aa64:	4313      	orrs	r3, r2
 800aa66:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa6c:	2b04      	cmp	r3, #4
 800aa6e:	d107      	bne.n	800aa80 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	697a      	ldr	r2, [r7, #20]
 800aa7c:	4313      	orrs	r3, r2
 800aa7e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	697a      	ldr	r2, [r7, #20]
 800aa86:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	695b      	ldr	r3, [r3, #20]
 800aa8e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800aa90:	697b      	ldr	r3, [r7, #20]
 800aa92:	f023 0307 	bic.w	r3, r3, #7
 800aa96:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa9c:	697a      	ldr	r2, [r7, #20]
 800aa9e:	4313      	orrs	r3, r2
 800aaa0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaa6:	2b04      	cmp	r3, #4
 800aaa8:	d117      	bne.n	800aada <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaae:	697a      	ldr	r2, [r7, #20]
 800aab0:	4313      	orrs	r3, r2
 800aab2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d00e      	beq.n	800aada <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f000 fa9d 	bl	800affc <DMA_CheckFifoParam>
 800aac2:	4603      	mov	r3, r0
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d008      	beq.n	800aada <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2240      	movs	r2, #64	; 0x40
 800aacc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2201      	movs	r2, #1
 800aad2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800aad6:	2301      	movs	r3, #1
 800aad8:	e016      	b.n	800ab08 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	697a      	ldr	r2, [r7, #20]
 800aae0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800aae2:	6878      	ldr	r0, [r7, #4]
 800aae4:	f000 fa54 	bl	800af90 <DMA_CalcBaseAndBitshift>
 800aae8:	4603      	mov	r3, r0
 800aaea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aaf0:	223f      	movs	r2, #63	; 0x3f
 800aaf2:	409a      	lsls	r2, r3
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2200      	movs	r2, #0
 800aafc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	2201      	movs	r2, #1
 800ab02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800ab06:	2300      	movs	r3, #0
}
 800ab08:	4618      	mov	r0, r3
 800ab0a:	3718      	adds	r7, #24
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	bd80      	pop	{r7, pc}
 800ab10:	f010803f 	.word	0xf010803f

0800ab14 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b086      	sub	sp, #24
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	60f8      	str	r0, [r7, #12]
 800ab1c:	60b9      	str	r1, [r7, #8]
 800ab1e:	607a      	str	r2, [r7, #4]
 800ab20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ab22:	2300      	movs	r3, #0
 800ab24:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab2a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ab32:	2b01      	cmp	r3, #1
 800ab34:	d101      	bne.n	800ab3a <HAL_DMA_Start_IT+0x26>
 800ab36:	2302      	movs	r3, #2
 800ab38:	e040      	b.n	800abbc <HAL_DMA_Start_IT+0xa8>
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	2201      	movs	r2, #1
 800ab3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800ab48:	b2db      	uxtb	r3, r3
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d12f      	bne.n	800abae <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2202      	movs	r2, #2
 800ab52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	2200      	movs	r2, #0
 800ab5a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	687a      	ldr	r2, [r7, #4]
 800ab60:	68b9      	ldr	r1, [r7, #8]
 800ab62:	68f8      	ldr	r0, [r7, #12]
 800ab64:	f000 f9e6 	bl	800af34 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab6c:	223f      	movs	r2, #63	; 0x3f
 800ab6e:	409a      	lsls	r2, r3
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	681a      	ldr	r2, [r3, #0]
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f042 0216 	orr.w	r2, r2, #22
 800ab82:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d007      	beq.n	800ab9c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	681a      	ldr	r2, [r3, #0]
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f042 0208 	orr.w	r2, r2, #8
 800ab9a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	681a      	ldr	r2, [r3, #0]
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f042 0201 	orr.w	r2, r2, #1
 800abaa:	601a      	str	r2, [r3, #0]
 800abac:	e005      	b.n	800abba <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	2200      	movs	r2, #0
 800abb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800abb6:	2302      	movs	r3, #2
 800abb8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800abba:	7dfb      	ldrb	r3, [r7, #23]
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	3718      	adds	r7, #24
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}

0800abc4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800abc4:	b480      	push	{r7}
 800abc6:	b083      	sub	sp, #12
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800abd2:	b2db      	uxtb	r3, r3
 800abd4:	2b02      	cmp	r3, #2
 800abd6:	d004      	beq.n	800abe2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2280      	movs	r2, #128	; 0x80
 800abdc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800abde:	2301      	movs	r3, #1
 800abe0:	e00c      	b.n	800abfc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	2205      	movs	r2, #5
 800abe6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	681a      	ldr	r2, [r3, #0]
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	f022 0201 	bic.w	r2, r2, #1
 800abf8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800abfa:	2300      	movs	r3, #0
}
 800abfc:	4618      	mov	r0, r3
 800abfe:	370c      	adds	r7, #12
 800ac00:	46bd      	mov	sp, r7
 800ac02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac06:	4770      	bx	lr

0800ac08 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b086      	sub	sp, #24
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800ac10:	2300      	movs	r3, #0
 800ac12:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800ac14:	4b92      	ldr	r3, [pc, #584]	; (800ae60 <HAL_DMA_IRQHandler+0x258>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	4a92      	ldr	r2, [pc, #584]	; (800ae64 <HAL_DMA_IRQHandler+0x25c>)
 800ac1a:	fba2 2303 	umull	r2, r3, r2, r3
 800ac1e:	0a9b      	lsrs	r3, r3, #10
 800ac20:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac26:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800ac28:	693b      	ldr	r3, [r7, #16]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac32:	2208      	movs	r2, #8
 800ac34:	409a      	lsls	r2, r3
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	4013      	ands	r3, r2
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d01a      	beq.n	800ac74 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f003 0304 	and.w	r3, r3, #4
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d013      	beq.n	800ac74 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	681a      	ldr	r2, [r3, #0]
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	f022 0204 	bic.w	r2, r2, #4
 800ac5a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac60:	2208      	movs	r2, #8
 800ac62:	409a      	lsls	r2, r3
 800ac64:	693b      	ldr	r3, [r7, #16]
 800ac66:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac6c:	f043 0201 	orr.w	r2, r3, #1
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac78:	2201      	movs	r2, #1
 800ac7a:	409a      	lsls	r2, r3
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	4013      	ands	r3, r2
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d012      	beq.n	800acaa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	695b      	ldr	r3, [r3, #20]
 800ac8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d00b      	beq.n	800acaa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac96:	2201      	movs	r2, #1
 800ac98:	409a      	lsls	r2, r3
 800ac9a:	693b      	ldr	r3, [r7, #16]
 800ac9c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aca2:	f043 0202 	orr.w	r2, r3, #2
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800acae:	2204      	movs	r2, #4
 800acb0:	409a      	lsls	r2, r3
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	4013      	ands	r3, r2
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d012      	beq.n	800ace0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	f003 0302 	and.w	r3, r3, #2
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d00b      	beq.n	800ace0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800accc:	2204      	movs	r2, #4
 800acce:	409a      	lsls	r2, r3
 800acd0:	693b      	ldr	r3, [r7, #16]
 800acd2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800acd8:	f043 0204 	orr.w	r2, r3, #4
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ace4:	2210      	movs	r2, #16
 800ace6:	409a      	lsls	r2, r3
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	4013      	ands	r3, r2
 800acec:	2b00      	cmp	r3, #0
 800acee:	d043      	beq.n	800ad78 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	f003 0308 	and.w	r3, r3, #8
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d03c      	beq.n	800ad78 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ad02:	2210      	movs	r2, #16
 800ad04:	409a      	lsls	r2, r3
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d018      	beq.n	800ad4a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d108      	bne.n	800ad38 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d024      	beq.n	800ad78 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	4798      	blx	r3
 800ad36:	e01f      	b.n	800ad78 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d01b      	beq.n	800ad78 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ad44:	6878      	ldr	r0, [r7, #4]
 800ad46:	4798      	blx	r3
 800ad48:	e016      	b.n	800ad78 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d107      	bne.n	800ad68 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	681a      	ldr	r2, [r3, #0]
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	f022 0208 	bic.w	r2, r2, #8
 800ad66:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d003      	beq.n	800ad78 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad74:	6878      	ldr	r0, [r7, #4]
 800ad76:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ad7c:	2220      	movs	r2, #32
 800ad7e:	409a      	lsls	r2, r3
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	4013      	ands	r3, r2
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	f000 808e 	beq.w	800aea6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	f003 0310 	and.w	r3, r3, #16
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	f000 8086 	beq.w	800aea6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ad9e:	2220      	movs	r2, #32
 800ada0:	409a      	lsls	r2, r3
 800ada2:	693b      	ldr	r3, [r7, #16]
 800ada4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800adac:	b2db      	uxtb	r3, r3
 800adae:	2b05      	cmp	r3, #5
 800adb0:	d136      	bne.n	800ae20 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	681a      	ldr	r2, [r3, #0]
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	f022 0216 	bic.w	r2, r2, #22
 800adc0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	695a      	ldr	r2, [r3, #20]
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800add0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800add6:	2b00      	cmp	r3, #0
 800add8:	d103      	bne.n	800ade2 <HAL_DMA_IRQHandler+0x1da>
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d007      	beq.n	800adf2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	681a      	ldr	r2, [r3, #0]
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	f022 0208 	bic.w	r2, r2, #8
 800adf0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800adf6:	223f      	movs	r2, #63	; 0x3f
 800adf8:	409a      	lsls	r2, r3
 800adfa:	693b      	ldr	r3, [r7, #16]
 800adfc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2200      	movs	r2, #0
 800ae02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	2201      	movs	r2, #1
 800ae0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d07d      	beq.n	800af12 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	4798      	blx	r3
        }
        return;
 800ae1e:	e078      	b.n	800af12 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d01c      	beq.n	800ae68 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d108      	bne.n	800ae4e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d030      	beq.n	800aea6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae48:	6878      	ldr	r0, [r7, #4]
 800ae4a:	4798      	blx	r3
 800ae4c:	e02b      	b.n	800aea6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d027      	beq.n	800aea6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	4798      	blx	r3
 800ae5e:	e022      	b.n	800aea6 <HAL_DMA_IRQHandler+0x29e>
 800ae60:	20000000 	.word	0x20000000
 800ae64:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d10f      	bne.n	800ae96 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	681a      	ldr	r2, [r3, #0]
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	f022 0210 	bic.w	r2, r2, #16
 800ae84:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	2200      	movs	r2, #0
 800ae8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2201      	movs	r2, #1
 800ae92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d003      	beq.n	800aea6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d032      	beq.n	800af14 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aeb2:	f003 0301 	and.w	r3, r3, #1
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d022      	beq.n	800af00 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	2205      	movs	r2, #5
 800aebe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	681a      	ldr	r2, [r3, #0]
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f022 0201 	bic.w	r2, r2, #1
 800aed0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800aed2:	68bb      	ldr	r3, [r7, #8]
 800aed4:	3301      	adds	r3, #1
 800aed6:	60bb      	str	r3, [r7, #8]
 800aed8:	697a      	ldr	r2, [r7, #20]
 800aeda:	429a      	cmp	r2, r3
 800aedc:	d307      	bcc.n	800aeee <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f003 0301 	and.w	r3, r3, #1
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d1f2      	bne.n	800aed2 <HAL_DMA_IRQHandler+0x2ca>
 800aeec:	e000      	b.n	800aef0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800aeee:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2200      	movs	r2, #0
 800aef4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	2201      	movs	r2, #1
 800aefc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800af04:	2b00      	cmp	r3, #0
 800af06:	d005      	beq.n	800af14 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800af0c:	6878      	ldr	r0, [r7, #4]
 800af0e:	4798      	blx	r3
 800af10:	e000      	b.n	800af14 <HAL_DMA_IRQHandler+0x30c>
        return;
 800af12:	bf00      	nop
    }
  }
}
 800af14:	3718      	adds	r7, #24
 800af16:	46bd      	mov	sp, r7
 800af18:	bd80      	pop	{r7, pc}
 800af1a:	bf00      	nop

0800af1c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800af1c:	b480      	push	{r7}
 800af1e:	b083      	sub	sp, #12
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800af28:	4618      	mov	r0, r3
 800af2a:	370c      	adds	r7, #12
 800af2c:	46bd      	mov	sp, r7
 800af2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af32:	4770      	bx	lr

0800af34 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800af34:	b480      	push	{r7}
 800af36:	b085      	sub	sp, #20
 800af38:	af00      	add	r7, sp, #0
 800af3a:	60f8      	str	r0, [r7, #12]
 800af3c:	60b9      	str	r1, [r7, #8]
 800af3e:	607a      	str	r2, [r7, #4]
 800af40:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	681a      	ldr	r2, [r3, #0]
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800af50:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	683a      	ldr	r2, [r7, #0]
 800af58:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	689b      	ldr	r3, [r3, #8]
 800af5e:	2b40      	cmp	r3, #64	; 0x40
 800af60:	d108      	bne.n	800af74 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	687a      	ldr	r2, [r7, #4]
 800af68:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	68ba      	ldr	r2, [r7, #8]
 800af70:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800af72:	e007      	b.n	800af84 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	68ba      	ldr	r2, [r7, #8]
 800af7a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	687a      	ldr	r2, [r7, #4]
 800af82:	60da      	str	r2, [r3, #12]
}
 800af84:	bf00      	nop
 800af86:	3714      	adds	r7, #20
 800af88:	46bd      	mov	sp, r7
 800af8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8e:	4770      	bx	lr

0800af90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800af90:	b480      	push	{r7}
 800af92:	b085      	sub	sp, #20
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	b2db      	uxtb	r3, r3
 800af9e:	3b10      	subs	r3, #16
 800afa0:	4a14      	ldr	r2, [pc, #80]	; (800aff4 <DMA_CalcBaseAndBitshift+0x64>)
 800afa2:	fba2 2303 	umull	r2, r3, r2, r3
 800afa6:	091b      	lsrs	r3, r3, #4
 800afa8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800afaa:	4a13      	ldr	r2, [pc, #76]	; (800aff8 <DMA_CalcBaseAndBitshift+0x68>)
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	4413      	add	r3, r2
 800afb0:	781b      	ldrb	r3, [r3, #0]
 800afb2:	461a      	mov	r2, r3
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	2b03      	cmp	r3, #3
 800afbc:	d909      	bls.n	800afd2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800afc6:	f023 0303 	bic.w	r3, r3, #3
 800afca:	1d1a      	adds	r2, r3, #4
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	659a      	str	r2, [r3, #88]	; 0x58
 800afd0:	e007      	b.n	800afe2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800afda:	f023 0303 	bic.w	r3, r3, #3
 800afde:	687a      	ldr	r2, [r7, #4]
 800afe0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800afe6:	4618      	mov	r0, r3
 800afe8:	3714      	adds	r7, #20
 800afea:	46bd      	mov	sp, r7
 800afec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff0:	4770      	bx	lr
 800aff2:	bf00      	nop
 800aff4:	aaaaaaab 	.word	0xaaaaaaab
 800aff8:	080191d8 	.word	0x080191d8

0800affc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800affc:	b480      	push	{r7}
 800affe:	b085      	sub	sp, #20
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b004:	2300      	movs	r3, #0
 800b006:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b00c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	699b      	ldr	r3, [r3, #24]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d11f      	bne.n	800b056 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800b016:	68bb      	ldr	r3, [r7, #8]
 800b018:	2b03      	cmp	r3, #3
 800b01a:	d855      	bhi.n	800b0c8 <DMA_CheckFifoParam+0xcc>
 800b01c:	a201      	add	r2, pc, #4	; (adr r2, 800b024 <DMA_CheckFifoParam+0x28>)
 800b01e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b022:	bf00      	nop
 800b024:	0800b035 	.word	0x0800b035
 800b028:	0800b047 	.word	0x0800b047
 800b02c:	0800b035 	.word	0x0800b035
 800b030:	0800b0c9 	.word	0x0800b0c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b038:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d045      	beq.n	800b0cc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800b040:	2301      	movs	r3, #1
 800b042:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b044:	e042      	b.n	800b0cc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b04a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800b04e:	d13f      	bne.n	800b0d0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800b050:	2301      	movs	r3, #1
 800b052:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b054:	e03c      	b.n	800b0d0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	699b      	ldr	r3, [r3, #24]
 800b05a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b05e:	d121      	bne.n	800b0a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	2b03      	cmp	r3, #3
 800b064:	d836      	bhi.n	800b0d4 <DMA_CheckFifoParam+0xd8>
 800b066:	a201      	add	r2, pc, #4	; (adr r2, 800b06c <DMA_CheckFifoParam+0x70>)
 800b068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b06c:	0800b07d 	.word	0x0800b07d
 800b070:	0800b083 	.word	0x0800b083
 800b074:	0800b07d 	.word	0x0800b07d
 800b078:	0800b095 	.word	0x0800b095
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800b07c:	2301      	movs	r3, #1
 800b07e:	73fb      	strb	r3, [r7, #15]
      break;
 800b080:	e02f      	b.n	800b0e2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b086:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d024      	beq.n	800b0d8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800b08e:	2301      	movs	r3, #1
 800b090:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b092:	e021      	b.n	800b0d8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b098:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800b09c:	d11e      	bne.n	800b0dc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800b09e:	2301      	movs	r3, #1
 800b0a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800b0a2:	e01b      	b.n	800b0dc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800b0a4:	68bb      	ldr	r3, [r7, #8]
 800b0a6:	2b02      	cmp	r3, #2
 800b0a8:	d902      	bls.n	800b0b0 <DMA_CheckFifoParam+0xb4>
 800b0aa:	2b03      	cmp	r3, #3
 800b0ac:	d003      	beq.n	800b0b6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800b0ae:	e018      	b.n	800b0e2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	73fb      	strb	r3, [r7, #15]
      break;
 800b0b4:	e015      	b.n	800b0e2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d00e      	beq.n	800b0e0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800b0c2:	2301      	movs	r3, #1
 800b0c4:	73fb      	strb	r3, [r7, #15]
      break;
 800b0c6:	e00b      	b.n	800b0e0 <DMA_CheckFifoParam+0xe4>
      break;
 800b0c8:	bf00      	nop
 800b0ca:	e00a      	b.n	800b0e2 <DMA_CheckFifoParam+0xe6>
      break;
 800b0cc:	bf00      	nop
 800b0ce:	e008      	b.n	800b0e2 <DMA_CheckFifoParam+0xe6>
      break;
 800b0d0:	bf00      	nop
 800b0d2:	e006      	b.n	800b0e2 <DMA_CheckFifoParam+0xe6>
      break;
 800b0d4:	bf00      	nop
 800b0d6:	e004      	b.n	800b0e2 <DMA_CheckFifoParam+0xe6>
      break;
 800b0d8:	bf00      	nop
 800b0da:	e002      	b.n	800b0e2 <DMA_CheckFifoParam+0xe6>
      break;   
 800b0dc:	bf00      	nop
 800b0de:	e000      	b.n	800b0e2 <DMA_CheckFifoParam+0xe6>
      break;
 800b0e0:	bf00      	nop
    }
  } 
  
  return status; 
 800b0e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	3714      	adds	r7, #20
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ee:	4770      	bx	lr

0800b0f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b0f0:	b480      	push	{r7}
 800b0f2:	b089      	sub	sp, #36	; 0x24
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
 800b0f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800b0fe:	2300      	movs	r3, #0
 800b100:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800b102:	2300      	movs	r3, #0
 800b104:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b106:	2300      	movs	r3, #0
 800b108:	61fb      	str	r3, [r7, #28]
 800b10a:	e177      	b.n	800b3fc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800b10c:	2201      	movs	r2, #1
 800b10e:	69fb      	ldr	r3, [r7, #28]
 800b110:	fa02 f303 	lsl.w	r3, r2, r3
 800b114:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	697a      	ldr	r2, [r7, #20]
 800b11c:	4013      	ands	r3, r2
 800b11e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800b120:	693a      	ldr	r2, [r7, #16]
 800b122:	697b      	ldr	r3, [r7, #20]
 800b124:	429a      	cmp	r2, r3
 800b126:	f040 8166 	bne.w	800b3f6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	685b      	ldr	r3, [r3, #4]
 800b12e:	2b01      	cmp	r3, #1
 800b130:	d00b      	beq.n	800b14a <HAL_GPIO_Init+0x5a>
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	685b      	ldr	r3, [r3, #4]
 800b136:	2b02      	cmp	r3, #2
 800b138:	d007      	beq.n	800b14a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b13e:	2b11      	cmp	r3, #17
 800b140:	d003      	beq.n	800b14a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b142:	683b      	ldr	r3, [r7, #0]
 800b144:	685b      	ldr	r3, [r3, #4]
 800b146:	2b12      	cmp	r3, #18
 800b148:	d130      	bne.n	800b1ac <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	689b      	ldr	r3, [r3, #8]
 800b14e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800b150:	69fb      	ldr	r3, [r7, #28]
 800b152:	005b      	lsls	r3, r3, #1
 800b154:	2203      	movs	r2, #3
 800b156:	fa02 f303 	lsl.w	r3, r2, r3
 800b15a:	43db      	mvns	r3, r3
 800b15c:	69ba      	ldr	r2, [r7, #24]
 800b15e:	4013      	ands	r3, r2
 800b160:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	68da      	ldr	r2, [r3, #12]
 800b166:	69fb      	ldr	r3, [r7, #28]
 800b168:	005b      	lsls	r3, r3, #1
 800b16a:	fa02 f303 	lsl.w	r3, r2, r3
 800b16e:	69ba      	ldr	r2, [r7, #24]
 800b170:	4313      	orrs	r3, r2
 800b172:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	69ba      	ldr	r2, [r7, #24]
 800b178:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	685b      	ldr	r3, [r3, #4]
 800b17e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b180:	2201      	movs	r2, #1
 800b182:	69fb      	ldr	r3, [r7, #28]
 800b184:	fa02 f303 	lsl.w	r3, r2, r3
 800b188:	43db      	mvns	r3, r3
 800b18a:	69ba      	ldr	r2, [r7, #24]
 800b18c:	4013      	ands	r3, r2
 800b18e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	685b      	ldr	r3, [r3, #4]
 800b194:	091b      	lsrs	r3, r3, #4
 800b196:	f003 0201 	and.w	r2, r3, #1
 800b19a:	69fb      	ldr	r3, [r7, #28]
 800b19c:	fa02 f303 	lsl.w	r3, r2, r3
 800b1a0:	69ba      	ldr	r2, [r7, #24]
 800b1a2:	4313      	orrs	r3, r2
 800b1a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	69ba      	ldr	r2, [r7, #24]
 800b1aa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	68db      	ldr	r3, [r3, #12]
 800b1b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800b1b2:	69fb      	ldr	r3, [r7, #28]
 800b1b4:	005b      	lsls	r3, r3, #1
 800b1b6:	2203      	movs	r2, #3
 800b1b8:	fa02 f303 	lsl.w	r3, r2, r3
 800b1bc:	43db      	mvns	r3, r3
 800b1be:	69ba      	ldr	r2, [r7, #24]
 800b1c0:	4013      	ands	r3, r2
 800b1c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	689a      	ldr	r2, [r3, #8]
 800b1c8:	69fb      	ldr	r3, [r7, #28]
 800b1ca:	005b      	lsls	r3, r3, #1
 800b1cc:	fa02 f303 	lsl.w	r3, r2, r3
 800b1d0:	69ba      	ldr	r2, [r7, #24]
 800b1d2:	4313      	orrs	r3, r2
 800b1d4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	69ba      	ldr	r2, [r7, #24]
 800b1da:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	685b      	ldr	r3, [r3, #4]
 800b1e0:	2b02      	cmp	r3, #2
 800b1e2:	d003      	beq.n	800b1ec <HAL_GPIO_Init+0xfc>
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	2b12      	cmp	r3, #18
 800b1ea:	d123      	bne.n	800b234 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b1ec:	69fb      	ldr	r3, [r7, #28]
 800b1ee:	08da      	lsrs	r2, r3, #3
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	3208      	adds	r2, #8
 800b1f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800b1fa:	69fb      	ldr	r3, [r7, #28]
 800b1fc:	f003 0307 	and.w	r3, r3, #7
 800b200:	009b      	lsls	r3, r3, #2
 800b202:	220f      	movs	r2, #15
 800b204:	fa02 f303 	lsl.w	r3, r2, r3
 800b208:	43db      	mvns	r3, r3
 800b20a:	69ba      	ldr	r2, [r7, #24]
 800b20c:	4013      	ands	r3, r2
 800b20e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	691a      	ldr	r2, [r3, #16]
 800b214:	69fb      	ldr	r3, [r7, #28]
 800b216:	f003 0307 	and.w	r3, r3, #7
 800b21a:	009b      	lsls	r3, r3, #2
 800b21c:	fa02 f303 	lsl.w	r3, r2, r3
 800b220:	69ba      	ldr	r2, [r7, #24]
 800b222:	4313      	orrs	r3, r2
 800b224:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b226:	69fb      	ldr	r3, [r7, #28]
 800b228:	08da      	lsrs	r2, r3, #3
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	3208      	adds	r2, #8
 800b22e:	69b9      	ldr	r1, [r7, #24]
 800b230:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800b23a:	69fb      	ldr	r3, [r7, #28]
 800b23c:	005b      	lsls	r3, r3, #1
 800b23e:	2203      	movs	r2, #3
 800b240:	fa02 f303 	lsl.w	r3, r2, r3
 800b244:	43db      	mvns	r3, r3
 800b246:	69ba      	ldr	r2, [r7, #24]
 800b248:	4013      	ands	r3, r2
 800b24a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	685b      	ldr	r3, [r3, #4]
 800b250:	f003 0203 	and.w	r2, r3, #3
 800b254:	69fb      	ldr	r3, [r7, #28]
 800b256:	005b      	lsls	r3, r3, #1
 800b258:	fa02 f303 	lsl.w	r3, r2, r3
 800b25c:	69ba      	ldr	r2, [r7, #24]
 800b25e:	4313      	orrs	r3, r2
 800b260:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	69ba      	ldr	r2, [r7, #24]
 800b266:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	685b      	ldr	r3, [r3, #4]
 800b26c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b270:	2b00      	cmp	r3, #0
 800b272:	f000 80c0 	beq.w	800b3f6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b276:	2300      	movs	r3, #0
 800b278:	60fb      	str	r3, [r7, #12]
 800b27a:	4b65      	ldr	r3, [pc, #404]	; (800b410 <HAL_GPIO_Init+0x320>)
 800b27c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b27e:	4a64      	ldr	r2, [pc, #400]	; (800b410 <HAL_GPIO_Init+0x320>)
 800b280:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b284:	6453      	str	r3, [r2, #68]	; 0x44
 800b286:	4b62      	ldr	r3, [pc, #392]	; (800b410 <HAL_GPIO_Init+0x320>)
 800b288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b28a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b28e:	60fb      	str	r3, [r7, #12]
 800b290:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b292:	4a60      	ldr	r2, [pc, #384]	; (800b414 <HAL_GPIO_Init+0x324>)
 800b294:	69fb      	ldr	r3, [r7, #28]
 800b296:	089b      	lsrs	r3, r3, #2
 800b298:	3302      	adds	r3, #2
 800b29a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b29e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800b2a0:	69fb      	ldr	r3, [r7, #28]
 800b2a2:	f003 0303 	and.w	r3, r3, #3
 800b2a6:	009b      	lsls	r3, r3, #2
 800b2a8:	220f      	movs	r2, #15
 800b2aa:	fa02 f303 	lsl.w	r3, r2, r3
 800b2ae:	43db      	mvns	r3, r3
 800b2b0:	69ba      	ldr	r2, [r7, #24]
 800b2b2:	4013      	ands	r3, r2
 800b2b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	4a57      	ldr	r2, [pc, #348]	; (800b418 <HAL_GPIO_Init+0x328>)
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	d037      	beq.n	800b32e <HAL_GPIO_Init+0x23e>
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	4a56      	ldr	r2, [pc, #344]	; (800b41c <HAL_GPIO_Init+0x32c>)
 800b2c2:	4293      	cmp	r3, r2
 800b2c4:	d031      	beq.n	800b32a <HAL_GPIO_Init+0x23a>
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	4a55      	ldr	r2, [pc, #340]	; (800b420 <HAL_GPIO_Init+0x330>)
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	d02b      	beq.n	800b326 <HAL_GPIO_Init+0x236>
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	4a54      	ldr	r2, [pc, #336]	; (800b424 <HAL_GPIO_Init+0x334>)
 800b2d2:	4293      	cmp	r3, r2
 800b2d4:	d025      	beq.n	800b322 <HAL_GPIO_Init+0x232>
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	4a53      	ldr	r2, [pc, #332]	; (800b428 <HAL_GPIO_Init+0x338>)
 800b2da:	4293      	cmp	r3, r2
 800b2dc:	d01f      	beq.n	800b31e <HAL_GPIO_Init+0x22e>
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	4a52      	ldr	r2, [pc, #328]	; (800b42c <HAL_GPIO_Init+0x33c>)
 800b2e2:	4293      	cmp	r3, r2
 800b2e4:	d019      	beq.n	800b31a <HAL_GPIO_Init+0x22a>
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	4a51      	ldr	r2, [pc, #324]	; (800b430 <HAL_GPIO_Init+0x340>)
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	d013      	beq.n	800b316 <HAL_GPIO_Init+0x226>
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	4a50      	ldr	r2, [pc, #320]	; (800b434 <HAL_GPIO_Init+0x344>)
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	d00d      	beq.n	800b312 <HAL_GPIO_Init+0x222>
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	4a4f      	ldr	r2, [pc, #316]	; (800b438 <HAL_GPIO_Init+0x348>)
 800b2fa:	4293      	cmp	r3, r2
 800b2fc:	d007      	beq.n	800b30e <HAL_GPIO_Init+0x21e>
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	4a4e      	ldr	r2, [pc, #312]	; (800b43c <HAL_GPIO_Init+0x34c>)
 800b302:	4293      	cmp	r3, r2
 800b304:	d101      	bne.n	800b30a <HAL_GPIO_Init+0x21a>
 800b306:	2309      	movs	r3, #9
 800b308:	e012      	b.n	800b330 <HAL_GPIO_Init+0x240>
 800b30a:	230a      	movs	r3, #10
 800b30c:	e010      	b.n	800b330 <HAL_GPIO_Init+0x240>
 800b30e:	2308      	movs	r3, #8
 800b310:	e00e      	b.n	800b330 <HAL_GPIO_Init+0x240>
 800b312:	2307      	movs	r3, #7
 800b314:	e00c      	b.n	800b330 <HAL_GPIO_Init+0x240>
 800b316:	2306      	movs	r3, #6
 800b318:	e00a      	b.n	800b330 <HAL_GPIO_Init+0x240>
 800b31a:	2305      	movs	r3, #5
 800b31c:	e008      	b.n	800b330 <HAL_GPIO_Init+0x240>
 800b31e:	2304      	movs	r3, #4
 800b320:	e006      	b.n	800b330 <HAL_GPIO_Init+0x240>
 800b322:	2303      	movs	r3, #3
 800b324:	e004      	b.n	800b330 <HAL_GPIO_Init+0x240>
 800b326:	2302      	movs	r3, #2
 800b328:	e002      	b.n	800b330 <HAL_GPIO_Init+0x240>
 800b32a:	2301      	movs	r3, #1
 800b32c:	e000      	b.n	800b330 <HAL_GPIO_Init+0x240>
 800b32e:	2300      	movs	r3, #0
 800b330:	69fa      	ldr	r2, [r7, #28]
 800b332:	f002 0203 	and.w	r2, r2, #3
 800b336:	0092      	lsls	r2, r2, #2
 800b338:	4093      	lsls	r3, r2
 800b33a:	69ba      	ldr	r2, [r7, #24]
 800b33c:	4313      	orrs	r3, r2
 800b33e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b340:	4934      	ldr	r1, [pc, #208]	; (800b414 <HAL_GPIO_Init+0x324>)
 800b342:	69fb      	ldr	r3, [r7, #28]
 800b344:	089b      	lsrs	r3, r3, #2
 800b346:	3302      	adds	r3, #2
 800b348:	69ba      	ldr	r2, [r7, #24]
 800b34a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800b34e:	4b3c      	ldr	r3, [pc, #240]	; (800b440 <HAL_GPIO_Init+0x350>)
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b354:	693b      	ldr	r3, [r7, #16]
 800b356:	43db      	mvns	r3, r3
 800b358:	69ba      	ldr	r2, [r7, #24]
 800b35a:	4013      	ands	r3, r2
 800b35c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	685b      	ldr	r3, [r3, #4]
 800b362:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b366:	2b00      	cmp	r3, #0
 800b368:	d003      	beq.n	800b372 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800b36a:	69ba      	ldr	r2, [r7, #24]
 800b36c:	693b      	ldr	r3, [r7, #16]
 800b36e:	4313      	orrs	r3, r2
 800b370:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800b372:	4a33      	ldr	r2, [pc, #204]	; (800b440 <HAL_GPIO_Init+0x350>)
 800b374:	69bb      	ldr	r3, [r7, #24]
 800b376:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800b378:	4b31      	ldr	r3, [pc, #196]	; (800b440 <HAL_GPIO_Init+0x350>)
 800b37a:	685b      	ldr	r3, [r3, #4]
 800b37c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b37e:	693b      	ldr	r3, [r7, #16]
 800b380:	43db      	mvns	r3, r3
 800b382:	69ba      	ldr	r2, [r7, #24]
 800b384:	4013      	ands	r3, r2
 800b386:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b388:	683b      	ldr	r3, [r7, #0]
 800b38a:	685b      	ldr	r3, [r3, #4]
 800b38c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b390:	2b00      	cmp	r3, #0
 800b392:	d003      	beq.n	800b39c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800b394:	69ba      	ldr	r2, [r7, #24]
 800b396:	693b      	ldr	r3, [r7, #16]
 800b398:	4313      	orrs	r3, r2
 800b39a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800b39c:	4a28      	ldr	r2, [pc, #160]	; (800b440 <HAL_GPIO_Init+0x350>)
 800b39e:	69bb      	ldr	r3, [r7, #24]
 800b3a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800b3a2:	4b27      	ldr	r3, [pc, #156]	; (800b440 <HAL_GPIO_Init+0x350>)
 800b3a4:	689b      	ldr	r3, [r3, #8]
 800b3a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	43db      	mvns	r3, r3
 800b3ac:	69ba      	ldr	r2, [r7, #24]
 800b3ae:	4013      	ands	r3, r2
 800b3b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	685b      	ldr	r3, [r3, #4]
 800b3b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d003      	beq.n	800b3c6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800b3be:	69ba      	ldr	r2, [r7, #24]
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	4313      	orrs	r3, r2
 800b3c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800b3c6:	4a1e      	ldr	r2, [pc, #120]	; (800b440 <HAL_GPIO_Init+0x350>)
 800b3c8:	69bb      	ldr	r3, [r7, #24]
 800b3ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800b3cc:	4b1c      	ldr	r3, [pc, #112]	; (800b440 <HAL_GPIO_Init+0x350>)
 800b3ce:	68db      	ldr	r3, [r3, #12]
 800b3d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b3d2:	693b      	ldr	r3, [r7, #16]
 800b3d4:	43db      	mvns	r3, r3
 800b3d6:	69ba      	ldr	r2, [r7, #24]
 800b3d8:	4013      	ands	r3, r2
 800b3da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	685b      	ldr	r3, [r3, #4]
 800b3e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d003      	beq.n	800b3f0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800b3e8:	69ba      	ldr	r2, [r7, #24]
 800b3ea:	693b      	ldr	r3, [r7, #16]
 800b3ec:	4313      	orrs	r3, r2
 800b3ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800b3f0:	4a13      	ldr	r2, [pc, #76]	; (800b440 <HAL_GPIO_Init+0x350>)
 800b3f2:	69bb      	ldr	r3, [r7, #24]
 800b3f4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b3f6:	69fb      	ldr	r3, [r7, #28]
 800b3f8:	3301      	adds	r3, #1
 800b3fa:	61fb      	str	r3, [r7, #28]
 800b3fc:	69fb      	ldr	r3, [r7, #28]
 800b3fe:	2b0f      	cmp	r3, #15
 800b400:	f67f ae84 	bls.w	800b10c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800b404:	bf00      	nop
 800b406:	3724      	adds	r7, #36	; 0x24
 800b408:	46bd      	mov	sp, r7
 800b40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40e:	4770      	bx	lr
 800b410:	40023800 	.word	0x40023800
 800b414:	40013800 	.word	0x40013800
 800b418:	40020000 	.word	0x40020000
 800b41c:	40020400 	.word	0x40020400
 800b420:	40020800 	.word	0x40020800
 800b424:	40020c00 	.word	0x40020c00
 800b428:	40021000 	.word	0x40021000
 800b42c:	40021400 	.word	0x40021400
 800b430:	40021800 	.word	0x40021800
 800b434:	40021c00 	.word	0x40021c00
 800b438:	40022000 	.word	0x40022000
 800b43c:	40022400 	.word	0x40022400
 800b440:	40013c00 	.word	0x40013c00

0800b444 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b444:	b480      	push	{r7}
 800b446:	b085      	sub	sp, #20
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
 800b44c:	460b      	mov	r3, r1
 800b44e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	691a      	ldr	r2, [r3, #16]
 800b454:	887b      	ldrh	r3, [r7, #2]
 800b456:	4013      	ands	r3, r2
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d002      	beq.n	800b462 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b45c:	2301      	movs	r3, #1
 800b45e:	73fb      	strb	r3, [r7, #15]
 800b460:	e001      	b.n	800b466 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b462:	2300      	movs	r3, #0
 800b464:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b466:	7bfb      	ldrb	r3, [r7, #15]
}
 800b468:	4618      	mov	r0, r3
 800b46a:	3714      	adds	r7, #20
 800b46c:	46bd      	mov	sp, r7
 800b46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b472:	4770      	bx	lr

0800b474 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b474:	b480      	push	{r7}
 800b476:	b083      	sub	sp, #12
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
 800b47c:	460b      	mov	r3, r1
 800b47e:	807b      	strh	r3, [r7, #2]
 800b480:	4613      	mov	r3, r2
 800b482:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b484:	787b      	ldrb	r3, [r7, #1]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d003      	beq.n	800b492 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b48a:	887a      	ldrh	r2, [r7, #2]
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800b490:	e003      	b.n	800b49a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800b492:	887b      	ldrh	r3, [r7, #2]
 800b494:	041a      	lsls	r2, r3, #16
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	619a      	str	r2, [r3, #24]
}
 800b49a:	bf00      	nop
 800b49c:	370c      	adds	r7, #12
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a4:	4770      	bx	lr
	...

0800b4a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b082      	sub	sp, #8
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800b4b2:	4b08      	ldr	r3, [pc, #32]	; (800b4d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b4b4:	695a      	ldr	r2, [r3, #20]
 800b4b6:	88fb      	ldrh	r3, [r7, #6]
 800b4b8:	4013      	ands	r3, r2
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d006      	beq.n	800b4cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b4be:	4a05      	ldr	r2, [pc, #20]	; (800b4d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b4c0:	88fb      	ldrh	r3, [r7, #6]
 800b4c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b4c4:	88fb      	ldrh	r3, [r7, #6]
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f7fa fcfd 	bl	8005ec6 <HAL_GPIO_EXTI_Callback>
  }
}
 800b4cc:	bf00      	nop
 800b4ce:	3708      	adds	r7, #8
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	bd80      	pop	{r7, pc}
 800b4d4:	40013c00 	.word	0x40013c00

0800b4d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b4d8:	b580      	push	{r7, lr}
 800b4da:	b084      	sub	sp, #16
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d101      	bne.n	800b4ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	e11f      	b.n	800b72a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b4f0:	b2db      	uxtb	r3, r3
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d106      	bne.n	800b504 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800b4fe:	6878      	ldr	r0, [r7, #4]
 800b500:	f7fb fd5c 	bl	8006fbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	2224      	movs	r2, #36	; 0x24
 800b508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	681a      	ldr	r2, [r3, #0]
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	f022 0201 	bic.w	r2, r2, #1
 800b51a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	681a      	ldr	r2, [r3, #0]
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b52a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	681a      	ldr	r2, [r3, #0]
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b53a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800b53c:	f001 f96e 	bl	800c81c <HAL_RCC_GetPCLK1Freq>
 800b540:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	685b      	ldr	r3, [r3, #4]
 800b546:	4a7b      	ldr	r2, [pc, #492]	; (800b734 <HAL_I2C_Init+0x25c>)
 800b548:	4293      	cmp	r3, r2
 800b54a:	d807      	bhi.n	800b55c <HAL_I2C_Init+0x84>
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	4a7a      	ldr	r2, [pc, #488]	; (800b738 <HAL_I2C_Init+0x260>)
 800b550:	4293      	cmp	r3, r2
 800b552:	bf94      	ite	ls
 800b554:	2301      	movls	r3, #1
 800b556:	2300      	movhi	r3, #0
 800b558:	b2db      	uxtb	r3, r3
 800b55a:	e006      	b.n	800b56a <HAL_I2C_Init+0x92>
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	4a77      	ldr	r2, [pc, #476]	; (800b73c <HAL_I2C_Init+0x264>)
 800b560:	4293      	cmp	r3, r2
 800b562:	bf94      	ite	ls
 800b564:	2301      	movls	r3, #1
 800b566:	2300      	movhi	r3, #0
 800b568:	b2db      	uxtb	r3, r3
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d001      	beq.n	800b572 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800b56e:	2301      	movs	r3, #1
 800b570:	e0db      	b.n	800b72a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	4a72      	ldr	r2, [pc, #456]	; (800b740 <HAL_I2C_Init+0x268>)
 800b576:	fba2 2303 	umull	r2, r3, r2, r3
 800b57a:	0c9b      	lsrs	r3, r3, #18
 800b57c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	685b      	ldr	r3, [r3, #4]
 800b584:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	68ba      	ldr	r2, [r7, #8]
 800b58e:	430a      	orrs	r2, r1
 800b590:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	6a1b      	ldr	r3, [r3, #32]
 800b598:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	685b      	ldr	r3, [r3, #4]
 800b5a0:	4a64      	ldr	r2, [pc, #400]	; (800b734 <HAL_I2C_Init+0x25c>)
 800b5a2:	4293      	cmp	r3, r2
 800b5a4:	d802      	bhi.n	800b5ac <HAL_I2C_Init+0xd4>
 800b5a6:	68bb      	ldr	r3, [r7, #8]
 800b5a8:	3301      	adds	r3, #1
 800b5aa:	e009      	b.n	800b5c0 <HAL_I2C_Init+0xe8>
 800b5ac:	68bb      	ldr	r3, [r7, #8]
 800b5ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800b5b2:	fb02 f303 	mul.w	r3, r2, r3
 800b5b6:	4a63      	ldr	r2, [pc, #396]	; (800b744 <HAL_I2C_Init+0x26c>)
 800b5b8:	fba2 2303 	umull	r2, r3, r2, r3
 800b5bc:	099b      	lsrs	r3, r3, #6
 800b5be:	3301      	adds	r3, #1
 800b5c0:	687a      	ldr	r2, [r7, #4]
 800b5c2:	6812      	ldr	r2, [r2, #0]
 800b5c4:	430b      	orrs	r3, r1
 800b5c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	69db      	ldr	r3, [r3, #28]
 800b5ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800b5d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	685b      	ldr	r3, [r3, #4]
 800b5da:	4956      	ldr	r1, [pc, #344]	; (800b734 <HAL_I2C_Init+0x25c>)
 800b5dc:	428b      	cmp	r3, r1
 800b5de:	d80d      	bhi.n	800b5fc <HAL_I2C_Init+0x124>
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	1e59      	subs	r1, r3, #1
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	685b      	ldr	r3, [r3, #4]
 800b5e8:	005b      	lsls	r3, r3, #1
 800b5ea:	fbb1 f3f3 	udiv	r3, r1, r3
 800b5ee:	3301      	adds	r3, #1
 800b5f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b5f4:	2b04      	cmp	r3, #4
 800b5f6:	bf38      	it	cc
 800b5f8:	2304      	movcc	r3, #4
 800b5fa:	e04f      	b.n	800b69c <HAL_I2C_Init+0x1c4>
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	689b      	ldr	r3, [r3, #8]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d111      	bne.n	800b628 <HAL_I2C_Init+0x150>
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	1e58      	subs	r0, r3, #1
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	6859      	ldr	r1, [r3, #4]
 800b60c:	460b      	mov	r3, r1
 800b60e:	005b      	lsls	r3, r3, #1
 800b610:	440b      	add	r3, r1
 800b612:	fbb0 f3f3 	udiv	r3, r0, r3
 800b616:	3301      	adds	r3, #1
 800b618:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	bf0c      	ite	eq
 800b620:	2301      	moveq	r3, #1
 800b622:	2300      	movne	r3, #0
 800b624:	b2db      	uxtb	r3, r3
 800b626:	e012      	b.n	800b64e <HAL_I2C_Init+0x176>
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	1e58      	subs	r0, r3, #1
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	6859      	ldr	r1, [r3, #4]
 800b630:	460b      	mov	r3, r1
 800b632:	009b      	lsls	r3, r3, #2
 800b634:	440b      	add	r3, r1
 800b636:	0099      	lsls	r1, r3, #2
 800b638:	440b      	add	r3, r1
 800b63a:	fbb0 f3f3 	udiv	r3, r0, r3
 800b63e:	3301      	adds	r3, #1
 800b640:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b644:	2b00      	cmp	r3, #0
 800b646:	bf0c      	ite	eq
 800b648:	2301      	moveq	r3, #1
 800b64a:	2300      	movne	r3, #0
 800b64c:	b2db      	uxtb	r3, r3
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d001      	beq.n	800b656 <HAL_I2C_Init+0x17e>
 800b652:	2301      	movs	r3, #1
 800b654:	e022      	b.n	800b69c <HAL_I2C_Init+0x1c4>
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	689b      	ldr	r3, [r3, #8]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d10e      	bne.n	800b67c <HAL_I2C_Init+0x1a4>
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	1e58      	subs	r0, r3, #1
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	6859      	ldr	r1, [r3, #4]
 800b666:	460b      	mov	r3, r1
 800b668:	005b      	lsls	r3, r3, #1
 800b66a:	440b      	add	r3, r1
 800b66c:	fbb0 f3f3 	udiv	r3, r0, r3
 800b670:	3301      	adds	r3, #1
 800b672:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b676:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b67a:	e00f      	b.n	800b69c <HAL_I2C_Init+0x1c4>
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	1e58      	subs	r0, r3, #1
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	6859      	ldr	r1, [r3, #4]
 800b684:	460b      	mov	r3, r1
 800b686:	009b      	lsls	r3, r3, #2
 800b688:	440b      	add	r3, r1
 800b68a:	0099      	lsls	r1, r3, #2
 800b68c:	440b      	add	r3, r1
 800b68e:	fbb0 f3f3 	udiv	r3, r0, r3
 800b692:	3301      	adds	r3, #1
 800b694:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b698:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b69c:	6879      	ldr	r1, [r7, #4]
 800b69e:	6809      	ldr	r1, [r1, #0]
 800b6a0:	4313      	orrs	r3, r2
 800b6a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	69da      	ldr	r2, [r3, #28]
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6a1b      	ldr	r3, [r3, #32]
 800b6b6:	431a      	orrs	r2, r3
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	430a      	orrs	r2, r1
 800b6be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	689b      	ldr	r3, [r3, #8]
 800b6c6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800b6ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800b6ce:	687a      	ldr	r2, [r7, #4]
 800b6d0:	6911      	ldr	r1, [r2, #16]
 800b6d2:	687a      	ldr	r2, [r7, #4]
 800b6d4:	68d2      	ldr	r2, [r2, #12]
 800b6d6:	4311      	orrs	r1, r2
 800b6d8:	687a      	ldr	r2, [r7, #4]
 800b6da:	6812      	ldr	r2, [r2, #0]
 800b6dc:	430b      	orrs	r3, r1
 800b6de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	68db      	ldr	r3, [r3, #12]
 800b6e6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	695a      	ldr	r2, [r3, #20]
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	699b      	ldr	r3, [r3, #24]
 800b6f2:	431a      	orrs	r2, r3
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	430a      	orrs	r2, r1
 800b6fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	681a      	ldr	r2, [r3, #0]
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f042 0201 	orr.w	r2, r2, #1
 800b70a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2200      	movs	r2, #0
 800b710:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	2220      	movs	r2, #32
 800b716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	2200      	movs	r2, #0
 800b71e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2200      	movs	r2, #0
 800b724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b728:	2300      	movs	r3, #0
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3710      	adds	r7, #16
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}
 800b732:	bf00      	nop
 800b734:	000186a0 	.word	0x000186a0
 800b738:	001e847f 	.word	0x001e847f
 800b73c:	003d08ff 	.word	0x003d08ff
 800b740:	431bde83 	.word	0x431bde83
 800b744:	10624dd3 	.word	0x10624dd3

0800b748 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b088      	sub	sp, #32
 800b74c:	af02      	add	r7, sp, #8
 800b74e:	60f8      	str	r0, [r7, #12]
 800b750:	607a      	str	r2, [r7, #4]
 800b752:	461a      	mov	r2, r3
 800b754:	460b      	mov	r3, r1
 800b756:	817b      	strh	r3, [r7, #10]
 800b758:	4613      	mov	r3, r2
 800b75a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b75c:	f7fe fbe8 	bl	8009f30 <HAL_GetTick>
 800b760:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b768:	b2db      	uxtb	r3, r3
 800b76a:	2b20      	cmp	r3, #32
 800b76c:	f040 80e0 	bne.w	800b930 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b770:	697b      	ldr	r3, [r7, #20]
 800b772:	9300      	str	r3, [sp, #0]
 800b774:	2319      	movs	r3, #25
 800b776:	2201      	movs	r2, #1
 800b778:	4970      	ldr	r1, [pc, #448]	; (800b93c <HAL_I2C_Master_Transmit+0x1f4>)
 800b77a:	68f8      	ldr	r0, [r7, #12]
 800b77c:	f000 fc58 	bl	800c030 <I2C_WaitOnFlagUntilTimeout>
 800b780:	4603      	mov	r3, r0
 800b782:	2b00      	cmp	r3, #0
 800b784:	d001      	beq.n	800b78a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800b786:	2302      	movs	r3, #2
 800b788:	e0d3      	b.n	800b932 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b790:	2b01      	cmp	r3, #1
 800b792:	d101      	bne.n	800b798 <HAL_I2C_Master_Transmit+0x50>
 800b794:	2302      	movs	r3, #2
 800b796:	e0cc      	b.n	800b932 <HAL_I2C_Master_Transmit+0x1ea>
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	2201      	movs	r2, #1
 800b79c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	f003 0301 	and.w	r3, r3, #1
 800b7aa:	2b01      	cmp	r3, #1
 800b7ac:	d007      	beq.n	800b7be <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	681a      	ldr	r2, [r3, #0]
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	f042 0201 	orr.w	r2, r2, #1
 800b7bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	681a      	ldr	r2, [r3, #0]
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b7cc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	2221      	movs	r2, #33	; 0x21
 800b7d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	2210      	movs	r2, #16
 800b7da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	687a      	ldr	r2, [r7, #4]
 800b7e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	893a      	ldrh	r2, [r7, #8]
 800b7ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b7f4:	b29a      	uxth	r2, r3
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	4a50      	ldr	r2, [pc, #320]	; (800b940 <HAL_I2C_Master_Transmit+0x1f8>)
 800b7fe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b800:	8979      	ldrh	r1, [r7, #10]
 800b802:	697b      	ldr	r3, [r7, #20]
 800b804:	6a3a      	ldr	r2, [r7, #32]
 800b806:	68f8      	ldr	r0, [r7, #12]
 800b808:	f000 fac2 	bl	800bd90 <I2C_MasterRequestWrite>
 800b80c:	4603      	mov	r3, r0
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d001      	beq.n	800b816 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800b812:	2301      	movs	r3, #1
 800b814:	e08d      	b.n	800b932 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b816:	2300      	movs	r3, #0
 800b818:	613b      	str	r3, [r7, #16]
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	695b      	ldr	r3, [r3, #20]
 800b820:	613b      	str	r3, [r7, #16]
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	699b      	ldr	r3, [r3, #24]
 800b828:	613b      	str	r3, [r7, #16]
 800b82a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800b82c:	e066      	b.n	800b8fc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b82e:	697a      	ldr	r2, [r7, #20]
 800b830:	6a39      	ldr	r1, [r7, #32]
 800b832:	68f8      	ldr	r0, [r7, #12]
 800b834:	f000 fcd2 	bl	800c1dc <I2C_WaitOnTXEFlagUntilTimeout>
 800b838:	4603      	mov	r3, r0
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d00d      	beq.n	800b85a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b842:	2b04      	cmp	r3, #4
 800b844:	d107      	bne.n	800b856 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	681a      	ldr	r2, [r3, #0]
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b854:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b856:	2301      	movs	r3, #1
 800b858:	e06b      	b.n	800b932 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b85e:	781a      	ldrb	r2, [r3, #0]
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b86a:	1c5a      	adds	r2, r3, #1
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b874:	b29b      	uxth	r3, r3
 800b876:	3b01      	subs	r3, #1
 800b878:	b29a      	uxth	r2, r3
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b882:	3b01      	subs	r3, #1
 800b884:	b29a      	uxth	r2, r3
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	695b      	ldr	r3, [r3, #20]
 800b890:	f003 0304 	and.w	r3, r3, #4
 800b894:	2b04      	cmp	r3, #4
 800b896:	d11b      	bne.n	800b8d0 <HAL_I2C_Master_Transmit+0x188>
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d017      	beq.n	800b8d0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8a4:	781a      	ldrb	r2, [r3, #0]
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8b0:	1c5a      	adds	r2, r3, #1
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b8ba:	b29b      	uxth	r3, r3
 800b8bc:	3b01      	subs	r3, #1
 800b8be:	b29a      	uxth	r2, r3
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b8c8:	3b01      	subs	r3, #1
 800b8ca:	b29a      	uxth	r2, r3
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b8d0:	697a      	ldr	r2, [r7, #20]
 800b8d2:	6a39      	ldr	r1, [r7, #32]
 800b8d4:	68f8      	ldr	r0, [r7, #12]
 800b8d6:	f000 fcc2 	bl	800c25e <I2C_WaitOnBTFFlagUntilTimeout>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d00d      	beq.n	800b8fc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8e4:	2b04      	cmp	r3, #4
 800b8e6:	d107      	bne.n	800b8f8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	681a      	ldr	r2, [r3, #0]
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b8f6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	e01a      	b.n	800b932 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b900:	2b00      	cmp	r3, #0
 800b902:	d194      	bne.n	800b82e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	681a      	ldr	r2, [r3, #0]
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b912:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	2220      	movs	r2, #32
 800b918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	2200      	movs	r2, #0
 800b920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	2200      	movs	r2, #0
 800b928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b92c:	2300      	movs	r3, #0
 800b92e:	e000      	b.n	800b932 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800b930:	2302      	movs	r3, #2
  }
}
 800b932:	4618      	mov	r0, r3
 800b934:	3718      	adds	r7, #24
 800b936:	46bd      	mov	sp, r7
 800b938:	bd80      	pop	{r7, pc}
 800b93a:	bf00      	nop
 800b93c:	00100002 	.word	0x00100002
 800b940:	ffff0000 	.word	0xffff0000

0800b944 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b08c      	sub	sp, #48	; 0x30
 800b948:	af02      	add	r7, sp, #8
 800b94a:	60f8      	str	r0, [r7, #12]
 800b94c:	607a      	str	r2, [r7, #4]
 800b94e:	461a      	mov	r2, r3
 800b950:	460b      	mov	r3, r1
 800b952:	817b      	strh	r3, [r7, #10]
 800b954:	4613      	mov	r3, r2
 800b956:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b958:	f7fe faea 	bl	8009f30 <HAL_GetTick>
 800b95c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b964:	b2db      	uxtb	r3, r3
 800b966:	2b20      	cmp	r3, #32
 800b968:	f040 820b 	bne.w	800bd82 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b96c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b96e:	9300      	str	r3, [sp, #0]
 800b970:	2319      	movs	r3, #25
 800b972:	2201      	movs	r2, #1
 800b974:	497c      	ldr	r1, [pc, #496]	; (800bb68 <HAL_I2C_Master_Receive+0x224>)
 800b976:	68f8      	ldr	r0, [r7, #12]
 800b978:	f000 fb5a 	bl	800c030 <I2C_WaitOnFlagUntilTimeout>
 800b97c:	4603      	mov	r3, r0
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d001      	beq.n	800b986 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800b982:	2302      	movs	r3, #2
 800b984:	e1fe      	b.n	800bd84 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b98c:	2b01      	cmp	r3, #1
 800b98e:	d101      	bne.n	800b994 <HAL_I2C_Master_Receive+0x50>
 800b990:	2302      	movs	r3, #2
 800b992:	e1f7      	b.n	800bd84 <HAL_I2C_Master_Receive+0x440>
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	2201      	movs	r2, #1
 800b998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	f003 0301 	and.w	r3, r3, #1
 800b9a6:	2b01      	cmp	r3, #1
 800b9a8:	d007      	beq.n	800b9ba <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	681a      	ldr	r2, [r3, #0]
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f042 0201 	orr.w	r2, r2, #1
 800b9b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	681a      	ldr	r2, [r3, #0]
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b9c8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	2222      	movs	r2, #34	; 0x22
 800b9ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	2210      	movs	r2, #16
 800b9d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	2200      	movs	r2, #0
 800b9de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	687a      	ldr	r2, [r7, #4]
 800b9e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	893a      	ldrh	r2, [r7, #8]
 800b9ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b9f0:	b29a      	uxth	r2, r3
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	4a5c      	ldr	r2, [pc, #368]	; (800bb6c <HAL_I2C_Master_Receive+0x228>)
 800b9fa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b9fc:	8979      	ldrh	r1, [r7, #10]
 800b9fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba02:	68f8      	ldr	r0, [r7, #12]
 800ba04:	f000 fa46 	bl	800be94 <I2C_MasterRequestRead>
 800ba08:	4603      	mov	r3, r0
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d001      	beq.n	800ba12 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800ba0e:	2301      	movs	r3, #1
 800ba10:	e1b8      	b.n	800bd84 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d113      	bne.n	800ba42 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	623b      	str	r3, [r7, #32]
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	695b      	ldr	r3, [r3, #20]
 800ba24:	623b      	str	r3, [r7, #32]
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	699b      	ldr	r3, [r3, #24]
 800ba2c:	623b      	str	r3, [r7, #32]
 800ba2e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	681a      	ldr	r2, [r3, #0]
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ba3e:	601a      	str	r2, [r3, #0]
 800ba40:	e18c      	b.n	800bd5c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba46:	2b01      	cmp	r3, #1
 800ba48:	d11b      	bne.n	800ba82 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	681a      	ldr	r2, [r3, #0]
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ba58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	61fb      	str	r3, [r7, #28]
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	695b      	ldr	r3, [r3, #20]
 800ba64:	61fb      	str	r3, [r7, #28]
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	699b      	ldr	r3, [r3, #24]
 800ba6c:	61fb      	str	r3, [r7, #28]
 800ba6e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	681a      	ldr	r2, [r3, #0]
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ba7e:	601a      	str	r2, [r3, #0]
 800ba80:	e16c      	b.n	800bd5c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba86:	2b02      	cmp	r3, #2
 800ba88:	d11b      	bne.n	800bac2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	681a      	ldr	r2, [r3, #0]
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ba98:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	681a      	ldr	r2, [r3, #0]
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800baa8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800baaa:	2300      	movs	r3, #0
 800baac:	61bb      	str	r3, [r7, #24]
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	695b      	ldr	r3, [r3, #20]
 800bab4:	61bb      	str	r3, [r7, #24]
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	699b      	ldr	r3, [r3, #24]
 800babc:	61bb      	str	r3, [r7, #24]
 800babe:	69bb      	ldr	r3, [r7, #24]
 800bac0:	e14c      	b.n	800bd5c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	681a      	ldr	r2, [r3, #0]
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800bad0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bad2:	2300      	movs	r3, #0
 800bad4:	617b      	str	r3, [r7, #20]
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	695b      	ldr	r3, [r3, #20]
 800badc:	617b      	str	r3, [r7, #20]
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	699b      	ldr	r3, [r3, #24]
 800bae4:	617b      	str	r3, [r7, #20]
 800bae6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800bae8:	e138      	b.n	800bd5c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800baee:	2b03      	cmp	r3, #3
 800baf0:	f200 80f1 	bhi.w	800bcd6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800baf8:	2b01      	cmp	r3, #1
 800bafa:	d123      	bne.n	800bb44 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bafc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bafe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bb00:	68f8      	ldr	r0, [r7, #12]
 800bb02:	f000 fbed 	bl	800c2e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800bb06:	4603      	mov	r3, r0
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d001      	beq.n	800bb10 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800bb0c:	2301      	movs	r3, #1
 800bb0e:	e139      	b.n	800bd84 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	691a      	ldr	r2, [r3, #16]
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb1a:	b2d2      	uxtb	r2, r2
 800bb1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb22:	1c5a      	adds	r2, r3, #1
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb2c:	3b01      	subs	r3, #1
 800bb2e:	b29a      	uxth	r2, r3
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb38:	b29b      	uxth	r3, r3
 800bb3a:	3b01      	subs	r3, #1
 800bb3c:	b29a      	uxth	r2, r3
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	855a      	strh	r2, [r3, #42]	; 0x2a
 800bb42:	e10b      	b.n	800bd5c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb48:	2b02      	cmp	r3, #2
 800bb4a:	d14e      	bne.n	800bbea <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800bb4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb4e:	9300      	str	r3, [sp, #0]
 800bb50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb52:	2200      	movs	r2, #0
 800bb54:	4906      	ldr	r1, [pc, #24]	; (800bb70 <HAL_I2C_Master_Receive+0x22c>)
 800bb56:	68f8      	ldr	r0, [r7, #12]
 800bb58:	f000 fa6a 	bl	800c030 <I2C_WaitOnFlagUntilTimeout>
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d008      	beq.n	800bb74 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800bb62:	2301      	movs	r3, #1
 800bb64:	e10e      	b.n	800bd84 <HAL_I2C_Master_Receive+0x440>
 800bb66:	bf00      	nop
 800bb68:	00100002 	.word	0x00100002
 800bb6c:	ffff0000 	.word	0xffff0000
 800bb70:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	681a      	ldr	r2, [r3, #0]
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bb82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	691a      	ldr	r2, [r3, #16]
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb8e:	b2d2      	uxtb	r2, r2
 800bb90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb96:	1c5a      	adds	r2, r3, #1
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bba0:	3b01      	subs	r3, #1
 800bba2:	b29a      	uxth	r2, r3
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bbac:	b29b      	uxth	r3, r3
 800bbae:	3b01      	subs	r3, #1
 800bbb0:	b29a      	uxth	r2, r3
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	691a      	ldr	r2, [r3, #16]
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbc0:	b2d2      	uxtb	r2, r2
 800bbc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbc8:	1c5a      	adds	r2, r3, #1
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bbd2:	3b01      	subs	r3, #1
 800bbd4:	b29a      	uxth	r2, r3
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bbde:	b29b      	uxth	r3, r3
 800bbe0:	3b01      	subs	r3, #1
 800bbe2:	b29a      	uxth	r2, r3
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	855a      	strh	r2, [r3, #42]	; 0x2a
 800bbe8:	e0b8      	b.n	800bd5c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800bbea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbec:	9300      	str	r3, [sp, #0]
 800bbee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	4966      	ldr	r1, [pc, #408]	; (800bd8c <HAL_I2C_Master_Receive+0x448>)
 800bbf4:	68f8      	ldr	r0, [r7, #12]
 800bbf6:	f000 fa1b 	bl	800c030 <I2C_WaitOnFlagUntilTimeout>
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d001      	beq.n	800bc04 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800bc00:	2301      	movs	r3, #1
 800bc02:	e0bf      	b.n	800bd84 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	681a      	ldr	r2, [r3, #0]
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bc12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	691a      	ldr	r2, [r3, #16]
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc1e:	b2d2      	uxtb	r2, r2
 800bc20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc26:	1c5a      	adds	r2, r3, #1
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc30:	3b01      	subs	r3, #1
 800bc32:	b29a      	uxth	r2, r3
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc3c:	b29b      	uxth	r3, r3
 800bc3e:	3b01      	subs	r3, #1
 800bc40:	b29a      	uxth	r2, r3
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800bc46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc48:	9300      	str	r3, [sp, #0]
 800bc4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	494f      	ldr	r1, [pc, #316]	; (800bd8c <HAL_I2C_Master_Receive+0x448>)
 800bc50:	68f8      	ldr	r0, [r7, #12]
 800bc52:	f000 f9ed 	bl	800c030 <I2C_WaitOnFlagUntilTimeout>
 800bc56:	4603      	mov	r3, r0
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d001      	beq.n	800bc60 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	e091      	b.n	800bd84 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	681a      	ldr	r2, [r3, #0]
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bc6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	691a      	ldr	r2, [r3, #16]
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc7a:	b2d2      	uxtb	r2, r2
 800bc7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc82:	1c5a      	adds	r2, r3, #1
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc8c:	3b01      	subs	r3, #1
 800bc8e:	b29a      	uxth	r2, r3
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	3b01      	subs	r3, #1
 800bc9c:	b29a      	uxth	r2, r3
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	691a      	ldr	r2, [r3, #16]
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcac:	b2d2      	uxtb	r2, r2
 800bcae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcb4:	1c5a      	adds	r2, r3, #1
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bcbe:	3b01      	subs	r3, #1
 800bcc0:	b29a      	uxth	r2, r3
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bcca:	b29b      	uxth	r3, r3
 800bccc:	3b01      	subs	r3, #1
 800bcce:	b29a      	uxth	r2, r3
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	855a      	strh	r2, [r3, #42]	; 0x2a
 800bcd4:	e042      	b.n	800bd5c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bcd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bcd8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bcda:	68f8      	ldr	r0, [r7, #12]
 800bcdc:	f000 fb00 	bl	800c2e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800bce0:	4603      	mov	r3, r0
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d001      	beq.n	800bcea <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800bce6:	2301      	movs	r3, #1
 800bce8:	e04c      	b.n	800bd84 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	691a      	ldr	r2, [r3, #16]
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcf4:	b2d2      	uxtb	r2, r2
 800bcf6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcfc:	1c5a      	adds	r2, r3, #1
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd06:	3b01      	subs	r3, #1
 800bd08:	b29a      	uxth	r2, r3
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd12:	b29b      	uxth	r3, r3
 800bd14:	3b01      	subs	r3, #1
 800bd16:	b29a      	uxth	r2, r3
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	695b      	ldr	r3, [r3, #20]
 800bd22:	f003 0304 	and.w	r3, r3, #4
 800bd26:	2b04      	cmp	r3, #4
 800bd28:	d118      	bne.n	800bd5c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	691a      	ldr	r2, [r3, #16]
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd34:	b2d2      	uxtb	r2, r2
 800bd36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd3c:	1c5a      	adds	r2, r3, #1
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd46:	3b01      	subs	r3, #1
 800bd48:	b29a      	uxth	r2, r3
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd52:	b29b      	uxth	r3, r3
 800bd54:	3b01      	subs	r3, #1
 800bd56:	b29a      	uxth	r2, r3
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	f47f aec2 	bne.w	800baea <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	2220      	movs	r2, #32
 800bd6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	2200      	movs	r2, #0
 800bd72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	2200      	movs	r2, #0
 800bd7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800bd7e:	2300      	movs	r3, #0
 800bd80:	e000      	b.n	800bd84 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800bd82:	2302      	movs	r3, #2
  }
}
 800bd84:	4618      	mov	r0, r3
 800bd86:	3728      	adds	r7, #40	; 0x28
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}
 800bd8c:	00010004 	.word	0x00010004

0800bd90 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b088      	sub	sp, #32
 800bd94:	af02      	add	r7, sp, #8
 800bd96:	60f8      	str	r0, [r7, #12]
 800bd98:	607a      	str	r2, [r7, #4]
 800bd9a:	603b      	str	r3, [r7, #0]
 800bd9c:	460b      	mov	r3, r1
 800bd9e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bda4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800bda6:	697b      	ldr	r3, [r7, #20]
 800bda8:	2b08      	cmp	r3, #8
 800bdaa:	d006      	beq.n	800bdba <I2C_MasterRequestWrite+0x2a>
 800bdac:	697b      	ldr	r3, [r7, #20]
 800bdae:	2b01      	cmp	r3, #1
 800bdb0:	d003      	beq.n	800bdba <I2C_MasterRequestWrite+0x2a>
 800bdb2:	697b      	ldr	r3, [r7, #20]
 800bdb4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800bdb8:	d108      	bne.n	800bdcc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	681a      	ldr	r2, [r3, #0]
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bdc8:	601a      	str	r2, [r3, #0]
 800bdca:	e00b      	b.n	800bde4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdd0:	2b12      	cmp	r3, #18
 800bdd2:	d107      	bne.n	800bde4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	681a      	ldr	r2, [r3, #0]
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bde2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bde4:	683b      	ldr	r3, [r7, #0]
 800bde6:	9300      	str	r3, [sp, #0]
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2200      	movs	r2, #0
 800bdec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800bdf0:	68f8      	ldr	r0, [r7, #12]
 800bdf2:	f000 f91d 	bl	800c030 <I2C_WaitOnFlagUntilTimeout>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d00d      	beq.n	800be18 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be0a:	d103      	bne.n	800be14 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800be12:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800be14:	2303      	movs	r3, #3
 800be16:	e035      	b.n	800be84 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	691b      	ldr	r3, [r3, #16]
 800be1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800be20:	d108      	bne.n	800be34 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800be22:	897b      	ldrh	r3, [r7, #10]
 800be24:	b2db      	uxtb	r3, r3
 800be26:	461a      	mov	r2, r3
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800be30:	611a      	str	r2, [r3, #16]
 800be32:	e01b      	b.n	800be6c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800be34:	897b      	ldrh	r3, [r7, #10]
 800be36:	11db      	asrs	r3, r3, #7
 800be38:	b2db      	uxtb	r3, r3
 800be3a:	f003 0306 	and.w	r3, r3, #6
 800be3e:	b2db      	uxtb	r3, r3
 800be40:	f063 030f 	orn	r3, r3, #15
 800be44:	b2da      	uxtb	r2, r3
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800be4c:	683b      	ldr	r3, [r7, #0]
 800be4e:	687a      	ldr	r2, [r7, #4]
 800be50:	490e      	ldr	r1, [pc, #56]	; (800be8c <I2C_MasterRequestWrite+0xfc>)
 800be52:	68f8      	ldr	r0, [r7, #12]
 800be54:	f000 f943 	bl	800c0de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800be58:	4603      	mov	r3, r0
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d001      	beq.n	800be62 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800be5e:	2301      	movs	r3, #1
 800be60:	e010      	b.n	800be84 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800be62:	897b      	ldrh	r3, [r7, #10]
 800be64:	b2da      	uxtb	r2, r3
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800be6c:	683b      	ldr	r3, [r7, #0]
 800be6e:	687a      	ldr	r2, [r7, #4]
 800be70:	4907      	ldr	r1, [pc, #28]	; (800be90 <I2C_MasterRequestWrite+0x100>)
 800be72:	68f8      	ldr	r0, [r7, #12]
 800be74:	f000 f933 	bl	800c0de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800be78:	4603      	mov	r3, r0
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d001      	beq.n	800be82 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800be7e:	2301      	movs	r3, #1
 800be80:	e000      	b.n	800be84 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800be82:	2300      	movs	r3, #0
}
 800be84:	4618      	mov	r0, r3
 800be86:	3718      	adds	r7, #24
 800be88:	46bd      	mov	sp, r7
 800be8a:	bd80      	pop	{r7, pc}
 800be8c:	00010008 	.word	0x00010008
 800be90:	00010002 	.word	0x00010002

0800be94 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800be94:	b580      	push	{r7, lr}
 800be96:	b088      	sub	sp, #32
 800be98:	af02      	add	r7, sp, #8
 800be9a:	60f8      	str	r0, [r7, #12]
 800be9c:	607a      	str	r2, [r7, #4]
 800be9e:	603b      	str	r3, [r7, #0]
 800bea0:	460b      	mov	r3, r1
 800bea2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bea8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	681a      	ldr	r2, [r3, #0]
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800beb8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800beba:	697b      	ldr	r3, [r7, #20]
 800bebc:	2b08      	cmp	r3, #8
 800bebe:	d006      	beq.n	800bece <I2C_MasterRequestRead+0x3a>
 800bec0:	697b      	ldr	r3, [r7, #20]
 800bec2:	2b01      	cmp	r3, #1
 800bec4:	d003      	beq.n	800bece <I2C_MasterRequestRead+0x3a>
 800bec6:	697b      	ldr	r3, [r7, #20]
 800bec8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800becc:	d108      	bne.n	800bee0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	681a      	ldr	r2, [r3, #0]
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bedc:	601a      	str	r2, [r3, #0]
 800bede:	e00b      	b.n	800bef8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bee4:	2b11      	cmp	r3, #17
 800bee6:	d107      	bne.n	800bef8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	681a      	ldr	r2, [r3, #0]
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bef6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	9300      	str	r3, [sp, #0]
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2200      	movs	r2, #0
 800bf00:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800bf04:	68f8      	ldr	r0, [r7, #12]
 800bf06:	f000 f893 	bl	800c030 <I2C_WaitOnFlagUntilTimeout>
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d00d      	beq.n	800bf2c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf1e:	d103      	bne.n	800bf28 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bf26:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800bf28:	2303      	movs	r3, #3
 800bf2a:	e079      	b.n	800c020 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	691b      	ldr	r3, [r3, #16]
 800bf30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bf34:	d108      	bne.n	800bf48 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800bf36:	897b      	ldrh	r3, [r7, #10]
 800bf38:	b2db      	uxtb	r3, r3
 800bf3a:	f043 0301 	orr.w	r3, r3, #1
 800bf3e:	b2da      	uxtb	r2, r3
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	611a      	str	r2, [r3, #16]
 800bf46:	e05f      	b.n	800c008 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800bf48:	897b      	ldrh	r3, [r7, #10]
 800bf4a:	11db      	asrs	r3, r3, #7
 800bf4c:	b2db      	uxtb	r3, r3
 800bf4e:	f003 0306 	and.w	r3, r3, #6
 800bf52:	b2db      	uxtb	r3, r3
 800bf54:	f063 030f 	orn	r3, r3, #15
 800bf58:	b2da      	uxtb	r2, r3
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800bf60:	683b      	ldr	r3, [r7, #0]
 800bf62:	687a      	ldr	r2, [r7, #4]
 800bf64:	4930      	ldr	r1, [pc, #192]	; (800c028 <I2C_MasterRequestRead+0x194>)
 800bf66:	68f8      	ldr	r0, [r7, #12]
 800bf68:	f000 f8b9 	bl	800c0de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bf6c:	4603      	mov	r3, r0
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d001      	beq.n	800bf76 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800bf72:	2301      	movs	r3, #1
 800bf74:	e054      	b.n	800c020 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800bf76:	897b      	ldrh	r3, [r7, #10]
 800bf78:	b2da      	uxtb	r2, r3
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	687a      	ldr	r2, [r7, #4]
 800bf84:	4929      	ldr	r1, [pc, #164]	; (800c02c <I2C_MasterRequestRead+0x198>)
 800bf86:	68f8      	ldr	r0, [r7, #12]
 800bf88:	f000 f8a9 	bl	800c0de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bf8c:	4603      	mov	r3, r0
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d001      	beq.n	800bf96 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800bf92:	2301      	movs	r3, #1
 800bf94:	e044      	b.n	800c020 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800bf96:	2300      	movs	r3, #0
 800bf98:	613b      	str	r3, [r7, #16]
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	695b      	ldr	r3, [r3, #20]
 800bfa0:	613b      	str	r3, [r7, #16]
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	699b      	ldr	r3, [r3, #24]
 800bfa8:	613b      	str	r3, [r7, #16]
 800bfaa:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	681a      	ldr	r2, [r3, #0]
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bfba:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	9300      	str	r3, [sp, #0]
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800bfc8:	68f8      	ldr	r0, [r7, #12]
 800bfca:	f000 f831 	bl	800c030 <I2C_WaitOnFlagUntilTimeout>
 800bfce:	4603      	mov	r3, r0
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d00d      	beq.n	800bff0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bfde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bfe2:	d103      	bne.n	800bfec <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bfea:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800bfec:	2303      	movs	r3, #3
 800bfee:	e017      	b.n	800c020 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800bff0:	897b      	ldrh	r3, [r7, #10]
 800bff2:	11db      	asrs	r3, r3, #7
 800bff4:	b2db      	uxtb	r3, r3
 800bff6:	f003 0306 	and.w	r3, r3, #6
 800bffa:	b2db      	uxtb	r3, r3
 800bffc:	f063 030e 	orn	r3, r3, #14
 800c000:	b2da      	uxtb	r2, r3
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	687a      	ldr	r2, [r7, #4]
 800c00c:	4907      	ldr	r1, [pc, #28]	; (800c02c <I2C_MasterRequestRead+0x198>)
 800c00e:	68f8      	ldr	r0, [r7, #12]
 800c010:	f000 f865 	bl	800c0de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800c014:	4603      	mov	r3, r0
 800c016:	2b00      	cmp	r3, #0
 800c018:	d001      	beq.n	800c01e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800c01a:	2301      	movs	r3, #1
 800c01c:	e000      	b.n	800c020 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800c01e:	2300      	movs	r3, #0
}
 800c020:	4618      	mov	r0, r3
 800c022:	3718      	adds	r7, #24
 800c024:	46bd      	mov	sp, r7
 800c026:	bd80      	pop	{r7, pc}
 800c028:	00010008 	.word	0x00010008
 800c02c:	00010002 	.word	0x00010002

0800c030 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b084      	sub	sp, #16
 800c034:	af00      	add	r7, sp, #0
 800c036:	60f8      	str	r0, [r7, #12]
 800c038:	60b9      	str	r1, [r7, #8]
 800c03a:	603b      	str	r3, [r7, #0]
 800c03c:	4613      	mov	r3, r2
 800c03e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c040:	e025      	b.n	800c08e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c048:	d021      	beq.n	800c08e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c04a:	f7fd ff71 	bl	8009f30 <HAL_GetTick>
 800c04e:	4602      	mov	r2, r0
 800c050:	69bb      	ldr	r3, [r7, #24]
 800c052:	1ad3      	subs	r3, r2, r3
 800c054:	683a      	ldr	r2, [r7, #0]
 800c056:	429a      	cmp	r2, r3
 800c058:	d302      	bcc.n	800c060 <I2C_WaitOnFlagUntilTimeout+0x30>
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d116      	bne.n	800c08e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	2200      	movs	r2, #0
 800c064:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	2220      	movs	r2, #32
 800c06a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	2200      	movs	r2, #0
 800c072:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c07a:	f043 0220 	orr.w	r2, r3, #32
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	2200      	movs	r2, #0
 800c086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800c08a:	2301      	movs	r3, #1
 800c08c:	e023      	b.n	800c0d6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c08e:	68bb      	ldr	r3, [r7, #8]
 800c090:	0c1b      	lsrs	r3, r3, #16
 800c092:	b2db      	uxtb	r3, r3
 800c094:	2b01      	cmp	r3, #1
 800c096:	d10d      	bne.n	800c0b4 <I2C_WaitOnFlagUntilTimeout+0x84>
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	695b      	ldr	r3, [r3, #20]
 800c09e:	43da      	mvns	r2, r3
 800c0a0:	68bb      	ldr	r3, [r7, #8]
 800c0a2:	4013      	ands	r3, r2
 800c0a4:	b29b      	uxth	r3, r3
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	bf0c      	ite	eq
 800c0aa:	2301      	moveq	r3, #1
 800c0ac:	2300      	movne	r3, #0
 800c0ae:	b2db      	uxtb	r3, r3
 800c0b0:	461a      	mov	r2, r3
 800c0b2:	e00c      	b.n	800c0ce <I2C_WaitOnFlagUntilTimeout+0x9e>
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	699b      	ldr	r3, [r3, #24]
 800c0ba:	43da      	mvns	r2, r3
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	4013      	ands	r3, r2
 800c0c0:	b29b      	uxth	r3, r3
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	bf0c      	ite	eq
 800c0c6:	2301      	moveq	r3, #1
 800c0c8:	2300      	movne	r3, #0
 800c0ca:	b2db      	uxtb	r3, r3
 800c0cc:	461a      	mov	r2, r3
 800c0ce:	79fb      	ldrb	r3, [r7, #7]
 800c0d0:	429a      	cmp	r2, r3
 800c0d2:	d0b6      	beq.n	800c042 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c0d4:	2300      	movs	r3, #0
}
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	3710      	adds	r7, #16
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	bd80      	pop	{r7, pc}

0800c0de <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800c0de:	b580      	push	{r7, lr}
 800c0e0:	b084      	sub	sp, #16
 800c0e2:	af00      	add	r7, sp, #0
 800c0e4:	60f8      	str	r0, [r7, #12]
 800c0e6:	60b9      	str	r1, [r7, #8]
 800c0e8:	607a      	str	r2, [r7, #4]
 800c0ea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800c0ec:	e051      	b.n	800c192 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	695b      	ldr	r3, [r3, #20]
 800c0f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c0f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c0fc:	d123      	bne.n	800c146 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	681a      	ldr	r2, [r3, #0]
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c10c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800c116:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	2200      	movs	r2, #0
 800c11c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	2220      	movs	r2, #32
 800c122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	2200      	movs	r2, #0
 800c12a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c132:	f043 0204 	orr.w	r2, r3, #4
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	2200      	movs	r2, #0
 800c13e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800c142:	2301      	movs	r3, #1
 800c144:	e046      	b.n	800c1d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c14c:	d021      	beq.n	800c192 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c14e:	f7fd feef 	bl	8009f30 <HAL_GetTick>
 800c152:	4602      	mov	r2, r0
 800c154:	683b      	ldr	r3, [r7, #0]
 800c156:	1ad3      	subs	r3, r2, r3
 800c158:	687a      	ldr	r2, [r7, #4]
 800c15a:	429a      	cmp	r2, r3
 800c15c:	d302      	bcc.n	800c164 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d116      	bne.n	800c192 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	2200      	movs	r2, #0
 800c168:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	2220      	movs	r2, #32
 800c16e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	2200      	movs	r2, #0
 800c176:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c17e:	f043 0220 	orr.w	r2, r3, #32
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	2200      	movs	r2, #0
 800c18a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800c18e:	2301      	movs	r3, #1
 800c190:	e020      	b.n	800c1d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	0c1b      	lsrs	r3, r3, #16
 800c196:	b2db      	uxtb	r3, r3
 800c198:	2b01      	cmp	r3, #1
 800c19a:	d10c      	bne.n	800c1b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	695b      	ldr	r3, [r3, #20]
 800c1a2:	43da      	mvns	r2, r3
 800c1a4:	68bb      	ldr	r3, [r7, #8]
 800c1a6:	4013      	ands	r3, r2
 800c1a8:	b29b      	uxth	r3, r3
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	bf14      	ite	ne
 800c1ae:	2301      	movne	r3, #1
 800c1b0:	2300      	moveq	r3, #0
 800c1b2:	b2db      	uxtb	r3, r3
 800c1b4:	e00b      	b.n	800c1ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	699b      	ldr	r3, [r3, #24]
 800c1bc:	43da      	mvns	r2, r3
 800c1be:	68bb      	ldr	r3, [r7, #8]
 800c1c0:	4013      	ands	r3, r2
 800c1c2:	b29b      	uxth	r3, r3
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	bf14      	ite	ne
 800c1c8:	2301      	movne	r3, #1
 800c1ca:	2300      	moveq	r3, #0
 800c1cc:	b2db      	uxtb	r3, r3
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d18d      	bne.n	800c0ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800c1d2:	2300      	movs	r3, #0
}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	3710      	adds	r7, #16
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	bd80      	pop	{r7, pc}

0800c1dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b084      	sub	sp, #16
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	60f8      	str	r0, [r7, #12]
 800c1e4:	60b9      	str	r1, [r7, #8]
 800c1e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c1e8:	e02d      	b.n	800c246 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800c1ea:	68f8      	ldr	r0, [r7, #12]
 800c1ec:	f000 f8ce 	bl	800c38c <I2C_IsAcknowledgeFailed>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d001      	beq.n	800c1fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800c1f6:	2301      	movs	r3, #1
 800c1f8:	e02d      	b.n	800c256 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c1fa:	68bb      	ldr	r3, [r7, #8]
 800c1fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c200:	d021      	beq.n	800c246 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c202:	f7fd fe95 	bl	8009f30 <HAL_GetTick>
 800c206:	4602      	mov	r2, r0
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	1ad3      	subs	r3, r2, r3
 800c20c:	68ba      	ldr	r2, [r7, #8]
 800c20e:	429a      	cmp	r2, r3
 800c210:	d302      	bcc.n	800c218 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800c212:	68bb      	ldr	r3, [r7, #8]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d116      	bne.n	800c246 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	2200      	movs	r2, #0
 800c21c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	2220      	movs	r2, #32
 800c222:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	2200      	movs	r2, #0
 800c22a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c232:	f043 0220 	orr.w	r2, r3, #32
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	2200      	movs	r2, #0
 800c23e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800c242:	2301      	movs	r3, #1
 800c244:	e007      	b.n	800c256 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	695b      	ldr	r3, [r3, #20]
 800c24c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c250:	2b80      	cmp	r3, #128	; 0x80
 800c252:	d1ca      	bne.n	800c1ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c254:	2300      	movs	r3, #0
}
 800c256:	4618      	mov	r0, r3
 800c258:	3710      	adds	r7, #16
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bd80      	pop	{r7, pc}

0800c25e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c25e:	b580      	push	{r7, lr}
 800c260:	b084      	sub	sp, #16
 800c262:	af00      	add	r7, sp, #0
 800c264:	60f8      	str	r0, [r7, #12]
 800c266:	60b9      	str	r1, [r7, #8]
 800c268:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800c26a:	e02d      	b.n	800c2c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800c26c:	68f8      	ldr	r0, [r7, #12]
 800c26e:	f000 f88d 	bl	800c38c <I2C_IsAcknowledgeFailed>
 800c272:	4603      	mov	r3, r0
 800c274:	2b00      	cmp	r3, #0
 800c276:	d001      	beq.n	800c27c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800c278:	2301      	movs	r3, #1
 800c27a:	e02d      	b.n	800c2d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c27c:	68bb      	ldr	r3, [r7, #8]
 800c27e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c282:	d021      	beq.n	800c2c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c284:	f7fd fe54 	bl	8009f30 <HAL_GetTick>
 800c288:	4602      	mov	r2, r0
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	1ad3      	subs	r3, r2, r3
 800c28e:	68ba      	ldr	r2, [r7, #8]
 800c290:	429a      	cmp	r2, r3
 800c292:	d302      	bcc.n	800c29a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800c294:	68bb      	ldr	r3, [r7, #8]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d116      	bne.n	800c2c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	2200      	movs	r2, #0
 800c29e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	2220      	movs	r2, #32
 800c2a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2b4:	f043 0220 	orr.w	r2, r3, #32
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	2200      	movs	r2, #0
 800c2c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800c2c4:	2301      	movs	r3, #1
 800c2c6:	e007      	b.n	800c2d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	695b      	ldr	r3, [r3, #20]
 800c2ce:	f003 0304 	and.w	r3, r3, #4
 800c2d2:	2b04      	cmp	r3, #4
 800c2d4:	d1ca      	bne.n	800c26c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c2d6:	2300      	movs	r3, #0
}
 800c2d8:	4618      	mov	r0, r3
 800c2da:	3710      	adds	r7, #16
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	bd80      	pop	{r7, pc}

0800c2e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	b084      	sub	sp, #16
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	60f8      	str	r0, [r7, #12]
 800c2e8:	60b9      	str	r1, [r7, #8]
 800c2ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c2ec:	e042      	b.n	800c374 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	695b      	ldr	r3, [r3, #20]
 800c2f4:	f003 0310 	and.w	r3, r3, #16
 800c2f8:	2b10      	cmp	r3, #16
 800c2fa:	d119      	bne.n	800c330 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	f06f 0210 	mvn.w	r2, #16
 800c304:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	2200      	movs	r2, #0
 800c30a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	2220      	movs	r2, #32
 800c310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	2200      	movs	r2, #0
 800c318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	2200      	movs	r2, #0
 800c328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800c32c:	2301      	movs	r3, #1
 800c32e:	e029      	b.n	800c384 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c330:	f7fd fdfe 	bl	8009f30 <HAL_GetTick>
 800c334:	4602      	mov	r2, r0
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	1ad3      	subs	r3, r2, r3
 800c33a:	68ba      	ldr	r2, [r7, #8]
 800c33c:	429a      	cmp	r2, r3
 800c33e:	d302      	bcc.n	800c346 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800c340:	68bb      	ldr	r3, [r7, #8]
 800c342:	2b00      	cmp	r3, #0
 800c344:	d116      	bne.n	800c374 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	2200      	movs	r2, #0
 800c34a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	2220      	movs	r2, #32
 800c350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	2200      	movs	r2, #0
 800c358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c360:	f043 0220 	orr.w	r2, r3, #32
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	2200      	movs	r2, #0
 800c36c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800c370:	2301      	movs	r3, #1
 800c372:	e007      	b.n	800c384 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	695b      	ldr	r3, [r3, #20]
 800c37a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c37e:	2b40      	cmp	r3, #64	; 0x40
 800c380:	d1b5      	bne.n	800c2ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c382:	2300      	movs	r3, #0
}
 800c384:	4618      	mov	r0, r3
 800c386:	3710      	adds	r7, #16
 800c388:	46bd      	mov	sp, r7
 800c38a:	bd80      	pop	{r7, pc}

0800c38c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800c38c:	b480      	push	{r7}
 800c38e:	b083      	sub	sp, #12
 800c390:	af00      	add	r7, sp, #0
 800c392:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	695b      	ldr	r3, [r3, #20]
 800c39a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c39e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c3a2:	d11b      	bne.n	800c3dc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800c3ac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	2220      	movs	r2, #32
 800c3b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2200      	movs	r2, #0
 800c3c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3c8:	f043 0204 	orr.w	r2, r3, #4
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	2200      	movs	r2, #0
 800c3d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800c3d8:	2301      	movs	r3, #1
 800c3da:	e000      	b.n	800c3de <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800c3dc:	2300      	movs	r3, #0
}
 800c3de:	4618      	mov	r0, r3
 800c3e0:	370c      	adds	r7, #12
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e8:	4770      	bx	lr
	...

0800c3ec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b082      	sub	sp, #8
 800c3f0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	603b      	str	r3, [r7, #0]
 800c3fa:	4b20      	ldr	r3, [pc, #128]	; (800c47c <HAL_PWREx_EnableOverDrive+0x90>)
 800c3fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3fe:	4a1f      	ldr	r2, [pc, #124]	; (800c47c <HAL_PWREx_EnableOverDrive+0x90>)
 800c400:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c404:	6413      	str	r3, [r2, #64]	; 0x40
 800c406:	4b1d      	ldr	r3, [pc, #116]	; (800c47c <HAL_PWREx_EnableOverDrive+0x90>)
 800c408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c40a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c40e:	603b      	str	r3, [r7, #0]
 800c410:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800c412:	4b1b      	ldr	r3, [pc, #108]	; (800c480 <HAL_PWREx_EnableOverDrive+0x94>)
 800c414:	2201      	movs	r2, #1
 800c416:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c418:	f7fd fd8a 	bl	8009f30 <HAL_GetTick>
 800c41c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800c41e:	e009      	b.n	800c434 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800c420:	f7fd fd86 	bl	8009f30 <HAL_GetTick>
 800c424:	4602      	mov	r2, r0
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	1ad3      	subs	r3, r2, r3
 800c42a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c42e:	d901      	bls.n	800c434 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800c430:	2303      	movs	r3, #3
 800c432:	e01f      	b.n	800c474 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800c434:	4b13      	ldr	r3, [pc, #76]	; (800c484 <HAL_PWREx_EnableOverDrive+0x98>)
 800c436:	685b      	ldr	r3, [r3, #4]
 800c438:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c43c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c440:	d1ee      	bne.n	800c420 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800c442:	4b11      	ldr	r3, [pc, #68]	; (800c488 <HAL_PWREx_EnableOverDrive+0x9c>)
 800c444:	2201      	movs	r2, #1
 800c446:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c448:	f7fd fd72 	bl	8009f30 <HAL_GetTick>
 800c44c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800c44e:	e009      	b.n	800c464 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800c450:	f7fd fd6e 	bl	8009f30 <HAL_GetTick>
 800c454:	4602      	mov	r2, r0
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	1ad3      	subs	r3, r2, r3
 800c45a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c45e:	d901      	bls.n	800c464 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800c460:	2303      	movs	r3, #3
 800c462:	e007      	b.n	800c474 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800c464:	4b07      	ldr	r3, [pc, #28]	; (800c484 <HAL_PWREx_EnableOverDrive+0x98>)
 800c466:	685b      	ldr	r3, [r3, #4]
 800c468:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c46c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c470:	d1ee      	bne.n	800c450 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800c472:	2300      	movs	r3, #0
}
 800c474:	4618      	mov	r0, r3
 800c476:	3708      	adds	r7, #8
 800c478:	46bd      	mov	sp, r7
 800c47a:	bd80      	pop	{r7, pc}
 800c47c:	40023800 	.word	0x40023800
 800c480:	420e0040 	.word	0x420e0040
 800c484:	40007000 	.word	0x40007000
 800c488:	420e0044 	.word	0x420e0044

0800c48c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c48c:	b580      	push	{r7, lr}
 800c48e:	b084      	sub	sp, #16
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
 800c494:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d101      	bne.n	800c4a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c49c:	2301      	movs	r3, #1
 800c49e:	e0cc      	b.n	800c63a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800c4a0:	4b68      	ldr	r3, [pc, #416]	; (800c644 <HAL_RCC_ClockConfig+0x1b8>)
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	f003 030f 	and.w	r3, r3, #15
 800c4a8:	683a      	ldr	r2, [r7, #0]
 800c4aa:	429a      	cmp	r2, r3
 800c4ac:	d90c      	bls.n	800c4c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c4ae:	4b65      	ldr	r3, [pc, #404]	; (800c644 <HAL_RCC_ClockConfig+0x1b8>)
 800c4b0:	683a      	ldr	r2, [r7, #0]
 800c4b2:	b2d2      	uxtb	r2, r2
 800c4b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c4b6:	4b63      	ldr	r3, [pc, #396]	; (800c644 <HAL_RCC_ClockConfig+0x1b8>)
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	f003 030f 	and.w	r3, r3, #15
 800c4be:	683a      	ldr	r2, [r7, #0]
 800c4c0:	429a      	cmp	r2, r3
 800c4c2:	d001      	beq.n	800c4c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800c4c4:	2301      	movs	r3, #1
 800c4c6:	e0b8      	b.n	800c63a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	f003 0302 	and.w	r3, r3, #2
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d020      	beq.n	800c516 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f003 0304 	and.w	r3, r3, #4
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d005      	beq.n	800c4ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c4e0:	4b59      	ldr	r3, [pc, #356]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c4e2:	689b      	ldr	r3, [r3, #8]
 800c4e4:	4a58      	ldr	r2, [pc, #352]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c4e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800c4ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	f003 0308 	and.w	r3, r3, #8
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d005      	beq.n	800c504 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c4f8:	4b53      	ldr	r3, [pc, #332]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c4fa:	689b      	ldr	r3, [r3, #8]
 800c4fc:	4a52      	ldr	r2, [pc, #328]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c4fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800c502:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c504:	4b50      	ldr	r3, [pc, #320]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c506:	689b      	ldr	r3, [r3, #8]
 800c508:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	689b      	ldr	r3, [r3, #8]
 800c510:	494d      	ldr	r1, [pc, #308]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c512:	4313      	orrs	r3, r2
 800c514:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	f003 0301 	and.w	r3, r3, #1
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d044      	beq.n	800c5ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	685b      	ldr	r3, [r3, #4]
 800c526:	2b01      	cmp	r3, #1
 800c528:	d107      	bne.n	800c53a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c52a:	4b47      	ldr	r3, [pc, #284]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c532:	2b00      	cmp	r3, #0
 800c534:	d119      	bne.n	800c56a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c536:	2301      	movs	r3, #1
 800c538:	e07f      	b.n	800c63a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	685b      	ldr	r3, [r3, #4]
 800c53e:	2b02      	cmp	r3, #2
 800c540:	d003      	beq.n	800c54a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c546:	2b03      	cmp	r3, #3
 800c548:	d107      	bne.n	800c55a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c54a:	4b3f      	ldr	r3, [pc, #252]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c552:	2b00      	cmp	r3, #0
 800c554:	d109      	bne.n	800c56a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c556:	2301      	movs	r3, #1
 800c558:	e06f      	b.n	800c63a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c55a:	4b3b      	ldr	r3, [pc, #236]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	f003 0302 	and.w	r3, r3, #2
 800c562:	2b00      	cmp	r3, #0
 800c564:	d101      	bne.n	800c56a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c566:	2301      	movs	r3, #1
 800c568:	e067      	b.n	800c63a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c56a:	4b37      	ldr	r3, [pc, #220]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c56c:	689b      	ldr	r3, [r3, #8]
 800c56e:	f023 0203 	bic.w	r2, r3, #3
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	685b      	ldr	r3, [r3, #4]
 800c576:	4934      	ldr	r1, [pc, #208]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c578:	4313      	orrs	r3, r2
 800c57a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c57c:	f7fd fcd8 	bl	8009f30 <HAL_GetTick>
 800c580:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c582:	e00a      	b.n	800c59a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c584:	f7fd fcd4 	bl	8009f30 <HAL_GetTick>
 800c588:	4602      	mov	r2, r0
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	1ad3      	subs	r3, r2, r3
 800c58e:	f241 3288 	movw	r2, #5000	; 0x1388
 800c592:	4293      	cmp	r3, r2
 800c594:	d901      	bls.n	800c59a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c596:	2303      	movs	r3, #3
 800c598:	e04f      	b.n	800c63a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c59a:	4b2b      	ldr	r3, [pc, #172]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c59c:	689b      	ldr	r3, [r3, #8]
 800c59e:	f003 020c 	and.w	r2, r3, #12
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	685b      	ldr	r3, [r3, #4]
 800c5a6:	009b      	lsls	r3, r3, #2
 800c5a8:	429a      	cmp	r2, r3
 800c5aa:	d1eb      	bne.n	800c584 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c5ac:	4b25      	ldr	r3, [pc, #148]	; (800c644 <HAL_RCC_ClockConfig+0x1b8>)
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	f003 030f 	and.w	r3, r3, #15
 800c5b4:	683a      	ldr	r2, [r7, #0]
 800c5b6:	429a      	cmp	r2, r3
 800c5b8:	d20c      	bcs.n	800c5d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c5ba:	4b22      	ldr	r3, [pc, #136]	; (800c644 <HAL_RCC_ClockConfig+0x1b8>)
 800c5bc:	683a      	ldr	r2, [r7, #0]
 800c5be:	b2d2      	uxtb	r2, r2
 800c5c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c5c2:	4b20      	ldr	r3, [pc, #128]	; (800c644 <HAL_RCC_ClockConfig+0x1b8>)
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	f003 030f 	and.w	r3, r3, #15
 800c5ca:	683a      	ldr	r2, [r7, #0]
 800c5cc:	429a      	cmp	r2, r3
 800c5ce:	d001      	beq.n	800c5d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	e032      	b.n	800c63a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	f003 0304 	and.w	r3, r3, #4
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d008      	beq.n	800c5f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c5e0:	4b19      	ldr	r3, [pc, #100]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c5e2:	689b      	ldr	r3, [r3, #8]
 800c5e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	68db      	ldr	r3, [r3, #12]
 800c5ec:	4916      	ldr	r1, [pc, #88]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c5ee:	4313      	orrs	r3, r2
 800c5f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	f003 0308 	and.w	r3, r3, #8
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d009      	beq.n	800c612 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c5fe:	4b12      	ldr	r3, [pc, #72]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c600:	689b      	ldr	r3, [r3, #8]
 800c602:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	691b      	ldr	r3, [r3, #16]
 800c60a:	00db      	lsls	r3, r3, #3
 800c60c:	490e      	ldr	r1, [pc, #56]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c60e:	4313      	orrs	r3, r2
 800c610:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800c612:	f000 f821 	bl	800c658 <HAL_RCC_GetSysClockFreq>
 800c616:	4601      	mov	r1, r0
 800c618:	4b0b      	ldr	r3, [pc, #44]	; (800c648 <HAL_RCC_ClockConfig+0x1bc>)
 800c61a:	689b      	ldr	r3, [r3, #8]
 800c61c:	091b      	lsrs	r3, r3, #4
 800c61e:	f003 030f 	and.w	r3, r3, #15
 800c622:	4a0a      	ldr	r2, [pc, #40]	; (800c64c <HAL_RCC_ClockConfig+0x1c0>)
 800c624:	5cd3      	ldrb	r3, [r2, r3]
 800c626:	fa21 f303 	lsr.w	r3, r1, r3
 800c62a:	4a09      	ldr	r2, [pc, #36]	; (800c650 <HAL_RCC_ClockConfig+0x1c4>)
 800c62c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800c62e:	4b09      	ldr	r3, [pc, #36]	; (800c654 <HAL_RCC_ClockConfig+0x1c8>)
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	4618      	mov	r0, r3
 800c634:	f7fd fc38 	bl	8009ea8 <HAL_InitTick>

  return HAL_OK;
 800c638:	2300      	movs	r3, #0
}
 800c63a:	4618      	mov	r0, r3
 800c63c:	3710      	adds	r7, #16
 800c63e:	46bd      	mov	sp, r7
 800c640:	bd80      	pop	{r7, pc}
 800c642:	bf00      	nop
 800c644:	40023c00 	.word	0x40023c00
 800c648:	40023800 	.word	0x40023800
 800c64c:	080191c0 	.word	0x080191c0
 800c650:	20000000 	.word	0x20000000
 800c654:	20000004 	.word	0x20000004

0800c658 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c65a:	b085      	sub	sp, #20
 800c65c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800c65e:	2300      	movs	r3, #0
 800c660:	607b      	str	r3, [r7, #4]
 800c662:	2300      	movs	r3, #0
 800c664:	60fb      	str	r3, [r7, #12]
 800c666:	2300      	movs	r3, #0
 800c668:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800c66a:	2300      	movs	r3, #0
 800c66c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c66e:	4b63      	ldr	r3, [pc, #396]	; (800c7fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c670:	689b      	ldr	r3, [r3, #8]
 800c672:	f003 030c 	and.w	r3, r3, #12
 800c676:	2b04      	cmp	r3, #4
 800c678:	d007      	beq.n	800c68a <HAL_RCC_GetSysClockFreq+0x32>
 800c67a:	2b08      	cmp	r3, #8
 800c67c:	d008      	beq.n	800c690 <HAL_RCC_GetSysClockFreq+0x38>
 800c67e:	2b00      	cmp	r3, #0
 800c680:	f040 80b4 	bne.w	800c7ec <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c684:	4b5e      	ldr	r3, [pc, #376]	; (800c800 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c686:	60bb      	str	r3, [r7, #8]
       break;
 800c688:	e0b3      	b.n	800c7f2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c68a:	4b5d      	ldr	r3, [pc, #372]	; (800c800 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c68c:	60bb      	str	r3, [r7, #8]
      break;
 800c68e:	e0b0      	b.n	800c7f2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c690:	4b5a      	ldr	r3, [pc, #360]	; (800c7fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c692:	685b      	ldr	r3, [r3, #4]
 800c694:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c698:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c69a:	4b58      	ldr	r3, [pc, #352]	; (800c7fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c69c:	685b      	ldr	r3, [r3, #4]
 800c69e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d04a      	beq.n	800c73c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c6a6:	4b55      	ldr	r3, [pc, #340]	; (800c7fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c6a8:	685b      	ldr	r3, [r3, #4]
 800c6aa:	099b      	lsrs	r3, r3, #6
 800c6ac:	f04f 0400 	mov.w	r4, #0
 800c6b0:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c6b4:	f04f 0200 	mov.w	r2, #0
 800c6b8:	ea03 0501 	and.w	r5, r3, r1
 800c6bc:	ea04 0602 	and.w	r6, r4, r2
 800c6c0:	4629      	mov	r1, r5
 800c6c2:	4632      	mov	r2, r6
 800c6c4:	f04f 0300 	mov.w	r3, #0
 800c6c8:	f04f 0400 	mov.w	r4, #0
 800c6cc:	0154      	lsls	r4, r2, #5
 800c6ce:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c6d2:	014b      	lsls	r3, r1, #5
 800c6d4:	4619      	mov	r1, r3
 800c6d6:	4622      	mov	r2, r4
 800c6d8:	1b49      	subs	r1, r1, r5
 800c6da:	eb62 0206 	sbc.w	r2, r2, r6
 800c6de:	f04f 0300 	mov.w	r3, #0
 800c6e2:	f04f 0400 	mov.w	r4, #0
 800c6e6:	0194      	lsls	r4, r2, #6
 800c6e8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c6ec:	018b      	lsls	r3, r1, #6
 800c6ee:	1a5b      	subs	r3, r3, r1
 800c6f0:	eb64 0402 	sbc.w	r4, r4, r2
 800c6f4:	f04f 0100 	mov.w	r1, #0
 800c6f8:	f04f 0200 	mov.w	r2, #0
 800c6fc:	00e2      	lsls	r2, r4, #3
 800c6fe:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c702:	00d9      	lsls	r1, r3, #3
 800c704:	460b      	mov	r3, r1
 800c706:	4614      	mov	r4, r2
 800c708:	195b      	adds	r3, r3, r5
 800c70a:	eb44 0406 	adc.w	r4, r4, r6
 800c70e:	f04f 0100 	mov.w	r1, #0
 800c712:	f04f 0200 	mov.w	r2, #0
 800c716:	02a2      	lsls	r2, r4, #10
 800c718:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c71c:	0299      	lsls	r1, r3, #10
 800c71e:	460b      	mov	r3, r1
 800c720:	4614      	mov	r4, r2
 800c722:	4618      	mov	r0, r3
 800c724:	4621      	mov	r1, r4
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	f04f 0400 	mov.w	r4, #0
 800c72c:	461a      	mov	r2, r3
 800c72e:	4623      	mov	r3, r4
 800c730:	f7f4 fac2 	bl	8000cb8 <__aeabi_uldivmod>
 800c734:	4603      	mov	r3, r0
 800c736:	460c      	mov	r4, r1
 800c738:	60fb      	str	r3, [r7, #12]
 800c73a:	e049      	b.n	800c7d0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c73c:	4b2f      	ldr	r3, [pc, #188]	; (800c7fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c73e:	685b      	ldr	r3, [r3, #4]
 800c740:	099b      	lsrs	r3, r3, #6
 800c742:	f04f 0400 	mov.w	r4, #0
 800c746:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c74a:	f04f 0200 	mov.w	r2, #0
 800c74e:	ea03 0501 	and.w	r5, r3, r1
 800c752:	ea04 0602 	and.w	r6, r4, r2
 800c756:	4629      	mov	r1, r5
 800c758:	4632      	mov	r2, r6
 800c75a:	f04f 0300 	mov.w	r3, #0
 800c75e:	f04f 0400 	mov.w	r4, #0
 800c762:	0154      	lsls	r4, r2, #5
 800c764:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c768:	014b      	lsls	r3, r1, #5
 800c76a:	4619      	mov	r1, r3
 800c76c:	4622      	mov	r2, r4
 800c76e:	1b49      	subs	r1, r1, r5
 800c770:	eb62 0206 	sbc.w	r2, r2, r6
 800c774:	f04f 0300 	mov.w	r3, #0
 800c778:	f04f 0400 	mov.w	r4, #0
 800c77c:	0194      	lsls	r4, r2, #6
 800c77e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c782:	018b      	lsls	r3, r1, #6
 800c784:	1a5b      	subs	r3, r3, r1
 800c786:	eb64 0402 	sbc.w	r4, r4, r2
 800c78a:	f04f 0100 	mov.w	r1, #0
 800c78e:	f04f 0200 	mov.w	r2, #0
 800c792:	00e2      	lsls	r2, r4, #3
 800c794:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c798:	00d9      	lsls	r1, r3, #3
 800c79a:	460b      	mov	r3, r1
 800c79c:	4614      	mov	r4, r2
 800c79e:	195b      	adds	r3, r3, r5
 800c7a0:	eb44 0406 	adc.w	r4, r4, r6
 800c7a4:	f04f 0100 	mov.w	r1, #0
 800c7a8:	f04f 0200 	mov.w	r2, #0
 800c7ac:	02a2      	lsls	r2, r4, #10
 800c7ae:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c7b2:	0299      	lsls	r1, r3, #10
 800c7b4:	460b      	mov	r3, r1
 800c7b6:	4614      	mov	r4, r2
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	4621      	mov	r1, r4
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	f04f 0400 	mov.w	r4, #0
 800c7c2:	461a      	mov	r2, r3
 800c7c4:	4623      	mov	r3, r4
 800c7c6:	f7f4 fa77 	bl	8000cb8 <__aeabi_uldivmod>
 800c7ca:	4603      	mov	r3, r0
 800c7cc:	460c      	mov	r4, r1
 800c7ce:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800c7d0:	4b0a      	ldr	r3, [pc, #40]	; (800c7fc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c7d2:	685b      	ldr	r3, [r3, #4]
 800c7d4:	0c1b      	lsrs	r3, r3, #16
 800c7d6:	f003 0303 	and.w	r3, r3, #3
 800c7da:	3301      	adds	r3, #1
 800c7dc:	005b      	lsls	r3, r3, #1
 800c7de:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800c7e0:	68fa      	ldr	r2, [r7, #12]
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c7e8:	60bb      	str	r3, [r7, #8]
      break;
 800c7ea:	e002      	b.n	800c7f2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c7ec:	4b04      	ldr	r3, [pc, #16]	; (800c800 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c7ee:	60bb      	str	r3, [r7, #8]
      break;
 800c7f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c7f2:	68bb      	ldr	r3, [r7, #8]
}
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	3714      	adds	r7, #20
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7fc:	40023800 	.word	0x40023800
 800c800:	00f42400 	.word	0x00f42400

0800c804 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c804:	b480      	push	{r7}
 800c806:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c808:	4b03      	ldr	r3, [pc, #12]	; (800c818 <HAL_RCC_GetHCLKFreq+0x14>)
 800c80a:	681b      	ldr	r3, [r3, #0]
}
 800c80c:	4618      	mov	r0, r3
 800c80e:	46bd      	mov	sp, r7
 800c810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c814:	4770      	bx	lr
 800c816:	bf00      	nop
 800c818:	20000000 	.word	0x20000000

0800c81c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c81c:	b580      	push	{r7, lr}
 800c81e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800c820:	f7ff fff0 	bl	800c804 <HAL_RCC_GetHCLKFreq>
 800c824:	4601      	mov	r1, r0
 800c826:	4b05      	ldr	r3, [pc, #20]	; (800c83c <HAL_RCC_GetPCLK1Freq+0x20>)
 800c828:	689b      	ldr	r3, [r3, #8]
 800c82a:	0a9b      	lsrs	r3, r3, #10
 800c82c:	f003 0307 	and.w	r3, r3, #7
 800c830:	4a03      	ldr	r2, [pc, #12]	; (800c840 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c832:	5cd3      	ldrb	r3, [r2, r3]
 800c834:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c838:	4618      	mov	r0, r3
 800c83a:	bd80      	pop	{r7, pc}
 800c83c:	40023800 	.word	0x40023800
 800c840:	080191d0 	.word	0x080191d0

0800c844 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c844:	b580      	push	{r7, lr}
 800c846:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800c848:	f7ff ffdc 	bl	800c804 <HAL_RCC_GetHCLKFreq>
 800c84c:	4601      	mov	r1, r0
 800c84e:	4b05      	ldr	r3, [pc, #20]	; (800c864 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c850:	689b      	ldr	r3, [r3, #8]
 800c852:	0b5b      	lsrs	r3, r3, #13
 800c854:	f003 0307 	and.w	r3, r3, #7
 800c858:	4a03      	ldr	r2, [pc, #12]	; (800c868 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c85a:	5cd3      	ldrb	r3, [r2, r3]
 800c85c:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c860:	4618      	mov	r0, r3
 800c862:	bd80      	pop	{r7, pc}
 800c864:	40023800 	.word	0x40023800
 800c868:	080191d0 	.word	0x080191d0

0800c86c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b088      	sub	sp, #32
 800c870:	af00      	add	r7, sp, #0
 800c872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c874:	2300      	movs	r3, #0
 800c876:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800c878:	2300      	movs	r3, #0
 800c87a:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 800c87c:	2300      	movs	r3, #0
 800c87e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 800c880:	2300      	movs	r3, #0
 800c882:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800c884:	2300      	movs	r3, #0
 800c886:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c890:	2b00      	cmp	r3, #0
 800c892:	d00a      	beq.n	800c8aa <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c894:	4b66      	ldr	r3, [pc, #408]	; (800ca30 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c896:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c89a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c8a2:	4963      	ldr	r1, [pc, #396]	; (800ca30 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c8a4:	4313      	orrs	r3, r2
 800c8a6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d00a      	beq.n	800c8cc <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800c8b6:	4b5e      	ldr	r3, [pc, #376]	; (800ca30 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c8b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c8bc:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8c4:	495a      	ldr	r1, [pc, #360]	; (800ca30 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c8c6:	4313      	orrs	r3, r2
 800c8c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	f003 0301 	and.w	r3, r3, #1
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d10b      	bne.n	800c8f0 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d105      	bne.n	800c8f0 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d075      	beq.n	800c9dc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c8f0:	4b50      	ldr	r3, [pc, #320]	; (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800c8f2:	2200      	movs	r2, #0
 800c8f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c8f6:	f7fd fb1b 	bl	8009f30 <HAL_GetTick>
 800c8fa:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c8fc:	e008      	b.n	800c910 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c8fe:	f7fd fb17 	bl	8009f30 <HAL_GetTick>
 800c902:	4602      	mov	r2, r0
 800c904:	69fb      	ldr	r3, [r7, #28]
 800c906:	1ad3      	subs	r3, r2, r3
 800c908:	2b02      	cmp	r3, #2
 800c90a:	d901      	bls.n	800c910 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c90c:	2303      	movs	r3, #3
 800c90e:	e1dc      	b.n	800ccca <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c910:	4b47      	ldr	r3, [pc, #284]	; (800ca30 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d1f0      	bne.n	800c8fe <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	f003 0301 	and.w	r3, r3, #1
 800c924:	2b00      	cmp	r3, #0
 800c926:	d009      	beq.n	800c93c <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	685b      	ldr	r3, [r3, #4]
 800c92c:	019a      	lsls	r2, r3, #6
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	689b      	ldr	r3, [r3, #8]
 800c932:	071b      	lsls	r3, r3, #28
 800c934:	493e      	ldr	r1, [pc, #248]	; (800ca30 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c936:	4313      	orrs	r3, r2
 800c938:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	f003 0302 	and.w	r3, r3, #2
 800c944:	2b00      	cmp	r3, #0
 800c946:	d01f      	beq.n	800c988 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c948:	4b39      	ldr	r3, [pc, #228]	; (800ca30 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c94a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c94e:	0f1b      	lsrs	r3, r3, #28
 800c950:	f003 0307 	and.w	r3, r3, #7
 800c954:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	685b      	ldr	r3, [r3, #4]
 800c95a:	019a      	lsls	r2, r3, #6
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	68db      	ldr	r3, [r3, #12]
 800c960:	061b      	lsls	r3, r3, #24
 800c962:	431a      	orrs	r2, r3
 800c964:	69bb      	ldr	r3, [r7, #24]
 800c966:	071b      	lsls	r3, r3, #28
 800c968:	4931      	ldr	r1, [pc, #196]	; (800ca30 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c96a:	4313      	orrs	r3, r2
 800c96c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800c970:	4b2f      	ldr	r3, [pc, #188]	; (800ca30 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c972:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c976:	f023 021f 	bic.w	r2, r3, #31
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	6a1b      	ldr	r3, [r3, #32]
 800c97e:	3b01      	subs	r3, #1
 800c980:	492b      	ldr	r1, [pc, #172]	; (800ca30 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c982:	4313      	orrs	r3, r2
 800c984:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c990:	2b00      	cmp	r3, #0
 800c992:	d00d      	beq.n	800c9b0 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	685b      	ldr	r3, [r3, #4]
 800c998:	019a      	lsls	r2, r3, #6
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	68db      	ldr	r3, [r3, #12]
 800c99e:	061b      	lsls	r3, r3, #24
 800c9a0:	431a      	orrs	r2, r3
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	689b      	ldr	r3, [r3, #8]
 800c9a6:	071b      	lsls	r3, r3, #28
 800c9a8:	4921      	ldr	r1, [pc, #132]	; (800ca30 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c9aa:	4313      	orrs	r3, r2
 800c9ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c9b0:	4b20      	ldr	r3, [pc, #128]	; (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800c9b2:	2201      	movs	r2, #1
 800c9b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c9b6:	f7fd fabb 	bl	8009f30 <HAL_GetTick>
 800c9ba:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c9bc:	e008      	b.n	800c9d0 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c9be:	f7fd fab7 	bl	8009f30 <HAL_GetTick>
 800c9c2:	4602      	mov	r2, r0
 800c9c4:	69fb      	ldr	r3, [r7, #28]
 800c9c6:	1ad3      	subs	r3, r2, r3
 800c9c8:	2b02      	cmp	r3, #2
 800c9ca:	d901      	bls.n	800c9d0 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c9cc:	2303      	movs	r3, #3
 800c9ce:	e17c      	b.n	800ccca <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c9d0:	4b17      	ldr	r3, [pc, #92]	; (800ca30 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d0f0      	beq.n	800c9be <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	f003 0304 	and.w	r3, r3, #4
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d112      	bne.n	800ca0e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d10c      	bne.n	800ca0e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	f000 80ce 	beq.w	800cb9e <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800ca06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ca0a:	f040 80c8 	bne.w	800cb9e <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800ca0e:	4b0a      	ldr	r3, [pc, #40]	; (800ca38 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800ca10:	2200      	movs	r2, #0
 800ca12:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800ca14:	f7fd fa8c 	bl	8009f30 <HAL_GetTick>
 800ca18:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800ca1a:	e00f      	b.n	800ca3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800ca1c:	f7fd fa88 	bl	8009f30 <HAL_GetTick>
 800ca20:	4602      	mov	r2, r0
 800ca22:	69fb      	ldr	r3, [r7, #28]
 800ca24:	1ad3      	subs	r3, r2, r3
 800ca26:	2b02      	cmp	r3, #2
 800ca28:	d908      	bls.n	800ca3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800ca2a:	2303      	movs	r3, #3
 800ca2c:	e14d      	b.n	800ccca <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800ca2e:	bf00      	nop
 800ca30:	40023800 	.word	0x40023800
 800ca34:	42470068 	.word	0x42470068
 800ca38:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800ca3c:	4ba5      	ldr	r3, [pc, #660]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ca44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ca48:	d0e8      	beq.n	800ca1c <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	f003 0304 	and.w	r3, r3, #4
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d02e      	beq.n	800cab4 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800ca56:	4b9f      	ldr	r3, [pc, #636]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ca58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca5c:	0c1b      	lsrs	r3, r3, #16
 800ca5e:	f003 0303 	and.w	r3, r3, #3
 800ca62:	3301      	adds	r3, #1
 800ca64:	005b      	lsls	r3, r3, #1
 800ca66:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800ca68:	4b9a      	ldr	r3, [pc, #616]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ca6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca6e:	0f1b      	lsrs	r3, r3, #28
 800ca70:	f003 0307 	and.w	r3, r3, #7
 800ca74:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	691b      	ldr	r3, [r3, #16]
 800ca7a:	019a      	lsls	r2, r3, #6
 800ca7c:	697b      	ldr	r3, [r7, #20]
 800ca7e:	085b      	lsrs	r3, r3, #1
 800ca80:	3b01      	subs	r3, #1
 800ca82:	041b      	lsls	r3, r3, #16
 800ca84:	431a      	orrs	r2, r3
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	699b      	ldr	r3, [r3, #24]
 800ca8a:	061b      	lsls	r3, r3, #24
 800ca8c:	431a      	orrs	r2, r3
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	071b      	lsls	r3, r3, #28
 800ca92:	4990      	ldr	r1, [pc, #576]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ca94:	4313      	orrs	r3, r2
 800ca96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800ca9a:	4b8e      	ldr	r3, [pc, #568]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ca9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800caa0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800caa8:	3b01      	subs	r3, #1
 800caaa:	021b      	lsls	r3, r3, #8
 800caac:	4989      	ldr	r1, [pc, #548]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800caae:	4313      	orrs	r3, r2
 800cab0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	f003 0308 	and.w	r3, r3, #8
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d02c      	beq.n	800cb1a <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800cac0:	4b84      	ldr	r3, [pc, #528]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cac6:	0c1b      	lsrs	r3, r3, #16
 800cac8:	f003 0303 	and.w	r3, r3, #3
 800cacc:	3301      	adds	r3, #1
 800cace:	005b      	lsls	r3, r3, #1
 800cad0:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800cad2:	4b80      	ldr	r3, [pc, #512]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cad8:	0e1b      	lsrs	r3, r3, #24
 800cada:	f003 030f 	and.w	r3, r3, #15
 800cade:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	691b      	ldr	r3, [r3, #16]
 800cae4:	019a      	lsls	r2, r3, #6
 800cae6:	697b      	ldr	r3, [r7, #20]
 800cae8:	085b      	lsrs	r3, r3, #1
 800caea:	3b01      	subs	r3, #1
 800caec:	041b      	lsls	r3, r3, #16
 800caee:	431a      	orrs	r2, r3
 800caf0:	693b      	ldr	r3, [r7, #16]
 800caf2:	061b      	lsls	r3, r3, #24
 800caf4:	431a      	orrs	r2, r3
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	69db      	ldr	r3, [r3, #28]
 800cafa:	071b      	lsls	r3, r3, #28
 800cafc:	4975      	ldr	r1, [pc, #468]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cafe:	4313      	orrs	r3, r2
 800cb00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800cb04:	4b73      	ldr	r3, [pc, #460]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cb06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cb0a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb12:	4970      	ldr	r1, [pc, #448]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cb14:	4313      	orrs	r3, r2
 800cb16:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d024      	beq.n	800cb70 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800cb2a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cb2e:	d11f      	bne.n	800cb70 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800cb30:	4b68      	ldr	r3, [pc, #416]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cb32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb36:	0e1b      	lsrs	r3, r3, #24
 800cb38:	f003 030f 	and.w	r3, r3, #15
 800cb3c:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800cb3e:	4b65      	ldr	r3, [pc, #404]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cb40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb44:	0f1b      	lsrs	r3, r3, #28
 800cb46:	f003 0307 	and.w	r3, r3, #7
 800cb4a:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	691b      	ldr	r3, [r3, #16]
 800cb50:	019a      	lsls	r2, r3, #6
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	695b      	ldr	r3, [r3, #20]
 800cb56:	085b      	lsrs	r3, r3, #1
 800cb58:	3b01      	subs	r3, #1
 800cb5a:	041b      	lsls	r3, r3, #16
 800cb5c:	431a      	orrs	r2, r3
 800cb5e:	693b      	ldr	r3, [r7, #16]
 800cb60:	061b      	lsls	r3, r3, #24
 800cb62:	431a      	orrs	r2, r3
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	071b      	lsls	r3, r3, #28
 800cb68:	495a      	ldr	r1, [pc, #360]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cb6a:	4313      	orrs	r3, r2
 800cb6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800cb70:	4b59      	ldr	r3, [pc, #356]	; (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800cb72:	2201      	movs	r2, #1
 800cb74:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800cb76:	f7fd f9db 	bl	8009f30 <HAL_GetTick>
 800cb7a:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800cb7c:	e008      	b.n	800cb90 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800cb7e:	f7fd f9d7 	bl	8009f30 <HAL_GetTick>
 800cb82:	4602      	mov	r2, r0
 800cb84:	69fb      	ldr	r3, [r7, #28]
 800cb86:	1ad3      	subs	r3, r2, r3
 800cb88:	2b02      	cmp	r3, #2
 800cb8a:	d901      	bls.n	800cb90 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800cb8c:	2303      	movs	r3, #3
 800cb8e:	e09c      	b.n	800ccca <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800cb90:	4b50      	ldr	r3, [pc, #320]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cb98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cb9c:	d1ef      	bne.n	800cb7e <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	f003 0320 	and.w	r3, r3, #32
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	f000 8083 	beq.w	800ccb2 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800cbac:	2300      	movs	r3, #0
 800cbae:	60bb      	str	r3, [r7, #8]
 800cbb0:	4b48      	ldr	r3, [pc, #288]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cbb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbb4:	4a47      	ldr	r2, [pc, #284]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cbb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cbba:	6413      	str	r3, [r2, #64]	; 0x40
 800cbbc:	4b45      	ldr	r3, [pc, #276]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cbbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cbc4:	60bb      	str	r3, [r7, #8]
 800cbc6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800cbc8:	4b44      	ldr	r3, [pc, #272]	; (800ccdc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	4a43      	ldr	r2, [pc, #268]	; (800ccdc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800cbce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cbd2:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cbd4:	f7fd f9ac 	bl	8009f30 <HAL_GetTick>
 800cbd8:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800cbda:	e008      	b.n	800cbee <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800cbdc:	f7fd f9a8 	bl	8009f30 <HAL_GetTick>
 800cbe0:	4602      	mov	r2, r0
 800cbe2:	69fb      	ldr	r3, [r7, #28]
 800cbe4:	1ad3      	subs	r3, r2, r3
 800cbe6:	2b02      	cmp	r3, #2
 800cbe8:	d901      	bls.n	800cbee <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800cbea:	2303      	movs	r3, #3
 800cbec:	e06d      	b.n	800ccca <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800cbee:	4b3b      	ldr	r3, [pc, #236]	; (800ccdc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d0f0      	beq.n	800cbdc <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800cbfa:	4b36      	ldr	r3, [pc, #216]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cbfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cbfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cc02:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800cc04:	69bb      	ldr	r3, [r7, #24]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d02f      	beq.n	800cc6a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cc12:	69ba      	ldr	r2, [r7, #24]
 800cc14:	429a      	cmp	r2, r3
 800cc16:	d028      	beq.n	800cc6a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800cc18:	4b2e      	ldr	r3, [pc, #184]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cc1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cc20:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800cc22:	4b2f      	ldr	r3, [pc, #188]	; (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800cc24:	2201      	movs	r2, #1
 800cc26:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800cc28:	4b2d      	ldr	r3, [pc, #180]	; (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800cc2e:	4a29      	ldr	r2, [pc, #164]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cc30:	69bb      	ldr	r3, [r7, #24]
 800cc32:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800cc34:	4b27      	ldr	r3, [pc, #156]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cc36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc38:	f003 0301 	and.w	r3, r3, #1
 800cc3c:	2b01      	cmp	r3, #1
 800cc3e:	d114      	bne.n	800cc6a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800cc40:	f7fd f976 	bl	8009f30 <HAL_GetTick>
 800cc44:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cc46:	e00a      	b.n	800cc5e <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800cc48:	f7fd f972 	bl	8009f30 <HAL_GetTick>
 800cc4c:	4602      	mov	r2, r0
 800cc4e:	69fb      	ldr	r3, [r7, #28]
 800cc50:	1ad3      	subs	r3, r2, r3
 800cc52:	f241 3288 	movw	r2, #5000	; 0x1388
 800cc56:	4293      	cmp	r3, r2
 800cc58:	d901      	bls.n	800cc5e <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800cc5a:	2303      	movs	r3, #3
 800cc5c:	e035      	b.n	800ccca <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cc5e:	4b1d      	ldr	r3, [pc, #116]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cc60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc62:	f003 0302 	and.w	r3, r3, #2
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d0ee      	beq.n	800cc48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cc72:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cc76:	d10d      	bne.n	800cc94 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800cc78:	4b16      	ldr	r3, [pc, #88]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cc7a:	689b      	ldr	r3, [r3, #8]
 800cc7c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc84:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800cc88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cc8c:	4911      	ldr	r1, [pc, #68]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cc8e:	4313      	orrs	r3, r2
 800cc90:	608b      	str	r3, [r1, #8]
 800cc92:	e005      	b.n	800cca0 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800cc94:	4b0f      	ldr	r3, [pc, #60]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cc96:	689b      	ldr	r3, [r3, #8]
 800cc98:	4a0e      	ldr	r2, [pc, #56]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cc9a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800cc9e:	6093      	str	r3, [r2, #8]
 800cca0:	4b0c      	ldr	r3, [pc, #48]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cca2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cca8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ccac:	4909      	ldr	r1, [pc, #36]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800ccae:	4313      	orrs	r3, r2
 800ccb0:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	f003 0310 	and.w	r3, r3, #16
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d004      	beq.n	800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800ccc4:	4b07      	ldr	r3, [pc, #28]	; (800cce4 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800ccc6:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800ccc8:	2300      	movs	r3, #0
}
 800ccca:	4618      	mov	r0, r3
 800cccc:	3720      	adds	r7, #32
 800ccce:	46bd      	mov	sp, r7
 800ccd0:	bd80      	pop	{r7, pc}
 800ccd2:	bf00      	nop
 800ccd4:	40023800 	.word	0x40023800
 800ccd8:	42470070 	.word	0x42470070
 800ccdc:	40007000 	.word	0x40007000
 800cce0:	42470e40 	.word	0x42470e40
 800cce4:	424711e0 	.word	0x424711e0

0800cce8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b086      	sub	sp, #24
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	f003 0301 	and.w	r3, r3, #1
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d075      	beq.n	800cdec <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800cd00:	4ba2      	ldr	r3, [pc, #648]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cd02:	689b      	ldr	r3, [r3, #8]
 800cd04:	f003 030c 	and.w	r3, r3, #12
 800cd08:	2b04      	cmp	r3, #4
 800cd0a:	d00c      	beq.n	800cd26 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cd0c:	4b9f      	ldr	r3, [pc, #636]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cd0e:	689b      	ldr	r3, [r3, #8]
 800cd10:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800cd14:	2b08      	cmp	r3, #8
 800cd16:	d112      	bne.n	800cd3e <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800cd18:	4b9c      	ldr	r3, [pc, #624]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cd1a:	685b      	ldr	r3, [r3, #4]
 800cd1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cd20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cd24:	d10b      	bne.n	800cd3e <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cd26:	4b99      	ldr	r3, [pc, #612]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d05b      	beq.n	800cdea <HAL_RCC_OscConfig+0x102>
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	685b      	ldr	r3, [r3, #4]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d157      	bne.n	800cdea <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800cd3a:	2301      	movs	r3, #1
 800cd3c:	e20b      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	685b      	ldr	r3, [r3, #4]
 800cd42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cd46:	d106      	bne.n	800cd56 <HAL_RCC_OscConfig+0x6e>
 800cd48:	4b90      	ldr	r3, [pc, #576]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	4a8f      	ldr	r2, [pc, #572]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cd4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cd52:	6013      	str	r3, [r2, #0]
 800cd54:	e01d      	b.n	800cd92 <HAL_RCC_OscConfig+0xaa>
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	685b      	ldr	r3, [r3, #4]
 800cd5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800cd5e:	d10c      	bne.n	800cd7a <HAL_RCC_OscConfig+0x92>
 800cd60:	4b8a      	ldr	r3, [pc, #552]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	4a89      	ldr	r2, [pc, #548]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cd66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800cd6a:	6013      	str	r3, [r2, #0]
 800cd6c:	4b87      	ldr	r3, [pc, #540]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	4a86      	ldr	r2, [pc, #536]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cd72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cd76:	6013      	str	r3, [r2, #0]
 800cd78:	e00b      	b.n	800cd92 <HAL_RCC_OscConfig+0xaa>
 800cd7a:	4b84      	ldr	r3, [pc, #528]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	4a83      	ldr	r2, [pc, #524]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cd80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cd84:	6013      	str	r3, [r2, #0]
 800cd86:	4b81      	ldr	r3, [pc, #516]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	4a80      	ldr	r2, [pc, #512]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cd8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cd90:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	685b      	ldr	r3, [r3, #4]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d013      	beq.n	800cdc2 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cd9a:	f7fd f8c9 	bl	8009f30 <HAL_GetTick>
 800cd9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cda0:	e008      	b.n	800cdb4 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800cda2:	f7fd f8c5 	bl	8009f30 <HAL_GetTick>
 800cda6:	4602      	mov	r2, r0
 800cda8:	693b      	ldr	r3, [r7, #16]
 800cdaa:	1ad3      	subs	r3, r2, r3
 800cdac:	2b64      	cmp	r3, #100	; 0x64
 800cdae:	d901      	bls.n	800cdb4 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800cdb0:	2303      	movs	r3, #3
 800cdb2:	e1d0      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cdb4:	4b75      	ldr	r3, [pc, #468]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d0f0      	beq.n	800cda2 <HAL_RCC_OscConfig+0xba>
 800cdc0:	e014      	b.n	800cdec <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cdc2:	f7fd f8b5 	bl	8009f30 <HAL_GetTick>
 800cdc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800cdc8:	e008      	b.n	800cddc <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800cdca:	f7fd f8b1 	bl	8009f30 <HAL_GetTick>
 800cdce:	4602      	mov	r2, r0
 800cdd0:	693b      	ldr	r3, [r7, #16]
 800cdd2:	1ad3      	subs	r3, r2, r3
 800cdd4:	2b64      	cmp	r3, #100	; 0x64
 800cdd6:	d901      	bls.n	800cddc <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800cdd8:	2303      	movs	r3, #3
 800cdda:	e1bc      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800cddc:	4b6b      	ldr	r3, [pc, #428]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d1f0      	bne.n	800cdca <HAL_RCC_OscConfig+0xe2>
 800cde8:	e000      	b.n	800cdec <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cdea:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	f003 0302 	and.w	r3, r3, #2
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d063      	beq.n	800cec0 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800cdf8:	4b64      	ldr	r3, [pc, #400]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cdfa:	689b      	ldr	r3, [r3, #8]
 800cdfc:	f003 030c 	and.w	r3, r3, #12
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d00b      	beq.n	800ce1c <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ce04:	4b61      	ldr	r3, [pc, #388]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800ce06:	689b      	ldr	r3, [r3, #8]
 800ce08:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800ce0c:	2b08      	cmp	r3, #8
 800ce0e:	d11c      	bne.n	800ce4a <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ce10:	4b5e      	ldr	r3, [pc, #376]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800ce12:	685b      	ldr	r3, [r3, #4]
 800ce14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d116      	bne.n	800ce4a <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ce1c:	4b5b      	ldr	r3, [pc, #364]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	f003 0302 	and.w	r3, r3, #2
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d005      	beq.n	800ce34 <HAL_RCC_OscConfig+0x14c>
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	68db      	ldr	r3, [r3, #12]
 800ce2c:	2b01      	cmp	r3, #1
 800ce2e:	d001      	beq.n	800ce34 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800ce30:	2301      	movs	r3, #1
 800ce32:	e190      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ce34:	4b55      	ldr	r3, [pc, #340]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	691b      	ldr	r3, [r3, #16]
 800ce40:	00db      	lsls	r3, r3, #3
 800ce42:	4952      	ldr	r1, [pc, #328]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800ce44:	4313      	orrs	r3, r2
 800ce46:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ce48:	e03a      	b.n	800cec0 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	68db      	ldr	r3, [r3, #12]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d020      	beq.n	800ce94 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ce52:	4b4f      	ldr	r3, [pc, #316]	; (800cf90 <HAL_RCC_OscConfig+0x2a8>)
 800ce54:	2201      	movs	r2, #1
 800ce56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce58:	f7fd f86a 	bl	8009f30 <HAL_GetTick>
 800ce5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ce5e:	e008      	b.n	800ce72 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800ce60:	f7fd f866 	bl	8009f30 <HAL_GetTick>
 800ce64:	4602      	mov	r2, r0
 800ce66:	693b      	ldr	r3, [r7, #16]
 800ce68:	1ad3      	subs	r3, r2, r3
 800ce6a:	2b02      	cmp	r3, #2
 800ce6c:	d901      	bls.n	800ce72 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800ce6e:	2303      	movs	r3, #3
 800ce70:	e171      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ce72:	4b46      	ldr	r3, [pc, #280]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	f003 0302 	and.w	r3, r3, #2
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d0f0      	beq.n	800ce60 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ce7e:	4b43      	ldr	r3, [pc, #268]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	691b      	ldr	r3, [r3, #16]
 800ce8a:	00db      	lsls	r3, r3, #3
 800ce8c:	493f      	ldr	r1, [pc, #252]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800ce8e:	4313      	orrs	r3, r2
 800ce90:	600b      	str	r3, [r1, #0]
 800ce92:	e015      	b.n	800cec0 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ce94:	4b3e      	ldr	r3, [pc, #248]	; (800cf90 <HAL_RCC_OscConfig+0x2a8>)
 800ce96:	2200      	movs	r2, #0
 800ce98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce9a:	f7fd f849 	bl	8009f30 <HAL_GetTick>
 800ce9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800cea0:	e008      	b.n	800ceb4 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800cea2:	f7fd f845 	bl	8009f30 <HAL_GetTick>
 800cea6:	4602      	mov	r2, r0
 800cea8:	693b      	ldr	r3, [r7, #16]
 800ceaa:	1ad3      	subs	r3, r2, r3
 800ceac:	2b02      	cmp	r3, #2
 800ceae:	d901      	bls.n	800ceb4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800ceb0:	2303      	movs	r3, #3
 800ceb2:	e150      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ceb4:	4b35      	ldr	r3, [pc, #212]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	f003 0302 	and.w	r3, r3, #2
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d1f0      	bne.n	800cea2 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	f003 0308 	and.w	r3, r3, #8
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d030      	beq.n	800cf2e <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	695b      	ldr	r3, [r3, #20]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d016      	beq.n	800cf02 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ced4:	4b2f      	ldr	r3, [pc, #188]	; (800cf94 <HAL_RCC_OscConfig+0x2ac>)
 800ced6:	2201      	movs	r2, #1
 800ced8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ceda:	f7fd f829 	bl	8009f30 <HAL_GetTick>
 800cede:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cee0:	e008      	b.n	800cef4 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800cee2:	f7fd f825 	bl	8009f30 <HAL_GetTick>
 800cee6:	4602      	mov	r2, r0
 800cee8:	693b      	ldr	r3, [r7, #16]
 800ceea:	1ad3      	subs	r3, r2, r3
 800ceec:	2b02      	cmp	r3, #2
 800ceee:	d901      	bls.n	800cef4 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800cef0:	2303      	movs	r3, #3
 800cef2:	e130      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800cef4:	4b25      	ldr	r3, [pc, #148]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cef6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cef8:	f003 0302 	and.w	r3, r3, #2
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d0f0      	beq.n	800cee2 <HAL_RCC_OscConfig+0x1fa>
 800cf00:	e015      	b.n	800cf2e <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800cf02:	4b24      	ldr	r3, [pc, #144]	; (800cf94 <HAL_RCC_OscConfig+0x2ac>)
 800cf04:	2200      	movs	r2, #0
 800cf06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cf08:	f7fd f812 	bl	8009f30 <HAL_GetTick>
 800cf0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cf0e:	e008      	b.n	800cf22 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800cf10:	f7fd f80e 	bl	8009f30 <HAL_GetTick>
 800cf14:	4602      	mov	r2, r0
 800cf16:	693b      	ldr	r3, [r7, #16]
 800cf18:	1ad3      	subs	r3, r2, r3
 800cf1a:	2b02      	cmp	r3, #2
 800cf1c:	d901      	bls.n	800cf22 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800cf1e:	2303      	movs	r3, #3
 800cf20:	e119      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800cf22:	4b1a      	ldr	r3, [pc, #104]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cf24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cf26:	f003 0302 	and.w	r3, r3, #2
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d1f0      	bne.n	800cf10 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	f003 0304 	and.w	r3, r3, #4
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	f000 809f 	beq.w	800d07a <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cf40:	4b12      	ldr	r3, [pc, #72]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cf42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d10f      	bne.n	800cf6c <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	60fb      	str	r3, [r7, #12]
 800cf50:	4b0e      	ldr	r3, [pc, #56]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cf52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf54:	4a0d      	ldr	r2, [pc, #52]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cf56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf5a:	6413      	str	r3, [r2, #64]	; 0x40
 800cf5c:	4b0b      	ldr	r3, [pc, #44]	; (800cf8c <HAL_RCC_OscConfig+0x2a4>)
 800cf5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cf64:	60fb      	str	r3, [r7, #12]
 800cf66:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800cf68:	2301      	movs	r3, #1
 800cf6a:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cf6c:	4b0a      	ldr	r3, [pc, #40]	; (800cf98 <HAL_RCC_OscConfig+0x2b0>)
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d120      	bne.n	800cfba <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800cf78:	4b07      	ldr	r3, [pc, #28]	; (800cf98 <HAL_RCC_OscConfig+0x2b0>)
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	4a06      	ldr	r2, [pc, #24]	; (800cf98 <HAL_RCC_OscConfig+0x2b0>)
 800cf7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cf82:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cf84:	f7fc ffd4 	bl	8009f30 <HAL_GetTick>
 800cf88:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cf8a:	e010      	b.n	800cfae <HAL_RCC_OscConfig+0x2c6>
 800cf8c:	40023800 	.word	0x40023800
 800cf90:	42470000 	.word	0x42470000
 800cf94:	42470e80 	.word	0x42470e80
 800cf98:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cf9c:	f7fc ffc8 	bl	8009f30 <HAL_GetTick>
 800cfa0:	4602      	mov	r2, r0
 800cfa2:	693b      	ldr	r3, [r7, #16]
 800cfa4:	1ad3      	subs	r3, r2, r3
 800cfa6:	2b02      	cmp	r3, #2
 800cfa8:	d901      	bls.n	800cfae <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800cfaa:	2303      	movs	r3, #3
 800cfac:	e0d3      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800cfae:	4b6c      	ldr	r3, [pc, #432]	; (800d160 <HAL_RCC_OscConfig+0x478>)
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d0f0      	beq.n	800cf9c <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	689b      	ldr	r3, [r3, #8]
 800cfbe:	2b01      	cmp	r3, #1
 800cfc0:	d106      	bne.n	800cfd0 <HAL_RCC_OscConfig+0x2e8>
 800cfc2:	4b68      	ldr	r3, [pc, #416]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800cfc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cfc6:	4a67      	ldr	r2, [pc, #412]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800cfc8:	f043 0301 	orr.w	r3, r3, #1
 800cfcc:	6713      	str	r3, [r2, #112]	; 0x70
 800cfce:	e01c      	b.n	800d00a <HAL_RCC_OscConfig+0x322>
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	689b      	ldr	r3, [r3, #8]
 800cfd4:	2b05      	cmp	r3, #5
 800cfd6:	d10c      	bne.n	800cff2 <HAL_RCC_OscConfig+0x30a>
 800cfd8:	4b62      	ldr	r3, [pc, #392]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800cfda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cfdc:	4a61      	ldr	r2, [pc, #388]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800cfde:	f043 0304 	orr.w	r3, r3, #4
 800cfe2:	6713      	str	r3, [r2, #112]	; 0x70
 800cfe4:	4b5f      	ldr	r3, [pc, #380]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800cfe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cfe8:	4a5e      	ldr	r2, [pc, #376]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800cfea:	f043 0301 	orr.w	r3, r3, #1
 800cfee:	6713      	str	r3, [r2, #112]	; 0x70
 800cff0:	e00b      	b.n	800d00a <HAL_RCC_OscConfig+0x322>
 800cff2:	4b5c      	ldr	r3, [pc, #368]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800cff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cff6:	4a5b      	ldr	r2, [pc, #364]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800cff8:	f023 0301 	bic.w	r3, r3, #1
 800cffc:	6713      	str	r3, [r2, #112]	; 0x70
 800cffe:	4b59      	ldr	r3, [pc, #356]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800d000:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d002:	4a58      	ldr	r2, [pc, #352]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800d004:	f023 0304 	bic.w	r3, r3, #4
 800d008:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	689b      	ldr	r3, [r3, #8]
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d015      	beq.n	800d03e <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d012:	f7fc ff8d 	bl	8009f30 <HAL_GetTick>
 800d016:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d018:	e00a      	b.n	800d030 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d01a:	f7fc ff89 	bl	8009f30 <HAL_GetTick>
 800d01e:	4602      	mov	r2, r0
 800d020:	693b      	ldr	r3, [r7, #16]
 800d022:	1ad3      	subs	r3, r2, r3
 800d024:	f241 3288 	movw	r2, #5000	; 0x1388
 800d028:	4293      	cmp	r3, r2
 800d02a:	d901      	bls.n	800d030 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800d02c:	2303      	movs	r3, #3
 800d02e:	e092      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d030:	4b4c      	ldr	r3, [pc, #304]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800d032:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d034:	f003 0302 	and.w	r3, r3, #2
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d0ee      	beq.n	800d01a <HAL_RCC_OscConfig+0x332>
 800d03c:	e014      	b.n	800d068 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d03e:	f7fc ff77 	bl	8009f30 <HAL_GetTick>
 800d042:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d044:	e00a      	b.n	800d05c <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d046:	f7fc ff73 	bl	8009f30 <HAL_GetTick>
 800d04a:	4602      	mov	r2, r0
 800d04c:	693b      	ldr	r3, [r7, #16]
 800d04e:	1ad3      	subs	r3, r2, r3
 800d050:	f241 3288 	movw	r2, #5000	; 0x1388
 800d054:	4293      	cmp	r3, r2
 800d056:	d901      	bls.n	800d05c <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800d058:	2303      	movs	r3, #3
 800d05a:	e07c      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d05c:	4b41      	ldr	r3, [pc, #260]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800d05e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d060:	f003 0302 	and.w	r3, r3, #2
 800d064:	2b00      	cmp	r3, #0
 800d066:	d1ee      	bne.n	800d046 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d068:	7dfb      	ldrb	r3, [r7, #23]
 800d06a:	2b01      	cmp	r3, #1
 800d06c:	d105      	bne.n	800d07a <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d06e:	4b3d      	ldr	r3, [pc, #244]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800d070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d072:	4a3c      	ldr	r2, [pc, #240]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800d074:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d078:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	699b      	ldr	r3, [r3, #24]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d068      	beq.n	800d154 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d082:	4b38      	ldr	r3, [pc, #224]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800d084:	689b      	ldr	r3, [r3, #8]
 800d086:	f003 030c 	and.w	r3, r3, #12
 800d08a:	2b08      	cmp	r3, #8
 800d08c:	d060      	beq.n	800d150 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	699b      	ldr	r3, [r3, #24]
 800d092:	2b02      	cmp	r3, #2
 800d094:	d145      	bne.n	800d122 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d096:	4b34      	ldr	r3, [pc, #208]	; (800d168 <HAL_RCC_OscConfig+0x480>)
 800d098:	2200      	movs	r2, #0
 800d09a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d09c:	f7fc ff48 	bl	8009f30 <HAL_GetTick>
 800d0a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d0a2:	e008      	b.n	800d0b6 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d0a4:	f7fc ff44 	bl	8009f30 <HAL_GetTick>
 800d0a8:	4602      	mov	r2, r0
 800d0aa:	693b      	ldr	r3, [r7, #16]
 800d0ac:	1ad3      	subs	r3, r2, r3
 800d0ae:	2b02      	cmp	r3, #2
 800d0b0:	d901      	bls.n	800d0b6 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800d0b2:	2303      	movs	r3, #3
 800d0b4:	e04f      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d0b6:	4b2b      	ldr	r3, [pc, #172]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d1f0      	bne.n	800d0a4 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	69da      	ldr	r2, [r3, #28]
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	6a1b      	ldr	r3, [r3, #32]
 800d0ca:	431a      	orrs	r2, r3
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d0d0:	019b      	lsls	r3, r3, #6
 800d0d2:	431a      	orrs	r2, r3
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0d8:	085b      	lsrs	r3, r3, #1
 800d0da:	3b01      	subs	r3, #1
 800d0dc:	041b      	lsls	r3, r3, #16
 800d0de:	431a      	orrs	r2, r3
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0e4:	061b      	lsls	r3, r3, #24
 800d0e6:	431a      	orrs	r2, r3
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0ec:	071b      	lsls	r3, r3, #28
 800d0ee:	491d      	ldr	r1, [pc, #116]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800d0f0:	4313      	orrs	r3, r2
 800d0f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d0f4:	4b1c      	ldr	r3, [pc, #112]	; (800d168 <HAL_RCC_OscConfig+0x480>)
 800d0f6:	2201      	movs	r2, #1
 800d0f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d0fa:	f7fc ff19 	bl	8009f30 <HAL_GetTick>
 800d0fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d100:	e008      	b.n	800d114 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d102:	f7fc ff15 	bl	8009f30 <HAL_GetTick>
 800d106:	4602      	mov	r2, r0
 800d108:	693b      	ldr	r3, [r7, #16]
 800d10a:	1ad3      	subs	r3, r2, r3
 800d10c:	2b02      	cmp	r3, #2
 800d10e:	d901      	bls.n	800d114 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800d110:	2303      	movs	r3, #3
 800d112:	e020      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d114:	4b13      	ldr	r3, [pc, #76]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d0f0      	beq.n	800d102 <HAL_RCC_OscConfig+0x41a>
 800d120:	e018      	b.n	800d154 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d122:	4b11      	ldr	r3, [pc, #68]	; (800d168 <HAL_RCC_OscConfig+0x480>)
 800d124:	2200      	movs	r2, #0
 800d126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d128:	f7fc ff02 	bl	8009f30 <HAL_GetTick>
 800d12c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d12e:	e008      	b.n	800d142 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d130:	f7fc fefe 	bl	8009f30 <HAL_GetTick>
 800d134:	4602      	mov	r2, r0
 800d136:	693b      	ldr	r3, [r7, #16]
 800d138:	1ad3      	subs	r3, r2, r3
 800d13a:	2b02      	cmp	r3, #2
 800d13c:	d901      	bls.n	800d142 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800d13e:	2303      	movs	r3, #3
 800d140:	e009      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d142:	4b08      	ldr	r3, [pc, #32]	; (800d164 <HAL_RCC_OscConfig+0x47c>)
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d1f0      	bne.n	800d130 <HAL_RCC_OscConfig+0x448>
 800d14e:	e001      	b.n	800d154 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800d150:	2301      	movs	r3, #1
 800d152:	e000      	b.n	800d156 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800d154:	2300      	movs	r3, #0
}
 800d156:	4618      	mov	r0, r3
 800d158:	3718      	adds	r7, #24
 800d15a:	46bd      	mov	sp, r7
 800d15c:	bd80      	pop	{r7, pc}
 800d15e:	bf00      	nop
 800d160:	40007000 	.word	0x40007000
 800d164:	40023800 	.word	0x40023800
 800d168:	42470060 	.word	0x42470060

0800d16c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b082      	sub	sp, #8
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	2b00      	cmp	r3, #0
 800d178:	d101      	bne.n	800d17e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800d17a:	2301      	movs	r3, #1
 800d17c:	e022      	b.n	800d1c4 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d184:	b2db      	uxtb	r3, r3
 800d186:	2b00      	cmp	r3, #0
 800d188:	d105      	bne.n	800d196 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	2200      	movs	r2, #0
 800d18e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800d190:	6878      	ldr	r0, [r7, #4]
 800d192:	f7f9 ff8f 	bl	80070b4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	2203      	movs	r2, #3
 800d19a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800d19e:	6878      	ldr	r0, [r7, #4]
 800d1a0:	f000 f814 	bl	800d1cc <HAL_SD_InitCard>
 800d1a4:	4603      	mov	r3, r0
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d001      	beq.n	800d1ae <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800d1aa:	2301      	movs	r3, #1
 800d1ac:	e00a      	b.n	800d1c4 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	2200      	movs	r2, #0
 800d1b8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	2201      	movs	r2, #1
 800d1be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800d1c2:	2300      	movs	r3, #0
}
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	3708      	adds	r7, #8
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	bd80      	pop	{r7, pc}

0800d1cc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d1cc:	b5b0      	push	{r4, r5, r7, lr}
 800d1ce:	b08e      	sub	sp, #56	; 0x38
 800d1d0:	af04      	add	r7, sp, #16
 800d1d2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800d1d8:	2300      	movs	r3, #0
 800d1da:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800d1dc:	2300      	movs	r3, #0
 800d1de:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800d1e8:	2376      	movs	r3, #118	; 0x76
 800d1ea:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	681d      	ldr	r5, [r3, #0]
 800d1f0:	466c      	mov	r4, sp
 800d1f2:	f107 0314 	add.w	r3, r7, #20
 800d1f6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d1fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d1fe:	f107 0308 	add.w	r3, r7, #8
 800d202:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d204:	4628      	mov	r0, r5
 800d206:	f003 fa87 	bl	8010718 <SDIO_Init>
 800d20a:	4603      	mov	r3, r0
 800d20c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800d210:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d214:	2b00      	cmp	r3, #0
 800d216:	d001      	beq.n	800d21c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800d218:	2301      	movs	r3, #1
 800d21a:	e031      	b.n	800d280 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800d21c:	4b1a      	ldr	r3, [pc, #104]	; (800d288 <HAL_SD_InitCard+0xbc>)
 800d21e:	2200      	movs	r2, #0
 800d220:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	4618      	mov	r0, r3
 800d228:	f003 fabf 	bl	80107aa <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800d22c:	4b16      	ldr	r3, [pc, #88]	; (800d288 <HAL_SD_InitCard+0xbc>)
 800d22e:	2201      	movs	r2, #1
 800d230:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d232:	6878      	ldr	r0, [r7, #4]
 800d234:	f000 ffc6 	bl	800e1c4 <SD_PowerON>
 800d238:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d23a:	6a3b      	ldr	r3, [r7, #32]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d00b      	beq.n	800d258 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	2201      	movs	r2, #1
 800d244:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d24c:	6a3b      	ldr	r3, [r7, #32]
 800d24e:	431a      	orrs	r2, r3
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d254:	2301      	movs	r3, #1
 800d256:	e013      	b.n	800d280 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d258:	6878      	ldr	r0, [r7, #4]
 800d25a:	f000 fee5 	bl	800e028 <SD_InitCard>
 800d25e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d260:	6a3b      	ldr	r3, [r7, #32]
 800d262:	2b00      	cmp	r3, #0
 800d264:	d00b      	beq.n	800d27e <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	2201      	movs	r2, #1
 800d26a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d272:	6a3b      	ldr	r3, [r7, #32]
 800d274:	431a      	orrs	r2, r3
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d27a:	2301      	movs	r3, #1
 800d27c:	e000      	b.n	800d280 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800d27e:	2300      	movs	r3, #0
}
 800d280:	4618      	mov	r0, r3
 800d282:	3728      	adds	r7, #40	; 0x28
 800d284:	46bd      	mov	sp, r7
 800d286:	bdb0      	pop	{r4, r5, r7, pc}
 800d288:	422580a0 	.word	0x422580a0

0800d28c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800d28c:	b580      	push	{r7, lr}
 800d28e:	b08c      	sub	sp, #48	; 0x30
 800d290:	af00      	add	r7, sp, #0
 800d292:	60f8      	str	r0, [r7, #12]
 800d294:	60b9      	str	r1, [r7, #8]
 800d296:	607a      	str	r2, [r7, #4]
 800d298:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800d29e:	68bb      	ldr	r3, [r7, #8]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d107      	bne.n	800d2b4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2a8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d2b0:	2301      	movs	r3, #1
 800d2b2:	e0c7      	b.n	800d444 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d2ba:	b2db      	uxtb	r3, r3
 800d2bc:	2b01      	cmp	r3, #1
 800d2be:	f040 80c0 	bne.w	800d442 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d2c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d2ca:	683b      	ldr	r3, [r7, #0]
 800d2cc:	441a      	add	r2, r3
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d2d2:	429a      	cmp	r2, r3
 800d2d4:	d907      	bls.n	800d2e6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2da:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800d2e2:	2301      	movs	r3, #1
 800d2e4:	e0ae      	b.n	800d444 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	2203      	movs	r2, #3
 800d2ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	2200      	movs	r2, #0
 800d2f4:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800d304:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d30a:	4a50      	ldr	r2, [pc, #320]	; (800d44c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800d30c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d312:	4a4f      	ldr	r2, [pc, #316]	; (800d450 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800d314:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d31a:	2200      	movs	r2, #0
 800d31c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	3380      	adds	r3, #128	; 0x80
 800d328:	4619      	mov	r1, r3
 800d32a:	68ba      	ldr	r2, [r7, #8]
 800d32c:	683b      	ldr	r3, [r7, #0]
 800d32e:	025b      	lsls	r3, r3, #9
 800d330:	089b      	lsrs	r3, r3, #2
 800d332:	f7fd fbef 	bl	800ab14 <HAL_DMA_Start_IT>
 800d336:	4603      	mov	r3, r0
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d017      	beq.n	800d36c <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800d34a:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	4a40      	ldr	r2, [pc, #256]	; (800d454 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800d352:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d358:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	2201      	movs	r2, #1
 800d364:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800d368:	2301      	movs	r3, #1
 800d36a:	e06b      	b.n	800d444 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800d36c:	4b3a      	ldr	r3, [pc, #232]	; (800d458 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800d36e:	2201      	movs	r2, #1
 800d370:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d376:	2b01      	cmp	r3, #1
 800d378:	d002      	beq.n	800d380 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800d37a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d37c:	025b      	lsls	r3, r3, #9
 800d37e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d388:	4618      	mov	r0, r3
 800d38a:	f003 faa1 	bl	80108d0 <SDMMC_CmdBlockLength>
 800d38e:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800d390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d392:	2b00      	cmp	r3, #0
 800d394:	d00f      	beq.n	800d3b6 <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	4a2e      	ldr	r2, [pc, #184]	; (800d454 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800d39c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d3a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3a4:	431a      	orrs	r2, r3
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	2201      	movs	r2, #1
 800d3ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800d3b2:	2301      	movs	r3, #1
 800d3b4:	e046      	b.n	800d444 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d3b6:	f04f 33ff 	mov.w	r3, #4294967295
 800d3ba:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d3bc:	683b      	ldr	r3, [r7, #0]
 800d3be:	025b      	lsls	r3, r3, #9
 800d3c0:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800d3c2:	2390      	movs	r3, #144	; 0x90
 800d3c4:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800d3c6:	2302      	movs	r3, #2
 800d3c8:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800d3ce:	2301      	movs	r3, #1
 800d3d0:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	f107 0210 	add.w	r2, r7, #16
 800d3da:	4611      	mov	r1, r2
 800d3dc:	4618      	mov	r0, r3
 800d3de:	f003 fa4b 	bl	8010878 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800d3e2:	683b      	ldr	r3, [r7, #0]
 800d3e4:	2b01      	cmp	r3, #1
 800d3e6:	d90a      	bls.n	800d3fe <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	2282      	movs	r2, #130	; 0x82
 800d3ec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d3f4:	4618      	mov	r0, r3
 800d3f6:	f003 faaf 	bl	8010958 <SDMMC_CmdReadMultiBlock>
 800d3fa:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d3fc:	e009      	b.n	800d412 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	2281      	movs	r2, #129	; 0x81
 800d402:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d40a:	4618      	mov	r0, r3
 800d40c:	f003 fa82 	bl	8010914 <SDMMC_CmdReadSingleBlock>
 800d410:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800d412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d414:	2b00      	cmp	r3, #0
 800d416:	d012      	beq.n	800d43e <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	4a0d      	ldr	r2, [pc, #52]	; (800d454 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800d41e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d426:	431a      	orrs	r2, r3
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	2201      	movs	r2, #1
 800d430:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	2200      	movs	r2, #0
 800d438:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800d43a:	2301      	movs	r3, #1
 800d43c:	e002      	b.n	800d444 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800d43e:	2300      	movs	r3, #0
 800d440:	e000      	b.n	800d444 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800d442:	2302      	movs	r3, #2
  }
}
 800d444:	4618      	mov	r0, r3
 800d446:	3730      	adds	r7, #48	; 0x30
 800d448:	46bd      	mov	sp, r7
 800d44a:	bd80      	pop	{r7, pc}
 800d44c:	0800de37 	.word	0x0800de37
 800d450:	0800dea9 	.word	0x0800dea9
 800d454:	004005ff 	.word	0x004005ff
 800d458:	4225858c 	.word	0x4225858c

0800d45c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800d45c:	b580      	push	{r7, lr}
 800d45e:	b08c      	sub	sp, #48	; 0x30
 800d460:	af00      	add	r7, sp, #0
 800d462:	60f8      	str	r0, [r7, #12]
 800d464:	60b9      	str	r1, [r7, #8]
 800d466:	607a      	str	r2, [r7, #4]
 800d468:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800d46e:	68bb      	ldr	r3, [r7, #8]
 800d470:	2b00      	cmp	r3, #0
 800d472:	d107      	bne.n	800d484 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d478:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800d480:	2301      	movs	r3, #1
 800d482:	e0ca      	b.n	800d61a <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d48a:	b2db      	uxtb	r3, r3
 800d48c:	2b01      	cmp	r3, #1
 800d48e:	f040 80c3 	bne.w	800d618 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	2200      	movs	r2, #0
 800d496:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d498:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d49a:	683b      	ldr	r3, [r7, #0]
 800d49c:	441a      	add	r2, r3
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d4a2:	429a      	cmp	r2, r3
 800d4a4:	d907      	bls.n	800d4b6 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4aa:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800d4b2:	2301      	movs	r3, #1
 800d4b4:	e0b1      	b.n	800d61a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	2203      	movs	r2, #3
 800d4ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	f042 021a 	orr.w	r2, r2, #26
 800d4d4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4da:	4a52      	ldr	r2, [pc, #328]	; (800d624 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800d4dc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4e2:	4a51      	ldr	r2, [pc, #324]	; (800d628 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800d4e4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d4f2:	2b01      	cmp	r3, #1
 800d4f4:	d002      	beq.n	800d4fc <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800d4f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4f8:	025b      	lsls	r3, r3, #9
 800d4fa:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d504:	4618      	mov	r0, r3
 800d506:	f003 f9e3 	bl	80108d0 <SDMMC_CmdBlockLength>
 800d50a:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800d50c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d00f      	beq.n	800d532 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	4a45      	ldr	r2, [pc, #276]	; (800d62c <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d518:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d51e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d520:	431a      	orrs	r2, r3
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	2201      	movs	r2, #1
 800d52a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800d52e:	2301      	movs	r3, #1
 800d530:	e073      	b.n	800d61a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	2b01      	cmp	r3, #1
 800d536:	d90a      	bls.n	800d54e <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	22a0      	movs	r2, #160	; 0xa0
 800d53c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d544:	4618      	mov	r0, r3
 800d546:	f003 fa4b 	bl	80109e0 <SDMMC_CmdWriteMultiBlock>
 800d54a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d54c:	e009      	b.n	800d562 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	2290      	movs	r2, #144	; 0x90
 800d552:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d55a:	4618      	mov	r0, r3
 800d55c:	f003 fa1e 	bl	801099c <SDMMC_CmdWriteSingleBlock>
 800d560:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800d562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d564:	2b00      	cmp	r3, #0
 800d566:	d012      	beq.n	800d58e <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	4a2f      	ldr	r2, [pc, #188]	; (800d62c <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d56e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d576:	431a      	orrs	r2, r3
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	2201      	movs	r2, #1
 800d580:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	2200      	movs	r2, #0
 800d588:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d58a:	2301      	movs	r3, #1
 800d58c:	e045      	b.n	800d61a <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800d58e:	4b28      	ldr	r3, [pc, #160]	; (800d630 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800d590:	2201      	movs	r2, #1
 800d592:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800d598:	68b9      	ldr	r1, [r7, #8]
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	3380      	adds	r3, #128	; 0x80
 800d5a0:	461a      	mov	r2, r3
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	025b      	lsls	r3, r3, #9
 800d5a6:	089b      	lsrs	r3, r3, #2
 800d5a8:	f7fd fab4 	bl	800ab14 <HAL_DMA_Start_IT>
 800d5ac:	4603      	mov	r3, r0
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d01a      	beq.n	800d5e8 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	f022 021a 	bic.w	r2, r2, #26
 800d5c0:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	4a19      	ldr	r2, [pc, #100]	; (800d62c <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d5c8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5ce:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	2201      	movs	r2, #1
 800d5da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d5e4:	2301      	movs	r3, #1
 800d5e6:	e018      	b.n	800d61a <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d5e8:	f04f 33ff 	mov.w	r3, #4294967295
 800d5ec:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d5ee:	683b      	ldr	r3, [r7, #0]
 800d5f0:	025b      	lsls	r3, r3, #9
 800d5f2:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800d5f4:	2390      	movs	r3, #144	; 0x90
 800d5f6:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800d5fc:	2300      	movs	r3, #0
 800d5fe:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800d600:	2301      	movs	r3, #1
 800d602:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	f107 0210 	add.w	r2, r7, #16
 800d60c:	4611      	mov	r1, r2
 800d60e:	4618      	mov	r0, r3
 800d610:	f003 f932 	bl	8010878 <SDIO_ConfigData>

      return HAL_OK;
 800d614:	2300      	movs	r3, #0
 800d616:	e000      	b.n	800d61a <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800d618:	2302      	movs	r3, #2
  }
}
 800d61a:	4618      	mov	r0, r3
 800d61c:	3730      	adds	r7, #48	; 0x30
 800d61e:	46bd      	mov	sp, r7
 800d620:	bd80      	pop	{r7, pc}
 800d622:	bf00      	nop
 800d624:	0800de0d 	.word	0x0800de0d
 800d628:	0800dea9 	.word	0x0800dea9
 800d62c:	004005ff 	.word	0x004005ff
 800d630:	4225858c 	.word	0x4225858c

0800d634 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800d634:	b580      	push	{r7, lr}
 800d636:	b084      	sub	sp, #16
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d640:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d648:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d008      	beq.n	800d662 <HAL_SD_IRQHandler+0x2e>
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	f003 0308 	and.w	r3, r3, #8
 800d656:	2b00      	cmp	r3, #0
 800d658:	d003      	beq.n	800d662 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800d65a:	6878      	ldr	r0, [r7, #4]
 800d65c:	f000 ffc8 	bl	800e5f0 <SD_Read_IT>
 800d660:	e155      	b.n	800d90e <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d668:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	f000 808f 	beq.w	800d790 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d67a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d682:	687a      	ldr	r2, [r7, #4]
 800d684:	6812      	ldr	r2, [r2, #0]
 800d686:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800d68a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800d68e:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	f022 0201 	bic.w	r2, r2, #1
 800d69e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	f003 0308 	and.w	r3, r3, #8
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d039      	beq.n	800d71e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	f003 0302 	and.w	r3, r3, #2
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d104      	bne.n	800d6be <HAL_SD_IRQHandler+0x8a>
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	f003 0320 	and.w	r3, r3, #32
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d011      	beq.n	800d6e2 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	f003 f9ae 	bl	8010a24 <SDMMC_CmdStopTransfer>
 800d6c8:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d6ca:	68bb      	ldr	r3, [r7, #8]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d008      	beq.n	800d6e2 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d6d4:	68bb      	ldr	r3, [r7, #8]
 800d6d6:	431a      	orrs	r2, r3
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800d6dc:	6878      	ldr	r0, [r7, #4]
 800d6de:	f000 f91f 	bl	800d920 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	f240 523a 	movw	r2, #1338	; 0x53a
 800d6ea:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	2201      	movs	r2, #1
 800d6f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	2200      	movs	r2, #0
 800d6f8:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	f003 0301 	and.w	r3, r3, #1
 800d700:	2b00      	cmp	r3, #0
 800d702:	d104      	bne.n	800d70e <HAL_SD_IRQHandler+0xda>
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	f003 0302 	and.w	r3, r3, #2
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d003      	beq.n	800d716 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800d70e:	6878      	ldr	r0, [r7, #4]
 800d710:	f003 fe04 	bl	801131c <HAL_SD_RxCpltCallback>
 800d714:	e0fb      	b.n	800d90e <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800d716:	6878      	ldr	r0, [r7, #4]
 800d718:	f003 fdf6 	bl	8011308 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d71c:	e0f7      	b.n	800d90e <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d724:	2b00      	cmp	r3, #0
 800d726:	f000 80f2 	beq.w	800d90e <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	f003 0320 	and.w	r3, r3, #32
 800d730:	2b00      	cmp	r3, #0
 800d732:	d011      	beq.n	800d758 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	4618      	mov	r0, r3
 800d73a:	f003 f973 	bl	8010a24 <SDMMC_CmdStopTransfer>
 800d73e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d740:	68bb      	ldr	r3, [r7, #8]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d008      	beq.n	800d758 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d74a:	68bb      	ldr	r3, [r7, #8]
 800d74c:	431a      	orrs	r2, r3
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800d752:	6878      	ldr	r0, [r7, #4]
 800d754:	f000 f8e4 	bl	800d920 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	f003 0301 	and.w	r3, r3, #1
 800d75e:	2b00      	cmp	r3, #0
 800d760:	f040 80d5 	bne.w	800d90e <HAL_SD_IRQHandler+0x2da>
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	f003 0302 	and.w	r3, r3, #2
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	f040 80cf 	bne.w	800d90e <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	f022 0208 	bic.w	r2, r2, #8
 800d77e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	2201      	movs	r2, #1
 800d784:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800d788:	6878      	ldr	r0, [r7, #4]
 800d78a:	f003 fdbd 	bl	8011308 <HAL_SD_TxCpltCallback>
}
 800d78e:	e0be      	b.n	800d90e <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d796:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d008      	beq.n	800d7b0 <HAL_SD_IRQHandler+0x17c>
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	f003 0308 	and.w	r3, r3, #8
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d003      	beq.n	800d7b0 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800d7a8:	6878      	ldr	r0, [r7, #4]
 800d7aa:	f000 ff72 	bl	800e692 <SD_Write_IT>
 800d7ae:	e0ae      	b.n	800d90e <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d7b6:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	f000 80a7 	beq.w	800d90e <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d7c6:	f003 0302 	and.w	r3, r3, #2
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d005      	beq.n	800d7da <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7d2:	f043 0202 	orr.w	r2, r3, #2
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d7e0:	f003 0308 	and.w	r3, r3, #8
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d005      	beq.n	800d7f4 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7ec:	f043 0208 	orr.w	r2, r3, #8
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d7fa:	f003 0320 	and.w	r3, r3, #32
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d005      	beq.n	800d80e <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d806:	f043 0220 	orr.w	r2, r3, #32
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d814:	f003 0310 	and.w	r3, r3, #16
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d005      	beq.n	800d828 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d820:	f043 0210 	orr.w	r2, r3, #16
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	f240 523a 	movw	r2, #1338	; 0x53a
 800d830:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800d840:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	4618      	mov	r0, r3
 800d848:	f003 f8ec 	bl	8010a24 <SDMMC_CmdStopTransfer>
 800d84c:	4602      	mov	r2, r0
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d852:	431a      	orrs	r2, r3
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	f003 0308 	and.w	r3, r3, #8
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d00a      	beq.n	800d878 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	2201      	movs	r2, #1
 800d866:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	2200      	movs	r2, #0
 800d86e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800d870:	6878      	ldr	r0, [r7, #4]
 800d872:	f000 f855 	bl	800d920 <HAL_SD_ErrorCallback>
}
 800d876:	e04a      	b.n	800d90e <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d045      	beq.n	800d90e <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	f003 0310 	and.w	r3, r3, #16
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d104      	bne.n	800d896 <HAL_SD_IRQHandler+0x262>
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	f003 0320 	and.w	r3, r3, #32
 800d892:	2b00      	cmp	r3, #0
 800d894:	d011      	beq.n	800d8ba <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d89a:	4a1f      	ldr	r2, [pc, #124]	; (800d918 <HAL_SD_IRQHandler+0x2e4>)
 800d89c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	f7fd f98e 	bl	800abc4 <HAL_DMA_Abort_IT>
 800d8a8:	4603      	mov	r3, r0
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d02f      	beq.n	800d90e <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f000 fb4a 	bl	800df4c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d8b8:	e029      	b.n	800d90e <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	f003 0301 	and.w	r3, r3, #1
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d104      	bne.n	800d8ce <HAL_SD_IRQHandler+0x29a>
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	f003 0302 	and.w	r3, r3, #2
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d011      	beq.n	800d8f2 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8d2:	4a12      	ldr	r2, [pc, #72]	; (800d91c <HAL_SD_IRQHandler+0x2e8>)
 800d8d4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8da:	4618      	mov	r0, r3
 800d8dc:	f7fd f972 	bl	800abc4 <HAL_DMA_Abort_IT>
 800d8e0:	4603      	mov	r3, r0
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d013      	beq.n	800d90e <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	f000 fb65 	bl	800dfba <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d8f0:	e00d      	b.n	800d90e <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	2201      	movs	r2, #1
 800d8fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	2200      	movs	r2, #0
 800d904:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800d906:	6878      	ldr	r0, [r7, #4]
 800d908:	f003 fcf4 	bl	80112f4 <HAL_SD_AbortCallback>
}
 800d90c:	e7ff      	b.n	800d90e <HAL_SD_IRQHandler+0x2da>
 800d90e:	bf00      	nop
 800d910:	3710      	adds	r7, #16
 800d912:	46bd      	mov	sp, r7
 800d914:	bd80      	pop	{r7, pc}
 800d916:	bf00      	nop
 800d918:	0800df4d 	.word	0x0800df4d
 800d91c:	0800dfbb 	.word	0x0800dfbb

0800d920 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800d920:	b480      	push	{r7}
 800d922:	b083      	sub	sp, #12
 800d924:	af00      	add	r7, sp, #0
 800d926:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800d928:	bf00      	nop
 800d92a:	370c      	adds	r7, #12
 800d92c:	46bd      	mov	sp, r7
 800d92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d932:	4770      	bx	lr

0800d934 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d934:	b480      	push	{r7}
 800d936:	b083      	sub	sp, #12
 800d938:	af00      	add	r7, sp, #0
 800d93a:	6078      	str	r0, [r7, #4]
 800d93c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d942:	0f9b      	lsrs	r3, r3, #30
 800d944:	b2da      	uxtb	r2, r3
 800d946:	683b      	ldr	r3, [r7, #0]
 800d948:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d94e:	0e9b      	lsrs	r3, r3, #26
 800d950:	b2db      	uxtb	r3, r3
 800d952:	f003 030f 	and.w	r3, r3, #15
 800d956:	b2da      	uxtb	r2, r3
 800d958:	683b      	ldr	r3, [r7, #0]
 800d95a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d960:	0e1b      	lsrs	r3, r3, #24
 800d962:	b2db      	uxtb	r3, r3
 800d964:	f003 0303 	and.w	r3, r3, #3
 800d968:	b2da      	uxtb	r2, r3
 800d96a:	683b      	ldr	r3, [r7, #0]
 800d96c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d972:	0c1b      	lsrs	r3, r3, #16
 800d974:	b2da      	uxtb	r2, r3
 800d976:	683b      	ldr	r3, [r7, #0]
 800d978:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d97e:	0a1b      	lsrs	r3, r3, #8
 800d980:	b2da      	uxtb	r2, r3
 800d982:	683b      	ldr	r3, [r7, #0]
 800d984:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d98a:	b2da      	uxtb	r2, r3
 800d98c:	683b      	ldr	r3, [r7, #0]
 800d98e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d994:	0d1b      	lsrs	r3, r3, #20
 800d996:	b29a      	uxth	r2, r3
 800d998:	683b      	ldr	r3, [r7, #0]
 800d99a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d9a0:	0c1b      	lsrs	r3, r3, #16
 800d9a2:	b2db      	uxtb	r3, r3
 800d9a4:	f003 030f 	and.w	r3, r3, #15
 800d9a8:	b2da      	uxtb	r2, r3
 800d9aa:	683b      	ldr	r3, [r7, #0]
 800d9ac:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d9b2:	0bdb      	lsrs	r3, r3, #15
 800d9b4:	b2db      	uxtb	r3, r3
 800d9b6:	f003 0301 	and.w	r3, r3, #1
 800d9ba:	b2da      	uxtb	r2, r3
 800d9bc:	683b      	ldr	r3, [r7, #0]
 800d9be:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d9c4:	0b9b      	lsrs	r3, r3, #14
 800d9c6:	b2db      	uxtb	r3, r3
 800d9c8:	f003 0301 	and.w	r3, r3, #1
 800d9cc:	b2da      	uxtb	r2, r3
 800d9ce:	683b      	ldr	r3, [r7, #0]
 800d9d0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d9d6:	0b5b      	lsrs	r3, r3, #13
 800d9d8:	b2db      	uxtb	r3, r3
 800d9da:	f003 0301 	and.w	r3, r3, #1
 800d9de:	b2da      	uxtb	r2, r3
 800d9e0:	683b      	ldr	r3, [r7, #0]
 800d9e2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d9e8:	0b1b      	lsrs	r3, r3, #12
 800d9ea:	b2db      	uxtb	r3, r3
 800d9ec:	f003 0301 	and.w	r3, r3, #1
 800d9f0:	b2da      	uxtb	r2, r3
 800d9f2:	683b      	ldr	r3, [r7, #0]
 800d9f4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d9f6:	683b      	ldr	r3, [r7, #0]
 800d9f8:	2200      	movs	r2, #0
 800d9fa:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800da00:	2b00      	cmp	r3, #0
 800da02:	d163      	bne.n	800dacc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da08:	009a      	lsls	r2, r3, #2
 800da0a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800da0e:	4013      	ands	r3, r2
 800da10:	687a      	ldr	r2, [r7, #4]
 800da12:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800da14:	0f92      	lsrs	r2, r2, #30
 800da16:	431a      	orrs	r2, r3
 800da18:	683b      	ldr	r3, [r7, #0]
 800da1a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da20:	0edb      	lsrs	r3, r3, #27
 800da22:	b2db      	uxtb	r3, r3
 800da24:	f003 0307 	and.w	r3, r3, #7
 800da28:	b2da      	uxtb	r2, r3
 800da2a:	683b      	ldr	r3, [r7, #0]
 800da2c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da32:	0e1b      	lsrs	r3, r3, #24
 800da34:	b2db      	uxtb	r3, r3
 800da36:	f003 0307 	and.w	r3, r3, #7
 800da3a:	b2da      	uxtb	r2, r3
 800da3c:	683b      	ldr	r3, [r7, #0]
 800da3e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da44:	0d5b      	lsrs	r3, r3, #21
 800da46:	b2db      	uxtb	r3, r3
 800da48:	f003 0307 	and.w	r3, r3, #7
 800da4c:	b2da      	uxtb	r2, r3
 800da4e:	683b      	ldr	r3, [r7, #0]
 800da50:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da56:	0c9b      	lsrs	r3, r3, #18
 800da58:	b2db      	uxtb	r3, r3
 800da5a:	f003 0307 	and.w	r3, r3, #7
 800da5e:	b2da      	uxtb	r2, r3
 800da60:	683b      	ldr	r3, [r7, #0]
 800da62:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800da68:	0bdb      	lsrs	r3, r3, #15
 800da6a:	b2db      	uxtb	r3, r3
 800da6c:	f003 0307 	and.w	r3, r3, #7
 800da70:	b2da      	uxtb	r2, r3
 800da72:	683b      	ldr	r3, [r7, #0]
 800da74:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800da76:	683b      	ldr	r3, [r7, #0]
 800da78:	691b      	ldr	r3, [r3, #16]
 800da7a:	1c5a      	adds	r2, r3, #1
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800da80:	683b      	ldr	r3, [r7, #0]
 800da82:	7e1b      	ldrb	r3, [r3, #24]
 800da84:	b2db      	uxtb	r3, r3
 800da86:	f003 0307 	and.w	r3, r3, #7
 800da8a:	3302      	adds	r3, #2
 800da8c:	2201      	movs	r2, #1
 800da8e:	fa02 f303 	lsl.w	r3, r2, r3
 800da92:	687a      	ldr	r2, [r7, #4]
 800da94:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800da96:	fb02 f203 	mul.w	r2, r2, r3
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800da9e:	683b      	ldr	r3, [r7, #0]
 800daa0:	7a1b      	ldrb	r3, [r3, #8]
 800daa2:	b2db      	uxtb	r3, r3
 800daa4:	f003 030f 	and.w	r3, r3, #15
 800daa8:	2201      	movs	r2, #1
 800daaa:	409a      	lsls	r2, r3
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dab4:	687a      	ldr	r2, [r7, #4]
 800dab6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800dab8:	0a52      	lsrs	r2, r2, #9
 800daba:	fb02 f203 	mul.w	r2, r2, r3
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dac8:	661a      	str	r2, [r3, #96]	; 0x60
 800daca:	e031      	b.n	800db30 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dad0:	2b01      	cmp	r3, #1
 800dad2:	d11d      	bne.n	800db10 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dad8:	041b      	lsls	r3, r3, #16
 800dada:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dae2:	0c1b      	lsrs	r3, r3, #16
 800dae4:	431a      	orrs	r2, r3
 800dae6:	683b      	ldr	r3, [r7, #0]
 800dae8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	691b      	ldr	r3, [r3, #16]
 800daee:	3301      	adds	r3, #1
 800daf0:	029a      	lsls	r2, r3, #10
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	f44f 7200 	mov.w	r2, #512	; 0x200
 800db04:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	661a      	str	r2, [r3, #96]	; 0x60
 800db0e:	e00f      	b.n	800db30 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	4a58      	ldr	r2, [pc, #352]	; (800dc78 <HAL_SD_GetCardCSD+0x344>)
 800db16:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db1c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	2201      	movs	r2, #1
 800db28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800db2c:	2301      	movs	r3, #1
 800db2e:	e09d      	b.n	800dc6c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db34:	0b9b      	lsrs	r3, r3, #14
 800db36:	b2db      	uxtb	r3, r3
 800db38:	f003 0301 	and.w	r3, r3, #1
 800db3c:	b2da      	uxtb	r2, r3
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db46:	09db      	lsrs	r3, r3, #7
 800db48:	b2db      	uxtb	r3, r3
 800db4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db4e:	b2da      	uxtb	r2, r3
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db58:	b2db      	uxtb	r3, r3
 800db5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db5e:	b2da      	uxtb	r2, r3
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db68:	0fdb      	lsrs	r3, r3, #31
 800db6a:	b2da      	uxtb	r2, r3
 800db6c:	683b      	ldr	r3, [r7, #0]
 800db6e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db74:	0f5b      	lsrs	r3, r3, #29
 800db76:	b2db      	uxtb	r3, r3
 800db78:	f003 0303 	and.w	r3, r3, #3
 800db7c:	b2da      	uxtb	r2, r3
 800db7e:	683b      	ldr	r3, [r7, #0]
 800db80:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db86:	0e9b      	lsrs	r3, r3, #26
 800db88:	b2db      	uxtb	r3, r3
 800db8a:	f003 0307 	and.w	r3, r3, #7
 800db8e:	b2da      	uxtb	r2, r3
 800db90:	683b      	ldr	r3, [r7, #0]
 800db92:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800db98:	0d9b      	lsrs	r3, r3, #22
 800db9a:	b2db      	uxtb	r3, r3
 800db9c:	f003 030f 	and.w	r3, r3, #15
 800dba0:	b2da      	uxtb	r2, r3
 800dba2:	683b      	ldr	r3, [r7, #0]
 800dba4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dbaa:	0d5b      	lsrs	r3, r3, #21
 800dbac:	b2db      	uxtb	r3, r3
 800dbae:	f003 0301 	and.w	r3, r3, #1
 800dbb2:	b2da      	uxtb	r2, r3
 800dbb4:	683b      	ldr	r3, [r7, #0]
 800dbb6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	2200      	movs	r2, #0
 800dbbe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dbc6:	0c1b      	lsrs	r3, r3, #16
 800dbc8:	b2db      	uxtb	r3, r3
 800dbca:	f003 0301 	and.w	r3, r3, #1
 800dbce:	b2da      	uxtb	r2, r3
 800dbd0:	683b      	ldr	r3, [r7, #0]
 800dbd2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dbda:	0bdb      	lsrs	r3, r3, #15
 800dbdc:	b2db      	uxtb	r3, r3
 800dbde:	f003 0301 	and.w	r3, r3, #1
 800dbe2:	b2da      	uxtb	r2, r3
 800dbe4:	683b      	ldr	r3, [r7, #0]
 800dbe6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dbee:	0b9b      	lsrs	r3, r3, #14
 800dbf0:	b2db      	uxtb	r3, r3
 800dbf2:	f003 0301 	and.w	r3, r3, #1
 800dbf6:	b2da      	uxtb	r2, r3
 800dbf8:	683b      	ldr	r3, [r7, #0]
 800dbfa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dc02:	0b5b      	lsrs	r3, r3, #13
 800dc04:	b2db      	uxtb	r3, r3
 800dc06:	f003 0301 	and.w	r3, r3, #1
 800dc0a:	b2da      	uxtb	r2, r3
 800dc0c:	683b      	ldr	r3, [r7, #0]
 800dc0e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dc16:	0b1b      	lsrs	r3, r3, #12
 800dc18:	b2db      	uxtb	r3, r3
 800dc1a:	f003 0301 	and.w	r3, r3, #1
 800dc1e:	b2da      	uxtb	r2, r3
 800dc20:	683b      	ldr	r3, [r7, #0]
 800dc22:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dc2a:	0a9b      	lsrs	r3, r3, #10
 800dc2c:	b2db      	uxtb	r3, r3
 800dc2e:	f003 0303 	and.w	r3, r3, #3
 800dc32:	b2da      	uxtb	r2, r3
 800dc34:	683b      	ldr	r3, [r7, #0]
 800dc36:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dc3e:	0a1b      	lsrs	r3, r3, #8
 800dc40:	b2db      	uxtb	r3, r3
 800dc42:	f003 0303 	and.w	r3, r3, #3
 800dc46:	b2da      	uxtb	r2, r3
 800dc48:	683b      	ldr	r3, [r7, #0]
 800dc4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dc52:	085b      	lsrs	r3, r3, #1
 800dc54:	b2db      	uxtb	r3, r3
 800dc56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc5a:	b2da      	uxtb	r2, r3
 800dc5c:	683b      	ldr	r3, [r7, #0]
 800dc5e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800dc62:	683b      	ldr	r3, [r7, #0]
 800dc64:	2201      	movs	r2, #1
 800dc66:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800dc6a:	2300      	movs	r3, #0
}
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	370c      	adds	r7, #12
 800dc70:	46bd      	mov	sp, r7
 800dc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc76:	4770      	bx	lr
 800dc78:	004005ff 	.word	0x004005ff

0800dc7c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800dc7c:	b480      	push	{r7}
 800dc7e:	b083      	sub	sp, #12
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	6078      	str	r0, [r7, #4]
 800dc84:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dc8a:	683b      	ldr	r3, [r7, #0]
 800dc8c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800dc92:	683b      	ldr	r3, [r7, #0]
 800dc94:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dc9a:	683b      	ldr	r3, [r7, #0]
 800dc9c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800dcaa:	683b      	ldr	r3, [r7, #0]
 800dcac:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800dcb2:	683b      	ldr	r3, [r7, #0]
 800dcb4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800dcc2:	683b      	ldr	r3, [r7, #0]
 800dcc4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800dcc6:	2300      	movs	r3, #0
}
 800dcc8:	4618      	mov	r0, r3
 800dcca:	370c      	adds	r7, #12
 800dccc:	46bd      	mov	sp, r7
 800dcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd2:	4770      	bx	lr

0800dcd4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800dcd4:	b5b0      	push	{r4, r5, r7, lr}
 800dcd6:	b08e      	sub	sp, #56	; 0x38
 800dcd8:	af04      	add	r7, sp, #16
 800dcda:	6078      	str	r0, [r7, #4]
 800dcdc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	2203      	movs	r2, #3
 800dce2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dcea:	2b03      	cmp	r3, #3
 800dcec:	d02e      	beq.n	800dd4c <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800dcee:	683b      	ldr	r3, [r7, #0]
 800dcf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dcf4:	d106      	bne.n	800dd04 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcfa:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	639a      	str	r2, [r3, #56]	; 0x38
 800dd02:	e029      	b.n	800dd58 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800dd04:	683b      	ldr	r3, [r7, #0]
 800dd06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dd0a:	d10a      	bne.n	800dd22 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800dd0c:	6878      	ldr	r0, [r7, #4]
 800dd0e:	f000 fb0f 	bl	800e330 <SD_WideBus_Enable>
 800dd12:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dd18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd1a:	431a      	orrs	r2, r3
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	639a      	str	r2, [r3, #56]	; 0x38
 800dd20:	e01a      	b.n	800dd58 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d10a      	bne.n	800dd3e <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800dd28:	6878      	ldr	r0, [r7, #4]
 800dd2a:	f000 fb4c 	bl	800e3c6 <SD_WideBus_Disable>
 800dd2e:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dd34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd36:	431a      	orrs	r2, r3
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	639a      	str	r2, [r3, #56]	; 0x38
 800dd3c:	e00c      	b.n	800dd58 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd42:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	639a      	str	r2, [r3, #56]	; 0x38
 800dd4a:	e005      	b.n	800dd58 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd50:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d009      	beq.n	800dd74 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	4a18      	ldr	r2, [pc, #96]	; (800ddc8 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800dd66:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	2201      	movs	r2, #1
 800dd6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800dd70:	2301      	movs	r3, #1
 800dd72:	e024      	b.n	800ddbe <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	685b      	ldr	r3, [r3, #4]
 800dd78:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	689b      	ldr	r3, [r3, #8]
 800dd7e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	68db      	ldr	r3, [r3, #12]
 800dd84:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800dd86:	683b      	ldr	r3, [r7, #0]
 800dd88:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	695b      	ldr	r3, [r3, #20]
 800dd8e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	699b      	ldr	r3, [r3, #24]
 800dd94:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	681d      	ldr	r5, [r3, #0]
 800dd9a:	466c      	mov	r4, sp
 800dd9c:	f107 0318 	add.w	r3, r7, #24
 800dda0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dda4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800dda8:	f107 030c 	add.w	r3, r7, #12
 800ddac:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ddae:	4628      	mov	r0, r5
 800ddb0:	f002 fcb2 	bl	8010718 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	2201      	movs	r2, #1
 800ddb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800ddbc:	2300      	movs	r3, #0
}
 800ddbe:	4618      	mov	r0, r3
 800ddc0:	3728      	adds	r7, #40	; 0x28
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	bdb0      	pop	{r4, r5, r7, pc}
 800ddc6:	bf00      	nop
 800ddc8:	004005ff 	.word	0x004005ff

0800ddcc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800ddcc:	b580      	push	{r7, lr}
 800ddce:	b086      	sub	sp, #24
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800ddd8:	f107 030c 	add.w	r3, r7, #12
 800dddc:	4619      	mov	r1, r3
 800ddde:	6878      	ldr	r0, [r7, #4]
 800dde0:	f000 fa7e 	bl	800e2e0 <SD_SendStatus>
 800dde4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dde6:	697b      	ldr	r3, [r7, #20]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d005      	beq.n	800ddf8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ddf0:	697b      	ldr	r3, [r7, #20]
 800ddf2:	431a      	orrs	r2, r3
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	0a5b      	lsrs	r3, r3, #9
 800ddfc:	f003 030f 	and.w	r3, r3, #15
 800de00:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800de02:	693b      	ldr	r3, [r7, #16]
}
 800de04:	4618      	mov	r0, r3
 800de06:	3718      	adds	r7, #24
 800de08:	46bd      	mov	sp, r7
 800de0a:	bd80      	pop	{r7, pc}

0800de0c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800de0c:	b480      	push	{r7}
 800de0e:	b085      	sub	sp, #20
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de18:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800de28:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800de2a:	bf00      	nop
 800de2c:	3714      	adds	r7, #20
 800de2e:	46bd      	mov	sp, r7
 800de30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de34:	4770      	bx	lr

0800de36 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800de36:	b580      	push	{r7, lr}
 800de38:	b084      	sub	sp, #16
 800de3a:	af00      	add	r7, sp, #0
 800de3c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de42:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de48:	2b82      	cmp	r3, #130	; 0x82
 800de4a:	d111      	bne.n	800de70 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	4618      	mov	r0, r3
 800de52:	f002 fde7 	bl	8010a24 <SDMMC_CmdStopTransfer>
 800de56:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800de58:	68bb      	ldr	r3, [r7, #8]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d008      	beq.n	800de70 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800de62:	68bb      	ldr	r3, [r7, #8]
 800de64:	431a      	orrs	r2, r3
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800de6a:	68f8      	ldr	r0, [r7, #12]
 800de6c:	f7ff fd58 	bl	800d920 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	f022 0208 	bic.w	r2, r2, #8
 800de7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	f240 523a 	movw	r2, #1338	; 0x53a
 800de88:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	2201      	movs	r2, #1
 800de8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	2200      	movs	r2, #0
 800de96:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800de98:	68f8      	ldr	r0, [r7, #12]
 800de9a:	f003 fa3f 	bl	801131c <HAL_SD_RxCpltCallback>
#endif
}
 800de9e:	bf00      	nop
 800dea0:	3710      	adds	r7, #16
 800dea2:	46bd      	mov	sp, r7
 800dea4:	bd80      	pop	{r7, pc}
	...

0800dea8 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	b086      	sub	sp, #24
 800deac:	af00      	add	r7, sp, #0
 800deae:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800deb4:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800deb6:	6878      	ldr	r0, [r7, #4]
 800deb8:	f7fd f830 	bl	800af1c <HAL_DMA_GetError>
 800debc:	4603      	mov	r3, r0
 800debe:	2b02      	cmp	r3, #2
 800dec0:	d03e      	beq.n	800df40 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800dec2:	697b      	ldr	r3, [r7, #20]
 800dec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dec6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dec8:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800deca:	697b      	ldr	r3, [r7, #20]
 800decc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dece:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ded0:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800ded2:	693b      	ldr	r3, [r7, #16]
 800ded4:	2b01      	cmp	r3, #1
 800ded6:	d002      	beq.n	800dede <SD_DMAError+0x36>
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	2b01      	cmp	r3, #1
 800dedc:	d12d      	bne.n	800df3a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800dede:	697b      	ldr	r3, [r7, #20]
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	4a19      	ldr	r2, [pc, #100]	; (800df48 <SD_DMAError+0xa0>)
 800dee4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800dee6:	697b      	ldr	r3, [r7, #20]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800deec:	697b      	ldr	r3, [r7, #20]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800def4:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800def6:	697b      	ldr	r3, [r7, #20]
 800def8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800defa:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800defe:	697b      	ldr	r3, [r7, #20]
 800df00:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800df02:	6978      	ldr	r0, [r7, #20]
 800df04:	f7ff ff62 	bl	800ddcc <HAL_SD_GetCardState>
 800df08:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800df0a:	68bb      	ldr	r3, [r7, #8]
 800df0c:	2b06      	cmp	r3, #6
 800df0e:	d002      	beq.n	800df16 <SD_DMAError+0x6e>
 800df10:	68bb      	ldr	r3, [r7, #8]
 800df12:	2b05      	cmp	r3, #5
 800df14:	d10a      	bne.n	800df2c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800df16:	697b      	ldr	r3, [r7, #20]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	4618      	mov	r0, r3
 800df1c:	f002 fd82 	bl	8010a24 <SDMMC_CmdStopTransfer>
 800df20:	4602      	mov	r2, r0
 800df22:	697b      	ldr	r3, [r7, #20]
 800df24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df26:	431a      	orrs	r2, r3
 800df28:	697b      	ldr	r3, [r7, #20]
 800df2a:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800df2c:	697b      	ldr	r3, [r7, #20]
 800df2e:	2201      	movs	r2, #1
 800df30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800df34:	697b      	ldr	r3, [r7, #20]
 800df36:	2200      	movs	r2, #0
 800df38:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800df3a:	6978      	ldr	r0, [r7, #20]
 800df3c:	f7ff fcf0 	bl	800d920 <HAL_SD_ErrorCallback>
#endif
  }
}
 800df40:	bf00      	nop
 800df42:	3718      	adds	r7, #24
 800df44:	46bd      	mov	sp, r7
 800df46:	bd80      	pop	{r7, pc}
 800df48:	004005ff 	.word	0x004005ff

0800df4c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800df4c:	b580      	push	{r7, lr}
 800df4e:	b084      	sub	sp, #16
 800df50:	af00      	add	r7, sp, #0
 800df52:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df58:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	f240 523a 	movw	r2, #1338	; 0x53a
 800df62:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800df64:	68f8      	ldr	r0, [r7, #12]
 800df66:	f7ff ff31 	bl	800ddcc <HAL_SD_GetCardState>
 800df6a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	2201      	movs	r2, #1
 800df70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	2200      	movs	r2, #0
 800df78:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800df7a:	68bb      	ldr	r3, [r7, #8]
 800df7c:	2b06      	cmp	r3, #6
 800df7e:	d002      	beq.n	800df86 <SD_DMATxAbort+0x3a>
 800df80:	68bb      	ldr	r3, [r7, #8]
 800df82:	2b05      	cmp	r3, #5
 800df84:	d10a      	bne.n	800df9c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	4618      	mov	r0, r3
 800df8c:	f002 fd4a 	bl	8010a24 <SDMMC_CmdStopTransfer>
 800df90:	4602      	mov	r2, r0
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df96:	431a      	orrs	r2, r3
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d103      	bne.n	800dfac <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800dfa4:	68f8      	ldr	r0, [r7, #12]
 800dfa6:	f003 f9a5 	bl	80112f4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800dfaa:	e002      	b.n	800dfb2 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800dfac:	68f8      	ldr	r0, [r7, #12]
 800dfae:	f7ff fcb7 	bl	800d920 <HAL_SD_ErrorCallback>
}
 800dfb2:	bf00      	nop
 800dfb4:	3710      	adds	r7, #16
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	bd80      	pop	{r7, pc}

0800dfba <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800dfba:	b580      	push	{r7, lr}
 800dfbc:	b084      	sub	sp, #16
 800dfbe:	af00      	add	r7, sp, #0
 800dfc0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dfc6:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	f240 523a 	movw	r2, #1338	; 0x53a
 800dfd0:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800dfd2:	68f8      	ldr	r0, [r7, #12]
 800dfd4:	f7ff fefa 	bl	800ddcc <HAL_SD_GetCardState>
 800dfd8:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	2201      	movs	r2, #1
 800dfde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800dfe8:	68bb      	ldr	r3, [r7, #8]
 800dfea:	2b06      	cmp	r3, #6
 800dfec:	d002      	beq.n	800dff4 <SD_DMARxAbort+0x3a>
 800dfee:	68bb      	ldr	r3, [r7, #8]
 800dff0:	2b05      	cmp	r3, #5
 800dff2:	d10a      	bne.n	800e00a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	681b      	ldr	r3, [r3, #0]
 800dff8:	4618      	mov	r0, r3
 800dffa:	f002 fd13 	bl	8010a24 <SDMMC_CmdStopTransfer>
 800dffe:	4602      	mov	r2, r0
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e004:	431a      	orrs	r2, r3
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d103      	bne.n	800e01a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800e012:	68f8      	ldr	r0, [r7, #12]
 800e014:	f003 f96e 	bl	80112f4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800e018:	e002      	b.n	800e020 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800e01a:	68f8      	ldr	r0, [r7, #12]
 800e01c:	f7ff fc80 	bl	800d920 <HAL_SD_ErrorCallback>
}
 800e020:	bf00      	nop
 800e022:	3710      	adds	r7, #16
 800e024:	46bd      	mov	sp, r7
 800e026:	bd80      	pop	{r7, pc}

0800e028 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e028:	b5b0      	push	{r4, r5, r7, lr}
 800e02a:	b094      	sub	sp, #80	; 0x50
 800e02c:	af04      	add	r7, sp, #16
 800e02e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800e030:	2301      	movs	r3, #1
 800e032:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	4618      	mov	r0, r3
 800e03a:	f002 fbc5 	bl	80107c8 <SDIO_GetPowerState>
 800e03e:	4603      	mov	r3, r0
 800e040:	2b00      	cmp	r3, #0
 800e042:	d102      	bne.n	800e04a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e044:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800e048:	e0b7      	b.n	800e1ba <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e04e:	2b03      	cmp	r3, #3
 800e050:	d02f      	beq.n	800e0b2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	4618      	mov	r0, r3
 800e058:	f002 fdee 	bl	8010c38 <SDMMC_CmdSendCID>
 800e05c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e05e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e060:	2b00      	cmp	r3, #0
 800e062:	d001      	beq.n	800e068 <SD_InitCard+0x40>
    {
      return errorstate;
 800e064:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e066:	e0a8      	b.n	800e1ba <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	2100      	movs	r1, #0
 800e06e:	4618      	mov	r0, r3
 800e070:	f002 fbef 	bl	8010852 <SDIO_GetResponse>
 800e074:	4602      	mov	r2, r0
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	2104      	movs	r1, #4
 800e080:	4618      	mov	r0, r3
 800e082:	f002 fbe6 	bl	8010852 <SDIO_GetResponse>
 800e086:	4602      	mov	r2, r0
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	2108      	movs	r1, #8
 800e092:	4618      	mov	r0, r3
 800e094:	f002 fbdd 	bl	8010852 <SDIO_GetResponse>
 800e098:	4602      	mov	r2, r0
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	210c      	movs	r1, #12
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	f002 fbd4 	bl	8010852 <SDIO_GetResponse>
 800e0aa:	4602      	mov	r2, r0
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e0b6:	2b03      	cmp	r3, #3
 800e0b8:	d00d      	beq.n	800e0d6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	f107 020e 	add.w	r2, r7, #14
 800e0c2:	4611      	mov	r1, r2
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	f002 fdf4 	bl	8010cb2 <SDMMC_CmdSetRelAdd>
 800e0ca:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e0cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d001      	beq.n	800e0d6 <SD_InitCard+0xae>
    {
      return errorstate;
 800e0d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0d4:	e071      	b.n	800e1ba <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e0da:	2b03      	cmp	r3, #3
 800e0dc:	d036      	beq.n	800e14c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800e0de:	89fb      	ldrh	r3, [r7, #14]
 800e0e0:	461a      	mov	r2, r3
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	681a      	ldr	r2, [r3, #0]
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e0ee:	041b      	lsls	r3, r3, #16
 800e0f0:	4619      	mov	r1, r3
 800e0f2:	4610      	mov	r0, r2
 800e0f4:	f002 fdbe 	bl	8010c74 <SDMMC_CmdSendCSD>
 800e0f8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e0fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d001      	beq.n	800e104 <SD_InitCard+0xdc>
    {
      return errorstate;
 800e100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e102:	e05a      	b.n	800e1ba <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	2100      	movs	r1, #0
 800e10a:	4618      	mov	r0, r3
 800e10c:	f002 fba1 	bl	8010852 <SDIO_GetResponse>
 800e110:	4602      	mov	r2, r0
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	2104      	movs	r1, #4
 800e11c:	4618      	mov	r0, r3
 800e11e:	f002 fb98 	bl	8010852 <SDIO_GetResponse>
 800e122:	4602      	mov	r2, r0
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	2108      	movs	r1, #8
 800e12e:	4618      	mov	r0, r3
 800e130:	f002 fb8f 	bl	8010852 <SDIO_GetResponse>
 800e134:	4602      	mov	r2, r0
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	210c      	movs	r1, #12
 800e140:	4618      	mov	r0, r3
 800e142:	f002 fb86 	bl	8010852 <SDIO_GetResponse>
 800e146:	4602      	mov	r2, r0
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	2104      	movs	r1, #4
 800e152:	4618      	mov	r0, r3
 800e154:	f002 fb7d 	bl	8010852 <SDIO_GetResponse>
 800e158:	4603      	mov	r3, r0
 800e15a:	0d1a      	lsrs	r2, r3, #20
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800e160:	f107 0310 	add.w	r3, r7, #16
 800e164:	4619      	mov	r1, r3
 800e166:	6878      	ldr	r0, [r7, #4]
 800e168:	f7ff fbe4 	bl	800d934 <HAL_SD_GetCardCSD>
 800e16c:	4603      	mov	r3, r0
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d002      	beq.n	800e178 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e172:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e176:	e020      	b.n	800e1ba <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	6819      	ldr	r1, [r3, #0]
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e180:	041b      	lsls	r3, r3, #16
 800e182:	f04f 0400 	mov.w	r4, #0
 800e186:	461a      	mov	r2, r3
 800e188:	4623      	mov	r3, r4
 800e18a:	4608      	mov	r0, r1
 800e18c:	f002 fc6c 	bl	8010a68 <SDMMC_CmdSelDesel>
 800e190:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800e192:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e194:	2b00      	cmp	r3, #0
 800e196:	d001      	beq.n	800e19c <SD_InitCard+0x174>
  {
    return errorstate;
 800e198:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e19a:	e00e      	b.n	800e1ba <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	681d      	ldr	r5, [r3, #0]
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	466c      	mov	r4, sp
 800e1a4:	f103 0210 	add.w	r2, r3, #16
 800e1a8:	ca07      	ldmia	r2, {r0, r1, r2}
 800e1aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e1ae:	3304      	adds	r3, #4
 800e1b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e1b2:	4628      	mov	r0, r5
 800e1b4:	f002 fab0 	bl	8010718 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800e1b8:	2300      	movs	r3, #0
}
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	3740      	adds	r7, #64	; 0x40
 800e1be:	46bd      	mov	sp, r7
 800e1c0:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800e1c4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	b086      	sub	sp, #24
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800e1d0:	2300      	movs	r3, #0
 800e1d2:	617b      	str	r3, [r7, #20]
 800e1d4:	2300      	movs	r3, #0
 800e1d6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	4618      	mov	r0, r3
 800e1de:	f002 fc66 	bl	8010aae <SDMMC_CmdGoIdleState>
 800e1e2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d001      	beq.n	800e1ee <SD_PowerON+0x2a>
  {
    return errorstate;
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	e072      	b.n	800e2d4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	4618      	mov	r0, r3
 800e1f4:	f002 fc79 	bl	8010aea <SDMMC_CmdOperCond>
 800e1f8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d00d      	beq.n	800e21c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	2200      	movs	r2, #0
 800e204:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	4618      	mov	r0, r3
 800e20c:	f002 fc4f 	bl	8010aae <SDMMC_CmdGoIdleState>
 800e210:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	2b00      	cmp	r3, #0
 800e216:	d004      	beq.n	800e222 <SD_PowerON+0x5e>
    {
      return errorstate;
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	e05b      	b.n	800e2d4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	2201      	movs	r2, #1
 800e220:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e226:	2b01      	cmp	r3, #1
 800e228:	d137      	bne.n	800e29a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	2100      	movs	r1, #0
 800e230:	4618      	mov	r0, r3
 800e232:	f002 fc79 	bl	8010b28 <SDMMC_CmdAppCommand>
 800e236:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d02d      	beq.n	800e29a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e23e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e242:	e047      	b.n	800e2d4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	2100      	movs	r1, #0
 800e24a:	4618      	mov	r0, r3
 800e24c:	f002 fc6c 	bl	8010b28 <SDMMC_CmdAppCommand>
 800e250:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	2b00      	cmp	r3, #0
 800e256:	d001      	beq.n	800e25c <SD_PowerON+0x98>
    {
      return errorstate;
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	e03b      	b.n	800e2d4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	491e      	ldr	r1, [pc, #120]	; (800e2dc <SD_PowerON+0x118>)
 800e262:	4618      	mov	r0, r3
 800e264:	f002 fc82 	bl	8010b6c <SDMMC_CmdAppOperCommand>
 800e268:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d002      	beq.n	800e276 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e270:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e274:	e02e      	b.n	800e2d4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	2100      	movs	r1, #0
 800e27c:	4618      	mov	r0, r3
 800e27e:	f002 fae8 	bl	8010852 <SDIO_GetResponse>
 800e282:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e284:	697b      	ldr	r3, [r7, #20]
 800e286:	0fdb      	lsrs	r3, r3, #31
 800e288:	2b01      	cmp	r3, #1
 800e28a:	d101      	bne.n	800e290 <SD_PowerON+0xcc>
 800e28c:	2301      	movs	r3, #1
 800e28e:	e000      	b.n	800e292 <SD_PowerON+0xce>
 800e290:	2300      	movs	r3, #0
 800e292:	613b      	str	r3, [r7, #16]

    count++;
 800e294:	68bb      	ldr	r3, [r7, #8]
 800e296:	3301      	adds	r3, #1
 800e298:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e29a:	68bb      	ldr	r3, [r7, #8]
 800e29c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e2a0:	4293      	cmp	r3, r2
 800e2a2:	d802      	bhi.n	800e2aa <SD_PowerON+0xe6>
 800e2a4:	693b      	ldr	r3, [r7, #16]
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d0cc      	beq.n	800e244 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800e2aa:	68bb      	ldr	r3, [r7, #8]
 800e2ac:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e2b0:	4293      	cmp	r3, r2
 800e2b2:	d902      	bls.n	800e2ba <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e2b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800e2b8:	e00c      	b.n	800e2d4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800e2ba:	697b      	ldr	r3, [r7, #20]
 800e2bc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d003      	beq.n	800e2cc <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	2201      	movs	r2, #1
 800e2c8:	645a      	str	r2, [r3, #68]	; 0x44
 800e2ca:	e002      	b.n	800e2d2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	2200      	movs	r2, #0
 800e2d0:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800e2d2:	2300      	movs	r3, #0
}
 800e2d4:	4618      	mov	r0, r3
 800e2d6:	3718      	adds	r7, #24
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	bd80      	pop	{r7, pc}
 800e2dc:	c1100000 	.word	0xc1100000

0800e2e0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	b084      	sub	sp, #16
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	6078      	str	r0, [r7, #4]
 800e2e8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800e2ea:	683b      	ldr	r3, [r7, #0]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d102      	bne.n	800e2f6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800e2f0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e2f4:	e018      	b.n	800e328 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681a      	ldr	r2, [r3, #0]
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e2fe:	041b      	lsls	r3, r3, #16
 800e300:	4619      	mov	r1, r3
 800e302:	4610      	mov	r0, r2
 800e304:	f002 fcf6 	bl	8010cf4 <SDMMC_CmdSendStatus>
 800e308:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d001      	beq.n	800e314 <SD_SendStatus+0x34>
  {
    return errorstate;
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	e009      	b.n	800e328 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	2100      	movs	r1, #0
 800e31a:	4618      	mov	r0, r3
 800e31c:	f002 fa99 	bl	8010852 <SDIO_GetResponse>
 800e320:	4602      	mov	r2, r0
 800e322:	683b      	ldr	r3, [r7, #0]
 800e324:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800e326:	2300      	movs	r3, #0
}
 800e328:	4618      	mov	r0, r3
 800e32a:	3710      	adds	r7, #16
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bd80      	pop	{r7, pc}

0800e330 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e330:	b580      	push	{r7, lr}
 800e332:	b086      	sub	sp, #24
 800e334:	af00      	add	r7, sp, #0
 800e336:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e338:	2300      	movs	r3, #0
 800e33a:	60fb      	str	r3, [r7, #12]
 800e33c:	2300      	movs	r3, #0
 800e33e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	2100      	movs	r1, #0
 800e346:	4618      	mov	r0, r3
 800e348:	f002 fa83 	bl	8010852 <SDIO_GetResponse>
 800e34c:	4603      	mov	r3, r0
 800e34e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e352:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e356:	d102      	bne.n	800e35e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e358:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e35c:	e02f      	b.n	800e3be <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e35e:	f107 030c 	add.w	r3, r7, #12
 800e362:	4619      	mov	r1, r3
 800e364:	6878      	ldr	r0, [r7, #4]
 800e366:	f000 f879 	bl	800e45c <SD_FindSCR>
 800e36a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e36c:	697b      	ldr	r3, [r7, #20]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d001      	beq.n	800e376 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e372:	697b      	ldr	r3, [r7, #20]
 800e374:	e023      	b.n	800e3be <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e376:	693b      	ldr	r3, [r7, #16]
 800e378:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d01c      	beq.n	800e3ba <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	681a      	ldr	r2, [r3, #0]
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e388:	041b      	lsls	r3, r3, #16
 800e38a:	4619      	mov	r1, r3
 800e38c:	4610      	mov	r0, r2
 800e38e:	f002 fbcb 	bl	8010b28 <SDMMC_CmdAppCommand>
 800e392:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e394:	697b      	ldr	r3, [r7, #20]
 800e396:	2b00      	cmp	r3, #0
 800e398:	d001      	beq.n	800e39e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e39a:	697b      	ldr	r3, [r7, #20]
 800e39c:	e00f      	b.n	800e3be <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	2102      	movs	r1, #2
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	f002 fc04 	bl	8010bb2 <SDMMC_CmdBusWidth>
 800e3aa:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e3ac:	697b      	ldr	r3, [r7, #20]
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d001      	beq.n	800e3b6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e3b2:	697b      	ldr	r3, [r7, #20]
 800e3b4:	e003      	b.n	800e3be <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	e001      	b.n	800e3be <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e3ba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e3be:	4618      	mov	r0, r3
 800e3c0:	3718      	adds	r7, #24
 800e3c2:	46bd      	mov	sp, r7
 800e3c4:	bd80      	pop	{r7, pc}

0800e3c6 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e3c6:	b580      	push	{r7, lr}
 800e3c8:	b086      	sub	sp, #24
 800e3ca:	af00      	add	r7, sp, #0
 800e3cc:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e3ce:	2300      	movs	r3, #0
 800e3d0:	60fb      	str	r3, [r7, #12]
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	2100      	movs	r1, #0
 800e3dc:	4618      	mov	r0, r3
 800e3de:	f002 fa38 	bl	8010852 <SDIO_GetResponse>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e3e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e3ec:	d102      	bne.n	800e3f4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e3ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e3f2:	e02f      	b.n	800e454 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e3f4:	f107 030c 	add.w	r3, r7, #12
 800e3f8:	4619      	mov	r1, r3
 800e3fa:	6878      	ldr	r0, [r7, #4]
 800e3fc:	f000 f82e 	bl	800e45c <SD_FindSCR>
 800e400:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e402:	697b      	ldr	r3, [r7, #20]
 800e404:	2b00      	cmp	r3, #0
 800e406:	d001      	beq.n	800e40c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e408:	697b      	ldr	r3, [r7, #20]
 800e40a:	e023      	b.n	800e454 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e40c:	693b      	ldr	r3, [r7, #16]
 800e40e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e412:	2b00      	cmp	r3, #0
 800e414:	d01c      	beq.n	800e450 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	681a      	ldr	r2, [r3, #0]
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e41e:	041b      	lsls	r3, r3, #16
 800e420:	4619      	mov	r1, r3
 800e422:	4610      	mov	r0, r2
 800e424:	f002 fb80 	bl	8010b28 <SDMMC_CmdAppCommand>
 800e428:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e42a:	697b      	ldr	r3, [r7, #20]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d001      	beq.n	800e434 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e430:	697b      	ldr	r3, [r7, #20]
 800e432:	e00f      	b.n	800e454 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	2100      	movs	r1, #0
 800e43a:	4618      	mov	r0, r3
 800e43c:	f002 fbb9 	bl	8010bb2 <SDMMC_CmdBusWidth>
 800e440:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e442:	697b      	ldr	r3, [r7, #20]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d001      	beq.n	800e44c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e448:	697b      	ldr	r3, [r7, #20]
 800e44a:	e003      	b.n	800e454 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e44c:	2300      	movs	r3, #0
 800e44e:	e001      	b.n	800e454 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e450:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e454:	4618      	mov	r0, r3
 800e456:	3718      	adds	r7, #24
 800e458:	46bd      	mov	sp, r7
 800e45a:	bd80      	pop	{r7, pc}

0800e45c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e45c:	b590      	push	{r4, r7, lr}
 800e45e:	b08f      	sub	sp, #60	; 0x3c
 800e460:	af00      	add	r7, sp, #0
 800e462:	6078      	str	r0, [r7, #4]
 800e464:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e466:	f7fb fd63 	bl	8009f30 <HAL_GetTick>
 800e46a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800e46c:	2300      	movs	r3, #0
 800e46e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800e470:	2300      	movs	r3, #0
 800e472:	60bb      	str	r3, [r7, #8]
 800e474:	2300      	movs	r3, #0
 800e476:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e478:	683b      	ldr	r3, [r7, #0]
 800e47a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	2108      	movs	r1, #8
 800e482:	4618      	mov	r0, r3
 800e484:	f002 fa24 	bl	80108d0 <SDMMC_CmdBlockLength>
 800e488:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e48a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d001      	beq.n	800e494 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e492:	e0a9      	b.n	800e5e8 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	681a      	ldr	r2, [r3, #0]
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e49c:	041b      	lsls	r3, r3, #16
 800e49e:	4619      	mov	r1, r3
 800e4a0:	4610      	mov	r0, r2
 800e4a2:	f002 fb41 	bl	8010b28 <SDMMC_CmdAppCommand>
 800e4a6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e4a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d001      	beq.n	800e4b2 <SD_FindSCR+0x56>
  {
    return errorstate;
 800e4ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4b0:	e09a      	b.n	800e5e8 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e4b2:	f04f 33ff 	mov.w	r3, #4294967295
 800e4b6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e4b8:	2308      	movs	r3, #8
 800e4ba:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800e4bc:	2330      	movs	r3, #48	; 0x30
 800e4be:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800e4c0:	2302      	movs	r3, #2
 800e4c2:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800e4c4:	2300      	movs	r3, #0
 800e4c6:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800e4c8:	2301      	movs	r3, #1
 800e4ca:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	f107 0210 	add.w	r2, r7, #16
 800e4d4:	4611      	mov	r1, r2
 800e4d6:	4618      	mov	r0, r3
 800e4d8:	f002 f9ce 	bl	8010878 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	4618      	mov	r0, r3
 800e4e2:	f002 fb88 	bl	8010bf6 <SDMMC_CmdSendSCR>
 800e4e6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e4e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d022      	beq.n	800e534 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800e4ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4f0:	e07a      	b.n	800e5e8 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e4f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d00e      	beq.n	800e51e <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	6819      	ldr	r1, [r3, #0]
 800e504:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e506:	009b      	lsls	r3, r3, #2
 800e508:	f107 0208 	add.w	r2, r7, #8
 800e50c:	18d4      	adds	r4, r2, r3
 800e50e:	4608      	mov	r0, r1
 800e510:	f002 f92d 	bl	801076e <SDIO_ReadFIFO>
 800e514:	4603      	mov	r3, r0
 800e516:	6023      	str	r3, [r4, #0]
      index++;
 800e518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e51a:	3301      	adds	r3, #1
 800e51c:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e51e:	f7fb fd07 	bl	8009f30 <HAL_GetTick>
 800e522:	4602      	mov	r2, r0
 800e524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e526:	1ad3      	subs	r3, r2, r3
 800e528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e52c:	d102      	bne.n	800e534 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e52e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e532:	e059      	b.n	800e5e8 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e53a:	f240 432a 	movw	r3, #1066	; 0x42a
 800e53e:	4013      	ands	r3, r2
 800e540:	2b00      	cmp	r3, #0
 800e542:	d0d6      	beq.n	800e4f2 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e54a:	f003 0308 	and.w	r3, r3, #8
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d005      	beq.n	800e55e <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	2208      	movs	r2, #8
 800e558:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e55a:	2308      	movs	r3, #8
 800e55c:	e044      	b.n	800e5e8 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e564:	f003 0302 	and.w	r3, r3, #2
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d005      	beq.n	800e578 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	2202      	movs	r2, #2
 800e572:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e574:	2302      	movs	r3, #2
 800e576:	e037      	b.n	800e5e8 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e57e:	f003 0320 	and.w	r3, r3, #32
 800e582:	2b00      	cmp	r3, #0
 800e584:	d005      	beq.n	800e592 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	2220      	movs	r2, #32
 800e58c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e58e:	2320      	movs	r3, #32
 800e590:	e02a      	b.n	800e5e8 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	f240 523a 	movw	r2, #1338	; 0x53a
 800e59a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	061a      	lsls	r2, r3, #24
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	021b      	lsls	r3, r3, #8
 800e5a4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e5a8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	0a1b      	lsrs	r3, r3, #8
 800e5ae:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e5b2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	0e1b      	lsrs	r3, r3, #24
 800e5b8:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e5ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5bc:	601a      	str	r2, [r3, #0]
    scr++;
 800e5be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5c0:	3304      	adds	r3, #4
 800e5c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e5c4:	68bb      	ldr	r3, [r7, #8]
 800e5c6:	061a      	lsls	r2, r3, #24
 800e5c8:	68bb      	ldr	r3, [r7, #8]
 800e5ca:	021b      	lsls	r3, r3, #8
 800e5cc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e5d0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e5d2:	68bb      	ldr	r3, [r7, #8]
 800e5d4:	0a1b      	lsrs	r3, r3, #8
 800e5d6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e5da:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e5dc:	68bb      	ldr	r3, [r7, #8]
 800e5de:	0e1b      	lsrs	r3, r3, #24
 800e5e0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e5e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5e4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e5e6:	2300      	movs	r3, #0
}
 800e5e8:	4618      	mov	r0, r3
 800e5ea:	373c      	adds	r7, #60	; 0x3c
 800e5ec:	46bd      	mov	sp, r7
 800e5ee:	bd90      	pop	{r4, r7, pc}

0800e5f0 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800e5f0:	b580      	push	{r7, lr}
 800e5f2:	b086      	sub	sp, #24
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e5fc:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e602:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800e604:	693b      	ldr	r3, [r7, #16]
 800e606:	2b00      	cmp	r3, #0
 800e608:	d03f      	beq.n	800e68a <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800e60a:	2300      	movs	r3, #0
 800e60c:	617b      	str	r3, [r7, #20]
 800e60e:	e033      	b.n	800e678 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	4618      	mov	r0, r3
 800e616:	f002 f8aa 	bl	801076e <SDIO_ReadFIFO>
 800e61a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800e61c:	68bb      	ldr	r3, [r7, #8]
 800e61e:	b2da      	uxtb	r2, r3
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	3301      	adds	r3, #1
 800e628:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e62a:	693b      	ldr	r3, [r7, #16]
 800e62c:	3b01      	subs	r3, #1
 800e62e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800e630:	68bb      	ldr	r3, [r7, #8]
 800e632:	0a1b      	lsrs	r3, r3, #8
 800e634:	b2da      	uxtb	r2, r3
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	3301      	adds	r3, #1
 800e63e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e640:	693b      	ldr	r3, [r7, #16]
 800e642:	3b01      	subs	r3, #1
 800e644:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800e646:	68bb      	ldr	r3, [r7, #8]
 800e648:	0c1b      	lsrs	r3, r3, #16
 800e64a:	b2da      	uxtb	r2, r3
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	3301      	adds	r3, #1
 800e654:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e656:	693b      	ldr	r3, [r7, #16]
 800e658:	3b01      	subs	r3, #1
 800e65a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800e65c:	68bb      	ldr	r3, [r7, #8]
 800e65e:	0e1b      	lsrs	r3, r3, #24
 800e660:	b2da      	uxtb	r2, r3
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	3301      	adds	r3, #1
 800e66a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e66c:	693b      	ldr	r3, [r7, #16]
 800e66e:	3b01      	subs	r3, #1
 800e670:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800e672:	697b      	ldr	r3, [r7, #20]
 800e674:	3301      	adds	r3, #1
 800e676:	617b      	str	r3, [r7, #20]
 800e678:	697b      	ldr	r3, [r7, #20]
 800e67a:	2b07      	cmp	r3, #7
 800e67c:	d9c8      	bls.n	800e610 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	68fa      	ldr	r2, [r7, #12]
 800e682:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	693a      	ldr	r2, [r7, #16]
 800e688:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800e68a:	bf00      	nop
 800e68c:	3718      	adds	r7, #24
 800e68e:	46bd      	mov	sp, r7
 800e690:	bd80      	pop	{r7, pc}

0800e692 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800e692:	b580      	push	{r7, lr}
 800e694:	b086      	sub	sp, #24
 800e696:	af00      	add	r7, sp, #0
 800e698:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	6a1b      	ldr	r3, [r3, #32]
 800e69e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6a4:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800e6a6:	693b      	ldr	r3, [r7, #16]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d043      	beq.n	800e734 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800e6ac:	2300      	movs	r3, #0
 800e6ae:	617b      	str	r3, [r7, #20]
 800e6b0:	e037      	b.n	800e722 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	781b      	ldrb	r3, [r3, #0]
 800e6b6:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	3301      	adds	r3, #1
 800e6bc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e6be:	693b      	ldr	r3, [r7, #16]
 800e6c0:	3b01      	subs	r3, #1
 800e6c2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	781b      	ldrb	r3, [r3, #0]
 800e6c8:	021a      	lsls	r2, r3, #8
 800e6ca:	68bb      	ldr	r3, [r7, #8]
 800e6cc:	4313      	orrs	r3, r2
 800e6ce:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	3301      	adds	r3, #1
 800e6d4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e6d6:	693b      	ldr	r3, [r7, #16]
 800e6d8:	3b01      	subs	r3, #1
 800e6da:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	781b      	ldrb	r3, [r3, #0]
 800e6e0:	041a      	lsls	r2, r3, #16
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	4313      	orrs	r3, r2
 800e6e6:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	3301      	adds	r3, #1
 800e6ec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e6ee:	693b      	ldr	r3, [r7, #16]
 800e6f0:	3b01      	subs	r3, #1
 800e6f2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	781b      	ldrb	r3, [r3, #0]
 800e6f8:	061a      	lsls	r2, r3, #24
 800e6fa:	68bb      	ldr	r3, [r7, #8]
 800e6fc:	4313      	orrs	r3, r2
 800e6fe:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	3301      	adds	r3, #1
 800e704:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e706:	693b      	ldr	r3, [r7, #16]
 800e708:	3b01      	subs	r3, #1
 800e70a:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	f107 0208 	add.w	r2, r7, #8
 800e714:	4611      	mov	r1, r2
 800e716:	4618      	mov	r0, r3
 800e718:	f002 f836 	bl	8010788 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800e71c:	697b      	ldr	r3, [r7, #20]
 800e71e:	3301      	adds	r3, #1
 800e720:	617b      	str	r3, [r7, #20]
 800e722:	697b      	ldr	r3, [r7, #20]
 800e724:	2b07      	cmp	r3, #7
 800e726:	d9c4      	bls.n	800e6b2 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	68fa      	ldr	r2, [r7, #12]
 800e72c:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	693a      	ldr	r2, [r7, #16]
 800e732:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800e734:	bf00      	nop
 800e736:	3718      	adds	r7, #24
 800e738:	46bd      	mov	sp, r7
 800e73a:	bd80      	pop	{r7, pc}

0800e73c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e73c:	b580      	push	{r7, lr}
 800e73e:	b082      	sub	sp, #8
 800e740:	af00      	add	r7, sp, #0
 800e742:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d101      	bne.n	800e74e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e74a:	2301      	movs	r3, #1
 800e74c:	e056      	b.n	800e7fc <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	2200      	movs	r2, #0
 800e752:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e75a:	b2db      	uxtb	r3, r3
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d106      	bne.n	800e76e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	2200      	movs	r2, #0
 800e764:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e768:	6878      	ldr	r0, [r7, #4]
 800e76a:	f7f8 fd95 	bl	8007298 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	2202      	movs	r2, #2
 800e772:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	681a      	ldr	r2, [r3, #0]
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e784:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	685a      	ldr	r2, [r3, #4]
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	689b      	ldr	r3, [r3, #8]
 800e78e:	431a      	orrs	r2, r3
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	68db      	ldr	r3, [r3, #12]
 800e794:	431a      	orrs	r2, r3
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	691b      	ldr	r3, [r3, #16]
 800e79a:	431a      	orrs	r2, r3
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	695b      	ldr	r3, [r3, #20]
 800e7a0:	431a      	orrs	r2, r3
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	699b      	ldr	r3, [r3, #24]
 800e7a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e7aa:	431a      	orrs	r2, r3
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	69db      	ldr	r3, [r3, #28]
 800e7b0:	431a      	orrs	r2, r3
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	6a1b      	ldr	r3, [r3, #32]
 800e7b6:	ea42 0103 	orr.w	r1, r2, r3
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	430a      	orrs	r2, r1
 800e7c4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	699b      	ldr	r3, [r3, #24]
 800e7ca:	0c1b      	lsrs	r3, r3, #16
 800e7cc:	f003 0104 	and.w	r1, r3, #4
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	430a      	orrs	r2, r1
 800e7da:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	69da      	ldr	r2, [r3, #28]
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e7ea:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	2200      	movs	r2, #0
 800e7f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	2201      	movs	r2, #1
 800e7f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800e7fa:	2300      	movs	r3, #0
}
 800e7fc:	4618      	mov	r0, r3
 800e7fe:	3708      	adds	r7, #8
 800e800:	46bd      	mov	sp, r7
 800e802:	bd80      	pop	{r7, pc}

0800e804 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e804:	b580      	push	{r7, lr}
 800e806:	b088      	sub	sp, #32
 800e808:	af00      	add	r7, sp, #0
 800e80a:	60f8      	str	r0, [r7, #12]
 800e80c:	60b9      	str	r1, [r7, #8]
 800e80e:	603b      	str	r3, [r7, #0]
 800e810:	4613      	mov	r3, r2
 800e812:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e814:	2300      	movs	r3, #0
 800e816:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e81e:	2b01      	cmp	r3, #1
 800e820:	d101      	bne.n	800e826 <HAL_SPI_Transmit+0x22>
 800e822:	2302      	movs	r3, #2
 800e824:	e11e      	b.n	800ea64 <HAL_SPI_Transmit+0x260>
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	2201      	movs	r2, #1
 800e82a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e82e:	f7fb fb7f 	bl	8009f30 <HAL_GetTick>
 800e832:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800e834:	88fb      	ldrh	r3, [r7, #6]
 800e836:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e83e:	b2db      	uxtb	r3, r3
 800e840:	2b01      	cmp	r3, #1
 800e842:	d002      	beq.n	800e84a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800e844:	2302      	movs	r3, #2
 800e846:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e848:	e103      	b.n	800ea52 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800e84a:	68bb      	ldr	r3, [r7, #8]
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d002      	beq.n	800e856 <HAL_SPI_Transmit+0x52>
 800e850:	88fb      	ldrh	r3, [r7, #6]
 800e852:	2b00      	cmp	r3, #0
 800e854:	d102      	bne.n	800e85c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800e856:	2301      	movs	r3, #1
 800e858:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e85a:	e0fa      	b.n	800ea52 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	2203      	movs	r2, #3
 800e860:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	2200      	movs	r2, #0
 800e868:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	68ba      	ldr	r2, [r7, #8]
 800e86e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	88fa      	ldrh	r2, [r7, #6]
 800e874:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	88fa      	ldrh	r2, [r7, #6]
 800e87a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	2200      	movs	r2, #0
 800e880:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	2200      	movs	r2, #0
 800e886:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	2200      	movs	r2, #0
 800e88c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	2200      	movs	r2, #0
 800e892:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	2200      	movs	r2, #0
 800e898:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	689b      	ldr	r3, [r3, #8]
 800e89e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e8a2:	d107      	bne.n	800e8b4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	681a      	ldr	r2, [r3, #0]
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e8b2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e8be:	2b40      	cmp	r3, #64	; 0x40
 800e8c0:	d007      	beq.n	800e8d2 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	681a      	ldr	r2, [r3, #0]
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e8d0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	68db      	ldr	r3, [r3, #12]
 800e8d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e8da:	d14b      	bne.n	800e974 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	685b      	ldr	r3, [r3, #4]
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d002      	beq.n	800e8ea <HAL_SPI_Transmit+0xe6>
 800e8e4:	8afb      	ldrh	r3, [r7, #22]
 800e8e6:	2b01      	cmp	r3, #1
 800e8e8:	d13e      	bne.n	800e968 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8ee:	881a      	ldrh	r2, [r3, #0]
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8fa:	1c9a      	adds	r2, r3, #2
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e904:	b29b      	uxth	r3, r3
 800e906:	3b01      	subs	r3, #1
 800e908:	b29a      	uxth	r2, r3
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e90e:	e02b      	b.n	800e968 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	689b      	ldr	r3, [r3, #8]
 800e916:	f003 0302 	and.w	r3, r3, #2
 800e91a:	2b02      	cmp	r3, #2
 800e91c:	d112      	bne.n	800e944 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e922:	881a      	ldrh	r2, [r3, #0]
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e92e:	1c9a      	adds	r2, r3, #2
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e938:	b29b      	uxth	r3, r3
 800e93a:	3b01      	subs	r3, #1
 800e93c:	b29a      	uxth	r2, r3
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	86da      	strh	r2, [r3, #54]	; 0x36
 800e942:	e011      	b.n	800e968 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e944:	f7fb faf4 	bl	8009f30 <HAL_GetTick>
 800e948:	4602      	mov	r2, r0
 800e94a:	69bb      	ldr	r3, [r7, #24]
 800e94c:	1ad3      	subs	r3, r2, r3
 800e94e:	683a      	ldr	r2, [r7, #0]
 800e950:	429a      	cmp	r2, r3
 800e952:	d803      	bhi.n	800e95c <HAL_SPI_Transmit+0x158>
 800e954:	683b      	ldr	r3, [r7, #0]
 800e956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e95a:	d102      	bne.n	800e962 <HAL_SPI_Transmit+0x15e>
 800e95c:	683b      	ldr	r3, [r7, #0]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d102      	bne.n	800e968 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800e962:	2303      	movs	r3, #3
 800e964:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e966:	e074      	b.n	800ea52 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e96c:	b29b      	uxth	r3, r3
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d1ce      	bne.n	800e910 <HAL_SPI_Transmit+0x10c>
 800e972:	e04c      	b.n	800ea0e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	685b      	ldr	r3, [r3, #4]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d002      	beq.n	800e982 <HAL_SPI_Transmit+0x17e>
 800e97c:	8afb      	ldrh	r3, [r7, #22]
 800e97e:	2b01      	cmp	r3, #1
 800e980:	d140      	bne.n	800ea04 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	330c      	adds	r3, #12
 800e98c:	7812      	ldrb	r2, [r2, #0]
 800e98e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e994:	1c5a      	adds	r2, r3, #1
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e99e:	b29b      	uxth	r3, r3
 800e9a0:	3b01      	subs	r3, #1
 800e9a2:	b29a      	uxth	r2, r3
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800e9a8:	e02c      	b.n	800ea04 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	689b      	ldr	r3, [r3, #8]
 800e9b0:	f003 0302 	and.w	r3, r3, #2
 800e9b4:	2b02      	cmp	r3, #2
 800e9b6:	d113      	bne.n	800e9e0 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	330c      	adds	r3, #12
 800e9c2:	7812      	ldrb	r2, [r2, #0]
 800e9c4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e9ca:	1c5a      	adds	r2, r3, #1
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e9d4:	b29b      	uxth	r3, r3
 800e9d6:	3b01      	subs	r3, #1
 800e9d8:	b29a      	uxth	r2, r3
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	86da      	strh	r2, [r3, #54]	; 0x36
 800e9de:	e011      	b.n	800ea04 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e9e0:	f7fb faa6 	bl	8009f30 <HAL_GetTick>
 800e9e4:	4602      	mov	r2, r0
 800e9e6:	69bb      	ldr	r3, [r7, #24]
 800e9e8:	1ad3      	subs	r3, r2, r3
 800e9ea:	683a      	ldr	r2, [r7, #0]
 800e9ec:	429a      	cmp	r2, r3
 800e9ee:	d803      	bhi.n	800e9f8 <HAL_SPI_Transmit+0x1f4>
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9f6:	d102      	bne.n	800e9fe <HAL_SPI_Transmit+0x1fa>
 800e9f8:	683b      	ldr	r3, [r7, #0]
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d102      	bne.n	800ea04 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800e9fe:	2303      	movs	r3, #3
 800ea00:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ea02:	e026      	b.n	800ea52 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ea08:	b29b      	uxth	r3, r3
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d1cd      	bne.n	800e9aa <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ea0e:	69ba      	ldr	r2, [r7, #24]
 800ea10:	6839      	ldr	r1, [r7, #0]
 800ea12:	68f8      	ldr	r0, [r7, #12]
 800ea14:	f000 fba4 	bl	800f160 <SPI_EndRxTxTransaction>
 800ea18:	4603      	mov	r3, r0
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d002      	beq.n	800ea24 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	2220      	movs	r2, #32
 800ea22:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	689b      	ldr	r3, [r3, #8]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d10a      	bne.n	800ea42 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	613b      	str	r3, [r7, #16]
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	68db      	ldr	r3, [r3, #12]
 800ea36:	613b      	str	r3, [r7, #16]
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	689b      	ldr	r3, [r3, #8]
 800ea3e:	613b      	str	r3, [r7, #16]
 800ea40:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d002      	beq.n	800ea50 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800ea4a:	2301      	movs	r3, #1
 800ea4c:	77fb      	strb	r3, [r7, #31]
 800ea4e:	e000      	b.n	800ea52 <HAL_SPI_Transmit+0x24e>
  }

error:
 800ea50:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	2201      	movs	r2, #1
 800ea56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	2200      	movs	r2, #0
 800ea5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ea62:	7ffb      	ldrb	r3, [r7, #31]
}
 800ea64:	4618      	mov	r0, r3
 800ea66:	3720      	adds	r7, #32
 800ea68:	46bd      	mov	sp, r7
 800ea6a:	bd80      	pop	{r7, pc}

0800ea6c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ea6c:	b580      	push	{r7, lr}
 800ea6e:	b088      	sub	sp, #32
 800ea70:	af02      	add	r7, sp, #8
 800ea72:	60f8      	str	r0, [r7, #12]
 800ea74:	60b9      	str	r1, [r7, #8]
 800ea76:	603b      	str	r3, [r7, #0]
 800ea78:	4613      	mov	r3, r2
 800ea7a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ea7c:	2300      	movs	r3, #0
 800ea7e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	685b      	ldr	r3, [r3, #4]
 800ea84:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ea88:	d112      	bne.n	800eab0 <HAL_SPI_Receive+0x44>
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	689b      	ldr	r3, [r3, #8]
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d10e      	bne.n	800eab0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	2204      	movs	r2, #4
 800ea96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ea9a:	88fa      	ldrh	r2, [r7, #6]
 800ea9c:	683b      	ldr	r3, [r7, #0]
 800ea9e:	9300      	str	r3, [sp, #0]
 800eaa0:	4613      	mov	r3, r2
 800eaa2:	68ba      	ldr	r2, [r7, #8]
 800eaa4:	68b9      	ldr	r1, [r7, #8]
 800eaa6:	68f8      	ldr	r0, [r7, #12]
 800eaa8:	f000 f8e9 	bl	800ec7e <HAL_SPI_TransmitReceive>
 800eaac:	4603      	mov	r3, r0
 800eaae:	e0e2      	b.n	800ec76 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800eab6:	2b01      	cmp	r3, #1
 800eab8:	d101      	bne.n	800eabe <HAL_SPI_Receive+0x52>
 800eaba:	2302      	movs	r3, #2
 800eabc:	e0db      	b.n	800ec76 <HAL_SPI_Receive+0x20a>
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	2201      	movs	r2, #1
 800eac2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800eac6:	f7fb fa33 	bl	8009f30 <HAL_GetTick>
 800eaca:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ead2:	b2db      	uxtb	r3, r3
 800ead4:	2b01      	cmp	r3, #1
 800ead6:	d002      	beq.n	800eade <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800ead8:	2302      	movs	r3, #2
 800eada:	75fb      	strb	r3, [r7, #23]
    goto error;
 800eadc:	e0c2      	b.n	800ec64 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800eade:	68bb      	ldr	r3, [r7, #8]
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	d002      	beq.n	800eaea <HAL_SPI_Receive+0x7e>
 800eae4:	88fb      	ldrh	r3, [r7, #6]
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d102      	bne.n	800eaf0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800eaea:	2301      	movs	r3, #1
 800eaec:	75fb      	strb	r3, [r7, #23]
    goto error;
 800eaee:	e0b9      	b.n	800ec64 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	2204      	movs	r2, #4
 800eaf4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	2200      	movs	r2, #0
 800eafc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	68ba      	ldr	r2, [r7, #8]
 800eb02:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	88fa      	ldrh	r2, [r7, #6]
 800eb08:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	88fa      	ldrh	r2, [r7, #6]
 800eb0e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	2200      	movs	r2, #0
 800eb14:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	2200      	movs	r2, #0
 800eb1a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	2200      	movs	r2, #0
 800eb20:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	2200      	movs	r2, #0
 800eb26:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	2200      	movs	r2, #0
 800eb2c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	689b      	ldr	r3, [r3, #8]
 800eb32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800eb36:	d107      	bne.n	800eb48 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	681a      	ldr	r2, [r3, #0]
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800eb46:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb52:	2b40      	cmp	r3, #64	; 0x40
 800eb54:	d007      	beq.n	800eb66 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	681a      	ldr	r2, [r3, #0]
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800eb64:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	68db      	ldr	r3, [r3, #12]
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d162      	bne.n	800ec34 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800eb6e:	e02e      	b.n	800ebce <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	689b      	ldr	r3, [r3, #8]
 800eb76:	f003 0301 	and.w	r3, r3, #1
 800eb7a:	2b01      	cmp	r3, #1
 800eb7c:	d115      	bne.n	800ebaa <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	f103 020c 	add.w	r2, r3, #12
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb8a:	7812      	ldrb	r2, [r2, #0]
 800eb8c:	b2d2      	uxtb	r2, r2
 800eb8e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb94:	1c5a      	adds	r2, r3, #1
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eb9e:	b29b      	uxth	r3, r3
 800eba0:	3b01      	subs	r3, #1
 800eba2:	b29a      	uxth	r2, r3
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800eba8:	e011      	b.n	800ebce <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ebaa:	f7fb f9c1 	bl	8009f30 <HAL_GetTick>
 800ebae:	4602      	mov	r2, r0
 800ebb0:	693b      	ldr	r3, [r7, #16]
 800ebb2:	1ad3      	subs	r3, r2, r3
 800ebb4:	683a      	ldr	r2, [r7, #0]
 800ebb6:	429a      	cmp	r2, r3
 800ebb8:	d803      	bhi.n	800ebc2 <HAL_SPI_Receive+0x156>
 800ebba:	683b      	ldr	r3, [r7, #0]
 800ebbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebc0:	d102      	bne.n	800ebc8 <HAL_SPI_Receive+0x15c>
 800ebc2:	683b      	ldr	r3, [r7, #0]
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d102      	bne.n	800ebce <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800ebc8:	2303      	movs	r3, #3
 800ebca:	75fb      	strb	r3, [r7, #23]
          goto error;
 800ebcc:	e04a      	b.n	800ec64 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ebd2:	b29b      	uxth	r3, r3
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d1cb      	bne.n	800eb70 <HAL_SPI_Receive+0x104>
 800ebd8:	e031      	b.n	800ec3e <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	689b      	ldr	r3, [r3, #8]
 800ebe0:	f003 0301 	and.w	r3, r3, #1
 800ebe4:	2b01      	cmp	r3, #1
 800ebe6:	d113      	bne.n	800ec10 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	68da      	ldr	r2, [r3, #12]
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebf2:	b292      	uxth	r2, r2
 800ebf4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebfa:	1c9a      	adds	r2, r3, #2
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ec04:	b29b      	uxth	r3, r3
 800ec06:	3b01      	subs	r3, #1
 800ec08:	b29a      	uxth	r2, r3
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ec0e:	e011      	b.n	800ec34 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ec10:	f7fb f98e 	bl	8009f30 <HAL_GetTick>
 800ec14:	4602      	mov	r2, r0
 800ec16:	693b      	ldr	r3, [r7, #16]
 800ec18:	1ad3      	subs	r3, r2, r3
 800ec1a:	683a      	ldr	r2, [r7, #0]
 800ec1c:	429a      	cmp	r2, r3
 800ec1e:	d803      	bhi.n	800ec28 <HAL_SPI_Receive+0x1bc>
 800ec20:	683b      	ldr	r3, [r7, #0]
 800ec22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec26:	d102      	bne.n	800ec2e <HAL_SPI_Receive+0x1c2>
 800ec28:	683b      	ldr	r3, [r7, #0]
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d102      	bne.n	800ec34 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800ec2e:	2303      	movs	r3, #3
 800ec30:	75fb      	strb	r3, [r7, #23]
          goto error;
 800ec32:	e017      	b.n	800ec64 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ec38:	b29b      	uxth	r3, r3
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d1cd      	bne.n	800ebda <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ec3e:	693a      	ldr	r2, [r7, #16]
 800ec40:	6839      	ldr	r1, [r7, #0]
 800ec42:	68f8      	ldr	r0, [r7, #12]
 800ec44:	f000 fa27 	bl	800f096 <SPI_EndRxTransaction>
 800ec48:	4603      	mov	r3, r0
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d002      	beq.n	800ec54 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	2220      	movs	r2, #32
 800ec52:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d002      	beq.n	800ec62 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800ec5c:	2301      	movs	r3, #1
 800ec5e:	75fb      	strb	r3, [r7, #23]
 800ec60:	e000      	b.n	800ec64 <HAL_SPI_Receive+0x1f8>
  }

error :
 800ec62:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	2201      	movs	r2, #1
 800ec68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	2200      	movs	r2, #0
 800ec70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ec74:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec76:	4618      	mov	r0, r3
 800ec78:	3718      	adds	r7, #24
 800ec7a:	46bd      	mov	sp, r7
 800ec7c:	bd80      	pop	{r7, pc}

0800ec7e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800ec7e:	b580      	push	{r7, lr}
 800ec80:	b08c      	sub	sp, #48	; 0x30
 800ec82:	af00      	add	r7, sp, #0
 800ec84:	60f8      	str	r0, [r7, #12]
 800ec86:	60b9      	str	r1, [r7, #8]
 800ec88:	607a      	str	r2, [r7, #4]
 800ec8a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ec8c:	2301      	movs	r3, #1
 800ec8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ec90:	2300      	movs	r3, #0
 800ec92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ec9c:	2b01      	cmp	r3, #1
 800ec9e:	d101      	bne.n	800eca4 <HAL_SPI_TransmitReceive+0x26>
 800eca0:	2302      	movs	r3, #2
 800eca2:	e18a      	b.n	800efba <HAL_SPI_TransmitReceive+0x33c>
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	2201      	movs	r2, #1
 800eca8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ecac:	f7fb f940 	bl	8009f30 <HAL_GetTick>
 800ecb0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ecb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	685b      	ldr	r3, [r3, #4]
 800ecc0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800ecc2:	887b      	ldrh	r3, [r7, #2]
 800ecc4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ecc6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ecca:	2b01      	cmp	r3, #1
 800eccc:	d00f      	beq.n	800ecee <HAL_SPI_TransmitReceive+0x70>
 800ecce:	69fb      	ldr	r3, [r7, #28]
 800ecd0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ecd4:	d107      	bne.n	800ece6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	689b      	ldr	r3, [r3, #8]
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d103      	bne.n	800ece6 <HAL_SPI_TransmitReceive+0x68>
 800ecde:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ece2:	2b04      	cmp	r3, #4
 800ece4:	d003      	beq.n	800ecee <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800ece6:	2302      	movs	r3, #2
 800ece8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800ecec:	e15b      	b.n	800efa6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ecee:	68bb      	ldr	r3, [r7, #8]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d005      	beq.n	800ed00 <HAL_SPI_TransmitReceive+0x82>
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d002      	beq.n	800ed00 <HAL_SPI_TransmitReceive+0x82>
 800ecfa:	887b      	ldrh	r3, [r7, #2]
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d103      	bne.n	800ed08 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800ed00:	2301      	movs	r3, #1
 800ed02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800ed06:	e14e      	b.n	800efa6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ed0e:	b2db      	uxtb	r3, r3
 800ed10:	2b04      	cmp	r3, #4
 800ed12:	d003      	beq.n	800ed1c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	2205      	movs	r2, #5
 800ed18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	2200      	movs	r2, #0
 800ed20:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	687a      	ldr	r2, [r7, #4]
 800ed26:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	887a      	ldrh	r2, [r7, #2]
 800ed2c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	887a      	ldrh	r2, [r7, #2]
 800ed32:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	68ba      	ldr	r2, [r7, #8]
 800ed38:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	887a      	ldrh	r2, [r7, #2]
 800ed3e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	887a      	ldrh	r2, [r7, #2]
 800ed44:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	2200      	movs	r2, #0
 800ed4a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	2200      	movs	r2, #0
 800ed50:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ed5c:	2b40      	cmp	r3, #64	; 0x40
 800ed5e:	d007      	beq.n	800ed70 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	681a      	ldr	r2, [r3, #0]
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ed6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	68db      	ldr	r3, [r3, #12]
 800ed74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ed78:	d178      	bne.n	800ee6c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	685b      	ldr	r3, [r3, #4]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d002      	beq.n	800ed88 <HAL_SPI_TransmitReceive+0x10a>
 800ed82:	8b7b      	ldrh	r3, [r7, #26]
 800ed84:	2b01      	cmp	r3, #1
 800ed86:	d166      	bne.n	800ee56 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed8c:	881a      	ldrh	r2, [r3, #0]
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed98:	1c9a      	adds	r2, r3, #2
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eda2:	b29b      	uxth	r3, r3
 800eda4:	3b01      	subs	r3, #1
 800eda6:	b29a      	uxth	r2, r3
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800edac:	e053      	b.n	800ee56 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	689b      	ldr	r3, [r3, #8]
 800edb4:	f003 0302 	and.w	r3, r3, #2
 800edb8:	2b02      	cmp	r3, #2
 800edba:	d11b      	bne.n	800edf4 <HAL_SPI_TransmitReceive+0x176>
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800edc0:	b29b      	uxth	r3, r3
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d016      	beq.n	800edf4 <HAL_SPI_TransmitReceive+0x176>
 800edc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edc8:	2b01      	cmp	r3, #1
 800edca:	d113      	bne.n	800edf4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800edd0:	881a      	ldrh	r2, [r3, #0]
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eddc:	1c9a      	adds	r2, r3, #2
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ede6:	b29b      	uxth	r3, r3
 800ede8:	3b01      	subs	r3, #1
 800edea:	b29a      	uxth	r2, r3
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800edf0:	2300      	movs	r3, #0
 800edf2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	689b      	ldr	r3, [r3, #8]
 800edfa:	f003 0301 	and.w	r3, r3, #1
 800edfe:	2b01      	cmp	r3, #1
 800ee00:	d119      	bne.n	800ee36 <HAL_SPI_TransmitReceive+0x1b8>
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ee06:	b29b      	uxth	r3, r3
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d014      	beq.n	800ee36 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	68da      	ldr	r2, [r3, #12]
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee16:	b292      	uxth	r2, r2
 800ee18:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee1e:	1c9a      	adds	r2, r3, #2
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ee28:	b29b      	uxth	r3, r3
 800ee2a:	3b01      	subs	r3, #1
 800ee2c:	b29a      	uxth	r2, r3
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ee32:	2301      	movs	r3, #1
 800ee34:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800ee36:	f7fb f87b 	bl	8009f30 <HAL_GetTick>
 800ee3a:	4602      	mov	r2, r0
 800ee3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee3e:	1ad3      	subs	r3, r2, r3
 800ee40:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ee42:	429a      	cmp	r2, r3
 800ee44:	d807      	bhi.n	800ee56 <HAL_SPI_TransmitReceive+0x1d8>
 800ee46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee4c:	d003      	beq.n	800ee56 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800ee4e:	2303      	movs	r3, #3
 800ee50:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800ee54:	e0a7      	b.n	800efa6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ee56:	68fb      	ldr	r3, [r7, #12]
 800ee58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ee5a:	b29b      	uxth	r3, r3
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d1a6      	bne.n	800edae <HAL_SPI_TransmitReceive+0x130>
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ee64:	b29b      	uxth	r3, r3
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d1a1      	bne.n	800edae <HAL_SPI_TransmitReceive+0x130>
 800ee6a:	e07c      	b.n	800ef66 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	685b      	ldr	r3, [r3, #4]
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d002      	beq.n	800ee7a <HAL_SPI_TransmitReceive+0x1fc>
 800ee74:	8b7b      	ldrh	r3, [r7, #26]
 800ee76:	2b01      	cmp	r3, #1
 800ee78:	d16b      	bne.n	800ef52 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	330c      	adds	r3, #12
 800ee84:	7812      	ldrb	r2, [r2, #0]
 800ee86:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee8c:	1c5a      	adds	r2, r3, #1
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ee96:	b29b      	uxth	r3, r3
 800ee98:	3b01      	subs	r3, #1
 800ee9a:	b29a      	uxth	r2, r3
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800eea0:	e057      	b.n	800ef52 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	689b      	ldr	r3, [r3, #8]
 800eea8:	f003 0302 	and.w	r3, r3, #2
 800eeac:	2b02      	cmp	r3, #2
 800eeae:	d11c      	bne.n	800eeea <HAL_SPI_TransmitReceive+0x26c>
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eeb4:	b29b      	uxth	r3, r3
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d017      	beq.n	800eeea <HAL_SPI_TransmitReceive+0x26c>
 800eeba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eebc:	2b01      	cmp	r3, #1
 800eebe:	d114      	bne.n	800eeea <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	330c      	adds	r3, #12
 800eeca:	7812      	ldrb	r2, [r2, #0]
 800eecc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eed2:	1c5a      	adds	r2, r3, #1
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800eedc:	b29b      	uxth	r3, r3
 800eede:	3b01      	subs	r3, #1
 800eee0:	b29a      	uxth	r2, r3
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800eee6:	2300      	movs	r3, #0
 800eee8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	689b      	ldr	r3, [r3, #8]
 800eef0:	f003 0301 	and.w	r3, r3, #1
 800eef4:	2b01      	cmp	r3, #1
 800eef6:	d119      	bne.n	800ef2c <HAL_SPI_TransmitReceive+0x2ae>
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eefc:	b29b      	uxth	r3, r3
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d014      	beq.n	800ef2c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	68da      	ldr	r2, [r3, #12]
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef0c:	b2d2      	uxtb	r2, r2
 800ef0e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef14:	1c5a      	adds	r2, r3, #1
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ef1e:	b29b      	uxth	r3, r3
 800ef20:	3b01      	subs	r3, #1
 800ef22:	b29a      	uxth	r2, r3
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ef28:	2301      	movs	r3, #1
 800ef2a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ef2c:	f7fb f800 	bl	8009f30 <HAL_GetTick>
 800ef30:	4602      	mov	r2, r0
 800ef32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef34:	1ad3      	subs	r3, r2, r3
 800ef36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ef38:	429a      	cmp	r2, r3
 800ef3a:	d803      	bhi.n	800ef44 <HAL_SPI_TransmitReceive+0x2c6>
 800ef3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef42:	d102      	bne.n	800ef4a <HAL_SPI_TransmitReceive+0x2cc>
 800ef44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d103      	bne.n	800ef52 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800ef4a:	2303      	movs	r3, #3
 800ef4c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800ef50:	e029      	b.n	800efa6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ef56:	b29b      	uxth	r3, r3
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d1a2      	bne.n	800eea2 <HAL_SPI_TransmitReceive+0x224>
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ef60:	b29b      	uxth	r3, r3
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d19d      	bne.n	800eea2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ef66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ef68:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ef6a:	68f8      	ldr	r0, [r7, #12]
 800ef6c:	f000 f8f8 	bl	800f160 <SPI_EndRxTxTransaction>
 800ef70:	4603      	mov	r3, r0
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d006      	beq.n	800ef84 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800ef76:	2301      	movs	r3, #1
 800ef78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	2220      	movs	r2, #32
 800ef80:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800ef82:	e010      	b.n	800efa6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	689b      	ldr	r3, [r3, #8]
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d10b      	bne.n	800efa4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ef8c:	2300      	movs	r3, #0
 800ef8e:	617b      	str	r3, [r7, #20]
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	681b      	ldr	r3, [r3, #0]
 800ef94:	68db      	ldr	r3, [r3, #12]
 800ef96:	617b      	str	r3, [r7, #20]
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	689b      	ldr	r3, [r3, #8]
 800ef9e:	617b      	str	r3, [r7, #20]
 800efa0:	697b      	ldr	r3, [r7, #20]
 800efa2:	e000      	b.n	800efa6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800efa4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	2201      	movs	r2, #1
 800efaa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	2200      	movs	r2, #0
 800efb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800efb6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800efba:	4618      	mov	r0, r3
 800efbc:	3730      	adds	r7, #48	; 0x30
 800efbe:	46bd      	mov	sp, r7
 800efc0:	bd80      	pop	{r7, pc}

0800efc2 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800efc2:	b580      	push	{r7, lr}
 800efc4:	b084      	sub	sp, #16
 800efc6:	af00      	add	r7, sp, #0
 800efc8:	60f8      	str	r0, [r7, #12]
 800efca:	60b9      	str	r1, [r7, #8]
 800efcc:	603b      	str	r3, [r7, #0]
 800efce:	4613      	mov	r3, r2
 800efd0:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800efd2:	e04c      	b.n	800f06e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800efd4:	683b      	ldr	r3, [r7, #0]
 800efd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efda:	d048      	beq.n	800f06e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800efdc:	f7fa ffa8 	bl	8009f30 <HAL_GetTick>
 800efe0:	4602      	mov	r2, r0
 800efe2:	69bb      	ldr	r3, [r7, #24]
 800efe4:	1ad3      	subs	r3, r2, r3
 800efe6:	683a      	ldr	r2, [r7, #0]
 800efe8:	429a      	cmp	r2, r3
 800efea:	d902      	bls.n	800eff2 <SPI_WaitFlagStateUntilTimeout+0x30>
 800efec:	683b      	ldr	r3, [r7, #0]
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d13d      	bne.n	800f06e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	685a      	ldr	r2, [r3, #4]
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f000:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	685b      	ldr	r3, [r3, #4]
 800f006:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f00a:	d111      	bne.n	800f030 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	689b      	ldr	r3, [r3, #8]
 800f010:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f014:	d004      	beq.n	800f020 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	689b      	ldr	r3, [r3, #8]
 800f01a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f01e:	d107      	bne.n	800f030 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	681a      	ldr	r2, [r3, #0]
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f02e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f034:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f038:	d10f      	bne.n	800f05a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	681a      	ldr	r2, [r3, #0]
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f048:	601a      	str	r2, [r3, #0]
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	681a      	ldr	r2, [r3, #0]
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f058:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	2201      	movs	r2, #1
 800f05e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	2200      	movs	r2, #0
 800f066:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800f06a:	2303      	movs	r3, #3
 800f06c:	e00f      	b.n	800f08e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	681b      	ldr	r3, [r3, #0]
 800f072:	689a      	ldr	r2, [r3, #8]
 800f074:	68bb      	ldr	r3, [r7, #8]
 800f076:	4013      	ands	r3, r2
 800f078:	68ba      	ldr	r2, [r7, #8]
 800f07a:	429a      	cmp	r2, r3
 800f07c:	bf0c      	ite	eq
 800f07e:	2301      	moveq	r3, #1
 800f080:	2300      	movne	r3, #0
 800f082:	b2db      	uxtb	r3, r3
 800f084:	461a      	mov	r2, r3
 800f086:	79fb      	ldrb	r3, [r7, #7]
 800f088:	429a      	cmp	r2, r3
 800f08a:	d1a3      	bne.n	800efd4 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800f08c:	2300      	movs	r3, #0
}
 800f08e:	4618      	mov	r0, r3
 800f090:	3710      	adds	r7, #16
 800f092:	46bd      	mov	sp, r7
 800f094:	bd80      	pop	{r7, pc}

0800f096 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800f096:	b580      	push	{r7, lr}
 800f098:	b086      	sub	sp, #24
 800f09a:	af02      	add	r7, sp, #8
 800f09c:	60f8      	str	r0, [r7, #12]
 800f09e:	60b9      	str	r1, [r7, #8]
 800f0a0:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	685b      	ldr	r3, [r3, #4]
 800f0a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f0aa:	d111      	bne.n	800f0d0 <SPI_EndRxTransaction+0x3a>
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	689b      	ldr	r3, [r3, #8]
 800f0b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f0b4:	d004      	beq.n	800f0c0 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	689b      	ldr	r3, [r3, #8]
 800f0ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f0be:	d107      	bne.n	800f0d0 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	681a      	ldr	r2, [r3, #0]
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f0ce:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	685b      	ldr	r3, [r3, #4]
 800f0d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f0d8:	d12a      	bne.n	800f130 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	689b      	ldr	r3, [r3, #8]
 800f0de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f0e2:	d012      	beq.n	800f10a <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	9300      	str	r3, [sp, #0]
 800f0e8:	68bb      	ldr	r3, [r7, #8]
 800f0ea:	2200      	movs	r2, #0
 800f0ec:	2180      	movs	r1, #128	; 0x80
 800f0ee:	68f8      	ldr	r0, [r7, #12]
 800f0f0:	f7ff ff67 	bl	800efc2 <SPI_WaitFlagStateUntilTimeout>
 800f0f4:	4603      	mov	r3, r0
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d02d      	beq.n	800f156 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f0fe:	f043 0220 	orr.w	r2, r3, #32
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800f106:	2303      	movs	r3, #3
 800f108:	e026      	b.n	800f158 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	9300      	str	r3, [sp, #0]
 800f10e:	68bb      	ldr	r3, [r7, #8]
 800f110:	2200      	movs	r2, #0
 800f112:	2101      	movs	r1, #1
 800f114:	68f8      	ldr	r0, [r7, #12]
 800f116:	f7ff ff54 	bl	800efc2 <SPI_WaitFlagStateUntilTimeout>
 800f11a:	4603      	mov	r3, r0
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d01a      	beq.n	800f156 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f124:	f043 0220 	orr.w	r2, r3, #32
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800f12c:	2303      	movs	r3, #3
 800f12e:	e013      	b.n	800f158 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	9300      	str	r3, [sp, #0]
 800f134:	68bb      	ldr	r3, [r7, #8]
 800f136:	2200      	movs	r2, #0
 800f138:	2101      	movs	r1, #1
 800f13a:	68f8      	ldr	r0, [r7, #12]
 800f13c:	f7ff ff41 	bl	800efc2 <SPI_WaitFlagStateUntilTimeout>
 800f140:	4603      	mov	r3, r0
 800f142:	2b00      	cmp	r3, #0
 800f144:	d007      	beq.n	800f156 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f14a:	f043 0220 	orr.w	r2, r3, #32
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800f152:	2303      	movs	r3, #3
 800f154:	e000      	b.n	800f158 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800f156:	2300      	movs	r3, #0
}
 800f158:	4618      	mov	r0, r3
 800f15a:	3710      	adds	r7, #16
 800f15c:	46bd      	mov	sp, r7
 800f15e:	bd80      	pop	{r7, pc}

0800f160 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f160:	b580      	push	{r7, lr}
 800f162:	b088      	sub	sp, #32
 800f164:	af02      	add	r7, sp, #8
 800f166:	60f8      	str	r0, [r7, #12]
 800f168:	60b9      	str	r1, [r7, #8]
 800f16a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800f16c:	4b1b      	ldr	r3, [pc, #108]	; (800f1dc <SPI_EndRxTxTransaction+0x7c>)
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	4a1b      	ldr	r2, [pc, #108]	; (800f1e0 <SPI_EndRxTxTransaction+0x80>)
 800f172:	fba2 2303 	umull	r2, r3, r2, r3
 800f176:	0d5b      	lsrs	r3, r3, #21
 800f178:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f17c:	fb02 f303 	mul.w	r3, r2, r3
 800f180:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	685b      	ldr	r3, [r3, #4]
 800f186:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f18a:	d112      	bne.n	800f1b2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	9300      	str	r3, [sp, #0]
 800f190:	68bb      	ldr	r3, [r7, #8]
 800f192:	2200      	movs	r2, #0
 800f194:	2180      	movs	r1, #128	; 0x80
 800f196:	68f8      	ldr	r0, [r7, #12]
 800f198:	f7ff ff13 	bl	800efc2 <SPI_WaitFlagStateUntilTimeout>
 800f19c:	4603      	mov	r3, r0
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d016      	beq.n	800f1d0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f1a6:	f043 0220 	orr.w	r2, r3, #32
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800f1ae:	2303      	movs	r3, #3
 800f1b0:	e00f      	b.n	800f1d2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800f1b2:	697b      	ldr	r3, [r7, #20]
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d00a      	beq.n	800f1ce <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800f1b8:	697b      	ldr	r3, [r7, #20]
 800f1ba:	3b01      	subs	r3, #1
 800f1bc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	689b      	ldr	r3, [r3, #8]
 800f1c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f1c8:	2b80      	cmp	r3, #128	; 0x80
 800f1ca:	d0f2      	beq.n	800f1b2 <SPI_EndRxTxTransaction+0x52>
 800f1cc:	e000      	b.n	800f1d0 <SPI_EndRxTxTransaction+0x70>
        break;
 800f1ce:	bf00      	nop
  }

  return HAL_OK;
 800f1d0:	2300      	movs	r3, #0
}
 800f1d2:	4618      	mov	r0, r3
 800f1d4:	3718      	adds	r7, #24
 800f1d6:	46bd      	mov	sp, r7
 800f1d8:	bd80      	pop	{r7, pc}
 800f1da:	bf00      	nop
 800f1dc:	20000000 	.word	0x20000000
 800f1e0:	165e9f81 	.word	0x165e9f81

0800f1e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f1e4:	b580      	push	{r7, lr}
 800f1e6:	b082      	sub	sp, #8
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d101      	bne.n	800f1f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f1f2:	2301      	movs	r3, #1
 800f1f4:	e01d      	b.n	800f232 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f1fc:	b2db      	uxtb	r3, r3
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d106      	bne.n	800f210 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	2200      	movs	r2, #0
 800f206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f20a:	6878      	ldr	r0, [r7, #4]
 800f20c:	f7f8 f900 	bl	8007410 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	2202      	movs	r2, #2
 800f214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	681a      	ldr	r2, [r3, #0]
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	3304      	adds	r3, #4
 800f220:	4619      	mov	r1, r3
 800f222:	4610      	mov	r0, r2
 800f224:	f000 fb56 	bl	800f8d4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	2201      	movs	r2, #1
 800f22c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f230:	2300      	movs	r3, #0
}
 800f232:	4618      	mov	r0, r3
 800f234:	3708      	adds	r7, #8
 800f236:	46bd      	mov	sp, r7
 800f238:	bd80      	pop	{r7, pc}

0800f23a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f23a:	b480      	push	{r7}
 800f23c:	b085      	sub	sp, #20
 800f23e:	af00      	add	r7, sp, #0
 800f240:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	68da      	ldr	r2, [r3, #12]
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	f042 0201 	orr.w	r2, r2, #1
 800f250:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	689b      	ldr	r3, [r3, #8]
 800f258:	f003 0307 	and.w	r3, r3, #7
 800f25c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	2b06      	cmp	r3, #6
 800f262:	d007      	beq.n	800f274 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	681a      	ldr	r2, [r3, #0]
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	f042 0201 	orr.w	r2, r2, #1
 800f272:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f274:	2300      	movs	r3, #0
}
 800f276:	4618      	mov	r0, r3
 800f278:	3714      	adds	r7, #20
 800f27a:	46bd      	mov	sp, r7
 800f27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f280:	4770      	bx	lr

0800f282 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f282:	b580      	push	{r7, lr}
 800f284:	b082      	sub	sp, #8
 800f286:	af00      	add	r7, sp, #0
 800f288:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d101      	bne.n	800f294 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f290:	2301      	movs	r3, #1
 800f292:	e01d      	b.n	800f2d0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f29a:	b2db      	uxtb	r3, r3
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d106      	bne.n	800f2ae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	2200      	movs	r2, #0
 800f2a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f2a8:	6878      	ldr	r0, [r7, #4]
 800f2aa:	f7f8 f83d 	bl	8007328 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	2202      	movs	r2, #2
 800f2b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	681a      	ldr	r2, [r3, #0]
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	3304      	adds	r3, #4
 800f2be:	4619      	mov	r1, r3
 800f2c0:	4610      	mov	r0, r2
 800f2c2:	f000 fb07 	bl	800f8d4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	2201      	movs	r2, #1
 800f2ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f2ce:	2300      	movs	r3, #0
}
 800f2d0:	4618      	mov	r0, r3
 800f2d2:	3708      	adds	r7, #8
 800f2d4:	46bd      	mov	sp, r7
 800f2d6:	bd80      	pop	{r7, pc}

0800f2d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f2d8:	b580      	push	{r7, lr}
 800f2da:	b084      	sub	sp, #16
 800f2dc:	af00      	add	r7, sp, #0
 800f2de:	6078      	str	r0, [r7, #4]
 800f2e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	2201      	movs	r2, #1
 800f2e8:	6839      	ldr	r1, [r7, #0]
 800f2ea:	4618      	mov	r0, r3
 800f2ec:	f000 fd42 	bl	800fd74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	4a15      	ldr	r2, [pc, #84]	; (800f34c <HAL_TIM_PWM_Start+0x74>)
 800f2f6:	4293      	cmp	r3, r2
 800f2f8:	d004      	beq.n	800f304 <HAL_TIM_PWM_Start+0x2c>
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	4a14      	ldr	r2, [pc, #80]	; (800f350 <HAL_TIM_PWM_Start+0x78>)
 800f300:	4293      	cmp	r3, r2
 800f302:	d101      	bne.n	800f308 <HAL_TIM_PWM_Start+0x30>
 800f304:	2301      	movs	r3, #1
 800f306:	e000      	b.n	800f30a <HAL_TIM_PWM_Start+0x32>
 800f308:	2300      	movs	r3, #0
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d007      	beq.n	800f31e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f31c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	689b      	ldr	r3, [r3, #8]
 800f324:	f003 0307 	and.w	r3, r3, #7
 800f328:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	2b06      	cmp	r3, #6
 800f32e:	d007      	beq.n	800f340 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	681a      	ldr	r2, [r3, #0]
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	f042 0201 	orr.w	r2, r2, #1
 800f33e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f340:	2300      	movs	r3, #0
}
 800f342:	4618      	mov	r0, r3
 800f344:	3710      	adds	r7, #16
 800f346:	46bd      	mov	sp, r7
 800f348:	bd80      	pop	{r7, pc}
 800f34a:	bf00      	nop
 800f34c:	40010000 	.word	0x40010000
 800f350:	40010400 	.word	0x40010400

0800f354 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800f354:	b580      	push	{r7, lr}
 800f356:	b086      	sub	sp, #24
 800f358:	af00      	add	r7, sp, #0
 800f35a:	6078      	str	r0, [r7, #4]
 800f35c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d101      	bne.n	800f368 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800f364:	2301      	movs	r3, #1
 800f366:	e083      	b.n	800f470 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f36e:	b2db      	uxtb	r3, r3
 800f370:	2b00      	cmp	r3, #0
 800f372:	d106      	bne.n	800f382 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	2200      	movs	r2, #0
 800f378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800f37c:	6878      	ldr	r0, [r7, #4]
 800f37e:	f7f8 f8d7 	bl	8007530 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	2202      	movs	r2, #2
 800f386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	681b      	ldr	r3, [r3, #0]
 800f38e:	689b      	ldr	r3, [r3, #8]
 800f390:	687a      	ldr	r2, [r7, #4]
 800f392:	6812      	ldr	r2, [r2, #0]
 800f394:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f398:	f023 0307 	bic.w	r3, r3, #7
 800f39c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	681a      	ldr	r2, [r3, #0]
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	3304      	adds	r3, #4
 800f3a6:	4619      	mov	r1, r3
 800f3a8:	4610      	mov	r0, r2
 800f3aa:	f000 fa93 	bl	800f8d4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	689b      	ldr	r3, [r3, #8]
 800f3b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	699b      	ldr	r3, [r3, #24]
 800f3bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	6a1b      	ldr	r3, [r3, #32]
 800f3c4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800f3c6:	683b      	ldr	r3, [r7, #0]
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	697a      	ldr	r2, [r7, #20]
 800f3cc:	4313      	orrs	r3, r2
 800f3ce:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800f3d0:	693b      	ldr	r3, [r7, #16]
 800f3d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f3d6:	f023 0303 	bic.w	r3, r3, #3
 800f3da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800f3dc:	683b      	ldr	r3, [r7, #0]
 800f3de:	689a      	ldr	r2, [r3, #8]
 800f3e0:	683b      	ldr	r3, [r7, #0]
 800f3e2:	699b      	ldr	r3, [r3, #24]
 800f3e4:	021b      	lsls	r3, r3, #8
 800f3e6:	4313      	orrs	r3, r2
 800f3e8:	693a      	ldr	r2, [r7, #16]
 800f3ea:	4313      	orrs	r3, r2
 800f3ec:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800f3ee:	693b      	ldr	r3, [r7, #16]
 800f3f0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800f3f4:	f023 030c 	bic.w	r3, r3, #12
 800f3f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800f3fa:	693b      	ldr	r3, [r7, #16]
 800f3fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f400:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f404:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800f406:	683b      	ldr	r3, [r7, #0]
 800f408:	68da      	ldr	r2, [r3, #12]
 800f40a:	683b      	ldr	r3, [r7, #0]
 800f40c:	69db      	ldr	r3, [r3, #28]
 800f40e:	021b      	lsls	r3, r3, #8
 800f410:	4313      	orrs	r3, r2
 800f412:	693a      	ldr	r2, [r7, #16]
 800f414:	4313      	orrs	r3, r2
 800f416:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800f418:	683b      	ldr	r3, [r7, #0]
 800f41a:	691b      	ldr	r3, [r3, #16]
 800f41c:	011a      	lsls	r2, r3, #4
 800f41e:	683b      	ldr	r3, [r7, #0]
 800f420:	6a1b      	ldr	r3, [r3, #32]
 800f422:	031b      	lsls	r3, r3, #12
 800f424:	4313      	orrs	r3, r2
 800f426:	693a      	ldr	r2, [r7, #16]
 800f428:	4313      	orrs	r3, r2
 800f42a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800f432:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800f43a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800f43c:	683b      	ldr	r3, [r7, #0]
 800f43e:	685a      	ldr	r2, [r3, #4]
 800f440:	683b      	ldr	r3, [r7, #0]
 800f442:	695b      	ldr	r3, [r3, #20]
 800f444:	011b      	lsls	r3, r3, #4
 800f446:	4313      	orrs	r3, r2
 800f448:	68fa      	ldr	r2, [r7, #12]
 800f44a:	4313      	orrs	r3, r2
 800f44c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	697a      	ldr	r2, [r7, #20]
 800f454:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	693a      	ldr	r2, [r7, #16]
 800f45c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	68fa      	ldr	r2, [r7, #12]
 800f464:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	2201      	movs	r2, #1
 800f46a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f46e:	2300      	movs	r3, #0
}
 800f470:	4618      	mov	r0, r3
 800f472:	3718      	adds	r7, #24
 800f474:	46bd      	mov	sp, r7
 800f476:	bd80      	pop	{r7, pc}

0800f478 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f478:	b580      	push	{r7, lr}
 800f47a:	b082      	sub	sp, #8
 800f47c:	af00      	add	r7, sp, #0
 800f47e:	6078      	str	r0, [r7, #4]
 800f480:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800f482:	683b      	ldr	r3, [r7, #0]
 800f484:	2b00      	cmp	r3, #0
 800f486:	d002      	beq.n	800f48e <HAL_TIM_Encoder_Start+0x16>
 800f488:	2b04      	cmp	r3, #4
 800f48a:	d008      	beq.n	800f49e <HAL_TIM_Encoder_Start+0x26>
 800f48c:	e00f      	b.n	800f4ae <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	2201      	movs	r2, #1
 800f494:	2100      	movs	r1, #0
 800f496:	4618      	mov	r0, r3
 800f498:	f000 fc6c 	bl	800fd74 <TIM_CCxChannelCmd>
      break;
 800f49c:	e016      	b.n	800f4cc <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	2201      	movs	r2, #1
 800f4a4:	2104      	movs	r1, #4
 800f4a6:	4618      	mov	r0, r3
 800f4a8:	f000 fc64 	bl	800fd74 <TIM_CCxChannelCmd>
      break;
 800f4ac:	e00e      	b.n	800f4cc <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	2201      	movs	r2, #1
 800f4b4:	2100      	movs	r1, #0
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	f000 fc5c 	bl	800fd74 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	681b      	ldr	r3, [r3, #0]
 800f4c0:	2201      	movs	r2, #1
 800f4c2:	2104      	movs	r1, #4
 800f4c4:	4618      	mov	r0, r3
 800f4c6:	f000 fc55 	bl	800fd74 <TIM_CCxChannelCmd>
      break;
 800f4ca:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	681a      	ldr	r2, [r3, #0]
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	f042 0201 	orr.w	r2, r2, #1
 800f4da:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800f4dc:	2300      	movs	r3, #0
}
 800f4de:	4618      	mov	r0, r3
 800f4e0:	3708      	adds	r7, #8
 800f4e2:	46bd      	mov	sp, r7
 800f4e4:	bd80      	pop	{r7, pc}

0800f4e6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f4e6:	b580      	push	{r7, lr}
 800f4e8:	b082      	sub	sp, #8
 800f4ea:	af00      	add	r7, sp, #0
 800f4ec:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	691b      	ldr	r3, [r3, #16]
 800f4f4:	f003 0302 	and.w	r3, r3, #2
 800f4f8:	2b02      	cmp	r3, #2
 800f4fa:	d122      	bne.n	800f542 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	68db      	ldr	r3, [r3, #12]
 800f502:	f003 0302 	and.w	r3, r3, #2
 800f506:	2b02      	cmp	r3, #2
 800f508:	d11b      	bne.n	800f542 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	f06f 0202 	mvn.w	r2, #2
 800f512:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	2201      	movs	r2, #1
 800f518:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	699b      	ldr	r3, [r3, #24]
 800f520:	f003 0303 	and.w	r3, r3, #3
 800f524:	2b00      	cmp	r3, #0
 800f526:	d003      	beq.n	800f530 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f528:	6878      	ldr	r0, [r7, #4]
 800f52a:	f000 f9b5 	bl	800f898 <HAL_TIM_IC_CaptureCallback>
 800f52e:	e005      	b.n	800f53c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f530:	6878      	ldr	r0, [r7, #4]
 800f532:	f000 f9a7 	bl	800f884 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f536:	6878      	ldr	r0, [r7, #4]
 800f538:	f000 f9b8 	bl	800f8ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	2200      	movs	r2, #0
 800f540:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	691b      	ldr	r3, [r3, #16]
 800f548:	f003 0304 	and.w	r3, r3, #4
 800f54c:	2b04      	cmp	r3, #4
 800f54e:	d122      	bne.n	800f596 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	68db      	ldr	r3, [r3, #12]
 800f556:	f003 0304 	and.w	r3, r3, #4
 800f55a:	2b04      	cmp	r3, #4
 800f55c:	d11b      	bne.n	800f596 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	f06f 0204 	mvn.w	r2, #4
 800f566:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	2202      	movs	r2, #2
 800f56c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	699b      	ldr	r3, [r3, #24]
 800f574:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d003      	beq.n	800f584 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f57c:	6878      	ldr	r0, [r7, #4]
 800f57e:	f000 f98b 	bl	800f898 <HAL_TIM_IC_CaptureCallback>
 800f582:	e005      	b.n	800f590 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f584:	6878      	ldr	r0, [r7, #4]
 800f586:	f000 f97d 	bl	800f884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f58a:	6878      	ldr	r0, [r7, #4]
 800f58c:	f000 f98e 	bl	800f8ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	2200      	movs	r2, #0
 800f594:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	681b      	ldr	r3, [r3, #0]
 800f59a:	691b      	ldr	r3, [r3, #16]
 800f59c:	f003 0308 	and.w	r3, r3, #8
 800f5a0:	2b08      	cmp	r3, #8
 800f5a2:	d122      	bne.n	800f5ea <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	68db      	ldr	r3, [r3, #12]
 800f5aa:	f003 0308 	and.w	r3, r3, #8
 800f5ae:	2b08      	cmp	r3, #8
 800f5b0:	d11b      	bne.n	800f5ea <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	f06f 0208 	mvn.w	r2, #8
 800f5ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	2204      	movs	r2, #4
 800f5c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	681b      	ldr	r3, [r3, #0]
 800f5c6:	69db      	ldr	r3, [r3, #28]
 800f5c8:	f003 0303 	and.w	r3, r3, #3
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d003      	beq.n	800f5d8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f5d0:	6878      	ldr	r0, [r7, #4]
 800f5d2:	f000 f961 	bl	800f898 <HAL_TIM_IC_CaptureCallback>
 800f5d6:	e005      	b.n	800f5e4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f5d8:	6878      	ldr	r0, [r7, #4]
 800f5da:	f000 f953 	bl	800f884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f5de:	6878      	ldr	r0, [r7, #4]
 800f5e0:	f000 f964 	bl	800f8ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	2200      	movs	r2, #0
 800f5e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	681b      	ldr	r3, [r3, #0]
 800f5ee:	691b      	ldr	r3, [r3, #16]
 800f5f0:	f003 0310 	and.w	r3, r3, #16
 800f5f4:	2b10      	cmp	r3, #16
 800f5f6:	d122      	bne.n	800f63e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	68db      	ldr	r3, [r3, #12]
 800f5fe:	f003 0310 	and.w	r3, r3, #16
 800f602:	2b10      	cmp	r3, #16
 800f604:	d11b      	bne.n	800f63e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	f06f 0210 	mvn.w	r2, #16
 800f60e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	2208      	movs	r2, #8
 800f614:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	69db      	ldr	r3, [r3, #28]
 800f61c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f620:	2b00      	cmp	r3, #0
 800f622:	d003      	beq.n	800f62c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f624:	6878      	ldr	r0, [r7, #4]
 800f626:	f000 f937 	bl	800f898 <HAL_TIM_IC_CaptureCallback>
 800f62a:	e005      	b.n	800f638 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f62c:	6878      	ldr	r0, [r7, #4]
 800f62e:	f000 f929 	bl	800f884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f632:	6878      	ldr	r0, [r7, #4]
 800f634:	f000 f93a 	bl	800f8ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	2200      	movs	r2, #0
 800f63c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	691b      	ldr	r3, [r3, #16]
 800f644:	f003 0301 	and.w	r3, r3, #1
 800f648:	2b01      	cmp	r3, #1
 800f64a:	d10e      	bne.n	800f66a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	681b      	ldr	r3, [r3, #0]
 800f650:	68db      	ldr	r3, [r3, #12]
 800f652:	f003 0301 	and.w	r3, r3, #1
 800f656:	2b01      	cmp	r3, #1
 800f658:	d107      	bne.n	800f66a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	f06f 0201 	mvn.w	r2, #1
 800f662:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f664:	6878      	ldr	r0, [r7, #4]
 800f666:	f7f6 fc3b 	bl	8005ee0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	691b      	ldr	r3, [r3, #16]
 800f670:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f674:	2b80      	cmp	r3, #128	; 0x80
 800f676:	d10e      	bne.n	800f696 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	68db      	ldr	r3, [r3, #12]
 800f67e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f682:	2b80      	cmp	r3, #128	; 0x80
 800f684:	d107      	bne.n	800f696 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f68e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f690:	6878      	ldr	r0, [r7, #4]
 800f692:	f000 fc6d 	bl	800ff70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	691b      	ldr	r3, [r3, #16]
 800f69c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f6a0:	2b40      	cmp	r3, #64	; 0x40
 800f6a2:	d10e      	bne.n	800f6c2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	68db      	ldr	r3, [r3, #12]
 800f6aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f6ae:	2b40      	cmp	r3, #64	; 0x40
 800f6b0:	d107      	bne.n	800f6c2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f6ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f6bc:	6878      	ldr	r0, [r7, #4]
 800f6be:	f000 f8ff 	bl	800f8c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	691b      	ldr	r3, [r3, #16]
 800f6c8:	f003 0320 	and.w	r3, r3, #32
 800f6cc:	2b20      	cmp	r3, #32
 800f6ce:	d10e      	bne.n	800f6ee <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	68db      	ldr	r3, [r3, #12]
 800f6d6:	f003 0320 	and.w	r3, r3, #32
 800f6da:	2b20      	cmp	r3, #32
 800f6dc:	d107      	bne.n	800f6ee <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	f06f 0220 	mvn.w	r2, #32
 800f6e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f6e8:	6878      	ldr	r0, [r7, #4]
 800f6ea:	f000 fc37 	bl	800ff5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f6ee:	bf00      	nop
 800f6f0:	3708      	adds	r7, #8
 800f6f2:	46bd      	mov	sp, r7
 800f6f4:	bd80      	pop	{r7, pc}
	...

0800f6f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f6f8:	b580      	push	{r7, lr}
 800f6fa:	b084      	sub	sp, #16
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	60f8      	str	r0, [r7, #12]
 800f700:	60b9      	str	r1, [r7, #8]
 800f702:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f70a:	2b01      	cmp	r3, #1
 800f70c:	d101      	bne.n	800f712 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800f70e:	2302      	movs	r3, #2
 800f710:	e0b4      	b.n	800f87c <HAL_TIM_PWM_ConfigChannel+0x184>
 800f712:	68fb      	ldr	r3, [r7, #12]
 800f714:	2201      	movs	r2, #1
 800f716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	2202      	movs	r2, #2
 800f71e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	2b0c      	cmp	r3, #12
 800f726:	f200 809f 	bhi.w	800f868 <HAL_TIM_PWM_ConfigChannel+0x170>
 800f72a:	a201      	add	r2, pc, #4	; (adr r2, 800f730 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800f72c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f730:	0800f765 	.word	0x0800f765
 800f734:	0800f869 	.word	0x0800f869
 800f738:	0800f869 	.word	0x0800f869
 800f73c:	0800f869 	.word	0x0800f869
 800f740:	0800f7a5 	.word	0x0800f7a5
 800f744:	0800f869 	.word	0x0800f869
 800f748:	0800f869 	.word	0x0800f869
 800f74c:	0800f869 	.word	0x0800f869
 800f750:	0800f7e7 	.word	0x0800f7e7
 800f754:	0800f869 	.word	0x0800f869
 800f758:	0800f869 	.word	0x0800f869
 800f75c:	0800f869 	.word	0x0800f869
 800f760:	0800f827 	.word	0x0800f827
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	68b9      	ldr	r1, [r7, #8]
 800f76a:	4618      	mov	r0, r3
 800f76c:	f000 f952 	bl	800fa14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	699a      	ldr	r2, [r3, #24]
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	f042 0208 	orr.w	r2, r2, #8
 800f77e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	699a      	ldr	r2, [r3, #24]
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	f022 0204 	bic.w	r2, r2, #4
 800f78e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	6999      	ldr	r1, [r3, #24]
 800f796:	68bb      	ldr	r3, [r7, #8]
 800f798:	691a      	ldr	r2, [r3, #16]
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	430a      	orrs	r2, r1
 800f7a0:	619a      	str	r2, [r3, #24]
      break;
 800f7a2:	e062      	b.n	800f86a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	68b9      	ldr	r1, [r7, #8]
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	f000 f9a2 	bl	800faf4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	699a      	ldr	r2, [r3, #24]
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f7be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	681b      	ldr	r3, [r3, #0]
 800f7c4:	699a      	ldr	r2, [r3, #24]
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f7ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	6999      	ldr	r1, [r3, #24]
 800f7d6:	68bb      	ldr	r3, [r7, #8]
 800f7d8:	691b      	ldr	r3, [r3, #16]
 800f7da:	021a      	lsls	r2, r3, #8
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	430a      	orrs	r2, r1
 800f7e2:	619a      	str	r2, [r3, #24]
      break;
 800f7e4:	e041      	b.n	800f86a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	68b9      	ldr	r1, [r7, #8]
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	f000 f9f7 	bl	800fbe0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f7f2:	68fb      	ldr	r3, [r7, #12]
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	69da      	ldr	r2, [r3, #28]
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	f042 0208 	orr.w	r2, r2, #8
 800f800:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	69da      	ldr	r2, [r3, #28]
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	f022 0204 	bic.w	r2, r2, #4
 800f810:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	69d9      	ldr	r1, [r3, #28]
 800f818:	68bb      	ldr	r3, [r7, #8]
 800f81a:	691a      	ldr	r2, [r3, #16]
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	430a      	orrs	r2, r1
 800f822:	61da      	str	r2, [r3, #28]
      break;
 800f824:	e021      	b.n	800f86a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f826:	68fb      	ldr	r3, [r7, #12]
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	68b9      	ldr	r1, [r7, #8]
 800f82c:	4618      	mov	r0, r3
 800f82e:	f000 fa4b 	bl	800fcc8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	69da      	ldr	r2, [r3, #28]
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	681b      	ldr	r3, [r3, #0]
 800f83c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f840:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	681b      	ldr	r3, [r3, #0]
 800f846:	69da      	ldr	r2, [r3, #28]
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f850:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f852:	68fb      	ldr	r3, [r7, #12]
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	69d9      	ldr	r1, [r3, #28]
 800f858:	68bb      	ldr	r3, [r7, #8]
 800f85a:	691b      	ldr	r3, [r3, #16]
 800f85c:	021a      	lsls	r2, r3, #8
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	430a      	orrs	r2, r1
 800f864:	61da      	str	r2, [r3, #28]
      break;
 800f866:	e000      	b.n	800f86a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800f868:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	2201      	movs	r2, #1
 800f86e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	2200      	movs	r2, #0
 800f876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f87a:	2300      	movs	r3, #0
}
 800f87c:	4618      	mov	r0, r3
 800f87e:	3710      	adds	r7, #16
 800f880:	46bd      	mov	sp, r7
 800f882:	bd80      	pop	{r7, pc}

0800f884 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f884:	b480      	push	{r7}
 800f886:	b083      	sub	sp, #12
 800f888:	af00      	add	r7, sp, #0
 800f88a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f88c:	bf00      	nop
 800f88e:	370c      	adds	r7, #12
 800f890:	46bd      	mov	sp, r7
 800f892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f896:	4770      	bx	lr

0800f898 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f898:	b480      	push	{r7}
 800f89a:	b083      	sub	sp, #12
 800f89c:	af00      	add	r7, sp, #0
 800f89e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f8a0:	bf00      	nop
 800f8a2:	370c      	adds	r7, #12
 800f8a4:	46bd      	mov	sp, r7
 800f8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8aa:	4770      	bx	lr

0800f8ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f8ac:	b480      	push	{r7}
 800f8ae:	b083      	sub	sp, #12
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f8b4:	bf00      	nop
 800f8b6:	370c      	adds	r7, #12
 800f8b8:	46bd      	mov	sp, r7
 800f8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8be:	4770      	bx	lr

0800f8c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f8c0:	b480      	push	{r7}
 800f8c2:	b083      	sub	sp, #12
 800f8c4:	af00      	add	r7, sp, #0
 800f8c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f8c8:	bf00      	nop
 800f8ca:	370c      	adds	r7, #12
 800f8cc:	46bd      	mov	sp, r7
 800f8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d2:	4770      	bx	lr

0800f8d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f8d4:	b480      	push	{r7}
 800f8d6:	b085      	sub	sp, #20
 800f8d8:	af00      	add	r7, sp, #0
 800f8da:	6078      	str	r0, [r7, #4]
 800f8dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	4a40      	ldr	r2, [pc, #256]	; (800f9e8 <TIM_Base_SetConfig+0x114>)
 800f8e8:	4293      	cmp	r3, r2
 800f8ea:	d013      	beq.n	800f914 <TIM_Base_SetConfig+0x40>
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f8f2:	d00f      	beq.n	800f914 <TIM_Base_SetConfig+0x40>
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	4a3d      	ldr	r2, [pc, #244]	; (800f9ec <TIM_Base_SetConfig+0x118>)
 800f8f8:	4293      	cmp	r3, r2
 800f8fa:	d00b      	beq.n	800f914 <TIM_Base_SetConfig+0x40>
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	4a3c      	ldr	r2, [pc, #240]	; (800f9f0 <TIM_Base_SetConfig+0x11c>)
 800f900:	4293      	cmp	r3, r2
 800f902:	d007      	beq.n	800f914 <TIM_Base_SetConfig+0x40>
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	4a3b      	ldr	r2, [pc, #236]	; (800f9f4 <TIM_Base_SetConfig+0x120>)
 800f908:	4293      	cmp	r3, r2
 800f90a:	d003      	beq.n	800f914 <TIM_Base_SetConfig+0x40>
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	4a3a      	ldr	r2, [pc, #232]	; (800f9f8 <TIM_Base_SetConfig+0x124>)
 800f910:	4293      	cmp	r3, r2
 800f912:	d108      	bne.n	800f926 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f91a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f91c:	683b      	ldr	r3, [r7, #0]
 800f91e:	685b      	ldr	r3, [r3, #4]
 800f920:	68fa      	ldr	r2, [r7, #12]
 800f922:	4313      	orrs	r3, r2
 800f924:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	4a2f      	ldr	r2, [pc, #188]	; (800f9e8 <TIM_Base_SetConfig+0x114>)
 800f92a:	4293      	cmp	r3, r2
 800f92c:	d02b      	beq.n	800f986 <TIM_Base_SetConfig+0xb2>
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f934:	d027      	beq.n	800f986 <TIM_Base_SetConfig+0xb2>
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	4a2c      	ldr	r2, [pc, #176]	; (800f9ec <TIM_Base_SetConfig+0x118>)
 800f93a:	4293      	cmp	r3, r2
 800f93c:	d023      	beq.n	800f986 <TIM_Base_SetConfig+0xb2>
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	4a2b      	ldr	r2, [pc, #172]	; (800f9f0 <TIM_Base_SetConfig+0x11c>)
 800f942:	4293      	cmp	r3, r2
 800f944:	d01f      	beq.n	800f986 <TIM_Base_SetConfig+0xb2>
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	4a2a      	ldr	r2, [pc, #168]	; (800f9f4 <TIM_Base_SetConfig+0x120>)
 800f94a:	4293      	cmp	r3, r2
 800f94c:	d01b      	beq.n	800f986 <TIM_Base_SetConfig+0xb2>
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	4a29      	ldr	r2, [pc, #164]	; (800f9f8 <TIM_Base_SetConfig+0x124>)
 800f952:	4293      	cmp	r3, r2
 800f954:	d017      	beq.n	800f986 <TIM_Base_SetConfig+0xb2>
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	4a28      	ldr	r2, [pc, #160]	; (800f9fc <TIM_Base_SetConfig+0x128>)
 800f95a:	4293      	cmp	r3, r2
 800f95c:	d013      	beq.n	800f986 <TIM_Base_SetConfig+0xb2>
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	4a27      	ldr	r2, [pc, #156]	; (800fa00 <TIM_Base_SetConfig+0x12c>)
 800f962:	4293      	cmp	r3, r2
 800f964:	d00f      	beq.n	800f986 <TIM_Base_SetConfig+0xb2>
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	4a26      	ldr	r2, [pc, #152]	; (800fa04 <TIM_Base_SetConfig+0x130>)
 800f96a:	4293      	cmp	r3, r2
 800f96c:	d00b      	beq.n	800f986 <TIM_Base_SetConfig+0xb2>
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	4a25      	ldr	r2, [pc, #148]	; (800fa08 <TIM_Base_SetConfig+0x134>)
 800f972:	4293      	cmp	r3, r2
 800f974:	d007      	beq.n	800f986 <TIM_Base_SetConfig+0xb2>
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	4a24      	ldr	r2, [pc, #144]	; (800fa0c <TIM_Base_SetConfig+0x138>)
 800f97a:	4293      	cmp	r3, r2
 800f97c:	d003      	beq.n	800f986 <TIM_Base_SetConfig+0xb2>
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	4a23      	ldr	r2, [pc, #140]	; (800fa10 <TIM_Base_SetConfig+0x13c>)
 800f982:	4293      	cmp	r3, r2
 800f984:	d108      	bne.n	800f998 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f98c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f98e:	683b      	ldr	r3, [r7, #0]
 800f990:	68db      	ldr	r3, [r3, #12]
 800f992:	68fa      	ldr	r2, [r7, #12]
 800f994:	4313      	orrs	r3, r2
 800f996:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f99e:	683b      	ldr	r3, [r7, #0]
 800f9a0:	695b      	ldr	r3, [r3, #20]
 800f9a2:	4313      	orrs	r3, r2
 800f9a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	68fa      	ldr	r2, [r7, #12]
 800f9aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f9ac:	683b      	ldr	r3, [r7, #0]
 800f9ae:	689a      	ldr	r2, [r3, #8]
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f9b4:	683b      	ldr	r3, [r7, #0]
 800f9b6:	681a      	ldr	r2, [r3, #0]
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	4a0a      	ldr	r2, [pc, #40]	; (800f9e8 <TIM_Base_SetConfig+0x114>)
 800f9c0:	4293      	cmp	r3, r2
 800f9c2:	d003      	beq.n	800f9cc <TIM_Base_SetConfig+0xf8>
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	4a0c      	ldr	r2, [pc, #48]	; (800f9f8 <TIM_Base_SetConfig+0x124>)
 800f9c8:	4293      	cmp	r3, r2
 800f9ca:	d103      	bne.n	800f9d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f9cc:	683b      	ldr	r3, [r7, #0]
 800f9ce:	691a      	ldr	r2, [r3, #16]
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	2201      	movs	r2, #1
 800f9d8:	615a      	str	r2, [r3, #20]
}
 800f9da:	bf00      	nop
 800f9dc:	3714      	adds	r7, #20
 800f9de:	46bd      	mov	sp, r7
 800f9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9e4:	4770      	bx	lr
 800f9e6:	bf00      	nop
 800f9e8:	40010000 	.word	0x40010000
 800f9ec:	40000400 	.word	0x40000400
 800f9f0:	40000800 	.word	0x40000800
 800f9f4:	40000c00 	.word	0x40000c00
 800f9f8:	40010400 	.word	0x40010400
 800f9fc:	40014000 	.word	0x40014000
 800fa00:	40014400 	.word	0x40014400
 800fa04:	40014800 	.word	0x40014800
 800fa08:	40001800 	.word	0x40001800
 800fa0c:	40001c00 	.word	0x40001c00
 800fa10:	40002000 	.word	0x40002000

0800fa14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fa14:	b480      	push	{r7}
 800fa16:	b087      	sub	sp, #28
 800fa18:	af00      	add	r7, sp, #0
 800fa1a:	6078      	str	r0, [r7, #4]
 800fa1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	6a1b      	ldr	r3, [r3, #32]
 800fa22:	f023 0201 	bic.w	r2, r3, #1
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	6a1b      	ldr	r3, [r3, #32]
 800fa2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	685b      	ldr	r3, [r3, #4]
 800fa34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	699b      	ldr	r3, [r3, #24]
 800fa3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fa42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	f023 0303 	bic.w	r3, r3, #3
 800fa4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fa4c:	683b      	ldr	r3, [r7, #0]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	68fa      	ldr	r2, [r7, #12]
 800fa52:	4313      	orrs	r3, r2
 800fa54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800fa56:	697b      	ldr	r3, [r7, #20]
 800fa58:	f023 0302 	bic.w	r3, r3, #2
 800fa5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800fa5e:	683b      	ldr	r3, [r7, #0]
 800fa60:	689b      	ldr	r3, [r3, #8]
 800fa62:	697a      	ldr	r2, [r7, #20]
 800fa64:	4313      	orrs	r3, r2
 800fa66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	4a20      	ldr	r2, [pc, #128]	; (800faec <TIM_OC1_SetConfig+0xd8>)
 800fa6c:	4293      	cmp	r3, r2
 800fa6e:	d003      	beq.n	800fa78 <TIM_OC1_SetConfig+0x64>
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	4a1f      	ldr	r2, [pc, #124]	; (800faf0 <TIM_OC1_SetConfig+0xdc>)
 800fa74:	4293      	cmp	r3, r2
 800fa76:	d10c      	bne.n	800fa92 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800fa78:	697b      	ldr	r3, [r7, #20]
 800fa7a:	f023 0308 	bic.w	r3, r3, #8
 800fa7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800fa80:	683b      	ldr	r3, [r7, #0]
 800fa82:	68db      	ldr	r3, [r3, #12]
 800fa84:	697a      	ldr	r2, [r7, #20]
 800fa86:	4313      	orrs	r3, r2
 800fa88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800fa8a:	697b      	ldr	r3, [r7, #20]
 800fa8c:	f023 0304 	bic.w	r3, r3, #4
 800fa90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	4a15      	ldr	r2, [pc, #84]	; (800faec <TIM_OC1_SetConfig+0xd8>)
 800fa96:	4293      	cmp	r3, r2
 800fa98:	d003      	beq.n	800faa2 <TIM_OC1_SetConfig+0x8e>
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	4a14      	ldr	r2, [pc, #80]	; (800faf0 <TIM_OC1_SetConfig+0xdc>)
 800fa9e:	4293      	cmp	r3, r2
 800faa0:	d111      	bne.n	800fac6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800faa2:	693b      	ldr	r3, [r7, #16]
 800faa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800faa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800faaa:	693b      	ldr	r3, [r7, #16]
 800faac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800fab0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800fab2:	683b      	ldr	r3, [r7, #0]
 800fab4:	695b      	ldr	r3, [r3, #20]
 800fab6:	693a      	ldr	r2, [r7, #16]
 800fab8:	4313      	orrs	r3, r2
 800faba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800fabc:	683b      	ldr	r3, [r7, #0]
 800fabe:	699b      	ldr	r3, [r3, #24]
 800fac0:	693a      	ldr	r2, [r7, #16]
 800fac2:	4313      	orrs	r3, r2
 800fac4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	693a      	ldr	r2, [r7, #16]
 800faca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	68fa      	ldr	r2, [r7, #12]
 800fad0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800fad2:	683b      	ldr	r3, [r7, #0]
 800fad4:	685a      	ldr	r2, [r3, #4]
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	697a      	ldr	r2, [r7, #20]
 800fade:	621a      	str	r2, [r3, #32]
}
 800fae0:	bf00      	nop
 800fae2:	371c      	adds	r7, #28
 800fae4:	46bd      	mov	sp, r7
 800fae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faea:	4770      	bx	lr
 800faec:	40010000 	.word	0x40010000
 800faf0:	40010400 	.word	0x40010400

0800faf4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800faf4:	b480      	push	{r7}
 800faf6:	b087      	sub	sp, #28
 800faf8:	af00      	add	r7, sp, #0
 800fafa:	6078      	str	r0, [r7, #4]
 800fafc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	6a1b      	ldr	r3, [r3, #32]
 800fb02:	f023 0210 	bic.w	r2, r3, #16
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	6a1b      	ldr	r3, [r3, #32]
 800fb0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	685b      	ldr	r3, [r3, #4]
 800fb14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	699b      	ldr	r3, [r3, #24]
 800fb1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fb22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fb2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fb2c:	683b      	ldr	r3, [r7, #0]
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	021b      	lsls	r3, r3, #8
 800fb32:	68fa      	ldr	r2, [r7, #12]
 800fb34:	4313      	orrs	r3, r2
 800fb36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800fb38:	697b      	ldr	r3, [r7, #20]
 800fb3a:	f023 0320 	bic.w	r3, r3, #32
 800fb3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800fb40:	683b      	ldr	r3, [r7, #0]
 800fb42:	689b      	ldr	r3, [r3, #8]
 800fb44:	011b      	lsls	r3, r3, #4
 800fb46:	697a      	ldr	r2, [r7, #20]
 800fb48:	4313      	orrs	r3, r2
 800fb4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	4a22      	ldr	r2, [pc, #136]	; (800fbd8 <TIM_OC2_SetConfig+0xe4>)
 800fb50:	4293      	cmp	r3, r2
 800fb52:	d003      	beq.n	800fb5c <TIM_OC2_SetConfig+0x68>
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	4a21      	ldr	r2, [pc, #132]	; (800fbdc <TIM_OC2_SetConfig+0xe8>)
 800fb58:	4293      	cmp	r3, r2
 800fb5a:	d10d      	bne.n	800fb78 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800fb5c:	697b      	ldr	r3, [r7, #20]
 800fb5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fb62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800fb64:	683b      	ldr	r3, [r7, #0]
 800fb66:	68db      	ldr	r3, [r3, #12]
 800fb68:	011b      	lsls	r3, r3, #4
 800fb6a:	697a      	ldr	r2, [r7, #20]
 800fb6c:	4313      	orrs	r3, r2
 800fb6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800fb70:	697b      	ldr	r3, [r7, #20]
 800fb72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fb76:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	4a17      	ldr	r2, [pc, #92]	; (800fbd8 <TIM_OC2_SetConfig+0xe4>)
 800fb7c:	4293      	cmp	r3, r2
 800fb7e:	d003      	beq.n	800fb88 <TIM_OC2_SetConfig+0x94>
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	4a16      	ldr	r2, [pc, #88]	; (800fbdc <TIM_OC2_SetConfig+0xe8>)
 800fb84:	4293      	cmp	r3, r2
 800fb86:	d113      	bne.n	800fbb0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800fb88:	693b      	ldr	r3, [r7, #16]
 800fb8a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800fb8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800fb90:	693b      	ldr	r3, [r7, #16]
 800fb92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fb96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800fb98:	683b      	ldr	r3, [r7, #0]
 800fb9a:	695b      	ldr	r3, [r3, #20]
 800fb9c:	009b      	lsls	r3, r3, #2
 800fb9e:	693a      	ldr	r2, [r7, #16]
 800fba0:	4313      	orrs	r3, r2
 800fba2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800fba4:	683b      	ldr	r3, [r7, #0]
 800fba6:	699b      	ldr	r3, [r3, #24]
 800fba8:	009b      	lsls	r3, r3, #2
 800fbaa:	693a      	ldr	r2, [r7, #16]
 800fbac:	4313      	orrs	r3, r2
 800fbae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	693a      	ldr	r2, [r7, #16]
 800fbb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	68fa      	ldr	r2, [r7, #12]
 800fbba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800fbbc:	683b      	ldr	r3, [r7, #0]
 800fbbe:	685a      	ldr	r2, [r3, #4]
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	697a      	ldr	r2, [r7, #20]
 800fbc8:	621a      	str	r2, [r3, #32]
}
 800fbca:	bf00      	nop
 800fbcc:	371c      	adds	r7, #28
 800fbce:	46bd      	mov	sp, r7
 800fbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd4:	4770      	bx	lr
 800fbd6:	bf00      	nop
 800fbd8:	40010000 	.word	0x40010000
 800fbdc:	40010400 	.word	0x40010400

0800fbe0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fbe0:	b480      	push	{r7}
 800fbe2:	b087      	sub	sp, #28
 800fbe4:	af00      	add	r7, sp, #0
 800fbe6:	6078      	str	r0, [r7, #4]
 800fbe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	6a1b      	ldr	r3, [r3, #32]
 800fbee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	6a1b      	ldr	r3, [r3, #32]
 800fbfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	685b      	ldr	r3, [r3, #4]
 800fc00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	69db      	ldr	r3, [r3, #28]
 800fc06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fc0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	f023 0303 	bic.w	r3, r3, #3
 800fc16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fc18:	683b      	ldr	r3, [r7, #0]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	68fa      	ldr	r2, [r7, #12]
 800fc1e:	4313      	orrs	r3, r2
 800fc20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800fc22:	697b      	ldr	r3, [r7, #20]
 800fc24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800fc28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800fc2a:	683b      	ldr	r3, [r7, #0]
 800fc2c:	689b      	ldr	r3, [r3, #8]
 800fc2e:	021b      	lsls	r3, r3, #8
 800fc30:	697a      	ldr	r2, [r7, #20]
 800fc32:	4313      	orrs	r3, r2
 800fc34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	4a21      	ldr	r2, [pc, #132]	; (800fcc0 <TIM_OC3_SetConfig+0xe0>)
 800fc3a:	4293      	cmp	r3, r2
 800fc3c:	d003      	beq.n	800fc46 <TIM_OC3_SetConfig+0x66>
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	4a20      	ldr	r2, [pc, #128]	; (800fcc4 <TIM_OC3_SetConfig+0xe4>)
 800fc42:	4293      	cmp	r3, r2
 800fc44:	d10d      	bne.n	800fc62 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800fc46:	697b      	ldr	r3, [r7, #20]
 800fc48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fc4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800fc4e:	683b      	ldr	r3, [r7, #0]
 800fc50:	68db      	ldr	r3, [r3, #12]
 800fc52:	021b      	lsls	r3, r3, #8
 800fc54:	697a      	ldr	r2, [r7, #20]
 800fc56:	4313      	orrs	r3, r2
 800fc58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800fc5a:	697b      	ldr	r3, [r7, #20]
 800fc5c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800fc60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	4a16      	ldr	r2, [pc, #88]	; (800fcc0 <TIM_OC3_SetConfig+0xe0>)
 800fc66:	4293      	cmp	r3, r2
 800fc68:	d003      	beq.n	800fc72 <TIM_OC3_SetConfig+0x92>
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	4a15      	ldr	r2, [pc, #84]	; (800fcc4 <TIM_OC3_SetConfig+0xe4>)
 800fc6e:	4293      	cmp	r3, r2
 800fc70:	d113      	bne.n	800fc9a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800fc72:	693b      	ldr	r3, [r7, #16]
 800fc74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fc78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800fc7a:	693b      	ldr	r3, [r7, #16]
 800fc7c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fc80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800fc82:	683b      	ldr	r3, [r7, #0]
 800fc84:	695b      	ldr	r3, [r3, #20]
 800fc86:	011b      	lsls	r3, r3, #4
 800fc88:	693a      	ldr	r2, [r7, #16]
 800fc8a:	4313      	orrs	r3, r2
 800fc8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800fc8e:	683b      	ldr	r3, [r7, #0]
 800fc90:	699b      	ldr	r3, [r3, #24]
 800fc92:	011b      	lsls	r3, r3, #4
 800fc94:	693a      	ldr	r2, [r7, #16]
 800fc96:	4313      	orrs	r3, r2
 800fc98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	693a      	ldr	r2, [r7, #16]
 800fc9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	68fa      	ldr	r2, [r7, #12]
 800fca4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fca6:	683b      	ldr	r3, [r7, #0]
 800fca8:	685a      	ldr	r2, [r3, #4]
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	697a      	ldr	r2, [r7, #20]
 800fcb2:	621a      	str	r2, [r3, #32]
}
 800fcb4:	bf00      	nop
 800fcb6:	371c      	adds	r7, #28
 800fcb8:	46bd      	mov	sp, r7
 800fcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcbe:	4770      	bx	lr
 800fcc0:	40010000 	.word	0x40010000
 800fcc4:	40010400 	.word	0x40010400

0800fcc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fcc8:	b480      	push	{r7}
 800fcca:	b087      	sub	sp, #28
 800fccc:	af00      	add	r7, sp, #0
 800fcce:	6078      	str	r0, [r7, #4]
 800fcd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	6a1b      	ldr	r3, [r3, #32]
 800fcd6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	6a1b      	ldr	r3, [r3, #32]
 800fce2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	685b      	ldr	r3, [r3, #4]
 800fce8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	69db      	ldr	r3, [r3, #28]
 800fcee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fcf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fcfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fd00:	683b      	ldr	r3, [r7, #0]
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	021b      	lsls	r3, r3, #8
 800fd06:	68fa      	ldr	r2, [r7, #12]
 800fd08:	4313      	orrs	r3, r2
 800fd0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800fd0c:	693b      	ldr	r3, [r7, #16]
 800fd0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fd12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800fd14:	683b      	ldr	r3, [r7, #0]
 800fd16:	689b      	ldr	r3, [r3, #8]
 800fd18:	031b      	lsls	r3, r3, #12
 800fd1a:	693a      	ldr	r2, [r7, #16]
 800fd1c:	4313      	orrs	r3, r2
 800fd1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	4a12      	ldr	r2, [pc, #72]	; (800fd6c <TIM_OC4_SetConfig+0xa4>)
 800fd24:	4293      	cmp	r3, r2
 800fd26:	d003      	beq.n	800fd30 <TIM_OC4_SetConfig+0x68>
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	4a11      	ldr	r2, [pc, #68]	; (800fd70 <TIM_OC4_SetConfig+0xa8>)
 800fd2c:	4293      	cmp	r3, r2
 800fd2e:	d109      	bne.n	800fd44 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800fd30:	697b      	ldr	r3, [r7, #20]
 800fd32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800fd36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800fd38:	683b      	ldr	r3, [r7, #0]
 800fd3a:	695b      	ldr	r3, [r3, #20]
 800fd3c:	019b      	lsls	r3, r3, #6
 800fd3e:	697a      	ldr	r2, [r7, #20]
 800fd40:	4313      	orrs	r3, r2
 800fd42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	697a      	ldr	r2, [r7, #20]
 800fd48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	68fa      	ldr	r2, [r7, #12]
 800fd4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800fd50:	683b      	ldr	r3, [r7, #0]
 800fd52:	685a      	ldr	r2, [r3, #4]
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	693a      	ldr	r2, [r7, #16]
 800fd5c:	621a      	str	r2, [r3, #32]
}
 800fd5e:	bf00      	nop
 800fd60:	371c      	adds	r7, #28
 800fd62:	46bd      	mov	sp, r7
 800fd64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd68:	4770      	bx	lr
 800fd6a:	bf00      	nop
 800fd6c:	40010000 	.word	0x40010000
 800fd70:	40010400 	.word	0x40010400

0800fd74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800fd74:	b480      	push	{r7}
 800fd76:	b087      	sub	sp, #28
 800fd78:	af00      	add	r7, sp, #0
 800fd7a:	60f8      	str	r0, [r7, #12]
 800fd7c:	60b9      	str	r1, [r7, #8]
 800fd7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fd80:	68bb      	ldr	r3, [r7, #8]
 800fd82:	f003 031f 	and.w	r3, r3, #31
 800fd86:	2201      	movs	r2, #1
 800fd88:	fa02 f303 	lsl.w	r3, r2, r3
 800fd8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	6a1a      	ldr	r2, [r3, #32]
 800fd92:	697b      	ldr	r3, [r7, #20]
 800fd94:	43db      	mvns	r3, r3
 800fd96:	401a      	ands	r2, r3
 800fd98:	68fb      	ldr	r3, [r7, #12]
 800fd9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	6a1a      	ldr	r2, [r3, #32]
 800fda0:	68bb      	ldr	r3, [r7, #8]
 800fda2:	f003 031f 	and.w	r3, r3, #31
 800fda6:	6879      	ldr	r1, [r7, #4]
 800fda8:	fa01 f303 	lsl.w	r3, r1, r3
 800fdac:	431a      	orrs	r2, r3
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	621a      	str	r2, [r3, #32]
}
 800fdb2:	bf00      	nop
 800fdb4:	371c      	adds	r7, #28
 800fdb6:	46bd      	mov	sp, r7
 800fdb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdbc:	4770      	bx	lr
	...

0800fdc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fdc0:	b480      	push	{r7}
 800fdc2:	b085      	sub	sp, #20
 800fdc4:	af00      	add	r7, sp, #0
 800fdc6:	6078      	str	r0, [r7, #4]
 800fdc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fdd0:	2b01      	cmp	r3, #1
 800fdd2:	d101      	bne.n	800fdd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fdd4:	2302      	movs	r3, #2
 800fdd6:	e05a      	b.n	800fe8e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	2201      	movs	r2, #1
 800fddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	2202      	movs	r2, #2
 800fde4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	685b      	ldr	r3, [r3, #4]
 800fdee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	689b      	ldr	r3, [r3, #8]
 800fdf6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fdfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fe00:	683b      	ldr	r3, [r7, #0]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	68fa      	ldr	r2, [r7, #12]
 800fe06:	4313      	orrs	r3, r2
 800fe08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	681b      	ldr	r3, [r3, #0]
 800fe0e:	68fa      	ldr	r2, [r7, #12]
 800fe10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	4a21      	ldr	r2, [pc, #132]	; (800fe9c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800fe18:	4293      	cmp	r3, r2
 800fe1a:	d022      	beq.n	800fe62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fe24:	d01d      	beq.n	800fe62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	4a1d      	ldr	r2, [pc, #116]	; (800fea0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800fe2c:	4293      	cmp	r3, r2
 800fe2e:	d018      	beq.n	800fe62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	681b      	ldr	r3, [r3, #0]
 800fe34:	4a1b      	ldr	r2, [pc, #108]	; (800fea4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800fe36:	4293      	cmp	r3, r2
 800fe38:	d013      	beq.n	800fe62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	4a1a      	ldr	r2, [pc, #104]	; (800fea8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800fe40:	4293      	cmp	r3, r2
 800fe42:	d00e      	beq.n	800fe62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	4a18      	ldr	r2, [pc, #96]	; (800feac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800fe4a:	4293      	cmp	r3, r2
 800fe4c:	d009      	beq.n	800fe62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	4a17      	ldr	r2, [pc, #92]	; (800feb0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800fe54:	4293      	cmp	r3, r2
 800fe56:	d004      	beq.n	800fe62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	4a15      	ldr	r2, [pc, #84]	; (800feb4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800fe5e:	4293      	cmp	r3, r2
 800fe60:	d10c      	bne.n	800fe7c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fe62:	68bb      	ldr	r3, [r7, #8]
 800fe64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fe68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fe6a:	683b      	ldr	r3, [r7, #0]
 800fe6c:	685b      	ldr	r3, [r3, #4]
 800fe6e:	68ba      	ldr	r2, [r7, #8]
 800fe70:	4313      	orrs	r3, r2
 800fe72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	68ba      	ldr	r2, [r7, #8]
 800fe7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	2201      	movs	r2, #1
 800fe80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	2200      	movs	r2, #0
 800fe88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fe8c:	2300      	movs	r3, #0
}
 800fe8e:	4618      	mov	r0, r3
 800fe90:	3714      	adds	r7, #20
 800fe92:	46bd      	mov	sp, r7
 800fe94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe98:	4770      	bx	lr
 800fe9a:	bf00      	nop
 800fe9c:	40010000 	.word	0x40010000
 800fea0:	40000400 	.word	0x40000400
 800fea4:	40000800 	.word	0x40000800
 800fea8:	40000c00 	.word	0x40000c00
 800feac:	40010400 	.word	0x40010400
 800feb0:	40014000 	.word	0x40014000
 800feb4:	40001800 	.word	0x40001800

0800feb8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800feb8:	b480      	push	{r7}
 800feba:	b085      	sub	sp, #20
 800febc:	af00      	add	r7, sp, #0
 800febe:	6078      	str	r0, [r7, #4]
 800fec0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fec2:	2300      	movs	r3, #0
 800fec4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fecc:	2b01      	cmp	r3, #1
 800fece:	d101      	bne.n	800fed4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fed0:	2302      	movs	r3, #2
 800fed2:	e03d      	b.n	800ff50 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	2201      	movs	r2, #1
 800fed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fedc:	68fb      	ldr	r3, [r7, #12]
 800fede:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800fee2:	683b      	ldr	r3, [r7, #0]
 800fee4:	68db      	ldr	r3, [r3, #12]
 800fee6:	4313      	orrs	r3, r2
 800fee8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800feea:	68fb      	ldr	r3, [r7, #12]
 800feec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800fef0:	683b      	ldr	r3, [r7, #0]
 800fef2:	689b      	ldr	r3, [r3, #8]
 800fef4:	4313      	orrs	r3, r2
 800fef6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fef8:	68fb      	ldr	r3, [r7, #12]
 800fefa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800fefe:	683b      	ldr	r3, [r7, #0]
 800ff00:	685b      	ldr	r3, [r3, #4]
 800ff02:	4313      	orrs	r3, r2
 800ff04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ff06:	68fb      	ldr	r3, [r7, #12]
 800ff08:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ff0c:	683b      	ldr	r3, [r7, #0]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	4313      	orrs	r3, r2
 800ff12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ff1a:	683b      	ldr	r3, [r7, #0]
 800ff1c:	691b      	ldr	r3, [r3, #16]
 800ff1e:	4313      	orrs	r3, r2
 800ff20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ff22:	68fb      	ldr	r3, [r7, #12]
 800ff24:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ff28:	683b      	ldr	r3, [r7, #0]
 800ff2a:	695b      	ldr	r3, [r3, #20]
 800ff2c:	4313      	orrs	r3, r2
 800ff2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ff30:	68fb      	ldr	r3, [r7, #12]
 800ff32:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ff36:	683b      	ldr	r3, [r7, #0]
 800ff38:	69db      	ldr	r3, [r3, #28]
 800ff3a:	4313      	orrs	r3, r2
 800ff3c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	68fa      	ldr	r2, [r7, #12]
 800ff44:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	2200      	movs	r2, #0
 800ff4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ff4e:	2300      	movs	r3, #0
}
 800ff50:	4618      	mov	r0, r3
 800ff52:	3714      	adds	r7, #20
 800ff54:	46bd      	mov	sp, r7
 800ff56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff5a:	4770      	bx	lr

0800ff5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ff5c:	b480      	push	{r7}
 800ff5e:	b083      	sub	sp, #12
 800ff60:	af00      	add	r7, sp, #0
 800ff62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ff64:	bf00      	nop
 800ff66:	370c      	adds	r7, #12
 800ff68:	46bd      	mov	sp, r7
 800ff6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff6e:	4770      	bx	lr

0800ff70 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ff70:	b480      	push	{r7}
 800ff72:	b083      	sub	sp, #12
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ff78:	bf00      	nop
 800ff7a:	370c      	adds	r7, #12
 800ff7c:	46bd      	mov	sp, r7
 800ff7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff82:	4770      	bx	lr

0800ff84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ff84:	b580      	push	{r7, lr}
 800ff86:	b082      	sub	sp, #8
 800ff88:	af00      	add	r7, sp, #0
 800ff8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d101      	bne.n	800ff96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ff92:	2301      	movs	r3, #1
 800ff94:	e03f      	b.n	8010016 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ff9c:	b2db      	uxtb	r3, r3
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d106      	bne.n	800ffb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	2200      	movs	r2, #0
 800ffa6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ffaa:	6878      	ldr	r0, [r7, #4]
 800ffac:	f7f7 fbea 	bl	8007784 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	2224      	movs	r2, #36	; 0x24
 800ffb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	68da      	ldr	r2, [r3, #12]
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	681b      	ldr	r3, [r3, #0]
 800ffc2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ffc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ffc8:	6878      	ldr	r0, [r7, #4]
 800ffca:	f000 f829 	bl	8010020 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	691a      	ldr	r2, [r3, #16]
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ffdc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	695a      	ldr	r2, [r3, #20]
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ffec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	68da      	ldr	r2, [r3, #12]
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fffc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	2200      	movs	r2, #0
 8010002:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	2220      	movs	r2, #32
 8010008:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	2220      	movs	r2, #32
 8010010:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8010014:	2300      	movs	r3, #0
}
 8010016:	4618      	mov	r0, r3
 8010018:	3708      	adds	r7, #8
 801001a:	46bd      	mov	sp, r7
 801001c:	bd80      	pop	{r7, pc}
	...

08010020 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010024:	b085      	sub	sp, #20
 8010026:	af00      	add	r7, sp, #0
 8010028:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	691b      	ldr	r3, [r3, #16]
 8010030:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	68da      	ldr	r2, [r3, #12]
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	430a      	orrs	r2, r1
 801003e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	689a      	ldr	r2, [r3, #8]
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	691b      	ldr	r3, [r3, #16]
 8010048:	431a      	orrs	r2, r3
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	695b      	ldr	r3, [r3, #20]
 801004e:	431a      	orrs	r2, r3
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	69db      	ldr	r3, [r3, #28]
 8010054:	4313      	orrs	r3, r2
 8010056:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	68db      	ldr	r3, [r3, #12]
 801005e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8010062:	f023 030c 	bic.w	r3, r3, #12
 8010066:	687a      	ldr	r2, [r7, #4]
 8010068:	6812      	ldr	r2, [r2, #0]
 801006a:	68f9      	ldr	r1, [r7, #12]
 801006c:	430b      	orrs	r3, r1
 801006e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	695b      	ldr	r3, [r3, #20]
 8010076:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	699a      	ldr	r2, [r3, #24]
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	681b      	ldr	r3, [r3, #0]
 8010082:	430a      	orrs	r2, r1
 8010084:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	69db      	ldr	r3, [r3, #28]
 801008a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801008e:	f040 818b 	bne.w	80103a8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	4ac1      	ldr	r2, [pc, #772]	; (801039c <UART_SetConfig+0x37c>)
 8010098:	4293      	cmp	r3, r2
 801009a:	d005      	beq.n	80100a8 <UART_SetConfig+0x88>
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	4abf      	ldr	r2, [pc, #764]	; (80103a0 <UART_SetConfig+0x380>)
 80100a2:	4293      	cmp	r3, r2
 80100a4:	f040 80bd 	bne.w	8010222 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80100a8:	f7fc fbcc 	bl	800c844 <HAL_RCC_GetPCLK2Freq>
 80100ac:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80100ae:	68bb      	ldr	r3, [r7, #8]
 80100b0:	461d      	mov	r5, r3
 80100b2:	f04f 0600 	mov.w	r6, #0
 80100b6:	46a8      	mov	r8, r5
 80100b8:	46b1      	mov	r9, r6
 80100ba:	eb18 0308 	adds.w	r3, r8, r8
 80100be:	eb49 0409 	adc.w	r4, r9, r9
 80100c2:	4698      	mov	r8, r3
 80100c4:	46a1      	mov	r9, r4
 80100c6:	eb18 0805 	adds.w	r8, r8, r5
 80100ca:	eb49 0906 	adc.w	r9, r9, r6
 80100ce:	f04f 0100 	mov.w	r1, #0
 80100d2:	f04f 0200 	mov.w	r2, #0
 80100d6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80100da:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80100de:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80100e2:	4688      	mov	r8, r1
 80100e4:	4691      	mov	r9, r2
 80100e6:	eb18 0005 	adds.w	r0, r8, r5
 80100ea:	eb49 0106 	adc.w	r1, r9, r6
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	685b      	ldr	r3, [r3, #4]
 80100f2:	461d      	mov	r5, r3
 80100f4:	f04f 0600 	mov.w	r6, #0
 80100f8:	196b      	adds	r3, r5, r5
 80100fa:	eb46 0406 	adc.w	r4, r6, r6
 80100fe:	461a      	mov	r2, r3
 8010100:	4623      	mov	r3, r4
 8010102:	f7f0 fdd9 	bl	8000cb8 <__aeabi_uldivmod>
 8010106:	4603      	mov	r3, r0
 8010108:	460c      	mov	r4, r1
 801010a:	461a      	mov	r2, r3
 801010c:	4ba5      	ldr	r3, [pc, #660]	; (80103a4 <UART_SetConfig+0x384>)
 801010e:	fba3 2302 	umull	r2, r3, r3, r2
 8010112:	095b      	lsrs	r3, r3, #5
 8010114:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8010118:	68bb      	ldr	r3, [r7, #8]
 801011a:	461d      	mov	r5, r3
 801011c:	f04f 0600 	mov.w	r6, #0
 8010120:	46a9      	mov	r9, r5
 8010122:	46b2      	mov	sl, r6
 8010124:	eb19 0309 	adds.w	r3, r9, r9
 8010128:	eb4a 040a 	adc.w	r4, sl, sl
 801012c:	4699      	mov	r9, r3
 801012e:	46a2      	mov	sl, r4
 8010130:	eb19 0905 	adds.w	r9, r9, r5
 8010134:	eb4a 0a06 	adc.w	sl, sl, r6
 8010138:	f04f 0100 	mov.w	r1, #0
 801013c:	f04f 0200 	mov.w	r2, #0
 8010140:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010144:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8010148:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801014c:	4689      	mov	r9, r1
 801014e:	4692      	mov	sl, r2
 8010150:	eb19 0005 	adds.w	r0, r9, r5
 8010154:	eb4a 0106 	adc.w	r1, sl, r6
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	685b      	ldr	r3, [r3, #4]
 801015c:	461d      	mov	r5, r3
 801015e:	f04f 0600 	mov.w	r6, #0
 8010162:	196b      	adds	r3, r5, r5
 8010164:	eb46 0406 	adc.w	r4, r6, r6
 8010168:	461a      	mov	r2, r3
 801016a:	4623      	mov	r3, r4
 801016c:	f7f0 fda4 	bl	8000cb8 <__aeabi_uldivmod>
 8010170:	4603      	mov	r3, r0
 8010172:	460c      	mov	r4, r1
 8010174:	461a      	mov	r2, r3
 8010176:	4b8b      	ldr	r3, [pc, #556]	; (80103a4 <UART_SetConfig+0x384>)
 8010178:	fba3 1302 	umull	r1, r3, r3, r2
 801017c:	095b      	lsrs	r3, r3, #5
 801017e:	2164      	movs	r1, #100	; 0x64
 8010180:	fb01 f303 	mul.w	r3, r1, r3
 8010184:	1ad3      	subs	r3, r2, r3
 8010186:	00db      	lsls	r3, r3, #3
 8010188:	3332      	adds	r3, #50	; 0x32
 801018a:	4a86      	ldr	r2, [pc, #536]	; (80103a4 <UART_SetConfig+0x384>)
 801018c:	fba2 2303 	umull	r2, r3, r2, r3
 8010190:	095b      	lsrs	r3, r3, #5
 8010192:	005b      	lsls	r3, r3, #1
 8010194:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8010198:	4498      	add	r8, r3
 801019a:	68bb      	ldr	r3, [r7, #8]
 801019c:	461d      	mov	r5, r3
 801019e:	f04f 0600 	mov.w	r6, #0
 80101a2:	46a9      	mov	r9, r5
 80101a4:	46b2      	mov	sl, r6
 80101a6:	eb19 0309 	adds.w	r3, r9, r9
 80101aa:	eb4a 040a 	adc.w	r4, sl, sl
 80101ae:	4699      	mov	r9, r3
 80101b0:	46a2      	mov	sl, r4
 80101b2:	eb19 0905 	adds.w	r9, r9, r5
 80101b6:	eb4a 0a06 	adc.w	sl, sl, r6
 80101ba:	f04f 0100 	mov.w	r1, #0
 80101be:	f04f 0200 	mov.w	r2, #0
 80101c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80101c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80101ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80101ce:	4689      	mov	r9, r1
 80101d0:	4692      	mov	sl, r2
 80101d2:	eb19 0005 	adds.w	r0, r9, r5
 80101d6:	eb4a 0106 	adc.w	r1, sl, r6
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	685b      	ldr	r3, [r3, #4]
 80101de:	461d      	mov	r5, r3
 80101e0:	f04f 0600 	mov.w	r6, #0
 80101e4:	196b      	adds	r3, r5, r5
 80101e6:	eb46 0406 	adc.w	r4, r6, r6
 80101ea:	461a      	mov	r2, r3
 80101ec:	4623      	mov	r3, r4
 80101ee:	f7f0 fd63 	bl	8000cb8 <__aeabi_uldivmod>
 80101f2:	4603      	mov	r3, r0
 80101f4:	460c      	mov	r4, r1
 80101f6:	461a      	mov	r2, r3
 80101f8:	4b6a      	ldr	r3, [pc, #424]	; (80103a4 <UART_SetConfig+0x384>)
 80101fa:	fba3 1302 	umull	r1, r3, r3, r2
 80101fe:	095b      	lsrs	r3, r3, #5
 8010200:	2164      	movs	r1, #100	; 0x64
 8010202:	fb01 f303 	mul.w	r3, r1, r3
 8010206:	1ad3      	subs	r3, r2, r3
 8010208:	00db      	lsls	r3, r3, #3
 801020a:	3332      	adds	r3, #50	; 0x32
 801020c:	4a65      	ldr	r2, [pc, #404]	; (80103a4 <UART_SetConfig+0x384>)
 801020e:	fba2 2303 	umull	r2, r3, r2, r3
 8010212:	095b      	lsrs	r3, r3, #5
 8010214:	f003 0207 	and.w	r2, r3, #7
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	4442      	add	r2, r8
 801021e:	609a      	str	r2, [r3, #8]
 8010220:	e26f      	b.n	8010702 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8010222:	f7fc fafb 	bl	800c81c <HAL_RCC_GetPCLK1Freq>
 8010226:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8010228:	68bb      	ldr	r3, [r7, #8]
 801022a:	461d      	mov	r5, r3
 801022c:	f04f 0600 	mov.w	r6, #0
 8010230:	46a8      	mov	r8, r5
 8010232:	46b1      	mov	r9, r6
 8010234:	eb18 0308 	adds.w	r3, r8, r8
 8010238:	eb49 0409 	adc.w	r4, r9, r9
 801023c:	4698      	mov	r8, r3
 801023e:	46a1      	mov	r9, r4
 8010240:	eb18 0805 	adds.w	r8, r8, r5
 8010244:	eb49 0906 	adc.w	r9, r9, r6
 8010248:	f04f 0100 	mov.w	r1, #0
 801024c:	f04f 0200 	mov.w	r2, #0
 8010250:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8010254:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8010258:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 801025c:	4688      	mov	r8, r1
 801025e:	4691      	mov	r9, r2
 8010260:	eb18 0005 	adds.w	r0, r8, r5
 8010264:	eb49 0106 	adc.w	r1, r9, r6
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	685b      	ldr	r3, [r3, #4]
 801026c:	461d      	mov	r5, r3
 801026e:	f04f 0600 	mov.w	r6, #0
 8010272:	196b      	adds	r3, r5, r5
 8010274:	eb46 0406 	adc.w	r4, r6, r6
 8010278:	461a      	mov	r2, r3
 801027a:	4623      	mov	r3, r4
 801027c:	f7f0 fd1c 	bl	8000cb8 <__aeabi_uldivmod>
 8010280:	4603      	mov	r3, r0
 8010282:	460c      	mov	r4, r1
 8010284:	461a      	mov	r2, r3
 8010286:	4b47      	ldr	r3, [pc, #284]	; (80103a4 <UART_SetConfig+0x384>)
 8010288:	fba3 2302 	umull	r2, r3, r3, r2
 801028c:	095b      	lsrs	r3, r3, #5
 801028e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8010292:	68bb      	ldr	r3, [r7, #8]
 8010294:	461d      	mov	r5, r3
 8010296:	f04f 0600 	mov.w	r6, #0
 801029a:	46a9      	mov	r9, r5
 801029c:	46b2      	mov	sl, r6
 801029e:	eb19 0309 	adds.w	r3, r9, r9
 80102a2:	eb4a 040a 	adc.w	r4, sl, sl
 80102a6:	4699      	mov	r9, r3
 80102a8:	46a2      	mov	sl, r4
 80102aa:	eb19 0905 	adds.w	r9, r9, r5
 80102ae:	eb4a 0a06 	adc.w	sl, sl, r6
 80102b2:	f04f 0100 	mov.w	r1, #0
 80102b6:	f04f 0200 	mov.w	r2, #0
 80102ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80102be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80102c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80102c6:	4689      	mov	r9, r1
 80102c8:	4692      	mov	sl, r2
 80102ca:	eb19 0005 	adds.w	r0, r9, r5
 80102ce:	eb4a 0106 	adc.w	r1, sl, r6
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	685b      	ldr	r3, [r3, #4]
 80102d6:	461d      	mov	r5, r3
 80102d8:	f04f 0600 	mov.w	r6, #0
 80102dc:	196b      	adds	r3, r5, r5
 80102de:	eb46 0406 	adc.w	r4, r6, r6
 80102e2:	461a      	mov	r2, r3
 80102e4:	4623      	mov	r3, r4
 80102e6:	f7f0 fce7 	bl	8000cb8 <__aeabi_uldivmod>
 80102ea:	4603      	mov	r3, r0
 80102ec:	460c      	mov	r4, r1
 80102ee:	461a      	mov	r2, r3
 80102f0:	4b2c      	ldr	r3, [pc, #176]	; (80103a4 <UART_SetConfig+0x384>)
 80102f2:	fba3 1302 	umull	r1, r3, r3, r2
 80102f6:	095b      	lsrs	r3, r3, #5
 80102f8:	2164      	movs	r1, #100	; 0x64
 80102fa:	fb01 f303 	mul.w	r3, r1, r3
 80102fe:	1ad3      	subs	r3, r2, r3
 8010300:	00db      	lsls	r3, r3, #3
 8010302:	3332      	adds	r3, #50	; 0x32
 8010304:	4a27      	ldr	r2, [pc, #156]	; (80103a4 <UART_SetConfig+0x384>)
 8010306:	fba2 2303 	umull	r2, r3, r2, r3
 801030a:	095b      	lsrs	r3, r3, #5
 801030c:	005b      	lsls	r3, r3, #1
 801030e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8010312:	4498      	add	r8, r3
 8010314:	68bb      	ldr	r3, [r7, #8]
 8010316:	461d      	mov	r5, r3
 8010318:	f04f 0600 	mov.w	r6, #0
 801031c:	46a9      	mov	r9, r5
 801031e:	46b2      	mov	sl, r6
 8010320:	eb19 0309 	adds.w	r3, r9, r9
 8010324:	eb4a 040a 	adc.w	r4, sl, sl
 8010328:	4699      	mov	r9, r3
 801032a:	46a2      	mov	sl, r4
 801032c:	eb19 0905 	adds.w	r9, r9, r5
 8010330:	eb4a 0a06 	adc.w	sl, sl, r6
 8010334:	f04f 0100 	mov.w	r1, #0
 8010338:	f04f 0200 	mov.w	r2, #0
 801033c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010340:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8010344:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8010348:	4689      	mov	r9, r1
 801034a:	4692      	mov	sl, r2
 801034c:	eb19 0005 	adds.w	r0, r9, r5
 8010350:	eb4a 0106 	adc.w	r1, sl, r6
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	685b      	ldr	r3, [r3, #4]
 8010358:	461d      	mov	r5, r3
 801035a:	f04f 0600 	mov.w	r6, #0
 801035e:	196b      	adds	r3, r5, r5
 8010360:	eb46 0406 	adc.w	r4, r6, r6
 8010364:	461a      	mov	r2, r3
 8010366:	4623      	mov	r3, r4
 8010368:	f7f0 fca6 	bl	8000cb8 <__aeabi_uldivmod>
 801036c:	4603      	mov	r3, r0
 801036e:	460c      	mov	r4, r1
 8010370:	461a      	mov	r2, r3
 8010372:	4b0c      	ldr	r3, [pc, #48]	; (80103a4 <UART_SetConfig+0x384>)
 8010374:	fba3 1302 	umull	r1, r3, r3, r2
 8010378:	095b      	lsrs	r3, r3, #5
 801037a:	2164      	movs	r1, #100	; 0x64
 801037c:	fb01 f303 	mul.w	r3, r1, r3
 8010380:	1ad3      	subs	r3, r2, r3
 8010382:	00db      	lsls	r3, r3, #3
 8010384:	3332      	adds	r3, #50	; 0x32
 8010386:	4a07      	ldr	r2, [pc, #28]	; (80103a4 <UART_SetConfig+0x384>)
 8010388:	fba2 2303 	umull	r2, r3, r2, r3
 801038c:	095b      	lsrs	r3, r3, #5
 801038e:	f003 0207 	and.w	r2, r3, #7
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	4442      	add	r2, r8
 8010398:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 801039a:	e1b2      	b.n	8010702 <UART_SetConfig+0x6e2>
 801039c:	40011000 	.word	0x40011000
 80103a0:	40011400 	.word	0x40011400
 80103a4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	681b      	ldr	r3, [r3, #0]
 80103ac:	4ad7      	ldr	r2, [pc, #860]	; (801070c <UART_SetConfig+0x6ec>)
 80103ae:	4293      	cmp	r3, r2
 80103b0:	d005      	beq.n	80103be <UART_SetConfig+0x39e>
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	4ad6      	ldr	r2, [pc, #856]	; (8010710 <UART_SetConfig+0x6f0>)
 80103b8:	4293      	cmp	r3, r2
 80103ba:	f040 80d1 	bne.w	8010560 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80103be:	f7fc fa41 	bl	800c844 <HAL_RCC_GetPCLK2Freq>
 80103c2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80103c4:	68bb      	ldr	r3, [r7, #8]
 80103c6:	469a      	mov	sl, r3
 80103c8:	f04f 0b00 	mov.w	fp, #0
 80103cc:	46d0      	mov	r8, sl
 80103ce:	46d9      	mov	r9, fp
 80103d0:	eb18 0308 	adds.w	r3, r8, r8
 80103d4:	eb49 0409 	adc.w	r4, r9, r9
 80103d8:	4698      	mov	r8, r3
 80103da:	46a1      	mov	r9, r4
 80103dc:	eb18 080a 	adds.w	r8, r8, sl
 80103e0:	eb49 090b 	adc.w	r9, r9, fp
 80103e4:	f04f 0100 	mov.w	r1, #0
 80103e8:	f04f 0200 	mov.w	r2, #0
 80103ec:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80103f0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80103f4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80103f8:	4688      	mov	r8, r1
 80103fa:	4691      	mov	r9, r2
 80103fc:	eb1a 0508 	adds.w	r5, sl, r8
 8010400:	eb4b 0609 	adc.w	r6, fp, r9
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	685b      	ldr	r3, [r3, #4]
 8010408:	4619      	mov	r1, r3
 801040a:	f04f 0200 	mov.w	r2, #0
 801040e:	f04f 0300 	mov.w	r3, #0
 8010412:	f04f 0400 	mov.w	r4, #0
 8010416:	0094      	lsls	r4, r2, #2
 8010418:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801041c:	008b      	lsls	r3, r1, #2
 801041e:	461a      	mov	r2, r3
 8010420:	4623      	mov	r3, r4
 8010422:	4628      	mov	r0, r5
 8010424:	4631      	mov	r1, r6
 8010426:	f7f0 fc47 	bl	8000cb8 <__aeabi_uldivmod>
 801042a:	4603      	mov	r3, r0
 801042c:	460c      	mov	r4, r1
 801042e:	461a      	mov	r2, r3
 8010430:	4bb8      	ldr	r3, [pc, #736]	; (8010714 <UART_SetConfig+0x6f4>)
 8010432:	fba3 2302 	umull	r2, r3, r3, r2
 8010436:	095b      	lsrs	r3, r3, #5
 8010438:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801043c:	68bb      	ldr	r3, [r7, #8]
 801043e:	469b      	mov	fp, r3
 8010440:	f04f 0c00 	mov.w	ip, #0
 8010444:	46d9      	mov	r9, fp
 8010446:	46e2      	mov	sl, ip
 8010448:	eb19 0309 	adds.w	r3, r9, r9
 801044c:	eb4a 040a 	adc.w	r4, sl, sl
 8010450:	4699      	mov	r9, r3
 8010452:	46a2      	mov	sl, r4
 8010454:	eb19 090b 	adds.w	r9, r9, fp
 8010458:	eb4a 0a0c 	adc.w	sl, sl, ip
 801045c:	f04f 0100 	mov.w	r1, #0
 8010460:	f04f 0200 	mov.w	r2, #0
 8010464:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010468:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801046c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8010470:	4689      	mov	r9, r1
 8010472:	4692      	mov	sl, r2
 8010474:	eb1b 0509 	adds.w	r5, fp, r9
 8010478:	eb4c 060a 	adc.w	r6, ip, sl
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	685b      	ldr	r3, [r3, #4]
 8010480:	4619      	mov	r1, r3
 8010482:	f04f 0200 	mov.w	r2, #0
 8010486:	f04f 0300 	mov.w	r3, #0
 801048a:	f04f 0400 	mov.w	r4, #0
 801048e:	0094      	lsls	r4, r2, #2
 8010490:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010494:	008b      	lsls	r3, r1, #2
 8010496:	461a      	mov	r2, r3
 8010498:	4623      	mov	r3, r4
 801049a:	4628      	mov	r0, r5
 801049c:	4631      	mov	r1, r6
 801049e:	f7f0 fc0b 	bl	8000cb8 <__aeabi_uldivmod>
 80104a2:	4603      	mov	r3, r0
 80104a4:	460c      	mov	r4, r1
 80104a6:	461a      	mov	r2, r3
 80104a8:	4b9a      	ldr	r3, [pc, #616]	; (8010714 <UART_SetConfig+0x6f4>)
 80104aa:	fba3 1302 	umull	r1, r3, r3, r2
 80104ae:	095b      	lsrs	r3, r3, #5
 80104b0:	2164      	movs	r1, #100	; 0x64
 80104b2:	fb01 f303 	mul.w	r3, r1, r3
 80104b6:	1ad3      	subs	r3, r2, r3
 80104b8:	011b      	lsls	r3, r3, #4
 80104ba:	3332      	adds	r3, #50	; 0x32
 80104bc:	4a95      	ldr	r2, [pc, #596]	; (8010714 <UART_SetConfig+0x6f4>)
 80104be:	fba2 2303 	umull	r2, r3, r2, r3
 80104c2:	095b      	lsrs	r3, r3, #5
 80104c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80104c8:	4498      	add	r8, r3
 80104ca:	68bb      	ldr	r3, [r7, #8]
 80104cc:	469b      	mov	fp, r3
 80104ce:	f04f 0c00 	mov.w	ip, #0
 80104d2:	46d9      	mov	r9, fp
 80104d4:	46e2      	mov	sl, ip
 80104d6:	eb19 0309 	adds.w	r3, r9, r9
 80104da:	eb4a 040a 	adc.w	r4, sl, sl
 80104de:	4699      	mov	r9, r3
 80104e0:	46a2      	mov	sl, r4
 80104e2:	eb19 090b 	adds.w	r9, r9, fp
 80104e6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80104ea:	f04f 0100 	mov.w	r1, #0
 80104ee:	f04f 0200 	mov.w	r2, #0
 80104f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80104f6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80104fa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80104fe:	4689      	mov	r9, r1
 8010500:	4692      	mov	sl, r2
 8010502:	eb1b 0509 	adds.w	r5, fp, r9
 8010506:	eb4c 060a 	adc.w	r6, ip, sl
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	685b      	ldr	r3, [r3, #4]
 801050e:	4619      	mov	r1, r3
 8010510:	f04f 0200 	mov.w	r2, #0
 8010514:	f04f 0300 	mov.w	r3, #0
 8010518:	f04f 0400 	mov.w	r4, #0
 801051c:	0094      	lsls	r4, r2, #2
 801051e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010522:	008b      	lsls	r3, r1, #2
 8010524:	461a      	mov	r2, r3
 8010526:	4623      	mov	r3, r4
 8010528:	4628      	mov	r0, r5
 801052a:	4631      	mov	r1, r6
 801052c:	f7f0 fbc4 	bl	8000cb8 <__aeabi_uldivmod>
 8010530:	4603      	mov	r3, r0
 8010532:	460c      	mov	r4, r1
 8010534:	461a      	mov	r2, r3
 8010536:	4b77      	ldr	r3, [pc, #476]	; (8010714 <UART_SetConfig+0x6f4>)
 8010538:	fba3 1302 	umull	r1, r3, r3, r2
 801053c:	095b      	lsrs	r3, r3, #5
 801053e:	2164      	movs	r1, #100	; 0x64
 8010540:	fb01 f303 	mul.w	r3, r1, r3
 8010544:	1ad3      	subs	r3, r2, r3
 8010546:	011b      	lsls	r3, r3, #4
 8010548:	3332      	adds	r3, #50	; 0x32
 801054a:	4a72      	ldr	r2, [pc, #456]	; (8010714 <UART_SetConfig+0x6f4>)
 801054c:	fba2 2303 	umull	r2, r3, r2, r3
 8010550:	095b      	lsrs	r3, r3, #5
 8010552:	f003 020f 	and.w	r2, r3, #15
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	4442      	add	r2, r8
 801055c:	609a      	str	r2, [r3, #8]
 801055e:	e0d0      	b.n	8010702 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8010560:	f7fc f95c 	bl	800c81c <HAL_RCC_GetPCLK1Freq>
 8010564:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8010566:	68bb      	ldr	r3, [r7, #8]
 8010568:	469a      	mov	sl, r3
 801056a:	f04f 0b00 	mov.w	fp, #0
 801056e:	46d0      	mov	r8, sl
 8010570:	46d9      	mov	r9, fp
 8010572:	eb18 0308 	adds.w	r3, r8, r8
 8010576:	eb49 0409 	adc.w	r4, r9, r9
 801057a:	4698      	mov	r8, r3
 801057c:	46a1      	mov	r9, r4
 801057e:	eb18 080a 	adds.w	r8, r8, sl
 8010582:	eb49 090b 	adc.w	r9, r9, fp
 8010586:	f04f 0100 	mov.w	r1, #0
 801058a:	f04f 0200 	mov.w	r2, #0
 801058e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8010592:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8010596:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 801059a:	4688      	mov	r8, r1
 801059c:	4691      	mov	r9, r2
 801059e:	eb1a 0508 	adds.w	r5, sl, r8
 80105a2:	eb4b 0609 	adc.w	r6, fp, r9
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	685b      	ldr	r3, [r3, #4]
 80105aa:	4619      	mov	r1, r3
 80105ac:	f04f 0200 	mov.w	r2, #0
 80105b0:	f04f 0300 	mov.w	r3, #0
 80105b4:	f04f 0400 	mov.w	r4, #0
 80105b8:	0094      	lsls	r4, r2, #2
 80105ba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80105be:	008b      	lsls	r3, r1, #2
 80105c0:	461a      	mov	r2, r3
 80105c2:	4623      	mov	r3, r4
 80105c4:	4628      	mov	r0, r5
 80105c6:	4631      	mov	r1, r6
 80105c8:	f7f0 fb76 	bl	8000cb8 <__aeabi_uldivmod>
 80105cc:	4603      	mov	r3, r0
 80105ce:	460c      	mov	r4, r1
 80105d0:	461a      	mov	r2, r3
 80105d2:	4b50      	ldr	r3, [pc, #320]	; (8010714 <UART_SetConfig+0x6f4>)
 80105d4:	fba3 2302 	umull	r2, r3, r3, r2
 80105d8:	095b      	lsrs	r3, r3, #5
 80105da:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80105de:	68bb      	ldr	r3, [r7, #8]
 80105e0:	469b      	mov	fp, r3
 80105e2:	f04f 0c00 	mov.w	ip, #0
 80105e6:	46d9      	mov	r9, fp
 80105e8:	46e2      	mov	sl, ip
 80105ea:	eb19 0309 	adds.w	r3, r9, r9
 80105ee:	eb4a 040a 	adc.w	r4, sl, sl
 80105f2:	4699      	mov	r9, r3
 80105f4:	46a2      	mov	sl, r4
 80105f6:	eb19 090b 	adds.w	r9, r9, fp
 80105fa:	eb4a 0a0c 	adc.w	sl, sl, ip
 80105fe:	f04f 0100 	mov.w	r1, #0
 8010602:	f04f 0200 	mov.w	r2, #0
 8010606:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801060a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801060e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8010612:	4689      	mov	r9, r1
 8010614:	4692      	mov	sl, r2
 8010616:	eb1b 0509 	adds.w	r5, fp, r9
 801061a:	eb4c 060a 	adc.w	r6, ip, sl
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	685b      	ldr	r3, [r3, #4]
 8010622:	4619      	mov	r1, r3
 8010624:	f04f 0200 	mov.w	r2, #0
 8010628:	f04f 0300 	mov.w	r3, #0
 801062c:	f04f 0400 	mov.w	r4, #0
 8010630:	0094      	lsls	r4, r2, #2
 8010632:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010636:	008b      	lsls	r3, r1, #2
 8010638:	461a      	mov	r2, r3
 801063a:	4623      	mov	r3, r4
 801063c:	4628      	mov	r0, r5
 801063e:	4631      	mov	r1, r6
 8010640:	f7f0 fb3a 	bl	8000cb8 <__aeabi_uldivmod>
 8010644:	4603      	mov	r3, r0
 8010646:	460c      	mov	r4, r1
 8010648:	461a      	mov	r2, r3
 801064a:	4b32      	ldr	r3, [pc, #200]	; (8010714 <UART_SetConfig+0x6f4>)
 801064c:	fba3 1302 	umull	r1, r3, r3, r2
 8010650:	095b      	lsrs	r3, r3, #5
 8010652:	2164      	movs	r1, #100	; 0x64
 8010654:	fb01 f303 	mul.w	r3, r1, r3
 8010658:	1ad3      	subs	r3, r2, r3
 801065a:	011b      	lsls	r3, r3, #4
 801065c:	3332      	adds	r3, #50	; 0x32
 801065e:	4a2d      	ldr	r2, [pc, #180]	; (8010714 <UART_SetConfig+0x6f4>)
 8010660:	fba2 2303 	umull	r2, r3, r2, r3
 8010664:	095b      	lsrs	r3, r3, #5
 8010666:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801066a:	4498      	add	r8, r3
 801066c:	68bb      	ldr	r3, [r7, #8]
 801066e:	469b      	mov	fp, r3
 8010670:	f04f 0c00 	mov.w	ip, #0
 8010674:	46d9      	mov	r9, fp
 8010676:	46e2      	mov	sl, ip
 8010678:	eb19 0309 	adds.w	r3, r9, r9
 801067c:	eb4a 040a 	adc.w	r4, sl, sl
 8010680:	4699      	mov	r9, r3
 8010682:	46a2      	mov	sl, r4
 8010684:	eb19 090b 	adds.w	r9, r9, fp
 8010688:	eb4a 0a0c 	adc.w	sl, sl, ip
 801068c:	f04f 0100 	mov.w	r1, #0
 8010690:	f04f 0200 	mov.w	r2, #0
 8010694:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010698:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801069c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80106a0:	4689      	mov	r9, r1
 80106a2:	4692      	mov	sl, r2
 80106a4:	eb1b 0509 	adds.w	r5, fp, r9
 80106a8:	eb4c 060a 	adc.w	r6, ip, sl
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	685b      	ldr	r3, [r3, #4]
 80106b0:	4619      	mov	r1, r3
 80106b2:	f04f 0200 	mov.w	r2, #0
 80106b6:	f04f 0300 	mov.w	r3, #0
 80106ba:	f04f 0400 	mov.w	r4, #0
 80106be:	0094      	lsls	r4, r2, #2
 80106c0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80106c4:	008b      	lsls	r3, r1, #2
 80106c6:	461a      	mov	r2, r3
 80106c8:	4623      	mov	r3, r4
 80106ca:	4628      	mov	r0, r5
 80106cc:	4631      	mov	r1, r6
 80106ce:	f7f0 faf3 	bl	8000cb8 <__aeabi_uldivmod>
 80106d2:	4603      	mov	r3, r0
 80106d4:	460c      	mov	r4, r1
 80106d6:	461a      	mov	r2, r3
 80106d8:	4b0e      	ldr	r3, [pc, #56]	; (8010714 <UART_SetConfig+0x6f4>)
 80106da:	fba3 1302 	umull	r1, r3, r3, r2
 80106de:	095b      	lsrs	r3, r3, #5
 80106e0:	2164      	movs	r1, #100	; 0x64
 80106e2:	fb01 f303 	mul.w	r3, r1, r3
 80106e6:	1ad3      	subs	r3, r2, r3
 80106e8:	011b      	lsls	r3, r3, #4
 80106ea:	3332      	adds	r3, #50	; 0x32
 80106ec:	4a09      	ldr	r2, [pc, #36]	; (8010714 <UART_SetConfig+0x6f4>)
 80106ee:	fba2 2303 	umull	r2, r3, r2, r3
 80106f2:	095b      	lsrs	r3, r3, #5
 80106f4:	f003 020f 	and.w	r2, r3, #15
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	4442      	add	r2, r8
 80106fe:	609a      	str	r2, [r3, #8]
}
 8010700:	e7ff      	b.n	8010702 <UART_SetConfig+0x6e2>
 8010702:	bf00      	nop
 8010704:	3714      	adds	r7, #20
 8010706:	46bd      	mov	sp, r7
 8010708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801070c:	40011000 	.word	0x40011000
 8010710:	40011400 	.word	0x40011400
 8010714:	51eb851f 	.word	0x51eb851f

08010718 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8010718:	b084      	sub	sp, #16
 801071a:	b480      	push	{r7}
 801071c:	b085      	sub	sp, #20
 801071e:	af00      	add	r7, sp, #0
 8010720:	6078      	str	r0, [r7, #4]
 8010722:	f107 001c 	add.w	r0, r7, #28
 8010726:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 801072a:	2300      	movs	r3, #0
 801072c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 801072e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8010730:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8010732:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8010734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8010736:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8010738:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 801073a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 801073c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 801073e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8010740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8010742:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8010744:	68fa      	ldr	r2, [r7, #12]
 8010746:	4313      	orrs	r3, r2
 8010748:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	685b      	ldr	r3, [r3, #4]
 801074e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8010752:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8010756:	68fa      	ldr	r2, [r7, #12]
 8010758:	431a      	orrs	r2, r3
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 801075e:	2300      	movs	r3, #0
}
 8010760:	4618      	mov	r0, r3
 8010762:	3714      	adds	r7, #20
 8010764:	46bd      	mov	sp, r7
 8010766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801076a:	b004      	add	sp, #16
 801076c:	4770      	bx	lr

0801076e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 801076e:	b480      	push	{r7}
 8010770:	b083      	sub	sp, #12
 8010772:	af00      	add	r7, sp, #0
 8010774:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 801077c:	4618      	mov	r0, r3
 801077e:	370c      	adds	r7, #12
 8010780:	46bd      	mov	sp, r7
 8010782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010786:	4770      	bx	lr

08010788 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8010788:	b480      	push	{r7}
 801078a:	b083      	sub	sp, #12
 801078c:	af00      	add	r7, sp, #0
 801078e:	6078      	str	r0, [r7, #4]
 8010790:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8010792:	683b      	ldr	r3, [r7, #0]
 8010794:	681a      	ldr	r2, [r3, #0]
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801079c:	2300      	movs	r3, #0
}
 801079e:	4618      	mov	r0, r3
 80107a0:	370c      	adds	r7, #12
 80107a2:	46bd      	mov	sp, r7
 80107a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107a8:	4770      	bx	lr

080107aa <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80107aa:	b580      	push	{r7, lr}
 80107ac:	b082      	sub	sp, #8
 80107ae:	af00      	add	r7, sp, #0
 80107b0:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	2203      	movs	r2, #3
 80107b6:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80107b8:	2002      	movs	r0, #2
 80107ba:	f7f9 fbc5 	bl	8009f48 <HAL_Delay>
  
  return HAL_OK;
 80107be:	2300      	movs	r3, #0
}
 80107c0:	4618      	mov	r0, r3
 80107c2:	3708      	adds	r7, #8
 80107c4:	46bd      	mov	sp, r7
 80107c6:	bd80      	pop	{r7, pc}

080107c8 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80107c8:	b480      	push	{r7}
 80107ca:	b083      	sub	sp, #12
 80107cc:	af00      	add	r7, sp, #0
 80107ce:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	681b      	ldr	r3, [r3, #0]
 80107d4:	f003 0303 	and.w	r3, r3, #3
}
 80107d8:	4618      	mov	r0, r3
 80107da:	370c      	adds	r7, #12
 80107dc:	46bd      	mov	sp, r7
 80107de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107e2:	4770      	bx	lr

080107e4 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80107e4:	b480      	push	{r7}
 80107e6:	b085      	sub	sp, #20
 80107e8:	af00      	add	r7, sp, #0
 80107ea:	6078      	str	r0, [r7, #4]
 80107ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80107ee:	2300      	movs	r3, #0
 80107f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80107f2:	683b      	ldr	r3, [r7, #0]
 80107f4:	681a      	ldr	r2, [r3, #0]
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80107fa:	683b      	ldr	r3, [r7, #0]
 80107fc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80107fe:	683b      	ldr	r3, [r7, #0]
 8010800:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010802:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8010804:	683b      	ldr	r3, [r7, #0]
 8010806:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8010808:	431a      	orrs	r2, r3
                       Command->CPSM);
 801080a:	683b      	ldr	r3, [r7, #0]
 801080c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 801080e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010810:	68fa      	ldr	r2, [r7, #12]
 8010812:	4313      	orrs	r3, r2
 8010814:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	68db      	ldr	r3, [r3, #12]
 801081a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801081e:	f023 030f 	bic.w	r3, r3, #15
 8010822:	68fa      	ldr	r2, [r7, #12]
 8010824:	431a      	orrs	r2, r3
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 801082a:	2300      	movs	r3, #0
}
 801082c:	4618      	mov	r0, r3
 801082e:	3714      	adds	r7, #20
 8010830:	46bd      	mov	sp, r7
 8010832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010836:	4770      	bx	lr

08010838 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8010838:	b480      	push	{r7}
 801083a:	b083      	sub	sp, #12
 801083c:	af00      	add	r7, sp, #0
 801083e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	691b      	ldr	r3, [r3, #16]
 8010844:	b2db      	uxtb	r3, r3
}
 8010846:	4618      	mov	r0, r3
 8010848:	370c      	adds	r7, #12
 801084a:	46bd      	mov	sp, r7
 801084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010850:	4770      	bx	lr

08010852 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8010852:	b480      	push	{r7}
 8010854:	b085      	sub	sp, #20
 8010856:	af00      	add	r7, sp, #0
 8010858:	6078      	str	r0, [r7, #4]
 801085a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	3314      	adds	r3, #20
 8010860:	461a      	mov	r2, r3
 8010862:	683b      	ldr	r3, [r7, #0]
 8010864:	4413      	add	r3, r2
 8010866:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	681b      	ldr	r3, [r3, #0]
}  
 801086c:	4618      	mov	r0, r3
 801086e:	3714      	adds	r7, #20
 8010870:	46bd      	mov	sp, r7
 8010872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010876:	4770      	bx	lr

08010878 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8010878:	b480      	push	{r7}
 801087a:	b085      	sub	sp, #20
 801087c:	af00      	add	r7, sp, #0
 801087e:	6078      	str	r0, [r7, #4]
 8010880:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010882:	2300      	movs	r3, #0
 8010884:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8010886:	683b      	ldr	r3, [r7, #0]
 8010888:	681a      	ldr	r2, [r3, #0]
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 801088e:	683b      	ldr	r3, [r7, #0]
 8010890:	685a      	ldr	r2, [r3, #4]
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010896:	683b      	ldr	r3, [r7, #0]
 8010898:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 801089a:	683b      	ldr	r3, [r7, #0]
 801089c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801089e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80108a0:	683b      	ldr	r3, [r7, #0]
 80108a2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80108a4:	431a      	orrs	r2, r3
                       Data->DPSM);
 80108a6:	683b      	ldr	r3, [r7, #0]
 80108a8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80108aa:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80108ac:	68fa      	ldr	r2, [r7, #12]
 80108ae:	4313      	orrs	r3, r2
 80108b0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108b6:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80108ba:	68fb      	ldr	r3, [r7, #12]
 80108bc:	431a      	orrs	r2, r3
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80108c2:	2300      	movs	r3, #0

}
 80108c4:	4618      	mov	r0, r3
 80108c6:	3714      	adds	r7, #20
 80108c8:	46bd      	mov	sp, r7
 80108ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ce:	4770      	bx	lr

080108d0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80108d0:	b580      	push	{r7, lr}
 80108d2:	b088      	sub	sp, #32
 80108d4:	af00      	add	r7, sp, #0
 80108d6:	6078      	str	r0, [r7, #4]
 80108d8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80108da:	683b      	ldr	r3, [r7, #0]
 80108dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80108de:	2310      	movs	r3, #16
 80108e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80108e2:	2340      	movs	r3, #64	; 0x40
 80108e4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80108e6:	2300      	movs	r3, #0
 80108e8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80108ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80108ee:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80108f0:	f107 0308 	add.w	r3, r7, #8
 80108f4:	4619      	mov	r1, r3
 80108f6:	6878      	ldr	r0, [r7, #4]
 80108f8:	f7ff ff74 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80108fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8010900:	2110      	movs	r1, #16
 8010902:	6878      	ldr	r0, [r7, #4]
 8010904:	f000 fa40 	bl	8010d88 <SDMMC_GetCmdResp1>
 8010908:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801090a:	69fb      	ldr	r3, [r7, #28]
}
 801090c:	4618      	mov	r0, r3
 801090e:	3720      	adds	r7, #32
 8010910:	46bd      	mov	sp, r7
 8010912:	bd80      	pop	{r7, pc}

08010914 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8010914:	b580      	push	{r7, lr}
 8010916:	b088      	sub	sp, #32
 8010918:	af00      	add	r7, sp, #0
 801091a:	6078      	str	r0, [r7, #4]
 801091c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801091e:	683b      	ldr	r3, [r7, #0]
 8010920:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010922:	2311      	movs	r3, #17
 8010924:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010926:	2340      	movs	r3, #64	; 0x40
 8010928:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801092a:	2300      	movs	r3, #0
 801092c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801092e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010932:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010934:	f107 0308 	add.w	r3, r7, #8
 8010938:	4619      	mov	r1, r3
 801093a:	6878      	ldr	r0, [r7, #4]
 801093c:	f7ff ff52 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8010940:	f241 3288 	movw	r2, #5000	; 0x1388
 8010944:	2111      	movs	r1, #17
 8010946:	6878      	ldr	r0, [r7, #4]
 8010948:	f000 fa1e 	bl	8010d88 <SDMMC_GetCmdResp1>
 801094c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801094e:	69fb      	ldr	r3, [r7, #28]
}
 8010950:	4618      	mov	r0, r3
 8010952:	3720      	adds	r7, #32
 8010954:	46bd      	mov	sp, r7
 8010956:	bd80      	pop	{r7, pc}

08010958 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8010958:	b580      	push	{r7, lr}
 801095a:	b088      	sub	sp, #32
 801095c:	af00      	add	r7, sp, #0
 801095e:	6078      	str	r0, [r7, #4]
 8010960:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010962:	683b      	ldr	r3, [r7, #0]
 8010964:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8010966:	2312      	movs	r3, #18
 8010968:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801096a:	2340      	movs	r3, #64	; 0x40
 801096c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801096e:	2300      	movs	r3, #0
 8010970:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010972:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010976:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010978:	f107 0308 	add.w	r3, r7, #8
 801097c:	4619      	mov	r1, r3
 801097e:	6878      	ldr	r0, [r7, #4]
 8010980:	f7ff ff30 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8010984:	f241 3288 	movw	r2, #5000	; 0x1388
 8010988:	2112      	movs	r1, #18
 801098a:	6878      	ldr	r0, [r7, #4]
 801098c:	f000 f9fc 	bl	8010d88 <SDMMC_GetCmdResp1>
 8010990:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010992:	69fb      	ldr	r3, [r7, #28]
}
 8010994:	4618      	mov	r0, r3
 8010996:	3720      	adds	r7, #32
 8010998:	46bd      	mov	sp, r7
 801099a:	bd80      	pop	{r7, pc}

0801099c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 801099c:	b580      	push	{r7, lr}
 801099e:	b088      	sub	sp, #32
 80109a0:	af00      	add	r7, sp, #0
 80109a2:	6078      	str	r0, [r7, #4]
 80109a4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80109a6:	683b      	ldr	r3, [r7, #0]
 80109a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80109aa:	2318      	movs	r3, #24
 80109ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80109ae:	2340      	movs	r3, #64	; 0x40
 80109b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80109b2:	2300      	movs	r3, #0
 80109b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80109b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80109ba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80109bc:	f107 0308 	add.w	r3, r7, #8
 80109c0:	4619      	mov	r1, r3
 80109c2:	6878      	ldr	r0, [r7, #4]
 80109c4:	f7ff ff0e 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80109c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80109cc:	2118      	movs	r1, #24
 80109ce:	6878      	ldr	r0, [r7, #4]
 80109d0:	f000 f9da 	bl	8010d88 <SDMMC_GetCmdResp1>
 80109d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80109d6:	69fb      	ldr	r3, [r7, #28]
}
 80109d8:	4618      	mov	r0, r3
 80109da:	3720      	adds	r7, #32
 80109dc:	46bd      	mov	sp, r7
 80109de:	bd80      	pop	{r7, pc}

080109e0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80109e0:	b580      	push	{r7, lr}
 80109e2:	b088      	sub	sp, #32
 80109e4:	af00      	add	r7, sp, #0
 80109e6:	6078      	str	r0, [r7, #4]
 80109e8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80109ea:	683b      	ldr	r3, [r7, #0]
 80109ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80109ee:	2319      	movs	r3, #25
 80109f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80109f2:	2340      	movs	r3, #64	; 0x40
 80109f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80109f6:	2300      	movs	r3, #0
 80109f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80109fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80109fe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010a00:	f107 0308 	add.w	r3, r7, #8
 8010a04:	4619      	mov	r1, r3
 8010a06:	6878      	ldr	r0, [r7, #4]
 8010a08:	f7ff feec 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8010a0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010a10:	2119      	movs	r1, #25
 8010a12:	6878      	ldr	r0, [r7, #4]
 8010a14:	f000 f9b8 	bl	8010d88 <SDMMC_GetCmdResp1>
 8010a18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010a1a:	69fb      	ldr	r3, [r7, #28]
}
 8010a1c:	4618      	mov	r0, r3
 8010a1e:	3720      	adds	r7, #32
 8010a20:	46bd      	mov	sp, r7
 8010a22:	bd80      	pop	{r7, pc}

08010a24 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8010a24:	b580      	push	{r7, lr}
 8010a26:	b088      	sub	sp, #32
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8010a2c:	2300      	movs	r3, #0
 8010a2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8010a30:	230c      	movs	r3, #12
 8010a32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010a34:	2340      	movs	r3, #64	; 0x40
 8010a36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010a38:	2300      	movs	r3, #0
 8010a3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010a3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010a40:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010a42:	f107 0308 	add.w	r3, r7, #8
 8010a46:	4619      	mov	r1, r3
 8010a48:	6878      	ldr	r0, [r7, #4]
 8010a4a:	f7ff fecb 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8010a4e:	4a05      	ldr	r2, [pc, #20]	; (8010a64 <SDMMC_CmdStopTransfer+0x40>)
 8010a50:	210c      	movs	r1, #12
 8010a52:	6878      	ldr	r0, [r7, #4]
 8010a54:	f000 f998 	bl	8010d88 <SDMMC_GetCmdResp1>
 8010a58:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010a5a:	69fb      	ldr	r3, [r7, #28]
}
 8010a5c:	4618      	mov	r0, r3
 8010a5e:	3720      	adds	r7, #32
 8010a60:	46bd      	mov	sp, r7
 8010a62:	bd80      	pop	{r7, pc}
 8010a64:	05f5e100 	.word	0x05f5e100

08010a68 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8010a68:	b580      	push	{r7, lr}
 8010a6a:	b08a      	sub	sp, #40	; 0x28
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	60f8      	str	r0, [r7, #12]
 8010a70:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8010a74:	683b      	ldr	r3, [r7, #0]
 8010a76:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8010a78:	2307      	movs	r3, #7
 8010a7a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010a7c:	2340      	movs	r3, #64	; 0x40
 8010a7e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010a80:	2300      	movs	r3, #0
 8010a82:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010a84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010a88:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010a8a:	f107 0310 	add.w	r3, r7, #16
 8010a8e:	4619      	mov	r1, r3
 8010a90:	68f8      	ldr	r0, [r7, #12]
 8010a92:	f7ff fea7 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8010a96:	f241 3288 	movw	r2, #5000	; 0x1388
 8010a9a:	2107      	movs	r1, #7
 8010a9c:	68f8      	ldr	r0, [r7, #12]
 8010a9e:	f000 f973 	bl	8010d88 <SDMMC_GetCmdResp1>
 8010aa2:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8010aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010aa6:	4618      	mov	r0, r3
 8010aa8:	3728      	adds	r7, #40	; 0x28
 8010aaa:	46bd      	mov	sp, r7
 8010aac:	bd80      	pop	{r7, pc}

08010aae <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8010aae:	b580      	push	{r7, lr}
 8010ab0:	b088      	sub	sp, #32
 8010ab2:	af00      	add	r7, sp, #0
 8010ab4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8010ab6:	2300      	movs	r3, #0
 8010ab8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8010aba:	2300      	movs	r3, #0
 8010abc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8010abe:	2300      	movs	r3, #0
 8010ac0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010ac6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010aca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010acc:	f107 0308 	add.w	r3, r7, #8
 8010ad0:	4619      	mov	r1, r3
 8010ad2:	6878      	ldr	r0, [r7, #4]
 8010ad4:	f7ff fe86 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8010ad8:	6878      	ldr	r0, [r7, #4]
 8010ada:	f000 f92d 	bl	8010d38 <SDMMC_GetCmdError>
 8010ade:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ae0:	69fb      	ldr	r3, [r7, #28]
}
 8010ae2:	4618      	mov	r0, r3
 8010ae4:	3720      	adds	r7, #32
 8010ae6:	46bd      	mov	sp, r7
 8010ae8:	bd80      	pop	{r7, pc}

08010aea <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8010aea:	b580      	push	{r7, lr}
 8010aec:	b088      	sub	sp, #32
 8010aee:	af00      	add	r7, sp, #0
 8010af0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010af2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8010af6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010af8:	2308      	movs	r3, #8
 8010afa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010afc:	2340      	movs	r3, #64	; 0x40
 8010afe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010b00:	2300      	movs	r3, #0
 8010b02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010b04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010b08:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010b0a:	f107 0308 	add.w	r3, r7, #8
 8010b0e:	4619      	mov	r1, r3
 8010b10:	6878      	ldr	r0, [r7, #4]
 8010b12:	f7ff fe67 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8010b16:	6878      	ldr	r0, [r7, #4]
 8010b18:	f000 fb16 	bl	8011148 <SDMMC_GetCmdResp7>
 8010b1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b1e:	69fb      	ldr	r3, [r7, #28]
}
 8010b20:	4618      	mov	r0, r3
 8010b22:	3720      	adds	r7, #32
 8010b24:	46bd      	mov	sp, r7
 8010b26:	bd80      	pop	{r7, pc}

08010b28 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010b28:	b580      	push	{r7, lr}
 8010b2a:	b088      	sub	sp, #32
 8010b2c:	af00      	add	r7, sp, #0
 8010b2e:	6078      	str	r0, [r7, #4]
 8010b30:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8010b32:	683b      	ldr	r3, [r7, #0]
 8010b34:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8010b36:	2337      	movs	r3, #55	; 0x37
 8010b38:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010b3a:	2340      	movs	r3, #64	; 0x40
 8010b3c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010b3e:	2300      	movs	r3, #0
 8010b40:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010b42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010b46:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010b48:	f107 0308 	add.w	r3, r7, #8
 8010b4c:	4619      	mov	r1, r3
 8010b4e:	6878      	ldr	r0, [r7, #4]
 8010b50:	f7ff fe48 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8010b54:	f241 3288 	movw	r2, #5000	; 0x1388
 8010b58:	2137      	movs	r1, #55	; 0x37
 8010b5a:	6878      	ldr	r0, [r7, #4]
 8010b5c:	f000 f914 	bl	8010d88 <SDMMC_GetCmdResp1>
 8010b60:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b62:	69fb      	ldr	r3, [r7, #28]
}
 8010b64:	4618      	mov	r0, r3
 8010b66:	3720      	adds	r7, #32
 8010b68:	46bd      	mov	sp, r7
 8010b6a:	bd80      	pop	{r7, pc}

08010b6c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010b6c:	b580      	push	{r7, lr}
 8010b6e:	b088      	sub	sp, #32
 8010b70:	af00      	add	r7, sp, #0
 8010b72:	6078      	str	r0, [r7, #4]
 8010b74:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8010b76:	683b      	ldr	r3, [r7, #0]
 8010b78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010b7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010b80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010b82:	2329      	movs	r3, #41	; 0x29
 8010b84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010b86:	2340      	movs	r3, #64	; 0x40
 8010b88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010b8a:	2300      	movs	r3, #0
 8010b8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010b8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010b92:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010b94:	f107 0308 	add.w	r3, r7, #8
 8010b98:	4619      	mov	r1, r3
 8010b9a:	6878      	ldr	r0, [r7, #4]
 8010b9c:	f7ff fe22 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8010ba0:	6878      	ldr	r0, [r7, #4]
 8010ba2:	f000 fa23 	bl	8010fec <SDMMC_GetCmdResp3>
 8010ba6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ba8:	69fb      	ldr	r3, [r7, #28]
}
 8010baa:	4618      	mov	r0, r3
 8010bac:	3720      	adds	r7, #32
 8010bae:	46bd      	mov	sp, r7
 8010bb0:	bd80      	pop	{r7, pc}

08010bb2 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8010bb2:	b580      	push	{r7, lr}
 8010bb4:	b088      	sub	sp, #32
 8010bb6:	af00      	add	r7, sp, #0
 8010bb8:	6078      	str	r0, [r7, #4]
 8010bba:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8010bbc:	683b      	ldr	r3, [r7, #0]
 8010bbe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010bc0:	2306      	movs	r3, #6
 8010bc2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010bc4:	2340      	movs	r3, #64	; 0x40
 8010bc6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010bc8:	2300      	movs	r3, #0
 8010bca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010bcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010bd0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010bd2:	f107 0308 	add.w	r3, r7, #8
 8010bd6:	4619      	mov	r1, r3
 8010bd8:	6878      	ldr	r0, [r7, #4]
 8010bda:	f7ff fe03 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8010bde:	f241 3288 	movw	r2, #5000	; 0x1388
 8010be2:	2106      	movs	r1, #6
 8010be4:	6878      	ldr	r0, [r7, #4]
 8010be6:	f000 f8cf 	bl	8010d88 <SDMMC_GetCmdResp1>
 8010bea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010bec:	69fb      	ldr	r3, [r7, #28]
}
 8010bee:	4618      	mov	r0, r3
 8010bf0:	3720      	adds	r7, #32
 8010bf2:	46bd      	mov	sp, r7
 8010bf4:	bd80      	pop	{r7, pc}

08010bf6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8010bf6:	b580      	push	{r7, lr}
 8010bf8:	b088      	sub	sp, #32
 8010bfa:	af00      	add	r7, sp, #0
 8010bfc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8010bfe:	2300      	movs	r3, #0
 8010c00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010c02:	2333      	movs	r3, #51	; 0x33
 8010c04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010c06:	2340      	movs	r3, #64	; 0x40
 8010c08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010c0a:	2300      	movs	r3, #0
 8010c0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010c0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010c12:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010c14:	f107 0308 	add.w	r3, r7, #8
 8010c18:	4619      	mov	r1, r3
 8010c1a:	6878      	ldr	r0, [r7, #4]
 8010c1c:	f7ff fde2 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8010c20:	f241 3288 	movw	r2, #5000	; 0x1388
 8010c24:	2133      	movs	r1, #51	; 0x33
 8010c26:	6878      	ldr	r0, [r7, #4]
 8010c28:	f000 f8ae 	bl	8010d88 <SDMMC_GetCmdResp1>
 8010c2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c2e:	69fb      	ldr	r3, [r7, #28]
}
 8010c30:	4618      	mov	r0, r3
 8010c32:	3720      	adds	r7, #32
 8010c34:	46bd      	mov	sp, r7
 8010c36:	bd80      	pop	{r7, pc}

08010c38 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8010c38:	b580      	push	{r7, lr}
 8010c3a:	b088      	sub	sp, #32
 8010c3c:	af00      	add	r7, sp, #0
 8010c3e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010c40:	2300      	movs	r3, #0
 8010c42:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8010c44:	2302      	movs	r3, #2
 8010c46:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8010c48:	23c0      	movs	r3, #192	; 0xc0
 8010c4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010c4c:	2300      	movs	r3, #0
 8010c4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010c50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010c54:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010c56:	f107 0308 	add.w	r3, r7, #8
 8010c5a:	4619      	mov	r1, r3
 8010c5c:	6878      	ldr	r0, [r7, #4]
 8010c5e:	f7ff fdc1 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8010c62:	6878      	ldr	r0, [r7, #4]
 8010c64:	f000 f97c 	bl	8010f60 <SDMMC_GetCmdResp2>
 8010c68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c6a:	69fb      	ldr	r3, [r7, #28]
}
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	3720      	adds	r7, #32
 8010c70:	46bd      	mov	sp, r7
 8010c72:	bd80      	pop	{r7, pc}

08010c74 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010c74:	b580      	push	{r7, lr}
 8010c76:	b088      	sub	sp, #32
 8010c78:	af00      	add	r7, sp, #0
 8010c7a:	6078      	str	r0, [r7, #4]
 8010c7c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8010c7e:	683b      	ldr	r3, [r7, #0]
 8010c80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010c82:	2309      	movs	r3, #9
 8010c84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8010c86:	23c0      	movs	r3, #192	; 0xc0
 8010c88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010c8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010c92:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010c94:	f107 0308 	add.w	r3, r7, #8
 8010c98:	4619      	mov	r1, r3
 8010c9a:	6878      	ldr	r0, [r7, #4]
 8010c9c:	f7ff fda2 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8010ca0:	6878      	ldr	r0, [r7, #4]
 8010ca2:	f000 f95d 	bl	8010f60 <SDMMC_GetCmdResp2>
 8010ca6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ca8:	69fb      	ldr	r3, [r7, #28]
}
 8010caa:	4618      	mov	r0, r3
 8010cac:	3720      	adds	r7, #32
 8010cae:	46bd      	mov	sp, r7
 8010cb0:	bd80      	pop	{r7, pc}

08010cb2 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8010cb2:	b580      	push	{r7, lr}
 8010cb4:	b088      	sub	sp, #32
 8010cb6:	af00      	add	r7, sp, #0
 8010cb8:	6078      	str	r0, [r7, #4]
 8010cba:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8010cbc:	2300      	movs	r3, #0
 8010cbe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010cc0:	2303      	movs	r3, #3
 8010cc2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010cc4:	2340      	movs	r3, #64	; 0x40
 8010cc6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010cc8:	2300      	movs	r3, #0
 8010cca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010ccc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010cd0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010cd2:	f107 0308 	add.w	r3, r7, #8
 8010cd6:	4619      	mov	r1, r3
 8010cd8:	6878      	ldr	r0, [r7, #4]
 8010cda:	f7ff fd83 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8010cde:	683a      	ldr	r2, [r7, #0]
 8010ce0:	2103      	movs	r1, #3
 8010ce2:	6878      	ldr	r0, [r7, #4]
 8010ce4:	f000 f9bc 	bl	8011060 <SDMMC_GetCmdResp6>
 8010ce8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010cea:	69fb      	ldr	r3, [r7, #28]
}
 8010cec:	4618      	mov	r0, r3
 8010cee:	3720      	adds	r7, #32
 8010cf0:	46bd      	mov	sp, r7
 8010cf2:	bd80      	pop	{r7, pc}

08010cf4 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010cf4:	b580      	push	{r7, lr}
 8010cf6:	b088      	sub	sp, #32
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	6078      	str	r0, [r7, #4]
 8010cfc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8010cfe:	683b      	ldr	r3, [r7, #0]
 8010d00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8010d02:	230d      	movs	r3, #13
 8010d04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010d06:	2340      	movs	r3, #64	; 0x40
 8010d08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010d0a:	2300      	movs	r3, #0
 8010d0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010d0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010d12:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010d14:	f107 0308 	add.w	r3, r7, #8
 8010d18:	4619      	mov	r1, r3
 8010d1a:	6878      	ldr	r0, [r7, #4]
 8010d1c:	f7ff fd62 	bl	80107e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8010d20:	f241 3288 	movw	r2, #5000	; 0x1388
 8010d24:	210d      	movs	r1, #13
 8010d26:	6878      	ldr	r0, [r7, #4]
 8010d28:	f000 f82e 	bl	8010d88 <SDMMC_GetCmdResp1>
 8010d2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010d2e:	69fb      	ldr	r3, [r7, #28]
}
 8010d30:	4618      	mov	r0, r3
 8010d32:	3720      	adds	r7, #32
 8010d34:	46bd      	mov	sp, r7
 8010d36:	bd80      	pop	{r7, pc}

08010d38 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8010d38:	b490      	push	{r4, r7}
 8010d3a:	b082      	sub	sp, #8
 8010d3c:	af00      	add	r7, sp, #0
 8010d3e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010d40:	4b0f      	ldr	r3, [pc, #60]	; (8010d80 <SDMMC_GetCmdError+0x48>)
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	4a0f      	ldr	r2, [pc, #60]	; (8010d84 <SDMMC_GetCmdError+0x4c>)
 8010d46:	fba2 2303 	umull	r2, r3, r2, r3
 8010d4a:	0a5b      	lsrs	r3, r3, #9
 8010d4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010d50:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010d54:	4623      	mov	r3, r4
 8010d56:	1e5c      	subs	r4, r3, #1
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d102      	bne.n	8010d62 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010d5c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010d60:	e009      	b.n	8010d76 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010d66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d0f2      	beq.n	8010d54 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	22c5      	movs	r2, #197	; 0xc5
 8010d72:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8010d74:	2300      	movs	r3, #0
}
 8010d76:	4618      	mov	r0, r3
 8010d78:	3708      	adds	r7, #8
 8010d7a:	46bd      	mov	sp, r7
 8010d7c:	bc90      	pop	{r4, r7}
 8010d7e:	4770      	bx	lr
 8010d80:	20000000 	.word	0x20000000
 8010d84:	10624dd3 	.word	0x10624dd3

08010d88 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8010d88:	b590      	push	{r4, r7, lr}
 8010d8a:	b087      	sub	sp, #28
 8010d8c:	af00      	add	r7, sp, #0
 8010d8e:	60f8      	str	r0, [r7, #12]
 8010d90:	460b      	mov	r3, r1
 8010d92:	607a      	str	r2, [r7, #4]
 8010d94:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8010d96:	4b6f      	ldr	r3, [pc, #444]	; (8010f54 <SDMMC_GetCmdResp1+0x1cc>)
 8010d98:	681b      	ldr	r3, [r3, #0]
 8010d9a:	4a6f      	ldr	r2, [pc, #444]	; (8010f58 <SDMMC_GetCmdResp1+0x1d0>)
 8010d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8010da0:	0a5b      	lsrs	r3, r3, #9
 8010da2:	687a      	ldr	r2, [r7, #4]
 8010da4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010da8:	4623      	mov	r3, r4
 8010daa:	1e5c      	subs	r4, r3, #1
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d102      	bne.n	8010db6 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010db0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010db4:	e0c9      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8010db6:	68fb      	ldr	r3, [r7, #12]
 8010db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010dba:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010dbc:	697b      	ldr	r3, [r7, #20]
 8010dbe:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d0f0      	beq.n	8010da8 <SDMMC_GetCmdResp1+0x20>
 8010dc6:	697b      	ldr	r3, [r7, #20]
 8010dc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d1eb      	bne.n	8010da8 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010dd0:	68fb      	ldr	r3, [r7, #12]
 8010dd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010dd4:	f003 0304 	and.w	r3, r3, #4
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d004      	beq.n	8010de6 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	2204      	movs	r2, #4
 8010de0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010de2:	2304      	movs	r3, #4
 8010de4:	e0b1      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010dea:	f003 0301 	and.w	r3, r3, #1
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d004      	beq.n	8010dfc <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010df2:	68fb      	ldr	r3, [r7, #12]
 8010df4:	2201      	movs	r2, #1
 8010df6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010df8:	2301      	movs	r3, #1
 8010dfa:	e0a6      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010dfc:	68fb      	ldr	r3, [r7, #12]
 8010dfe:	22c5      	movs	r2, #197	; 0xc5
 8010e00:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8010e02:	68f8      	ldr	r0, [r7, #12]
 8010e04:	f7ff fd18 	bl	8010838 <SDIO_GetCommandResponse>
 8010e08:	4603      	mov	r3, r0
 8010e0a:	461a      	mov	r2, r3
 8010e0c:	7afb      	ldrb	r3, [r7, #11]
 8010e0e:	4293      	cmp	r3, r2
 8010e10:	d001      	beq.n	8010e16 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010e12:	2301      	movs	r3, #1
 8010e14:	e099      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8010e16:	2100      	movs	r1, #0
 8010e18:	68f8      	ldr	r0, [r7, #12]
 8010e1a:	f7ff fd1a 	bl	8010852 <SDIO_GetResponse>
 8010e1e:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010e20:	693a      	ldr	r2, [r7, #16]
 8010e22:	4b4e      	ldr	r3, [pc, #312]	; (8010f5c <SDMMC_GetCmdResp1+0x1d4>)
 8010e24:	4013      	ands	r3, r2
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d101      	bne.n	8010e2e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8010e2a:	2300      	movs	r3, #0
 8010e2c:	e08d      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8010e2e:	693b      	ldr	r3, [r7, #16]
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	da02      	bge.n	8010e3a <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010e34:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8010e38:	e087      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8010e3a:	693b      	ldr	r3, [r7, #16]
 8010e3c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d001      	beq.n	8010e48 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010e44:	2340      	movs	r3, #64	; 0x40
 8010e46:	e080      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010e48:	693b      	ldr	r3, [r7, #16]
 8010e4a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d001      	beq.n	8010e56 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010e52:	2380      	movs	r3, #128	; 0x80
 8010e54:	e079      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010e56:	693b      	ldr	r3, [r7, #16]
 8010e58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d002      	beq.n	8010e66 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010e60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010e64:	e071      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010e66:	693b      	ldr	r3, [r7, #16]
 8010e68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d002      	beq.n	8010e76 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010e70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010e74:	e069      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8010e76:	693b      	ldr	r3, [r7, #16]
 8010e78:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d002      	beq.n	8010e86 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8010e80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010e84:	e061      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8010e86:	693b      	ldr	r3, [r7, #16]
 8010e88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	d002      	beq.n	8010e96 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8010e90:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010e94:	e059      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8010e96:	693b      	ldr	r3, [r7, #16]
 8010e98:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d002      	beq.n	8010ea6 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010ea0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010ea4:	e051      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8010ea6:	693b      	ldr	r3, [r7, #16]
 8010ea8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d002      	beq.n	8010eb6 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010eb0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010eb4:	e049      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8010eb6:	693b      	ldr	r3, [r7, #16]
 8010eb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d002      	beq.n	8010ec6 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8010ec0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8010ec4:	e041      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8010ec6:	693b      	ldr	r3, [r7, #16]
 8010ec8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d002      	beq.n	8010ed6 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8010ed0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010ed4:	e039      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8010ed6:	693b      	ldr	r3, [r7, #16]
 8010ed8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	d002      	beq.n	8010ee6 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010ee0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8010ee4:	e031      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8010ee6:	693b      	ldr	r3, [r7, #16]
 8010ee8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d002      	beq.n	8010ef6 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010ef0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8010ef4:	e029      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8010ef6:	693b      	ldr	r3, [r7, #16]
 8010ef8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d002      	beq.n	8010f06 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8010f00:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8010f04:	e021      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8010f06:	693b      	ldr	r3, [r7, #16]
 8010f08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d002      	beq.n	8010f16 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8010f10:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8010f14:	e019      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8010f16:	693b      	ldr	r3, [r7, #16]
 8010f18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d002      	beq.n	8010f26 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8010f20:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8010f24:	e011      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8010f26:	693b      	ldr	r3, [r7, #16]
 8010f28:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d002      	beq.n	8010f36 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8010f30:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8010f34:	e009      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8010f36:	693b      	ldr	r3, [r7, #16]
 8010f38:	f003 0308 	and.w	r3, r3, #8
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d002      	beq.n	8010f46 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8010f40:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8010f44:	e001      	b.n	8010f4a <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010f46:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8010f4a:	4618      	mov	r0, r3
 8010f4c:	371c      	adds	r7, #28
 8010f4e:	46bd      	mov	sp, r7
 8010f50:	bd90      	pop	{r4, r7, pc}
 8010f52:	bf00      	nop
 8010f54:	20000000 	.word	0x20000000
 8010f58:	10624dd3 	.word	0x10624dd3
 8010f5c:	fdffe008 	.word	0xfdffe008

08010f60 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8010f60:	b490      	push	{r4, r7}
 8010f62:	b084      	sub	sp, #16
 8010f64:	af00      	add	r7, sp, #0
 8010f66:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010f68:	4b1e      	ldr	r3, [pc, #120]	; (8010fe4 <SDMMC_GetCmdResp2+0x84>)
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	4a1e      	ldr	r2, [pc, #120]	; (8010fe8 <SDMMC_GetCmdResp2+0x88>)
 8010f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8010f72:	0a5b      	lsrs	r3, r3, #9
 8010f74:	f241 3288 	movw	r2, #5000	; 0x1388
 8010f78:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010f7c:	4623      	mov	r3, r4
 8010f7e:	1e5c      	subs	r4, r3, #1
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d102      	bne.n	8010f8a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010f84:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010f88:	e026      	b.n	8010fd8 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f8e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d0f0      	beq.n	8010f7c <SDMMC_GetCmdResp2+0x1c>
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d1eb      	bne.n	8010f7c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010fa8:	f003 0304 	and.w	r3, r3, #4
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d004      	beq.n	8010fba <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	2204      	movs	r2, #4
 8010fb4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010fb6:	2304      	movs	r3, #4
 8010fb8:	e00e      	b.n	8010fd8 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010fbe:	f003 0301 	and.w	r3, r3, #1
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d004      	beq.n	8010fd0 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	2201      	movs	r2, #1
 8010fca:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010fcc:	2301      	movs	r3, #1
 8010fce:	e003      	b.n	8010fd8 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	22c5      	movs	r2, #197	; 0xc5
 8010fd4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8010fd6:	2300      	movs	r3, #0
}
 8010fd8:	4618      	mov	r0, r3
 8010fda:	3710      	adds	r7, #16
 8010fdc:	46bd      	mov	sp, r7
 8010fde:	bc90      	pop	{r4, r7}
 8010fe0:	4770      	bx	lr
 8010fe2:	bf00      	nop
 8010fe4:	20000000 	.word	0x20000000
 8010fe8:	10624dd3 	.word	0x10624dd3

08010fec <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8010fec:	b490      	push	{r4, r7}
 8010fee:	b084      	sub	sp, #16
 8010ff0:	af00      	add	r7, sp, #0
 8010ff2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010ff4:	4b18      	ldr	r3, [pc, #96]	; (8011058 <SDMMC_GetCmdResp3+0x6c>)
 8010ff6:	681b      	ldr	r3, [r3, #0]
 8010ff8:	4a18      	ldr	r2, [pc, #96]	; (801105c <SDMMC_GetCmdResp3+0x70>)
 8010ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8010ffe:	0a5b      	lsrs	r3, r3, #9
 8011000:	f241 3288 	movw	r2, #5000	; 0x1388
 8011004:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8011008:	4623      	mov	r3, r4
 801100a:	1e5c      	subs	r4, r3, #1
 801100c:	2b00      	cmp	r3, #0
 801100e:	d102      	bne.n	8011016 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011010:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011014:	e01b      	b.n	801104e <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801101a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8011022:	2b00      	cmp	r3, #0
 8011024:	d0f0      	beq.n	8011008 <SDMMC_GetCmdResp3+0x1c>
 8011026:	68fb      	ldr	r3, [r7, #12]
 8011028:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801102c:	2b00      	cmp	r3, #0
 801102e:	d1eb      	bne.n	8011008 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011034:	f003 0304 	and.w	r3, r3, #4
 8011038:	2b00      	cmp	r3, #0
 801103a:	d004      	beq.n	8011046 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	2204      	movs	r2, #4
 8011040:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011042:	2304      	movs	r3, #4
 8011044:	e003      	b.n	801104e <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	22c5      	movs	r2, #197	; 0xc5
 801104a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 801104c:	2300      	movs	r3, #0
}
 801104e:	4618      	mov	r0, r3
 8011050:	3710      	adds	r7, #16
 8011052:	46bd      	mov	sp, r7
 8011054:	bc90      	pop	{r4, r7}
 8011056:	4770      	bx	lr
 8011058:	20000000 	.word	0x20000000
 801105c:	10624dd3 	.word	0x10624dd3

08011060 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8011060:	b590      	push	{r4, r7, lr}
 8011062:	b087      	sub	sp, #28
 8011064:	af00      	add	r7, sp, #0
 8011066:	60f8      	str	r0, [r7, #12]
 8011068:	460b      	mov	r3, r1
 801106a:	607a      	str	r2, [r7, #4]
 801106c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801106e:	4b34      	ldr	r3, [pc, #208]	; (8011140 <SDMMC_GetCmdResp6+0xe0>)
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	4a34      	ldr	r2, [pc, #208]	; (8011144 <SDMMC_GetCmdResp6+0xe4>)
 8011074:	fba2 2303 	umull	r2, r3, r2, r3
 8011078:	0a5b      	lsrs	r3, r3, #9
 801107a:	f241 3288 	movw	r2, #5000	; 0x1388
 801107e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8011082:	4623      	mov	r3, r4
 8011084:	1e5c      	subs	r4, r3, #1
 8011086:	2b00      	cmp	r3, #0
 8011088:	d102      	bne.n	8011090 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 801108a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801108e:	e052      	b.n	8011136 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011094:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8011096:	697b      	ldr	r3, [r7, #20]
 8011098:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 801109c:	2b00      	cmp	r3, #0
 801109e:	d0f0      	beq.n	8011082 <SDMMC_GetCmdResp6+0x22>
 80110a0:	697b      	ldr	r3, [r7, #20]
 80110a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d1eb      	bne.n	8011082 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80110ae:	f003 0304 	and.w	r3, r3, #4
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d004      	beq.n	80110c0 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	2204      	movs	r2, #4
 80110ba:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80110bc:	2304      	movs	r3, #4
 80110be:	e03a      	b.n	8011136 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80110c4:	f003 0301 	and.w	r3, r3, #1
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d004      	beq.n	80110d6 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	2201      	movs	r2, #1
 80110d0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80110d2:	2301      	movs	r3, #1
 80110d4:	e02f      	b.n	8011136 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80110d6:	68f8      	ldr	r0, [r7, #12]
 80110d8:	f7ff fbae 	bl	8010838 <SDIO_GetCommandResponse>
 80110dc:	4603      	mov	r3, r0
 80110de:	461a      	mov	r2, r3
 80110e0:	7afb      	ldrb	r3, [r7, #11]
 80110e2:	4293      	cmp	r3, r2
 80110e4:	d001      	beq.n	80110ea <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80110e6:	2301      	movs	r3, #1
 80110e8:	e025      	b.n	8011136 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80110ea:	68fb      	ldr	r3, [r7, #12]
 80110ec:	22c5      	movs	r2, #197	; 0xc5
 80110ee:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80110f0:	2100      	movs	r1, #0
 80110f2:	68f8      	ldr	r0, [r7, #12]
 80110f4:	f7ff fbad 	bl	8010852 <SDIO_GetResponse>
 80110f8:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80110fa:	693b      	ldr	r3, [r7, #16]
 80110fc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8011100:	2b00      	cmp	r3, #0
 8011102:	d106      	bne.n	8011112 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8011104:	693b      	ldr	r3, [r7, #16]
 8011106:	0c1b      	lsrs	r3, r3, #16
 8011108:	b29a      	uxth	r2, r3
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 801110e:	2300      	movs	r3, #0
 8011110:	e011      	b.n	8011136 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8011112:	693b      	ldr	r3, [r7, #16]
 8011114:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011118:	2b00      	cmp	r3, #0
 801111a:	d002      	beq.n	8011122 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 801111c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8011120:	e009      	b.n	8011136 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8011122:	693b      	ldr	r3, [r7, #16]
 8011124:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011128:	2b00      	cmp	r3, #0
 801112a:	d002      	beq.n	8011132 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 801112c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011130:	e001      	b.n	8011136 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8011132:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8011136:	4618      	mov	r0, r3
 8011138:	371c      	adds	r7, #28
 801113a:	46bd      	mov	sp, r7
 801113c:	bd90      	pop	{r4, r7, pc}
 801113e:	bf00      	nop
 8011140:	20000000 	.word	0x20000000
 8011144:	10624dd3 	.word	0x10624dd3

08011148 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8011148:	b490      	push	{r4, r7}
 801114a:	b084      	sub	sp, #16
 801114c:	af00      	add	r7, sp, #0
 801114e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011150:	4b21      	ldr	r3, [pc, #132]	; (80111d8 <SDMMC_GetCmdResp7+0x90>)
 8011152:	681b      	ldr	r3, [r3, #0]
 8011154:	4a21      	ldr	r2, [pc, #132]	; (80111dc <SDMMC_GetCmdResp7+0x94>)
 8011156:	fba2 2303 	umull	r2, r3, r2, r3
 801115a:	0a5b      	lsrs	r3, r3, #9
 801115c:	f241 3288 	movw	r2, #5000	; 0x1388
 8011160:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8011164:	4623      	mov	r3, r4
 8011166:	1e5c      	subs	r4, r3, #1
 8011168:	2b00      	cmp	r3, #0
 801116a:	d102      	bne.n	8011172 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 801116c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8011170:	e02c      	b.n	80111cc <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011176:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 801117e:	2b00      	cmp	r3, #0
 8011180:	d0f0      	beq.n	8011164 <SDMMC_GetCmdResp7+0x1c>
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8011188:	2b00      	cmp	r3, #0
 801118a:	d1eb      	bne.n	8011164 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011190:	f003 0304 	and.w	r3, r3, #4
 8011194:	2b00      	cmp	r3, #0
 8011196:	d004      	beq.n	80111a2 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	2204      	movs	r2, #4
 801119c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801119e:	2304      	movs	r3, #4
 80111a0:	e014      	b.n	80111cc <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80111a6:	f003 0301 	and.w	r3, r3, #1
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d004      	beq.n	80111b8 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	2201      	movs	r2, #1
 80111b2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80111b4:	2301      	movs	r3, #1
 80111b6:	e009      	b.n	80111cc <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80111bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d002      	beq.n	80111ca <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	2240      	movs	r2, #64	; 0x40
 80111c8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80111ca:	2300      	movs	r3, #0
  
}
 80111cc:	4618      	mov	r0, r3
 80111ce:	3710      	adds	r7, #16
 80111d0:	46bd      	mov	sp, r7
 80111d2:	bc90      	pop	{r4, r7}
 80111d4:	4770      	bx	lr
 80111d6:	bf00      	nop
 80111d8:	20000000 	.word	0x20000000
 80111dc:	10624dd3 	.word	0x10624dd3

080111e0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80111e0:	b580      	push	{r7, lr}
 80111e2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80111e4:	4904      	ldr	r1, [pc, #16]	; (80111f8 <MX_FATFS_Init+0x18>)
 80111e6:	4805      	ldr	r0, [pc, #20]	; (80111fc <MX_FATFS_Init+0x1c>)
 80111e8:	f003 fb9c 	bl	8014924 <FATFS_LinkDriver>
 80111ec:	4603      	mov	r3, r0
 80111ee:	461a      	mov	r2, r3
 80111f0:	4b03      	ldr	r3, [pc, #12]	; (8011200 <MX_FATFS_Init+0x20>)
 80111f2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80111f4:	bf00      	nop
 80111f6:	bd80      	pop	{r7, pc}
 80111f8:	20047c38 	.word	0x20047c38
 80111fc:	080191e0 	.word	0x080191e0
 8011200:	20047c34 	.word	0x20047c34

08011204 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8011204:	b580      	push	{r7, lr}
 8011206:	b082      	sub	sp, #8
 8011208:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 801120a:	2300      	movs	r3, #0
 801120c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 801120e:	f000 f896 	bl	801133e <BSP_SD_IsDetected>
 8011212:	4603      	mov	r3, r0
 8011214:	2b01      	cmp	r3, #1
 8011216:	d001      	beq.n	801121c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8011218:	2301      	movs	r3, #1
 801121a:	e012      	b.n	8011242 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 801121c:	480b      	ldr	r0, [pc, #44]	; (801124c <BSP_SD_Init+0x48>)
 801121e:	f7fb ffa5 	bl	800d16c <HAL_SD_Init>
 8011222:	4603      	mov	r3, r0
 8011224:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8011226:	79fb      	ldrb	r3, [r7, #7]
 8011228:	2b00      	cmp	r3, #0
 801122a:	d109      	bne.n	8011240 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 801122c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8011230:	4806      	ldr	r0, [pc, #24]	; (801124c <BSP_SD_Init+0x48>)
 8011232:	f7fc fd4f 	bl	800dcd4 <HAL_SD_ConfigWideBusOperation>
 8011236:	4603      	mov	r3, r0
 8011238:	2b00      	cmp	r3, #0
 801123a:	d001      	beq.n	8011240 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 801123c:	2301      	movs	r3, #1
 801123e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8011240:	79fb      	ldrb	r3, [r7, #7]
}
 8011242:	4618      	mov	r0, r3
 8011244:	3708      	adds	r7, #8
 8011246:	46bd      	mov	sp, r7
 8011248:	bd80      	pop	{r7, pc}
 801124a:	bf00      	nop
 801124c:	20047a34 	.word	0x20047a34

08011250 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8011250:	b580      	push	{r7, lr}
 8011252:	b086      	sub	sp, #24
 8011254:	af00      	add	r7, sp, #0
 8011256:	60f8      	str	r0, [r7, #12]
 8011258:	60b9      	str	r1, [r7, #8]
 801125a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 801125c:	2300      	movs	r3, #0
 801125e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	68ba      	ldr	r2, [r7, #8]
 8011264:	68f9      	ldr	r1, [r7, #12]
 8011266:	4806      	ldr	r0, [pc, #24]	; (8011280 <BSP_SD_ReadBlocks_DMA+0x30>)
 8011268:	f7fc f810 	bl	800d28c <HAL_SD_ReadBlocks_DMA>
 801126c:	4603      	mov	r3, r0
 801126e:	2b00      	cmp	r3, #0
 8011270:	d001      	beq.n	8011276 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8011272:	2301      	movs	r3, #1
 8011274:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8011276:	7dfb      	ldrb	r3, [r7, #23]
}
 8011278:	4618      	mov	r0, r3
 801127a:	3718      	adds	r7, #24
 801127c:	46bd      	mov	sp, r7
 801127e:	bd80      	pop	{r7, pc}
 8011280:	20047a34 	.word	0x20047a34

08011284 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8011284:	b580      	push	{r7, lr}
 8011286:	b086      	sub	sp, #24
 8011288:	af00      	add	r7, sp, #0
 801128a:	60f8      	str	r0, [r7, #12]
 801128c:	60b9      	str	r1, [r7, #8]
 801128e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8011290:	2300      	movs	r3, #0
 8011292:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	68ba      	ldr	r2, [r7, #8]
 8011298:	68f9      	ldr	r1, [r7, #12]
 801129a:	4806      	ldr	r0, [pc, #24]	; (80112b4 <BSP_SD_WriteBlocks_DMA+0x30>)
 801129c:	f7fc f8de 	bl	800d45c <HAL_SD_WriteBlocks_DMA>
 80112a0:	4603      	mov	r3, r0
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d001      	beq.n	80112aa <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80112a6:	2301      	movs	r3, #1
 80112a8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80112aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80112ac:	4618      	mov	r0, r3
 80112ae:	3718      	adds	r7, #24
 80112b0:	46bd      	mov	sp, r7
 80112b2:	bd80      	pop	{r7, pc}
 80112b4:	20047a34 	.word	0x20047a34

080112b8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80112b8:	b580      	push	{r7, lr}
 80112ba:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80112bc:	4805      	ldr	r0, [pc, #20]	; (80112d4 <BSP_SD_GetCardState+0x1c>)
 80112be:	f7fc fd85 	bl	800ddcc <HAL_SD_GetCardState>
 80112c2:	4603      	mov	r3, r0
 80112c4:	2b04      	cmp	r3, #4
 80112c6:	bf14      	ite	ne
 80112c8:	2301      	movne	r3, #1
 80112ca:	2300      	moveq	r3, #0
 80112cc:	b2db      	uxtb	r3, r3
}
 80112ce:	4618      	mov	r0, r3
 80112d0:	bd80      	pop	{r7, pc}
 80112d2:	bf00      	nop
 80112d4:	20047a34 	.word	0x20047a34

080112d8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80112d8:	b580      	push	{r7, lr}
 80112da:	b082      	sub	sp, #8
 80112dc:	af00      	add	r7, sp, #0
 80112de:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80112e0:	6879      	ldr	r1, [r7, #4]
 80112e2:	4803      	ldr	r0, [pc, #12]	; (80112f0 <BSP_SD_GetCardInfo+0x18>)
 80112e4:	f7fc fcca 	bl	800dc7c <HAL_SD_GetCardInfo>
}
 80112e8:	bf00      	nop
 80112ea:	3708      	adds	r7, #8
 80112ec:	46bd      	mov	sp, r7
 80112ee:	bd80      	pop	{r7, pc}
 80112f0:	20047a34 	.word	0x20047a34

080112f4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80112f4:	b580      	push	{r7, lr}
 80112f6:	b082      	sub	sp, #8
 80112f8:	af00      	add	r7, sp, #0
 80112fa:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 80112fc:	f000 f818 	bl	8011330 <BSP_SD_AbortCallback>
}
 8011300:	bf00      	nop
 8011302:	3708      	adds	r7, #8
 8011304:	46bd      	mov	sp, r7
 8011306:	bd80      	pop	{r7, pc}

08011308 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8011308:	b580      	push	{r7, lr}
 801130a:	b082      	sub	sp, #8
 801130c:	af00      	add	r7, sp, #0
 801130e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8011310:	f000 f9a8 	bl	8011664 <BSP_SD_WriteCpltCallback>
}
 8011314:	bf00      	nop
 8011316:	3708      	adds	r7, #8
 8011318:	46bd      	mov	sp, r7
 801131a:	bd80      	pop	{r7, pc}

0801131c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 801131c:	b580      	push	{r7, lr}
 801131e:	b082      	sub	sp, #8
 8011320:	af00      	add	r7, sp, #0
 8011322:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8011324:	f000 f9aa 	bl	801167c <BSP_SD_ReadCpltCallback>
}
 8011328:	bf00      	nop
 801132a:	3708      	adds	r7, #8
 801132c:	46bd      	mov	sp, r7
 801132e:	bd80      	pop	{r7, pc}

08011330 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8011330:	b480      	push	{r7}
 8011332:	af00      	add	r7, sp, #0

}
 8011334:	bf00      	nop
 8011336:	46bd      	mov	sp, r7
 8011338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801133c:	4770      	bx	lr

0801133e <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 801133e:	b580      	push	{r7, lr}
 8011340:	b082      	sub	sp, #8
 8011342:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8011344:	2301      	movs	r3, #1
 8011346:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8011348:	f000 f80c 	bl	8011364 <BSP_PlatformIsDetected>
 801134c:	4603      	mov	r3, r0
 801134e:	2b00      	cmp	r3, #0
 8011350:	d101      	bne.n	8011356 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8011352:	2300      	movs	r3, #0
 8011354:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8011356:	79fb      	ldrb	r3, [r7, #7]
 8011358:	b2db      	uxtb	r3, r3
}
 801135a:	4618      	mov	r0, r3
 801135c:	3708      	adds	r7, #8
 801135e:	46bd      	mov	sp, r7
 8011360:	bd80      	pop	{r7, pc}
	...

08011364 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8011364:	b580      	push	{r7, lr}
 8011366:	b082      	sub	sp, #8
 8011368:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 801136a:	2301      	movs	r3, #1
 801136c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 801136e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011372:	4806      	ldr	r0, [pc, #24]	; (801138c <BSP_PlatformIsDetected+0x28>)
 8011374:	f7fa f866 	bl	800b444 <HAL_GPIO_ReadPin>
 8011378:	4603      	mov	r3, r0
 801137a:	2b00      	cmp	r3, #0
 801137c:	d001      	beq.n	8011382 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 801137e:	2300      	movs	r3, #0
 8011380:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8011382:	79fb      	ldrb	r3, [r7, #7]
}
 8011384:	4618      	mov	r0, r3
 8011386:	3708      	adds	r7, #8
 8011388:	46bd      	mov	sp, r7
 801138a:	bd80      	pop	{r7, pc}
 801138c:	40020000 	.word	0x40020000

08011390 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8011390:	b580      	push	{r7, lr}
 8011392:	b084      	sub	sp, #16
 8011394:	af00      	add	r7, sp, #0
 8011396:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8011398:	f7f8 fdca 	bl	8009f30 <HAL_GetTick>
 801139c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 801139e:	e006      	b.n	80113ae <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80113a0:	f7ff ff8a 	bl	80112b8 <BSP_SD_GetCardState>
 80113a4:	4603      	mov	r3, r0
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d101      	bne.n	80113ae <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 80113aa:	2300      	movs	r3, #0
 80113ac:	e009      	b.n	80113c2 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 80113ae:	f7f8 fdbf 	bl	8009f30 <HAL_GetTick>
 80113b2:	4602      	mov	r2, r0
 80113b4:	68fb      	ldr	r3, [r7, #12]
 80113b6:	1ad3      	subs	r3, r2, r3
 80113b8:	687a      	ldr	r2, [r7, #4]
 80113ba:	429a      	cmp	r2, r3
 80113bc:	d8f0      	bhi.n	80113a0 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 80113be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80113c2:	4618      	mov	r0, r3
 80113c4:	3710      	adds	r7, #16
 80113c6:	46bd      	mov	sp, r7
 80113c8:	bd80      	pop	{r7, pc}
	...

080113cc <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80113cc:	b580      	push	{r7, lr}
 80113ce:	b082      	sub	sp, #8
 80113d0:	af00      	add	r7, sp, #0
 80113d2:	4603      	mov	r3, r0
 80113d4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80113d6:	4b0b      	ldr	r3, [pc, #44]	; (8011404 <SD_CheckStatus+0x38>)
 80113d8:	2201      	movs	r2, #1
 80113da:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80113dc:	f7ff ff6c 	bl	80112b8 <BSP_SD_GetCardState>
 80113e0:	4603      	mov	r3, r0
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d107      	bne.n	80113f6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80113e6:	4b07      	ldr	r3, [pc, #28]	; (8011404 <SD_CheckStatus+0x38>)
 80113e8:	781b      	ldrb	r3, [r3, #0]
 80113ea:	b2db      	uxtb	r3, r3
 80113ec:	f023 0301 	bic.w	r3, r3, #1
 80113f0:	b2da      	uxtb	r2, r3
 80113f2:	4b04      	ldr	r3, [pc, #16]	; (8011404 <SD_CheckStatus+0x38>)
 80113f4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80113f6:	4b03      	ldr	r3, [pc, #12]	; (8011404 <SD_CheckStatus+0x38>)
 80113f8:	781b      	ldrb	r3, [r3, #0]
 80113fa:	b2db      	uxtb	r3, r3
}
 80113fc:	4618      	mov	r0, r3
 80113fe:	3708      	adds	r7, #8
 8011400:	46bd      	mov	sp, r7
 8011402:	bd80      	pop	{r7, pc}
 8011404:	20000009 	.word	0x20000009

08011408 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8011408:	b580      	push	{r7, lr}
 801140a:	b082      	sub	sp, #8
 801140c:	af00      	add	r7, sp, #0
 801140e:	4603      	mov	r3, r0
 8011410:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8011412:	f7ff fef7 	bl	8011204 <BSP_SD_Init>
 8011416:	4603      	mov	r3, r0
 8011418:	2b00      	cmp	r3, #0
 801141a:	d107      	bne.n	801142c <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 801141c:	79fb      	ldrb	r3, [r7, #7]
 801141e:	4618      	mov	r0, r3
 8011420:	f7ff ffd4 	bl	80113cc <SD_CheckStatus>
 8011424:	4603      	mov	r3, r0
 8011426:	461a      	mov	r2, r3
 8011428:	4b04      	ldr	r3, [pc, #16]	; (801143c <SD_initialize+0x34>)
 801142a:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 801142c:	4b03      	ldr	r3, [pc, #12]	; (801143c <SD_initialize+0x34>)
 801142e:	781b      	ldrb	r3, [r3, #0]
 8011430:	b2db      	uxtb	r3, r3
}
 8011432:	4618      	mov	r0, r3
 8011434:	3708      	adds	r7, #8
 8011436:	46bd      	mov	sp, r7
 8011438:	bd80      	pop	{r7, pc}
 801143a:	bf00      	nop
 801143c:	20000009 	.word	0x20000009

08011440 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8011440:	b580      	push	{r7, lr}
 8011442:	b082      	sub	sp, #8
 8011444:	af00      	add	r7, sp, #0
 8011446:	4603      	mov	r3, r0
 8011448:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 801144a:	79fb      	ldrb	r3, [r7, #7]
 801144c:	4618      	mov	r0, r3
 801144e:	f7ff ffbd 	bl	80113cc <SD_CheckStatus>
 8011452:	4603      	mov	r3, r0
}
 8011454:	4618      	mov	r0, r3
 8011456:	3708      	adds	r7, #8
 8011458:	46bd      	mov	sp, r7
 801145a:	bd80      	pop	{r7, pc}

0801145c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 801145c:	b580      	push	{r7, lr}
 801145e:	b086      	sub	sp, #24
 8011460:	af00      	add	r7, sp, #0
 8011462:	60b9      	str	r1, [r7, #8]
 8011464:	607a      	str	r2, [r7, #4]
 8011466:	603b      	str	r3, [r7, #0]
 8011468:	4603      	mov	r3, r0
 801146a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 801146c:	2301      	movs	r3, #1
 801146e:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8011470:	f247 5030 	movw	r0, #30000	; 0x7530
 8011474:	f7ff ff8c 	bl	8011390 <SD_CheckStatusWithTimeout>
 8011478:	4603      	mov	r3, r0
 801147a:	2b00      	cmp	r3, #0
 801147c:	da01      	bge.n	8011482 <SD_read+0x26>
  {
    return res;
 801147e:	7dfb      	ldrb	r3, [r7, #23]
 8011480:	e03b      	b.n	80114fa <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8011482:	683a      	ldr	r2, [r7, #0]
 8011484:	6879      	ldr	r1, [r7, #4]
 8011486:	68b8      	ldr	r0, [r7, #8]
 8011488:	f7ff fee2 	bl	8011250 <BSP_SD_ReadBlocks_DMA>
 801148c:	4603      	mov	r3, r0
 801148e:	2b00      	cmp	r3, #0
 8011490:	d132      	bne.n	80114f8 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8011492:	4b1c      	ldr	r3, [pc, #112]	; (8011504 <SD_read+0xa8>)
 8011494:	2200      	movs	r2, #0
 8011496:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8011498:	f7f8 fd4a 	bl	8009f30 <HAL_GetTick>
 801149c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 801149e:	bf00      	nop
 80114a0:	4b18      	ldr	r3, [pc, #96]	; (8011504 <SD_read+0xa8>)
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d108      	bne.n	80114ba <SD_read+0x5e>
 80114a8:	f7f8 fd42 	bl	8009f30 <HAL_GetTick>
 80114ac:	4602      	mov	r2, r0
 80114ae:	693b      	ldr	r3, [r7, #16]
 80114b0:	1ad3      	subs	r3, r2, r3
 80114b2:	f247 522f 	movw	r2, #29999	; 0x752f
 80114b6:	4293      	cmp	r3, r2
 80114b8:	d9f2      	bls.n	80114a0 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 80114ba:	4b12      	ldr	r3, [pc, #72]	; (8011504 <SD_read+0xa8>)
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d102      	bne.n	80114c8 <SD_read+0x6c>
      {
        res = RES_ERROR;
 80114c2:	2301      	movs	r3, #1
 80114c4:	75fb      	strb	r3, [r7, #23]
 80114c6:	e017      	b.n	80114f8 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 80114c8:	4b0e      	ldr	r3, [pc, #56]	; (8011504 <SD_read+0xa8>)
 80114ca:	2200      	movs	r2, #0
 80114cc:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80114ce:	f7f8 fd2f 	bl	8009f30 <HAL_GetTick>
 80114d2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80114d4:	e007      	b.n	80114e6 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80114d6:	f7ff feef 	bl	80112b8 <BSP_SD_GetCardState>
 80114da:	4603      	mov	r3, r0
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d102      	bne.n	80114e6 <SD_read+0x8a>
          {
            res = RES_OK;
 80114e0:	2300      	movs	r3, #0
 80114e2:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 80114e4:	e008      	b.n	80114f8 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80114e6:	f7f8 fd23 	bl	8009f30 <HAL_GetTick>
 80114ea:	4602      	mov	r2, r0
 80114ec:	693b      	ldr	r3, [r7, #16]
 80114ee:	1ad3      	subs	r3, r2, r3
 80114f0:	f247 522f 	movw	r2, #29999	; 0x752f
 80114f4:	4293      	cmp	r3, r2
 80114f6:	d9ee      	bls.n	80114d6 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 80114f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80114fa:	4618      	mov	r0, r3
 80114fc:	3718      	adds	r7, #24
 80114fe:	46bd      	mov	sp, r7
 8011500:	bd80      	pop	{r7, pc}
 8011502:	bf00      	nop
 8011504:	200452d0 	.word	0x200452d0

08011508 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8011508:	b580      	push	{r7, lr}
 801150a:	b086      	sub	sp, #24
 801150c:	af00      	add	r7, sp, #0
 801150e:	60b9      	str	r1, [r7, #8]
 8011510:	607a      	str	r2, [r7, #4]
 8011512:	603b      	str	r3, [r7, #0]
 8011514:	4603      	mov	r3, r0
 8011516:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8011518:	2301      	movs	r3, #1
 801151a:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 801151c:	4b24      	ldr	r3, [pc, #144]	; (80115b0 <SD_write+0xa8>)
 801151e:	2200      	movs	r2, #0
 8011520:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8011522:	f247 5030 	movw	r0, #30000	; 0x7530
 8011526:	f7ff ff33 	bl	8011390 <SD_CheckStatusWithTimeout>
 801152a:	4603      	mov	r3, r0
 801152c:	2b00      	cmp	r3, #0
 801152e:	da01      	bge.n	8011534 <SD_write+0x2c>
  {
    return res;
 8011530:	7dfb      	ldrb	r3, [r7, #23]
 8011532:	e038      	b.n	80115a6 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8011534:	683a      	ldr	r2, [r7, #0]
 8011536:	6879      	ldr	r1, [r7, #4]
 8011538:	68b8      	ldr	r0, [r7, #8]
 801153a:	f7ff fea3 	bl	8011284 <BSP_SD_WriteBlocks_DMA>
 801153e:	4603      	mov	r3, r0
 8011540:	2b00      	cmp	r3, #0
 8011542:	d12f      	bne.n	80115a4 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8011544:	f7f8 fcf4 	bl	8009f30 <HAL_GetTick>
 8011548:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 801154a:	bf00      	nop
 801154c:	4b18      	ldr	r3, [pc, #96]	; (80115b0 <SD_write+0xa8>)
 801154e:	681b      	ldr	r3, [r3, #0]
 8011550:	2b00      	cmp	r3, #0
 8011552:	d108      	bne.n	8011566 <SD_write+0x5e>
 8011554:	f7f8 fcec 	bl	8009f30 <HAL_GetTick>
 8011558:	4602      	mov	r2, r0
 801155a:	693b      	ldr	r3, [r7, #16]
 801155c:	1ad3      	subs	r3, r2, r3
 801155e:	f247 522f 	movw	r2, #29999	; 0x752f
 8011562:	4293      	cmp	r3, r2
 8011564:	d9f2      	bls.n	801154c <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 8011566:	4b12      	ldr	r3, [pc, #72]	; (80115b0 <SD_write+0xa8>)
 8011568:	681b      	ldr	r3, [r3, #0]
 801156a:	2b00      	cmp	r3, #0
 801156c:	d102      	bne.n	8011574 <SD_write+0x6c>
      {
        res = RES_ERROR;
 801156e:	2301      	movs	r3, #1
 8011570:	75fb      	strb	r3, [r7, #23]
 8011572:	e017      	b.n	80115a4 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8011574:	4b0e      	ldr	r3, [pc, #56]	; (80115b0 <SD_write+0xa8>)
 8011576:	2200      	movs	r2, #0
 8011578:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 801157a:	f7f8 fcd9 	bl	8009f30 <HAL_GetTick>
 801157e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011580:	e007      	b.n	8011592 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011582:	f7ff fe99 	bl	80112b8 <BSP_SD_GetCardState>
 8011586:	4603      	mov	r3, r0
 8011588:	2b00      	cmp	r3, #0
 801158a:	d102      	bne.n	8011592 <SD_write+0x8a>
          {
            res = RES_OK;
 801158c:	2300      	movs	r3, #0
 801158e:	75fb      	strb	r3, [r7, #23]
            break;
 8011590:	e008      	b.n	80115a4 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011592:	f7f8 fccd 	bl	8009f30 <HAL_GetTick>
 8011596:	4602      	mov	r2, r0
 8011598:	693b      	ldr	r3, [r7, #16]
 801159a:	1ad3      	subs	r3, r2, r3
 801159c:	f247 522f 	movw	r2, #29999	; 0x752f
 80115a0:	4293      	cmp	r3, r2
 80115a2:	d9ee      	bls.n	8011582 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 80115a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80115a6:	4618      	mov	r0, r3
 80115a8:	3718      	adds	r7, #24
 80115aa:	46bd      	mov	sp, r7
 80115ac:	bd80      	pop	{r7, pc}
 80115ae:	bf00      	nop
 80115b0:	200452cc 	.word	0x200452cc

080115b4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80115b4:	b580      	push	{r7, lr}
 80115b6:	b08c      	sub	sp, #48	; 0x30
 80115b8:	af00      	add	r7, sp, #0
 80115ba:	4603      	mov	r3, r0
 80115bc:	603a      	str	r2, [r7, #0]
 80115be:	71fb      	strb	r3, [r7, #7]
 80115c0:	460b      	mov	r3, r1
 80115c2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80115c4:	2301      	movs	r3, #1
 80115c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80115ca:	4b25      	ldr	r3, [pc, #148]	; (8011660 <SD_ioctl+0xac>)
 80115cc:	781b      	ldrb	r3, [r3, #0]
 80115ce:	b2db      	uxtb	r3, r3
 80115d0:	f003 0301 	and.w	r3, r3, #1
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d001      	beq.n	80115dc <SD_ioctl+0x28>
 80115d8:	2303      	movs	r3, #3
 80115da:	e03c      	b.n	8011656 <SD_ioctl+0xa2>

  switch (cmd)
 80115dc:	79bb      	ldrb	r3, [r7, #6]
 80115de:	2b03      	cmp	r3, #3
 80115e0:	d834      	bhi.n	801164c <SD_ioctl+0x98>
 80115e2:	a201      	add	r2, pc, #4	; (adr r2, 80115e8 <SD_ioctl+0x34>)
 80115e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115e8:	080115f9 	.word	0x080115f9
 80115ec:	08011601 	.word	0x08011601
 80115f0:	08011619 	.word	0x08011619
 80115f4:	08011633 	.word	0x08011633
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80115f8:	2300      	movs	r3, #0
 80115fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80115fe:	e028      	b.n	8011652 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8011600:	f107 030c 	add.w	r3, r7, #12
 8011604:	4618      	mov	r0, r3
 8011606:	f7ff fe67 	bl	80112d8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 801160a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801160c:	683b      	ldr	r3, [r7, #0]
 801160e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8011610:	2300      	movs	r3, #0
 8011612:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8011616:	e01c      	b.n	8011652 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8011618:	f107 030c 	add.w	r3, r7, #12
 801161c:	4618      	mov	r0, r3
 801161e:	f7ff fe5b 	bl	80112d8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8011622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011624:	b29a      	uxth	r2, r3
 8011626:	683b      	ldr	r3, [r7, #0]
 8011628:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 801162a:	2300      	movs	r3, #0
 801162c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8011630:	e00f      	b.n	8011652 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8011632:	f107 030c 	add.w	r3, r7, #12
 8011636:	4618      	mov	r0, r3
 8011638:	f7ff fe4e 	bl	80112d8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 801163c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801163e:	0a5a      	lsrs	r2, r3, #9
 8011640:	683b      	ldr	r3, [r7, #0]
 8011642:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8011644:	2300      	movs	r3, #0
 8011646:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801164a:	e002      	b.n	8011652 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 801164c:	2304      	movs	r3, #4
 801164e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8011652:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8011656:	4618      	mov	r0, r3
 8011658:	3730      	adds	r7, #48	; 0x30
 801165a:	46bd      	mov	sp, r7
 801165c:	bd80      	pop	{r7, pc}
 801165e:	bf00      	nop
 8011660:	20000009 	.word	0x20000009

08011664 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8011664:	b480      	push	{r7}
 8011666:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8011668:	4b03      	ldr	r3, [pc, #12]	; (8011678 <BSP_SD_WriteCpltCallback+0x14>)
 801166a:	2201      	movs	r2, #1
 801166c:	601a      	str	r2, [r3, #0]
}
 801166e:	bf00      	nop
 8011670:	46bd      	mov	sp, r7
 8011672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011676:	4770      	bx	lr
 8011678:	200452cc 	.word	0x200452cc

0801167c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 801167c:	b480      	push	{r7}
 801167e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8011680:	4b03      	ldr	r3, [pc, #12]	; (8011690 <BSP_SD_ReadCpltCallback+0x14>)
 8011682:	2201      	movs	r2, #1
 8011684:	601a      	str	r2, [r3, #0]
}
 8011686:	bf00      	nop
 8011688:	46bd      	mov	sp, r7
 801168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801168e:	4770      	bx	lr
 8011690:	200452d0 	.word	0x200452d0

08011694 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8011694:	b580      	push	{r7, lr}
 8011696:	b084      	sub	sp, #16
 8011698:	af00      	add	r7, sp, #0
 801169a:	4603      	mov	r3, r0
 801169c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801169e:	79fb      	ldrb	r3, [r7, #7]
 80116a0:	4a08      	ldr	r2, [pc, #32]	; (80116c4 <disk_status+0x30>)
 80116a2:	009b      	lsls	r3, r3, #2
 80116a4:	4413      	add	r3, r2
 80116a6:	685b      	ldr	r3, [r3, #4]
 80116a8:	685b      	ldr	r3, [r3, #4]
 80116aa:	79fa      	ldrb	r2, [r7, #7]
 80116ac:	4905      	ldr	r1, [pc, #20]	; (80116c4 <disk_status+0x30>)
 80116ae:	440a      	add	r2, r1
 80116b0:	7a12      	ldrb	r2, [r2, #8]
 80116b2:	4610      	mov	r0, r2
 80116b4:	4798      	blx	r3
 80116b6:	4603      	mov	r3, r0
 80116b8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80116ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80116bc:	4618      	mov	r0, r3
 80116be:	3710      	adds	r7, #16
 80116c0:	46bd      	mov	sp, r7
 80116c2:	bd80      	pop	{r7, pc}
 80116c4:	200452fc 	.word	0x200452fc

080116c8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80116c8:	b580      	push	{r7, lr}
 80116ca:	b084      	sub	sp, #16
 80116cc:	af00      	add	r7, sp, #0
 80116ce:	4603      	mov	r3, r0
 80116d0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80116d2:	2300      	movs	r3, #0
 80116d4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80116d6:	79fb      	ldrb	r3, [r7, #7]
 80116d8:	4a0d      	ldr	r2, [pc, #52]	; (8011710 <disk_initialize+0x48>)
 80116da:	5cd3      	ldrb	r3, [r2, r3]
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d111      	bne.n	8011704 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80116e0:	79fb      	ldrb	r3, [r7, #7]
 80116e2:	4a0b      	ldr	r2, [pc, #44]	; (8011710 <disk_initialize+0x48>)
 80116e4:	2101      	movs	r1, #1
 80116e6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80116e8:	79fb      	ldrb	r3, [r7, #7]
 80116ea:	4a09      	ldr	r2, [pc, #36]	; (8011710 <disk_initialize+0x48>)
 80116ec:	009b      	lsls	r3, r3, #2
 80116ee:	4413      	add	r3, r2
 80116f0:	685b      	ldr	r3, [r3, #4]
 80116f2:	681b      	ldr	r3, [r3, #0]
 80116f4:	79fa      	ldrb	r2, [r7, #7]
 80116f6:	4906      	ldr	r1, [pc, #24]	; (8011710 <disk_initialize+0x48>)
 80116f8:	440a      	add	r2, r1
 80116fa:	7a12      	ldrb	r2, [r2, #8]
 80116fc:	4610      	mov	r0, r2
 80116fe:	4798      	blx	r3
 8011700:	4603      	mov	r3, r0
 8011702:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8011704:	7bfb      	ldrb	r3, [r7, #15]
}
 8011706:	4618      	mov	r0, r3
 8011708:	3710      	adds	r7, #16
 801170a:	46bd      	mov	sp, r7
 801170c:	bd80      	pop	{r7, pc}
 801170e:	bf00      	nop
 8011710:	200452fc 	.word	0x200452fc

08011714 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8011714:	b590      	push	{r4, r7, lr}
 8011716:	b087      	sub	sp, #28
 8011718:	af00      	add	r7, sp, #0
 801171a:	60b9      	str	r1, [r7, #8]
 801171c:	607a      	str	r2, [r7, #4]
 801171e:	603b      	str	r3, [r7, #0]
 8011720:	4603      	mov	r3, r0
 8011722:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8011724:	7bfb      	ldrb	r3, [r7, #15]
 8011726:	4a0a      	ldr	r2, [pc, #40]	; (8011750 <disk_read+0x3c>)
 8011728:	009b      	lsls	r3, r3, #2
 801172a:	4413      	add	r3, r2
 801172c:	685b      	ldr	r3, [r3, #4]
 801172e:	689c      	ldr	r4, [r3, #8]
 8011730:	7bfb      	ldrb	r3, [r7, #15]
 8011732:	4a07      	ldr	r2, [pc, #28]	; (8011750 <disk_read+0x3c>)
 8011734:	4413      	add	r3, r2
 8011736:	7a18      	ldrb	r0, [r3, #8]
 8011738:	683b      	ldr	r3, [r7, #0]
 801173a:	687a      	ldr	r2, [r7, #4]
 801173c:	68b9      	ldr	r1, [r7, #8]
 801173e:	47a0      	blx	r4
 8011740:	4603      	mov	r3, r0
 8011742:	75fb      	strb	r3, [r7, #23]
  return res;
 8011744:	7dfb      	ldrb	r3, [r7, #23]
}
 8011746:	4618      	mov	r0, r3
 8011748:	371c      	adds	r7, #28
 801174a:	46bd      	mov	sp, r7
 801174c:	bd90      	pop	{r4, r7, pc}
 801174e:	bf00      	nop
 8011750:	200452fc 	.word	0x200452fc

08011754 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8011754:	b590      	push	{r4, r7, lr}
 8011756:	b087      	sub	sp, #28
 8011758:	af00      	add	r7, sp, #0
 801175a:	60b9      	str	r1, [r7, #8]
 801175c:	607a      	str	r2, [r7, #4]
 801175e:	603b      	str	r3, [r7, #0]
 8011760:	4603      	mov	r3, r0
 8011762:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8011764:	7bfb      	ldrb	r3, [r7, #15]
 8011766:	4a0a      	ldr	r2, [pc, #40]	; (8011790 <disk_write+0x3c>)
 8011768:	009b      	lsls	r3, r3, #2
 801176a:	4413      	add	r3, r2
 801176c:	685b      	ldr	r3, [r3, #4]
 801176e:	68dc      	ldr	r4, [r3, #12]
 8011770:	7bfb      	ldrb	r3, [r7, #15]
 8011772:	4a07      	ldr	r2, [pc, #28]	; (8011790 <disk_write+0x3c>)
 8011774:	4413      	add	r3, r2
 8011776:	7a18      	ldrb	r0, [r3, #8]
 8011778:	683b      	ldr	r3, [r7, #0]
 801177a:	687a      	ldr	r2, [r7, #4]
 801177c:	68b9      	ldr	r1, [r7, #8]
 801177e:	47a0      	blx	r4
 8011780:	4603      	mov	r3, r0
 8011782:	75fb      	strb	r3, [r7, #23]
  return res;
 8011784:	7dfb      	ldrb	r3, [r7, #23]
}
 8011786:	4618      	mov	r0, r3
 8011788:	371c      	adds	r7, #28
 801178a:	46bd      	mov	sp, r7
 801178c:	bd90      	pop	{r4, r7, pc}
 801178e:	bf00      	nop
 8011790:	200452fc 	.word	0x200452fc

08011794 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8011794:	b580      	push	{r7, lr}
 8011796:	b084      	sub	sp, #16
 8011798:	af00      	add	r7, sp, #0
 801179a:	4603      	mov	r3, r0
 801179c:	603a      	str	r2, [r7, #0]
 801179e:	71fb      	strb	r3, [r7, #7]
 80117a0:	460b      	mov	r3, r1
 80117a2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80117a4:	79fb      	ldrb	r3, [r7, #7]
 80117a6:	4a09      	ldr	r2, [pc, #36]	; (80117cc <disk_ioctl+0x38>)
 80117a8:	009b      	lsls	r3, r3, #2
 80117aa:	4413      	add	r3, r2
 80117ac:	685b      	ldr	r3, [r3, #4]
 80117ae:	691b      	ldr	r3, [r3, #16]
 80117b0:	79fa      	ldrb	r2, [r7, #7]
 80117b2:	4906      	ldr	r1, [pc, #24]	; (80117cc <disk_ioctl+0x38>)
 80117b4:	440a      	add	r2, r1
 80117b6:	7a10      	ldrb	r0, [r2, #8]
 80117b8:	79b9      	ldrb	r1, [r7, #6]
 80117ba:	683a      	ldr	r2, [r7, #0]
 80117bc:	4798      	blx	r3
 80117be:	4603      	mov	r3, r0
 80117c0:	73fb      	strb	r3, [r7, #15]
  return res;
 80117c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80117c4:	4618      	mov	r0, r3
 80117c6:	3710      	adds	r7, #16
 80117c8:	46bd      	mov	sp, r7
 80117ca:	bd80      	pop	{r7, pc}
 80117cc:	200452fc 	.word	0x200452fc

080117d0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80117d0:	b480      	push	{r7}
 80117d2:	b085      	sub	sp, #20
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	3301      	adds	r3, #1
 80117dc:	781b      	ldrb	r3, [r3, #0]
 80117de:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80117e0:	89fb      	ldrh	r3, [r7, #14]
 80117e2:	021b      	lsls	r3, r3, #8
 80117e4:	b21a      	sxth	r2, r3
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	781b      	ldrb	r3, [r3, #0]
 80117ea:	b21b      	sxth	r3, r3
 80117ec:	4313      	orrs	r3, r2
 80117ee:	b21b      	sxth	r3, r3
 80117f0:	81fb      	strh	r3, [r7, #14]
	return rv;
 80117f2:	89fb      	ldrh	r3, [r7, #14]
}
 80117f4:	4618      	mov	r0, r3
 80117f6:	3714      	adds	r7, #20
 80117f8:	46bd      	mov	sp, r7
 80117fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117fe:	4770      	bx	lr

08011800 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8011800:	b480      	push	{r7}
 8011802:	b085      	sub	sp, #20
 8011804:	af00      	add	r7, sp, #0
 8011806:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	3303      	adds	r3, #3
 801180c:	781b      	ldrb	r3, [r3, #0]
 801180e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8011810:	68fb      	ldr	r3, [r7, #12]
 8011812:	021b      	lsls	r3, r3, #8
 8011814:	687a      	ldr	r2, [r7, #4]
 8011816:	3202      	adds	r2, #2
 8011818:	7812      	ldrb	r2, [r2, #0]
 801181a:	4313      	orrs	r3, r2
 801181c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	021b      	lsls	r3, r3, #8
 8011822:	687a      	ldr	r2, [r7, #4]
 8011824:	3201      	adds	r2, #1
 8011826:	7812      	ldrb	r2, [r2, #0]
 8011828:	4313      	orrs	r3, r2
 801182a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801182c:	68fb      	ldr	r3, [r7, #12]
 801182e:	021b      	lsls	r3, r3, #8
 8011830:	687a      	ldr	r2, [r7, #4]
 8011832:	7812      	ldrb	r2, [r2, #0]
 8011834:	4313      	orrs	r3, r2
 8011836:	60fb      	str	r3, [r7, #12]
	return rv;
 8011838:	68fb      	ldr	r3, [r7, #12]
}
 801183a:	4618      	mov	r0, r3
 801183c:	3714      	adds	r7, #20
 801183e:	46bd      	mov	sp, r7
 8011840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011844:	4770      	bx	lr

08011846 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8011846:	b480      	push	{r7}
 8011848:	b083      	sub	sp, #12
 801184a:	af00      	add	r7, sp, #0
 801184c:	6078      	str	r0, [r7, #4]
 801184e:	460b      	mov	r3, r1
 8011850:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	1c5a      	adds	r2, r3, #1
 8011856:	607a      	str	r2, [r7, #4]
 8011858:	887a      	ldrh	r2, [r7, #2]
 801185a:	b2d2      	uxtb	r2, r2
 801185c:	701a      	strb	r2, [r3, #0]
 801185e:	887b      	ldrh	r3, [r7, #2]
 8011860:	0a1b      	lsrs	r3, r3, #8
 8011862:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	1c5a      	adds	r2, r3, #1
 8011868:	607a      	str	r2, [r7, #4]
 801186a:	887a      	ldrh	r2, [r7, #2]
 801186c:	b2d2      	uxtb	r2, r2
 801186e:	701a      	strb	r2, [r3, #0]
}
 8011870:	bf00      	nop
 8011872:	370c      	adds	r7, #12
 8011874:	46bd      	mov	sp, r7
 8011876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801187a:	4770      	bx	lr

0801187c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801187c:	b480      	push	{r7}
 801187e:	b083      	sub	sp, #12
 8011880:	af00      	add	r7, sp, #0
 8011882:	6078      	str	r0, [r7, #4]
 8011884:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	1c5a      	adds	r2, r3, #1
 801188a:	607a      	str	r2, [r7, #4]
 801188c:	683a      	ldr	r2, [r7, #0]
 801188e:	b2d2      	uxtb	r2, r2
 8011890:	701a      	strb	r2, [r3, #0]
 8011892:	683b      	ldr	r3, [r7, #0]
 8011894:	0a1b      	lsrs	r3, r3, #8
 8011896:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	1c5a      	adds	r2, r3, #1
 801189c:	607a      	str	r2, [r7, #4]
 801189e:	683a      	ldr	r2, [r7, #0]
 80118a0:	b2d2      	uxtb	r2, r2
 80118a2:	701a      	strb	r2, [r3, #0]
 80118a4:	683b      	ldr	r3, [r7, #0]
 80118a6:	0a1b      	lsrs	r3, r3, #8
 80118a8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	1c5a      	adds	r2, r3, #1
 80118ae:	607a      	str	r2, [r7, #4]
 80118b0:	683a      	ldr	r2, [r7, #0]
 80118b2:	b2d2      	uxtb	r2, r2
 80118b4:	701a      	strb	r2, [r3, #0]
 80118b6:	683b      	ldr	r3, [r7, #0]
 80118b8:	0a1b      	lsrs	r3, r3, #8
 80118ba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	1c5a      	adds	r2, r3, #1
 80118c0:	607a      	str	r2, [r7, #4]
 80118c2:	683a      	ldr	r2, [r7, #0]
 80118c4:	b2d2      	uxtb	r2, r2
 80118c6:	701a      	strb	r2, [r3, #0]
}
 80118c8:	bf00      	nop
 80118ca:	370c      	adds	r7, #12
 80118cc:	46bd      	mov	sp, r7
 80118ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118d2:	4770      	bx	lr

080118d4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80118d4:	b480      	push	{r7}
 80118d6:	b087      	sub	sp, #28
 80118d8:	af00      	add	r7, sp, #0
 80118da:	60f8      	str	r0, [r7, #12]
 80118dc:	60b9      	str	r1, [r7, #8]
 80118de:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80118e0:	68fb      	ldr	r3, [r7, #12]
 80118e2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80118e4:	68bb      	ldr	r3, [r7, #8]
 80118e6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	d00d      	beq.n	801190a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80118ee:	693a      	ldr	r2, [r7, #16]
 80118f0:	1c53      	adds	r3, r2, #1
 80118f2:	613b      	str	r3, [r7, #16]
 80118f4:	697b      	ldr	r3, [r7, #20]
 80118f6:	1c59      	adds	r1, r3, #1
 80118f8:	6179      	str	r1, [r7, #20]
 80118fa:	7812      	ldrb	r2, [r2, #0]
 80118fc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	3b01      	subs	r3, #1
 8011902:	607b      	str	r3, [r7, #4]
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	2b00      	cmp	r3, #0
 8011908:	d1f1      	bne.n	80118ee <mem_cpy+0x1a>
	}
}
 801190a:	bf00      	nop
 801190c:	371c      	adds	r7, #28
 801190e:	46bd      	mov	sp, r7
 8011910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011914:	4770      	bx	lr

08011916 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8011916:	b480      	push	{r7}
 8011918:	b087      	sub	sp, #28
 801191a:	af00      	add	r7, sp, #0
 801191c:	60f8      	str	r0, [r7, #12]
 801191e:	60b9      	str	r1, [r7, #8]
 8011920:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8011922:	68fb      	ldr	r3, [r7, #12]
 8011924:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8011926:	697b      	ldr	r3, [r7, #20]
 8011928:	1c5a      	adds	r2, r3, #1
 801192a:	617a      	str	r2, [r7, #20]
 801192c:	68ba      	ldr	r2, [r7, #8]
 801192e:	b2d2      	uxtb	r2, r2
 8011930:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	3b01      	subs	r3, #1
 8011936:	607b      	str	r3, [r7, #4]
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	2b00      	cmp	r3, #0
 801193c:	d1f3      	bne.n	8011926 <mem_set+0x10>
}
 801193e:	bf00      	nop
 8011940:	371c      	adds	r7, #28
 8011942:	46bd      	mov	sp, r7
 8011944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011948:	4770      	bx	lr

0801194a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 801194a:	b480      	push	{r7}
 801194c:	b089      	sub	sp, #36	; 0x24
 801194e:	af00      	add	r7, sp, #0
 8011950:	60f8      	str	r0, [r7, #12]
 8011952:	60b9      	str	r1, [r7, #8]
 8011954:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8011956:	68fb      	ldr	r3, [r7, #12]
 8011958:	61fb      	str	r3, [r7, #28]
 801195a:	68bb      	ldr	r3, [r7, #8]
 801195c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 801195e:	2300      	movs	r3, #0
 8011960:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8011962:	69fb      	ldr	r3, [r7, #28]
 8011964:	1c5a      	adds	r2, r3, #1
 8011966:	61fa      	str	r2, [r7, #28]
 8011968:	781b      	ldrb	r3, [r3, #0]
 801196a:	4619      	mov	r1, r3
 801196c:	69bb      	ldr	r3, [r7, #24]
 801196e:	1c5a      	adds	r2, r3, #1
 8011970:	61ba      	str	r2, [r7, #24]
 8011972:	781b      	ldrb	r3, [r3, #0]
 8011974:	1acb      	subs	r3, r1, r3
 8011976:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	3b01      	subs	r3, #1
 801197c:	607b      	str	r3, [r7, #4]
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	2b00      	cmp	r3, #0
 8011982:	d002      	beq.n	801198a <mem_cmp+0x40>
 8011984:	697b      	ldr	r3, [r7, #20]
 8011986:	2b00      	cmp	r3, #0
 8011988:	d0eb      	beq.n	8011962 <mem_cmp+0x18>

	return r;
 801198a:	697b      	ldr	r3, [r7, #20]
}
 801198c:	4618      	mov	r0, r3
 801198e:	3724      	adds	r7, #36	; 0x24
 8011990:	46bd      	mov	sp, r7
 8011992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011996:	4770      	bx	lr

08011998 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8011998:	b480      	push	{r7}
 801199a:	b083      	sub	sp, #12
 801199c:	af00      	add	r7, sp, #0
 801199e:	6078      	str	r0, [r7, #4]
 80119a0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80119a2:	e002      	b.n	80119aa <chk_chr+0x12>
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	3301      	adds	r3, #1
 80119a8:	607b      	str	r3, [r7, #4]
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	781b      	ldrb	r3, [r3, #0]
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d005      	beq.n	80119be <chk_chr+0x26>
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	781b      	ldrb	r3, [r3, #0]
 80119b6:	461a      	mov	r2, r3
 80119b8:	683b      	ldr	r3, [r7, #0]
 80119ba:	4293      	cmp	r3, r2
 80119bc:	d1f2      	bne.n	80119a4 <chk_chr+0xc>
	return *str;
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	781b      	ldrb	r3, [r3, #0]
}
 80119c2:	4618      	mov	r0, r3
 80119c4:	370c      	adds	r7, #12
 80119c6:	46bd      	mov	sp, r7
 80119c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119cc:	4770      	bx	lr
	...

080119d0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80119d0:	b480      	push	{r7}
 80119d2:	b085      	sub	sp, #20
 80119d4:	af00      	add	r7, sp, #0
 80119d6:	6078      	str	r0, [r7, #4]
 80119d8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80119da:	2300      	movs	r3, #0
 80119dc:	60bb      	str	r3, [r7, #8]
 80119de:	68bb      	ldr	r3, [r7, #8]
 80119e0:	60fb      	str	r3, [r7, #12]
 80119e2:	e029      	b.n	8011a38 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80119e4:	4a27      	ldr	r2, [pc, #156]	; (8011a84 <chk_lock+0xb4>)
 80119e6:	68fb      	ldr	r3, [r7, #12]
 80119e8:	011b      	lsls	r3, r3, #4
 80119ea:	4413      	add	r3, r2
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d01d      	beq.n	8011a2e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80119f2:	4a24      	ldr	r2, [pc, #144]	; (8011a84 <chk_lock+0xb4>)
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	011b      	lsls	r3, r3, #4
 80119f8:	4413      	add	r3, r2
 80119fa:	681a      	ldr	r2, [r3, #0]
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	429a      	cmp	r2, r3
 8011a02:	d116      	bne.n	8011a32 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8011a04:	4a1f      	ldr	r2, [pc, #124]	; (8011a84 <chk_lock+0xb4>)
 8011a06:	68fb      	ldr	r3, [r7, #12]
 8011a08:	011b      	lsls	r3, r3, #4
 8011a0a:	4413      	add	r3, r2
 8011a0c:	3304      	adds	r3, #4
 8011a0e:	681a      	ldr	r2, [r3, #0]
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8011a14:	429a      	cmp	r2, r3
 8011a16:	d10c      	bne.n	8011a32 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8011a18:	4a1a      	ldr	r2, [pc, #104]	; (8011a84 <chk_lock+0xb4>)
 8011a1a:	68fb      	ldr	r3, [r7, #12]
 8011a1c:	011b      	lsls	r3, r3, #4
 8011a1e:	4413      	add	r3, r2
 8011a20:	3308      	adds	r3, #8
 8011a22:	681a      	ldr	r2, [r3, #0]
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8011a28:	429a      	cmp	r2, r3
 8011a2a:	d102      	bne.n	8011a32 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8011a2c:	e007      	b.n	8011a3e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8011a2e:	2301      	movs	r3, #1
 8011a30:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8011a32:	68fb      	ldr	r3, [r7, #12]
 8011a34:	3301      	adds	r3, #1
 8011a36:	60fb      	str	r3, [r7, #12]
 8011a38:	68fb      	ldr	r3, [r7, #12]
 8011a3a:	2b01      	cmp	r3, #1
 8011a3c:	d9d2      	bls.n	80119e4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8011a3e:	68fb      	ldr	r3, [r7, #12]
 8011a40:	2b02      	cmp	r3, #2
 8011a42:	d109      	bne.n	8011a58 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8011a44:	68bb      	ldr	r3, [r7, #8]
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d102      	bne.n	8011a50 <chk_lock+0x80>
 8011a4a:	683b      	ldr	r3, [r7, #0]
 8011a4c:	2b02      	cmp	r3, #2
 8011a4e:	d101      	bne.n	8011a54 <chk_lock+0x84>
 8011a50:	2300      	movs	r3, #0
 8011a52:	e010      	b.n	8011a76 <chk_lock+0xa6>
 8011a54:	2312      	movs	r3, #18
 8011a56:	e00e      	b.n	8011a76 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8011a58:	683b      	ldr	r3, [r7, #0]
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d108      	bne.n	8011a70 <chk_lock+0xa0>
 8011a5e:	4a09      	ldr	r2, [pc, #36]	; (8011a84 <chk_lock+0xb4>)
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	011b      	lsls	r3, r3, #4
 8011a64:	4413      	add	r3, r2
 8011a66:	330c      	adds	r3, #12
 8011a68:	881b      	ldrh	r3, [r3, #0]
 8011a6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011a6e:	d101      	bne.n	8011a74 <chk_lock+0xa4>
 8011a70:	2310      	movs	r3, #16
 8011a72:	e000      	b.n	8011a76 <chk_lock+0xa6>
 8011a74:	2300      	movs	r3, #0
}
 8011a76:	4618      	mov	r0, r3
 8011a78:	3714      	adds	r7, #20
 8011a7a:	46bd      	mov	sp, r7
 8011a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a80:	4770      	bx	lr
 8011a82:	bf00      	nop
 8011a84:	200452dc 	.word	0x200452dc

08011a88 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8011a88:	b480      	push	{r7}
 8011a8a:	b083      	sub	sp, #12
 8011a8c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8011a8e:	2300      	movs	r3, #0
 8011a90:	607b      	str	r3, [r7, #4]
 8011a92:	e002      	b.n	8011a9a <enq_lock+0x12>
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	3301      	adds	r3, #1
 8011a98:	607b      	str	r3, [r7, #4]
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	2b01      	cmp	r3, #1
 8011a9e:	d806      	bhi.n	8011aae <enq_lock+0x26>
 8011aa0:	4a09      	ldr	r2, [pc, #36]	; (8011ac8 <enq_lock+0x40>)
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	011b      	lsls	r3, r3, #4
 8011aa6:	4413      	add	r3, r2
 8011aa8:	681b      	ldr	r3, [r3, #0]
 8011aaa:	2b00      	cmp	r3, #0
 8011aac:	d1f2      	bne.n	8011a94 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	2b02      	cmp	r3, #2
 8011ab2:	bf14      	ite	ne
 8011ab4:	2301      	movne	r3, #1
 8011ab6:	2300      	moveq	r3, #0
 8011ab8:	b2db      	uxtb	r3, r3
}
 8011aba:	4618      	mov	r0, r3
 8011abc:	370c      	adds	r7, #12
 8011abe:	46bd      	mov	sp, r7
 8011ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ac4:	4770      	bx	lr
 8011ac6:	bf00      	nop
 8011ac8:	200452dc 	.word	0x200452dc

08011acc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8011acc:	b480      	push	{r7}
 8011ace:	b085      	sub	sp, #20
 8011ad0:	af00      	add	r7, sp, #0
 8011ad2:	6078      	str	r0, [r7, #4]
 8011ad4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8011ad6:	2300      	movs	r3, #0
 8011ad8:	60fb      	str	r3, [r7, #12]
 8011ada:	e01f      	b.n	8011b1c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8011adc:	4a41      	ldr	r2, [pc, #260]	; (8011be4 <inc_lock+0x118>)
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	011b      	lsls	r3, r3, #4
 8011ae2:	4413      	add	r3, r2
 8011ae4:	681a      	ldr	r2, [r3, #0]
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	429a      	cmp	r2, r3
 8011aec:	d113      	bne.n	8011b16 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8011aee:	4a3d      	ldr	r2, [pc, #244]	; (8011be4 <inc_lock+0x118>)
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	011b      	lsls	r3, r3, #4
 8011af4:	4413      	add	r3, r2
 8011af6:	3304      	adds	r3, #4
 8011af8:	681a      	ldr	r2, [r3, #0]
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8011afe:	429a      	cmp	r2, r3
 8011b00:	d109      	bne.n	8011b16 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8011b02:	4a38      	ldr	r2, [pc, #224]	; (8011be4 <inc_lock+0x118>)
 8011b04:	68fb      	ldr	r3, [r7, #12]
 8011b06:	011b      	lsls	r3, r3, #4
 8011b08:	4413      	add	r3, r2
 8011b0a:	3308      	adds	r3, #8
 8011b0c:	681a      	ldr	r2, [r3, #0]
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8011b12:	429a      	cmp	r2, r3
 8011b14:	d006      	beq.n	8011b24 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	3301      	adds	r3, #1
 8011b1a:	60fb      	str	r3, [r7, #12]
 8011b1c:	68fb      	ldr	r3, [r7, #12]
 8011b1e:	2b01      	cmp	r3, #1
 8011b20:	d9dc      	bls.n	8011adc <inc_lock+0x10>
 8011b22:	e000      	b.n	8011b26 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8011b24:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	2b02      	cmp	r3, #2
 8011b2a:	d132      	bne.n	8011b92 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8011b2c:	2300      	movs	r3, #0
 8011b2e:	60fb      	str	r3, [r7, #12]
 8011b30:	e002      	b.n	8011b38 <inc_lock+0x6c>
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	3301      	adds	r3, #1
 8011b36:	60fb      	str	r3, [r7, #12]
 8011b38:	68fb      	ldr	r3, [r7, #12]
 8011b3a:	2b01      	cmp	r3, #1
 8011b3c:	d806      	bhi.n	8011b4c <inc_lock+0x80>
 8011b3e:	4a29      	ldr	r2, [pc, #164]	; (8011be4 <inc_lock+0x118>)
 8011b40:	68fb      	ldr	r3, [r7, #12]
 8011b42:	011b      	lsls	r3, r3, #4
 8011b44:	4413      	add	r3, r2
 8011b46:	681b      	ldr	r3, [r3, #0]
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d1f2      	bne.n	8011b32 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	2b02      	cmp	r3, #2
 8011b50:	d101      	bne.n	8011b56 <inc_lock+0x8a>
 8011b52:	2300      	movs	r3, #0
 8011b54:	e040      	b.n	8011bd8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	681a      	ldr	r2, [r3, #0]
 8011b5a:	4922      	ldr	r1, [pc, #136]	; (8011be4 <inc_lock+0x118>)
 8011b5c:	68fb      	ldr	r3, [r7, #12]
 8011b5e:	011b      	lsls	r3, r3, #4
 8011b60:	440b      	add	r3, r1
 8011b62:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	689a      	ldr	r2, [r3, #8]
 8011b68:	491e      	ldr	r1, [pc, #120]	; (8011be4 <inc_lock+0x118>)
 8011b6a:	68fb      	ldr	r3, [r7, #12]
 8011b6c:	011b      	lsls	r3, r3, #4
 8011b6e:	440b      	add	r3, r1
 8011b70:	3304      	adds	r3, #4
 8011b72:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	695a      	ldr	r2, [r3, #20]
 8011b78:	491a      	ldr	r1, [pc, #104]	; (8011be4 <inc_lock+0x118>)
 8011b7a:	68fb      	ldr	r3, [r7, #12]
 8011b7c:	011b      	lsls	r3, r3, #4
 8011b7e:	440b      	add	r3, r1
 8011b80:	3308      	adds	r3, #8
 8011b82:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8011b84:	4a17      	ldr	r2, [pc, #92]	; (8011be4 <inc_lock+0x118>)
 8011b86:	68fb      	ldr	r3, [r7, #12]
 8011b88:	011b      	lsls	r3, r3, #4
 8011b8a:	4413      	add	r3, r2
 8011b8c:	330c      	adds	r3, #12
 8011b8e:	2200      	movs	r2, #0
 8011b90:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8011b92:	683b      	ldr	r3, [r7, #0]
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d009      	beq.n	8011bac <inc_lock+0xe0>
 8011b98:	4a12      	ldr	r2, [pc, #72]	; (8011be4 <inc_lock+0x118>)
 8011b9a:	68fb      	ldr	r3, [r7, #12]
 8011b9c:	011b      	lsls	r3, r3, #4
 8011b9e:	4413      	add	r3, r2
 8011ba0:	330c      	adds	r3, #12
 8011ba2:	881b      	ldrh	r3, [r3, #0]
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d001      	beq.n	8011bac <inc_lock+0xe0>
 8011ba8:	2300      	movs	r3, #0
 8011baa:	e015      	b.n	8011bd8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8011bac:	683b      	ldr	r3, [r7, #0]
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d108      	bne.n	8011bc4 <inc_lock+0xf8>
 8011bb2:	4a0c      	ldr	r2, [pc, #48]	; (8011be4 <inc_lock+0x118>)
 8011bb4:	68fb      	ldr	r3, [r7, #12]
 8011bb6:	011b      	lsls	r3, r3, #4
 8011bb8:	4413      	add	r3, r2
 8011bba:	330c      	adds	r3, #12
 8011bbc:	881b      	ldrh	r3, [r3, #0]
 8011bbe:	3301      	adds	r3, #1
 8011bc0:	b29a      	uxth	r2, r3
 8011bc2:	e001      	b.n	8011bc8 <inc_lock+0xfc>
 8011bc4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011bc8:	4906      	ldr	r1, [pc, #24]	; (8011be4 <inc_lock+0x118>)
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	011b      	lsls	r3, r3, #4
 8011bce:	440b      	add	r3, r1
 8011bd0:	330c      	adds	r3, #12
 8011bd2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8011bd4:	68fb      	ldr	r3, [r7, #12]
 8011bd6:	3301      	adds	r3, #1
}
 8011bd8:	4618      	mov	r0, r3
 8011bda:	3714      	adds	r7, #20
 8011bdc:	46bd      	mov	sp, r7
 8011bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be2:	4770      	bx	lr
 8011be4:	200452dc 	.word	0x200452dc

08011be8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8011be8:	b480      	push	{r7}
 8011bea:	b085      	sub	sp, #20
 8011bec:	af00      	add	r7, sp, #0
 8011bee:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	3b01      	subs	r3, #1
 8011bf4:	607b      	str	r3, [r7, #4]
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	2b01      	cmp	r3, #1
 8011bfa:	d825      	bhi.n	8011c48 <dec_lock+0x60>
		n = Files[i].ctr;
 8011bfc:	4a17      	ldr	r2, [pc, #92]	; (8011c5c <dec_lock+0x74>)
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	011b      	lsls	r3, r3, #4
 8011c02:	4413      	add	r3, r2
 8011c04:	330c      	adds	r3, #12
 8011c06:	881b      	ldrh	r3, [r3, #0]
 8011c08:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8011c0a:	89fb      	ldrh	r3, [r7, #14]
 8011c0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011c10:	d101      	bne.n	8011c16 <dec_lock+0x2e>
 8011c12:	2300      	movs	r3, #0
 8011c14:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8011c16:	89fb      	ldrh	r3, [r7, #14]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d002      	beq.n	8011c22 <dec_lock+0x3a>
 8011c1c:	89fb      	ldrh	r3, [r7, #14]
 8011c1e:	3b01      	subs	r3, #1
 8011c20:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8011c22:	4a0e      	ldr	r2, [pc, #56]	; (8011c5c <dec_lock+0x74>)
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	011b      	lsls	r3, r3, #4
 8011c28:	4413      	add	r3, r2
 8011c2a:	330c      	adds	r3, #12
 8011c2c:	89fa      	ldrh	r2, [r7, #14]
 8011c2e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8011c30:	89fb      	ldrh	r3, [r7, #14]
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d105      	bne.n	8011c42 <dec_lock+0x5a>
 8011c36:	4a09      	ldr	r2, [pc, #36]	; (8011c5c <dec_lock+0x74>)
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	011b      	lsls	r3, r3, #4
 8011c3c:	4413      	add	r3, r2
 8011c3e:	2200      	movs	r2, #0
 8011c40:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8011c42:	2300      	movs	r3, #0
 8011c44:	737b      	strb	r3, [r7, #13]
 8011c46:	e001      	b.n	8011c4c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8011c48:	2302      	movs	r3, #2
 8011c4a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8011c4c:	7b7b      	ldrb	r3, [r7, #13]
}
 8011c4e:	4618      	mov	r0, r3
 8011c50:	3714      	adds	r7, #20
 8011c52:	46bd      	mov	sp, r7
 8011c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c58:	4770      	bx	lr
 8011c5a:	bf00      	nop
 8011c5c:	200452dc 	.word	0x200452dc

08011c60 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8011c60:	b480      	push	{r7}
 8011c62:	b085      	sub	sp, #20
 8011c64:	af00      	add	r7, sp, #0
 8011c66:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8011c68:	2300      	movs	r3, #0
 8011c6a:	60fb      	str	r3, [r7, #12]
 8011c6c:	e010      	b.n	8011c90 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8011c6e:	4a0d      	ldr	r2, [pc, #52]	; (8011ca4 <clear_lock+0x44>)
 8011c70:	68fb      	ldr	r3, [r7, #12]
 8011c72:	011b      	lsls	r3, r3, #4
 8011c74:	4413      	add	r3, r2
 8011c76:	681b      	ldr	r3, [r3, #0]
 8011c78:	687a      	ldr	r2, [r7, #4]
 8011c7a:	429a      	cmp	r2, r3
 8011c7c:	d105      	bne.n	8011c8a <clear_lock+0x2a>
 8011c7e:	4a09      	ldr	r2, [pc, #36]	; (8011ca4 <clear_lock+0x44>)
 8011c80:	68fb      	ldr	r3, [r7, #12]
 8011c82:	011b      	lsls	r3, r3, #4
 8011c84:	4413      	add	r3, r2
 8011c86:	2200      	movs	r2, #0
 8011c88:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8011c8a:	68fb      	ldr	r3, [r7, #12]
 8011c8c:	3301      	adds	r3, #1
 8011c8e:	60fb      	str	r3, [r7, #12]
 8011c90:	68fb      	ldr	r3, [r7, #12]
 8011c92:	2b01      	cmp	r3, #1
 8011c94:	d9eb      	bls.n	8011c6e <clear_lock+0xe>
	}
}
 8011c96:	bf00      	nop
 8011c98:	3714      	adds	r7, #20
 8011c9a:	46bd      	mov	sp, r7
 8011c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ca0:	4770      	bx	lr
 8011ca2:	bf00      	nop
 8011ca4:	200452dc 	.word	0x200452dc

08011ca8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8011ca8:	b580      	push	{r7, lr}
 8011caa:	b086      	sub	sp, #24
 8011cac:	af00      	add	r7, sp, #0
 8011cae:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	78db      	ldrb	r3, [r3, #3]
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	d034      	beq.n	8011d26 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011cc0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	7858      	ldrb	r0, [r3, #1]
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011ccc:	2301      	movs	r3, #1
 8011cce:	697a      	ldr	r2, [r7, #20]
 8011cd0:	f7ff fd40 	bl	8011754 <disk_write>
 8011cd4:	4603      	mov	r3, r0
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	d002      	beq.n	8011ce0 <sync_window+0x38>
			res = FR_DISK_ERR;
 8011cda:	2301      	movs	r3, #1
 8011cdc:	73fb      	strb	r3, [r7, #15]
 8011cde:	e022      	b.n	8011d26 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	2200      	movs	r2, #0
 8011ce4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011cea:	697a      	ldr	r2, [r7, #20]
 8011cec:	1ad2      	subs	r2, r2, r3
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	6a1b      	ldr	r3, [r3, #32]
 8011cf2:	429a      	cmp	r2, r3
 8011cf4:	d217      	bcs.n	8011d26 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	789b      	ldrb	r3, [r3, #2]
 8011cfa:	613b      	str	r3, [r7, #16]
 8011cfc:	e010      	b.n	8011d20 <sync_window+0x78>
					wsect += fs->fsize;
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	6a1b      	ldr	r3, [r3, #32]
 8011d02:	697a      	ldr	r2, [r7, #20]
 8011d04:	4413      	add	r3, r2
 8011d06:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	7858      	ldrb	r0, [r3, #1]
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011d12:	2301      	movs	r3, #1
 8011d14:	697a      	ldr	r2, [r7, #20]
 8011d16:	f7ff fd1d 	bl	8011754 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011d1a:	693b      	ldr	r3, [r7, #16]
 8011d1c:	3b01      	subs	r3, #1
 8011d1e:	613b      	str	r3, [r7, #16]
 8011d20:	693b      	ldr	r3, [r7, #16]
 8011d22:	2b01      	cmp	r3, #1
 8011d24:	d8eb      	bhi.n	8011cfe <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8011d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d28:	4618      	mov	r0, r3
 8011d2a:	3718      	adds	r7, #24
 8011d2c:	46bd      	mov	sp, r7
 8011d2e:	bd80      	pop	{r7, pc}

08011d30 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8011d30:	b580      	push	{r7, lr}
 8011d32:	b084      	sub	sp, #16
 8011d34:	af00      	add	r7, sp, #0
 8011d36:	6078      	str	r0, [r7, #4]
 8011d38:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8011d3a:	2300      	movs	r3, #0
 8011d3c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011d42:	683a      	ldr	r2, [r7, #0]
 8011d44:	429a      	cmp	r2, r3
 8011d46:	d01b      	beq.n	8011d80 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8011d48:	6878      	ldr	r0, [r7, #4]
 8011d4a:	f7ff ffad 	bl	8011ca8 <sync_window>
 8011d4e:	4603      	mov	r3, r0
 8011d50:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8011d52:	7bfb      	ldrb	r3, [r7, #15]
 8011d54:	2b00      	cmp	r3, #0
 8011d56:	d113      	bne.n	8011d80 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	7858      	ldrb	r0, [r3, #1]
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011d62:	2301      	movs	r3, #1
 8011d64:	683a      	ldr	r2, [r7, #0]
 8011d66:	f7ff fcd5 	bl	8011714 <disk_read>
 8011d6a:	4603      	mov	r3, r0
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	d004      	beq.n	8011d7a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8011d70:	f04f 33ff 	mov.w	r3, #4294967295
 8011d74:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8011d76:	2301      	movs	r3, #1
 8011d78:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	683a      	ldr	r2, [r7, #0]
 8011d7e:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8011d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d82:	4618      	mov	r0, r3
 8011d84:	3710      	adds	r7, #16
 8011d86:	46bd      	mov	sp, r7
 8011d88:	bd80      	pop	{r7, pc}
	...

08011d8c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8011d8c:	b580      	push	{r7, lr}
 8011d8e:	b084      	sub	sp, #16
 8011d90:	af00      	add	r7, sp, #0
 8011d92:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8011d94:	6878      	ldr	r0, [r7, #4]
 8011d96:	f7ff ff87 	bl	8011ca8 <sync_window>
 8011d9a:	4603      	mov	r3, r0
 8011d9c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8011d9e:	7bfb      	ldrb	r3, [r7, #15]
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d159      	bne.n	8011e58 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	781b      	ldrb	r3, [r3, #0]
 8011da8:	2b03      	cmp	r3, #3
 8011daa:	d149      	bne.n	8011e40 <sync_fs+0xb4>
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	791b      	ldrb	r3, [r3, #4]
 8011db0:	2b01      	cmp	r3, #1
 8011db2:	d145      	bne.n	8011e40 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	899b      	ldrh	r3, [r3, #12]
 8011dbe:	461a      	mov	r2, r3
 8011dc0:	2100      	movs	r1, #0
 8011dc2:	f7ff fda8 	bl	8011916 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	3338      	adds	r3, #56	; 0x38
 8011dca:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011dce:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8011dd2:	4618      	mov	r0, r3
 8011dd4:	f7ff fd37 	bl	8011846 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	3338      	adds	r3, #56	; 0x38
 8011ddc:	4921      	ldr	r1, [pc, #132]	; (8011e64 <sync_fs+0xd8>)
 8011dde:	4618      	mov	r0, r3
 8011de0:	f7ff fd4c 	bl	801187c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	3338      	adds	r3, #56	; 0x38
 8011de8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8011dec:	491e      	ldr	r1, [pc, #120]	; (8011e68 <sync_fs+0xdc>)
 8011dee:	4618      	mov	r0, r3
 8011df0:	f7ff fd44 	bl	801187c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	3338      	adds	r3, #56	; 0x38
 8011df8:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	695b      	ldr	r3, [r3, #20]
 8011e00:	4619      	mov	r1, r3
 8011e02:	4610      	mov	r0, r2
 8011e04:	f7ff fd3a 	bl	801187c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	3338      	adds	r3, #56	; 0x38
 8011e0c:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	691b      	ldr	r3, [r3, #16]
 8011e14:	4619      	mov	r1, r3
 8011e16:	4610      	mov	r0, r2
 8011e18:	f7ff fd30 	bl	801187c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011e20:	1c5a      	adds	r2, r3, #1
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	7858      	ldrb	r0, [r3, #1]
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011e34:	2301      	movs	r3, #1
 8011e36:	f7ff fc8d 	bl	8011754 <disk_write>
			fs->fsi_flag = 0;
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	2200      	movs	r2, #0
 8011e3e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	785b      	ldrb	r3, [r3, #1]
 8011e44:	2200      	movs	r2, #0
 8011e46:	2100      	movs	r1, #0
 8011e48:	4618      	mov	r0, r3
 8011e4a:	f7ff fca3 	bl	8011794 <disk_ioctl>
 8011e4e:	4603      	mov	r3, r0
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	d001      	beq.n	8011e58 <sync_fs+0xcc>
 8011e54:	2301      	movs	r3, #1
 8011e56:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8011e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e5a:	4618      	mov	r0, r3
 8011e5c:	3710      	adds	r7, #16
 8011e5e:	46bd      	mov	sp, r7
 8011e60:	bd80      	pop	{r7, pc}
 8011e62:	bf00      	nop
 8011e64:	41615252 	.word	0x41615252
 8011e68:	61417272 	.word	0x61417272

08011e6c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8011e6c:	b480      	push	{r7}
 8011e6e:	b083      	sub	sp, #12
 8011e70:	af00      	add	r7, sp, #0
 8011e72:	6078      	str	r0, [r7, #4]
 8011e74:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8011e76:	683b      	ldr	r3, [r7, #0]
 8011e78:	3b02      	subs	r3, #2
 8011e7a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	69db      	ldr	r3, [r3, #28]
 8011e80:	3b02      	subs	r3, #2
 8011e82:	683a      	ldr	r2, [r7, #0]
 8011e84:	429a      	cmp	r2, r3
 8011e86:	d301      	bcc.n	8011e8c <clust2sect+0x20>
 8011e88:	2300      	movs	r3, #0
 8011e8a:	e008      	b.n	8011e9e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	895b      	ldrh	r3, [r3, #10]
 8011e90:	461a      	mov	r2, r3
 8011e92:	683b      	ldr	r3, [r7, #0]
 8011e94:	fb03 f202 	mul.w	r2, r3, r2
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011e9c:	4413      	add	r3, r2
}
 8011e9e:	4618      	mov	r0, r3
 8011ea0:	370c      	adds	r7, #12
 8011ea2:	46bd      	mov	sp, r7
 8011ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ea8:	4770      	bx	lr

08011eaa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8011eaa:	b580      	push	{r7, lr}
 8011eac:	b086      	sub	sp, #24
 8011eae:	af00      	add	r7, sp, #0
 8011eb0:	6078      	str	r0, [r7, #4]
 8011eb2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	681b      	ldr	r3, [r3, #0]
 8011eb8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8011eba:	683b      	ldr	r3, [r7, #0]
 8011ebc:	2b01      	cmp	r3, #1
 8011ebe:	d904      	bls.n	8011eca <get_fat+0x20>
 8011ec0:	693b      	ldr	r3, [r7, #16]
 8011ec2:	69db      	ldr	r3, [r3, #28]
 8011ec4:	683a      	ldr	r2, [r7, #0]
 8011ec6:	429a      	cmp	r2, r3
 8011ec8:	d302      	bcc.n	8011ed0 <get_fat+0x26>
		val = 1;	/* Internal error */
 8011eca:	2301      	movs	r3, #1
 8011ecc:	617b      	str	r3, [r7, #20]
 8011ece:	e0b7      	b.n	8012040 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8011ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8011ed4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8011ed6:	693b      	ldr	r3, [r7, #16]
 8011ed8:	781b      	ldrb	r3, [r3, #0]
 8011eda:	2b02      	cmp	r3, #2
 8011edc:	d05a      	beq.n	8011f94 <get_fat+0xea>
 8011ede:	2b03      	cmp	r3, #3
 8011ee0:	d07d      	beq.n	8011fde <get_fat+0x134>
 8011ee2:	2b01      	cmp	r3, #1
 8011ee4:	f040 80a2 	bne.w	801202c <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8011ee8:	683b      	ldr	r3, [r7, #0]
 8011eea:	60fb      	str	r3, [r7, #12]
 8011eec:	68fb      	ldr	r3, [r7, #12]
 8011eee:	085b      	lsrs	r3, r3, #1
 8011ef0:	68fa      	ldr	r2, [r7, #12]
 8011ef2:	4413      	add	r3, r2
 8011ef4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011ef6:	693b      	ldr	r3, [r7, #16]
 8011ef8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011efa:	693b      	ldr	r3, [r7, #16]
 8011efc:	899b      	ldrh	r3, [r3, #12]
 8011efe:	4619      	mov	r1, r3
 8011f00:	68fb      	ldr	r3, [r7, #12]
 8011f02:	fbb3 f3f1 	udiv	r3, r3, r1
 8011f06:	4413      	add	r3, r2
 8011f08:	4619      	mov	r1, r3
 8011f0a:	6938      	ldr	r0, [r7, #16]
 8011f0c:	f7ff ff10 	bl	8011d30 <move_window>
 8011f10:	4603      	mov	r3, r0
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	f040 808d 	bne.w	8012032 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8011f18:	68fb      	ldr	r3, [r7, #12]
 8011f1a:	1c5a      	adds	r2, r3, #1
 8011f1c:	60fa      	str	r2, [r7, #12]
 8011f1e:	693a      	ldr	r2, [r7, #16]
 8011f20:	8992      	ldrh	r2, [r2, #12]
 8011f22:	fbb3 f1f2 	udiv	r1, r3, r2
 8011f26:	fb02 f201 	mul.w	r2, r2, r1
 8011f2a:	1a9b      	subs	r3, r3, r2
 8011f2c:	693a      	ldr	r2, [r7, #16]
 8011f2e:	4413      	add	r3, r2
 8011f30:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8011f34:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011f36:	693b      	ldr	r3, [r7, #16]
 8011f38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011f3a:	693b      	ldr	r3, [r7, #16]
 8011f3c:	899b      	ldrh	r3, [r3, #12]
 8011f3e:	4619      	mov	r1, r3
 8011f40:	68fb      	ldr	r3, [r7, #12]
 8011f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8011f46:	4413      	add	r3, r2
 8011f48:	4619      	mov	r1, r3
 8011f4a:	6938      	ldr	r0, [r7, #16]
 8011f4c:	f7ff fef0 	bl	8011d30 <move_window>
 8011f50:	4603      	mov	r3, r0
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d16f      	bne.n	8012036 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8011f56:	693b      	ldr	r3, [r7, #16]
 8011f58:	899b      	ldrh	r3, [r3, #12]
 8011f5a:	461a      	mov	r2, r3
 8011f5c:	68fb      	ldr	r3, [r7, #12]
 8011f5e:	fbb3 f1f2 	udiv	r1, r3, r2
 8011f62:	fb02 f201 	mul.w	r2, r2, r1
 8011f66:	1a9b      	subs	r3, r3, r2
 8011f68:	693a      	ldr	r2, [r7, #16]
 8011f6a:	4413      	add	r3, r2
 8011f6c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8011f70:	021b      	lsls	r3, r3, #8
 8011f72:	461a      	mov	r2, r3
 8011f74:	68bb      	ldr	r3, [r7, #8]
 8011f76:	4313      	orrs	r3, r2
 8011f78:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8011f7a:	683b      	ldr	r3, [r7, #0]
 8011f7c:	f003 0301 	and.w	r3, r3, #1
 8011f80:	2b00      	cmp	r3, #0
 8011f82:	d002      	beq.n	8011f8a <get_fat+0xe0>
 8011f84:	68bb      	ldr	r3, [r7, #8]
 8011f86:	091b      	lsrs	r3, r3, #4
 8011f88:	e002      	b.n	8011f90 <get_fat+0xe6>
 8011f8a:	68bb      	ldr	r3, [r7, #8]
 8011f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011f90:	617b      	str	r3, [r7, #20]
			break;
 8011f92:	e055      	b.n	8012040 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011f94:	693b      	ldr	r3, [r7, #16]
 8011f96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011f98:	693b      	ldr	r3, [r7, #16]
 8011f9a:	899b      	ldrh	r3, [r3, #12]
 8011f9c:	085b      	lsrs	r3, r3, #1
 8011f9e:	b29b      	uxth	r3, r3
 8011fa0:	4619      	mov	r1, r3
 8011fa2:	683b      	ldr	r3, [r7, #0]
 8011fa4:	fbb3 f3f1 	udiv	r3, r3, r1
 8011fa8:	4413      	add	r3, r2
 8011faa:	4619      	mov	r1, r3
 8011fac:	6938      	ldr	r0, [r7, #16]
 8011fae:	f7ff febf 	bl	8011d30 <move_window>
 8011fb2:	4603      	mov	r3, r0
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d140      	bne.n	801203a <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8011fb8:	693b      	ldr	r3, [r7, #16]
 8011fba:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011fbe:	683b      	ldr	r3, [r7, #0]
 8011fc0:	005b      	lsls	r3, r3, #1
 8011fc2:	693a      	ldr	r2, [r7, #16]
 8011fc4:	8992      	ldrh	r2, [r2, #12]
 8011fc6:	fbb3 f0f2 	udiv	r0, r3, r2
 8011fca:	fb02 f200 	mul.w	r2, r2, r0
 8011fce:	1a9b      	subs	r3, r3, r2
 8011fd0:	440b      	add	r3, r1
 8011fd2:	4618      	mov	r0, r3
 8011fd4:	f7ff fbfc 	bl	80117d0 <ld_word>
 8011fd8:	4603      	mov	r3, r0
 8011fda:	617b      	str	r3, [r7, #20]
			break;
 8011fdc:	e030      	b.n	8012040 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011fde:	693b      	ldr	r3, [r7, #16]
 8011fe0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011fe2:	693b      	ldr	r3, [r7, #16]
 8011fe4:	899b      	ldrh	r3, [r3, #12]
 8011fe6:	089b      	lsrs	r3, r3, #2
 8011fe8:	b29b      	uxth	r3, r3
 8011fea:	4619      	mov	r1, r3
 8011fec:	683b      	ldr	r3, [r7, #0]
 8011fee:	fbb3 f3f1 	udiv	r3, r3, r1
 8011ff2:	4413      	add	r3, r2
 8011ff4:	4619      	mov	r1, r3
 8011ff6:	6938      	ldr	r0, [r7, #16]
 8011ff8:	f7ff fe9a 	bl	8011d30 <move_window>
 8011ffc:	4603      	mov	r3, r0
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d11d      	bne.n	801203e <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8012002:	693b      	ldr	r3, [r7, #16]
 8012004:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012008:	683b      	ldr	r3, [r7, #0]
 801200a:	009b      	lsls	r3, r3, #2
 801200c:	693a      	ldr	r2, [r7, #16]
 801200e:	8992      	ldrh	r2, [r2, #12]
 8012010:	fbb3 f0f2 	udiv	r0, r3, r2
 8012014:	fb02 f200 	mul.w	r2, r2, r0
 8012018:	1a9b      	subs	r3, r3, r2
 801201a:	440b      	add	r3, r1
 801201c:	4618      	mov	r0, r3
 801201e:	f7ff fbef 	bl	8011800 <ld_dword>
 8012022:	4603      	mov	r3, r0
 8012024:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8012028:	617b      	str	r3, [r7, #20]
			break;
 801202a:	e009      	b.n	8012040 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 801202c:	2301      	movs	r3, #1
 801202e:	617b      	str	r3, [r7, #20]
 8012030:	e006      	b.n	8012040 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012032:	bf00      	nop
 8012034:	e004      	b.n	8012040 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012036:	bf00      	nop
 8012038:	e002      	b.n	8012040 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801203a:	bf00      	nop
 801203c:	e000      	b.n	8012040 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801203e:	bf00      	nop
		}
	}

	return val;
 8012040:	697b      	ldr	r3, [r7, #20]
}
 8012042:	4618      	mov	r0, r3
 8012044:	3718      	adds	r7, #24
 8012046:	46bd      	mov	sp, r7
 8012048:	bd80      	pop	{r7, pc}

0801204a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 801204a:	b590      	push	{r4, r7, lr}
 801204c:	b089      	sub	sp, #36	; 0x24
 801204e:	af00      	add	r7, sp, #0
 8012050:	60f8      	str	r0, [r7, #12]
 8012052:	60b9      	str	r1, [r7, #8]
 8012054:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8012056:	2302      	movs	r3, #2
 8012058:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 801205a:	68bb      	ldr	r3, [r7, #8]
 801205c:	2b01      	cmp	r3, #1
 801205e:	f240 8106 	bls.w	801226e <put_fat+0x224>
 8012062:	68fb      	ldr	r3, [r7, #12]
 8012064:	69db      	ldr	r3, [r3, #28]
 8012066:	68ba      	ldr	r2, [r7, #8]
 8012068:	429a      	cmp	r2, r3
 801206a:	f080 8100 	bcs.w	801226e <put_fat+0x224>
		switch (fs->fs_type) {
 801206e:	68fb      	ldr	r3, [r7, #12]
 8012070:	781b      	ldrb	r3, [r3, #0]
 8012072:	2b02      	cmp	r3, #2
 8012074:	f000 8088 	beq.w	8012188 <put_fat+0x13e>
 8012078:	2b03      	cmp	r3, #3
 801207a:	f000 80b0 	beq.w	80121de <put_fat+0x194>
 801207e:	2b01      	cmp	r3, #1
 8012080:	f040 80f5 	bne.w	801226e <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8012084:	68bb      	ldr	r3, [r7, #8]
 8012086:	61bb      	str	r3, [r7, #24]
 8012088:	69bb      	ldr	r3, [r7, #24]
 801208a:	085b      	lsrs	r3, r3, #1
 801208c:	69ba      	ldr	r2, [r7, #24]
 801208e:	4413      	add	r3, r2
 8012090:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8012092:	68fb      	ldr	r3, [r7, #12]
 8012094:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012096:	68fb      	ldr	r3, [r7, #12]
 8012098:	899b      	ldrh	r3, [r3, #12]
 801209a:	4619      	mov	r1, r3
 801209c:	69bb      	ldr	r3, [r7, #24]
 801209e:	fbb3 f3f1 	udiv	r3, r3, r1
 80120a2:	4413      	add	r3, r2
 80120a4:	4619      	mov	r1, r3
 80120a6:	68f8      	ldr	r0, [r7, #12]
 80120a8:	f7ff fe42 	bl	8011d30 <move_window>
 80120ac:	4603      	mov	r3, r0
 80120ae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80120b0:	7ffb      	ldrb	r3, [r7, #31]
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	f040 80d4 	bne.w	8012260 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 80120b8:	68fb      	ldr	r3, [r7, #12]
 80120ba:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80120be:	69bb      	ldr	r3, [r7, #24]
 80120c0:	1c5a      	adds	r2, r3, #1
 80120c2:	61ba      	str	r2, [r7, #24]
 80120c4:	68fa      	ldr	r2, [r7, #12]
 80120c6:	8992      	ldrh	r2, [r2, #12]
 80120c8:	fbb3 f0f2 	udiv	r0, r3, r2
 80120cc:	fb02 f200 	mul.w	r2, r2, r0
 80120d0:	1a9b      	subs	r3, r3, r2
 80120d2:	440b      	add	r3, r1
 80120d4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80120d6:	68bb      	ldr	r3, [r7, #8]
 80120d8:	f003 0301 	and.w	r3, r3, #1
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d00d      	beq.n	80120fc <put_fat+0xb2>
 80120e0:	697b      	ldr	r3, [r7, #20]
 80120e2:	781b      	ldrb	r3, [r3, #0]
 80120e4:	b25b      	sxtb	r3, r3
 80120e6:	f003 030f 	and.w	r3, r3, #15
 80120ea:	b25a      	sxtb	r2, r3
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	b2db      	uxtb	r3, r3
 80120f0:	011b      	lsls	r3, r3, #4
 80120f2:	b25b      	sxtb	r3, r3
 80120f4:	4313      	orrs	r3, r2
 80120f6:	b25b      	sxtb	r3, r3
 80120f8:	b2db      	uxtb	r3, r3
 80120fa:	e001      	b.n	8012100 <put_fat+0xb6>
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	b2db      	uxtb	r3, r3
 8012100:	697a      	ldr	r2, [r7, #20]
 8012102:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012104:	68fb      	ldr	r3, [r7, #12]
 8012106:	2201      	movs	r2, #1
 8012108:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801210a:	68fb      	ldr	r3, [r7, #12]
 801210c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801210e:	68fb      	ldr	r3, [r7, #12]
 8012110:	899b      	ldrh	r3, [r3, #12]
 8012112:	4619      	mov	r1, r3
 8012114:	69bb      	ldr	r3, [r7, #24]
 8012116:	fbb3 f3f1 	udiv	r3, r3, r1
 801211a:	4413      	add	r3, r2
 801211c:	4619      	mov	r1, r3
 801211e:	68f8      	ldr	r0, [r7, #12]
 8012120:	f7ff fe06 	bl	8011d30 <move_window>
 8012124:	4603      	mov	r3, r0
 8012126:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012128:	7ffb      	ldrb	r3, [r7, #31]
 801212a:	2b00      	cmp	r3, #0
 801212c:	f040 809a 	bne.w	8012264 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8012130:	68fb      	ldr	r3, [r7, #12]
 8012132:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012136:	68fb      	ldr	r3, [r7, #12]
 8012138:	899b      	ldrh	r3, [r3, #12]
 801213a:	461a      	mov	r2, r3
 801213c:	69bb      	ldr	r3, [r7, #24]
 801213e:	fbb3 f0f2 	udiv	r0, r3, r2
 8012142:	fb02 f200 	mul.w	r2, r2, r0
 8012146:	1a9b      	subs	r3, r3, r2
 8012148:	440b      	add	r3, r1
 801214a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 801214c:	68bb      	ldr	r3, [r7, #8]
 801214e:	f003 0301 	and.w	r3, r3, #1
 8012152:	2b00      	cmp	r3, #0
 8012154:	d003      	beq.n	801215e <put_fat+0x114>
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	091b      	lsrs	r3, r3, #4
 801215a:	b2db      	uxtb	r3, r3
 801215c:	e00e      	b.n	801217c <put_fat+0x132>
 801215e:	697b      	ldr	r3, [r7, #20]
 8012160:	781b      	ldrb	r3, [r3, #0]
 8012162:	b25b      	sxtb	r3, r3
 8012164:	f023 030f 	bic.w	r3, r3, #15
 8012168:	b25a      	sxtb	r2, r3
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	0a1b      	lsrs	r3, r3, #8
 801216e:	b25b      	sxtb	r3, r3
 8012170:	f003 030f 	and.w	r3, r3, #15
 8012174:	b25b      	sxtb	r3, r3
 8012176:	4313      	orrs	r3, r2
 8012178:	b25b      	sxtb	r3, r3
 801217a:	b2db      	uxtb	r3, r3
 801217c:	697a      	ldr	r2, [r7, #20]
 801217e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8012180:	68fb      	ldr	r3, [r7, #12]
 8012182:	2201      	movs	r2, #1
 8012184:	70da      	strb	r2, [r3, #3]
			break;
 8012186:	e072      	b.n	801226e <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8012188:	68fb      	ldr	r3, [r7, #12]
 801218a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801218c:	68fb      	ldr	r3, [r7, #12]
 801218e:	899b      	ldrh	r3, [r3, #12]
 8012190:	085b      	lsrs	r3, r3, #1
 8012192:	b29b      	uxth	r3, r3
 8012194:	4619      	mov	r1, r3
 8012196:	68bb      	ldr	r3, [r7, #8]
 8012198:	fbb3 f3f1 	udiv	r3, r3, r1
 801219c:	4413      	add	r3, r2
 801219e:	4619      	mov	r1, r3
 80121a0:	68f8      	ldr	r0, [r7, #12]
 80121a2:	f7ff fdc5 	bl	8011d30 <move_window>
 80121a6:	4603      	mov	r3, r0
 80121a8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80121aa:	7ffb      	ldrb	r3, [r7, #31]
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d15b      	bne.n	8012268 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80121b6:	68bb      	ldr	r3, [r7, #8]
 80121b8:	005b      	lsls	r3, r3, #1
 80121ba:	68fa      	ldr	r2, [r7, #12]
 80121bc:	8992      	ldrh	r2, [r2, #12]
 80121be:	fbb3 f0f2 	udiv	r0, r3, r2
 80121c2:	fb02 f200 	mul.w	r2, r2, r0
 80121c6:	1a9b      	subs	r3, r3, r2
 80121c8:	440b      	add	r3, r1
 80121ca:	687a      	ldr	r2, [r7, #4]
 80121cc:	b292      	uxth	r2, r2
 80121ce:	4611      	mov	r1, r2
 80121d0:	4618      	mov	r0, r3
 80121d2:	f7ff fb38 	bl	8011846 <st_word>
			fs->wflag = 1;
 80121d6:	68fb      	ldr	r3, [r7, #12]
 80121d8:	2201      	movs	r2, #1
 80121da:	70da      	strb	r2, [r3, #3]
			break;
 80121dc:	e047      	b.n	801226e <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80121de:	68fb      	ldr	r3, [r7, #12]
 80121e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80121e2:	68fb      	ldr	r3, [r7, #12]
 80121e4:	899b      	ldrh	r3, [r3, #12]
 80121e6:	089b      	lsrs	r3, r3, #2
 80121e8:	b29b      	uxth	r3, r3
 80121ea:	4619      	mov	r1, r3
 80121ec:	68bb      	ldr	r3, [r7, #8]
 80121ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80121f2:	4413      	add	r3, r2
 80121f4:	4619      	mov	r1, r3
 80121f6:	68f8      	ldr	r0, [r7, #12]
 80121f8:	f7ff fd9a 	bl	8011d30 <move_window>
 80121fc:	4603      	mov	r3, r0
 80121fe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8012200:	7ffb      	ldrb	r3, [r7, #31]
 8012202:	2b00      	cmp	r3, #0
 8012204:	d132      	bne.n	801226c <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 801220c:	68fb      	ldr	r3, [r7, #12]
 801220e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012212:	68bb      	ldr	r3, [r7, #8]
 8012214:	009b      	lsls	r3, r3, #2
 8012216:	68fa      	ldr	r2, [r7, #12]
 8012218:	8992      	ldrh	r2, [r2, #12]
 801221a:	fbb3 f0f2 	udiv	r0, r3, r2
 801221e:	fb02 f200 	mul.w	r2, r2, r0
 8012222:	1a9b      	subs	r3, r3, r2
 8012224:	440b      	add	r3, r1
 8012226:	4618      	mov	r0, r3
 8012228:	f7ff faea 	bl	8011800 <ld_dword>
 801222c:	4603      	mov	r3, r0
 801222e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8012232:	4323      	orrs	r3, r4
 8012234:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801223c:	68bb      	ldr	r3, [r7, #8]
 801223e:	009b      	lsls	r3, r3, #2
 8012240:	68fa      	ldr	r2, [r7, #12]
 8012242:	8992      	ldrh	r2, [r2, #12]
 8012244:	fbb3 f0f2 	udiv	r0, r3, r2
 8012248:	fb02 f200 	mul.w	r2, r2, r0
 801224c:	1a9b      	subs	r3, r3, r2
 801224e:	440b      	add	r3, r1
 8012250:	6879      	ldr	r1, [r7, #4]
 8012252:	4618      	mov	r0, r3
 8012254:	f7ff fb12 	bl	801187c <st_dword>
			fs->wflag = 1;
 8012258:	68fb      	ldr	r3, [r7, #12]
 801225a:	2201      	movs	r2, #1
 801225c:	70da      	strb	r2, [r3, #3]
			break;
 801225e:	e006      	b.n	801226e <put_fat+0x224>
			if (res != FR_OK) break;
 8012260:	bf00      	nop
 8012262:	e004      	b.n	801226e <put_fat+0x224>
			if (res != FR_OK) break;
 8012264:	bf00      	nop
 8012266:	e002      	b.n	801226e <put_fat+0x224>
			if (res != FR_OK) break;
 8012268:	bf00      	nop
 801226a:	e000      	b.n	801226e <put_fat+0x224>
			if (res != FR_OK) break;
 801226c:	bf00      	nop
		}
	}
	return res;
 801226e:	7ffb      	ldrb	r3, [r7, #31]
}
 8012270:	4618      	mov	r0, r3
 8012272:	3724      	adds	r7, #36	; 0x24
 8012274:	46bd      	mov	sp, r7
 8012276:	bd90      	pop	{r4, r7, pc}

08012278 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8012278:	b580      	push	{r7, lr}
 801227a:	b088      	sub	sp, #32
 801227c:	af00      	add	r7, sp, #0
 801227e:	60f8      	str	r0, [r7, #12]
 8012280:	60b9      	str	r1, [r7, #8]
 8012282:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8012284:	2300      	movs	r3, #0
 8012286:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8012288:	68fb      	ldr	r3, [r7, #12]
 801228a:	681b      	ldr	r3, [r3, #0]
 801228c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801228e:	68bb      	ldr	r3, [r7, #8]
 8012290:	2b01      	cmp	r3, #1
 8012292:	d904      	bls.n	801229e <remove_chain+0x26>
 8012294:	69bb      	ldr	r3, [r7, #24]
 8012296:	69db      	ldr	r3, [r3, #28]
 8012298:	68ba      	ldr	r2, [r7, #8]
 801229a:	429a      	cmp	r2, r3
 801229c:	d301      	bcc.n	80122a2 <remove_chain+0x2a>
 801229e:	2302      	movs	r3, #2
 80122a0:	e04b      	b.n	801233a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d00c      	beq.n	80122c2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80122a8:	f04f 32ff 	mov.w	r2, #4294967295
 80122ac:	6879      	ldr	r1, [r7, #4]
 80122ae:	69b8      	ldr	r0, [r7, #24]
 80122b0:	f7ff fecb 	bl	801204a <put_fat>
 80122b4:	4603      	mov	r3, r0
 80122b6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80122b8:	7ffb      	ldrb	r3, [r7, #31]
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d001      	beq.n	80122c2 <remove_chain+0x4a>
 80122be:	7ffb      	ldrb	r3, [r7, #31]
 80122c0:	e03b      	b.n	801233a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80122c2:	68b9      	ldr	r1, [r7, #8]
 80122c4:	68f8      	ldr	r0, [r7, #12]
 80122c6:	f7ff fdf0 	bl	8011eaa <get_fat>
 80122ca:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80122cc:	697b      	ldr	r3, [r7, #20]
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d031      	beq.n	8012336 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80122d2:	697b      	ldr	r3, [r7, #20]
 80122d4:	2b01      	cmp	r3, #1
 80122d6:	d101      	bne.n	80122dc <remove_chain+0x64>
 80122d8:	2302      	movs	r3, #2
 80122da:	e02e      	b.n	801233a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80122dc:	697b      	ldr	r3, [r7, #20]
 80122de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80122e2:	d101      	bne.n	80122e8 <remove_chain+0x70>
 80122e4:	2301      	movs	r3, #1
 80122e6:	e028      	b.n	801233a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80122e8:	2200      	movs	r2, #0
 80122ea:	68b9      	ldr	r1, [r7, #8]
 80122ec:	69b8      	ldr	r0, [r7, #24]
 80122ee:	f7ff feac 	bl	801204a <put_fat>
 80122f2:	4603      	mov	r3, r0
 80122f4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80122f6:	7ffb      	ldrb	r3, [r7, #31]
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d001      	beq.n	8012300 <remove_chain+0x88>
 80122fc:	7ffb      	ldrb	r3, [r7, #31]
 80122fe:	e01c      	b.n	801233a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8012300:	69bb      	ldr	r3, [r7, #24]
 8012302:	695a      	ldr	r2, [r3, #20]
 8012304:	69bb      	ldr	r3, [r7, #24]
 8012306:	69db      	ldr	r3, [r3, #28]
 8012308:	3b02      	subs	r3, #2
 801230a:	429a      	cmp	r2, r3
 801230c:	d20b      	bcs.n	8012326 <remove_chain+0xae>
			fs->free_clst++;
 801230e:	69bb      	ldr	r3, [r7, #24]
 8012310:	695b      	ldr	r3, [r3, #20]
 8012312:	1c5a      	adds	r2, r3, #1
 8012314:	69bb      	ldr	r3, [r7, #24]
 8012316:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8012318:	69bb      	ldr	r3, [r7, #24]
 801231a:	791b      	ldrb	r3, [r3, #4]
 801231c:	f043 0301 	orr.w	r3, r3, #1
 8012320:	b2da      	uxtb	r2, r3
 8012322:	69bb      	ldr	r3, [r7, #24]
 8012324:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8012326:	697b      	ldr	r3, [r7, #20]
 8012328:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801232a:	69bb      	ldr	r3, [r7, #24]
 801232c:	69db      	ldr	r3, [r3, #28]
 801232e:	68ba      	ldr	r2, [r7, #8]
 8012330:	429a      	cmp	r2, r3
 8012332:	d3c6      	bcc.n	80122c2 <remove_chain+0x4a>
 8012334:	e000      	b.n	8012338 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8012336:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8012338:	2300      	movs	r3, #0
}
 801233a:	4618      	mov	r0, r3
 801233c:	3720      	adds	r7, #32
 801233e:	46bd      	mov	sp, r7
 8012340:	bd80      	pop	{r7, pc}

08012342 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8012342:	b580      	push	{r7, lr}
 8012344:	b088      	sub	sp, #32
 8012346:	af00      	add	r7, sp, #0
 8012348:	6078      	str	r0, [r7, #4]
 801234a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8012352:	683b      	ldr	r3, [r7, #0]
 8012354:	2b00      	cmp	r3, #0
 8012356:	d10d      	bne.n	8012374 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8012358:	693b      	ldr	r3, [r7, #16]
 801235a:	691b      	ldr	r3, [r3, #16]
 801235c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801235e:	69bb      	ldr	r3, [r7, #24]
 8012360:	2b00      	cmp	r3, #0
 8012362:	d004      	beq.n	801236e <create_chain+0x2c>
 8012364:	693b      	ldr	r3, [r7, #16]
 8012366:	69db      	ldr	r3, [r3, #28]
 8012368:	69ba      	ldr	r2, [r7, #24]
 801236a:	429a      	cmp	r2, r3
 801236c:	d31b      	bcc.n	80123a6 <create_chain+0x64>
 801236e:	2301      	movs	r3, #1
 8012370:	61bb      	str	r3, [r7, #24]
 8012372:	e018      	b.n	80123a6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8012374:	6839      	ldr	r1, [r7, #0]
 8012376:	6878      	ldr	r0, [r7, #4]
 8012378:	f7ff fd97 	bl	8011eaa <get_fat>
 801237c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	2b01      	cmp	r3, #1
 8012382:	d801      	bhi.n	8012388 <create_chain+0x46>
 8012384:	2301      	movs	r3, #1
 8012386:	e070      	b.n	801246a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8012388:	68fb      	ldr	r3, [r7, #12]
 801238a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801238e:	d101      	bne.n	8012394 <create_chain+0x52>
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	e06a      	b.n	801246a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8012394:	693b      	ldr	r3, [r7, #16]
 8012396:	69db      	ldr	r3, [r3, #28]
 8012398:	68fa      	ldr	r2, [r7, #12]
 801239a:	429a      	cmp	r2, r3
 801239c:	d201      	bcs.n	80123a2 <create_chain+0x60>
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	e063      	b.n	801246a <create_chain+0x128>
		scl = clst;
 80123a2:	683b      	ldr	r3, [r7, #0]
 80123a4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80123a6:	69bb      	ldr	r3, [r7, #24]
 80123a8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80123aa:	69fb      	ldr	r3, [r7, #28]
 80123ac:	3301      	adds	r3, #1
 80123ae:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80123b0:	693b      	ldr	r3, [r7, #16]
 80123b2:	69db      	ldr	r3, [r3, #28]
 80123b4:	69fa      	ldr	r2, [r7, #28]
 80123b6:	429a      	cmp	r2, r3
 80123b8:	d307      	bcc.n	80123ca <create_chain+0x88>
				ncl = 2;
 80123ba:	2302      	movs	r3, #2
 80123bc:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80123be:	69fa      	ldr	r2, [r7, #28]
 80123c0:	69bb      	ldr	r3, [r7, #24]
 80123c2:	429a      	cmp	r2, r3
 80123c4:	d901      	bls.n	80123ca <create_chain+0x88>
 80123c6:	2300      	movs	r3, #0
 80123c8:	e04f      	b.n	801246a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80123ca:	69f9      	ldr	r1, [r7, #28]
 80123cc:	6878      	ldr	r0, [r7, #4]
 80123ce:	f7ff fd6c 	bl	8011eaa <get_fat>
 80123d2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80123d4:	68fb      	ldr	r3, [r7, #12]
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	d00e      	beq.n	80123f8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80123da:	68fb      	ldr	r3, [r7, #12]
 80123dc:	2b01      	cmp	r3, #1
 80123de:	d003      	beq.n	80123e8 <create_chain+0xa6>
 80123e0:	68fb      	ldr	r3, [r7, #12]
 80123e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123e6:	d101      	bne.n	80123ec <create_chain+0xaa>
 80123e8:	68fb      	ldr	r3, [r7, #12]
 80123ea:	e03e      	b.n	801246a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80123ec:	69fa      	ldr	r2, [r7, #28]
 80123ee:	69bb      	ldr	r3, [r7, #24]
 80123f0:	429a      	cmp	r2, r3
 80123f2:	d1da      	bne.n	80123aa <create_chain+0x68>
 80123f4:	2300      	movs	r3, #0
 80123f6:	e038      	b.n	801246a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80123f8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80123fa:	f04f 32ff 	mov.w	r2, #4294967295
 80123fe:	69f9      	ldr	r1, [r7, #28]
 8012400:	6938      	ldr	r0, [r7, #16]
 8012402:	f7ff fe22 	bl	801204a <put_fat>
 8012406:	4603      	mov	r3, r0
 8012408:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 801240a:	7dfb      	ldrb	r3, [r7, #23]
 801240c:	2b00      	cmp	r3, #0
 801240e:	d109      	bne.n	8012424 <create_chain+0xe2>
 8012410:	683b      	ldr	r3, [r7, #0]
 8012412:	2b00      	cmp	r3, #0
 8012414:	d006      	beq.n	8012424 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8012416:	69fa      	ldr	r2, [r7, #28]
 8012418:	6839      	ldr	r1, [r7, #0]
 801241a:	6938      	ldr	r0, [r7, #16]
 801241c:	f7ff fe15 	bl	801204a <put_fat>
 8012420:	4603      	mov	r3, r0
 8012422:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8012424:	7dfb      	ldrb	r3, [r7, #23]
 8012426:	2b00      	cmp	r3, #0
 8012428:	d116      	bne.n	8012458 <create_chain+0x116>
		fs->last_clst = ncl;
 801242a:	693b      	ldr	r3, [r7, #16]
 801242c:	69fa      	ldr	r2, [r7, #28]
 801242e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8012430:	693b      	ldr	r3, [r7, #16]
 8012432:	695a      	ldr	r2, [r3, #20]
 8012434:	693b      	ldr	r3, [r7, #16]
 8012436:	69db      	ldr	r3, [r3, #28]
 8012438:	3b02      	subs	r3, #2
 801243a:	429a      	cmp	r2, r3
 801243c:	d804      	bhi.n	8012448 <create_chain+0x106>
 801243e:	693b      	ldr	r3, [r7, #16]
 8012440:	695b      	ldr	r3, [r3, #20]
 8012442:	1e5a      	subs	r2, r3, #1
 8012444:	693b      	ldr	r3, [r7, #16]
 8012446:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8012448:	693b      	ldr	r3, [r7, #16]
 801244a:	791b      	ldrb	r3, [r3, #4]
 801244c:	f043 0301 	orr.w	r3, r3, #1
 8012450:	b2da      	uxtb	r2, r3
 8012452:	693b      	ldr	r3, [r7, #16]
 8012454:	711a      	strb	r2, [r3, #4]
 8012456:	e007      	b.n	8012468 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8012458:	7dfb      	ldrb	r3, [r7, #23]
 801245a:	2b01      	cmp	r3, #1
 801245c:	d102      	bne.n	8012464 <create_chain+0x122>
 801245e:	f04f 33ff 	mov.w	r3, #4294967295
 8012462:	e000      	b.n	8012466 <create_chain+0x124>
 8012464:	2301      	movs	r3, #1
 8012466:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8012468:	69fb      	ldr	r3, [r7, #28]
}
 801246a:	4618      	mov	r0, r3
 801246c:	3720      	adds	r7, #32
 801246e:	46bd      	mov	sp, r7
 8012470:	bd80      	pop	{r7, pc}

08012472 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8012472:	b480      	push	{r7}
 8012474:	b087      	sub	sp, #28
 8012476:	af00      	add	r7, sp, #0
 8012478:	6078      	str	r0, [r7, #4]
 801247a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	681b      	ldr	r3, [r3, #0]
 8012480:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012486:	3304      	adds	r3, #4
 8012488:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801248a:	68fb      	ldr	r3, [r7, #12]
 801248c:	899b      	ldrh	r3, [r3, #12]
 801248e:	461a      	mov	r2, r3
 8012490:	683b      	ldr	r3, [r7, #0]
 8012492:	fbb3 f3f2 	udiv	r3, r3, r2
 8012496:	68fa      	ldr	r2, [r7, #12]
 8012498:	8952      	ldrh	r2, [r2, #10]
 801249a:	fbb3 f3f2 	udiv	r3, r3, r2
 801249e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80124a0:	693b      	ldr	r3, [r7, #16]
 80124a2:	1d1a      	adds	r2, r3, #4
 80124a4:	613a      	str	r2, [r7, #16]
 80124a6:	681b      	ldr	r3, [r3, #0]
 80124a8:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80124aa:	68bb      	ldr	r3, [r7, #8]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d101      	bne.n	80124b4 <clmt_clust+0x42>
 80124b0:	2300      	movs	r3, #0
 80124b2:	e010      	b.n	80124d6 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80124b4:	697a      	ldr	r2, [r7, #20]
 80124b6:	68bb      	ldr	r3, [r7, #8]
 80124b8:	429a      	cmp	r2, r3
 80124ba:	d307      	bcc.n	80124cc <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 80124bc:	697a      	ldr	r2, [r7, #20]
 80124be:	68bb      	ldr	r3, [r7, #8]
 80124c0:	1ad3      	subs	r3, r2, r3
 80124c2:	617b      	str	r3, [r7, #20]
 80124c4:	693b      	ldr	r3, [r7, #16]
 80124c6:	3304      	adds	r3, #4
 80124c8:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80124ca:	e7e9      	b.n	80124a0 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80124cc:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80124ce:	693b      	ldr	r3, [r7, #16]
 80124d0:	681a      	ldr	r2, [r3, #0]
 80124d2:	697b      	ldr	r3, [r7, #20]
 80124d4:	4413      	add	r3, r2
}
 80124d6:	4618      	mov	r0, r3
 80124d8:	371c      	adds	r7, #28
 80124da:	46bd      	mov	sp, r7
 80124dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124e0:	4770      	bx	lr

080124e2 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80124e2:	b580      	push	{r7, lr}
 80124e4:	b086      	sub	sp, #24
 80124e6:	af00      	add	r7, sp, #0
 80124e8:	6078      	str	r0, [r7, #4]
 80124ea:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	681b      	ldr	r3, [r3, #0]
 80124f0:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80124f2:	683b      	ldr	r3, [r7, #0]
 80124f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80124f8:	d204      	bcs.n	8012504 <dir_sdi+0x22>
 80124fa:	683b      	ldr	r3, [r7, #0]
 80124fc:	f003 031f 	and.w	r3, r3, #31
 8012500:	2b00      	cmp	r3, #0
 8012502:	d001      	beq.n	8012508 <dir_sdi+0x26>
		return FR_INT_ERR;
 8012504:	2302      	movs	r3, #2
 8012506:	e071      	b.n	80125ec <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	683a      	ldr	r2, [r7, #0]
 801250c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	689b      	ldr	r3, [r3, #8]
 8012512:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8012514:	697b      	ldr	r3, [r7, #20]
 8012516:	2b00      	cmp	r3, #0
 8012518:	d106      	bne.n	8012528 <dir_sdi+0x46>
 801251a:	693b      	ldr	r3, [r7, #16]
 801251c:	781b      	ldrb	r3, [r3, #0]
 801251e:	2b02      	cmp	r3, #2
 8012520:	d902      	bls.n	8012528 <dir_sdi+0x46>
		clst = fs->dirbase;
 8012522:	693b      	ldr	r3, [r7, #16]
 8012524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012526:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8012528:	697b      	ldr	r3, [r7, #20]
 801252a:	2b00      	cmp	r3, #0
 801252c:	d10c      	bne.n	8012548 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 801252e:	683b      	ldr	r3, [r7, #0]
 8012530:	095b      	lsrs	r3, r3, #5
 8012532:	693a      	ldr	r2, [r7, #16]
 8012534:	8912      	ldrh	r2, [r2, #8]
 8012536:	4293      	cmp	r3, r2
 8012538:	d301      	bcc.n	801253e <dir_sdi+0x5c>
 801253a:	2302      	movs	r3, #2
 801253c:	e056      	b.n	80125ec <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 801253e:	693b      	ldr	r3, [r7, #16]
 8012540:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	61da      	str	r2, [r3, #28]
 8012546:	e02d      	b.n	80125a4 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8012548:	693b      	ldr	r3, [r7, #16]
 801254a:	895b      	ldrh	r3, [r3, #10]
 801254c:	461a      	mov	r2, r3
 801254e:	693b      	ldr	r3, [r7, #16]
 8012550:	899b      	ldrh	r3, [r3, #12]
 8012552:	fb03 f302 	mul.w	r3, r3, r2
 8012556:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8012558:	e019      	b.n	801258e <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	6979      	ldr	r1, [r7, #20]
 801255e:	4618      	mov	r0, r3
 8012560:	f7ff fca3 	bl	8011eaa <get_fat>
 8012564:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8012566:	697b      	ldr	r3, [r7, #20]
 8012568:	f1b3 3fff 	cmp.w	r3, #4294967295
 801256c:	d101      	bne.n	8012572 <dir_sdi+0x90>
 801256e:	2301      	movs	r3, #1
 8012570:	e03c      	b.n	80125ec <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8012572:	697b      	ldr	r3, [r7, #20]
 8012574:	2b01      	cmp	r3, #1
 8012576:	d904      	bls.n	8012582 <dir_sdi+0xa0>
 8012578:	693b      	ldr	r3, [r7, #16]
 801257a:	69db      	ldr	r3, [r3, #28]
 801257c:	697a      	ldr	r2, [r7, #20]
 801257e:	429a      	cmp	r2, r3
 8012580:	d301      	bcc.n	8012586 <dir_sdi+0xa4>
 8012582:	2302      	movs	r3, #2
 8012584:	e032      	b.n	80125ec <dir_sdi+0x10a>
			ofs -= csz;
 8012586:	683a      	ldr	r2, [r7, #0]
 8012588:	68fb      	ldr	r3, [r7, #12]
 801258a:	1ad3      	subs	r3, r2, r3
 801258c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801258e:	683a      	ldr	r2, [r7, #0]
 8012590:	68fb      	ldr	r3, [r7, #12]
 8012592:	429a      	cmp	r2, r3
 8012594:	d2e1      	bcs.n	801255a <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8012596:	6979      	ldr	r1, [r7, #20]
 8012598:	6938      	ldr	r0, [r7, #16]
 801259a:	f7ff fc67 	bl	8011e6c <clust2sect>
 801259e:	4602      	mov	r2, r0
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	697a      	ldr	r2, [r7, #20]
 80125a8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	69db      	ldr	r3, [r3, #28]
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	d101      	bne.n	80125b6 <dir_sdi+0xd4>
 80125b2:	2302      	movs	r3, #2
 80125b4:	e01a      	b.n	80125ec <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80125b6:	687b      	ldr	r3, [r7, #4]
 80125b8:	69da      	ldr	r2, [r3, #28]
 80125ba:	693b      	ldr	r3, [r7, #16]
 80125bc:	899b      	ldrh	r3, [r3, #12]
 80125be:	4619      	mov	r1, r3
 80125c0:	683b      	ldr	r3, [r7, #0]
 80125c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80125c6:	441a      	add	r2, r3
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80125cc:	693b      	ldr	r3, [r7, #16]
 80125ce:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80125d2:	693b      	ldr	r3, [r7, #16]
 80125d4:	899b      	ldrh	r3, [r3, #12]
 80125d6:	461a      	mov	r2, r3
 80125d8:	683b      	ldr	r3, [r7, #0]
 80125da:	fbb3 f0f2 	udiv	r0, r3, r2
 80125de:	fb02 f200 	mul.w	r2, r2, r0
 80125e2:	1a9b      	subs	r3, r3, r2
 80125e4:	18ca      	adds	r2, r1, r3
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80125ea:	2300      	movs	r3, #0
}
 80125ec:	4618      	mov	r0, r3
 80125ee:	3718      	adds	r7, #24
 80125f0:	46bd      	mov	sp, r7
 80125f2:	bd80      	pop	{r7, pc}

080125f4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80125f4:	b580      	push	{r7, lr}
 80125f6:	b086      	sub	sp, #24
 80125f8:	af00      	add	r7, sp, #0
 80125fa:	6078      	str	r0, [r7, #4]
 80125fc:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	681b      	ldr	r3, [r3, #0]
 8012602:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	695b      	ldr	r3, [r3, #20]
 8012608:	3320      	adds	r3, #32
 801260a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	69db      	ldr	r3, [r3, #28]
 8012610:	2b00      	cmp	r3, #0
 8012612:	d003      	beq.n	801261c <dir_next+0x28>
 8012614:	68bb      	ldr	r3, [r7, #8]
 8012616:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801261a:	d301      	bcc.n	8012620 <dir_next+0x2c>
 801261c:	2304      	movs	r3, #4
 801261e:	e0bb      	b.n	8012798 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8012620:	68fb      	ldr	r3, [r7, #12]
 8012622:	899b      	ldrh	r3, [r3, #12]
 8012624:	461a      	mov	r2, r3
 8012626:	68bb      	ldr	r3, [r7, #8]
 8012628:	fbb3 f1f2 	udiv	r1, r3, r2
 801262c:	fb02 f201 	mul.w	r2, r2, r1
 8012630:	1a9b      	subs	r3, r3, r2
 8012632:	2b00      	cmp	r3, #0
 8012634:	f040 809d 	bne.w	8012772 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	69db      	ldr	r3, [r3, #28]
 801263c:	1c5a      	adds	r2, r3, #1
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	699b      	ldr	r3, [r3, #24]
 8012646:	2b00      	cmp	r3, #0
 8012648:	d10b      	bne.n	8012662 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801264a:	68bb      	ldr	r3, [r7, #8]
 801264c:	095b      	lsrs	r3, r3, #5
 801264e:	68fa      	ldr	r2, [r7, #12]
 8012650:	8912      	ldrh	r2, [r2, #8]
 8012652:	4293      	cmp	r3, r2
 8012654:	f0c0 808d 	bcc.w	8012772 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	2200      	movs	r2, #0
 801265c:	61da      	str	r2, [r3, #28]
 801265e:	2304      	movs	r3, #4
 8012660:	e09a      	b.n	8012798 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8012662:	68fb      	ldr	r3, [r7, #12]
 8012664:	899b      	ldrh	r3, [r3, #12]
 8012666:	461a      	mov	r2, r3
 8012668:	68bb      	ldr	r3, [r7, #8]
 801266a:	fbb3 f3f2 	udiv	r3, r3, r2
 801266e:	68fa      	ldr	r2, [r7, #12]
 8012670:	8952      	ldrh	r2, [r2, #10]
 8012672:	3a01      	subs	r2, #1
 8012674:	4013      	ands	r3, r2
 8012676:	2b00      	cmp	r3, #0
 8012678:	d17b      	bne.n	8012772 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801267a:	687a      	ldr	r2, [r7, #4]
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	699b      	ldr	r3, [r3, #24]
 8012680:	4619      	mov	r1, r3
 8012682:	4610      	mov	r0, r2
 8012684:	f7ff fc11 	bl	8011eaa <get_fat>
 8012688:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801268a:	697b      	ldr	r3, [r7, #20]
 801268c:	2b01      	cmp	r3, #1
 801268e:	d801      	bhi.n	8012694 <dir_next+0xa0>
 8012690:	2302      	movs	r3, #2
 8012692:	e081      	b.n	8012798 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8012694:	697b      	ldr	r3, [r7, #20]
 8012696:	f1b3 3fff 	cmp.w	r3, #4294967295
 801269a:	d101      	bne.n	80126a0 <dir_next+0xac>
 801269c:	2301      	movs	r3, #1
 801269e:	e07b      	b.n	8012798 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	69db      	ldr	r3, [r3, #28]
 80126a4:	697a      	ldr	r2, [r7, #20]
 80126a6:	429a      	cmp	r2, r3
 80126a8:	d359      	bcc.n	801275e <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80126aa:	683b      	ldr	r3, [r7, #0]
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d104      	bne.n	80126ba <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	2200      	movs	r2, #0
 80126b4:	61da      	str	r2, [r3, #28]
 80126b6:	2304      	movs	r3, #4
 80126b8:	e06e      	b.n	8012798 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80126ba:	687a      	ldr	r2, [r7, #4]
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	699b      	ldr	r3, [r3, #24]
 80126c0:	4619      	mov	r1, r3
 80126c2:	4610      	mov	r0, r2
 80126c4:	f7ff fe3d 	bl	8012342 <create_chain>
 80126c8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80126ca:	697b      	ldr	r3, [r7, #20]
 80126cc:	2b00      	cmp	r3, #0
 80126ce:	d101      	bne.n	80126d4 <dir_next+0xe0>
 80126d0:	2307      	movs	r3, #7
 80126d2:	e061      	b.n	8012798 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80126d4:	697b      	ldr	r3, [r7, #20]
 80126d6:	2b01      	cmp	r3, #1
 80126d8:	d101      	bne.n	80126de <dir_next+0xea>
 80126da:	2302      	movs	r3, #2
 80126dc:	e05c      	b.n	8012798 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80126de:	697b      	ldr	r3, [r7, #20]
 80126e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80126e4:	d101      	bne.n	80126ea <dir_next+0xf6>
 80126e6:	2301      	movs	r3, #1
 80126e8:	e056      	b.n	8012798 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80126ea:	68f8      	ldr	r0, [r7, #12]
 80126ec:	f7ff fadc 	bl	8011ca8 <sync_window>
 80126f0:	4603      	mov	r3, r0
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d001      	beq.n	80126fa <dir_next+0x106>
 80126f6:	2301      	movs	r3, #1
 80126f8:	e04e      	b.n	8012798 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80126fa:	68fb      	ldr	r3, [r7, #12]
 80126fc:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8012700:	68fb      	ldr	r3, [r7, #12]
 8012702:	899b      	ldrh	r3, [r3, #12]
 8012704:	461a      	mov	r2, r3
 8012706:	2100      	movs	r1, #0
 8012708:	f7ff f905 	bl	8011916 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801270c:	2300      	movs	r3, #0
 801270e:	613b      	str	r3, [r7, #16]
 8012710:	6979      	ldr	r1, [r7, #20]
 8012712:	68f8      	ldr	r0, [r7, #12]
 8012714:	f7ff fbaa 	bl	8011e6c <clust2sect>
 8012718:	4602      	mov	r2, r0
 801271a:	68fb      	ldr	r3, [r7, #12]
 801271c:	635a      	str	r2, [r3, #52]	; 0x34
 801271e:	e012      	b.n	8012746 <dir_next+0x152>
						fs->wflag = 1;
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	2201      	movs	r2, #1
 8012724:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8012726:	68f8      	ldr	r0, [r7, #12]
 8012728:	f7ff fabe 	bl	8011ca8 <sync_window>
 801272c:	4603      	mov	r3, r0
 801272e:	2b00      	cmp	r3, #0
 8012730:	d001      	beq.n	8012736 <dir_next+0x142>
 8012732:	2301      	movs	r3, #1
 8012734:	e030      	b.n	8012798 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8012736:	693b      	ldr	r3, [r7, #16]
 8012738:	3301      	adds	r3, #1
 801273a:	613b      	str	r3, [r7, #16]
 801273c:	68fb      	ldr	r3, [r7, #12]
 801273e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012740:	1c5a      	adds	r2, r3, #1
 8012742:	68fb      	ldr	r3, [r7, #12]
 8012744:	635a      	str	r2, [r3, #52]	; 0x34
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	895b      	ldrh	r3, [r3, #10]
 801274a:	461a      	mov	r2, r3
 801274c:	693b      	ldr	r3, [r7, #16]
 801274e:	4293      	cmp	r3, r2
 8012750:	d3e6      	bcc.n	8012720 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8012752:	68fb      	ldr	r3, [r7, #12]
 8012754:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8012756:	693b      	ldr	r3, [r7, #16]
 8012758:	1ad2      	subs	r2, r2, r3
 801275a:	68fb      	ldr	r3, [r7, #12]
 801275c:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	697a      	ldr	r2, [r7, #20]
 8012762:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8012764:	6979      	ldr	r1, [r7, #20]
 8012766:	68f8      	ldr	r0, [r7, #12]
 8012768:	f7ff fb80 	bl	8011e6c <clust2sect>
 801276c:	4602      	mov	r2, r0
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	68ba      	ldr	r2, [r7, #8]
 8012776:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8012778:	68fb      	ldr	r3, [r7, #12]
 801277a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801277e:	68fb      	ldr	r3, [r7, #12]
 8012780:	899b      	ldrh	r3, [r3, #12]
 8012782:	461a      	mov	r2, r3
 8012784:	68bb      	ldr	r3, [r7, #8]
 8012786:	fbb3 f0f2 	udiv	r0, r3, r2
 801278a:	fb02 f200 	mul.w	r2, r2, r0
 801278e:	1a9b      	subs	r3, r3, r2
 8012790:	18ca      	adds	r2, r1, r3
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8012796:	2300      	movs	r3, #0
}
 8012798:	4618      	mov	r0, r3
 801279a:	3718      	adds	r7, #24
 801279c:	46bd      	mov	sp, r7
 801279e:	bd80      	pop	{r7, pc}

080127a0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80127a0:	b580      	push	{r7, lr}
 80127a2:	b086      	sub	sp, #24
 80127a4:	af00      	add	r7, sp, #0
 80127a6:	6078      	str	r0, [r7, #4]
 80127a8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80127b0:	2100      	movs	r1, #0
 80127b2:	6878      	ldr	r0, [r7, #4]
 80127b4:	f7ff fe95 	bl	80124e2 <dir_sdi>
 80127b8:	4603      	mov	r3, r0
 80127ba:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80127bc:	7dfb      	ldrb	r3, [r7, #23]
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d12b      	bne.n	801281a <dir_alloc+0x7a>
		n = 0;
 80127c2:	2300      	movs	r3, #0
 80127c4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	69db      	ldr	r3, [r3, #28]
 80127ca:	4619      	mov	r1, r3
 80127cc:	68f8      	ldr	r0, [r7, #12]
 80127ce:	f7ff faaf 	bl	8011d30 <move_window>
 80127d2:	4603      	mov	r3, r0
 80127d4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80127d6:	7dfb      	ldrb	r3, [r7, #23]
 80127d8:	2b00      	cmp	r3, #0
 80127da:	d11d      	bne.n	8012818 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	6a1b      	ldr	r3, [r3, #32]
 80127e0:	781b      	ldrb	r3, [r3, #0]
 80127e2:	2be5      	cmp	r3, #229	; 0xe5
 80127e4:	d004      	beq.n	80127f0 <dir_alloc+0x50>
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	6a1b      	ldr	r3, [r3, #32]
 80127ea:	781b      	ldrb	r3, [r3, #0]
 80127ec:	2b00      	cmp	r3, #0
 80127ee:	d107      	bne.n	8012800 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80127f0:	693b      	ldr	r3, [r7, #16]
 80127f2:	3301      	adds	r3, #1
 80127f4:	613b      	str	r3, [r7, #16]
 80127f6:	693a      	ldr	r2, [r7, #16]
 80127f8:	683b      	ldr	r3, [r7, #0]
 80127fa:	429a      	cmp	r2, r3
 80127fc:	d102      	bne.n	8012804 <dir_alloc+0x64>
 80127fe:	e00c      	b.n	801281a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8012800:	2300      	movs	r3, #0
 8012802:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8012804:	2101      	movs	r1, #1
 8012806:	6878      	ldr	r0, [r7, #4]
 8012808:	f7ff fef4 	bl	80125f4 <dir_next>
 801280c:	4603      	mov	r3, r0
 801280e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8012810:	7dfb      	ldrb	r3, [r7, #23]
 8012812:	2b00      	cmp	r3, #0
 8012814:	d0d7      	beq.n	80127c6 <dir_alloc+0x26>
 8012816:	e000      	b.n	801281a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8012818:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801281a:	7dfb      	ldrb	r3, [r7, #23]
 801281c:	2b04      	cmp	r3, #4
 801281e:	d101      	bne.n	8012824 <dir_alloc+0x84>
 8012820:	2307      	movs	r3, #7
 8012822:	75fb      	strb	r3, [r7, #23]
	return res;
 8012824:	7dfb      	ldrb	r3, [r7, #23]
}
 8012826:	4618      	mov	r0, r3
 8012828:	3718      	adds	r7, #24
 801282a:	46bd      	mov	sp, r7
 801282c:	bd80      	pop	{r7, pc}

0801282e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801282e:	b580      	push	{r7, lr}
 8012830:	b084      	sub	sp, #16
 8012832:	af00      	add	r7, sp, #0
 8012834:	6078      	str	r0, [r7, #4]
 8012836:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8012838:	683b      	ldr	r3, [r7, #0]
 801283a:	331a      	adds	r3, #26
 801283c:	4618      	mov	r0, r3
 801283e:	f7fe ffc7 	bl	80117d0 <ld_word>
 8012842:	4603      	mov	r3, r0
 8012844:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	781b      	ldrb	r3, [r3, #0]
 801284a:	2b03      	cmp	r3, #3
 801284c:	d109      	bne.n	8012862 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801284e:	683b      	ldr	r3, [r7, #0]
 8012850:	3314      	adds	r3, #20
 8012852:	4618      	mov	r0, r3
 8012854:	f7fe ffbc 	bl	80117d0 <ld_word>
 8012858:	4603      	mov	r3, r0
 801285a:	041b      	lsls	r3, r3, #16
 801285c:	68fa      	ldr	r2, [r7, #12]
 801285e:	4313      	orrs	r3, r2
 8012860:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8012862:	68fb      	ldr	r3, [r7, #12]
}
 8012864:	4618      	mov	r0, r3
 8012866:	3710      	adds	r7, #16
 8012868:	46bd      	mov	sp, r7
 801286a:	bd80      	pop	{r7, pc}

0801286c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801286c:	b580      	push	{r7, lr}
 801286e:	b084      	sub	sp, #16
 8012870:	af00      	add	r7, sp, #0
 8012872:	60f8      	str	r0, [r7, #12]
 8012874:	60b9      	str	r1, [r7, #8]
 8012876:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8012878:	68bb      	ldr	r3, [r7, #8]
 801287a:	331a      	adds	r3, #26
 801287c:	687a      	ldr	r2, [r7, #4]
 801287e:	b292      	uxth	r2, r2
 8012880:	4611      	mov	r1, r2
 8012882:	4618      	mov	r0, r3
 8012884:	f7fe ffdf 	bl	8011846 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8012888:	68fb      	ldr	r3, [r7, #12]
 801288a:	781b      	ldrb	r3, [r3, #0]
 801288c:	2b03      	cmp	r3, #3
 801288e:	d109      	bne.n	80128a4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8012890:	68bb      	ldr	r3, [r7, #8]
 8012892:	f103 0214 	add.w	r2, r3, #20
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	0c1b      	lsrs	r3, r3, #16
 801289a:	b29b      	uxth	r3, r3
 801289c:	4619      	mov	r1, r3
 801289e:	4610      	mov	r0, r2
 80128a0:	f7fe ffd1 	bl	8011846 <st_word>
	}
}
 80128a4:	bf00      	nop
 80128a6:	3710      	adds	r7, #16
 80128a8:	46bd      	mov	sp, r7
 80128aa:	bd80      	pop	{r7, pc}

080128ac <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80128ac:	b580      	push	{r7, lr}
 80128ae:	b086      	sub	sp, #24
 80128b0:	af00      	add	r7, sp, #0
 80128b2:	6078      	str	r0, [r7, #4]
 80128b4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 80128b6:	2304      	movs	r3, #4
 80128b8:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	681b      	ldr	r3, [r3, #0]
 80128be:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 80128c0:	e03c      	b.n	801293c <dir_read+0x90>
		res = move_window(fs, dp->sect);
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	69db      	ldr	r3, [r3, #28]
 80128c6:	4619      	mov	r1, r3
 80128c8:	6938      	ldr	r0, [r7, #16]
 80128ca:	f7ff fa31 	bl	8011d30 <move_window>
 80128ce:	4603      	mov	r3, r0
 80128d0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80128d2:	7dfb      	ldrb	r3, [r7, #23]
 80128d4:	2b00      	cmp	r3, #0
 80128d6:	d136      	bne.n	8012946 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	6a1b      	ldr	r3, [r3, #32]
 80128dc:	781b      	ldrb	r3, [r3, #0]
 80128de:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 80128e0:	7bfb      	ldrb	r3, [r7, #15]
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d102      	bne.n	80128ec <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80128e6:	2304      	movs	r3, #4
 80128e8:	75fb      	strb	r3, [r7, #23]
 80128ea:	e031      	b.n	8012950 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	6a1b      	ldr	r3, [r3, #32]
 80128f0:	330b      	adds	r3, #11
 80128f2:	781b      	ldrb	r3, [r3, #0]
 80128f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80128f8:	73bb      	strb	r3, [r7, #14]
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	7bba      	ldrb	r2, [r7, #14]
 80128fe:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8012900:	7bfb      	ldrb	r3, [r7, #15]
 8012902:	2be5      	cmp	r3, #229	; 0xe5
 8012904:	d011      	beq.n	801292a <dir_read+0x7e>
 8012906:	7bfb      	ldrb	r3, [r7, #15]
 8012908:	2b2e      	cmp	r3, #46	; 0x2e
 801290a:	d00e      	beq.n	801292a <dir_read+0x7e>
 801290c:	7bbb      	ldrb	r3, [r7, #14]
 801290e:	2b0f      	cmp	r3, #15
 8012910:	d00b      	beq.n	801292a <dir_read+0x7e>
 8012912:	7bbb      	ldrb	r3, [r7, #14]
 8012914:	f023 0320 	bic.w	r3, r3, #32
 8012918:	2b08      	cmp	r3, #8
 801291a:	bf0c      	ite	eq
 801291c:	2301      	moveq	r3, #1
 801291e:	2300      	movne	r3, #0
 8012920:	b2db      	uxtb	r3, r3
 8012922:	461a      	mov	r2, r3
 8012924:	683b      	ldr	r3, [r7, #0]
 8012926:	4293      	cmp	r3, r2
 8012928:	d00f      	beq.n	801294a <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 801292a:	2100      	movs	r1, #0
 801292c:	6878      	ldr	r0, [r7, #4]
 801292e:	f7ff fe61 	bl	80125f4 <dir_next>
 8012932:	4603      	mov	r3, r0
 8012934:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8012936:	7dfb      	ldrb	r3, [r7, #23]
 8012938:	2b00      	cmp	r3, #0
 801293a:	d108      	bne.n	801294e <dir_read+0xa2>
	while (dp->sect) {
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	69db      	ldr	r3, [r3, #28]
 8012940:	2b00      	cmp	r3, #0
 8012942:	d1be      	bne.n	80128c2 <dir_read+0x16>
 8012944:	e004      	b.n	8012950 <dir_read+0xa4>
		if (res != FR_OK) break;
 8012946:	bf00      	nop
 8012948:	e002      	b.n	8012950 <dir_read+0xa4>
				break;
 801294a:	bf00      	nop
 801294c:	e000      	b.n	8012950 <dir_read+0xa4>
		if (res != FR_OK) break;
 801294e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8012950:	7dfb      	ldrb	r3, [r7, #23]
 8012952:	2b00      	cmp	r3, #0
 8012954:	d002      	beq.n	801295c <dir_read+0xb0>
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	2200      	movs	r2, #0
 801295a:	61da      	str	r2, [r3, #28]
	return res;
 801295c:	7dfb      	ldrb	r3, [r7, #23]
}
 801295e:	4618      	mov	r0, r3
 8012960:	3718      	adds	r7, #24
 8012962:	46bd      	mov	sp, r7
 8012964:	bd80      	pop	{r7, pc}

08012966 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8012966:	b580      	push	{r7, lr}
 8012968:	b086      	sub	sp, #24
 801296a:	af00      	add	r7, sp, #0
 801296c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801296e:	687b      	ldr	r3, [r7, #4]
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8012974:	2100      	movs	r1, #0
 8012976:	6878      	ldr	r0, [r7, #4]
 8012978:	f7ff fdb3 	bl	80124e2 <dir_sdi>
 801297c:	4603      	mov	r3, r0
 801297e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8012980:	7dfb      	ldrb	r3, [r7, #23]
 8012982:	2b00      	cmp	r3, #0
 8012984:	d001      	beq.n	801298a <dir_find+0x24>
 8012986:	7dfb      	ldrb	r3, [r7, #23]
 8012988:	e03e      	b.n	8012a08 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	69db      	ldr	r3, [r3, #28]
 801298e:	4619      	mov	r1, r3
 8012990:	6938      	ldr	r0, [r7, #16]
 8012992:	f7ff f9cd 	bl	8011d30 <move_window>
 8012996:	4603      	mov	r3, r0
 8012998:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801299a:	7dfb      	ldrb	r3, [r7, #23]
 801299c:	2b00      	cmp	r3, #0
 801299e:	d12f      	bne.n	8012a00 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	6a1b      	ldr	r3, [r3, #32]
 80129a4:	781b      	ldrb	r3, [r3, #0]
 80129a6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80129a8:	7bfb      	ldrb	r3, [r7, #15]
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d102      	bne.n	80129b4 <dir_find+0x4e>
 80129ae:	2304      	movs	r3, #4
 80129b0:	75fb      	strb	r3, [r7, #23]
 80129b2:	e028      	b.n	8012a06 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	6a1b      	ldr	r3, [r3, #32]
 80129b8:	330b      	adds	r3, #11
 80129ba:	781b      	ldrb	r3, [r3, #0]
 80129bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80129c0:	b2da      	uxtb	r2, r3
 80129c2:	687b      	ldr	r3, [r7, #4]
 80129c4:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	6a1b      	ldr	r3, [r3, #32]
 80129ca:	330b      	adds	r3, #11
 80129cc:	781b      	ldrb	r3, [r3, #0]
 80129ce:	f003 0308 	and.w	r3, r3, #8
 80129d2:	2b00      	cmp	r3, #0
 80129d4:	d10a      	bne.n	80129ec <dir_find+0x86>
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	6a18      	ldr	r0, [r3, #32]
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	3324      	adds	r3, #36	; 0x24
 80129de:	220b      	movs	r2, #11
 80129e0:	4619      	mov	r1, r3
 80129e2:	f7fe ffb2 	bl	801194a <mem_cmp>
 80129e6:	4603      	mov	r3, r0
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d00b      	beq.n	8012a04 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80129ec:	2100      	movs	r1, #0
 80129ee:	6878      	ldr	r0, [r7, #4]
 80129f0:	f7ff fe00 	bl	80125f4 <dir_next>
 80129f4:	4603      	mov	r3, r0
 80129f6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80129f8:	7dfb      	ldrb	r3, [r7, #23]
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d0c5      	beq.n	801298a <dir_find+0x24>
 80129fe:	e002      	b.n	8012a06 <dir_find+0xa0>
		if (res != FR_OK) break;
 8012a00:	bf00      	nop
 8012a02:	e000      	b.n	8012a06 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8012a04:	bf00      	nop

	return res;
 8012a06:	7dfb      	ldrb	r3, [r7, #23]
}
 8012a08:	4618      	mov	r0, r3
 8012a0a:	3718      	adds	r7, #24
 8012a0c:	46bd      	mov	sp, r7
 8012a0e:	bd80      	pop	{r7, pc}

08012a10 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8012a10:	b580      	push	{r7, lr}
 8012a12:	b084      	sub	sp, #16
 8012a14:	af00      	add	r7, sp, #0
 8012a16:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	681b      	ldr	r3, [r3, #0]
 8012a1c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8012a1e:	2101      	movs	r1, #1
 8012a20:	6878      	ldr	r0, [r7, #4]
 8012a22:	f7ff febd 	bl	80127a0 <dir_alloc>
 8012a26:	4603      	mov	r3, r0
 8012a28:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8012a2a:	7bfb      	ldrb	r3, [r7, #15]
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d11c      	bne.n	8012a6a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	69db      	ldr	r3, [r3, #28]
 8012a34:	4619      	mov	r1, r3
 8012a36:	68b8      	ldr	r0, [r7, #8]
 8012a38:	f7ff f97a 	bl	8011d30 <move_window>
 8012a3c:	4603      	mov	r3, r0
 8012a3e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8012a40:	7bfb      	ldrb	r3, [r7, #15]
 8012a42:	2b00      	cmp	r3, #0
 8012a44:	d111      	bne.n	8012a6a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	6a1b      	ldr	r3, [r3, #32]
 8012a4a:	2220      	movs	r2, #32
 8012a4c:	2100      	movs	r1, #0
 8012a4e:	4618      	mov	r0, r3
 8012a50:	f7fe ff61 	bl	8011916 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	6a18      	ldr	r0, [r3, #32]
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	3324      	adds	r3, #36	; 0x24
 8012a5c:	220b      	movs	r2, #11
 8012a5e:	4619      	mov	r1, r3
 8012a60:	f7fe ff38 	bl	80118d4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8012a64:	68bb      	ldr	r3, [r7, #8]
 8012a66:	2201      	movs	r2, #1
 8012a68:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8012a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a6c:	4618      	mov	r0, r3
 8012a6e:	3710      	adds	r7, #16
 8012a70:	46bd      	mov	sp, r7
 8012a72:	bd80      	pop	{r7, pc}

08012a74 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8012a74:	b580      	push	{r7, lr}
 8012a76:	b084      	sub	sp, #16
 8012a78:	af00      	add	r7, sp, #0
 8012a7a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	681b      	ldr	r3, [r3, #0]
 8012a80:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	69db      	ldr	r3, [r3, #28]
 8012a86:	4619      	mov	r1, r3
 8012a88:	68f8      	ldr	r0, [r7, #12]
 8012a8a:	f7ff f951 	bl	8011d30 <move_window>
 8012a8e:	4603      	mov	r3, r0
 8012a90:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8012a92:	7afb      	ldrb	r3, [r7, #11]
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d106      	bne.n	8012aa6 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	6a1b      	ldr	r3, [r3, #32]
 8012a9c:	22e5      	movs	r2, #229	; 0xe5
 8012a9e:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	2201      	movs	r2, #1
 8012aa4:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8012aa6:	7afb      	ldrb	r3, [r7, #11]
}
 8012aa8:	4618      	mov	r0, r3
 8012aaa:	3710      	adds	r7, #16
 8012aac:	46bd      	mov	sp, r7
 8012aae:	bd80      	pop	{r7, pc}

08012ab0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8012ab0:	b580      	push	{r7, lr}
 8012ab2:	b088      	sub	sp, #32
 8012ab4:	af00      	add	r7, sp, #0
 8012ab6:	6078      	str	r0, [r7, #4]
 8012ab8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8012aba:	683b      	ldr	r3, [r7, #0]
 8012abc:	681b      	ldr	r3, [r3, #0]
 8012abe:	60fb      	str	r3, [r7, #12]
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	3324      	adds	r3, #36	; 0x24
 8012ac4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8012ac6:	220b      	movs	r2, #11
 8012ac8:	2120      	movs	r1, #32
 8012aca:	68b8      	ldr	r0, [r7, #8]
 8012acc:	f7fe ff23 	bl	8011916 <mem_set>
	si = i = 0; ni = 8;
 8012ad0:	2300      	movs	r3, #0
 8012ad2:	613b      	str	r3, [r7, #16]
 8012ad4:	693b      	ldr	r3, [r7, #16]
 8012ad6:	617b      	str	r3, [r7, #20]
 8012ad8:	2308      	movs	r3, #8
 8012ada:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 8012adc:	68fa      	ldr	r2, [r7, #12]
 8012ade:	697b      	ldr	r3, [r7, #20]
 8012ae0:	4413      	add	r3, r2
 8012ae2:	781b      	ldrb	r3, [r3, #0]
 8012ae4:	2b2e      	cmp	r3, #46	; 0x2e
 8012ae6:	d12f      	bne.n	8012b48 <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 8012ae8:	697b      	ldr	r3, [r7, #20]
 8012aea:	1c5a      	adds	r2, r3, #1
 8012aec:	617a      	str	r2, [r7, #20]
 8012aee:	68fa      	ldr	r2, [r7, #12]
 8012af0:	4413      	add	r3, r2
 8012af2:	781b      	ldrb	r3, [r3, #0]
 8012af4:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 8012af6:	7ffb      	ldrb	r3, [r7, #31]
 8012af8:	2b2e      	cmp	r3, #46	; 0x2e
 8012afa:	d10a      	bne.n	8012b12 <create_name+0x62>
 8012afc:	697b      	ldr	r3, [r7, #20]
 8012afe:	2b02      	cmp	r3, #2
 8012b00:	d807      	bhi.n	8012b12 <create_name+0x62>
			sfn[i++] = c;
 8012b02:	693b      	ldr	r3, [r7, #16]
 8012b04:	1c5a      	adds	r2, r3, #1
 8012b06:	613a      	str	r2, [r7, #16]
 8012b08:	68ba      	ldr	r2, [r7, #8]
 8012b0a:	4413      	add	r3, r2
 8012b0c:	7ffa      	ldrb	r2, [r7, #31]
 8012b0e:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 8012b10:	e7ea      	b.n	8012ae8 <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 8012b12:	7ffb      	ldrb	r3, [r7, #31]
 8012b14:	2b2f      	cmp	r3, #47	; 0x2f
 8012b16:	d007      	beq.n	8012b28 <create_name+0x78>
 8012b18:	7ffb      	ldrb	r3, [r7, #31]
 8012b1a:	2b5c      	cmp	r3, #92	; 0x5c
 8012b1c:	d004      	beq.n	8012b28 <create_name+0x78>
 8012b1e:	7ffb      	ldrb	r3, [r7, #31]
 8012b20:	2b20      	cmp	r3, #32
 8012b22:	d901      	bls.n	8012b28 <create_name+0x78>
 8012b24:	2306      	movs	r3, #6
 8012b26:	e084      	b.n	8012c32 <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 8012b28:	68fa      	ldr	r2, [r7, #12]
 8012b2a:	697b      	ldr	r3, [r7, #20]
 8012b2c:	441a      	add	r2, r3
 8012b2e:	683b      	ldr	r3, [r7, #0]
 8012b30:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 8012b32:	7ffb      	ldrb	r3, [r7, #31]
 8012b34:	2b20      	cmp	r3, #32
 8012b36:	d801      	bhi.n	8012b3c <create_name+0x8c>
 8012b38:	2224      	movs	r2, #36	; 0x24
 8012b3a:	e000      	b.n	8012b3e <create_name+0x8e>
 8012b3c:	2220      	movs	r2, #32
 8012b3e:	68bb      	ldr	r3, [r7, #8]
 8012b40:	330b      	adds	r3, #11
 8012b42:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 8012b44:	2300      	movs	r3, #0
 8012b46:	e074      	b.n	8012c32 <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8012b48:	697b      	ldr	r3, [r7, #20]
 8012b4a:	1c5a      	adds	r2, r3, #1
 8012b4c:	617a      	str	r2, [r7, #20]
 8012b4e:	68fa      	ldr	r2, [r7, #12]
 8012b50:	4413      	add	r3, r2
 8012b52:	781b      	ldrb	r3, [r3, #0]
 8012b54:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8012b56:	7ffb      	ldrb	r3, [r7, #31]
 8012b58:	2b20      	cmp	r3, #32
 8012b5a:	d94e      	bls.n	8012bfa <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8012b5c:	7ffb      	ldrb	r3, [r7, #31]
 8012b5e:	2b2f      	cmp	r3, #47	; 0x2f
 8012b60:	d006      	beq.n	8012b70 <create_name+0xc0>
 8012b62:	7ffb      	ldrb	r3, [r7, #31]
 8012b64:	2b5c      	cmp	r3, #92	; 0x5c
 8012b66:	d110      	bne.n	8012b8a <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8012b68:	e002      	b.n	8012b70 <create_name+0xc0>
 8012b6a:	697b      	ldr	r3, [r7, #20]
 8012b6c:	3301      	adds	r3, #1
 8012b6e:	617b      	str	r3, [r7, #20]
 8012b70:	68fa      	ldr	r2, [r7, #12]
 8012b72:	697b      	ldr	r3, [r7, #20]
 8012b74:	4413      	add	r3, r2
 8012b76:	781b      	ldrb	r3, [r3, #0]
 8012b78:	2b2f      	cmp	r3, #47	; 0x2f
 8012b7a:	d0f6      	beq.n	8012b6a <create_name+0xba>
 8012b7c:	68fa      	ldr	r2, [r7, #12]
 8012b7e:	697b      	ldr	r3, [r7, #20]
 8012b80:	4413      	add	r3, r2
 8012b82:	781b      	ldrb	r3, [r3, #0]
 8012b84:	2b5c      	cmp	r3, #92	; 0x5c
 8012b86:	d0f0      	beq.n	8012b6a <create_name+0xba>
			break;
 8012b88:	e038      	b.n	8012bfc <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8012b8a:	7ffb      	ldrb	r3, [r7, #31]
 8012b8c:	2b2e      	cmp	r3, #46	; 0x2e
 8012b8e:	d003      	beq.n	8012b98 <create_name+0xe8>
 8012b90:	693a      	ldr	r2, [r7, #16]
 8012b92:	69bb      	ldr	r3, [r7, #24]
 8012b94:	429a      	cmp	r2, r3
 8012b96:	d30c      	bcc.n	8012bb2 <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8012b98:	69bb      	ldr	r3, [r7, #24]
 8012b9a:	2b0b      	cmp	r3, #11
 8012b9c:	d002      	beq.n	8012ba4 <create_name+0xf4>
 8012b9e:	7ffb      	ldrb	r3, [r7, #31]
 8012ba0:	2b2e      	cmp	r3, #46	; 0x2e
 8012ba2:	d001      	beq.n	8012ba8 <create_name+0xf8>
 8012ba4:	2306      	movs	r3, #6
 8012ba6:	e044      	b.n	8012c32 <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 8012ba8:	2308      	movs	r3, #8
 8012baa:	613b      	str	r3, [r7, #16]
 8012bac:	230b      	movs	r3, #11
 8012bae:	61bb      	str	r3, [r7, #24]
			continue;
 8012bb0:	e022      	b.n	8012bf8 <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 8012bb2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	da04      	bge.n	8012bc4 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8012bba:	7ffb      	ldrb	r3, [r7, #31]
 8012bbc:	3b80      	subs	r3, #128	; 0x80
 8012bbe:	4a1f      	ldr	r2, [pc, #124]	; (8012c3c <create_name+0x18c>)
 8012bc0:	5cd3      	ldrb	r3, [r2, r3]
 8012bc2:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8012bc4:	7ffb      	ldrb	r3, [r7, #31]
 8012bc6:	4619      	mov	r1, r3
 8012bc8:	481d      	ldr	r0, [pc, #116]	; (8012c40 <create_name+0x190>)
 8012bca:	f7fe fee5 	bl	8011998 <chk_chr>
 8012bce:	4603      	mov	r3, r0
 8012bd0:	2b00      	cmp	r3, #0
 8012bd2:	d001      	beq.n	8012bd8 <create_name+0x128>
 8012bd4:	2306      	movs	r3, #6
 8012bd6:	e02c      	b.n	8012c32 <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8012bd8:	7ffb      	ldrb	r3, [r7, #31]
 8012bda:	2b60      	cmp	r3, #96	; 0x60
 8012bdc:	d905      	bls.n	8012bea <create_name+0x13a>
 8012bde:	7ffb      	ldrb	r3, [r7, #31]
 8012be0:	2b7a      	cmp	r3, #122	; 0x7a
 8012be2:	d802      	bhi.n	8012bea <create_name+0x13a>
 8012be4:	7ffb      	ldrb	r3, [r7, #31]
 8012be6:	3b20      	subs	r3, #32
 8012be8:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8012bea:	693b      	ldr	r3, [r7, #16]
 8012bec:	1c5a      	adds	r2, r3, #1
 8012bee:	613a      	str	r2, [r7, #16]
 8012bf0:	68ba      	ldr	r2, [r7, #8]
 8012bf2:	4413      	add	r3, r2
 8012bf4:	7ffa      	ldrb	r2, [r7, #31]
 8012bf6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8012bf8:	e7a6      	b.n	8012b48 <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8012bfa:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8012bfc:	68fa      	ldr	r2, [r7, #12]
 8012bfe:	697b      	ldr	r3, [r7, #20]
 8012c00:	441a      	add	r2, r3
 8012c02:	683b      	ldr	r3, [r7, #0]
 8012c04:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8012c06:	693b      	ldr	r3, [r7, #16]
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	d101      	bne.n	8012c10 <create_name+0x160>
 8012c0c:	2306      	movs	r3, #6
 8012c0e:	e010      	b.n	8012c32 <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8012c10:	68bb      	ldr	r3, [r7, #8]
 8012c12:	781b      	ldrb	r3, [r3, #0]
 8012c14:	2be5      	cmp	r3, #229	; 0xe5
 8012c16:	d102      	bne.n	8012c1e <create_name+0x16e>
 8012c18:	68bb      	ldr	r3, [r7, #8]
 8012c1a:	2205      	movs	r2, #5
 8012c1c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8012c1e:	7ffb      	ldrb	r3, [r7, #31]
 8012c20:	2b20      	cmp	r3, #32
 8012c22:	d801      	bhi.n	8012c28 <create_name+0x178>
 8012c24:	2204      	movs	r2, #4
 8012c26:	e000      	b.n	8012c2a <create_name+0x17a>
 8012c28:	2200      	movs	r2, #0
 8012c2a:	68bb      	ldr	r3, [r7, #8]
 8012c2c:	330b      	adds	r3, #11
 8012c2e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8012c30:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8012c32:	4618      	mov	r0, r3
 8012c34:	3720      	adds	r7, #32
 8012c36:	46bd      	mov	sp, r7
 8012c38:	bd80      	pop	{r7, pc}
 8012c3a:	bf00      	nop
 8012c3c:	080191f4 	.word	0x080191f4
 8012c40:	080191a4 	.word	0x080191a4

08012c44 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8012c44:	b580      	push	{r7, lr}
 8012c46:	b086      	sub	sp, #24
 8012c48:	af00      	add	r7, sp, #0
 8012c4a:	6078      	str	r0, [r7, #4]
 8012c4c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8012c52:	693b      	ldr	r3, [r7, #16]
 8012c54:	681b      	ldr	r3, [r3, #0]
 8012c56:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 8012c58:	683b      	ldr	r3, [r7, #0]
 8012c5a:	781b      	ldrb	r3, [r3, #0]
 8012c5c:	2b2f      	cmp	r3, #47	; 0x2f
 8012c5e:	d00b      	beq.n	8012c78 <follow_path+0x34>
 8012c60:	683b      	ldr	r3, [r7, #0]
 8012c62:	781b      	ldrb	r3, [r3, #0]
 8012c64:	2b5c      	cmp	r3, #92	; 0x5c
 8012c66:	d007      	beq.n	8012c78 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 8012c68:	68fb      	ldr	r3, [r7, #12]
 8012c6a:	699a      	ldr	r2, [r3, #24]
 8012c6c:	693b      	ldr	r3, [r7, #16]
 8012c6e:	609a      	str	r2, [r3, #8]
 8012c70:	e00d      	b.n	8012c8e <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8012c72:	683b      	ldr	r3, [r7, #0]
 8012c74:	3301      	adds	r3, #1
 8012c76:	603b      	str	r3, [r7, #0]
 8012c78:	683b      	ldr	r3, [r7, #0]
 8012c7a:	781b      	ldrb	r3, [r3, #0]
 8012c7c:	2b2f      	cmp	r3, #47	; 0x2f
 8012c7e:	d0f8      	beq.n	8012c72 <follow_path+0x2e>
 8012c80:	683b      	ldr	r3, [r7, #0]
 8012c82:	781b      	ldrb	r3, [r3, #0]
 8012c84:	2b5c      	cmp	r3, #92	; 0x5c
 8012c86:	d0f4      	beq.n	8012c72 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 8012c88:	693b      	ldr	r3, [r7, #16]
 8012c8a:	2200      	movs	r2, #0
 8012c8c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8012c8e:	683b      	ldr	r3, [r7, #0]
 8012c90:	781b      	ldrb	r3, [r3, #0]
 8012c92:	2b1f      	cmp	r3, #31
 8012c94:	d80a      	bhi.n	8012cac <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	2280      	movs	r2, #128	; 0x80
 8012c9a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8012c9e:	2100      	movs	r1, #0
 8012ca0:	6878      	ldr	r0, [r7, #4]
 8012ca2:	f7ff fc1e 	bl	80124e2 <dir_sdi>
 8012ca6:	4603      	mov	r3, r0
 8012ca8:	75fb      	strb	r3, [r7, #23]
 8012caa:	e05b      	b.n	8012d64 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8012cac:	463b      	mov	r3, r7
 8012cae:	4619      	mov	r1, r3
 8012cb0:	6878      	ldr	r0, [r7, #4]
 8012cb2:	f7ff fefd 	bl	8012ab0 <create_name>
 8012cb6:	4603      	mov	r3, r0
 8012cb8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8012cba:	7dfb      	ldrb	r3, [r7, #23]
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d14c      	bne.n	8012d5a <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 8012cc0:	6878      	ldr	r0, [r7, #4]
 8012cc2:	f7ff fe50 	bl	8012966 <dir_find>
 8012cc6:	4603      	mov	r3, r0
 8012cc8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012cd0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8012cd2:	7dfb      	ldrb	r3, [r7, #23]
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d01b      	beq.n	8012d10 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8012cd8:	7dfb      	ldrb	r3, [r7, #23]
 8012cda:	2b04      	cmp	r3, #4
 8012cdc:	d13f      	bne.n	8012d5e <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 8012cde:	7afb      	ldrb	r3, [r7, #11]
 8012ce0:	f003 0320 	and.w	r3, r3, #32
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d00b      	beq.n	8012d00 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8012ce8:	7afb      	ldrb	r3, [r7, #11]
 8012cea:	f003 0304 	and.w	r3, r3, #4
 8012cee:	2b00      	cmp	r3, #0
 8012cf0:	d031      	beq.n	8012d56 <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	2280      	movs	r2, #128	; 0x80
 8012cf6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 8012cfa:	2300      	movs	r3, #0
 8012cfc:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 8012cfe:	e02e      	b.n	8012d5e <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8012d00:	7afb      	ldrb	r3, [r7, #11]
 8012d02:	f003 0304 	and.w	r3, r3, #4
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d129      	bne.n	8012d5e <follow_path+0x11a>
 8012d0a:	2305      	movs	r3, #5
 8012d0c:	75fb      	strb	r3, [r7, #23]
				break;
 8012d0e:	e026      	b.n	8012d5e <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012d10:	7afb      	ldrb	r3, [r7, #11]
 8012d12:	f003 0304 	and.w	r3, r3, #4
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d123      	bne.n	8012d62 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8012d1a:	693b      	ldr	r3, [r7, #16]
 8012d1c:	799b      	ldrb	r3, [r3, #6]
 8012d1e:	f003 0310 	and.w	r3, r3, #16
 8012d22:	2b00      	cmp	r3, #0
 8012d24:	d102      	bne.n	8012d2c <follow_path+0xe8>
				res = FR_NO_PATH; break;
 8012d26:	2305      	movs	r3, #5
 8012d28:	75fb      	strb	r3, [r7, #23]
 8012d2a:	e01b      	b.n	8012d64 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8012d2c:	68fb      	ldr	r3, [r7, #12]
 8012d2e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012d32:	687b      	ldr	r3, [r7, #4]
 8012d34:	695b      	ldr	r3, [r3, #20]
 8012d36:	68fa      	ldr	r2, [r7, #12]
 8012d38:	8992      	ldrh	r2, [r2, #12]
 8012d3a:	fbb3 f0f2 	udiv	r0, r3, r2
 8012d3e:	fb02 f200 	mul.w	r2, r2, r0
 8012d42:	1a9b      	subs	r3, r3, r2
 8012d44:	440b      	add	r3, r1
 8012d46:	4619      	mov	r1, r3
 8012d48:	68f8      	ldr	r0, [r7, #12]
 8012d4a:	f7ff fd70 	bl	801282e <ld_clust>
 8012d4e:	4602      	mov	r2, r0
 8012d50:	693b      	ldr	r3, [r7, #16]
 8012d52:	609a      	str	r2, [r3, #8]
 8012d54:	e7aa      	b.n	8012cac <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8012d56:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8012d58:	e7a8      	b.n	8012cac <follow_path+0x68>
			if (res != FR_OK) break;
 8012d5a:	bf00      	nop
 8012d5c:	e002      	b.n	8012d64 <follow_path+0x120>
				break;
 8012d5e:	bf00      	nop
 8012d60:	e000      	b.n	8012d64 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012d62:	bf00      	nop
			}
		}
	}

	return res;
 8012d64:	7dfb      	ldrb	r3, [r7, #23]
}
 8012d66:	4618      	mov	r0, r3
 8012d68:	3718      	adds	r7, #24
 8012d6a:	46bd      	mov	sp, r7
 8012d6c:	bd80      	pop	{r7, pc}

08012d6e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8012d6e:	b480      	push	{r7}
 8012d70:	b087      	sub	sp, #28
 8012d72:	af00      	add	r7, sp, #0
 8012d74:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8012d76:	f04f 33ff 	mov.w	r3, #4294967295
 8012d7a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	681b      	ldr	r3, [r3, #0]
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	d031      	beq.n	8012de8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8012d84:	687b      	ldr	r3, [r7, #4]
 8012d86:	681b      	ldr	r3, [r3, #0]
 8012d88:	617b      	str	r3, [r7, #20]
 8012d8a:	e002      	b.n	8012d92 <get_ldnumber+0x24>
 8012d8c:	697b      	ldr	r3, [r7, #20]
 8012d8e:	3301      	adds	r3, #1
 8012d90:	617b      	str	r3, [r7, #20]
 8012d92:	697b      	ldr	r3, [r7, #20]
 8012d94:	781b      	ldrb	r3, [r3, #0]
 8012d96:	2b20      	cmp	r3, #32
 8012d98:	d903      	bls.n	8012da2 <get_ldnumber+0x34>
 8012d9a:	697b      	ldr	r3, [r7, #20]
 8012d9c:	781b      	ldrb	r3, [r3, #0]
 8012d9e:	2b3a      	cmp	r3, #58	; 0x3a
 8012da0:	d1f4      	bne.n	8012d8c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8012da2:	697b      	ldr	r3, [r7, #20]
 8012da4:	781b      	ldrb	r3, [r3, #0]
 8012da6:	2b3a      	cmp	r3, #58	; 0x3a
 8012da8:	d11c      	bne.n	8012de4 <get_ldnumber+0x76>
			tp = *path;
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	681b      	ldr	r3, [r3, #0]
 8012dae:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8012db0:	68fb      	ldr	r3, [r7, #12]
 8012db2:	1c5a      	adds	r2, r3, #1
 8012db4:	60fa      	str	r2, [r7, #12]
 8012db6:	781b      	ldrb	r3, [r3, #0]
 8012db8:	3b30      	subs	r3, #48	; 0x30
 8012dba:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8012dbc:	68bb      	ldr	r3, [r7, #8]
 8012dbe:	2b09      	cmp	r3, #9
 8012dc0:	d80e      	bhi.n	8012de0 <get_ldnumber+0x72>
 8012dc2:	68fa      	ldr	r2, [r7, #12]
 8012dc4:	697b      	ldr	r3, [r7, #20]
 8012dc6:	429a      	cmp	r2, r3
 8012dc8:	d10a      	bne.n	8012de0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8012dca:	68bb      	ldr	r3, [r7, #8]
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d107      	bne.n	8012de0 <get_ldnumber+0x72>
					vol = (int)i;
 8012dd0:	68bb      	ldr	r3, [r7, #8]
 8012dd2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8012dd4:	697b      	ldr	r3, [r7, #20]
 8012dd6:	3301      	adds	r3, #1
 8012dd8:	617b      	str	r3, [r7, #20]
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	697a      	ldr	r2, [r7, #20]
 8012dde:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8012de0:	693b      	ldr	r3, [r7, #16]
 8012de2:	e002      	b.n	8012dea <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8012de4:	2300      	movs	r3, #0
 8012de6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8012de8:	693b      	ldr	r3, [r7, #16]
}
 8012dea:	4618      	mov	r0, r3
 8012dec:	371c      	adds	r7, #28
 8012dee:	46bd      	mov	sp, r7
 8012df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012df4:	4770      	bx	lr
	...

08012df8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8012df8:	b580      	push	{r7, lr}
 8012dfa:	b082      	sub	sp, #8
 8012dfc:	af00      	add	r7, sp, #0
 8012dfe:	6078      	str	r0, [r7, #4]
 8012e00:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	2200      	movs	r2, #0
 8012e06:	70da      	strb	r2, [r3, #3]
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	f04f 32ff 	mov.w	r2, #4294967295
 8012e0e:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8012e10:	6839      	ldr	r1, [r7, #0]
 8012e12:	6878      	ldr	r0, [r7, #4]
 8012e14:	f7fe ff8c 	bl	8011d30 <move_window>
 8012e18:	4603      	mov	r3, r0
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d001      	beq.n	8012e22 <check_fs+0x2a>
 8012e1e:	2304      	movs	r3, #4
 8012e20:	e038      	b.n	8012e94 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	3338      	adds	r3, #56	; 0x38
 8012e26:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012e2a:	4618      	mov	r0, r3
 8012e2c:	f7fe fcd0 	bl	80117d0 <ld_word>
 8012e30:	4603      	mov	r3, r0
 8012e32:	461a      	mov	r2, r3
 8012e34:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8012e38:	429a      	cmp	r2, r3
 8012e3a:	d001      	beq.n	8012e40 <check_fs+0x48>
 8012e3c:	2303      	movs	r3, #3
 8012e3e:	e029      	b.n	8012e94 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012e46:	2be9      	cmp	r3, #233	; 0xe9
 8012e48:	d009      	beq.n	8012e5e <check_fs+0x66>
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012e50:	2beb      	cmp	r3, #235	; 0xeb
 8012e52:	d11e      	bne.n	8012e92 <check_fs+0x9a>
 8012e54:	687b      	ldr	r3, [r7, #4]
 8012e56:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8012e5a:	2b90      	cmp	r3, #144	; 0x90
 8012e5c:	d119      	bne.n	8012e92 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	3338      	adds	r3, #56	; 0x38
 8012e62:	3336      	adds	r3, #54	; 0x36
 8012e64:	4618      	mov	r0, r3
 8012e66:	f7fe fccb 	bl	8011800 <ld_dword>
 8012e6a:	4603      	mov	r3, r0
 8012e6c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8012e70:	4a0a      	ldr	r2, [pc, #40]	; (8012e9c <check_fs+0xa4>)
 8012e72:	4293      	cmp	r3, r2
 8012e74:	d101      	bne.n	8012e7a <check_fs+0x82>
 8012e76:	2300      	movs	r3, #0
 8012e78:	e00c      	b.n	8012e94 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	3338      	adds	r3, #56	; 0x38
 8012e7e:	3352      	adds	r3, #82	; 0x52
 8012e80:	4618      	mov	r0, r3
 8012e82:	f7fe fcbd 	bl	8011800 <ld_dword>
 8012e86:	4602      	mov	r2, r0
 8012e88:	4b05      	ldr	r3, [pc, #20]	; (8012ea0 <check_fs+0xa8>)
 8012e8a:	429a      	cmp	r2, r3
 8012e8c:	d101      	bne.n	8012e92 <check_fs+0x9a>
 8012e8e:	2300      	movs	r3, #0
 8012e90:	e000      	b.n	8012e94 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8012e92:	2302      	movs	r3, #2
}
 8012e94:	4618      	mov	r0, r3
 8012e96:	3708      	adds	r7, #8
 8012e98:	46bd      	mov	sp, r7
 8012e9a:	bd80      	pop	{r7, pc}
 8012e9c:	00544146 	.word	0x00544146
 8012ea0:	33544146 	.word	0x33544146

08012ea4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8012ea4:	b580      	push	{r7, lr}
 8012ea6:	b096      	sub	sp, #88	; 0x58
 8012ea8:	af00      	add	r7, sp, #0
 8012eaa:	60f8      	str	r0, [r7, #12]
 8012eac:	60b9      	str	r1, [r7, #8]
 8012eae:	4613      	mov	r3, r2
 8012eb0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8012eb2:	68bb      	ldr	r3, [r7, #8]
 8012eb4:	2200      	movs	r2, #0
 8012eb6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8012eb8:	68f8      	ldr	r0, [r7, #12]
 8012eba:	f7ff ff58 	bl	8012d6e <get_ldnumber>
 8012ebe:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8012ec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	da01      	bge.n	8012eca <find_volume+0x26>
 8012ec6:	230b      	movs	r3, #11
 8012ec8:	e268      	b.n	801339c <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8012eca:	4ab0      	ldr	r2, [pc, #704]	; (801318c <find_volume+0x2e8>)
 8012ecc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012ed2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8012ed4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d101      	bne.n	8012ede <find_volume+0x3a>
 8012eda:	230c      	movs	r3, #12
 8012edc:	e25e      	b.n	801339c <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8012ede:	68bb      	ldr	r3, [r7, #8]
 8012ee0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012ee2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8012ee4:	79fb      	ldrb	r3, [r7, #7]
 8012ee6:	f023 0301 	bic.w	r3, r3, #1
 8012eea:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8012eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012eee:	781b      	ldrb	r3, [r3, #0]
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d01a      	beq.n	8012f2a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8012ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ef6:	785b      	ldrb	r3, [r3, #1]
 8012ef8:	4618      	mov	r0, r3
 8012efa:	f7fe fbcb 	bl	8011694 <disk_status>
 8012efe:	4603      	mov	r3, r0
 8012f00:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8012f04:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012f08:	f003 0301 	and.w	r3, r3, #1
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	d10c      	bne.n	8012f2a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8012f10:	79fb      	ldrb	r3, [r7, #7]
 8012f12:	2b00      	cmp	r3, #0
 8012f14:	d007      	beq.n	8012f26 <find_volume+0x82>
 8012f16:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012f1a:	f003 0304 	and.w	r3, r3, #4
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d001      	beq.n	8012f26 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8012f22:	230a      	movs	r3, #10
 8012f24:	e23a      	b.n	801339c <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 8012f26:	2300      	movs	r3, #0
 8012f28:	e238      	b.n	801339c <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8012f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f2c:	2200      	movs	r2, #0
 8012f2e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8012f30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012f32:	b2da      	uxtb	r2, r3
 8012f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f36:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8012f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f3a:	785b      	ldrb	r3, [r3, #1]
 8012f3c:	4618      	mov	r0, r3
 8012f3e:	f7fe fbc3 	bl	80116c8 <disk_initialize>
 8012f42:	4603      	mov	r3, r0
 8012f44:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8012f48:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012f4c:	f003 0301 	and.w	r3, r3, #1
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d001      	beq.n	8012f58 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8012f54:	2303      	movs	r3, #3
 8012f56:	e221      	b.n	801339c <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8012f58:	79fb      	ldrb	r3, [r7, #7]
 8012f5a:	2b00      	cmp	r3, #0
 8012f5c:	d007      	beq.n	8012f6e <find_volume+0xca>
 8012f5e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012f62:	f003 0304 	and.w	r3, r3, #4
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	d001      	beq.n	8012f6e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8012f6a:	230a      	movs	r3, #10
 8012f6c:	e216      	b.n	801339c <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8012f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f70:	7858      	ldrb	r0, [r3, #1]
 8012f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f74:	330c      	adds	r3, #12
 8012f76:	461a      	mov	r2, r3
 8012f78:	2102      	movs	r1, #2
 8012f7a:	f7fe fc0b 	bl	8011794 <disk_ioctl>
 8012f7e:	4603      	mov	r3, r0
 8012f80:	2b00      	cmp	r3, #0
 8012f82:	d001      	beq.n	8012f88 <find_volume+0xe4>
 8012f84:	2301      	movs	r3, #1
 8012f86:	e209      	b.n	801339c <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8012f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f8a:	899b      	ldrh	r3, [r3, #12]
 8012f8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012f90:	d80d      	bhi.n	8012fae <find_volume+0x10a>
 8012f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f94:	899b      	ldrh	r3, [r3, #12]
 8012f96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012f9a:	d308      	bcc.n	8012fae <find_volume+0x10a>
 8012f9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f9e:	899b      	ldrh	r3, [r3, #12]
 8012fa0:	461a      	mov	r2, r3
 8012fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fa4:	899b      	ldrh	r3, [r3, #12]
 8012fa6:	3b01      	subs	r3, #1
 8012fa8:	4013      	ands	r3, r2
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d001      	beq.n	8012fb2 <find_volume+0x10e>
 8012fae:	2301      	movs	r3, #1
 8012fb0:	e1f4      	b.n	801339c <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8012fb2:	2300      	movs	r3, #0
 8012fb4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8012fb6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012fb8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012fba:	f7ff ff1d 	bl	8012df8 <check_fs>
 8012fbe:	4603      	mov	r3, r0
 8012fc0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8012fc4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012fc8:	2b02      	cmp	r3, #2
 8012fca:	d14b      	bne.n	8013064 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012fcc:	2300      	movs	r3, #0
 8012fce:	643b      	str	r3, [r7, #64]	; 0x40
 8012fd0:	e01f      	b.n	8013012 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8012fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fd4:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8012fd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012fda:	011b      	lsls	r3, r3, #4
 8012fdc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8012fe0:	4413      	add	r3, r2
 8012fe2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8012fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012fe6:	3304      	adds	r3, #4
 8012fe8:	781b      	ldrb	r3, [r3, #0]
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	d006      	beq.n	8012ffc <find_volume+0x158>
 8012fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ff0:	3308      	adds	r3, #8
 8012ff2:	4618      	mov	r0, r3
 8012ff4:	f7fe fc04 	bl	8011800 <ld_dword>
 8012ff8:	4602      	mov	r2, r0
 8012ffa:	e000      	b.n	8012ffe <find_volume+0x15a>
 8012ffc:	2200      	movs	r2, #0
 8012ffe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013000:	009b      	lsls	r3, r3, #2
 8013002:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8013006:	440b      	add	r3, r1
 8013008:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801300c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801300e:	3301      	adds	r3, #1
 8013010:	643b      	str	r3, [r7, #64]	; 0x40
 8013012:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013014:	2b03      	cmp	r3, #3
 8013016:	d9dc      	bls.n	8012fd2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8013018:	2300      	movs	r3, #0
 801301a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 801301c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801301e:	2b00      	cmp	r3, #0
 8013020:	d002      	beq.n	8013028 <find_volume+0x184>
 8013022:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013024:	3b01      	subs	r3, #1
 8013026:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8013028:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801302a:	009b      	lsls	r3, r3, #2
 801302c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8013030:	4413      	add	r3, r2
 8013032:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8013036:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8013038:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801303a:	2b00      	cmp	r3, #0
 801303c:	d005      	beq.n	801304a <find_volume+0x1a6>
 801303e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013040:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013042:	f7ff fed9 	bl	8012df8 <check_fs>
 8013046:	4603      	mov	r3, r0
 8013048:	e000      	b.n	801304c <find_volume+0x1a8>
 801304a:	2303      	movs	r3, #3
 801304c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8013050:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013054:	2b01      	cmp	r3, #1
 8013056:	d905      	bls.n	8013064 <find_volume+0x1c0>
 8013058:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801305a:	3301      	adds	r3, #1
 801305c:	643b      	str	r3, [r7, #64]	; 0x40
 801305e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013060:	2b03      	cmp	r3, #3
 8013062:	d9e1      	bls.n	8013028 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8013064:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013068:	2b04      	cmp	r3, #4
 801306a:	d101      	bne.n	8013070 <find_volume+0x1cc>
 801306c:	2301      	movs	r3, #1
 801306e:	e195      	b.n	801339c <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8013070:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013074:	2b01      	cmp	r3, #1
 8013076:	d901      	bls.n	801307c <find_volume+0x1d8>
 8013078:	230d      	movs	r3, #13
 801307a:	e18f      	b.n	801339c <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 801307c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801307e:	3338      	adds	r3, #56	; 0x38
 8013080:	330b      	adds	r3, #11
 8013082:	4618      	mov	r0, r3
 8013084:	f7fe fba4 	bl	80117d0 <ld_word>
 8013088:	4603      	mov	r3, r0
 801308a:	461a      	mov	r2, r3
 801308c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801308e:	899b      	ldrh	r3, [r3, #12]
 8013090:	429a      	cmp	r2, r3
 8013092:	d001      	beq.n	8013098 <find_volume+0x1f4>
 8013094:	230d      	movs	r3, #13
 8013096:	e181      	b.n	801339c <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8013098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801309a:	3338      	adds	r3, #56	; 0x38
 801309c:	3316      	adds	r3, #22
 801309e:	4618      	mov	r0, r3
 80130a0:	f7fe fb96 	bl	80117d0 <ld_word>
 80130a4:	4603      	mov	r3, r0
 80130a6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80130a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d106      	bne.n	80130bc <find_volume+0x218>
 80130ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130b0:	3338      	adds	r3, #56	; 0x38
 80130b2:	3324      	adds	r3, #36	; 0x24
 80130b4:	4618      	mov	r0, r3
 80130b6:	f7fe fba3 	bl	8011800 <ld_dword>
 80130ba:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80130bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80130c0:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80130c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130c4:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80130c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130ca:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80130cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130ce:	789b      	ldrb	r3, [r3, #2]
 80130d0:	2b01      	cmp	r3, #1
 80130d2:	d005      	beq.n	80130e0 <find_volume+0x23c>
 80130d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130d6:	789b      	ldrb	r3, [r3, #2]
 80130d8:	2b02      	cmp	r3, #2
 80130da:	d001      	beq.n	80130e0 <find_volume+0x23c>
 80130dc:	230d      	movs	r3, #13
 80130de:	e15d      	b.n	801339c <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80130e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130e2:	789b      	ldrb	r3, [r3, #2]
 80130e4:	461a      	mov	r2, r3
 80130e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80130e8:	fb02 f303 	mul.w	r3, r2, r3
 80130ec:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80130ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80130f4:	b29a      	uxth	r2, r3
 80130f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130f8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80130fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130fc:	895b      	ldrh	r3, [r3, #10]
 80130fe:	2b00      	cmp	r3, #0
 8013100:	d008      	beq.n	8013114 <find_volume+0x270>
 8013102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013104:	895b      	ldrh	r3, [r3, #10]
 8013106:	461a      	mov	r2, r3
 8013108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801310a:	895b      	ldrh	r3, [r3, #10]
 801310c:	3b01      	subs	r3, #1
 801310e:	4013      	ands	r3, r2
 8013110:	2b00      	cmp	r3, #0
 8013112:	d001      	beq.n	8013118 <find_volume+0x274>
 8013114:	230d      	movs	r3, #13
 8013116:	e141      	b.n	801339c <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8013118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801311a:	3338      	adds	r3, #56	; 0x38
 801311c:	3311      	adds	r3, #17
 801311e:	4618      	mov	r0, r3
 8013120:	f7fe fb56 	bl	80117d0 <ld_word>
 8013124:	4603      	mov	r3, r0
 8013126:	461a      	mov	r2, r3
 8013128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801312a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 801312c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801312e:	891b      	ldrh	r3, [r3, #8]
 8013130:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013132:	8992      	ldrh	r2, [r2, #12]
 8013134:	0952      	lsrs	r2, r2, #5
 8013136:	b292      	uxth	r2, r2
 8013138:	fbb3 f1f2 	udiv	r1, r3, r2
 801313c:	fb02 f201 	mul.w	r2, r2, r1
 8013140:	1a9b      	subs	r3, r3, r2
 8013142:	b29b      	uxth	r3, r3
 8013144:	2b00      	cmp	r3, #0
 8013146:	d001      	beq.n	801314c <find_volume+0x2a8>
 8013148:	230d      	movs	r3, #13
 801314a:	e127      	b.n	801339c <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801314c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801314e:	3338      	adds	r3, #56	; 0x38
 8013150:	3313      	adds	r3, #19
 8013152:	4618      	mov	r0, r3
 8013154:	f7fe fb3c 	bl	80117d0 <ld_word>
 8013158:	4603      	mov	r3, r0
 801315a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801315c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801315e:	2b00      	cmp	r3, #0
 8013160:	d106      	bne.n	8013170 <find_volume+0x2cc>
 8013162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013164:	3338      	adds	r3, #56	; 0x38
 8013166:	3320      	adds	r3, #32
 8013168:	4618      	mov	r0, r3
 801316a:	f7fe fb49 	bl	8011800 <ld_dword>
 801316e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8013170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013172:	3338      	adds	r3, #56	; 0x38
 8013174:	330e      	adds	r3, #14
 8013176:	4618      	mov	r0, r3
 8013178:	f7fe fb2a 	bl	80117d0 <ld_word>
 801317c:	4603      	mov	r3, r0
 801317e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8013180:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8013182:	2b00      	cmp	r3, #0
 8013184:	d104      	bne.n	8013190 <find_volume+0x2ec>
 8013186:	230d      	movs	r3, #13
 8013188:	e108      	b.n	801339c <find_volume+0x4f8>
 801318a:	bf00      	nop
 801318c:	200452d4 	.word	0x200452d4

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8013190:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8013192:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013194:	4413      	add	r3, r2
 8013196:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013198:	8911      	ldrh	r1, [r2, #8]
 801319a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801319c:	8992      	ldrh	r2, [r2, #12]
 801319e:	0952      	lsrs	r2, r2, #5
 80131a0:	b292      	uxth	r2, r2
 80131a2:	fbb1 f2f2 	udiv	r2, r1, r2
 80131a6:	b292      	uxth	r2, r2
 80131a8:	4413      	add	r3, r2
 80131aa:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80131ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80131ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131b0:	429a      	cmp	r2, r3
 80131b2:	d201      	bcs.n	80131b8 <find_volume+0x314>
 80131b4:	230d      	movs	r3, #13
 80131b6:	e0f1      	b.n	801339c <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80131b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80131ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131bc:	1ad3      	subs	r3, r2, r3
 80131be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80131c0:	8952      	ldrh	r2, [r2, #10]
 80131c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80131c6:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80131c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	d101      	bne.n	80131d2 <find_volume+0x32e>
 80131ce:	230d      	movs	r3, #13
 80131d0:	e0e4      	b.n	801339c <find_volume+0x4f8>
		fmt = FS_FAT32;
 80131d2:	2303      	movs	r3, #3
 80131d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80131d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131da:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80131de:	4293      	cmp	r3, r2
 80131e0:	d802      	bhi.n	80131e8 <find_volume+0x344>
 80131e2:	2302      	movs	r3, #2
 80131e4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80131e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131ea:	f640 72f5 	movw	r2, #4085	; 0xff5
 80131ee:	4293      	cmp	r3, r2
 80131f0:	d802      	bhi.n	80131f8 <find_volume+0x354>
 80131f2:	2301      	movs	r3, #1
 80131f4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80131f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131fa:	1c9a      	adds	r2, r3, #2
 80131fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80131fe:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8013200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013202:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8013204:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8013206:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8013208:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801320a:	441a      	add	r2, r3
 801320c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801320e:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8013210:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8013212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013214:	441a      	add	r2, r3
 8013216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013218:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 801321a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801321e:	2b03      	cmp	r3, #3
 8013220:	d11e      	bne.n	8013260 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8013222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013224:	3338      	adds	r3, #56	; 0x38
 8013226:	332a      	adds	r3, #42	; 0x2a
 8013228:	4618      	mov	r0, r3
 801322a:	f7fe fad1 	bl	80117d0 <ld_word>
 801322e:	4603      	mov	r3, r0
 8013230:	2b00      	cmp	r3, #0
 8013232:	d001      	beq.n	8013238 <find_volume+0x394>
 8013234:	230d      	movs	r3, #13
 8013236:	e0b1      	b.n	801339c <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8013238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801323a:	891b      	ldrh	r3, [r3, #8]
 801323c:	2b00      	cmp	r3, #0
 801323e:	d001      	beq.n	8013244 <find_volume+0x3a0>
 8013240:	230d      	movs	r3, #13
 8013242:	e0ab      	b.n	801339c <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8013244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013246:	3338      	adds	r3, #56	; 0x38
 8013248:	332c      	adds	r3, #44	; 0x2c
 801324a:	4618      	mov	r0, r3
 801324c:	f7fe fad8 	bl	8011800 <ld_dword>
 8013250:	4602      	mov	r2, r0
 8013252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013254:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8013256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013258:	69db      	ldr	r3, [r3, #28]
 801325a:	009b      	lsls	r3, r3, #2
 801325c:	647b      	str	r3, [r7, #68]	; 0x44
 801325e:	e01f      	b.n	80132a0 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8013260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013262:	891b      	ldrh	r3, [r3, #8]
 8013264:	2b00      	cmp	r3, #0
 8013266:	d101      	bne.n	801326c <find_volume+0x3c8>
 8013268:	230d      	movs	r3, #13
 801326a:	e097      	b.n	801339c <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801326c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801326e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013270:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013272:	441a      	add	r2, r3
 8013274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013276:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8013278:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801327c:	2b02      	cmp	r3, #2
 801327e:	d103      	bne.n	8013288 <find_volume+0x3e4>
 8013280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013282:	69db      	ldr	r3, [r3, #28]
 8013284:	005b      	lsls	r3, r3, #1
 8013286:	e00a      	b.n	801329e <find_volume+0x3fa>
 8013288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801328a:	69da      	ldr	r2, [r3, #28]
 801328c:	4613      	mov	r3, r2
 801328e:	005b      	lsls	r3, r3, #1
 8013290:	4413      	add	r3, r2
 8013292:	085a      	lsrs	r2, r3, #1
 8013294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013296:	69db      	ldr	r3, [r3, #28]
 8013298:	f003 0301 	and.w	r3, r3, #1
 801329c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801329e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80132a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132a2:	6a1a      	ldr	r2, [r3, #32]
 80132a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132a6:	899b      	ldrh	r3, [r3, #12]
 80132a8:	4619      	mov	r1, r3
 80132aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80132ac:	440b      	add	r3, r1
 80132ae:	3b01      	subs	r3, #1
 80132b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80132b2:	8989      	ldrh	r1, [r1, #12]
 80132b4:	fbb3 f3f1 	udiv	r3, r3, r1
 80132b8:	429a      	cmp	r2, r3
 80132ba:	d201      	bcs.n	80132c0 <find_volume+0x41c>
 80132bc:	230d      	movs	r3, #13
 80132be:	e06d      	b.n	801339c <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80132c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132c2:	f04f 32ff 	mov.w	r2, #4294967295
 80132c6:	615a      	str	r2, [r3, #20]
 80132c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132ca:	695a      	ldr	r2, [r3, #20]
 80132cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132ce:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80132d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132d2:	2280      	movs	r2, #128	; 0x80
 80132d4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80132d6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80132da:	2b03      	cmp	r3, #3
 80132dc:	d149      	bne.n	8013372 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80132de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132e0:	3338      	adds	r3, #56	; 0x38
 80132e2:	3330      	adds	r3, #48	; 0x30
 80132e4:	4618      	mov	r0, r3
 80132e6:	f7fe fa73 	bl	80117d0 <ld_word>
 80132ea:	4603      	mov	r3, r0
 80132ec:	2b01      	cmp	r3, #1
 80132ee:	d140      	bne.n	8013372 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 80132f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80132f2:	3301      	adds	r3, #1
 80132f4:	4619      	mov	r1, r3
 80132f6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80132f8:	f7fe fd1a 	bl	8011d30 <move_window>
 80132fc:	4603      	mov	r3, r0
 80132fe:	2b00      	cmp	r3, #0
 8013300:	d137      	bne.n	8013372 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8013302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013304:	2200      	movs	r2, #0
 8013306:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8013308:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801330a:	3338      	adds	r3, #56	; 0x38
 801330c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8013310:	4618      	mov	r0, r3
 8013312:	f7fe fa5d 	bl	80117d0 <ld_word>
 8013316:	4603      	mov	r3, r0
 8013318:	461a      	mov	r2, r3
 801331a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801331e:	429a      	cmp	r2, r3
 8013320:	d127      	bne.n	8013372 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8013322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013324:	3338      	adds	r3, #56	; 0x38
 8013326:	4618      	mov	r0, r3
 8013328:	f7fe fa6a 	bl	8011800 <ld_dword>
 801332c:	4602      	mov	r2, r0
 801332e:	4b1d      	ldr	r3, [pc, #116]	; (80133a4 <find_volume+0x500>)
 8013330:	429a      	cmp	r2, r3
 8013332:	d11e      	bne.n	8013372 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8013334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013336:	3338      	adds	r3, #56	; 0x38
 8013338:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801333c:	4618      	mov	r0, r3
 801333e:	f7fe fa5f 	bl	8011800 <ld_dword>
 8013342:	4602      	mov	r2, r0
 8013344:	4b18      	ldr	r3, [pc, #96]	; (80133a8 <find_volume+0x504>)
 8013346:	429a      	cmp	r2, r3
 8013348:	d113      	bne.n	8013372 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801334a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801334c:	3338      	adds	r3, #56	; 0x38
 801334e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8013352:	4618      	mov	r0, r3
 8013354:	f7fe fa54 	bl	8011800 <ld_dword>
 8013358:	4602      	mov	r2, r0
 801335a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801335c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801335e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013360:	3338      	adds	r3, #56	; 0x38
 8013362:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8013366:	4618      	mov	r0, r3
 8013368:	f7fe fa4a 	bl	8011800 <ld_dword>
 801336c:	4602      	mov	r2, r0
 801336e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013370:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8013372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013374:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8013378:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801337a:	4b0c      	ldr	r3, [pc, #48]	; (80133ac <find_volume+0x508>)
 801337c:	881b      	ldrh	r3, [r3, #0]
 801337e:	3301      	adds	r3, #1
 8013380:	b29a      	uxth	r2, r3
 8013382:	4b0a      	ldr	r3, [pc, #40]	; (80133ac <find_volume+0x508>)
 8013384:	801a      	strh	r2, [r3, #0]
 8013386:	4b09      	ldr	r3, [pc, #36]	; (80133ac <find_volume+0x508>)
 8013388:	881a      	ldrh	r2, [r3, #0]
 801338a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801338c:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 801338e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013390:	2200      	movs	r2, #0
 8013392:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8013394:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013396:	f7fe fc63 	bl	8011c60 <clear_lock>
#endif
	return FR_OK;
 801339a:	2300      	movs	r3, #0
}
 801339c:	4618      	mov	r0, r3
 801339e:	3758      	adds	r7, #88	; 0x58
 80133a0:	46bd      	mov	sp, r7
 80133a2:	bd80      	pop	{r7, pc}
 80133a4:	41615252 	.word	0x41615252
 80133a8:	61417272 	.word	0x61417272
 80133ac:	200452d8 	.word	0x200452d8

080133b0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80133b0:	b580      	push	{r7, lr}
 80133b2:	b084      	sub	sp, #16
 80133b4:	af00      	add	r7, sp, #0
 80133b6:	6078      	str	r0, [r7, #4]
 80133b8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80133ba:	2309      	movs	r3, #9
 80133bc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	d01c      	beq.n	80133fe <validate+0x4e>
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	681b      	ldr	r3, [r3, #0]
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	d018      	beq.n	80133fe <validate+0x4e>
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	681b      	ldr	r3, [r3, #0]
 80133d0:	781b      	ldrb	r3, [r3, #0]
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d013      	beq.n	80133fe <validate+0x4e>
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	889a      	ldrh	r2, [r3, #4]
 80133da:	687b      	ldr	r3, [r7, #4]
 80133dc:	681b      	ldr	r3, [r3, #0]
 80133de:	88db      	ldrh	r3, [r3, #6]
 80133e0:	429a      	cmp	r2, r3
 80133e2:	d10c      	bne.n	80133fe <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	681b      	ldr	r3, [r3, #0]
 80133e8:	785b      	ldrb	r3, [r3, #1]
 80133ea:	4618      	mov	r0, r3
 80133ec:	f7fe f952 	bl	8011694 <disk_status>
 80133f0:	4603      	mov	r3, r0
 80133f2:	f003 0301 	and.w	r3, r3, #1
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	d101      	bne.n	80133fe <validate+0x4e>
			res = FR_OK;
 80133fa:	2300      	movs	r3, #0
 80133fc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80133fe:	7bfb      	ldrb	r3, [r7, #15]
 8013400:	2b00      	cmp	r3, #0
 8013402:	d102      	bne.n	801340a <validate+0x5a>
 8013404:	687b      	ldr	r3, [r7, #4]
 8013406:	681b      	ldr	r3, [r3, #0]
 8013408:	e000      	b.n	801340c <validate+0x5c>
 801340a:	2300      	movs	r3, #0
 801340c:	683a      	ldr	r2, [r7, #0]
 801340e:	6013      	str	r3, [r2, #0]
	return res;
 8013410:	7bfb      	ldrb	r3, [r7, #15]
}
 8013412:	4618      	mov	r0, r3
 8013414:	3710      	adds	r7, #16
 8013416:	46bd      	mov	sp, r7
 8013418:	bd80      	pop	{r7, pc}
	...

0801341c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 801341c:	b580      	push	{r7, lr}
 801341e:	b088      	sub	sp, #32
 8013420:	af00      	add	r7, sp, #0
 8013422:	60f8      	str	r0, [r7, #12]
 8013424:	60b9      	str	r1, [r7, #8]
 8013426:	4613      	mov	r3, r2
 8013428:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801342a:	68bb      	ldr	r3, [r7, #8]
 801342c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801342e:	f107 0310 	add.w	r3, r7, #16
 8013432:	4618      	mov	r0, r3
 8013434:	f7ff fc9b 	bl	8012d6e <get_ldnumber>
 8013438:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801343a:	69fb      	ldr	r3, [r7, #28]
 801343c:	2b00      	cmp	r3, #0
 801343e:	da01      	bge.n	8013444 <f_mount+0x28>
 8013440:	230b      	movs	r3, #11
 8013442:	e02b      	b.n	801349c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8013444:	4a17      	ldr	r2, [pc, #92]	; (80134a4 <f_mount+0x88>)
 8013446:	69fb      	ldr	r3, [r7, #28]
 8013448:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801344c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801344e:	69bb      	ldr	r3, [r7, #24]
 8013450:	2b00      	cmp	r3, #0
 8013452:	d005      	beq.n	8013460 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8013454:	69b8      	ldr	r0, [r7, #24]
 8013456:	f7fe fc03 	bl	8011c60 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801345a:	69bb      	ldr	r3, [r7, #24]
 801345c:	2200      	movs	r2, #0
 801345e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8013460:	68fb      	ldr	r3, [r7, #12]
 8013462:	2b00      	cmp	r3, #0
 8013464:	d002      	beq.n	801346c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8013466:	68fb      	ldr	r3, [r7, #12]
 8013468:	2200      	movs	r2, #0
 801346a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801346c:	68fa      	ldr	r2, [r7, #12]
 801346e:	490d      	ldr	r1, [pc, #52]	; (80134a4 <f_mount+0x88>)
 8013470:	69fb      	ldr	r3, [r7, #28]
 8013472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8013476:	68fb      	ldr	r3, [r7, #12]
 8013478:	2b00      	cmp	r3, #0
 801347a:	d002      	beq.n	8013482 <f_mount+0x66>
 801347c:	79fb      	ldrb	r3, [r7, #7]
 801347e:	2b01      	cmp	r3, #1
 8013480:	d001      	beq.n	8013486 <f_mount+0x6a>
 8013482:	2300      	movs	r3, #0
 8013484:	e00a      	b.n	801349c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8013486:	f107 010c 	add.w	r1, r7, #12
 801348a:	f107 0308 	add.w	r3, r7, #8
 801348e:	2200      	movs	r2, #0
 8013490:	4618      	mov	r0, r3
 8013492:	f7ff fd07 	bl	8012ea4 <find_volume>
 8013496:	4603      	mov	r3, r0
 8013498:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801349a:	7dfb      	ldrb	r3, [r7, #23]
}
 801349c:	4618      	mov	r0, r3
 801349e:	3720      	adds	r7, #32
 80134a0:	46bd      	mov	sp, r7
 80134a2:	bd80      	pop	{r7, pc}
 80134a4:	200452d4 	.word	0x200452d4

080134a8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80134a8:	b580      	push	{r7, lr}
 80134aa:	b098      	sub	sp, #96	; 0x60
 80134ac:	af00      	add	r7, sp, #0
 80134ae:	60f8      	str	r0, [r7, #12]
 80134b0:	60b9      	str	r1, [r7, #8]
 80134b2:	4613      	mov	r3, r2
 80134b4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80134b6:	68fb      	ldr	r3, [r7, #12]
 80134b8:	2b00      	cmp	r3, #0
 80134ba:	d101      	bne.n	80134c0 <f_open+0x18>
 80134bc:	2309      	movs	r3, #9
 80134be:	e1ba      	b.n	8013836 <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80134c0:	79fb      	ldrb	r3, [r7, #7]
 80134c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80134c6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80134c8:	79fa      	ldrb	r2, [r7, #7]
 80134ca:	f107 0110 	add.w	r1, r7, #16
 80134ce:	f107 0308 	add.w	r3, r7, #8
 80134d2:	4618      	mov	r0, r3
 80134d4:	f7ff fce6 	bl	8012ea4 <find_volume>
 80134d8:	4603      	mov	r3, r0
 80134da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80134de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	f040 819e 	bne.w	8013824 <f_open+0x37c>
		dj.obj.fs = fs;
 80134e8:	693b      	ldr	r3, [r7, #16]
 80134ea:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80134ec:	68ba      	ldr	r2, [r7, #8]
 80134ee:	f107 0314 	add.w	r3, r7, #20
 80134f2:	4611      	mov	r1, r2
 80134f4:	4618      	mov	r0, r3
 80134f6:	f7ff fba5 	bl	8012c44 <follow_path>
 80134fa:	4603      	mov	r3, r0
 80134fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8013500:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013504:	2b00      	cmp	r3, #0
 8013506:	d11a      	bne.n	801353e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8013508:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801350c:	b25b      	sxtb	r3, r3
 801350e:	2b00      	cmp	r3, #0
 8013510:	da03      	bge.n	801351a <f_open+0x72>
				res = FR_INVALID_NAME;
 8013512:	2306      	movs	r3, #6
 8013514:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8013518:	e011      	b.n	801353e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801351a:	79fb      	ldrb	r3, [r7, #7]
 801351c:	f023 0301 	bic.w	r3, r3, #1
 8013520:	2b00      	cmp	r3, #0
 8013522:	bf14      	ite	ne
 8013524:	2301      	movne	r3, #1
 8013526:	2300      	moveq	r3, #0
 8013528:	b2db      	uxtb	r3, r3
 801352a:	461a      	mov	r2, r3
 801352c:	f107 0314 	add.w	r3, r7, #20
 8013530:	4611      	mov	r1, r2
 8013532:	4618      	mov	r0, r3
 8013534:	f7fe fa4c 	bl	80119d0 <chk_lock>
 8013538:	4603      	mov	r3, r0
 801353a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801353e:	79fb      	ldrb	r3, [r7, #7]
 8013540:	f003 031c 	and.w	r3, r3, #28
 8013544:	2b00      	cmp	r3, #0
 8013546:	d07e      	beq.n	8013646 <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 8013548:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801354c:	2b00      	cmp	r3, #0
 801354e:	d017      	beq.n	8013580 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8013550:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013554:	2b04      	cmp	r3, #4
 8013556:	d10e      	bne.n	8013576 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8013558:	f7fe fa96 	bl	8011a88 <enq_lock>
 801355c:	4603      	mov	r3, r0
 801355e:	2b00      	cmp	r3, #0
 8013560:	d006      	beq.n	8013570 <f_open+0xc8>
 8013562:	f107 0314 	add.w	r3, r7, #20
 8013566:	4618      	mov	r0, r3
 8013568:	f7ff fa52 	bl	8012a10 <dir_register>
 801356c:	4603      	mov	r3, r0
 801356e:	e000      	b.n	8013572 <f_open+0xca>
 8013570:	2312      	movs	r3, #18
 8013572:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8013576:	79fb      	ldrb	r3, [r7, #7]
 8013578:	f043 0308 	orr.w	r3, r3, #8
 801357c:	71fb      	strb	r3, [r7, #7]
 801357e:	e010      	b.n	80135a2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8013580:	7ebb      	ldrb	r3, [r7, #26]
 8013582:	f003 0311 	and.w	r3, r3, #17
 8013586:	2b00      	cmp	r3, #0
 8013588:	d003      	beq.n	8013592 <f_open+0xea>
					res = FR_DENIED;
 801358a:	2307      	movs	r3, #7
 801358c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8013590:	e007      	b.n	80135a2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8013592:	79fb      	ldrb	r3, [r7, #7]
 8013594:	f003 0304 	and.w	r3, r3, #4
 8013598:	2b00      	cmp	r3, #0
 801359a:	d002      	beq.n	80135a2 <f_open+0xfa>
 801359c:	2308      	movs	r3, #8
 801359e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80135a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80135a6:	2b00      	cmp	r3, #0
 80135a8:	d167      	bne.n	801367a <f_open+0x1d2>
 80135aa:	79fb      	ldrb	r3, [r7, #7]
 80135ac:	f003 0308 	and.w	r3, r3, #8
 80135b0:	2b00      	cmp	r3, #0
 80135b2:	d062      	beq.n	801367a <f_open+0x1d2>
				dw = GET_FATTIME();
 80135b4:	4ba2      	ldr	r3, [pc, #648]	; (8013840 <f_open+0x398>)
 80135b6:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80135b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80135ba:	330e      	adds	r3, #14
 80135bc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80135be:	4618      	mov	r0, r3
 80135c0:	f7fe f95c 	bl	801187c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80135c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80135c6:	3316      	adds	r3, #22
 80135c8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80135ca:	4618      	mov	r0, r3
 80135cc:	f7fe f956 	bl	801187c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80135d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80135d2:	330b      	adds	r3, #11
 80135d4:	2220      	movs	r2, #32
 80135d6:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80135d8:	693b      	ldr	r3, [r7, #16]
 80135da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80135dc:	4611      	mov	r1, r2
 80135de:	4618      	mov	r0, r3
 80135e0:	f7ff f925 	bl	801282e <ld_clust>
 80135e4:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80135e6:	693b      	ldr	r3, [r7, #16]
 80135e8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80135ea:	2200      	movs	r2, #0
 80135ec:	4618      	mov	r0, r3
 80135ee:	f7ff f93d 	bl	801286c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80135f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80135f4:	331c      	adds	r3, #28
 80135f6:	2100      	movs	r1, #0
 80135f8:	4618      	mov	r0, r3
 80135fa:	f7fe f93f 	bl	801187c <st_dword>
					fs->wflag = 1;
 80135fe:	693b      	ldr	r3, [r7, #16]
 8013600:	2201      	movs	r2, #1
 8013602:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8013604:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013606:	2b00      	cmp	r3, #0
 8013608:	d037      	beq.n	801367a <f_open+0x1d2>
						dw = fs->winsect;
 801360a:	693b      	ldr	r3, [r7, #16]
 801360c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801360e:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8013610:	f107 0314 	add.w	r3, r7, #20
 8013614:	2200      	movs	r2, #0
 8013616:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8013618:	4618      	mov	r0, r3
 801361a:	f7fe fe2d 	bl	8012278 <remove_chain>
 801361e:	4603      	mov	r3, r0
 8013620:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8013624:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013628:	2b00      	cmp	r3, #0
 801362a:	d126      	bne.n	801367a <f_open+0x1d2>
							res = move_window(fs, dw);
 801362c:	693b      	ldr	r3, [r7, #16]
 801362e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013630:	4618      	mov	r0, r3
 8013632:	f7fe fb7d 	bl	8011d30 <move_window>
 8013636:	4603      	mov	r3, r0
 8013638:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801363c:	693b      	ldr	r3, [r7, #16]
 801363e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8013640:	3a01      	subs	r2, #1
 8013642:	611a      	str	r2, [r3, #16]
 8013644:	e019      	b.n	801367a <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8013646:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801364a:	2b00      	cmp	r3, #0
 801364c:	d115      	bne.n	801367a <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801364e:	7ebb      	ldrb	r3, [r7, #26]
 8013650:	f003 0310 	and.w	r3, r3, #16
 8013654:	2b00      	cmp	r3, #0
 8013656:	d003      	beq.n	8013660 <f_open+0x1b8>
					res = FR_NO_FILE;
 8013658:	2304      	movs	r3, #4
 801365a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801365e:	e00c      	b.n	801367a <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8013660:	79fb      	ldrb	r3, [r7, #7]
 8013662:	f003 0302 	and.w	r3, r3, #2
 8013666:	2b00      	cmp	r3, #0
 8013668:	d007      	beq.n	801367a <f_open+0x1d2>
 801366a:	7ebb      	ldrb	r3, [r7, #26]
 801366c:	f003 0301 	and.w	r3, r3, #1
 8013670:	2b00      	cmp	r3, #0
 8013672:	d002      	beq.n	801367a <f_open+0x1d2>
						res = FR_DENIED;
 8013674:	2307      	movs	r3, #7
 8013676:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 801367a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801367e:	2b00      	cmp	r3, #0
 8013680:	d128      	bne.n	80136d4 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8013682:	79fb      	ldrb	r3, [r7, #7]
 8013684:	f003 0308 	and.w	r3, r3, #8
 8013688:	2b00      	cmp	r3, #0
 801368a:	d003      	beq.n	8013694 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 801368c:	79fb      	ldrb	r3, [r7, #7]
 801368e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013692:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8013694:	693b      	ldr	r3, [r7, #16]
 8013696:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013698:	68fb      	ldr	r3, [r7, #12]
 801369a:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 801369c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801369e:	68fb      	ldr	r3, [r7, #12]
 80136a0:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80136a2:	79fb      	ldrb	r3, [r7, #7]
 80136a4:	f023 0301 	bic.w	r3, r3, #1
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	bf14      	ite	ne
 80136ac:	2301      	movne	r3, #1
 80136ae:	2300      	moveq	r3, #0
 80136b0:	b2db      	uxtb	r3, r3
 80136b2:	461a      	mov	r2, r3
 80136b4:	f107 0314 	add.w	r3, r7, #20
 80136b8:	4611      	mov	r1, r2
 80136ba:	4618      	mov	r0, r3
 80136bc:	f7fe fa06 	bl	8011acc <inc_lock>
 80136c0:	4602      	mov	r2, r0
 80136c2:	68fb      	ldr	r3, [r7, #12]
 80136c4:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	691b      	ldr	r3, [r3, #16]
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d102      	bne.n	80136d4 <f_open+0x22c>
 80136ce:	2302      	movs	r3, #2
 80136d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80136d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80136d8:	2b00      	cmp	r3, #0
 80136da:	f040 80a3 	bne.w	8013824 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80136de:	693b      	ldr	r3, [r7, #16]
 80136e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80136e2:	4611      	mov	r1, r2
 80136e4:	4618      	mov	r0, r3
 80136e6:	f7ff f8a2 	bl	801282e <ld_clust>
 80136ea:	4602      	mov	r2, r0
 80136ec:	68fb      	ldr	r3, [r7, #12]
 80136ee:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80136f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80136f2:	331c      	adds	r3, #28
 80136f4:	4618      	mov	r0, r3
 80136f6:	f7fe f883 	bl	8011800 <ld_dword>
 80136fa:	4602      	mov	r2, r0
 80136fc:	68fb      	ldr	r3, [r7, #12]
 80136fe:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8013700:	68fb      	ldr	r3, [r7, #12]
 8013702:	2200      	movs	r2, #0
 8013704:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8013706:	693a      	ldr	r2, [r7, #16]
 8013708:	68fb      	ldr	r3, [r7, #12]
 801370a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801370c:	693b      	ldr	r3, [r7, #16]
 801370e:	88da      	ldrh	r2, [r3, #6]
 8013710:	68fb      	ldr	r3, [r7, #12]
 8013712:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8013714:	68fb      	ldr	r3, [r7, #12]
 8013716:	79fa      	ldrb	r2, [r7, #7]
 8013718:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801371a:	68fb      	ldr	r3, [r7, #12]
 801371c:	2200      	movs	r2, #0
 801371e:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8013720:	68fb      	ldr	r3, [r7, #12]
 8013722:	2200      	movs	r2, #0
 8013724:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8013726:	68fb      	ldr	r3, [r7, #12]
 8013728:	2200      	movs	r2, #0
 801372a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	3330      	adds	r3, #48	; 0x30
 8013730:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8013734:	2100      	movs	r1, #0
 8013736:	4618      	mov	r0, r3
 8013738:	f7fe f8ed 	bl	8011916 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801373c:	79fb      	ldrb	r3, [r7, #7]
 801373e:	f003 0320 	and.w	r3, r3, #32
 8013742:	2b00      	cmp	r3, #0
 8013744:	d06e      	beq.n	8013824 <f_open+0x37c>
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	68db      	ldr	r3, [r3, #12]
 801374a:	2b00      	cmp	r3, #0
 801374c:	d06a      	beq.n	8013824 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801374e:	68fb      	ldr	r3, [r7, #12]
 8013750:	68da      	ldr	r2, [r3, #12]
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8013756:	693b      	ldr	r3, [r7, #16]
 8013758:	895b      	ldrh	r3, [r3, #10]
 801375a:	461a      	mov	r2, r3
 801375c:	693b      	ldr	r3, [r7, #16]
 801375e:	899b      	ldrh	r3, [r3, #12]
 8013760:	fb03 f302 	mul.w	r3, r3, r2
 8013764:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8013766:	68fb      	ldr	r3, [r7, #12]
 8013768:	689b      	ldr	r3, [r3, #8]
 801376a:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	68db      	ldr	r3, [r3, #12]
 8013770:	657b      	str	r3, [r7, #84]	; 0x54
 8013772:	e016      	b.n	80137a2 <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 8013774:	68fb      	ldr	r3, [r7, #12]
 8013776:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8013778:	4618      	mov	r0, r3
 801377a:	f7fe fb96 	bl	8011eaa <get_fat>
 801377e:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8013780:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013782:	2b01      	cmp	r3, #1
 8013784:	d802      	bhi.n	801378c <f_open+0x2e4>
 8013786:	2302      	movs	r3, #2
 8013788:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801378c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801378e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013792:	d102      	bne.n	801379a <f_open+0x2f2>
 8013794:	2301      	movs	r3, #1
 8013796:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801379a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801379c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801379e:	1ad3      	subs	r3, r2, r3
 80137a0:	657b      	str	r3, [r7, #84]	; 0x54
 80137a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d103      	bne.n	80137b2 <f_open+0x30a>
 80137aa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80137ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80137ae:	429a      	cmp	r2, r3
 80137b0:	d8e0      	bhi.n	8013774 <f_open+0x2cc>
				}
				fp->clust = clst;
 80137b2:	68fb      	ldr	r3, [r7, #12]
 80137b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80137b6:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80137b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d131      	bne.n	8013824 <f_open+0x37c>
 80137c0:	693b      	ldr	r3, [r7, #16]
 80137c2:	899b      	ldrh	r3, [r3, #12]
 80137c4:	461a      	mov	r2, r3
 80137c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80137c8:	fbb3 f1f2 	udiv	r1, r3, r2
 80137cc:	fb02 f201 	mul.w	r2, r2, r1
 80137d0:	1a9b      	subs	r3, r3, r2
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d026      	beq.n	8013824 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80137d6:	693b      	ldr	r3, [r7, #16]
 80137d8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80137da:	4618      	mov	r0, r3
 80137dc:	f7fe fb46 	bl	8011e6c <clust2sect>
 80137e0:	6478      	str	r0, [r7, #68]	; 0x44
 80137e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d103      	bne.n	80137f0 <f_open+0x348>
						res = FR_INT_ERR;
 80137e8:	2302      	movs	r3, #2
 80137ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80137ee:	e019      	b.n	8013824 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80137f0:	693b      	ldr	r3, [r7, #16]
 80137f2:	899b      	ldrh	r3, [r3, #12]
 80137f4:	461a      	mov	r2, r3
 80137f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80137f8:	fbb3 f2f2 	udiv	r2, r3, r2
 80137fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80137fe:	441a      	add	r2, r3
 8013800:	68fb      	ldr	r3, [r7, #12]
 8013802:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8013804:	693b      	ldr	r3, [r7, #16]
 8013806:	7858      	ldrb	r0, [r3, #1]
 8013808:	68fb      	ldr	r3, [r7, #12]
 801380a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801380e:	68fb      	ldr	r3, [r7, #12]
 8013810:	6a1a      	ldr	r2, [r3, #32]
 8013812:	2301      	movs	r3, #1
 8013814:	f7fd ff7e 	bl	8011714 <disk_read>
 8013818:	4603      	mov	r3, r0
 801381a:	2b00      	cmp	r3, #0
 801381c:	d002      	beq.n	8013824 <f_open+0x37c>
 801381e:	2301      	movs	r3, #1
 8013820:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8013824:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013828:	2b00      	cmp	r3, #0
 801382a:	d002      	beq.n	8013832 <f_open+0x38a>
 801382c:	68fb      	ldr	r3, [r7, #12]
 801382e:	2200      	movs	r2, #0
 8013830:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8013832:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8013836:	4618      	mov	r0, r3
 8013838:	3760      	adds	r7, #96	; 0x60
 801383a:	46bd      	mov	sp, r7
 801383c:	bd80      	pop	{r7, pc}
 801383e:	bf00      	nop
 8013840:	274a0000 	.word	0x274a0000

08013844 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8013844:	b580      	push	{r7, lr}
 8013846:	b08e      	sub	sp, #56	; 0x38
 8013848:	af00      	add	r7, sp, #0
 801384a:	60f8      	str	r0, [r7, #12]
 801384c:	60b9      	str	r1, [r7, #8]
 801384e:	607a      	str	r2, [r7, #4]
 8013850:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8013852:	68bb      	ldr	r3, [r7, #8]
 8013854:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8013856:	683b      	ldr	r3, [r7, #0]
 8013858:	2200      	movs	r2, #0
 801385a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 801385c:	68fb      	ldr	r3, [r7, #12]
 801385e:	f107 0214 	add.w	r2, r7, #20
 8013862:	4611      	mov	r1, r2
 8013864:	4618      	mov	r0, r3
 8013866:	f7ff fda3 	bl	80133b0 <validate>
 801386a:	4603      	mov	r3, r0
 801386c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8013870:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013874:	2b00      	cmp	r3, #0
 8013876:	d107      	bne.n	8013888 <f_read+0x44>
 8013878:	68fb      	ldr	r3, [r7, #12]
 801387a:	7d5b      	ldrb	r3, [r3, #21]
 801387c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8013880:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013884:	2b00      	cmp	r3, #0
 8013886:	d002      	beq.n	801388e <f_read+0x4a>
 8013888:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801388c:	e135      	b.n	8013afa <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 801388e:	68fb      	ldr	r3, [r7, #12]
 8013890:	7d1b      	ldrb	r3, [r3, #20]
 8013892:	f003 0301 	and.w	r3, r3, #1
 8013896:	2b00      	cmp	r3, #0
 8013898:	d101      	bne.n	801389e <f_read+0x5a>
 801389a:	2307      	movs	r3, #7
 801389c:	e12d      	b.n	8013afa <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 801389e:	68fb      	ldr	r3, [r7, #12]
 80138a0:	68da      	ldr	r2, [r3, #12]
 80138a2:	68fb      	ldr	r3, [r7, #12]
 80138a4:	699b      	ldr	r3, [r3, #24]
 80138a6:	1ad3      	subs	r3, r2, r3
 80138a8:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80138aa:	687a      	ldr	r2, [r7, #4]
 80138ac:	6a3b      	ldr	r3, [r7, #32]
 80138ae:	429a      	cmp	r2, r3
 80138b0:	f240 811e 	bls.w	8013af0 <f_read+0x2ac>
 80138b4:	6a3b      	ldr	r3, [r7, #32]
 80138b6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80138b8:	e11a      	b.n	8013af0 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80138ba:	68fb      	ldr	r3, [r7, #12]
 80138bc:	699b      	ldr	r3, [r3, #24]
 80138be:	697a      	ldr	r2, [r7, #20]
 80138c0:	8992      	ldrh	r2, [r2, #12]
 80138c2:	fbb3 f1f2 	udiv	r1, r3, r2
 80138c6:	fb02 f201 	mul.w	r2, r2, r1
 80138ca:	1a9b      	subs	r3, r3, r2
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	f040 80d5 	bne.w	8013a7c <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80138d2:	68fb      	ldr	r3, [r7, #12]
 80138d4:	699b      	ldr	r3, [r3, #24]
 80138d6:	697a      	ldr	r2, [r7, #20]
 80138d8:	8992      	ldrh	r2, [r2, #12]
 80138da:	fbb3 f3f2 	udiv	r3, r3, r2
 80138de:	697a      	ldr	r2, [r7, #20]
 80138e0:	8952      	ldrh	r2, [r2, #10]
 80138e2:	3a01      	subs	r2, #1
 80138e4:	4013      	ands	r3, r2
 80138e6:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80138e8:	69fb      	ldr	r3, [r7, #28]
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	d12f      	bne.n	801394e <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80138ee:	68fb      	ldr	r3, [r7, #12]
 80138f0:	699b      	ldr	r3, [r3, #24]
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d103      	bne.n	80138fe <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80138f6:	68fb      	ldr	r3, [r7, #12]
 80138f8:	689b      	ldr	r3, [r3, #8]
 80138fa:	633b      	str	r3, [r7, #48]	; 0x30
 80138fc:	e013      	b.n	8013926 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80138fe:	68fb      	ldr	r3, [r7, #12]
 8013900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013902:	2b00      	cmp	r3, #0
 8013904:	d007      	beq.n	8013916 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	699b      	ldr	r3, [r3, #24]
 801390a:	4619      	mov	r1, r3
 801390c:	68f8      	ldr	r0, [r7, #12]
 801390e:	f7fe fdb0 	bl	8012472 <clmt_clust>
 8013912:	6338      	str	r0, [r7, #48]	; 0x30
 8013914:	e007      	b.n	8013926 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8013916:	68fa      	ldr	r2, [r7, #12]
 8013918:	68fb      	ldr	r3, [r7, #12]
 801391a:	69db      	ldr	r3, [r3, #28]
 801391c:	4619      	mov	r1, r3
 801391e:	4610      	mov	r0, r2
 8013920:	f7fe fac3 	bl	8011eaa <get_fat>
 8013924:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8013926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013928:	2b01      	cmp	r3, #1
 801392a:	d804      	bhi.n	8013936 <f_read+0xf2>
 801392c:	68fb      	ldr	r3, [r7, #12]
 801392e:	2202      	movs	r2, #2
 8013930:	755a      	strb	r2, [r3, #21]
 8013932:	2302      	movs	r3, #2
 8013934:	e0e1      	b.n	8013afa <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013938:	f1b3 3fff 	cmp.w	r3, #4294967295
 801393c:	d104      	bne.n	8013948 <f_read+0x104>
 801393e:	68fb      	ldr	r3, [r7, #12]
 8013940:	2201      	movs	r2, #1
 8013942:	755a      	strb	r2, [r3, #21]
 8013944:	2301      	movs	r3, #1
 8013946:	e0d8      	b.n	8013afa <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8013948:	68fb      	ldr	r3, [r7, #12]
 801394a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801394c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801394e:	697a      	ldr	r2, [r7, #20]
 8013950:	68fb      	ldr	r3, [r7, #12]
 8013952:	69db      	ldr	r3, [r3, #28]
 8013954:	4619      	mov	r1, r3
 8013956:	4610      	mov	r0, r2
 8013958:	f7fe fa88 	bl	8011e6c <clust2sect>
 801395c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801395e:	69bb      	ldr	r3, [r7, #24]
 8013960:	2b00      	cmp	r3, #0
 8013962:	d104      	bne.n	801396e <f_read+0x12a>
 8013964:	68fb      	ldr	r3, [r7, #12]
 8013966:	2202      	movs	r2, #2
 8013968:	755a      	strb	r2, [r3, #21]
 801396a:	2302      	movs	r3, #2
 801396c:	e0c5      	b.n	8013afa <f_read+0x2b6>
			sect += csect;
 801396e:	69ba      	ldr	r2, [r7, #24]
 8013970:	69fb      	ldr	r3, [r7, #28]
 8013972:	4413      	add	r3, r2
 8013974:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8013976:	697b      	ldr	r3, [r7, #20]
 8013978:	899b      	ldrh	r3, [r3, #12]
 801397a:	461a      	mov	r2, r3
 801397c:	687b      	ldr	r3, [r7, #4]
 801397e:	fbb3 f3f2 	udiv	r3, r3, r2
 8013982:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8013984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013986:	2b00      	cmp	r3, #0
 8013988:	d041      	beq.n	8013a0e <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801398a:	69fa      	ldr	r2, [r7, #28]
 801398c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801398e:	4413      	add	r3, r2
 8013990:	697a      	ldr	r2, [r7, #20]
 8013992:	8952      	ldrh	r2, [r2, #10]
 8013994:	4293      	cmp	r3, r2
 8013996:	d905      	bls.n	80139a4 <f_read+0x160>
					cc = fs->csize - csect;
 8013998:	697b      	ldr	r3, [r7, #20]
 801399a:	895b      	ldrh	r3, [r3, #10]
 801399c:	461a      	mov	r2, r3
 801399e:	69fb      	ldr	r3, [r7, #28]
 80139a0:	1ad3      	subs	r3, r2, r3
 80139a2:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80139a4:	697b      	ldr	r3, [r7, #20]
 80139a6:	7858      	ldrb	r0, [r3, #1]
 80139a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80139aa:	69ba      	ldr	r2, [r7, #24]
 80139ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80139ae:	f7fd feb1 	bl	8011714 <disk_read>
 80139b2:	4603      	mov	r3, r0
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	d004      	beq.n	80139c2 <f_read+0x17e>
 80139b8:	68fb      	ldr	r3, [r7, #12]
 80139ba:	2201      	movs	r2, #1
 80139bc:	755a      	strb	r2, [r3, #21]
 80139be:	2301      	movs	r3, #1
 80139c0:	e09b      	b.n	8013afa <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	7d1b      	ldrb	r3, [r3, #20]
 80139c6:	b25b      	sxtb	r3, r3
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	da18      	bge.n	80139fe <f_read+0x1ba>
 80139cc:	68fb      	ldr	r3, [r7, #12]
 80139ce:	6a1a      	ldr	r2, [r3, #32]
 80139d0:	69bb      	ldr	r3, [r7, #24]
 80139d2:	1ad3      	subs	r3, r2, r3
 80139d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80139d6:	429a      	cmp	r2, r3
 80139d8:	d911      	bls.n	80139fe <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80139da:	68fb      	ldr	r3, [r7, #12]
 80139dc:	6a1a      	ldr	r2, [r3, #32]
 80139de:	69bb      	ldr	r3, [r7, #24]
 80139e0:	1ad3      	subs	r3, r2, r3
 80139e2:	697a      	ldr	r2, [r7, #20]
 80139e4:	8992      	ldrh	r2, [r2, #12]
 80139e6:	fb02 f303 	mul.w	r3, r2, r3
 80139ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80139ec:	18d0      	adds	r0, r2, r3
 80139ee:	68fb      	ldr	r3, [r7, #12]
 80139f0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80139f4:	697b      	ldr	r3, [r7, #20]
 80139f6:	899b      	ldrh	r3, [r3, #12]
 80139f8:	461a      	mov	r2, r3
 80139fa:	f7fd ff6b 	bl	80118d4 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80139fe:	697b      	ldr	r3, [r7, #20]
 8013a00:	899b      	ldrh	r3, [r3, #12]
 8013a02:	461a      	mov	r2, r3
 8013a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a06:	fb02 f303 	mul.w	r3, r2, r3
 8013a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8013a0c:	e05c      	b.n	8013ac8 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8013a0e:	68fb      	ldr	r3, [r7, #12]
 8013a10:	6a1b      	ldr	r3, [r3, #32]
 8013a12:	69ba      	ldr	r2, [r7, #24]
 8013a14:	429a      	cmp	r2, r3
 8013a16:	d02e      	beq.n	8013a76 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8013a18:	68fb      	ldr	r3, [r7, #12]
 8013a1a:	7d1b      	ldrb	r3, [r3, #20]
 8013a1c:	b25b      	sxtb	r3, r3
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	da18      	bge.n	8013a54 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013a22:	697b      	ldr	r3, [r7, #20]
 8013a24:	7858      	ldrb	r0, [r3, #1]
 8013a26:	68fb      	ldr	r3, [r7, #12]
 8013a28:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013a2c:	68fb      	ldr	r3, [r7, #12]
 8013a2e:	6a1a      	ldr	r2, [r3, #32]
 8013a30:	2301      	movs	r3, #1
 8013a32:	f7fd fe8f 	bl	8011754 <disk_write>
 8013a36:	4603      	mov	r3, r0
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d004      	beq.n	8013a46 <f_read+0x202>
 8013a3c:	68fb      	ldr	r3, [r7, #12]
 8013a3e:	2201      	movs	r2, #1
 8013a40:	755a      	strb	r2, [r3, #21]
 8013a42:	2301      	movs	r3, #1
 8013a44:	e059      	b.n	8013afa <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013a46:	68fb      	ldr	r3, [r7, #12]
 8013a48:	7d1b      	ldrb	r3, [r3, #20]
 8013a4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013a4e:	b2da      	uxtb	r2, r3
 8013a50:	68fb      	ldr	r3, [r7, #12]
 8013a52:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8013a54:	697b      	ldr	r3, [r7, #20]
 8013a56:	7858      	ldrb	r0, [r3, #1]
 8013a58:	68fb      	ldr	r3, [r7, #12]
 8013a5a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013a5e:	2301      	movs	r3, #1
 8013a60:	69ba      	ldr	r2, [r7, #24]
 8013a62:	f7fd fe57 	bl	8011714 <disk_read>
 8013a66:	4603      	mov	r3, r0
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	d004      	beq.n	8013a76 <f_read+0x232>
 8013a6c:	68fb      	ldr	r3, [r7, #12]
 8013a6e:	2201      	movs	r2, #1
 8013a70:	755a      	strb	r2, [r3, #21]
 8013a72:	2301      	movs	r3, #1
 8013a74:	e041      	b.n	8013afa <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8013a76:	68fb      	ldr	r3, [r7, #12]
 8013a78:	69ba      	ldr	r2, [r7, #24]
 8013a7a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8013a7c:	697b      	ldr	r3, [r7, #20]
 8013a7e:	899b      	ldrh	r3, [r3, #12]
 8013a80:	4618      	mov	r0, r3
 8013a82:	68fb      	ldr	r3, [r7, #12]
 8013a84:	699b      	ldr	r3, [r3, #24]
 8013a86:	697a      	ldr	r2, [r7, #20]
 8013a88:	8992      	ldrh	r2, [r2, #12]
 8013a8a:	fbb3 f1f2 	udiv	r1, r3, r2
 8013a8e:	fb02 f201 	mul.w	r2, r2, r1
 8013a92:	1a9b      	subs	r3, r3, r2
 8013a94:	1ac3      	subs	r3, r0, r3
 8013a96:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8013a98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	429a      	cmp	r2, r3
 8013a9e:	d901      	bls.n	8013aa4 <f_read+0x260>
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8013aa4:	68fb      	ldr	r3, [r7, #12]
 8013aa6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013aaa:	68fb      	ldr	r3, [r7, #12]
 8013aac:	699b      	ldr	r3, [r3, #24]
 8013aae:	697a      	ldr	r2, [r7, #20]
 8013ab0:	8992      	ldrh	r2, [r2, #12]
 8013ab2:	fbb3 f0f2 	udiv	r0, r3, r2
 8013ab6:	fb02 f200 	mul.w	r2, r2, r0
 8013aba:	1a9b      	subs	r3, r3, r2
 8013abc:	440b      	add	r3, r1
 8013abe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013ac0:	4619      	mov	r1, r3
 8013ac2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013ac4:	f7fd ff06 	bl	80118d4 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8013ac8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013acc:	4413      	add	r3, r2
 8013ace:	627b      	str	r3, [r7, #36]	; 0x24
 8013ad0:	68fb      	ldr	r3, [r7, #12]
 8013ad2:	699a      	ldr	r2, [r3, #24]
 8013ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ad6:	441a      	add	r2, r3
 8013ad8:	68fb      	ldr	r3, [r7, #12]
 8013ada:	619a      	str	r2, [r3, #24]
 8013adc:	683b      	ldr	r3, [r7, #0]
 8013ade:	681a      	ldr	r2, [r3, #0]
 8013ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ae2:	441a      	add	r2, r3
 8013ae4:	683b      	ldr	r3, [r7, #0]
 8013ae6:	601a      	str	r2, [r3, #0]
 8013ae8:	687a      	ldr	r2, [r7, #4]
 8013aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013aec:	1ad3      	subs	r3, r2, r3
 8013aee:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	2b00      	cmp	r3, #0
 8013af4:	f47f aee1 	bne.w	80138ba <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8013af8:	2300      	movs	r3, #0
}
 8013afa:	4618      	mov	r0, r3
 8013afc:	3738      	adds	r7, #56	; 0x38
 8013afe:	46bd      	mov	sp, r7
 8013b00:	bd80      	pop	{r7, pc}

08013b02 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8013b02:	b580      	push	{r7, lr}
 8013b04:	b08c      	sub	sp, #48	; 0x30
 8013b06:	af00      	add	r7, sp, #0
 8013b08:	60f8      	str	r0, [r7, #12]
 8013b0a:	60b9      	str	r1, [r7, #8]
 8013b0c:	607a      	str	r2, [r7, #4]
 8013b0e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8013b10:	68bb      	ldr	r3, [r7, #8]
 8013b12:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8013b14:	683b      	ldr	r3, [r7, #0]
 8013b16:	2200      	movs	r2, #0
 8013b18:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8013b1a:	68fb      	ldr	r3, [r7, #12]
 8013b1c:	f107 0210 	add.w	r2, r7, #16
 8013b20:	4611      	mov	r1, r2
 8013b22:	4618      	mov	r0, r3
 8013b24:	f7ff fc44 	bl	80133b0 <validate>
 8013b28:	4603      	mov	r3, r0
 8013b2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8013b2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d107      	bne.n	8013b46 <f_write+0x44>
 8013b36:	68fb      	ldr	r3, [r7, #12]
 8013b38:	7d5b      	ldrb	r3, [r3, #21]
 8013b3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8013b3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	d002      	beq.n	8013b4c <f_write+0x4a>
 8013b46:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013b4a:	e16a      	b.n	8013e22 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	7d1b      	ldrb	r3, [r3, #20]
 8013b50:	f003 0302 	and.w	r3, r3, #2
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	d101      	bne.n	8013b5c <f_write+0x5a>
 8013b58:	2307      	movs	r3, #7
 8013b5a:	e162      	b.n	8013e22 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8013b5c:	68fb      	ldr	r3, [r7, #12]
 8013b5e:	699a      	ldr	r2, [r3, #24]
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	441a      	add	r2, r3
 8013b64:	68fb      	ldr	r3, [r7, #12]
 8013b66:	699b      	ldr	r3, [r3, #24]
 8013b68:	429a      	cmp	r2, r3
 8013b6a:	f080 814c 	bcs.w	8013e06 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8013b6e:	68fb      	ldr	r3, [r7, #12]
 8013b70:	699b      	ldr	r3, [r3, #24]
 8013b72:	43db      	mvns	r3, r3
 8013b74:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8013b76:	e146      	b.n	8013e06 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8013b78:	68fb      	ldr	r3, [r7, #12]
 8013b7a:	699b      	ldr	r3, [r3, #24]
 8013b7c:	693a      	ldr	r2, [r7, #16]
 8013b7e:	8992      	ldrh	r2, [r2, #12]
 8013b80:	fbb3 f1f2 	udiv	r1, r3, r2
 8013b84:	fb02 f201 	mul.w	r2, r2, r1
 8013b88:	1a9b      	subs	r3, r3, r2
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	f040 80f1 	bne.w	8013d72 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8013b90:	68fb      	ldr	r3, [r7, #12]
 8013b92:	699b      	ldr	r3, [r3, #24]
 8013b94:	693a      	ldr	r2, [r7, #16]
 8013b96:	8992      	ldrh	r2, [r2, #12]
 8013b98:	fbb3 f3f2 	udiv	r3, r3, r2
 8013b9c:	693a      	ldr	r2, [r7, #16]
 8013b9e:	8952      	ldrh	r2, [r2, #10]
 8013ba0:	3a01      	subs	r2, #1
 8013ba2:	4013      	ands	r3, r2
 8013ba4:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8013ba6:	69bb      	ldr	r3, [r7, #24]
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	d143      	bne.n	8013c34 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8013bac:	68fb      	ldr	r3, [r7, #12]
 8013bae:	699b      	ldr	r3, [r3, #24]
 8013bb0:	2b00      	cmp	r3, #0
 8013bb2:	d10c      	bne.n	8013bce <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8013bb4:	68fb      	ldr	r3, [r7, #12]
 8013bb6:	689b      	ldr	r3, [r3, #8]
 8013bb8:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8013bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	d11a      	bne.n	8013bf6 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8013bc0:	68fb      	ldr	r3, [r7, #12]
 8013bc2:	2100      	movs	r1, #0
 8013bc4:	4618      	mov	r0, r3
 8013bc6:	f7fe fbbc 	bl	8012342 <create_chain>
 8013bca:	62b8      	str	r0, [r7, #40]	; 0x28
 8013bcc:	e013      	b.n	8013bf6 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8013bce:	68fb      	ldr	r3, [r7, #12]
 8013bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d007      	beq.n	8013be6 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013bd6:	68fb      	ldr	r3, [r7, #12]
 8013bd8:	699b      	ldr	r3, [r3, #24]
 8013bda:	4619      	mov	r1, r3
 8013bdc:	68f8      	ldr	r0, [r7, #12]
 8013bde:	f7fe fc48 	bl	8012472 <clmt_clust>
 8013be2:	62b8      	str	r0, [r7, #40]	; 0x28
 8013be4:	e007      	b.n	8013bf6 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8013be6:	68fa      	ldr	r2, [r7, #12]
 8013be8:	68fb      	ldr	r3, [r7, #12]
 8013bea:	69db      	ldr	r3, [r3, #28]
 8013bec:	4619      	mov	r1, r3
 8013bee:	4610      	mov	r0, r2
 8013bf0:	f7fe fba7 	bl	8012342 <create_chain>
 8013bf4:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	f000 8109 	beq.w	8013e10 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c00:	2b01      	cmp	r3, #1
 8013c02:	d104      	bne.n	8013c0e <f_write+0x10c>
 8013c04:	68fb      	ldr	r3, [r7, #12]
 8013c06:	2202      	movs	r2, #2
 8013c08:	755a      	strb	r2, [r3, #21]
 8013c0a:	2302      	movs	r3, #2
 8013c0c:	e109      	b.n	8013e22 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c14:	d104      	bne.n	8013c20 <f_write+0x11e>
 8013c16:	68fb      	ldr	r3, [r7, #12]
 8013c18:	2201      	movs	r2, #1
 8013c1a:	755a      	strb	r2, [r3, #21]
 8013c1c:	2301      	movs	r3, #1
 8013c1e:	e100      	b.n	8013e22 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8013c20:	68fb      	ldr	r3, [r7, #12]
 8013c22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013c24:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8013c26:	68fb      	ldr	r3, [r7, #12]
 8013c28:	689b      	ldr	r3, [r3, #8]
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d102      	bne.n	8013c34 <f_write+0x132>
 8013c2e:	68fb      	ldr	r3, [r7, #12]
 8013c30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013c32:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8013c34:	68fb      	ldr	r3, [r7, #12]
 8013c36:	7d1b      	ldrb	r3, [r3, #20]
 8013c38:	b25b      	sxtb	r3, r3
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	da18      	bge.n	8013c70 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013c3e:	693b      	ldr	r3, [r7, #16]
 8013c40:	7858      	ldrb	r0, [r3, #1]
 8013c42:	68fb      	ldr	r3, [r7, #12]
 8013c44:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013c48:	68fb      	ldr	r3, [r7, #12]
 8013c4a:	6a1a      	ldr	r2, [r3, #32]
 8013c4c:	2301      	movs	r3, #1
 8013c4e:	f7fd fd81 	bl	8011754 <disk_write>
 8013c52:	4603      	mov	r3, r0
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d004      	beq.n	8013c62 <f_write+0x160>
 8013c58:	68fb      	ldr	r3, [r7, #12]
 8013c5a:	2201      	movs	r2, #1
 8013c5c:	755a      	strb	r2, [r3, #21]
 8013c5e:	2301      	movs	r3, #1
 8013c60:	e0df      	b.n	8013e22 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013c62:	68fb      	ldr	r3, [r7, #12]
 8013c64:	7d1b      	ldrb	r3, [r3, #20]
 8013c66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013c6a:	b2da      	uxtb	r2, r3
 8013c6c:	68fb      	ldr	r3, [r7, #12]
 8013c6e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8013c70:	693a      	ldr	r2, [r7, #16]
 8013c72:	68fb      	ldr	r3, [r7, #12]
 8013c74:	69db      	ldr	r3, [r3, #28]
 8013c76:	4619      	mov	r1, r3
 8013c78:	4610      	mov	r0, r2
 8013c7a:	f7fe f8f7 	bl	8011e6c <clust2sect>
 8013c7e:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8013c80:	697b      	ldr	r3, [r7, #20]
 8013c82:	2b00      	cmp	r3, #0
 8013c84:	d104      	bne.n	8013c90 <f_write+0x18e>
 8013c86:	68fb      	ldr	r3, [r7, #12]
 8013c88:	2202      	movs	r2, #2
 8013c8a:	755a      	strb	r2, [r3, #21]
 8013c8c:	2302      	movs	r3, #2
 8013c8e:	e0c8      	b.n	8013e22 <f_write+0x320>
			sect += csect;
 8013c90:	697a      	ldr	r2, [r7, #20]
 8013c92:	69bb      	ldr	r3, [r7, #24]
 8013c94:	4413      	add	r3, r2
 8013c96:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8013c98:	693b      	ldr	r3, [r7, #16]
 8013c9a:	899b      	ldrh	r3, [r3, #12]
 8013c9c:	461a      	mov	r2, r3
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	fbb3 f3f2 	udiv	r3, r3, r2
 8013ca4:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8013ca6:	6a3b      	ldr	r3, [r7, #32]
 8013ca8:	2b00      	cmp	r3, #0
 8013caa:	d043      	beq.n	8013d34 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8013cac:	69ba      	ldr	r2, [r7, #24]
 8013cae:	6a3b      	ldr	r3, [r7, #32]
 8013cb0:	4413      	add	r3, r2
 8013cb2:	693a      	ldr	r2, [r7, #16]
 8013cb4:	8952      	ldrh	r2, [r2, #10]
 8013cb6:	4293      	cmp	r3, r2
 8013cb8:	d905      	bls.n	8013cc6 <f_write+0x1c4>
					cc = fs->csize - csect;
 8013cba:	693b      	ldr	r3, [r7, #16]
 8013cbc:	895b      	ldrh	r3, [r3, #10]
 8013cbe:	461a      	mov	r2, r3
 8013cc0:	69bb      	ldr	r3, [r7, #24]
 8013cc2:	1ad3      	subs	r3, r2, r3
 8013cc4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013cc6:	693b      	ldr	r3, [r7, #16]
 8013cc8:	7858      	ldrb	r0, [r3, #1]
 8013cca:	6a3b      	ldr	r3, [r7, #32]
 8013ccc:	697a      	ldr	r2, [r7, #20]
 8013cce:	69f9      	ldr	r1, [r7, #28]
 8013cd0:	f7fd fd40 	bl	8011754 <disk_write>
 8013cd4:	4603      	mov	r3, r0
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	d004      	beq.n	8013ce4 <f_write+0x1e2>
 8013cda:	68fb      	ldr	r3, [r7, #12]
 8013cdc:	2201      	movs	r2, #1
 8013cde:	755a      	strb	r2, [r3, #21]
 8013ce0:	2301      	movs	r3, #1
 8013ce2:	e09e      	b.n	8013e22 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8013ce4:	68fb      	ldr	r3, [r7, #12]
 8013ce6:	6a1a      	ldr	r2, [r3, #32]
 8013ce8:	697b      	ldr	r3, [r7, #20]
 8013cea:	1ad3      	subs	r3, r2, r3
 8013cec:	6a3a      	ldr	r2, [r7, #32]
 8013cee:	429a      	cmp	r2, r3
 8013cf0:	d918      	bls.n	8013d24 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8013cf2:	68fb      	ldr	r3, [r7, #12]
 8013cf4:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8013cf8:	68fb      	ldr	r3, [r7, #12]
 8013cfa:	6a1a      	ldr	r2, [r3, #32]
 8013cfc:	697b      	ldr	r3, [r7, #20]
 8013cfe:	1ad3      	subs	r3, r2, r3
 8013d00:	693a      	ldr	r2, [r7, #16]
 8013d02:	8992      	ldrh	r2, [r2, #12]
 8013d04:	fb02 f303 	mul.w	r3, r2, r3
 8013d08:	69fa      	ldr	r2, [r7, #28]
 8013d0a:	18d1      	adds	r1, r2, r3
 8013d0c:	693b      	ldr	r3, [r7, #16]
 8013d0e:	899b      	ldrh	r3, [r3, #12]
 8013d10:	461a      	mov	r2, r3
 8013d12:	f7fd fddf 	bl	80118d4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013d16:	68fb      	ldr	r3, [r7, #12]
 8013d18:	7d1b      	ldrb	r3, [r3, #20]
 8013d1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013d1e:	b2da      	uxtb	r2, r3
 8013d20:	68fb      	ldr	r3, [r7, #12]
 8013d22:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8013d24:	693b      	ldr	r3, [r7, #16]
 8013d26:	899b      	ldrh	r3, [r3, #12]
 8013d28:	461a      	mov	r2, r3
 8013d2a:	6a3b      	ldr	r3, [r7, #32]
 8013d2c:	fb02 f303 	mul.w	r3, r2, r3
 8013d30:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8013d32:	e04b      	b.n	8013dcc <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013d34:	68fb      	ldr	r3, [r7, #12]
 8013d36:	6a1b      	ldr	r3, [r3, #32]
 8013d38:	697a      	ldr	r2, [r7, #20]
 8013d3a:	429a      	cmp	r2, r3
 8013d3c:	d016      	beq.n	8013d6c <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8013d3e:	68fb      	ldr	r3, [r7, #12]
 8013d40:	699a      	ldr	r2, [r3, #24]
 8013d42:	68fb      	ldr	r3, [r7, #12]
 8013d44:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013d46:	429a      	cmp	r2, r3
 8013d48:	d210      	bcs.n	8013d6c <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8013d4a:	693b      	ldr	r3, [r7, #16]
 8013d4c:	7858      	ldrb	r0, [r3, #1]
 8013d4e:	68fb      	ldr	r3, [r7, #12]
 8013d50:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013d54:	2301      	movs	r3, #1
 8013d56:	697a      	ldr	r2, [r7, #20]
 8013d58:	f7fd fcdc 	bl	8011714 <disk_read>
 8013d5c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d004      	beq.n	8013d6c <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8013d62:	68fb      	ldr	r3, [r7, #12]
 8013d64:	2201      	movs	r2, #1
 8013d66:	755a      	strb	r2, [r3, #21]
 8013d68:	2301      	movs	r3, #1
 8013d6a:	e05a      	b.n	8013e22 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8013d6c:	68fb      	ldr	r3, [r7, #12]
 8013d6e:	697a      	ldr	r2, [r7, #20]
 8013d70:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8013d72:	693b      	ldr	r3, [r7, #16]
 8013d74:	899b      	ldrh	r3, [r3, #12]
 8013d76:	4618      	mov	r0, r3
 8013d78:	68fb      	ldr	r3, [r7, #12]
 8013d7a:	699b      	ldr	r3, [r3, #24]
 8013d7c:	693a      	ldr	r2, [r7, #16]
 8013d7e:	8992      	ldrh	r2, [r2, #12]
 8013d80:	fbb3 f1f2 	udiv	r1, r3, r2
 8013d84:	fb02 f201 	mul.w	r2, r2, r1
 8013d88:	1a9b      	subs	r3, r3, r2
 8013d8a:	1ac3      	subs	r3, r0, r3
 8013d8c:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8013d8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	429a      	cmp	r2, r3
 8013d94:	d901      	bls.n	8013d9a <f_write+0x298>
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8013d9a:	68fb      	ldr	r3, [r7, #12]
 8013d9c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013da0:	68fb      	ldr	r3, [r7, #12]
 8013da2:	699b      	ldr	r3, [r3, #24]
 8013da4:	693a      	ldr	r2, [r7, #16]
 8013da6:	8992      	ldrh	r2, [r2, #12]
 8013da8:	fbb3 f0f2 	udiv	r0, r3, r2
 8013dac:	fb02 f200 	mul.w	r2, r2, r0
 8013db0:	1a9b      	subs	r3, r3, r2
 8013db2:	440b      	add	r3, r1
 8013db4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013db6:	69f9      	ldr	r1, [r7, #28]
 8013db8:	4618      	mov	r0, r3
 8013dba:	f7fd fd8b 	bl	80118d4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8013dbe:	68fb      	ldr	r3, [r7, #12]
 8013dc0:	7d1b      	ldrb	r3, [r3, #20]
 8013dc2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013dc6:	b2da      	uxtb	r2, r3
 8013dc8:	68fb      	ldr	r3, [r7, #12]
 8013dca:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8013dcc:	69fa      	ldr	r2, [r7, #28]
 8013dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dd0:	4413      	add	r3, r2
 8013dd2:	61fb      	str	r3, [r7, #28]
 8013dd4:	68fb      	ldr	r3, [r7, #12]
 8013dd6:	699a      	ldr	r2, [r3, #24]
 8013dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dda:	441a      	add	r2, r3
 8013ddc:	68fb      	ldr	r3, [r7, #12]
 8013dde:	619a      	str	r2, [r3, #24]
 8013de0:	68fb      	ldr	r3, [r7, #12]
 8013de2:	68da      	ldr	r2, [r3, #12]
 8013de4:	68fb      	ldr	r3, [r7, #12]
 8013de6:	699b      	ldr	r3, [r3, #24]
 8013de8:	429a      	cmp	r2, r3
 8013dea:	bf38      	it	cc
 8013dec:	461a      	movcc	r2, r3
 8013dee:	68fb      	ldr	r3, [r7, #12]
 8013df0:	60da      	str	r2, [r3, #12]
 8013df2:	683b      	ldr	r3, [r7, #0]
 8013df4:	681a      	ldr	r2, [r3, #0]
 8013df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013df8:	441a      	add	r2, r3
 8013dfa:	683b      	ldr	r3, [r7, #0]
 8013dfc:	601a      	str	r2, [r3, #0]
 8013dfe:	687a      	ldr	r2, [r7, #4]
 8013e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013e02:	1ad3      	subs	r3, r2, r3
 8013e04:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	f47f aeb5 	bne.w	8013b78 <f_write+0x76>
 8013e0e:	e000      	b.n	8013e12 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013e10:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013e12:	68fb      	ldr	r3, [r7, #12]
 8013e14:	7d1b      	ldrb	r3, [r3, #20]
 8013e16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013e1a:	b2da      	uxtb	r2, r3
 8013e1c:	68fb      	ldr	r3, [r7, #12]
 8013e1e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8013e20:	2300      	movs	r3, #0
}
 8013e22:	4618      	mov	r0, r3
 8013e24:	3730      	adds	r7, #48	; 0x30
 8013e26:	46bd      	mov	sp, r7
 8013e28:	bd80      	pop	{r7, pc}
	...

08013e2c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8013e2c:	b580      	push	{r7, lr}
 8013e2e:	b086      	sub	sp, #24
 8013e30:	af00      	add	r7, sp, #0
 8013e32:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	f107 0208 	add.w	r2, r7, #8
 8013e3a:	4611      	mov	r1, r2
 8013e3c:	4618      	mov	r0, r3
 8013e3e:	f7ff fab7 	bl	80133b0 <validate>
 8013e42:	4603      	mov	r3, r0
 8013e44:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013e46:	7dfb      	ldrb	r3, [r7, #23]
 8013e48:	2b00      	cmp	r3, #0
 8013e4a:	d167      	bne.n	8013f1c <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8013e4c:	687b      	ldr	r3, [r7, #4]
 8013e4e:	7d1b      	ldrb	r3, [r3, #20]
 8013e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013e54:	2b00      	cmp	r3, #0
 8013e56:	d061      	beq.n	8013f1c <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	7d1b      	ldrb	r3, [r3, #20]
 8013e5c:	b25b      	sxtb	r3, r3
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	da15      	bge.n	8013e8e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8013e62:	68bb      	ldr	r3, [r7, #8]
 8013e64:	7858      	ldrb	r0, [r3, #1]
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	6a1a      	ldr	r2, [r3, #32]
 8013e70:	2301      	movs	r3, #1
 8013e72:	f7fd fc6f 	bl	8011754 <disk_write>
 8013e76:	4603      	mov	r3, r0
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d001      	beq.n	8013e80 <f_sync+0x54>
 8013e7c:	2301      	movs	r3, #1
 8013e7e:	e04e      	b.n	8013f1e <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	7d1b      	ldrb	r3, [r3, #20]
 8013e84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013e88:	b2da      	uxtb	r2, r3
 8013e8a:	687b      	ldr	r3, [r7, #4]
 8013e8c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8013e8e:	4b26      	ldr	r3, [pc, #152]	; (8013f28 <f_sync+0xfc>)
 8013e90:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8013e92:	68ba      	ldr	r2, [r7, #8]
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e98:	4619      	mov	r1, r3
 8013e9a:	4610      	mov	r0, r2
 8013e9c:	f7fd ff48 	bl	8011d30 <move_window>
 8013ea0:	4603      	mov	r3, r0
 8013ea2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8013ea4:	7dfb      	ldrb	r3, [r7, #23]
 8013ea6:	2b00      	cmp	r3, #0
 8013ea8:	d138      	bne.n	8013f1c <f_sync+0xf0>
					dir = fp->dir_ptr;
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013eae:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8013eb0:	68fb      	ldr	r3, [r7, #12]
 8013eb2:	330b      	adds	r3, #11
 8013eb4:	781a      	ldrb	r2, [r3, #0]
 8013eb6:	68fb      	ldr	r3, [r7, #12]
 8013eb8:	330b      	adds	r3, #11
 8013eba:	f042 0220 	orr.w	r2, r2, #32
 8013ebe:	b2d2      	uxtb	r2, r2
 8013ec0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	6818      	ldr	r0, [r3, #0]
 8013ec6:	687b      	ldr	r3, [r7, #4]
 8013ec8:	689b      	ldr	r3, [r3, #8]
 8013eca:	461a      	mov	r2, r3
 8013ecc:	68f9      	ldr	r1, [r7, #12]
 8013ece:	f7fe fccd 	bl	801286c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013ed2:	68fb      	ldr	r3, [r7, #12]
 8013ed4:	f103 021c 	add.w	r2, r3, #28
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	68db      	ldr	r3, [r3, #12]
 8013edc:	4619      	mov	r1, r3
 8013ede:	4610      	mov	r0, r2
 8013ee0:	f7fd fccc 	bl	801187c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8013ee4:	68fb      	ldr	r3, [r7, #12]
 8013ee6:	3316      	adds	r3, #22
 8013ee8:	6939      	ldr	r1, [r7, #16]
 8013eea:	4618      	mov	r0, r3
 8013eec:	f7fd fcc6 	bl	801187c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8013ef0:	68fb      	ldr	r3, [r7, #12]
 8013ef2:	3312      	adds	r3, #18
 8013ef4:	2100      	movs	r1, #0
 8013ef6:	4618      	mov	r0, r3
 8013ef8:	f7fd fca5 	bl	8011846 <st_word>
					fs->wflag = 1;
 8013efc:	68bb      	ldr	r3, [r7, #8]
 8013efe:	2201      	movs	r2, #1
 8013f00:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8013f02:	68bb      	ldr	r3, [r7, #8]
 8013f04:	4618      	mov	r0, r3
 8013f06:	f7fd ff41 	bl	8011d8c <sync_fs>
 8013f0a:	4603      	mov	r3, r0
 8013f0c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8013f0e:	687b      	ldr	r3, [r7, #4]
 8013f10:	7d1b      	ldrb	r3, [r3, #20]
 8013f12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013f16:	b2da      	uxtb	r2, r3
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8013f1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f1e:	4618      	mov	r0, r3
 8013f20:	3718      	adds	r7, #24
 8013f22:	46bd      	mov	sp, r7
 8013f24:	bd80      	pop	{r7, pc}
 8013f26:	bf00      	nop
 8013f28:	274a0000 	.word	0x274a0000

08013f2c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8013f2c:	b580      	push	{r7, lr}
 8013f2e:	b084      	sub	sp, #16
 8013f30:	af00      	add	r7, sp, #0
 8013f32:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8013f34:	6878      	ldr	r0, [r7, #4]
 8013f36:	f7ff ff79 	bl	8013e2c <f_sync>
 8013f3a:	4603      	mov	r3, r0
 8013f3c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8013f3e:	7bfb      	ldrb	r3, [r7, #15]
 8013f40:	2b00      	cmp	r3, #0
 8013f42:	d118      	bne.n	8013f76 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	f107 0208 	add.w	r2, r7, #8
 8013f4a:	4611      	mov	r1, r2
 8013f4c:	4618      	mov	r0, r3
 8013f4e:	f7ff fa2f 	bl	80133b0 <validate>
 8013f52:	4603      	mov	r3, r0
 8013f54:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013f56:	7bfb      	ldrb	r3, [r7, #15]
 8013f58:	2b00      	cmp	r3, #0
 8013f5a:	d10c      	bne.n	8013f76 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	691b      	ldr	r3, [r3, #16]
 8013f60:	4618      	mov	r0, r3
 8013f62:	f7fd fe41 	bl	8011be8 <dec_lock>
 8013f66:	4603      	mov	r3, r0
 8013f68:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8013f6a:	7bfb      	ldrb	r3, [r7, #15]
 8013f6c:	2b00      	cmp	r3, #0
 8013f6e:	d102      	bne.n	8013f76 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	2200      	movs	r2, #0
 8013f74:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8013f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f78:	4618      	mov	r0, r3
 8013f7a:	3710      	adds	r7, #16
 8013f7c:	46bd      	mov	sp, r7
 8013f7e:	bd80      	pop	{r7, pc}

08013f80 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8013f80:	b590      	push	{r4, r7, lr}
 8013f82:	b091      	sub	sp, #68	; 0x44
 8013f84:	af00      	add	r7, sp, #0
 8013f86:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8013f88:	f107 0108 	add.w	r1, r7, #8
 8013f8c:	1d3b      	adds	r3, r7, #4
 8013f8e:	2200      	movs	r2, #0
 8013f90:	4618      	mov	r0, r3
 8013f92:	f7fe ff87 	bl	8012ea4 <find_volume>
 8013f96:	4603      	mov	r3, r0
 8013f98:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 8013f9c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	d131      	bne.n	8014008 <f_chdir+0x88>
		dj.obj.fs = fs;
 8013fa4:	68bb      	ldr	r3, [r7, #8]
 8013fa6:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 8013fa8:	687a      	ldr	r2, [r7, #4]
 8013faa:	f107 030c 	add.w	r3, r7, #12
 8013fae:	4611      	mov	r1, r2
 8013fb0:	4618      	mov	r0, r3
 8013fb2:	f7fe fe47 	bl	8012c44 <follow_path>
 8013fb6:	4603      	mov	r3, r0
 8013fb8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 8013fbc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d11a      	bne.n	8013ffa <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8013fc4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8013fc8:	b25b      	sxtb	r3, r3
 8013fca:	2b00      	cmp	r3, #0
 8013fcc:	da03      	bge.n	8013fd6 <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 8013fce:	68bb      	ldr	r3, [r7, #8]
 8013fd0:	697a      	ldr	r2, [r7, #20]
 8013fd2:	619a      	str	r2, [r3, #24]
 8013fd4:	e011      	b.n	8013ffa <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 8013fd6:	7cbb      	ldrb	r3, [r7, #18]
 8013fd8:	f003 0310 	and.w	r3, r3, #16
 8013fdc:	2b00      	cmp	r3, #0
 8013fde:	d009      	beq.n	8013ff4 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 8013fe0:	68bb      	ldr	r3, [r7, #8]
 8013fe2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013fe4:	68bc      	ldr	r4, [r7, #8]
 8013fe6:	4611      	mov	r1, r2
 8013fe8:	4618      	mov	r0, r3
 8013fea:	f7fe fc20 	bl	801282e <ld_clust>
 8013fee:	4603      	mov	r3, r0
 8013ff0:	61a3      	str	r3, [r4, #24]
 8013ff2:	e002      	b.n	8013ffa <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8013ff4:	2305      	movs	r3, #5
 8013ff6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8013ffa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013ffe:	2b04      	cmp	r3, #4
 8014000:	d102      	bne.n	8014008 <f_chdir+0x88>
 8014002:	2305      	movs	r3, #5
 8014004:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 8014008:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 801400c:	4618      	mov	r0, r3
 801400e:	3744      	adds	r7, #68	; 0x44
 8014010:	46bd      	mov	sp, r7
 8014012:	bd90      	pop	{r4, r7, pc}

08014014 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8014014:	b580      	push	{r7, lr}
 8014016:	b090      	sub	sp, #64	; 0x40
 8014018:	af00      	add	r7, sp, #0
 801401a:	6078      	str	r0, [r7, #4]
 801401c:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	f107 0208 	add.w	r2, r7, #8
 8014024:	4611      	mov	r1, r2
 8014026:	4618      	mov	r0, r3
 8014028:	f7ff f9c2 	bl	80133b0 <validate>
 801402c:	4603      	mov	r3, r0
 801402e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8014032:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014036:	2b00      	cmp	r3, #0
 8014038:	d103      	bne.n	8014042 <f_lseek+0x2e>
 801403a:	687b      	ldr	r3, [r7, #4]
 801403c:	7d5b      	ldrb	r3, [r3, #21]
 801403e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8014042:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014046:	2b00      	cmp	r3, #0
 8014048:	d002      	beq.n	8014050 <f_lseek+0x3c>
 801404a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801404e:	e201      	b.n	8014454 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014054:	2b00      	cmp	r3, #0
 8014056:	f000 80d9 	beq.w	801420c <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801405a:	683b      	ldr	r3, [r7, #0]
 801405c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014060:	d15a      	bne.n	8014118 <f_lseek+0x104>
			tbl = fp->cltbl;
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014066:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8014068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801406a:	1d1a      	adds	r2, r3, #4
 801406c:	627a      	str	r2, [r7, #36]	; 0x24
 801406e:	681b      	ldr	r3, [r3, #0]
 8014070:	617b      	str	r3, [r7, #20]
 8014072:	2302      	movs	r3, #2
 8014074:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	689b      	ldr	r3, [r3, #8]
 801407a:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 801407c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801407e:	2b00      	cmp	r3, #0
 8014080:	d03a      	beq.n	80140f8 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8014082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014084:	613b      	str	r3, [r7, #16]
 8014086:	2300      	movs	r3, #0
 8014088:	62fb      	str	r3, [r7, #44]	; 0x2c
 801408a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801408c:	3302      	adds	r3, #2
 801408e:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8014090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014092:	60fb      	str	r3, [r7, #12]
 8014094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014096:	3301      	adds	r3, #1
 8014098:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 801409a:	687b      	ldr	r3, [r7, #4]
 801409c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801409e:	4618      	mov	r0, r3
 80140a0:	f7fd ff03 	bl	8011eaa <get_fat>
 80140a4:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80140a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80140a8:	2b01      	cmp	r3, #1
 80140aa:	d804      	bhi.n	80140b6 <f_lseek+0xa2>
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	2202      	movs	r2, #2
 80140b0:	755a      	strb	r2, [r3, #21]
 80140b2:	2302      	movs	r3, #2
 80140b4:	e1ce      	b.n	8014454 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80140b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80140b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80140bc:	d104      	bne.n	80140c8 <f_lseek+0xb4>
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	2201      	movs	r2, #1
 80140c2:	755a      	strb	r2, [r3, #21]
 80140c4:	2301      	movs	r3, #1
 80140c6:	e1c5      	b.n	8014454 <f_lseek+0x440>
					} while (cl == pcl + 1);
 80140c8:	68fb      	ldr	r3, [r7, #12]
 80140ca:	3301      	adds	r3, #1
 80140cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80140ce:	429a      	cmp	r2, r3
 80140d0:	d0de      	beq.n	8014090 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80140d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80140d4:	697b      	ldr	r3, [r7, #20]
 80140d6:	429a      	cmp	r2, r3
 80140d8:	d809      	bhi.n	80140ee <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80140da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80140dc:	1d1a      	adds	r2, r3, #4
 80140de:	627a      	str	r2, [r7, #36]	; 0x24
 80140e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80140e2:	601a      	str	r2, [r3, #0]
 80140e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80140e6:	1d1a      	adds	r2, r3, #4
 80140e8:	627a      	str	r2, [r7, #36]	; 0x24
 80140ea:	693a      	ldr	r2, [r7, #16]
 80140ec:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80140ee:	68bb      	ldr	r3, [r7, #8]
 80140f0:	69db      	ldr	r3, [r3, #28]
 80140f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80140f4:	429a      	cmp	r2, r3
 80140f6:	d3c4      	bcc.n	8014082 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80140fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80140fe:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8014100:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014102:	697b      	ldr	r3, [r7, #20]
 8014104:	429a      	cmp	r2, r3
 8014106:	d803      	bhi.n	8014110 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8014108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801410a:	2200      	movs	r2, #0
 801410c:	601a      	str	r2, [r3, #0]
 801410e:	e19f      	b.n	8014450 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8014110:	2311      	movs	r3, #17
 8014112:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8014116:	e19b      	b.n	8014450 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	68db      	ldr	r3, [r3, #12]
 801411c:	683a      	ldr	r2, [r7, #0]
 801411e:	429a      	cmp	r2, r3
 8014120:	d902      	bls.n	8014128 <f_lseek+0x114>
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	68db      	ldr	r3, [r3, #12]
 8014126:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8014128:	687b      	ldr	r3, [r7, #4]
 801412a:	683a      	ldr	r2, [r7, #0]
 801412c:	619a      	str	r2, [r3, #24]
			if (ofs) {
 801412e:	683b      	ldr	r3, [r7, #0]
 8014130:	2b00      	cmp	r3, #0
 8014132:	f000 818d 	beq.w	8014450 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8014136:	683b      	ldr	r3, [r7, #0]
 8014138:	3b01      	subs	r3, #1
 801413a:	4619      	mov	r1, r3
 801413c:	6878      	ldr	r0, [r7, #4]
 801413e:	f7fe f998 	bl	8012472 <clmt_clust>
 8014142:	4602      	mov	r2, r0
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8014148:	68ba      	ldr	r2, [r7, #8]
 801414a:	687b      	ldr	r3, [r7, #4]
 801414c:	69db      	ldr	r3, [r3, #28]
 801414e:	4619      	mov	r1, r3
 8014150:	4610      	mov	r0, r2
 8014152:	f7fd fe8b 	bl	8011e6c <clust2sect>
 8014156:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8014158:	69bb      	ldr	r3, [r7, #24]
 801415a:	2b00      	cmp	r3, #0
 801415c:	d104      	bne.n	8014168 <f_lseek+0x154>
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	2202      	movs	r2, #2
 8014162:	755a      	strb	r2, [r3, #21]
 8014164:	2302      	movs	r3, #2
 8014166:	e175      	b.n	8014454 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8014168:	683b      	ldr	r3, [r7, #0]
 801416a:	3b01      	subs	r3, #1
 801416c:	68ba      	ldr	r2, [r7, #8]
 801416e:	8992      	ldrh	r2, [r2, #12]
 8014170:	fbb3 f3f2 	udiv	r3, r3, r2
 8014174:	68ba      	ldr	r2, [r7, #8]
 8014176:	8952      	ldrh	r2, [r2, #10]
 8014178:	3a01      	subs	r2, #1
 801417a:	4013      	ands	r3, r2
 801417c:	69ba      	ldr	r2, [r7, #24]
 801417e:	4413      	add	r3, r2
 8014180:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8014182:	687b      	ldr	r3, [r7, #4]
 8014184:	699b      	ldr	r3, [r3, #24]
 8014186:	68ba      	ldr	r2, [r7, #8]
 8014188:	8992      	ldrh	r2, [r2, #12]
 801418a:	fbb3 f1f2 	udiv	r1, r3, r2
 801418e:	fb02 f201 	mul.w	r2, r2, r1
 8014192:	1a9b      	subs	r3, r3, r2
 8014194:	2b00      	cmp	r3, #0
 8014196:	f000 815b 	beq.w	8014450 <f_lseek+0x43c>
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	6a1b      	ldr	r3, [r3, #32]
 801419e:	69ba      	ldr	r2, [r7, #24]
 80141a0:	429a      	cmp	r2, r3
 80141a2:	f000 8155 	beq.w	8014450 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	7d1b      	ldrb	r3, [r3, #20]
 80141aa:	b25b      	sxtb	r3, r3
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	da18      	bge.n	80141e2 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80141b0:	68bb      	ldr	r3, [r7, #8]
 80141b2:	7858      	ldrb	r0, [r3, #1]
 80141b4:	687b      	ldr	r3, [r7, #4]
 80141b6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80141ba:	687b      	ldr	r3, [r7, #4]
 80141bc:	6a1a      	ldr	r2, [r3, #32]
 80141be:	2301      	movs	r3, #1
 80141c0:	f7fd fac8 	bl	8011754 <disk_write>
 80141c4:	4603      	mov	r3, r0
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d004      	beq.n	80141d4 <f_lseek+0x1c0>
 80141ca:	687b      	ldr	r3, [r7, #4]
 80141cc:	2201      	movs	r2, #1
 80141ce:	755a      	strb	r2, [r3, #21]
 80141d0:	2301      	movs	r3, #1
 80141d2:	e13f      	b.n	8014454 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 80141d4:	687b      	ldr	r3, [r7, #4]
 80141d6:	7d1b      	ldrb	r3, [r3, #20]
 80141d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80141dc:	b2da      	uxtb	r2, r3
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80141e2:	68bb      	ldr	r3, [r7, #8]
 80141e4:	7858      	ldrb	r0, [r3, #1]
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80141ec:	2301      	movs	r3, #1
 80141ee:	69ba      	ldr	r2, [r7, #24]
 80141f0:	f7fd fa90 	bl	8011714 <disk_read>
 80141f4:	4603      	mov	r3, r0
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	d004      	beq.n	8014204 <f_lseek+0x1f0>
 80141fa:	687b      	ldr	r3, [r7, #4]
 80141fc:	2201      	movs	r2, #1
 80141fe:	755a      	strb	r2, [r3, #21]
 8014200:	2301      	movs	r3, #1
 8014202:	e127      	b.n	8014454 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8014204:	687b      	ldr	r3, [r7, #4]
 8014206:	69ba      	ldr	r2, [r7, #24]
 8014208:	621a      	str	r2, [r3, #32]
 801420a:	e121      	b.n	8014450 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	68db      	ldr	r3, [r3, #12]
 8014210:	683a      	ldr	r2, [r7, #0]
 8014212:	429a      	cmp	r2, r3
 8014214:	d908      	bls.n	8014228 <f_lseek+0x214>
 8014216:	687b      	ldr	r3, [r7, #4]
 8014218:	7d1b      	ldrb	r3, [r3, #20]
 801421a:	f003 0302 	and.w	r3, r3, #2
 801421e:	2b00      	cmp	r3, #0
 8014220:	d102      	bne.n	8014228 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8014222:	687b      	ldr	r3, [r7, #4]
 8014224:	68db      	ldr	r3, [r3, #12]
 8014226:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	699b      	ldr	r3, [r3, #24]
 801422c:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 801422e:	2300      	movs	r3, #0
 8014230:	637b      	str	r3, [r7, #52]	; 0x34
 8014232:	687b      	ldr	r3, [r7, #4]
 8014234:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014236:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8014238:	683b      	ldr	r3, [r7, #0]
 801423a:	2b00      	cmp	r3, #0
 801423c:	f000 80b5 	beq.w	80143aa <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8014240:	68bb      	ldr	r3, [r7, #8]
 8014242:	895b      	ldrh	r3, [r3, #10]
 8014244:	461a      	mov	r2, r3
 8014246:	68bb      	ldr	r3, [r7, #8]
 8014248:	899b      	ldrh	r3, [r3, #12]
 801424a:	fb03 f302 	mul.w	r3, r3, r2
 801424e:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8014250:	6a3b      	ldr	r3, [r7, #32]
 8014252:	2b00      	cmp	r3, #0
 8014254:	d01b      	beq.n	801428e <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8014256:	683b      	ldr	r3, [r7, #0]
 8014258:	1e5a      	subs	r2, r3, #1
 801425a:	69fb      	ldr	r3, [r7, #28]
 801425c:	fbb2 f2f3 	udiv	r2, r2, r3
 8014260:	6a3b      	ldr	r3, [r7, #32]
 8014262:	1e59      	subs	r1, r3, #1
 8014264:	69fb      	ldr	r3, [r7, #28]
 8014266:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 801426a:	429a      	cmp	r2, r3
 801426c:	d30f      	bcc.n	801428e <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 801426e:	6a3b      	ldr	r3, [r7, #32]
 8014270:	1e5a      	subs	r2, r3, #1
 8014272:	69fb      	ldr	r3, [r7, #28]
 8014274:	425b      	negs	r3, r3
 8014276:	401a      	ands	r2, r3
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	699b      	ldr	r3, [r3, #24]
 8014280:	683a      	ldr	r2, [r7, #0]
 8014282:	1ad3      	subs	r3, r2, r3
 8014284:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8014286:	687b      	ldr	r3, [r7, #4]
 8014288:	69db      	ldr	r3, [r3, #28]
 801428a:	63bb      	str	r3, [r7, #56]	; 0x38
 801428c:	e022      	b.n	80142d4 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	689b      	ldr	r3, [r3, #8]
 8014292:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8014294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014296:	2b00      	cmp	r3, #0
 8014298:	d119      	bne.n	80142ce <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	2100      	movs	r1, #0
 801429e:	4618      	mov	r0, r3
 80142a0:	f7fe f84f 	bl	8012342 <create_chain>
 80142a4:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80142a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142a8:	2b01      	cmp	r3, #1
 80142aa:	d104      	bne.n	80142b6 <f_lseek+0x2a2>
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	2202      	movs	r2, #2
 80142b0:	755a      	strb	r2, [r3, #21]
 80142b2:	2302      	movs	r3, #2
 80142b4:	e0ce      	b.n	8014454 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80142b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80142bc:	d104      	bne.n	80142c8 <f_lseek+0x2b4>
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	2201      	movs	r2, #1
 80142c2:	755a      	strb	r2, [r3, #21]
 80142c4:	2301      	movs	r3, #1
 80142c6:	e0c5      	b.n	8014454 <f_lseek+0x440>
					fp->obj.sclust = clst;
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80142cc:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80142ce:	687b      	ldr	r3, [r7, #4]
 80142d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80142d2:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80142d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	d067      	beq.n	80143aa <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 80142da:	e03a      	b.n	8014352 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 80142dc:	683a      	ldr	r2, [r7, #0]
 80142de:	69fb      	ldr	r3, [r7, #28]
 80142e0:	1ad3      	subs	r3, r2, r3
 80142e2:	603b      	str	r3, [r7, #0]
 80142e4:	687b      	ldr	r3, [r7, #4]
 80142e6:	699a      	ldr	r2, [r3, #24]
 80142e8:	69fb      	ldr	r3, [r7, #28]
 80142ea:	441a      	add	r2, r3
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80142f0:	687b      	ldr	r3, [r7, #4]
 80142f2:	7d1b      	ldrb	r3, [r3, #20]
 80142f4:	f003 0302 	and.w	r3, r3, #2
 80142f8:	2b00      	cmp	r3, #0
 80142fa:	d00b      	beq.n	8014314 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014300:	4618      	mov	r0, r3
 8014302:	f7fe f81e 	bl	8012342 <create_chain>
 8014306:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8014308:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801430a:	2b00      	cmp	r3, #0
 801430c:	d108      	bne.n	8014320 <f_lseek+0x30c>
							ofs = 0; break;
 801430e:	2300      	movs	r3, #0
 8014310:	603b      	str	r3, [r7, #0]
 8014312:	e022      	b.n	801435a <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8014314:	687b      	ldr	r3, [r7, #4]
 8014316:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014318:	4618      	mov	r0, r3
 801431a:	f7fd fdc6 	bl	8011eaa <get_fat>
 801431e:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014326:	d104      	bne.n	8014332 <f_lseek+0x31e>
 8014328:	687b      	ldr	r3, [r7, #4]
 801432a:	2201      	movs	r2, #1
 801432c:	755a      	strb	r2, [r3, #21]
 801432e:	2301      	movs	r3, #1
 8014330:	e090      	b.n	8014454 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8014332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014334:	2b01      	cmp	r3, #1
 8014336:	d904      	bls.n	8014342 <f_lseek+0x32e>
 8014338:	68bb      	ldr	r3, [r7, #8]
 801433a:	69db      	ldr	r3, [r3, #28]
 801433c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801433e:	429a      	cmp	r2, r3
 8014340:	d304      	bcc.n	801434c <f_lseek+0x338>
 8014342:	687b      	ldr	r3, [r7, #4]
 8014344:	2202      	movs	r2, #2
 8014346:	755a      	strb	r2, [r3, #21]
 8014348:	2302      	movs	r3, #2
 801434a:	e083      	b.n	8014454 <f_lseek+0x440>
					fp->clust = clst;
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014350:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8014352:	683a      	ldr	r2, [r7, #0]
 8014354:	69fb      	ldr	r3, [r7, #28]
 8014356:	429a      	cmp	r2, r3
 8014358:	d8c0      	bhi.n	80142dc <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	699a      	ldr	r2, [r3, #24]
 801435e:	683b      	ldr	r3, [r7, #0]
 8014360:	441a      	add	r2, r3
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8014366:	68bb      	ldr	r3, [r7, #8]
 8014368:	899b      	ldrh	r3, [r3, #12]
 801436a:	461a      	mov	r2, r3
 801436c:	683b      	ldr	r3, [r7, #0]
 801436e:	fbb3 f1f2 	udiv	r1, r3, r2
 8014372:	fb02 f201 	mul.w	r2, r2, r1
 8014376:	1a9b      	subs	r3, r3, r2
 8014378:	2b00      	cmp	r3, #0
 801437a:	d016      	beq.n	80143aa <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 801437c:	68bb      	ldr	r3, [r7, #8]
 801437e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014380:	4618      	mov	r0, r3
 8014382:	f7fd fd73 	bl	8011e6c <clust2sect>
 8014386:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8014388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801438a:	2b00      	cmp	r3, #0
 801438c:	d104      	bne.n	8014398 <f_lseek+0x384>
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	2202      	movs	r2, #2
 8014392:	755a      	strb	r2, [r3, #21]
 8014394:	2302      	movs	r3, #2
 8014396:	e05d      	b.n	8014454 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8014398:	68bb      	ldr	r3, [r7, #8]
 801439a:	899b      	ldrh	r3, [r3, #12]
 801439c:	461a      	mov	r2, r3
 801439e:	683b      	ldr	r3, [r7, #0]
 80143a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80143a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80143a6:	4413      	add	r3, r2
 80143a8:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	699a      	ldr	r2, [r3, #24]
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	68db      	ldr	r3, [r3, #12]
 80143b2:	429a      	cmp	r2, r3
 80143b4:	d90a      	bls.n	80143cc <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	699a      	ldr	r2, [r3, #24]
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80143be:	687b      	ldr	r3, [r7, #4]
 80143c0:	7d1b      	ldrb	r3, [r3, #20]
 80143c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80143c6:	b2da      	uxtb	r2, r3
 80143c8:	687b      	ldr	r3, [r7, #4]
 80143ca:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	699b      	ldr	r3, [r3, #24]
 80143d0:	68ba      	ldr	r2, [r7, #8]
 80143d2:	8992      	ldrh	r2, [r2, #12]
 80143d4:	fbb3 f1f2 	udiv	r1, r3, r2
 80143d8:	fb02 f201 	mul.w	r2, r2, r1
 80143dc:	1a9b      	subs	r3, r3, r2
 80143de:	2b00      	cmp	r3, #0
 80143e0:	d036      	beq.n	8014450 <f_lseek+0x43c>
 80143e2:	687b      	ldr	r3, [r7, #4]
 80143e4:	6a1b      	ldr	r3, [r3, #32]
 80143e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80143e8:	429a      	cmp	r2, r3
 80143ea:	d031      	beq.n	8014450 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80143ec:	687b      	ldr	r3, [r7, #4]
 80143ee:	7d1b      	ldrb	r3, [r3, #20]
 80143f0:	b25b      	sxtb	r3, r3
 80143f2:	2b00      	cmp	r3, #0
 80143f4:	da18      	bge.n	8014428 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80143f6:	68bb      	ldr	r3, [r7, #8]
 80143f8:	7858      	ldrb	r0, [r3, #1]
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014400:	687b      	ldr	r3, [r7, #4]
 8014402:	6a1a      	ldr	r2, [r3, #32]
 8014404:	2301      	movs	r3, #1
 8014406:	f7fd f9a5 	bl	8011754 <disk_write>
 801440a:	4603      	mov	r3, r0
 801440c:	2b00      	cmp	r3, #0
 801440e:	d004      	beq.n	801441a <f_lseek+0x406>
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	2201      	movs	r2, #1
 8014414:	755a      	strb	r2, [r3, #21]
 8014416:	2301      	movs	r3, #1
 8014418:	e01c      	b.n	8014454 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 801441a:	687b      	ldr	r3, [r7, #4]
 801441c:	7d1b      	ldrb	r3, [r3, #20]
 801441e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014422:	b2da      	uxtb	r2, r3
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8014428:	68bb      	ldr	r3, [r7, #8]
 801442a:	7858      	ldrb	r0, [r3, #1]
 801442c:	687b      	ldr	r3, [r7, #4]
 801442e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014432:	2301      	movs	r3, #1
 8014434:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014436:	f7fd f96d 	bl	8011714 <disk_read>
 801443a:	4603      	mov	r3, r0
 801443c:	2b00      	cmp	r3, #0
 801443e:	d004      	beq.n	801444a <f_lseek+0x436>
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	2201      	movs	r2, #1
 8014444:	755a      	strb	r2, [r3, #21]
 8014446:	2301      	movs	r3, #1
 8014448:	e004      	b.n	8014454 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 801444a:	687b      	ldr	r3, [r7, #4]
 801444c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801444e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8014450:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8014454:	4618      	mov	r0, r3
 8014456:	3740      	adds	r7, #64	; 0x40
 8014458:	46bd      	mov	sp, r7
 801445a:	bd80      	pop	{r7, pc}

0801445c <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 801445c:	b580      	push	{r7, lr}
 801445e:	b09e      	sub	sp, #120	; 0x78
 8014460:	af00      	add	r7, sp, #0
 8014462:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8014464:	2300      	movs	r3, #0
 8014466:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8014468:	f107 010c 	add.w	r1, r7, #12
 801446c:	1d3b      	adds	r3, r7, #4
 801446e:	2202      	movs	r2, #2
 8014470:	4618      	mov	r0, r3
 8014472:	f7fe fd17 	bl	8012ea4 <find_volume>
 8014476:	4603      	mov	r3, r0
 8014478:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 801447c:	68fb      	ldr	r3, [r7, #12]
 801447e:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8014480:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014484:	2b00      	cmp	r3, #0
 8014486:	f040 80a4 	bne.w	80145d2 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 801448a:	687a      	ldr	r2, [r7, #4]
 801448c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8014490:	4611      	mov	r1, r2
 8014492:	4618      	mov	r0, r3
 8014494:	f7fe fbd6 	bl	8012c44 <follow_path>
 8014498:	4603      	mov	r3, r0
 801449a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 801449e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	d108      	bne.n	80144b8 <f_unlink+0x5c>
 80144a6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80144aa:	f003 0320 	and.w	r3, r3, #32
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	d002      	beq.n	80144b8 <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 80144b2:	2306      	movs	r3, #6
 80144b4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 80144b8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80144bc:	2b00      	cmp	r3, #0
 80144be:	d108      	bne.n	80144d2 <f_unlink+0x76>
 80144c0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80144c4:	2102      	movs	r1, #2
 80144c6:	4618      	mov	r0, r3
 80144c8:	f7fd fa82 	bl	80119d0 <chk_lock>
 80144cc:	4603      	mov	r3, r0
 80144ce:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 80144d2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d17b      	bne.n	80145d2 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 80144da:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80144de:	b25b      	sxtb	r3, r3
 80144e0:	2b00      	cmp	r3, #0
 80144e2:	da03      	bge.n	80144ec <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 80144e4:	2306      	movs	r3, #6
 80144e6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80144ea:	e008      	b.n	80144fe <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 80144ec:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80144f0:	f003 0301 	and.w	r3, r3, #1
 80144f4:	2b00      	cmp	r3, #0
 80144f6:	d002      	beq.n	80144fe <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 80144f8:	2307      	movs	r3, #7
 80144fa:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 80144fe:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014502:	2b00      	cmp	r3, #0
 8014504:	d13d      	bne.n	8014582 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8014506:	68fb      	ldr	r3, [r7, #12]
 8014508:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801450a:	4611      	mov	r1, r2
 801450c:	4618      	mov	r0, r3
 801450e:	f7fe f98e 	bl	801282e <ld_clust>
 8014512:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8014514:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8014518:	f003 0310 	and.w	r3, r3, #16
 801451c:	2b00      	cmp	r3, #0
 801451e:	d030      	beq.n	8014582 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 8014520:	68fb      	ldr	r3, [r7, #12]
 8014522:	699b      	ldr	r3, [r3, #24]
 8014524:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8014526:	429a      	cmp	r2, r3
 8014528:	d103      	bne.n	8014532 <f_unlink+0xd6>
						res = FR_DENIED;
 801452a:	2307      	movs	r3, #7
 801452c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8014530:	e027      	b.n	8014582 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8014532:	68fb      	ldr	r3, [r7, #12]
 8014534:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 8014536:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8014538:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 801453a:	f107 0310 	add.w	r3, r7, #16
 801453e:	2100      	movs	r1, #0
 8014540:	4618      	mov	r0, r3
 8014542:	f7fd ffce 	bl	80124e2 <dir_sdi>
 8014546:	4603      	mov	r3, r0
 8014548:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 801454c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014550:	2b00      	cmp	r3, #0
 8014552:	d116      	bne.n	8014582 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 8014554:	f107 0310 	add.w	r3, r7, #16
 8014558:	2100      	movs	r1, #0
 801455a:	4618      	mov	r0, r3
 801455c:	f7fe f9a6 	bl	80128ac <dir_read>
 8014560:	4603      	mov	r3, r0
 8014562:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8014566:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801456a:	2b00      	cmp	r3, #0
 801456c:	d102      	bne.n	8014574 <f_unlink+0x118>
 801456e:	2307      	movs	r3, #7
 8014570:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8014574:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014578:	2b04      	cmp	r3, #4
 801457a:	d102      	bne.n	8014582 <f_unlink+0x126>
 801457c:	2300      	movs	r3, #0
 801457e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8014582:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014586:	2b00      	cmp	r3, #0
 8014588:	d123      	bne.n	80145d2 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 801458a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801458e:	4618      	mov	r0, r3
 8014590:	f7fe fa70 	bl	8012a74 <dir_remove>
 8014594:	4603      	mov	r3, r0
 8014596:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 801459a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801459e:	2b00      	cmp	r3, #0
 80145a0:	d10c      	bne.n	80145bc <f_unlink+0x160>
 80145a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80145a4:	2b00      	cmp	r3, #0
 80145a6:	d009      	beq.n	80145bc <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 80145a8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80145ac:	2200      	movs	r2, #0
 80145ae:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80145b0:	4618      	mov	r0, r3
 80145b2:	f7fd fe61 	bl	8012278 <remove_chain>
 80145b6:	4603      	mov	r3, r0
 80145b8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 80145bc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80145c0:	2b00      	cmp	r3, #0
 80145c2:	d106      	bne.n	80145d2 <f_unlink+0x176>
 80145c4:	68fb      	ldr	r3, [r7, #12]
 80145c6:	4618      	mov	r0, r3
 80145c8:	f7fd fbe0 	bl	8011d8c <sync_fs>
 80145cc:	4603      	mov	r3, r0
 80145ce:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80145d2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80145d6:	4618      	mov	r0, r3
 80145d8:	3778      	adds	r7, #120	; 0x78
 80145da:	46bd      	mov	sp, r7
 80145dc:	bd80      	pop	{r7, pc}
	...

080145e0 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 80145e0:	b580      	push	{r7, lr}
 80145e2:	b096      	sub	sp, #88	; 0x58
 80145e4:	af00      	add	r7, sp, #0
 80145e6:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80145e8:	f107 0108 	add.w	r1, r7, #8
 80145ec:	1d3b      	adds	r3, r7, #4
 80145ee:	2202      	movs	r2, #2
 80145f0:	4618      	mov	r0, r3
 80145f2:	f7fe fc57 	bl	8012ea4 <find_volume>
 80145f6:	4603      	mov	r3, r0
 80145f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 80145fc:	68bb      	ldr	r3, [r7, #8]
 80145fe:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8014600:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014604:	2b00      	cmp	r3, #0
 8014606:	f040 80fe 	bne.w	8014806 <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 801460a:	687a      	ldr	r2, [r7, #4]
 801460c:	f107 030c 	add.w	r3, r7, #12
 8014610:	4611      	mov	r1, r2
 8014612:	4618      	mov	r0, r3
 8014614:	f7fe fb16 	bl	8012c44 <follow_path>
 8014618:	4603      	mov	r3, r0
 801461a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 801461e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014622:	2b00      	cmp	r3, #0
 8014624:	d102      	bne.n	801462c <f_mkdir+0x4c>
 8014626:	2308      	movs	r3, #8
 8014628:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 801462c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014630:	2b04      	cmp	r3, #4
 8014632:	d108      	bne.n	8014646 <f_mkdir+0x66>
 8014634:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8014638:	f003 0320 	and.w	r3, r3, #32
 801463c:	2b00      	cmp	r3, #0
 801463e:	d002      	beq.n	8014646 <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 8014640:	2306      	movs	r3, #6
 8014642:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8014646:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801464a:	2b04      	cmp	r3, #4
 801464c:	f040 80db 	bne.w	8014806 <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8014650:	f107 030c 	add.w	r3, r7, #12
 8014654:	2100      	movs	r1, #0
 8014656:	4618      	mov	r0, r3
 8014658:	f7fd fe73 	bl	8012342 <create_chain>
 801465c:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 801465e:	68bb      	ldr	r3, [r7, #8]
 8014660:	895b      	ldrh	r3, [r3, #10]
 8014662:	461a      	mov	r2, r3
 8014664:	68bb      	ldr	r3, [r7, #8]
 8014666:	899b      	ldrh	r3, [r3, #12]
 8014668:	fb03 f302 	mul.w	r3, r3, r2
 801466c:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 801466e:	2300      	movs	r3, #0
 8014670:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8014674:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014676:	2b00      	cmp	r3, #0
 8014678:	d102      	bne.n	8014680 <f_mkdir+0xa0>
 801467a:	2307      	movs	r3, #7
 801467c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8014680:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014682:	2b01      	cmp	r3, #1
 8014684:	d102      	bne.n	801468c <f_mkdir+0xac>
 8014686:	2302      	movs	r3, #2
 8014688:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 801468c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801468e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014692:	d102      	bne.n	801469a <f_mkdir+0xba>
 8014694:	2301      	movs	r3, #1
 8014696:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 801469a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801469e:	2b00      	cmp	r3, #0
 80146a0:	d106      	bne.n	80146b0 <f_mkdir+0xd0>
 80146a2:	68bb      	ldr	r3, [r7, #8]
 80146a4:	4618      	mov	r0, r3
 80146a6:	f7fd faff 	bl	8011ca8 <sync_window>
 80146aa:	4603      	mov	r3, r0
 80146ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 80146b0:	4b58      	ldr	r3, [pc, #352]	; (8014814 <f_mkdir+0x234>)
 80146b2:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 80146b4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80146b8:	2b00      	cmp	r3, #0
 80146ba:	d16c      	bne.n	8014796 <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 80146bc:	68bb      	ldr	r3, [r7, #8]
 80146be:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80146c0:	4618      	mov	r0, r3
 80146c2:	f7fd fbd3 	bl	8011e6c <clust2sect>
 80146c6:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 80146c8:	68bb      	ldr	r3, [r7, #8]
 80146ca:	3338      	adds	r3, #56	; 0x38
 80146cc:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 80146ce:	68bb      	ldr	r3, [r7, #8]
 80146d0:	899b      	ldrh	r3, [r3, #12]
 80146d2:	461a      	mov	r2, r3
 80146d4:	2100      	movs	r1, #0
 80146d6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80146d8:	f7fd f91d 	bl	8011916 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 80146dc:	220b      	movs	r2, #11
 80146de:	2120      	movs	r1, #32
 80146e0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80146e2:	f7fd f918 	bl	8011916 <mem_set>
					dir[DIR_Name] = '.';
 80146e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80146e8:	222e      	movs	r2, #46	; 0x2e
 80146ea:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 80146ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80146ee:	330b      	adds	r3, #11
 80146f0:	2210      	movs	r2, #16
 80146f2:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 80146f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80146f6:	3316      	adds	r3, #22
 80146f8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80146fa:	4618      	mov	r0, r3
 80146fc:	f7fd f8be 	bl	801187c <st_dword>
					st_clust(fs, dir, dcl);
 8014700:	68bb      	ldr	r3, [r7, #8]
 8014702:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014704:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014706:	4618      	mov	r0, r3
 8014708:	f7fe f8b0 	bl	801286c <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 801470c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801470e:	3320      	adds	r3, #32
 8014710:	2220      	movs	r2, #32
 8014712:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014714:	4618      	mov	r0, r3
 8014716:	f7fd f8dd 	bl	80118d4 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 801471a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801471c:	3321      	adds	r3, #33	; 0x21
 801471e:	222e      	movs	r2, #46	; 0x2e
 8014720:	701a      	strb	r2, [r3, #0]
 8014722:	697b      	ldr	r3, [r7, #20]
 8014724:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8014726:	68bb      	ldr	r3, [r7, #8]
 8014728:	781b      	ldrb	r3, [r3, #0]
 801472a:	2b03      	cmp	r3, #3
 801472c:	d106      	bne.n	801473c <f_mkdir+0x15c>
 801472e:	68bb      	ldr	r3, [r7, #8]
 8014730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014732:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014734:	429a      	cmp	r2, r3
 8014736:	d101      	bne.n	801473c <f_mkdir+0x15c>
 8014738:	2300      	movs	r3, #0
 801473a:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 801473c:	68b8      	ldr	r0, [r7, #8]
 801473e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014740:	3320      	adds	r3, #32
 8014742:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014744:	4619      	mov	r1, r3
 8014746:	f7fe f891 	bl	801286c <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801474a:	68bb      	ldr	r3, [r7, #8]
 801474c:	895b      	ldrh	r3, [r3, #10]
 801474e:	653b      	str	r3, [r7, #80]	; 0x50
 8014750:	e01c      	b.n	801478c <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 8014752:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014754:	1c5a      	adds	r2, r3, #1
 8014756:	64fa      	str	r2, [r7, #76]	; 0x4c
 8014758:	68ba      	ldr	r2, [r7, #8]
 801475a:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 801475c:	68bb      	ldr	r3, [r7, #8]
 801475e:	2201      	movs	r2, #1
 8014760:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8014762:	68bb      	ldr	r3, [r7, #8]
 8014764:	4618      	mov	r0, r3
 8014766:	f7fd fa9f 	bl	8011ca8 <sync_window>
 801476a:	4603      	mov	r3, r0
 801476c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 8014770:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014774:	2b00      	cmp	r3, #0
 8014776:	d10d      	bne.n	8014794 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 8014778:	68bb      	ldr	r3, [r7, #8]
 801477a:	899b      	ldrh	r3, [r3, #12]
 801477c:	461a      	mov	r2, r3
 801477e:	2100      	movs	r1, #0
 8014780:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014782:	f7fd f8c8 	bl	8011916 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8014786:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014788:	3b01      	subs	r3, #1
 801478a:	653b      	str	r3, [r7, #80]	; 0x50
 801478c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801478e:	2b00      	cmp	r3, #0
 8014790:	d1df      	bne.n	8014752 <f_mkdir+0x172>
 8014792:	e000      	b.n	8014796 <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 8014794:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8014796:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801479a:	2b00      	cmp	r3, #0
 801479c:	d107      	bne.n	80147ae <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 801479e:	f107 030c 	add.w	r3, r7, #12
 80147a2:	4618      	mov	r0, r3
 80147a4:	f7fe f934 	bl	8012a10 <dir_register>
 80147a8:	4603      	mov	r3, r0
 80147aa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 80147ae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80147b2:	2b00      	cmp	r3, #0
 80147b4:	d120      	bne.n	80147f8 <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 80147b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80147b8:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 80147ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80147bc:	3316      	adds	r3, #22
 80147be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80147c0:	4618      	mov	r0, r3
 80147c2:	f7fd f85b 	bl	801187c <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 80147c6:	68bb      	ldr	r3, [r7, #8]
 80147c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80147ca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80147cc:	4618      	mov	r0, r3
 80147ce:	f7fe f84d 	bl	801286c <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 80147d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80147d4:	330b      	adds	r3, #11
 80147d6:	2210      	movs	r2, #16
 80147d8:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 80147da:	68bb      	ldr	r3, [r7, #8]
 80147dc:	2201      	movs	r2, #1
 80147de:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 80147e0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80147e4:	2b00      	cmp	r3, #0
 80147e6:	d10e      	bne.n	8014806 <f_mkdir+0x226>
					res = sync_fs(fs);
 80147e8:	68bb      	ldr	r3, [r7, #8]
 80147ea:	4618      	mov	r0, r3
 80147ec:	f7fd face 	bl	8011d8c <sync_fs>
 80147f0:	4603      	mov	r3, r0
 80147f2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80147f6:	e006      	b.n	8014806 <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 80147f8:	f107 030c 	add.w	r3, r7, #12
 80147fc:	2200      	movs	r2, #0
 80147fe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014800:	4618      	mov	r0, r3
 8014802:	f7fd fd39 	bl	8012278 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8014806:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801480a:	4618      	mov	r0, r3
 801480c:	3758      	adds	r7, #88	; 0x58
 801480e:	46bd      	mov	sp, r7
 8014810:	bd80      	pop	{r7, pc}
 8014812:	bf00      	nop
 8014814:	274a0000 	.word	0x274a0000

08014818 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8014818:	b580      	push	{r7, lr}
 801481a:	b088      	sub	sp, #32
 801481c:	af00      	add	r7, sp, #0
 801481e:	60f8      	str	r0, [r7, #12]
 8014820:	60b9      	str	r1, [r7, #8]
 8014822:	607a      	str	r2, [r7, #4]
	int n = 0;
 8014824:	2300      	movs	r3, #0
 8014826:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8014828:	68fb      	ldr	r3, [r7, #12]
 801482a:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 801482c:	e017      	b.n	801485e <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 801482e:	f107 0310 	add.w	r3, r7, #16
 8014832:	f107 0114 	add.w	r1, r7, #20
 8014836:	2201      	movs	r2, #1
 8014838:	6878      	ldr	r0, [r7, #4]
 801483a:	f7ff f803 	bl	8013844 <f_read>
		if (rc != 1) break;
 801483e:	693b      	ldr	r3, [r7, #16]
 8014840:	2b01      	cmp	r3, #1
 8014842:	d112      	bne.n	801486a <f_gets+0x52>
		c = s[0];
 8014844:	7d3b      	ldrb	r3, [r7, #20]
 8014846:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 8014848:	69bb      	ldr	r3, [r7, #24]
 801484a:	1c5a      	adds	r2, r3, #1
 801484c:	61ba      	str	r2, [r7, #24]
 801484e:	7dfa      	ldrb	r2, [r7, #23]
 8014850:	701a      	strb	r2, [r3, #0]
		n++;
 8014852:	69fb      	ldr	r3, [r7, #28]
 8014854:	3301      	adds	r3, #1
 8014856:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8014858:	7dfb      	ldrb	r3, [r7, #23]
 801485a:	2b0a      	cmp	r3, #10
 801485c:	d007      	beq.n	801486e <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 801485e:	68bb      	ldr	r3, [r7, #8]
 8014860:	3b01      	subs	r3, #1
 8014862:	69fa      	ldr	r2, [r7, #28]
 8014864:	429a      	cmp	r2, r3
 8014866:	dbe2      	blt.n	801482e <f_gets+0x16>
 8014868:	e002      	b.n	8014870 <f_gets+0x58>
		if (rc != 1) break;
 801486a:	bf00      	nop
 801486c:	e000      	b.n	8014870 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 801486e:	bf00      	nop
	}
	*p = 0;
 8014870:	69bb      	ldr	r3, [r7, #24]
 8014872:	2200      	movs	r2, #0
 8014874:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8014876:	69fb      	ldr	r3, [r7, #28]
 8014878:	2b00      	cmp	r3, #0
 801487a:	d001      	beq.n	8014880 <f_gets+0x68>
 801487c:	68fb      	ldr	r3, [r7, #12]
 801487e:	e000      	b.n	8014882 <f_gets+0x6a>
 8014880:	2300      	movs	r3, #0
}
 8014882:	4618      	mov	r0, r3
 8014884:	3720      	adds	r7, #32
 8014886:	46bd      	mov	sp, r7
 8014888:	bd80      	pop	{r7, pc}
	...

0801488c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801488c:	b480      	push	{r7}
 801488e:	b087      	sub	sp, #28
 8014890:	af00      	add	r7, sp, #0
 8014892:	60f8      	str	r0, [r7, #12]
 8014894:	60b9      	str	r1, [r7, #8]
 8014896:	4613      	mov	r3, r2
 8014898:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801489a:	2301      	movs	r3, #1
 801489c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801489e:	2300      	movs	r3, #0
 80148a0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80148a2:	4b1f      	ldr	r3, [pc, #124]	; (8014920 <FATFS_LinkDriverEx+0x94>)
 80148a4:	7a5b      	ldrb	r3, [r3, #9]
 80148a6:	b2db      	uxtb	r3, r3
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	d131      	bne.n	8014910 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80148ac:	4b1c      	ldr	r3, [pc, #112]	; (8014920 <FATFS_LinkDriverEx+0x94>)
 80148ae:	7a5b      	ldrb	r3, [r3, #9]
 80148b0:	b2db      	uxtb	r3, r3
 80148b2:	461a      	mov	r2, r3
 80148b4:	4b1a      	ldr	r3, [pc, #104]	; (8014920 <FATFS_LinkDriverEx+0x94>)
 80148b6:	2100      	movs	r1, #0
 80148b8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80148ba:	4b19      	ldr	r3, [pc, #100]	; (8014920 <FATFS_LinkDriverEx+0x94>)
 80148bc:	7a5b      	ldrb	r3, [r3, #9]
 80148be:	b2db      	uxtb	r3, r3
 80148c0:	4a17      	ldr	r2, [pc, #92]	; (8014920 <FATFS_LinkDriverEx+0x94>)
 80148c2:	009b      	lsls	r3, r3, #2
 80148c4:	4413      	add	r3, r2
 80148c6:	68fa      	ldr	r2, [r7, #12]
 80148c8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80148ca:	4b15      	ldr	r3, [pc, #84]	; (8014920 <FATFS_LinkDriverEx+0x94>)
 80148cc:	7a5b      	ldrb	r3, [r3, #9]
 80148ce:	b2db      	uxtb	r3, r3
 80148d0:	461a      	mov	r2, r3
 80148d2:	4b13      	ldr	r3, [pc, #76]	; (8014920 <FATFS_LinkDriverEx+0x94>)
 80148d4:	4413      	add	r3, r2
 80148d6:	79fa      	ldrb	r2, [r7, #7]
 80148d8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80148da:	4b11      	ldr	r3, [pc, #68]	; (8014920 <FATFS_LinkDriverEx+0x94>)
 80148dc:	7a5b      	ldrb	r3, [r3, #9]
 80148de:	b2db      	uxtb	r3, r3
 80148e0:	1c5a      	adds	r2, r3, #1
 80148e2:	b2d1      	uxtb	r1, r2
 80148e4:	4a0e      	ldr	r2, [pc, #56]	; (8014920 <FATFS_LinkDriverEx+0x94>)
 80148e6:	7251      	strb	r1, [r2, #9]
 80148e8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80148ea:	7dbb      	ldrb	r3, [r7, #22]
 80148ec:	3330      	adds	r3, #48	; 0x30
 80148ee:	b2da      	uxtb	r2, r3
 80148f0:	68bb      	ldr	r3, [r7, #8]
 80148f2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80148f4:	68bb      	ldr	r3, [r7, #8]
 80148f6:	3301      	adds	r3, #1
 80148f8:	223a      	movs	r2, #58	; 0x3a
 80148fa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80148fc:	68bb      	ldr	r3, [r7, #8]
 80148fe:	3302      	adds	r3, #2
 8014900:	222f      	movs	r2, #47	; 0x2f
 8014902:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014904:	68bb      	ldr	r3, [r7, #8]
 8014906:	3303      	adds	r3, #3
 8014908:	2200      	movs	r2, #0
 801490a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801490c:	2300      	movs	r3, #0
 801490e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014910:	7dfb      	ldrb	r3, [r7, #23]
}
 8014912:	4618      	mov	r0, r3
 8014914:	371c      	adds	r7, #28
 8014916:	46bd      	mov	sp, r7
 8014918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801491c:	4770      	bx	lr
 801491e:	bf00      	nop
 8014920:	200452fc 	.word	0x200452fc

08014924 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014924:	b580      	push	{r7, lr}
 8014926:	b082      	sub	sp, #8
 8014928:	af00      	add	r7, sp, #0
 801492a:	6078      	str	r0, [r7, #4]
 801492c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801492e:	2200      	movs	r2, #0
 8014930:	6839      	ldr	r1, [r7, #0]
 8014932:	6878      	ldr	r0, [r7, #4]
 8014934:	f7ff ffaa 	bl	801488c <FATFS_LinkDriverEx>
 8014938:	4603      	mov	r3, r0
}
 801493a:	4618      	mov	r0, r3
 801493c:	3708      	adds	r7, #8
 801493e:	46bd      	mov	sp, r7
 8014940:	bd80      	pop	{r7, pc}

08014942 <__cxa_guard_acquire>:
 8014942:	6803      	ldr	r3, [r0, #0]
 8014944:	07db      	lsls	r3, r3, #31
 8014946:	d406      	bmi.n	8014956 <__cxa_guard_acquire+0x14>
 8014948:	7843      	ldrb	r3, [r0, #1]
 801494a:	b103      	cbz	r3, 801494e <__cxa_guard_acquire+0xc>
 801494c:	deff      	udf	#255	; 0xff
 801494e:	2301      	movs	r3, #1
 8014950:	7043      	strb	r3, [r0, #1]
 8014952:	4618      	mov	r0, r3
 8014954:	4770      	bx	lr
 8014956:	2000      	movs	r0, #0
 8014958:	4770      	bx	lr

0801495a <__cxa_guard_release>:
 801495a:	2301      	movs	r3, #1
 801495c:	6003      	str	r3, [r0, #0]
 801495e:	4770      	bx	lr

08014960 <__errno>:
 8014960:	4b01      	ldr	r3, [pc, #4]	; (8014968 <__errno+0x8>)
 8014962:	6818      	ldr	r0, [r3, #0]
 8014964:	4770      	bx	lr
 8014966:	bf00      	nop
 8014968:	2000000c 	.word	0x2000000c

0801496c <__libc_init_array>:
 801496c:	b570      	push	{r4, r5, r6, lr}
 801496e:	4e0d      	ldr	r6, [pc, #52]	; (80149a4 <__libc_init_array+0x38>)
 8014970:	4c0d      	ldr	r4, [pc, #52]	; (80149a8 <__libc_init_array+0x3c>)
 8014972:	1ba4      	subs	r4, r4, r6
 8014974:	10a4      	asrs	r4, r4, #2
 8014976:	2500      	movs	r5, #0
 8014978:	42a5      	cmp	r5, r4
 801497a:	d109      	bne.n	8014990 <__libc_init_array+0x24>
 801497c:	4e0b      	ldr	r6, [pc, #44]	; (80149ac <__libc_init_array+0x40>)
 801497e:	4c0c      	ldr	r4, [pc, #48]	; (80149b0 <__libc_init_array+0x44>)
 8014980:	f004 f9e8 	bl	8018d54 <_init>
 8014984:	1ba4      	subs	r4, r4, r6
 8014986:	10a4      	asrs	r4, r4, #2
 8014988:	2500      	movs	r5, #0
 801498a:	42a5      	cmp	r5, r4
 801498c:	d105      	bne.n	801499a <__libc_init_array+0x2e>
 801498e:	bd70      	pop	{r4, r5, r6, pc}
 8014990:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014994:	4798      	blx	r3
 8014996:	3501      	adds	r5, #1
 8014998:	e7ee      	b.n	8014978 <__libc_init_array+0xc>
 801499a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801499e:	4798      	blx	r3
 80149a0:	3501      	adds	r5, #1
 80149a2:	e7f2      	b.n	801498a <__libc_init_array+0x1e>
 80149a4:	080195ac 	.word	0x080195ac
 80149a8:	080195ac 	.word	0x080195ac
 80149ac:	080195ac 	.word	0x080195ac
 80149b0:	080195b4 	.word	0x080195b4

080149b4 <memset>:
 80149b4:	4402      	add	r2, r0
 80149b6:	4603      	mov	r3, r0
 80149b8:	4293      	cmp	r3, r2
 80149ba:	d100      	bne.n	80149be <memset+0xa>
 80149bc:	4770      	bx	lr
 80149be:	f803 1b01 	strb.w	r1, [r3], #1
 80149c2:	e7f9      	b.n	80149b8 <memset+0x4>

080149c4 <__cvt>:
 80149c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80149c8:	ec55 4b10 	vmov	r4, r5, d0
 80149cc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80149ce:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80149d2:	2d00      	cmp	r5, #0
 80149d4:	460e      	mov	r6, r1
 80149d6:	4691      	mov	r9, r2
 80149d8:	4619      	mov	r1, r3
 80149da:	bfb8      	it	lt
 80149dc:	4622      	movlt	r2, r4
 80149de:	462b      	mov	r3, r5
 80149e0:	f027 0720 	bic.w	r7, r7, #32
 80149e4:	bfbb      	ittet	lt
 80149e6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80149ea:	461d      	movlt	r5, r3
 80149ec:	2300      	movge	r3, #0
 80149ee:	232d      	movlt	r3, #45	; 0x2d
 80149f0:	bfb8      	it	lt
 80149f2:	4614      	movlt	r4, r2
 80149f4:	2f46      	cmp	r7, #70	; 0x46
 80149f6:	700b      	strb	r3, [r1, #0]
 80149f8:	d004      	beq.n	8014a04 <__cvt+0x40>
 80149fa:	2f45      	cmp	r7, #69	; 0x45
 80149fc:	d100      	bne.n	8014a00 <__cvt+0x3c>
 80149fe:	3601      	adds	r6, #1
 8014a00:	2102      	movs	r1, #2
 8014a02:	e000      	b.n	8014a06 <__cvt+0x42>
 8014a04:	2103      	movs	r1, #3
 8014a06:	ab03      	add	r3, sp, #12
 8014a08:	9301      	str	r3, [sp, #4]
 8014a0a:	ab02      	add	r3, sp, #8
 8014a0c:	9300      	str	r3, [sp, #0]
 8014a0e:	4632      	mov	r2, r6
 8014a10:	4653      	mov	r3, sl
 8014a12:	ec45 4b10 	vmov	d0, r4, r5
 8014a16:	f001 fdff 	bl	8016618 <_dtoa_r>
 8014a1a:	2f47      	cmp	r7, #71	; 0x47
 8014a1c:	4680      	mov	r8, r0
 8014a1e:	d102      	bne.n	8014a26 <__cvt+0x62>
 8014a20:	f019 0f01 	tst.w	r9, #1
 8014a24:	d026      	beq.n	8014a74 <__cvt+0xb0>
 8014a26:	2f46      	cmp	r7, #70	; 0x46
 8014a28:	eb08 0906 	add.w	r9, r8, r6
 8014a2c:	d111      	bne.n	8014a52 <__cvt+0x8e>
 8014a2e:	f898 3000 	ldrb.w	r3, [r8]
 8014a32:	2b30      	cmp	r3, #48	; 0x30
 8014a34:	d10a      	bne.n	8014a4c <__cvt+0x88>
 8014a36:	2200      	movs	r2, #0
 8014a38:	2300      	movs	r3, #0
 8014a3a:	4620      	mov	r0, r4
 8014a3c:	4629      	mov	r1, r5
 8014a3e:	f7ec f85b 	bl	8000af8 <__aeabi_dcmpeq>
 8014a42:	b918      	cbnz	r0, 8014a4c <__cvt+0x88>
 8014a44:	f1c6 0601 	rsb	r6, r6, #1
 8014a48:	f8ca 6000 	str.w	r6, [sl]
 8014a4c:	f8da 3000 	ldr.w	r3, [sl]
 8014a50:	4499      	add	r9, r3
 8014a52:	2200      	movs	r2, #0
 8014a54:	2300      	movs	r3, #0
 8014a56:	4620      	mov	r0, r4
 8014a58:	4629      	mov	r1, r5
 8014a5a:	f7ec f84d 	bl	8000af8 <__aeabi_dcmpeq>
 8014a5e:	b938      	cbnz	r0, 8014a70 <__cvt+0xac>
 8014a60:	2230      	movs	r2, #48	; 0x30
 8014a62:	9b03      	ldr	r3, [sp, #12]
 8014a64:	454b      	cmp	r3, r9
 8014a66:	d205      	bcs.n	8014a74 <__cvt+0xb0>
 8014a68:	1c59      	adds	r1, r3, #1
 8014a6a:	9103      	str	r1, [sp, #12]
 8014a6c:	701a      	strb	r2, [r3, #0]
 8014a6e:	e7f8      	b.n	8014a62 <__cvt+0x9e>
 8014a70:	f8cd 900c 	str.w	r9, [sp, #12]
 8014a74:	9b03      	ldr	r3, [sp, #12]
 8014a76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014a78:	eba3 0308 	sub.w	r3, r3, r8
 8014a7c:	4640      	mov	r0, r8
 8014a7e:	6013      	str	r3, [r2, #0]
 8014a80:	b004      	add	sp, #16
 8014a82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08014a86 <__exponent>:
 8014a86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014a88:	2900      	cmp	r1, #0
 8014a8a:	4604      	mov	r4, r0
 8014a8c:	bfba      	itte	lt
 8014a8e:	4249      	neglt	r1, r1
 8014a90:	232d      	movlt	r3, #45	; 0x2d
 8014a92:	232b      	movge	r3, #43	; 0x2b
 8014a94:	2909      	cmp	r1, #9
 8014a96:	f804 2b02 	strb.w	r2, [r4], #2
 8014a9a:	7043      	strb	r3, [r0, #1]
 8014a9c:	dd20      	ble.n	8014ae0 <__exponent+0x5a>
 8014a9e:	f10d 0307 	add.w	r3, sp, #7
 8014aa2:	461f      	mov	r7, r3
 8014aa4:	260a      	movs	r6, #10
 8014aa6:	fb91 f5f6 	sdiv	r5, r1, r6
 8014aaa:	fb06 1115 	mls	r1, r6, r5, r1
 8014aae:	3130      	adds	r1, #48	; 0x30
 8014ab0:	2d09      	cmp	r5, #9
 8014ab2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014ab6:	f103 32ff 	add.w	r2, r3, #4294967295
 8014aba:	4629      	mov	r1, r5
 8014abc:	dc09      	bgt.n	8014ad2 <__exponent+0x4c>
 8014abe:	3130      	adds	r1, #48	; 0x30
 8014ac0:	3b02      	subs	r3, #2
 8014ac2:	f802 1c01 	strb.w	r1, [r2, #-1]
 8014ac6:	42bb      	cmp	r3, r7
 8014ac8:	4622      	mov	r2, r4
 8014aca:	d304      	bcc.n	8014ad6 <__exponent+0x50>
 8014acc:	1a10      	subs	r0, r2, r0
 8014ace:	b003      	add	sp, #12
 8014ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014ad2:	4613      	mov	r3, r2
 8014ad4:	e7e7      	b.n	8014aa6 <__exponent+0x20>
 8014ad6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014ada:	f804 2b01 	strb.w	r2, [r4], #1
 8014ade:	e7f2      	b.n	8014ac6 <__exponent+0x40>
 8014ae0:	2330      	movs	r3, #48	; 0x30
 8014ae2:	4419      	add	r1, r3
 8014ae4:	7083      	strb	r3, [r0, #2]
 8014ae6:	1d02      	adds	r2, r0, #4
 8014ae8:	70c1      	strb	r1, [r0, #3]
 8014aea:	e7ef      	b.n	8014acc <__exponent+0x46>

08014aec <_printf_float>:
 8014aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014af0:	b08d      	sub	sp, #52	; 0x34
 8014af2:	460c      	mov	r4, r1
 8014af4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8014af8:	4616      	mov	r6, r2
 8014afa:	461f      	mov	r7, r3
 8014afc:	4605      	mov	r5, r0
 8014afe:	f002 fe7d 	bl	80177fc <_localeconv_r>
 8014b02:	6803      	ldr	r3, [r0, #0]
 8014b04:	9304      	str	r3, [sp, #16]
 8014b06:	4618      	mov	r0, r3
 8014b08:	f7eb fb7a 	bl	8000200 <strlen>
 8014b0c:	2300      	movs	r3, #0
 8014b0e:	930a      	str	r3, [sp, #40]	; 0x28
 8014b10:	f8d8 3000 	ldr.w	r3, [r8]
 8014b14:	9005      	str	r0, [sp, #20]
 8014b16:	3307      	adds	r3, #7
 8014b18:	f023 0307 	bic.w	r3, r3, #7
 8014b1c:	f103 0208 	add.w	r2, r3, #8
 8014b20:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014b24:	f8d4 b000 	ldr.w	fp, [r4]
 8014b28:	f8c8 2000 	str.w	r2, [r8]
 8014b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b30:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8014b34:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8014b38:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8014b3c:	9307      	str	r3, [sp, #28]
 8014b3e:	f8cd 8018 	str.w	r8, [sp, #24]
 8014b42:	f04f 32ff 	mov.w	r2, #4294967295
 8014b46:	4ba7      	ldr	r3, [pc, #668]	; (8014de4 <_printf_float+0x2f8>)
 8014b48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014b4c:	f7ec f806 	bl	8000b5c <__aeabi_dcmpun>
 8014b50:	bb70      	cbnz	r0, 8014bb0 <_printf_float+0xc4>
 8014b52:	f04f 32ff 	mov.w	r2, #4294967295
 8014b56:	4ba3      	ldr	r3, [pc, #652]	; (8014de4 <_printf_float+0x2f8>)
 8014b58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014b5c:	f7eb ffe0 	bl	8000b20 <__aeabi_dcmple>
 8014b60:	bb30      	cbnz	r0, 8014bb0 <_printf_float+0xc4>
 8014b62:	2200      	movs	r2, #0
 8014b64:	2300      	movs	r3, #0
 8014b66:	4640      	mov	r0, r8
 8014b68:	4649      	mov	r1, r9
 8014b6a:	f7eb ffcf 	bl	8000b0c <__aeabi_dcmplt>
 8014b6e:	b110      	cbz	r0, 8014b76 <_printf_float+0x8a>
 8014b70:	232d      	movs	r3, #45	; 0x2d
 8014b72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014b76:	4a9c      	ldr	r2, [pc, #624]	; (8014de8 <_printf_float+0x2fc>)
 8014b78:	4b9c      	ldr	r3, [pc, #624]	; (8014dec <_printf_float+0x300>)
 8014b7a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8014b7e:	bf8c      	ite	hi
 8014b80:	4690      	movhi	r8, r2
 8014b82:	4698      	movls	r8, r3
 8014b84:	2303      	movs	r3, #3
 8014b86:	f02b 0204 	bic.w	r2, fp, #4
 8014b8a:	6123      	str	r3, [r4, #16]
 8014b8c:	6022      	str	r2, [r4, #0]
 8014b8e:	f04f 0900 	mov.w	r9, #0
 8014b92:	9700      	str	r7, [sp, #0]
 8014b94:	4633      	mov	r3, r6
 8014b96:	aa0b      	add	r2, sp, #44	; 0x2c
 8014b98:	4621      	mov	r1, r4
 8014b9a:	4628      	mov	r0, r5
 8014b9c:	f000 f9e6 	bl	8014f6c <_printf_common>
 8014ba0:	3001      	adds	r0, #1
 8014ba2:	f040 808d 	bne.w	8014cc0 <_printf_float+0x1d4>
 8014ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8014baa:	b00d      	add	sp, #52	; 0x34
 8014bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bb0:	4642      	mov	r2, r8
 8014bb2:	464b      	mov	r3, r9
 8014bb4:	4640      	mov	r0, r8
 8014bb6:	4649      	mov	r1, r9
 8014bb8:	f7eb ffd0 	bl	8000b5c <__aeabi_dcmpun>
 8014bbc:	b110      	cbz	r0, 8014bc4 <_printf_float+0xd8>
 8014bbe:	4a8c      	ldr	r2, [pc, #560]	; (8014df0 <_printf_float+0x304>)
 8014bc0:	4b8c      	ldr	r3, [pc, #560]	; (8014df4 <_printf_float+0x308>)
 8014bc2:	e7da      	b.n	8014b7a <_printf_float+0x8e>
 8014bc4:	6861      	ldr	r1, [r4, #4]
 8014bc6:	1c4b      	adds	r3, r1, #1
 8014bc8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8014bcc:	a80a      	add	r0, sp, #40	; 0x28
 8014bce:	d13e      	bne.n	8014c4e <_printf_float+0x162>
 8014bd0:	2306      	movs	r3, #6
 8014bd2:	6063      	str	r3, [r4, #4]
 8014bd4:	2300      	movs	r3, #0
 8014bd6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8014bda:	ab09      	add	r3, sp, #36	; 0x24
 8014bdc:	9300      	str	r3, [sp, #0]
 8014bde:	ec49 8b10 	vmov	d0, r8, r9
 8014be2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014be6:	6022      	str	r2, [r4, #0]
 8014be8:	f8cd a004 	str.w	sl, [sp, #4]
 8014bec:	6861      	ldr	r1, [r4, #4]
 8014bee:	4628      	mov	r0, r5
 8014bf0:	f7ff fee8 	bl	80149c4 <__cvt>
 8014bf4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8014bf8:	2b47      	cmp	r3, #71	; 0x47
 8014bfa:	4680      	mov	r8, r0
 8014bfc:	d109      	bne.n	8014c12 <_printf_float+0x126>
 8014bfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014c00:	1cd8      	adds	r0, r3, #3
 8014c02:	db02      	blt.n	8014c0a <_printf_float+0x11e>
 8014c04:	6862      	ldr	r2, [r4, #4]
 8014c06:	4293      	cmp	r3, r2
 8014c08:	dd47      	ble.n	8014c9a <_printf_float+0x1ae>
 8014c0a:	f1aa 0a02 	sub.w	sl, sl, #2
 8014c0e:	fa5f fa8a 	uxtb.w	sl, sl
 8014c12:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8014c16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014c18:	d824      	bhi.n	8014c64 <_printf_float+0x178>
 8014c1a:	3901      	subs	r1, #1
 8014c1c:	4652      	mov	r2, sl
 8014c1e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8014c22:	9109      	str	r1, [sp, #36]	; 0x24
 8014c24:	f7ff ff2f 	bl	8014a86 <__exponent>
 8014c28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014c2a:	1813      	adds	r3, r2, r0
 8014c2c:	2a01      	cmp	r2, #1
 8014c2e:	4681      	mov	r9, r0
 8014c30:	6123      	str	r3, [r4, #16]
 8014c32:	dc02      	bgt.n	8014c3a <_printf_float+0x14e>
 8014c34:	6822      	ldr	r2, [r4, #0]
 8014c36:	07d1      	lsls	r1, r2, #31
 8014c38:	d501      	bpl.n	8014c3e <_printf_float+0x152>
 8014c3a:	3301      	adds	r3, #1
 8014c3c:	6123      	str	r3, [r4, #16]
 8014c3e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8014c42:	2b00      	cmp	r3, #0
 8014c44:	d0a5      	beq.n	8014b92 <_printf_float+0xa6>
 8014c46:	232d      	movs	r3, #45	; 0x2d
 8014c48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014c4c:	e7a1      	b.n	8014b92 <_printf_float+0xa6>
 8014c4e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8014c52:	f000 8177 	beq.w	8014f44 <_printf_float+0x458>
 8014c56:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8014c5a:	d1bb      	bne.n	8014bd4 <_printf_float+0xe8>
 8014c5c:	2900      	cmp	r1, #0
 8014c5e:	d1b9      	bne.n	8014bd4 <_printf_float+0xe8>
 8014c60:	2301      	movs	r3, #1
 8014c62:	e7b6      	b.n	8014bd2 <_printf_float+0xe6>
 8014c64:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8014c68:	d119      	bne.n	8014c9e <_printf_float+0x1b2>
 8014c6a:	2900      	cmp	r1, #0
 8014c6c:	6863      	ldr	r3, [r4, #4]
 8014c6e:	dd0c      	ble.n	8014c8a <_printf_float+0x19e>
 8014c70:	6121      	str	r1, [r4, #16]
 8014c72:	b913      	cbnz	r3, 8014c7a <_printf_float+0x18e>
 8014c74:	6822      	ldr	r2, [r4, #0]
 8014c76:	07d2      	lsls	r2, r2, #31
 8014c78:	d502      	bpl.n	8014c80 <_printf_float+0x194>
 8014c7a:	3301      	adds	r3, #1
 8014c7c:	440b      	add	r3, r1
 8014c7e:	6123      	str	r3, [r4, #16]
 8014c80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014c82:	65a3      	str	r3, [r4, #88]	; 0x58
 8014c84:	f04f 0900 	mov.w	r9, #0
 8014c88:	e7d9      	b.n	8014c3e <_printf_float+0x152>
 8014c8a:	b913      	cbnz	r3, 8014c92 <_printf_float+0x1a6>
 8014c8c:	6822      	ldr	r2, [r4, #0]
 8014c8e:	07d0      	lsls	r0, r2, #31
 8014c90:	d501      	bpl.n	8014c96 <_printf_float+0x1aa>
 8014c92:	3302      	adds	r3, #2
 8014c94:	e7f3      	b.n	8014c7e <_printf_float+0x192>
 8014c96:	2301      	movs	r3, #1
 8014c98:	e7f1      	b.n	8014c7e <_printf_float+0x192>
 8014c9a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8014c9e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8014ca2:	4293      	cmp	r3, r2
 8014ca4:	db05      	blt.n	8014cb2 <_printf_float+0x1c6>
 8014ca6:	6822      	ldr	r2, [r4, #0]
 8014ca8:	6123      	str	r3, [r4, #16]
 8014caa:	07d1      	lsls	r1, r2, #31
 8014cac:	d5e8      	bpl.n	8014c80 <_printf_float+0x194>
 8014cae:	3301      	adds	r3, #1
 8014cb0:	e7e5      	b.n	8014c7e <_printf_float+0x192>
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	bfd4      	ite	le
 8014cb6:	f1c3 0302 	rsble	r3, r3, #2
 8014cba:	2301      	movgt	r3, #1
 8014cbc:	4413      	add	r3, r2
 8014cbe:	e7de      	b.n	8014c7e <_printf_float+0x192>
 8014cc0:	6823      	ldr	r3, [r4, #0]
 8014cc2:	055a      	lsls	r2, r3, #21
 8014cc4:	d407      	bmi.n	8014cd6 <_printf_float+0x1ea>
 8014cc6:	6923      	ldr	r3, [r4, #16]
 8014cc8:	4642      	mov	r2, r8
 8014cca:	4631      	mov	r1, r6
 8014ccc:	4628      	mov	r0, r5
 8014cce:	47b8      	blx	r7
 8014cd0:	3001      	adds	r0, #1
 8014cd2:	d12b      	bne.n	8014d2c <_printf_float+0x240>
 8014cd4:	e767      	b.n	8014ba6 <_printf_float+0xba>
 8014cd6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8014cda:	f240 80dc 	bls.w	8014e96 <_printf_float+0x3aa>
 8014cde:	2200      	movs	r2, #0
 8014ce0:	2300      	movs	r3, #0
 8014ce2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014ce6:	f7eb ff07 	bl	8000af8 <__aeabi_dcmpeq>
 8014cea:	2800      	cmp	r0, #0
 8014cec:	d033      	beq.n	8014d56 <_printf_float+0x26a>
 8014cee:	2301      	movs	r3, #1
 8014cf0:	4a41      	ldr	r2, [pc, #260]	; (8014df8 <_printf_float+0x30c>)
 8014cf2:	4631      	mov	r1, r6
 8014cf4:	4628      	mov	r0, r5
 8014cf6:	47b8      	blx	r7
 8014cf8:	3001      	adds	r0, #1
 8014cfa:	f43f af54 	beq.w	8014ba6 <_printf_float+0xba>
 8014cfe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014d02:	429a      	cmp	r2, r3
 8014d04:	db02      	blt.n	8014d0c <_printf_float+0x220>
 8014d06:	6823      	ldr	r3, [r4, #0]
 8014d08:	07d8      	lsls	r0, r3, #31
 8014d0a:	d50f      	bpl.n	8014d2c <_printf_float+0x240>
 8014d0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014d10:	4631      	mov	r1, r6
 8014d12:	4628      	mov	r0, r5
 8014d14:	47b8      	blx	r7
 8014d16:	3001      	adds	r0, #1
 8014d18:	f43f af45 	beq.w	8014ba6 <_printf_float+0xba>
 8014d1c:	f04f 0800 	mov.w	r8, #0
 8014d20:	f104 091a 	add.w	r9, r4, #26
 8014d24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d26:	3b01      	subs	r3, #1
 8014d28:	4543      	cmp	r3, r8
 8014d2a:	dc09      	bgt.n	8014d40 <_printf_float+0x254>
 8014d2c:	6823      	ldr	r3, [r4, #0]
 8014d2e:	079b      	lsls	r3, r3, #30
 8014d30:	f100 8103 	bmi.w	8014f3a <_printf_float+0x44e>
 8014d34:	68e0      	ldr	r0, [r4, #12]
 8014d36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014d38:	4298      	cmp	r0, r3
 8014d3a:	bfb8      	it	lt
 8014d3c:	4618      	movlt	r0, r3
 8014d3e:	e734      	b.n	8014baa <_printf_float+0xbe>
 8014d40:	2301      	movs	r3, #1
 8014d42:	464a      	mov	r2, r9
 8014d44:	4631      	mov	r1, r6
 8014d46:	4628      	mov	r0, r5
 8014d48:	47b8      	blx	r7
 8014d4a:	3001      	adds	r0, #1
 8014d4c:	f43f af2b 	beq.w	8014ba6 <_printf_float+0xba>
 8014d50:	f108 0801 	add.w	r8, r8, #1
 8014d54:	e7e6      	b.n	8014d24 <_printf_float+0x238>
 8014d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d58:	2b00      	cmp	r3, #0
 8014d5a:	dc2b      	bgt.n	8014db4 <_printf_float+0x2c8>
 8014d5c:	2301      	movs	r3, #1
 8014d5e:	4a26      	ldr	r2, [pc, #152]	; (8014df8 <_printf_float+0x30c>)
 8014d60:	4631      	mov	r1, r6
 8014d62:	4628      	mov	r0, r5
 8014d64:	47b8      	blx	r7
 8014d66:	3001      	adds	r0, #1
 8014d68:	f43f af1d 	beq.w	8014ba6 <_printf_float+0xba>
 8014d6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d6e:	b923      	cbnz	r3, 8014d7a <_printf_float+0x28e>
 8014d70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d72:	b913      	cbnz	r3, 8014d7a <_printf_float+0x28e>
 8014d74:	6823      	ldr	r3, [r4, #0]
 8014d76:	07d9      	lsls	r1, r3, #31
 8014d78:	d5d8      	bpl.n	8014d2c <_printf_float+0x240>
 8014d7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014d7e:	4631      	mov	r1, r6
 8014d80:	4628      	mov	r0, r5
 8014d82:	47b8      	blx	r7
 8014d84:	3001      	adds	r0, #1
 8014d86:	f43f af0e 	beq.w	8014ba6 <_printf_float+0xba>
 8014d8a:	f04f 0900 	mov.w	r9, #0
 8014d8e:	f104 0a1a 	add.w	sl, r4, #26
 8014d92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d94:	425b      	negs	r3, r3
 8014d96:	454b      	cmp	r3, r9
 8014d98:	dc01      	bgt.n	8014d9e <_printf_float+0x2b2>
 8014d9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d9c:	e794      	b.n	8014cc8 <_printf_float+0x1dc>
 8014d9e:	2301      	movs	r3, #1
 8014da0:	4652      	mov	r2, sl
 8014da2:	4631      	mov	r1, r6
 8014da4:	4628      	mov	r0, r5
 8014da6:	47b8      	blx	r7
 8014da8:	3001      	adds	r0, #1
 8014daa:	f43f aefc 	beq.w	8014ba6 <_printf_float+0xba>
 8014dae:	f109 0901 	add.w	r9, r9, #1
 8014db2:	e7ee      	b.n	8014d92 <_printf_float+0x2a6>
 8014db4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014db6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014db8:	429a      	cmp	r2, r3
 8014dba:	bfa8      	it	ge
 8014dbc:	461a      	movge	r2, r3
 8014dbe:	2a00      	cmp	r2, #0
 8014dc0:	4691      	mov	r9, r2
 8014dc2:	dd07      	ble.n	8014dd4 <_printf_float+0x2e8>
 8014dc4:	4613      	mov	r3, r2
 8014dc6:	4631      	mov	r1, r6
 8014dc8:	4642      	mov	r2, r8
 8014dca:	4628      	mov	r0, r5
 8014dcc:	47b8      	blx	r7
 8014dce:	3001      	adds	r0, #1
 8014dd0:	f43f aee9 	beq.w	8014ba6 <_printf_float+0xba>
 8014dd4:	f104 031a 	add.w	r3, r4, #26
 8014dd8:	f04f 0b00 	mov.w	fp, #0
 8014ddc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014de0:	9306      	str	r3, [sp, #24]
 8014de2:	e015      	b.n	8014e10 <_printf_float+0x324>
 8014de4:	7fefffff 	.word	0x7fefffff
 8014de8:	08019278 	.word	0x08019278
 8014dec:	08019274 	.word	0x08019274
 8014df0:	08019280 	.word	0x08019280
 8014df4:	0801927c 	.word	0x0801927c
 8014df8:	0801943b 	.word	0x0801943b
 8014dfc:	2301      	movs	r3, #1
 8014dfe:	9a06      	ldr	r2, [sp, #24]
 8014e00:	4631      	mov	r1, r6
 8014e02:	4628      	mov	r0, r5
 8014e04:	47b8      	blx	r7
 8014e06:	3001      	adds	r0, #1
 8014e08:	f43f aecd 	beq.w	8014ba6 <_printf_float+0xba>
 8014e0c:	f10b 0b01 	add.w	fp, fp, #1
 8014e10:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8014e14:	ebaa 0309 	sub.w	r3, sl, r9
 8014e18:	455b      	cmp	r3, fp
 8014e1a:	dcef      	bgt.n	8014dfc <_printf_float+0x310>
 8014e1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014e20:	429a      	cmp	r2, r3
 8014e22:	44d0      	add	r8, sl
 8014e24:	db15      	blt.n	8014e52 <_printf_float+0x366>
 8014e26:	6823      	ldr	r3, [r4, #0]
 8014e28:	07da      	lsls	r2, r3, #31
 8014e2a:	d412      	bmi.n	8014e52 <_printf_float+0x366>
 8014e2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014e2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014e30:	eba3 020a 	sub.w	r2, r3, sl
 8014e34:	eba3 0a01 	sub.w	sl, r3, r1
 8014e38:	4592      	cmp	sl, r2
 8014e3a:	bfa8      	it	ge
 8014e3c:	4692      	movge	sl, r2
 8014e3e:	f1ba 0f00 	cmp.w	sl, #0
 8014e42:	dc0e      	bgt.n	8014e62 <_printf_float+0x376>
 8014e44:	f04f 0800 	mov.w	r8, #0
 8014e48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014e4c:	f104 091a 	add.w	r9, r4, #26
 8014e50:	e019      	b.n	8014e86 <_printf_float+0x39a>
 8014e52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014e56:	4631      	mov	r1, r6
 8014e58:	4628      	mov	r0, r5
 8014e5a:	47b8      	blx	r7
 8014e5c:	3001      	adds	r0, #1
 8014e5e:	d1e5      	bne.n	8014e2c <_printf_float+0x340>
 8014e60:	e6a1      	b.n	8014ba6 <_printf_float+0xba>
 8014e62:	4653      	mov	r3, sl
 8014e64:	4642      	mov	r2, r8
 8014e66:	4631      	mov	r1, r6
 8014e68:	4628      	mov	r0, r5
 8014e6a:	47b8      	blx	r7
 8014e6c:	3001      	adds	r0, #1
 8014e6e:	d1e9      	bne.n	8014e44 <_printf_float+0x358>
 8014e70:	e699      	b.n	8014ba6 <_printf_float+0xba>
 8014e72:	2301      	movs	r3, #1
 8014e74:	464a      	mov	r2, r9
 8014e76:	4631      	mov	r1, r6
 8014e78:	4628      	mov	r0, r5
 8014e7a:	47b8      	blx	r7
 8014e7c:	3001      	adds	r0, #1
 8014e7e:	f43f ae92 	beq.w	8014ba6 <_printf_float+0xba>
 8014e82:	f108 0801 	add.w	r8, r8, #1
 8014e86:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014e8a:	1a9b      	subs	r3, r3, r2
 8014e8c:	eba3 030a 	sub.w	r3, r3, sl
 8014e90:	4543      	cmp	r3, r8
 8014e92:	dcee      	bgt.n	8014e72 <_printf_float+0x386>
 8014e94:	e74a      	b.n	8014d2c <_printf_float+0x240>
 8014e96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014e98:	2a01      	cmp	r2, #1
 8014e9a:	dc01      	bgt.n	8014ea0 <_printf_float+0x3b4>
 8014e9c:	07db      	lsls	r3, r3, #31
 8014e9e:	d53a      	bpl.n	8014f16 <_printf_float+0x42a>
 8014ea0:	2301      	movs	r3, #1
 8014ea2:	4642      	mov	r2, r8
 8014ea4:	4631      	mov	r1, r6
 8014ea6:	4628      	mov	r0, r5
 8014ea8:	47b8      	blx	r7
 8014eaa:	3001      	adds	r0, #1
 8014eac:	f43f ae7b 	beq.w	8014ba6 <_printf_float+0xba>
 8014eb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014eb4:	4631      	mov	r1, r6
 8014eb6:	4628      	mov	r0, r5
 8014eb8:	47b8      	blx	r7
 8014eba:	3001      	adds	r0, #1
 8014ebc:	f108 0801 	add.w	r8, r8, #1
 8014ec0:	f43f ae71 	beq.w	8014ba6 <_printf_float+0xba>
 8014ec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ec6:	2200      	movs	r2, #0
 8014ec8:	f103 3aff 	add.w	sl, r3, #4294967295
 8014ecc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014ed0:	2300      	movs	r3, #0
 8014ed2:	f7eb fe11 	bl	8000af8 <__aeabi_dcmpeq>
 8014ed6:	b9c8      	cbnz	r0, 8014f0c <_printf_float+0x420>
 8014ed8:	4653      	mov	r3, sl
 8014eda:	4642      	mov	r2, r8
 8014edc:	4631      	mov	r1, r6
 8014ede:	4628      	mov	r0, r5
 8014ee0:	47b8      	blx	r7
 8014ee2:	3001      	adds	r0, #1
 8014ee4:	d10e      	bne.n	8014f04 <_printf_float+0x418>
 8014ee6:	e65e      	b.n	8014ba6 <_printf_float+0xba>
 8014ee8:	2301      	movs	r3, #1
 8014eea:	4652      	mov	r2, sl
 8014eec:	4631      	mov	r1, r6
 8014eee:	4628      	mov	r0, r5
 8014ef0:	47b8      	blx	r7
 8014ef2:	3001      	adds	r0, #1
 8014ef4:	f43f ae57 	beq.w	8014ba6 <_printf_float+0xba>
 8014ef8:	f108 0801 	add.w	r8, r8, #1
 8014efc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014efe:	3b01      	subs	r3, #1
 8014f00:	4543      	cmp	r3, r8
 8014f02:	dcf1      	bgt.n	8014ee8 <_printf_float+0x3fc>
 8014f04:	464b      	mov	r3, r9
 8014f06:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014f0a:	e6de      	b.n	8014cca <_printf_float+0x1de>
 8014f0c:	f04f 0800 	mov.w	r8, #0
 8014f10:	f104 0a1a 	add.w	sl, r4, #26
 8014f14:	e7f2      	b.n	8014efc <_printf_float+0x410>
 8014f16:	2301      	movs	r3, #1
 8014f18:	e7df      	b.n	8014eda <_printf_float+0x3ee>
 8014f1a:	2301      	movs	r3, #1
 8014f1c:	464a      	mov	r2, r9
 8014f1e:	4631      	mov	r1, r6
 8014f20:	4628      	mov	r0, r5
 8014f22:	47b8      	blx	r7
 8014f24:	3001      	adds	r0, #1
 8014f26:	f43f ae3e 	beq.w	8014ba6 <_printf_float+0xba>
 8014f2a:	f108 0801 	add.w	r8, r8, #1
 8014f2e:	68e3      	ldr	r3, [r4, #12]
 8014f30:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014f32:	1a9b      	subs	r3, r3, r2
 8014f34:	4543      	cmp	r3, r8
 8014f36:	dcf0      	bgt.n	8014f1a <_printf_float+0x42e>
 8014f38:	e6fc      	b.n	8014d34 <_printf_float+0x248>
 8014f3a:	f04f 0800 	mov.w	r8, #0
 8014f3e:	f104 0919 	add.w	r9, r4, #25
 8014f42:	e7f4      	b.n	8014f2e <_printf_float+0x442>
 8014f44:	2900      	cmp	r1, #0
 8014f46:	f43f ae8b 	beq.w	8014c60 <_printf_float+0x174>
 8014f4a:	2300      	movs	r3, #0
 8014f4c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8014f50:	ab09      	add	r3, sp, #36	; 0x24
 8014f52:	9300      	str	r3, [sp, #0]
 8014f54:	ec49 8b10 	vmov	d0, r8, r9
 8014f58:	6022      	str	r2, [r4, #0]
 8014f5a:	f8cd a004 	str.w	sl, [sp, #4]
 8014f5e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014f62:	4628      	mov	r0, r5
 8014f64:	f7ff fd2e 	bl	80149c4 <__cvt>
 8014f68:	4680      	mov	r8, r0
 8014f6a:	e648      	b.n	8014bfe <_printf_float+0x112>

08014f6c <_printf_common>:
 8014f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014f70:	4691      	mov	r9, r2
 8014f72:	461f      	mov	r7, r3
 8014f74:	688a      	ldr	r2, [r1, #8]
 8014f76:	690b      	ldr	r3, [r1, #16]
 8014f78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014f7c:	4293      	cmp	r3, r2
 8014f7e:	bfb8      	it	lt
 8014f80:	4613      	movlt	r3, r2
 8014f82:	f8c9 3000 	str.w	r3, [r9]
 8014f86:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014f8a:	4606      	mov	r6, r0
 8014f8c:	460c      	mov	r4, r1
 8014f8e:	b112      	cbz	r2, 8014f96 <_printf_common+0x2a>
 8014f90:	3301      	adds	r3, #1
 8014f92:	f8c9 3000 	str.w	r3, [r9]
 8014f96:	6823      	ldr	r3, [r4, #0]
 8014f98:	0699      	lsls	r1, r3, #26
 8014f9a:	bf42      	ittt	mi
 8014f9c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014fa0:	3302      	addmi	r3, #2
 8014fa2:	f8c9 3000 	strmi.w	r3, [r9]
 8014fa6:	6825      	ldr	r5, [r4, #0]
 8014fa8:	f015 0506 	ands.w	r5, r5, #6
 8014fac:	d107      	bne.n	8014fbe <_printf_common+0x52>
 8014fae:	f104 0a19 	add.w	sl, r4, #25
 8014fb2:	68e3      	ldr	r3, [r4, #12]
 8014fb4:	f8d9 2000 	ldr.w	r2, [r9]
 8014fb8:	1a9b      	subs	r3, r3, r2
 8014fba:	42ab      	cmp	r3, r5
 8014fbc:	dc28      	bgt.n	8015010 <_printf_common+0xa4>
 8014fbe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8014fc2:	6822      	ldr	r2, [r4, #0]
 8014fc4:	3300      	adds	r3, #0
 8014fc6:	bf18      	it	ne
 8014fc8:	2301      	movne	r3, #1
 8014fca:	0692      	lsls	r2, r2, #26
 8014fcc:	d42d      	bmi.n	801502a <_printf_common+0xbe>
 8014fce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014fd2:	4639      	mov	r1, r7
 8014fd4:	4630      	mov	r0, r6
 8014fd6:	47c0      	blx	r8
 8014fd8:	3001      	adds	r0, #1
 8014fda:	d020      	beq.n	801501e <_printf_common+0xb2>
 8014fdc:	6823      	ldr	r3, [r4, #0]
 8014fde:	68e5      	ldr	r5, [r4, #12]
 8014fe0:	f8d9 2000 	ldr.w	r2, [r9]
 8014fe4:	f003 0306 	and.w	r3, r3, #6
 8014fe8:	2b04      	cmp	r3, #4
 8014fea:	bf08      	it	eq
 8014fec:	1aad      	subeq	r5, r5, r2
 8014fee:	68a3      	ldr	r3, [r4, #8]
 8014ff0:	6922      	ldr	r2, [r4, #16]
 8014ff2:	bf0c      	ite	eq
 8014ff4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014ff8:	2500      	movne	r5, #0
 8014ffa:	4293      	cmp	r3, r2
 8014ffc:	bfc4      	itt	gt
 8014ffe:	1a9b      	subgt	r3, r3, r2
 8015000:	18ed      	addgt	r5, r5, r3
 8015002:	f04f 0900 	mov.w	r9, #0
 8015006:	341a      	adds	r4, #26
 8015008:	454d      	cmp	r5, r9
 801500a:	d11a      	bne.n	8015042 <_printf_common+0xd6>
 801500c:	2000      	movs	r0, #0
 801500e:	e008      	b.n	8015022 <_printf_common+0xb6>
 8015010:	2301      	movs	r3, #1
 8015012:	4652      	mov	r2, sl
 8015014:	4639      	mov	r1, r7
 8015016:	4630      	mov	r0, r6
 8015018:	47c0      	blx	r8
 801501a:	3001      	adds	r0, #1
 801501c:	d103      	bne.n	8015026 <_printf_common+0xba>
 801501e:	f04f 30ff 	mov.w	r0, #4294967295
 8015022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015026:	3501      	adds	r5, #1
 8015028:	e7c3      	b.n	8014fb2 <_printf_common+0x46>
 801502a:	18e1      	adds	r1, r4, r3
 801502c:	1c5a      	adds	r2, r3, #1
 801502e:	2030      	movs	r0, #48	; 0x30
 8015030:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015034:	4422      	add	r2, r4
 8015036:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801503a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801503e:	3302      	adds	r3, #2
 8015040:	e7c5      	b.n	8014fce <_printf_common+0x62>
 8015042:	2301      	movs	r3, #1
 8015044:	4622      	mov	r2, r4
 8015046:	4639      	mov	r1, r7
 8015048:	4630      	mov	r0, r6
 801504a:	47c0      	blx	r8
 801504c:	3001      	adds	r0, #1
 801504e:	d0e6      	beq.n	801501e <_printf_common+0xb2>
 8015050:	f109 0901 	add.w	r9, r9, #1
 8015054:	e7d8      	b.n	8015008 <_printf_common+0x9c>
	...

08015058 <_printf_i>:
 8015058:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801505c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8015060:	460c      	mov	r4, r1
 8015062:	7e09      	ldrb	r1, [r1, #24]
 8015064:	b085      	sub	sp, #20
 8015066:	296e      	cmp	r1, #110	; 0x6e
 8015068:	4617      	mov	r7, r2
 801506a:	4606      	mov	r6, r0
 801506c:	4698      	mov	r8, r3
 801506e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015070:	f000 80b3 	beq.w	80151da <_printf_i+0x182>
 8015074:	d822      	bhi.n	80150bc <_printf_i+0x64>
 8015076:	2963      	cmp	r1, #99	; 0x63
 8015078:	d036      	beq.n	80150e8 <_printf_i+0x90>
 801507a:	d80a      	bhi.n	8015092 <_printf_i+0x3a>
 801507c:	2900      	cmp	r1, #0
 801507e:	f000 80b9 	beq.w	80151f4 <_printf_i+0x19c>
 8015082:	2958      	cmp	r1, #88	; 0x58
 8015084:	f000 8083 	beq.w	801518e <_printf_i+0x136>
 8015088:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801508c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8015090:	e032      	b.n	80150f8 <_printf_i+0xa0>
 8015092:	2964      	cmp	r1, #100	; 0x64
 8015094:	d001      	beq.n	801509a <_printf_i+0x42>
 8015096:	2969      	cmp	r1, #105	; 0x69
 8015098:	d1f6      	bne.n	8015088 <_printf_i+0x30>
 801509a:	6820      	ldr	r0, [r4, #0]
 801509c:	6813      	ldr	r3, [r2, #0]
 801509e:	0605      	lsls	r5, r0, #24
 80150a0:	f103 0104 	add.w	r1, r3, #4
 80150a4:	d52a      	bpl.n	80150fc <_printf_i+0xa4>
 80150a6:	681b      	ldr	r3, [r3, #0]
 80150a8:	6011      	str	r1, [r2, #0]
 80150aa:	2b00      	cmp	r3, #0
 80150ac:	da03      	bge.n	80150b6 <_printf_i+0x5e>
 80150ae:	222d      	movs	r2, #45	; 0x2d
 80150b0:	425b      	negs	r3, r3
 80150b2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80150b6:	486f      	ldr	r0, [pc, #444]	; (8015274 <_printf_i+0x21c>)
 80150b8:	220a      	movs	r2, #10
 80150ba:	e039      	b.n	8015130 <_printf_i+0xd8>
 80150bc:	2973      	cmp	r1, #115	; 0x73
 80150be:	f000 809d 	beq.w	80151fc <_printf_i+0x1a4>
 80150c2:	d808      	bhi.n	80150d6 <_printf_i+0x7e>
 80150c4:	296f      	cmp	r1, #111	; 0x6f
 80150c6:	d020      	beq.n	801510a <_printf_i+0xb2>
 80150c8:	2970      	cmp	r1, #112	; 0x70
 80150ca:	d1dd      	bne.n	8015088 <_printf_i+0x30>
 80150cc:	6823      	ldr	r3, [r4, #0]
 80150ce:	f043 0320 	orr.w	r3, r3, #32
 80150d2:	6023      	str	r3, [r4, #0]
 80150d4:	e003      	b.n	80150de <_printf_i+0x86>
 80150d6:	2975      	cmp	r1, #117	; 0x75
 80150d8:	d017      	beq.n	801510a <_printf_i+0xb2>
 80150da:	2978      	cmp	r1, #120	; 0x78
 80150dc:	d1d4      	bne.n	8015088 <_printf_i+0x30>
 80150de:	2378      	movs	r3, #120	; 0x78
 80150e0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80150e4:	4864      	ldr	r0, [pc, #400]	; (8015278 <_printf_i+0x220>)
 80150e6:	e055      	b.n	8015194 <_printf_i+0x13c>
 80150e8:	6813      	ldr	r3, [r2, #0]
 80150ea:	1d19      	adds	r1, r3, #4
 80150ec:	681b      	ldr	r3, [r3, #0]
 80150ee:	6011      	str	r1, [r2, #0]
 80150f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80150f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80150f8:	2301      	movs	r3, #1
 80150fa:	e08c      	b.n	8015216 <_printf_i+0x1be>
 80150fc:	681b      	ldr	r3, [r3, #0]
 80150fe:	6011      	str	r1, [r2, #0]
 8015100:	f010 0f40 	tst.w	r0, #64	; 0x40
 8015104:	bf18      	it	ne
 8015106:	b21b      	sxthne	r3, r3
 8015108:	e7cf      	b.n	80150aa <_printf_i+0x52>
 801510a:	6813      	ldr	r3, [r2, #0]
 801510c:	6825      	ldr	r5, [r4, #0]
 801510e:	1d18      	adds	r0, r3, #4
 8015110:	6010      	str	r0, [r2, #0]
 8015112:	0628      	lsls	r0, r5, #24
 8015114:	d501      	bpl.n	801511a <_printf_i+0xc2>
 8015116:	681b      	ldr	r3, [r3, #0]
 8015118:	e002      	b.n	8015120 <_printf_i+0xc8>
 801511a:	0668      	lsls	r0, r5, #25
 801511c:	d5fb      	bpl.n	8015116 <_printf_i+0xbe>
 801511e:	881b      	ldrh	r3, [r3, #0]
 8015120:	4854      	ldr	r0, [pc, #336]	; (8015274 <_printf_i+0x21c>)
 8015122:	296f      	cmp	r1, #111	; 0x6f
 8015124:	bf14      	ite	ne
 8015126:	220a      	movne	r2, #10
 8015128:	2208      	moveq	r2, #8
 801512a:	2100      	movs	r1, #0
 801512c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015130:	6865      	ldr	r5, [r4, #4]
 8015132:	60a5      	str	r5, [r4, #8]
 8015134:	2d00      	cmp	r5, #0
 8015136:	f2c0 8095 	blt.w	8015264 <_printf_i+0x20c>
 801513a:	6821      	ldr	r1, [r4, #0]
 801513c:	f021 0104 	bic.w	r1, r1, #4
 8015140:	6021      	str	r1, [r4, #0]
 8015142:	2b00      	cmp	r3, #0
 8015144:	d13d      	bne.n	80151c2 <_printf_i+0x16a>
 8015146:	2d00      	cmp	r5, #0
 8015148:	f040 808e 	bne.w	8015268 <_printf_i+0x210>
 801514c:	4665      	mov	r5, ip
 801514e:	2a08      	cmp	r2, #8
 8015150:	d10b      	bne.n	801516a <_printf_i+0x112>
 8015152:	6823      	ldr	r3, [r4, #0]
 8015154:	07db      	lsls	r3, r3, #31
 8015156:	d508      	bpl.n	801516a <_printf_i+0x112>
 8015158:	6923      	ldr	r3, [r4, #16]
 801515a:	6862      	ldr	r2, [r4, #4]
 801515c:	429a      	cmp	r2, r3
 801515e:	bfde      	ittt	le
 8015160:	2330      	movle	r3, #48	; 0x30
 8015162:	f805 3c01 	strble.w	r3, [r5, #-1]
 8015166:	f105 35ff 	addle.w	r5, r5, #4294967295
 801516a:	ebac 0305 	sub.w	r3, ip, r5
 801516e:	6123      	str	r3, [r4, #16]
 8015170:	f8cd 8000 	str.w	r8, [sp]
 8015174:	463b      	mov	r3, r7
 8015176:	aa03      	add	r2, sp, #12
 8015178:	4621      	mov	r1, r4
 801517a:	4630      	mov	r0, r6
 801517c:	f7ff fef6 	bl	8014f6c <_printf_common>
 8015180:	3001      	adds	r0, #1
 8015182:	d14d      	bne.n	8015220 <_printf_i+0x1c8>
 8015184:	f04f 30ff 	mov.w	r0, #4294967295
 8015188:	b005      	add	sp, #20
 801518a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801518e:	4839      	ldr	r0, [pc, #228]	; (8015274 <_printf_i+0x21c>)
 8015190:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8015194:	6813      	ldr	r3, [r2, #0]
 8015196:	6821      	ldr	r1, [r4, #0]
 8015198:	1d1d      	adds	r5, r3, #4
 801519a:	681b      	ldr	r3, [r3, #0]
 801519c:	6015      	str	r5, [r2, #0]
 801519e:	060a      	lsls	r2, r1, #24
 80151a0:	d50b      	bpl.n	80151ba <_printf_i+0x162>
 80151a2:	07ca      	lsls	r2, r1, #31
 80151a4:	bf44      	itt	mi
 80151a6:	f041 0120 	orrmi.w	r1, r1, #32
 80151aa:	6021      	strmi	r1, [r4, #0]
 80151ac:	b91b      	cbnz	r3, 80151b6 <_printf_i+0x15e>
 80151ae:	6822      	ldr	r2, [r4, #0]
 80151b0:	f022 0220 	bic.w	r2, r2, #32
 80151b4:	6022      	str	r2, [r4, #0]
 80151b6:	2210      	movs	r2, #16
 80151b8:	e7b7      	b.n	801512a <_printf_i+0xd2>
 80151ba:	064d      	lsls	r5, r1, #25
 80151bc:	bf48      	it	mi
 80151be:	b29b      	uxthmi	r3, r3
 80151c0:	e7ef      	b.n	80151a2 <_printf_i+0x14a>
 80151c2:	4665      	mov	r5, ip
 80151c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80151c8:	fb02 3311 	mls	r3, r2, r1, r3
 80151cc:	5cc3      	ldrb	r3, [r0, r3]
 80151ce:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80151d2:	460b      	mov	r3, r1
 80151d4:	2900      	cmp	r1, #0
 80151d6:	d1f5      	bne.n	80151c4 <_printf_i+0x16c>
 80151d8:	e7b9      	b.n	801514e <_printf_i+0xf6>
 80151da:	6813      	ldr	r3, [r2, #0]
 80151dc:	6825      	ldr	r5, [r4, #0]
 80151de:	6961      	ldr	r1, [r4, #20]
 80151e0:	1d18      	adds	r0, r3, #4
 80151e2:	6010      	str	r0, [r2, #0]
 80151e4:	0628      	lsls	r0, r5, #24
 80151e6:	681b      	ldr	r3, [r3, #0]
 80151e8:	d501      	bpl.n	80151ee <_printf_i+0x196>
 80151ea:	6019      	str	r1, [r3, #0]
 80151ec:	e002      	b.n	80151f4 <_printf_i+0x19c>
 80151ee:	066a      	lsls	r2, r5, #25
 80151f0:	d5fb      	bpl.n	80151ea <_printf_i+0x192>
 80151f2:	8019      	strh	r1, [r3, #0]
 80151f4:	2300      	movs	r3, #0
 80151f6:	6123      	str	r3, [r4, #16]
 80151f8:	4665      	mov	r5, ip
 80151fa:	e7b9      	b.n	8015170 <_printf_i+0x118>
 80151fc:	6813      	ldr	r3, [r2, #0]
 80151fe:	1d19      	adds	r1, r3, #4
 8015200:	6011      	str	r1, [r2, #0]
 8015202:	681d      	ldr	r5, [r3, #0]
 8015204:	6862      	ldr	r2, [r4, #4]
 8015206:	2100      	movs	r1, #0
 8015208:	4628      	mov	r0, r5
 801520a:	f7eb f801 	bl	8000210 <memchr>
 801520e:	b108      	cbz	r0, 8015214 <_printf_i+0x1bc>
 8015210:	1b40      	subs	r0, r0, r5
 8015212:	6060      	str	r0, [r4, #4]
 8015214:	6863      	ldr	r3, [r4, #4]
 8015216:	6123      	str	r3, [r4, #16]
 8015218:	2300      	movs	r3, #0
 801521a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801521e:	e7a7      	b.n	8015170 <_printf_i+0x118>
 8015220:	6923      	ldr	r3, [r4, #16]
 8015222:	462a      	mov	r2, r5
 8015224:	4639      	mov	r1, r7
 8015226:	4630      	mov	r0, r6
 8015228:	47c0      	blx	r8
 801522a:	3001      	adds	r0, #1
 801522c:	d0aa      	beq.n	8015184 <_printf_i+0x12c>
 801522e:	6823      	ldr	r3, [r4, #0]
 8015230:	079b      	lsls	r3, r3, #30
 8015232:	d413      	bmi.n	801525c <_printf_i+0x204>
 8015234:	68e0      	ldr	r0, [r4, #12]
 8015236:	9b03      	ldr	r3, [sp, #12]
 8015238:	4298      	cmp	r0, r3
 801523a:	bfb8      	it	lt
 801523c:	4618      	movlt	r0, r3
 801523e:	e7a3      	b.n	8015188 <_printf_i+0x130>
 8015240:	2301      	movs	r3, #1
 8015242:	464a      	mov	r2, r9
 8015244:	4639      	mov	r1, r7
 8015246:	4630      	mov	r0, r6
 8015248:	47c0      	blx	r8
 801524a:	3001      	adds	r0, #1
 801524c:	d09a      	beq.n	8015184 <_printf_i+0x12c>
 801524e:	3501      	adds	r5, #1
 8015250:	68e3      	ldr	r3, [r4, #12]
 8015252:	9a03      	ldr	r2, [sp, #12]
 8015254:	1a9b      	subs	r3, r3, r2
 8015256:	42ab      	cmp	r3, r5
 8015258:	dcf2      	bgt.n	8015240 <_printf_i+0x1e8>
 801525a:	e7eb      	b.n	8015234 <_printf_i+0x1dc>
 801525c:	2500      	movs	r5, #0
 801525e:	f104 0919 	add.w	r9, r4, #25
 8015262:	e7f5      	b.n	8015250 <_printf_i+0x1f8>
 8015264:	2b00      	cmp	r3, #0
 8015266:	d1ac      	bne.n	80151c2 <_printf_i+0x16a>
 8015268:	7803      	ldrb	r3, [r0, #0]
 801526a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801526e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015272:	e76c      	b.n	801514e <_printf_i+0xf6>
 8015274:	08019284 	.word	0x08019284
 8015278:	08019295 	.word	0x08019295

0801527c <_scanf_float>:
 801527c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015280:	469a      	mov	sl, r3
 8015282:	688b      	ldr	r3, [r1, #8]
 8015284:	4616      	mov	r6, r2
 8015286:	1e5a      	subs	r2, r3, #1
 8015288:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801528c:	b087      	sub	sp, #28
 801528e:	bf83      	ittte	hi
 8015290:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8015294:	189b      	addhi	r3, r3, r2
 8015296:	9301      	strhi	r3, [sp, #4]
 8015298:	2300      	movls	r3, #0
 801529a:	bf86      	itte	hi
 801529c:	f240 135d 	movwhi	r3, #349	; 0x15d
 80152a0:	608b      	strhi	r3, [r1, #8]
 80152a2:	9301      	strls	r3, [sp, #4]
 80152a4:	680b      	ldr	r3, [r1, #0]
 80152a6:	4688      	mov	r8, r1
 80152a8:	f04f 0b00 	mov.w	fp, #0
 80152ac:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80152b0:	f848 3b1c 	str.w	r3, [r8], #28
 80152b4:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80152b8:	4607      	mov	r7, r0
 80152ba:	460c      	mov	r4, r1
 80152bc:	4645      	mov	r5, r8
 80152be:	465a      	mov	r2, fp
 80152c0:	46d9      	mov	r9, fp
 80152c2:	f8cd b008 	str.w	fp, [sp, #8]
 80152c6:	68a1      	ldr	r1, [r4, #8]
 80152c8:	b181      	cbz	r1, 80152ec <_scanf_float+0x70>
 80152ca:	6833      	ldr	r3, [r6, #0]
 80152cc:	781b      	ldrb	r3, [r3, #0]
 80152ce:	2b49      	cmp	r3, #73	; 0x49
 80152d0:	d071      	beq.n	80153b6 <_scanf_float+0x13a>
 80152d2:	d84d      	bhi.n	8015370 <_scanf_float+0xf4>
 80152d4:	2b39      	cmp	r3, #57	; 0x39
 80152d6:	d840      	bhi.n	801535a <_scanf_float+0xde>
 80152d8:	2b31      	cmp	r3, #49	; 0x31
 80152da:	f080 8088 	bcs.w	80153ee <_scanf_float+0x172>
 80152de:	2b2d      	cmp	r3, #45	; 0x2d
 80152e0:	f000 8090 	beq.w	8015404 <_scanf_float+0x188>
 80152e4:	d815      	bhi.n	8015312 <_scanf_float+0x96>
 80152e6:	2b2b      	cmp	r3, #43	; 0x2b
 80152e8:	f000 808c 	beq.w	8015404 <_scanf_float+0x188>
 80152ec:	f1b9 0f00 	cmp.w	r9, #0
 80152f0:	d003      	beq.n	80152fa <_scanf_float+0x7e>
 80152f2:	6823      	ldr	r3, [r4, #0]
 80152f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80152f8:	6023      	str	r3, [r4, #0]
 80152fa:	3a01      	subs	r2, #1
 80152fc:	2a01      	cmp	r2, #1
 80152fe:	f200 80ea 	bhi.w	80154d6 <_scanf_float+0x25a>
 8015302:	4545      	cmp	r5, r8
 8015304:	f200 80dc 	bhi.w	80154c0 <_scanf_float+0x244>
 8015308:	2601      	movs	r6, #1
 801530a:	4630      	mov	r0, r6
 801530c:	b007      	add	sp, #28
 801530e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015312:	2b2e      	cmp	r3, #46	; 0x2e
 8015314:	f000 809f 	beq.w	8015456 <_scanf_float+0x1da>
 8015318:	2b30      	cmp	r3, #48	; 0x30
 801531a:	d1e7      	bne.n	80152ec <_scanf_float+0x70>
 801531c:	6820      	ldr	r0, [r4, #0]
 801531e:	f410 7f80 	tst.w	r0, #256	; 0x100
 8015322:	d064      	beq.n	80153ee <_scanf_float+0x172>
 8015324:	9b01      	ldr	r3, [sp, #4]
 8015326:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 801532a:	6020      	str	r0, [r4, #0]
 801532c:	f109 0901 	add.w	r9, r9, #1
 8015330:	b11b      	cbz	r3, 801533a <_scanf_float+0xbe>
 8015332:	3b01      	subs	r3, #1
 8015334:	3101      	adds	r1, #1
 8015336:	9301      	str	r3, [sp, #4]
 8015338:	60a1      	str	r1, [r4, #8]
 801533a:	68a3      	ldr	r3, [r4, #8]
 801533c:	3b01      	subs	r3, #1
 801533e:	60a3      	str	r3, [r4, #8]
 8015340:	6923      	ldr	r3, [r4, #16]
 8015342:	3301      	adds	r3, #1
 8015344:	6123      	str	r3, [r4, #16]
 8015346:	6873      	ldr	r3, [r6, #4]
 8015348:	3b01      	subs	r3, #1
 801534a:	2b00      	cmp	r3, #0
 801534c:	6073      	str	r3, [r6, #4]
 801534e:	f340 80ac 	ble.w	80154aa <_scanf_float+0x22e>
 8015352:	6833      	ldr	r3, [r6, #0]
 8015354:	3301      	adds	r3, #1
 8015356:	6033      	str	r3, [r6, #0]
 8015358:	e7b5      	b.n	80152c6 <_scanf_float+0x4a>
 801535a:	2b45      	cmp	r3, #69	; 0x45
 801535c:	f000 8085 	beq.w	801546a <_scanf_float+0x1ee>
 8015360:	2b46      	cmp	r3, #70	; 0x46
 8015362:	d06a      	beq.n	801543a <_scanf_float+0x1be>
 8015364:	2b41      	cmp	r3, #65	; 0x41
 8015366:	d1c1      	bne.n	80152ec <_scanf_float+0x70>
 8015368:	2a01      	cmp	r2, #1
 801536a:	d1bf      	bne.n	80152ec <_scanf_float+0x70>
 801536c:	2202      	movs	r2, #2
 801536e:	e046      	b.n	80153fe <_scanf_float+0x182>
 8015370:	2b65      	cmp	r3, #101	; 0x65
 8015372:	d07a      	beq.n	801546a <_scanf_float+0x1ee>
 8015374:	d818      	bhi.n	80153a8 <_scanf_float+0x12c>
 8015376:	2b54      	cmp	r3, #84	; 0x54
 8015378:	d066      	beq.n	8015448 <_scanf_float+0x1cc>
 801537a:	d811      	bhi.n	80153a0 <_scanf_float+0x124>
 801537c:	2b4e      	cmp	r3, #78	; 0x4e
 801537e:	d1b5      	bne.n	80152ec <_scanf_float+0x70>
 8015380:	2a00      	cmp	r2, #0
 8015382:	d146      	bne.n	8015412 <_scanf_float+0x196>
 8015384:	f1b9 0f00 	cmp.w	r9, #0
 8015388:	d145      	bne.n	8015416 <_scanf_float+0x19a>
 801538a:	6821      	ldr	r1, [r4, #0]
 801538c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8015390:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8015394:	d13f      	bne.n	8015416 <_scanf_float+0x19a>
 8015396:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801539a:	6021      	str	r1, [r4, #0]
 801539c:	2201      	movs	r2, #1
 801539e:	e02e      	b.n	80153fe <_scanf_float+0x182>
 80153a0:	2b59      	cmp	r3, #89	; 0x59
 80153a2:	d01e      	beq.n	80153e2 <_scanf_float+0x166>
 80153a4:	2b61      	cmp	r3, #97	; 0x61
 80153a6:	e7de      	b.n	8015366 <_scanf_float+0xea>
 80153a8:	2b6e      	cmp	r3, #110	; 0x6e
 80153aa:	d0e9      	beq.n	8015380 <_scanf_float+0x104>
 80153ac:	d815      	bhi.n	80153da <_scanf_float+0x15e>
 80153ae:	2b66      	cmp	r3, #102	; 0x66
 80153b0:	d043      	beq.n	801543a <_scanf_float+0x1be>
 80153b2:	2b69      	cmp	r3, #105	; 0x69
 80153b4:	d19a      	bne.n	80152ec <_scanf_float+0x70>
 80153b6:	f1bb 0f00 	cmp.w	fp, #0
 80153ba:	d138      	bne.n	801542e <_scanf_float+0x1b2>
 80153bc:	f1b9 0f00 	cmp.w	r9, #0
 80153c0:	d197      	bne.n	80152f2 <_scanf_float+0x76>
 80153c2:	6821      	ldr	r1, [r4, #0]
 80153c4:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80153c8:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80153cc:	d195      	bne.n	80152fa <_scanf_float+0x7e>
 80153ce:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80153d2:	6021      	str	r1, [r4, #0]
 80153d4:	f04f 0b01 	mov.w	fp, #1
 80153d8:	e011      	b.n	80153fe <_scanf_float+0x182>
 80153da:	2b74      	cmp	r3, #116	; 0x74
 80153dc:	d034      	beq.n	8015448 <_scanf_float+0x1cc>
 80153de:	2b79      	cmp	r3, #121	; 0x79
 80153e0:	d184      	bne.n	80152ec <_scanf_float+0x70>
 80153e2:	f1bb 0f07 	cmp.w	fp, #7
 80153e6:	d181      	bne.n	80152ec <_scanf_float+0x70>
 80153e8:	f04f 0b08 	mov.w	fp, #8
 80153ec:	e007      	b.n	80153fe <_scanf_float+0x182>
 80153ee:	eb12 0f0b 	cmn.w	r2, fp
 80153f2:	f47f af7b 	bne.w	80152ec <_scanf_float+0x70>
 80153f6:	6821      	ldr	r1, [r4, #0]
 80153f8:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80153fc:	6021      	str	r1, [r4, #0]
 80153fe:	702b      	strb	r3, [r5, #0]
 8015400:	3501      	adds	r5, #1
 8015402:	e79a      	b.n	801533a <_scanf_float+0xbe>
 8015404:	6821      	ldr	r1, [r4, #0]
 8015406:	0608      	lsls	r0, r1, #24
 8015408:	f57f af70 	bpl.w	80152ec <_scanf_float+0x70>
 801540c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8015410:	e7f4      	b.n	80153fc <_scanf_float+0x180>
 8015412:	2a02      	cmp	r2, #2
 8015414:	d047      	beq.n	80154a6 <_scanf_float+0x22a>
 8015416:	f1bb 0f01 	cmp.w	fp, #1
 801541a:	d003      	beq.n	8015424 <_scanf_float+0x1a8>
 801541c:	f1bb 0f04 	cmp.w	fp, #4
 8015420:	f47f af64 	bne.w	80152ec <_scanf_float+0x70>
 8015424:	f10b 0b01 	add.w	fp, fp, #1
 8015428:	fa5f fb8b 	uxtb.w	fp, fp
 801542c:	e7e7      	b.n	80153fe <_scanf_float+0x182>
 801542e:	f1bb 0f03 	cmp.w	fp, #3
 8015432:	d0f7      	beq.n	8015424 <_scanf_float+0x1a8>
 8015434:	f1bb 0f05 	cmp.w	fp, #5
 8015438:	e7f2      	b.n	8015420 <_scanf_float+0x1a4>
 801543a:	f1bb 0f02 	cmp.w	fp, #2
 801543e:	f47f af55 	bne.w	80152ec <_scanf_float+0x70>
 8015442:	f04f 0b03 	mov.w	fp, #3
 8015446:	e7da      	b.n	80153fe <_scanf_float+0x182>
 8015448:	f1bb 0f06 	cmp.w	fp, #6
 801544c:	f47f af4e 	bne.w	80152ec <_scanf_float+0x70>
 8015450:	f04f 0b07 	mov.w	fp, #7
 8015454:	e7d3      	b.n	80153fe <_scanf_float+0x182>
 8015456:	6821      	ldr	r1, [r4, #0]
 8015458:	0588      	lsls	r0, r1, #22
 801545a:	f57f af47 	bpl.w	80152ec <_scanf_float+0x70>
 801545e:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8015462:	6021      	str	r1, [r4, #0]
 8015464:	f8cd 9008 	str.w	r9, [sp, #8]
 8015468:	e7c9      	b.n	80153fe <_scanf_float+0x182>
 801546a:	6821      	ldr	r1, [r4, #0]
 801546c:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8015470:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8015474:	d006      	beq.n	8015484 <_scanf_float+0x208>
 8015476:	0548      	lsls	r0, r1, #21
 8015478:	f57f af38 	bpl.w	80152ec <_scanf_float+0x70>
 801547c:	f1b9 0f00 	cmp.w	r9, #0
 8015480:	f43f af3b 	beq.w	80152fa <_scanf_float+0x7e>
 8015484:	0588      	lsls	r0, r1, #22
 8015486:	bf58      	it	pl
 8015488:	9802      	ldrpl	r0, [sp, #8]
 801548a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801548e:	bf58      	it	pl
 8015490:	eba9 0000 	subpl.w	r0, r9, r0
 8015494:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8015498:	bf58      	it	pl
 801549a:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 801549e:	6021      	str	r1, [r4, #0]
 80154a0:	f04f 0900 	mov.w	r9, #0
 80154a4:	e7ab      	b.n	80153fe <_scanf_float+0x182>
 80154a6:	2203      	movs	r2, #3
 80154a8:	e7a9      	b.n	80153fe <_scanf_float+0x182>
 80154aa:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80154ae:	9205      	str	r2, [sp, #20]
 80154b0:	4631      	mov	r1, r6
 80154b2:	4638      	mov	r0, r7
 80154b4:	4798      	blx	r3
 80154b6:	9a05      	ldr	r2, [sp, #20]
 80154b8:	2800      	cmp	r0, #0
 80154ba:	f43f af04 	beq.w	80152c6 <_scanf_float+0x4a>
 80154be:	e715      	b.n	80152ec <_scanf_float+0x70>
 80154c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80154c4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80154c8:	4632      	mov	r2, r6
 80154ca:	4638      	mov	r0, r7
 80154cc:	4798      	blx	r3
 80154ce:	6923      	ldr	r3, [r4, #16]
 80154d0:	3b01      	subs	r3, #1
 80154d2:	6123      	str	r3, [r4, #16]
 80154d4:	e715      	b.n	8015302 <_scanf_float+0x86>
 80154d6:	f10b 33ff 	add.w	r3, fp, #4294967295
 80154da:	2b06      	cmp	r3, #6
 80154dc:	d80a      	bhi.n	80154f4 <_scanf_float+0x278>
 80154de:	f1bb 0f02 	cmp.w	fp, #2
 80154e2:	d968      	bls.n	80155b6 <_scanf_float+0x33a>
 80154e4:	f1ab 0b03 	sub.w	fp, fp, #3
 80154e8:	fa5f fb8b 	uxtb.w	fp, fp
 80154ec:	eba5 0b0b 	sub.w	fp, r5, fp
 80154f0:	455d      	cmp	r5, fp
 80154f2:	d14b      	bne.n	801558c <_scanf_float+0x310>
 80154f4:	6823      	ldr	r3, [r4, #0]
 80154f6:	05da      	lsls	r2, r3, #23
 80154f8:	d51f      	bpl.n	801553a <_scanf_float+0x2be>
 80154fa:	055b      	lsls	r3, r3, #21
 80154fc:	d468      	bmi.n	80155d0 <_scanf_float+0x354>
 80154fe:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8015502:	6923      	ldr	r3, [r4, #16]
 8015504:	2965      	cmp	r1, #101	; 0x65
 8015506:	f103 33ff 	add.w	r3, r3, #4294967295
 801550a:	f105 3bff 	add.w	fp, r5, #4294967295
 801550e:	6123      	str	r3, [r4, #16]
 8015510:	d00d      	beq.n	801552e <_scanf_float+0x2b2>
 8015512:	2945      	cmp	r1, #69	; 0x45
 8015514:	d00b      	beq.n	801552e <_scanf_float+0x2b2>
 8015516:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801551a:	4632      	mov	r2, r6
 801551c:	4638      	mov	r0, r7
 801551e:	4798      	blx	r3
 8015520:	6923      	ldr	r3, [r4, #16]
 8015522:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8015526:	3b01      	subs	r3, #1
 8015528:	f1a5 0b02 	sub.w	fp, r5, #2
 801552c:	6123      	str	r3, [r4, #16]
 801552e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015532:	4632      	mov	r2, r6
 8015534:	4638      	mov	r0, r7
 8015536:	4798      	blx	r3
 8015538:	465d      	mov	r5, fp
 801553a:	6826      	ldr	r6, [r4, #0]
 801553c:	f016 0610 	ands.w	r6, r6, #16
 8015540:	d17a      	bne.n	8015638 <_scanf_float+0x3bc>
 8015542:	702e      	strb	r6, [r5, #0]
 8015544:	6823      	ldr	r3, [r4, #0]
 8015546:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801554a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801554e:	d142      	bne.n	80155d6 <_scanf_float+0x35a>
 8015550:	9b02      	ldr	r3, [sp, #8]
 8015552:	eba9 0303 	sub.w	r3, r9, r3
 8015556:	425a      	negs	r2, r3
 8015558:	2b00      	cmp	r3, #0
 801555a:	d149      	bne.n	80155f0 <_scanf_float+0x374>
 801555c:	2200      	movs	r2, #0
 801555e:	4641      	mov	r1, r8
 8015560:	4638      	mov	r0, r7
 8015562:	f000 ff0d 	bl	8016380 <_strtod_r>
 8015566:	6825      	ldr	r5, [r4, #0]
 8015568:	f8da 3000 	ldr.w	r3, [sl]
 801556c:	f015 0f02 	tst.w	r5, #2
 8015570:	f103 0204 	add.w	r2, r3, #4
 8015574:	ec59 8b10 	vmov	r8, r9, d0
 8015578:	f8ca 2000 	str.w	r2, [sl]
 801557c:	d043      	beq.n	8015606 <_scanf_float+0x38a>
 801557e:	681b      	ldr	r3, [r3, #0]
 8015580:	e9c3 8900 	strd	r8, r9, [r3]
 8015584:	68e3      	ldr	r3, [r4, #12]
 8015586:	3301      	adds	r3, #1
 8015588:	60e3      	str	r3, [r4, #12]
 801558a:	e6be      	b.n	801530a <_scanf_float+0x8e>
 801558c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015590:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015594:	4632      	mov	r2, r6
 8015596:	4638      	mov	r0, r7
 8015598:	4798      	blx	r3
 801559a:	6923      	ldr	r3, [r4, #16]
 801559c:	3b01      	subs	r3, #1
 801559e:	6123      	str	r3, [r4, #16]
 80155a0:	e7a6      	b.n	80154f0 <_scanf_float+0x274>
 80155a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80155a6:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80155aa:	4632      	mov	r2, r6
 80155ac:	4638      	mov	r0, r7
 80155ae:	4798      	blx	r3
 80155b0:	6923      	ldr	r3, [r4, #16]
 80155b2:	3b01      	subs	r3, #1
 80155b4:	6123      	str	r3, [r4, #16]
 80155b6:	4545      	cmp	r5, r8
 80155b8:	d8f3      	bhi.n	80155a2 <_scanf_float+0x326>
 80155ba:	e6a5      	b.n	8015308 <_scanf_float+0x8c>
 80155bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80155c0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80155c4:	4632      	mov	r2, r6
 80155c6:	4638      	mov	r0, r7
 80155c8:	4798      	blx	r3
 80155ca:	6923      	ldr	r3, [r4, #16]
 80155cc:	3b01      	subs	r3, #1
 80155ce:	6123      	str	r3, [r4, #16]
 80155d0:	4545      	cmp	r5, r8
 80155d2:	d8f3      	bhi.n	80155bc <_scanf_float+0x340>
 80155d4:	e698      	b.n	8015308 <_scanf_float+0x8c>
 80155d6:	9b03      	ldr	r3, [sp, #12]
 80155d8:	2b00      	cmp	r3, #0
 80155da:	d0bf      	beq.n	801555c <_scanf_float+0x2e0>
 80155dc:	9904      	ldr	r1, [sp, #16]
 80155de:	230a      	movs	r3, #10
 80155e0:	4632      	mov	r2, r6
 80155e2:	3101      	adds	r1, #1
 80155e4:	4638      	mov	r0, r7
 80155e6:	f000 ff57 	bl	8016498 <_strtol_r>
 80155ea:	9b03      	ldr	r3, [sp, #12]
 80155ec:	9d04      	ldr	r5, [sp, #16]
 80155ee:	1ac2      	subs	r2, r0, r3
 80155f0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80155f4:	429d      	cmp	r5, r3
 80155f6:	bf28      	it	cs
 80155f8:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80155fc:	490f      	ldr	r1, [pc, #60]	; (801563c <_scanf_float+0x3c0>)
 80155fe:	4628      	mov	r0, r5
 8015600:	f000 f858 	bl	80156b4 <siprintf>
 8015604:	e7aa      	b.n	801555c <_scanf_float+0x2e0>
 8015606:	f015 0504 	ands.w	r5, r5, #4
 801560a:	d1b8      	bne.n	801557e <_scanf_float+0x302>
 801560c:	681f      	ldr	r7, [r3, #0]
 801560e:	ee10 2a10 	vmov	r2, s0
 8015612:	464b      	mov	r3, r9
 8015614:	ee10 0a10 	vmov	r0, s0
 8015618:	4649      	mov	r1, r9
 801561a:	f7eb fa9f 	bl	8000b5c <__aeabi_dcmpun>
 801561e:	b128      	cbz	r0, 801562c <_scanf_float+0x3b0>
 8015620:	4628      	mov	r0, r5
 8015622:	f000 f80d 	bl	8015640 <nanf>
 8015626:	ed87 0a00 	vstr	s0, [r7]
 801562a:	e7ab      	b.n	8015584 <_scanf_float+0x308>
 801562c:	4640      	mov	r0, r8
 801562e:	4649      	mov	r1, r9
 8015630:	f7eb faf2 	bl	8000c18 <__aeabi_d2f>
 8015634:	6038      	str	r0, [r7, #0]
 8015636:	e7a5      	b.n	8015584 <_scanf_float+0x308>
 8015638:	2600      	movs	r6, #0
 801563a:	e666      	b.n	801530a <_scanf_float+0x8e>
 801563c:	080192a6 	.word	0x080192a6

08015640 <nanf>:
 8015640:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8015648 <nanf+0x8>
 8015644:	4770      	bx	lr
 8015646:	bf00      	nop
 8015648:	7fc00000 	.word	0x7fc00000

0801564c <sniprintf>:
 801564c:	b40c      	push	{r2, r3}
 801564e:	b530      	push	{r4, r5, lr}
 8015650:	4b17      	ldr	r3, [pc, #92]	; (80156b0 <sniprintf+0x64>)
 8015652:	1e0c      	subs	r4, r1, #0
 8015654:	b09d      	sub	sp, #116	; 0x74
 8015656:	681d      	ldr	r5, [r3, #0]
 8015658:	da08      	bge.n	801566c <sniprintf+0x20>
 801565a:	238b      	movs	r3, #139	; 0x8b
 801565c:	602b      	str	r3, [r5, #0]
 801565e:	f04f 30ff 	mov.w	r0, #4294967295
 8015662:	b01d      	add	sp, #116	; 0x74
 8015664:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015668:	b002      	add	sp, #8
 801566a:	4770      	bx	lr
 801566c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8015670:	f8ad 3014 	strh.w	r3, [sp, #20]
 8015674:	bf14      	ite	ne
 8015676:	f104 33ff 	addne.w	r3, r4, #4294967295
 801567a:	4623      	moveq	r3, r4
 801567c:	9304      	str	r3, [sp, #16]
 801567e:	9307      	str	r3, [sp, #28]
 8015680:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015684:	9002      	str	r0, [sp, #8]
 8015686:	9006      	str	r0, [sp, #24]
 8015688:	f8ad 3016 	strh.w	r3, [sp, #22]
 801568c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801568e:	ab21      	add	r3, sp, #132	; 0x84
 8015690:	a902      	add	r1, sp, #8
 8015692:	4628      	mov	r0, r5
 8015694:	9301      	str	r3, [sp, #4]
 8015696:	f002 fdf3 	bl	8018280 <_svfiprintf_r>
 801569a:	1c43      	adds	r3, r0, #1
 801569c:	bfbc      	itt	lt
 801569e:	238b      	movlt	r3, #139	; 0x8b
 80156a0:	602b      	strlt	r3, [r5, #0]
 80156a2:	2c00      	cmp	r4, #0
 80156a4:	d0dd      	beq.n	8015662 <sniprintf+0x16>
 80156a6:	9b02      	ldr	r3, [sp, #8]
 80156a8:	2200      	movs	r2, #0
 80156aa:	701a      	strb	r2, [r3, #0]
 80156ac:	e7d9      	b.n	8015662 <sniprintf+0x16>
 80156ae:	bf00      	nop
 80156b0:	2000000c 	.word	0x2000000c

080156b4 <siprintf>:
 80156b4:	b40e      	push	{r1, r2, r3}
 80156b6:	b500      	push	{lr}
 80156b8:	b09c      	sub	sp, #112	; 0x70
 80156ba:	ab1d      	add	r3, sp, #116	; 0x74
 80156bc:	9002      	str	r0, [sp, #8]
 80156be:	9006      	str	r0, [sp, #24]
 80156c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80156c4:	4809      	ldr	r0, [pc, #36]	; (80156ec <siprintf+0x38>)
 80156c6:	9107      	str	r1, [sp, #28]
 80156c8:	9104      	str	r1, [sp, #16]
 80156ca:	4909      	ldr	r1, [pc, #36]	; (80156f0 <siprintf+0x3c>)
 80156cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80156d0:	9105      	str	r1, [sp, #20]
 80156d2:	6800      	ldr	r0, [r0, #0]
 80156d4:	9301      	str	r3, [sp, #4]
 80156d6:	a902      	add	r1, sp, #8
 80156d8:	f002 fdd2 	bl	8018280 <_svfiprintf_r>
 80156dc:	9b02      	ldr	r3, [sp, #8]
 80156de:	2200      	movs	r2, #0
 80156e0:	701a      	strb	r2, [r3, #0]
 80156e2:	b01c      	add	sp, #112	; 0x70
 80156e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80156e8:	b003      	add	sp, #12
 80156ea:	4770      	bx	lr
 80156ec:	2000000c 	.word	0x2000000c
 80156f0:	ffff0208 	.word	0xffff0208

080156f4 <siscanf>:
 80156f4:	b40e      	push	{r1, r2, r3}
 80156f6:	b530      	push	{r4, r5, lr}
 80156f8:	b09c      	sub	sp, #112	; 0x70
 80156fa:	ac1f      	add	r4, sp, #124	; 0x7c
 80156fc:	f44f 7201 	mov.w	r2, #516	; 0x204
 8015700:	f854 5b04 	ldr.w	r5, [r4], #4
 8015704:	f8ad 2014 	strh.w	r2, [sp, #20]
 8015708:	9002      	str	r0, [sp, #8]
 801570a:	9006      	str	r0, [sp, #24]
 801570c:	f7ea fd78 	bl	8000200 <strlen>
 8015710:	4b0b      	ldr	r3, [pc, #44]	; (8015740 <siscanf+0x4c>)
 8015712:	9003      	str	r0, [sp, #12]
 8015714:	9007      	str	r0, [sp, #28]
 8015716:	930b      	str	r3, [sp, #44]	; 0x2c
 8015718:	480a      	ldr	r0, [pc, #40]	; (8015744 <siscanf+0x50>)
 801571a:	9401      	str	r4, [sp, #4]
 801571c:	2300      	movs	r3, #0
 801571e:	930f      	str	r3, [sp, #60]	; 0x3c
 8015720:	9314      	str	r3, [sp, #80]	; 0x50
 8015722:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015726:	f8ad 3016 	strh.w	r3, [sp, #22]
 801572a:	462a      	mov	r2, r5
 801572c:	4623      	mov	r3, r4
 801572e:	a902      	add	r1, sp, #8
 8015730:	6800      	ldr	r0, [r0, #0]
 8015732:	f002 fef7 	bl	8018524 <__ssvfiscanf_r>
 8015736:	b01c      	add	sp, #112	; 0x70
 8015738:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801573c:	b003      	add	sp, #12
 801573e:	4770      	bx	lr
 8015740:	08015749 	.word	0x08015749
 8015744:	2000000c 	.word	0x2000000c

08015748 <__seofread>:
 8015748:	2000      	movs	r0, #0
 801574a:	4770      	bx	lr

0801574c <strcpy>:
 801574c:	4603      	mov	r3, r0
 801574e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015752:	f803 2b01 	strb.w	r2, [r3], #1
 8015756:	2a00      	cmp	r2, #0
 8015758:	d1f9      	bne.n	801574e <strcpy+0x2>
 801575a:	4770      	bx	lr

0801575c <sulp>:
 801575c:	b570      	push	{r4, r5, r6, lr}
 801575e:	4604      	mov	r4, r0
 8015760:	460d      	mov	r5, r1
 8015762:	ec45 4b10 	vmov	d0, r4, r5
 8015766:	4616      	mov	r6, r2
 8015768:	f002 fb46 	bl	8017df8 <__ulp>
 801576c:	ec51 0b10 	vmov	r0, r1, d0
 8015770:	b17e      	cbz	r6, 8015792 <sulp+0x36>
 8015772:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8015776:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801577a:	2b00      	cmp	r3, #0
 801577c:	dd09      	ble.n	8015792 <sulp+0x36>
 801577e:	051b      	lsls	r3, r3, #20
 8015780:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8015784:	2400      	movs	r4, #0
 8015786:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801578a:	4622      	mov	r2, r4
 801578c:	462b      	mov	r3, r5
 801578e:	f7ea ff4b 	bl	8000628 <__aeabi_dmul>
 8015792:	bd70      	pop	{r4, r5, r6, pc}
 8015794:	0000      	movs	r0, r0
	...

08015798 <_strtod_l>:
 8015798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801579c:	461f      	mov	r7, r3
 801579e:	b0a1      	sub	sp, #132	; 0x84
 80157a0:	2300      	movs	r3, #0
 80157a2:	4681      	mov	r9, r0
 80157a4:	4638      	mov	r0, r7
 80157a6:	460e      	mov	r6, r1
 80157a8:	9217      	str	r2, [sp, #92]	; 0x5c
 80157aa:	931c      	str	r3, [sp, #112]	; 0x70
 80157ac:	f002 f824 	bl	80177f8 <__localeconv_l>
 80157b0:	4680      	mov	r8, r0
 80157b2:	6800      	ldr	r0, [r0, #0]
 80157b4:	f7ea fd24 	bl	8000200 <strlen>
 80157b8:	f04f 0a00 	mov.w	sl, #0
 80157bc:	4604      	mov	r4, r0
 80157be:	f04f 0b00 	mov.w	fp, #0
 80157c2:	961b      	str	r6, [sp, #108]	; 0x6c
 80157c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80157c6:	781a      	ldrb	r2, [r3, #0]
 80157c8:	2a0d      	cmp	r2, #13
 80157ca:	d832      	bhi.n	8015832 <_strtod_l+0x9a>
 80157cc:	2a09      	cmp	r2, #9
 80157ce:	d236      	bcs.n	801583e <_strtod_l+0xa6>
 80157d0:	2a00      	cmp	r2, #0
 80157d2:	d03e      	beq.n	8015852 <_strtod_l+0xba>
 80157d4:	2300      	movs	r3, #0
 80157d6:	930d      	str	r3, [sp, #52]	; 0x34
 80157d8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80157da:	782b      	ldrb	r3, [r5, #0]
 80157dc:	2b30      	cmp	r3, #48	; 0x30
 80157de:	f040 80ac 	bne.w	801593a <_strtod_l+0x1a2>
 80157e2:	786b      	ldrb	r3, [r5, #1]
 80157e4:	2b58      	cmp	r3, #88	; 0x58
 80157e6:	d001      	beq.n	80157ec <_strtod_l+0x54>
 80157e8:	2b78      	cmp	r3, #120	; 0x78
 80157ea:	d167      	bne.n	80158bc <_strtod_l+0x124>
 80157ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80157ee:	9301      	str	r3, [sp, #4]
 80157f0:	ab1c      	add	r3, sp, #112	; 0x70
 80157f2:	9300      	str	r3, [sp, #0]
 80157f4:	9702      	str	r7, [sp, #8]
 80157f6:	ab1d      	add	r3, sp, #116	; 0x74
 80157f8:	4a88      	ldr	r2, [pc, #544]	; (8015a1c <_strtod_l+0x284>)
 80157fa:	a91b      	add	r1, sp, #108	; 0x6c
 80157fc:	4648      	mov	r0, r9
 80157fe:	f001 fd12 	bl	8017226 <__gethex>
 8015802:	f010 0407 	ands.w	r4, r0, #7
 8015806:	4606      	mov	r6, r0
 8015808:	d005      	beq.n	8015816 <_strtod_l+0x7e>
 801580a:	2c06      	cmp	r4, #6
 801580c:	d12b      	bne.n	8015866 <_strtod_l+0xce>
 801580e:	3501      	adds	r5, #1
 8015810:	2300      	movs	r3, #0
 8015812:	951b      	str	r5, [sp, #108]	; 0x6c
 8015814:	930d      	str	r3, [sp, #52]	; 0x34
 8015816:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8015818:	2b00      	cmp	r3, #0
 801581a:	f040 859a 	bne.w	8016352 <_strtod_l+0xbba>
 801581e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015820:	b1e3      	cbz	r3, 801585c <_strtod_l+0xc4>
 8015822:	4652      	mov	r2, sl
 8015824:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8015828:	ec43 2b10 	vmov	d0, r2, r3
 801582c:	b021      	add	sp, #132	; 0x84
 801582e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015832:	2a2b      	cmp	r2, #43	; 0x2b
 8015834:	d015      	beq.n	8015862 <_strtod_l+0xca>
 8015836:	2a2d      	cmp	r2, #45	; 0x2d
 8015838:	d004      	beq.n	8015844 <_strtod_l+0xac>
 801583a:	2a20      	cmp	r2, #32
 801583c:	d1ca      	bne.n	80157d4 <_strtod_l+0x3c>
 801583e:	3301      	adds	r3, #1
 8015840:	931b      	str	r3, [sp, #108]	; 0x6c
 8015842:	e7bf      	b.n	80157c4 <_strtod_l+0x2c>
 8015844:	2201      	movs	r2, #1
 8015846:	920d      	str	r2, [sp, #52]	; 0x34
 8015848:	1c5a      	adds	r2, r3, #1
 801584a:	921b      	str	r2, [sp, #108]	; 0x6c
 801584c:	785b      	ldrb	r3, [r3, #1]
 801584e:	2b00      	cmp	r3, #0
 8015850:	d1c2      	bne.n	80157d8 <_strtod_l+0x40>
 8015852:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8015854:	961b      	str	r6, [sp, #108]	; 0x6c
 8015856:	2b00      	cmp	r3, #0
 8015858:	f040 8579 	bne.w	801634e <_strtod_l+0xbb6>
 801585c:	4652      	mov	r2, sl
 801585e:	465b      	mov	r3, fp
 8015860:	e7e2      	b.n	8015828 <_strtod_l+0x90>
 8015862:	2200      	movs	r2, #0
 8015864:	e7ef      	b.n	8015846 <_strtod_l+0xae>
 8015866:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8015868:	b13a      	cbz	r2, 801587a <_strtod_l+0xe2>
 801586a:	2135      	movs	r1, #53	; 0x35
 801586c:	a81e      	add	r0, sp, #120	; 0x78
 801586e:	f002 fbbb 	bl	8017fe8 <__copybits>
 8015872:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015874:	4648      	mov	r0, r9
 8015876:	f002 f828 	bl	80178ca <_Bfree>
 801587a:	3c01      	subs	r4, #1
 801587c:	2c04      	cmp	r4, #4
 801587e:	d806      	bhi.n	801588e <_strtod_l+0xf6>
 8015880:	e8df f004 	tbb	[pc, r4]
 8015884:	1714030a 	.word	0x1714030a
 8015888:	0a          	.byte	0x0a
 8015889:	00          	.byte	0x00
 801588a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 801588e:	0730      	lsls	r0, r6, #28
 8015890:	d5c1      	bpl.n	8015816 <_strtod_l+0x7e>
 8015892:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8015896:	e7be      	b.n	8015816 <_strtod_l+0x7e>
 8015898:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801589c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801589e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80158a2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80158a6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80158aa:	e7f0      	b.n	801588e <_strtod_l+0xf6>
 80158ac:	f8df b170 	ldr.w	fp, [pc, #368]	; 8015a20 <_strtod_l+0x288>
 80158b0:	e7ed      	b.n	801588e <_strtod_l+0xf6>
 80158b2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80158b6:	f04f 3aff 	mov.w	sl, #4294967295
 80158ba:	e7e8      	b.n	801588e <_strtod_l+0xf6>
 80158bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80158be:	1c5a      	adds	r2, r3, #1
 80158c0:	921b      	str	r2, [sp, #108]	; 0x6c
 80158c2:	785b      	ldrb	r3, [r3, #1]
 80158c4:	2b30      	cmp	r3, #48	; 0x30
 80158c6:	d0f9      	beq.n	80158bc <_strtod_l+0x124>
 80158c8:	2b00      	cmp	r3, #0
 80158ca:	d0a4      	beq.n	8015816 <_strtod_l+0x7e>
 80158cc:	2301      	movs	r3, #1
 80158ce:	2500      	movs	r5, #0
 80158d0:	9306      	str	r3, [sp, #24]
 80158d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80158d4:	9308      	str	r3, [sp, #32]
 80158d6:	9507      	str	r5, [sp, #28]
 80158d8:	9505      	str	r5, [sp, #20]
 80158da:	220a      	movs	r2, #10
 80158dc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80158de:	7807      	ldrb	r7, [r0, #0]
 80158e0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80158e4:	b2d9      	uxtb	r1, r3
 80158e6:	2909      	cmp	r1, #9
 80158e8:	d929      	bls.n	801593e <_strtod_l+0x1a6>
 80158ea:	4622      	mov	r2, r4
 80158ec:	f8d8 1000 	ldr.w	r1, [r8]
 80158f0:	f003 f902 	bl	8018af8 <strncmp>
 80158f4:	2800      	cmp	r0, #0
 80158f6:	d031      	beq.n	801595c <_strtod_l+0x1c4>
 80158f8:	2000      	movs	r0, #0
 80158fa:	9c05      	ldr	r4, [sp, #20]
 80158fc:	9004      	str	r0, [sp, #16]
 80158fe:	463b      	mov	r3, r7
 8015900:	4602      	mov	r2, r0
 8015902:	2b65      	cmp	r3, #101	; 0x65
 8015904:	d001      	beq.n	801590a <_strtod_l+0x172>
 8015906:	2b45      	cmp	r3, #69	; 0x45
 8015908:	d114      	bne.n	8015934 <_strtod_l+0x19c>
 801590a:	b924      	cbnz	r4, 8015916 <_strtod_l+0x17e>
 801590c:	b910      	cbnz	r0, 8015914 <_strtod_l+0x17c>
 801590e:	9b06      	ldr	r3, [sp, #24]
 8015910:	2b00      	cmp	r3, #0
 8015912:	d09e      	beq.n	8015852 <_strtod_l+0xba>
 8015914:	2400      	movs	r4, #0
 8015916:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8015918:	1c73      	adds	r3, r6, #1
 801591a:	931b      	str	r3, [sp, #108]	; 0x6c
 801591c:	7873      	ldrb	r3, [r6, #1]
 801591e:	2b2b      	cmp	r3, #43	; 0x2b
 8015920:	d078      	beq.n	8015a14 <_strtod_l+0x27c>
 8015922:	2b2d      	cmp	r3, #45	; 0x2d
 8015924:	d070      	beq.n	8015a08 <_strtod_l+0x270>
 8015926:	f04f 0c00 	mov.w	ip, #0
 801592a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 801592e:	2f09      	cmp	r7, #9
 8015930:	d97c      	bls.n	8015a2c <_strtod_l+0x294>
 8015932:	961b      	str	r6, [sp, #108]	; 0x6c
 8015934:	f04f 0e00 	mov.w	lr, #0
 8015938:	e09a      	b.n	8015a70 <_strtod_l+0x2d8>
 801593a:	2300      	movs	r3, #0
 801593c:	e7c7      	b.n	80158ce <_strtod_l+0x136>
 801593e:	9905      	ldr	r1, [sp, #20]
 8015940:	2908      	cmp	r1, #8
 8015942:	bfdd      	ittte	le
 8015944:	9907      	ldrle	r1, [sp, #28]
 8015946:	fb02 3301 	mlale	r3, r2, r1, r3
 801594a:	9307      	strle	r3, [sp, #28]
 801594c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8015950:	9b05      	ldr	r3, [sp, #20]
 8015952:	3001      	adds	r0, #1
 8015954:	3301      	adds	r3, #1
 8015956:	9305      	str	r3, [sp, #20]
 8015958:	901b      	str	r0, [sp, #108]	; 0x6c
 801595a:	e7bf      	b.n	80158dc <_strtod_l+0x144>
 801595c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801595e:	191a      	adds	r2, r3, r4
 8015960:	921b      	str	r2, [sp, #108]	; 0x6c
 8015962:	9a05      	ldr	r2, [sp, #20]
 8015964:	5d1b      	ldrb	r3, [r3, r4]
 8015966:	2a00      	cmp	r2, #0
 8015968:	d037      	beq.n	80159da <_strtod_l+0x242>
 801596a:	9c05      	ldr	r4, [sp, #20]
 801596c:	4602      	mov	r2, r0
 801596e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8015972:	2909      	cmp	r1, #9
 8015974:	d913      	bls.n	801599e <_strtod_l+0x206>
 8015976:	2101      	movs	r1, #1
 8015978:	9104      	str	r1, [sp, #16]
 801597a:	e7c2      	b.n	8015902 <_strtod_l+0x16a>
 801597c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801597e:	1c5a      	adds	r2, r3, #1
 8015980:	921b      	str	r2, [sp, #108]	; 0x6c
 8015982:	785b      	ldrb	r3, [r3, #1]
 8015984:	3001      	adds	r0, #1
 8015986:	2b30      	cmp	r3, #48	; 0x30
 8015988:	d0f8      	beq.n	801597c <_strtod_l+0x1e4>
 801598a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801598e:	2a08      	cmp	r2, #8
 8015990:	f200 84e4 	bhi.w	801635c <_strtod_l+0xbc4>
 8015994:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8015996:	9208      	str	r2, [sp, #32]
 8015998:	4602      	mov	r2, r0
 801599a:	2000      	movs	r0, #0
 801599c:	4604      	mov	r4, r0
 801599e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80159a2:	f100 0101 	add.w	r1, r0, #1
 80159a6:	d012      	beq.n	80159ce <_strtod_l+0x236>
 80159a8:	440a      	add	r2, r1
 80159aa:	eb00 0c04 	add.w	ip, r0, r4
 80159ae:	4621      	mov	r1, r4
 80159b0:	270a      	movs	r7, #10
 80159b2:	458c      	cmp	ip, r1
 80159b4:	d113      	bne.n	80159de <_strtod_l+0x246>
 80159b6:	1821      	adds	r1, r4, r0
 80159b8:	2908      	cmp	r1, #8
 80159ba:	f104 0401 	add.w	r4, r4, #1
 80159be:	4404      	add	r4, r0
 80159c0:	dc19      	bgt.n	80159f6 <_strtod_l+0x25e>
 80159c2:	9b07      	ldr	r3, [sp, #28]
 80159c4:	210a      	movs	r1, #10
 80159c6:	fb01 e303 	mla	r3, r1, r3, lr
 80159ca:	9307      	str	r3, [sp, #28]
 80159cc:	2100      	movs	r1, #0
 80159ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80159d0:	1c58      	adds	r0, r3, #1
 80159d2:	901b      	str	r0, [sp, #108]	; 0x6c
 80159d4:	785b      	ldrb	r3, [r3, #1]
 80159d6:	4608      	mov	r0, r1
 80159d8:	e7c9      	b.n	801596e <_strtod_l+0x1d6>
 80159da:	9805      	ldr	r0, [sp, #20]
 80159dc:	e7d3      	b.n	8015986 <_strtod_l+0x1ee>
 80159de:	2908      	cmp	r1, #8
 80159e0:	f101 0101 	add.w	r1, r1, #1
 80159e4:	dc03      	bgt.n	80159ee <_strtod_l+0x256>
 80159e6:	9b07      	ldr	r3, [sp, #28]
 80159e8:	437b      	muls	r3, r7
 80159ea:	9307      	str	r3, [sp, #28]
 80159ec:	e7e1      	b.n	80159b2 <_strtod_l+0x21a>
 80159ee:	2910      	cmp	r1, #16
 80159f0:	bfd8      	it	le
 80159f2:	437d      	mulle	r5, r7
 80159f4:	e7dd      	b.n	80159b2 <_strtod_l+0x21a>
 80159f6:	2c10      	cmp	r4, #16
 80159f8:	bfdc      	itt	le
 80159fa:	210a      	movle	r1, #10
 80159fc:	fb01 e505 	mlale	r5, r1, r5, lr
 8015a00:	e7e4      	b.n	80159cc <_strtod_l+0x234>
 8015a02:	2301      	movs	r3, #1
 8015a04:	9304      	str	r3, [sp, #16]
 8015a06:	e781      	b.n	801590c <_strtod_l+0x174>
 8015a08:	f04f 0c01 	mov.w	ip, #1
 8015a0c:	1cb3      	adds	r3, r6, #2
 8015a0e:	931b      	str	r3, [sp, #108]	; 0x6c
 8015a10:	78b3      	ldrb	r3, [r6, #2]
 8015a12:	e78a      	b.n	801592a <_strtod_l+0x192>
 8015a14:	f04f 0c00 	mov.w	ip, #0
 8015a18:	e7f8      	b.n	8015a0c <_strtod_l+0x274>
 8015a1a:	bf00      	nop
 8015a1c:	080192ac 	.word	0x080192ac
 8015a20:	7ff00000 	.word	0x7ff00000
 8015a24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015a26:	1c5f      	adds	r7, r3, #1
 8015a28:	971b      	str	r7, [sp, #108]	; 0x6c
 8015a2a:	785b      	ldrb	r3, [r3, #1]
 8015a2c:	2b30      	cmp	r3, #48	; 0x30
 8015a2e:	d0f9      	beq.n	8015a24 <_strtod_l+0x28c>
 8015a30:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8015a34:	2f08      	cmp	r7, #8
 8015a36:	f63f af7d 	bhi.w	8015934 <_strtod_l+0x19c>
 8015a3a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8015a3e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015a40:	930a      	str	r3, [sp, #40]	; 0x28
 8015a42:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015a44:	1c5f      	adds	r7, r3, #1
 8015a46:	971b      	str	r7, [sp, #108]	; 0x6c
 8015a48:	785b      	ldrb	r3, [r3, #1]
 8015a4a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8015a4e:	f1b8 0f09 	cmp.w	r8, #9
 8015a52:	d937      	bls.n	8015ac4 <_strtod_l+0x32c>
 8015a54:	990a      	ldr	r1, [sp, #40]	; 0x28
 8015a56:	1a7f      	subs	r7, r7, r1
 8015a58:	2f08      	cmp	r7, #8
 8015a5a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8015a5e:	dc37      	bgt.n	8015ad0 <_strtod_l+0x338>
 8015a60:	45be      	cmp	lr, r7
 8015a62:	bfa8      	it	ge
 8015a64:	46be      	movge	lr, r7
 8015a66:	f1bc 0f00 	cmp.w	ip, #0
 8015a6a:	d001      	beq.n	8015a70 <_strtod_l+0x2d8>
 8015a6c:	f1ce 0e00 	rsb	lr, lr, #0
 8015a70:	2c00      	cmp	r4, #0
 8015a72:	d151      	bne.n	8015b18 <_strtod_l+0x380>
 8015a74:	2800      	cmp	r0, #0
 8015a76:	f47f aece 	bne.w	8015816 <_strtod_l+0x7e>
 8015a7a:	9a06      	ldr	r2, [sp, #24]
 8015a7c:	2a00      	cmp	r2, #0
 8015a7e:	f47f aeca 	bne.w	8015816 <_strtod_l+0x7e>
 8015a82:	9a04      	ldr	r2, [sp, #16]
 8015a84:	2a00      	cmp	r2, #0
 8015a86:	f47f aee4 	bne.w	8015852 <_strtod_l+0xba>
 8015a8a:	2b4e      	cmp	r3, #78	; 0x4e
 8015a8c:	d027      	beq.n	8015ade <_strtod_l+0x346>
 8015a8e:	dc21      	bgt.n	8015ad4 <_strtod_l+0x33c>
 8015a90:	2b49      	cmp	r3, #73	; 0x49
 8015a92:	f47f aede 	bne.w	8015852 <_strtod_l+0xba>
 8015a96:	49a0      	ldr	r1, [pc, #640]	; (8015d18 <_strtod_l+0x580>)
 8015a98:	a81b      	add	r0, sp, #108	; 0x6c
 8015a9a:	f001 fdf7 	bl	801768c <__match>
 8015a9e:	2800      	cmp	r0, #0
 8015aa0:	f43f aed7 	beq.w	8015852 <_strtod_l+0xba>
 8015aa4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015aa6:	499d      	ldr	r1, [pc, #628]	; (8015d1c <_strtod_l+0x584>)
 8015aa8:	3b01      	subs	r3, #1
 8015aaa:	a81b      	add	r0, sp, #108	; 0x6c
 8015aac:	931b      	str	r3, [sp, #108]	; 0x6c
 8015aae:	f001 fded 	bl	801768c <__match>
 8015ab2:	b910      	cbnz	r0, 8015aba <_strtod_l+0x322>
 8015ab4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015ab6:	3301      	adds	r3, #1
 8015ab8:	931b      	str	r3, [sp, #108]	; 0x6c
 8015aba:	f8df b274 	ldr.w	fp, [pc, #628]	; 8015d30 <_strtod_l+0x598>
 8015abe:	f04f 0a00 	mov.w	sl, #0
 8015ac2:	e6a8      	b.n	8015816 <_strtod_l+0x7e>
 8015ac4:	210a      	movs	r1, #10
 8015ac6:	fb01 3e0e 	mla	lr, r1, lr, r3
 8015aca:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8015ace:	e7b8      	b.n	8015a42 <_strtod_l+0x2aa>
 8015ad0:	46be      	mov	lr, r7
 8015ad2:	e7c8      	b.n	8015a66 <_strtod_l+0x2ce>
 8015ad4:	2b69      	cmp	r3, #105	; 0x69
 8015ad6:	d0de      	beq.n	8015a96 <_strtod_l+0x2fe>
 8015ad8:	2b6e      	cmp	r3, #110	; 0x6e
 8015ada:	f47f aeba 	bne.w	8015852 <_strtod_l+0xba>
 8015ade:	4990      	ldr	r1, [pc, #576]	; (8015d20 <_strtod_l+0x588>)
 8015ae0:	a81b      	add	r0, sp, #108	; 0x6c
 8015ae2:	f001 fdd3 	bl	801768c <__match>
 8015ae6:	2800      	cmp	r0, #0
 8015ae8:	f43f aeb3 	beq.w	8015852 <_strtod_l+0xba>
 8015aec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015aee:	781b      	ldrb	r3, [r3, #0]
 8015af0:	2b28      	cmp	r3, #40	; 0x28
 8015af2:	d10e      	bne.n	8015b12 <_strtod_l+0x37a>
 8015af4:	aa1e      	add	r2, sp, #120	; 0x78
 8015af6:	498b      	ldr	r1, [pc, #556]	; (8015d24 <_strtod_l+0x58c>)
 8015af8:	a81b      	add	r0, sp, #108	; 0x6c
 8015afa:	f001 fddb 	bl	80176b4 <__hexnan>
 8015afe:	2805      	cmp	r0, #5
 8015b00:	d107      	bne.n	8015b12 <_strtod_l+0x37a>
 8015b02:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8015b04:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8015b08:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8015b0c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8015b10:	e681      	b.n	8015816 <_strtod_l+0x7e>
 8015b12:	f8df b224 	ldr.w	fp, [pc, #548]	; 8015d38 <_strtod_l+0x5a0>
 8015b16:	e7d2      	b.n	8015abe <_strtod_l+0x326>
 8015b18:	ebae 0302 	sub.w	r3, lr, r2
 8015b1c:	9306      	str	r3, [sp, #24]
 8015b1e:	9b05      	ldr	r3, [sp, #20]
 8015b20:	9807      	ldr	r0, [sp, #28]
 8015b22:	2b00      	cmp	r3, #0
 8015b24:	bf08      	it	eq
 8015b26:	4623      	moveq	r3, r4
 8015b28:	2c10      	cmp	r4, #16
 8015b2a:	9305      	str	r3, [sp, #20]
 8015b2c:	46a0      	mov	r8, r4
 8015b2e:	bfa8      	it	ge
 8015b30:	f04f 0810 	movge.w	r8, #16
 8015b34:	f7ea fcfe 	bl	8000534 <__aeabi_ui2d>
 8015b38:	2c09      	cmp	r4, #9
 8015b3a:	4682      	mov	sl, r0
 8015b3c:	468b      	mov	fp, r1
 8015b3e:	dc13      	bgt.n	8015b68 <_strtod_l+0x3d0>
 8015b40:	9b06      	ldr	r3, [sp, #24]
 8015b42:	2b00      	cmp	r3, #0
 8015b44:	f43f ae67 	beq.w	8015816 <_strtod_l+0x7e>
 8015b48:	9b06      	ldr	r3, [sp, #24]
 8015b4a:	dd7a      	ble.n	8015c42 <_strtod_l+0x4aa>
 8015b4c:	2b16      	cmp	r3, #22
 8015b4e:	dc61      	bgt.n	8015c14 <_strtod_l+0x47c>
 8015b50:	4a75      	ldr	r2, [pc, #468]	; (8015d28 <_strtod_l+0x590>)
 8015b52:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8015b56:	e9de 0100 	ldrd	r0, r1, [lr]
 8015b5a:	4652      	mov	r2, sl
 8015b5c:	465b      	mov	r3, fp
 8015b5e:	f7ea fd63 	bl	8000628 <__aeabi_dmul>
 8015b62:	4682      	mov	sl, r0
 8015b64:	468b      	mov	fp, r1
 8015b66:	e656      	b.n	8015816 <_strtod_l+0x7e>
 8015b68:	4b6f      	ldr	r3, [pc, #444]	; (8015d28 <_strtod_l+0x590>)
 8015b6a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8015b6e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8015b72:	f7ea fd59 	bl	8000628 <__aeabi_dmul>
 8015b76:	4606      	mov	r6, r0
 8015b78:	4628      	mov	r0, r5
 8015b7a:	460f      	mov	r7, r1
 8015b7c:	f7ea fcda 	bl	8000534 <__aeabi_ui2d>
 8015b80:	4602      	mov	r2, r0
 8015b82:	460b      	mov	r3, r1
 8015b84:	4630      	mov	r0, r6
 8015b86:	4639      	mov	r1, r7
 8015b88:	f7ea fb98 	bl	80002bc <__adddf3>
 8015b8c:	2c0f      	cmp	r4, #15
 8015b8e:	4682      	mov	sl, r0
 8015b90:	468b      	mov	fp, r1
 8015b92:	ddd5      	ble.n	8015b40 <_strtod_l+0x3a8>
 8015b94:	9b06      	ldr	r3, [sp, #24]
 8015b96:	eba4 0808 	sub.w	r8, r4, r8
 8015b9a:	4498      	add	r8, r3
 8015b9c:	f1b8 0f00 	cmp.w	r8, #0
 8015ba0:	f340 8096 	ble.w	8015cd0 <_strtod_l+0x538>
 8015ba4:	f018 030f 	ands.w	r3, r8, #15
 8015ba8:	d00a      	beq.n	8015bc0 <_strtod_l+0x428>
 8015baa:	495f      	ldr	r1, [pc, #380]	; (8015d28 <_strtod_l+0x590>)
 8015bac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015bb0:	4652      	mov	r2, sl
 8015bb2:	465b      	mov	r3, fp
 8015bb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015bb8:	f7ea fd36 	bl	8000628 <__aeabi_dmul>
 8015bbc:	4682      	mov	sl, r0
 8015bbe:	468b      	mov	fp, r1
 8015bc0:	f038 080f 	bics.w	r8, r8, #15
 8015bc4:	d073      	beq.n	8015cae <_strtod_l+0x516>
 8015bc6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8015bca:	dd47      	ble.n	8015c5c <_strtod_l+0x4c4>
 8015bcc:	2400      	movs	r4, #0
 8015bce:	46a0      	mov	r8, r4
 8015bd0:	9407      	str	r4, [sp, #28]
 8015bd2:	9405      	str	r4, [sp, #20]
 8015bd4:	2322      	movs	r3, #34	; 0x22
 8015bd6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8015d30 <_strtod_l+0x598>
 8015bda:	f8c9 3000 	str.w	r3, [r9]
 8015bde:	f04f 0a00 	mov.w	sl, #0
 8015be2:	9b07      	ldr	r3, [sp, #28]
 8015be4:	2b00      	cmp	r3, #0
 8015be6:	f43f ae16 	beq.w	8015816 <_strtod_l+0x7e>
 8015bea:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015bec:	4648      	mov	r0, r9
 8015bee:	f001 fe6c 	bl	80178ca <_Bfree>
 8015bf2:	9905      	ldr	r1, [sp, #20]
 8015bf4:	4648      	mov	r0, r9
 8015bf6:	f001 fe68 	bl	80178ca <_Bfree>
 8015bfa:	4641      	mov	r1, r8
 8015bfc:	4648      	mov	r0, r9
 8015bfe:	f001 fe64 	bl	80178ca <_Bfree>
 8015c02:	9907      	ldr	r1, [sp, #28]
 8015c04:	4648      	mov	r0, r9
 8015c06:	f001 fe60 	bl	80178ca <_Bfree>
 8015c0a:	4621      	mov	r1, r4
 8015c0c:	4648      	mov	r0, r9
 8015c0e:	f001 fe5c 	bl	80178ca <_Bfree>
 8015c12:	e600      	b.n	8015816 <_strtod_l+0x7e>
 8015c14:	9a06      	ldr	r2, [sp, #24]
 8015c16:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8015c1a:	4293      	cmp	r3, r2
 8015c1c:	dbba      	blt.n	8015b94 <_strtod_l+0x3fc>
 8015c1e:	4d42      	ldr	r5, [pc, #264]	; (8015d28 <_strtod_l+0x590>)
 8015c20:	f1c4 040f 	rsb	r4, r4, #15
 8015c24:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8015c28:	4652      	mov	r2, sl
 8015c2a:	465b      	mov	r3, fp
 8015c2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015c30:	f7ea fcfa 	bl	8000628 <__aeabi_dmul>
 8015c34:	9b06      	ldr	r3, [sp, #24]
 8015c36:	1b1c      	subs	r4, r3, r4
 8015c38:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8015c3c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015c40:	e78d      	b.n	8015b5e <_strtod_l+0x3c6>
 8015c42:	f113 0f16 	cmn.w	r3, #22
 8015c46:	dba5      	blt.n	8015b94 <_strtod_l+0x3fc>
 8015c48:	4a37      	ldr	r2, [pc, #220]	; (8015d28 <_strtod_l+0x590>)
 8015c4a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8015c4e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8015c52:	4650      	mov	r0, sl
 8015c54:	4659      	mov	r1, fp
 8015c56:	f7ea fe11 	bl	800087c <__aeabi_ddiv>
 8015c5a:	e782      	b.n	8015b62 <_strtod_l+0x3ca>
 8015c5c:	2300      	movs	r3, #0
 8015c5e:	4e33      	ldr	r6, [pc, #204]	; (8015d2c <_strtod_l+0x594>)
 8015c60:	ea4f 1828 	mov.w	r8, r8, asr #4
 8015c64:	4650      	mov	r0, sl
 8015c66:	4659      	mov	r1, fp
 8015c68:	461d      	mov	r5, r3
 8015c6a:	f1b8 0f01 	cmp.w	r8, #1
 8015c6e:	dc21      	bgt.n	8015cb4 <_strtod_l+0x51c>
 8015c70:	b10b      	cbz	r3, 8015c76 <_strtod_l+0x4de>
 8015c72:	4682      	mov	sl, r0
 8015c74:	468b      	mov	fp, r1
 8015c76:	4b2d      	ldr	r3, [pc, #180]	; (8015d2c <_strtod_l+0x594>)
 8015c78:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8015c7c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8015c80:	4652      	mov	r2, sl
 8015c82:	465b      	mov	r3, fp
 8015c84:	e9d5 0100 	ldrd	r0, r1, [r5]
 8015c88:	f7ea fcce 	bl	8000628 <__aeabi_dmul>
 8015c8c:	4b28      	ldr	r3, [pc, #160]	; (8015d30 <_strtod_l+0x598>)
 8015c8e:	460a      	mov	r2, r1
 8015c90:	400b      	ands	r3, r1
 8015c92:	4928      	ldr	r1, [pc, #160]	; (8015d34 <_strtod_l+0x59c>)
 8015c94:	428b      	cmp	r3, r1
 8015c96:	4682      	mov	sl, r0
 8015c98:	d898      	bhi.n	8015bcc <_strtod_l+0x434>
 8015c9a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8015c9e:	428b      	cmp	r3, r1
 8015ca0:	bf86      	itte	hi
 8015ca2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8015d3c <_strtod_l+0x5a4>
 8015ca6:	f04f 3aff 	movhi.w	sl, #4294967295
 8015caa:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8015cae:	2300      	movs	r3, #0
 8015cb0:	9304      	str	r3, [sp, #16]
 8015cb2:	e077      	b.n	8015da4 <_strtod_l+0x60c>
 8015cb4:	f018 0f01 	tst.w	r8, #1
 8015cb8:	d006      	beq.n	8015cc8 <_strtod_l+0x530>
 8015cba:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8015cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cc2:	f7ea fcb1 	bl	8000628 <__aeabi_dmul>
 8015cc6:	2301      	movs	r3, #1
 8015cc8:	3501      	adds	r5, #1
 8015cca:	ea4f 0868 	mov.w	r8, r8, asr #1
 8015cce:	e7cc      	b.n	8015c6a <_strtod_l+0x4d2>
 8015cd0:	d0ed      	beq.n	8015cae <_strtod_l+0x516>
 8015cd2:	f1c8 0800 	rsb	r8, r8, #0
 8015cd6:	f018 020f 	ands.w	r2, r8, #15
 8015cda:	d00a      	beq.n	8015cf2 <_strtod_l+0x55a>
 8015cdc:	4b12      	ldr	r3, [pc, #72]	; (8015d28 <_strtod_l+0x590>)
 8015cde:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015ce2:	4650      	mov	r0, sl
 8015ce4:	4659      	mov	r1, fp
 8015ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cea:	f7ea fdc7 	bl	800087c <__aeabi_ddiv>
 8015cee:	4682      	mov	sl, r0
 8015cf0:	468b      	mov	fp, r1
 8015cf2:	ea5f 1828 	movs.w	r8, r8, asr #4
 8015cf6:	d0da      	beq.n	8015cae <_strtod_l+0x516>
 8015cf8:	f1b8 0f1f 	cmp.w	r8, #31
 8015cfc:	dd20      	ble.n	8015d40 <_strtod_l+0x5a8>
 8015cfe:	2400      	movs	r4, #0
 8015d00:	46a0      	mov	r8, r4
 8015d02:	9407      	str	r4, [sp, #28]
 8015d04:	9405      	str	r4, [sp, #20]
 8015d06:	2322      	movs	r3, #34	; 0x22
 8015d08:	f04f 0a00 	mov.w	sl, #0
 8015d0c:	f04f 0b00 	mov.w	fp, #0
 8015d10:	f8c9 3000 	str.w	r3, [r9]
 8015d14:	e765      	b.n	8015be2 <_strtod_l+0x44a>
 8015d16:	bf00      	nop
 8015d18:	08019279 	.word	0x08019279
 8015d1c:	08019303 	.word	0x08019303
 8015d20:	08019281 	.word	0x08019281
 8015d24:	080192c0 	.word	0x080192c0
 8015d28:	08019340 	.word	0x08019340
 8015d2c:	08019318 	.word	0x08019318
 8015d30:	7ff00000 	.word	0x7ff00000
 8015d34:	7ca00000 	.word	0x7ca00000
 8015d38:	fff80000 	.word	0xfff80000
 8015d3c:	7fefffff 	.word	0x7fefffff
 8015d40:	f018 0310 	ands.w	r3, r8, #16
 8015d44:	bf18      	it	ne
 8015d46:	236a      	movne	r3, #106	; 0x6a
 8015d48:	4da0      	ldr	r5, [pc, #640]	; (8015fcc <_strtod_l+0x834>)
 8015d4a:	9304      	str	r3, [sp, #16]
 8015d4c:	4650      	mov	r0, sl
 8015d4e:	4659      	mov	r1, fp
 8015d50:	2300      	movs	r3, #0
 8015d52:	f1b8 0f00 	cmp.w	r8, #0
 8015d56:	f300 810a 	bgt.w	8015f6e <_strtod_l+0x7d6>
 8015d5a:	b10b      	cbz	r3, 8015d60 <_strtod_l+0x5c8>
 8015d5c:	4682      	mov	sl, r0
 8015d5e:	468b      	mov	fp, r1
 8015d60:	9b04      	ldr	r3, [sp, #16]
 8015d62:	b1bb      	cbz	r3, 8015d94 <_strtod_l+0x5fc>
 8015d64:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8015d68:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8015d6c:	2b00      	cmp	r3, #0
 8015d6e:	4659      	mov	r1, fp
 8015d70:	dd10      	ble.n	8015d94 <_strtod_l+0x5fc>
 8015d72:	2b1f      	cmp	r3, #31
 8015d74:	f340 8107 	ble.w	8015f86 <_strtod_l+0x7ee>
 8015d78:	2b34      	cmp	r3, #52	; 0x34
 8015d7a:	bfde      	ittt	le
 8015d7c:	3b20      	suble	r3, #32
 8015d7e:	f04f 32ff 	movle.w	r2, #4294967295
 8015d82:	fa02 f303 	lslle.w	r3, r2, r3
 8015d86:	f04f 0a00 	mov.w	sl, #0
 8015d8a:	bfcc      	ite	gt
 8015d8c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8015d90:	ea03 0b01 	andle.w	fp, r3, r1
 8015d94:	2200      	movs	r2, #0
 8015d96:	2300      	movs	r3, #0
 8015d98:	4650      	mov	r0, sl
 8015d9a:	4659      	mov	r1, fp
 8015d9c:	f7ea feac 	bl	8000af8 <__aeabi_dcmpeq>
 8015da0:	2800      	cmp	r0, #0
 8015da2:	d1ac      	bne.n	8015cfe <_strtod_l+0x566>
 8015da4:	9b07      	ldr	r3, [sp, #28]
 8015da6:	9300      	str	r3, [sp, #0]
 8015da8:	9a05      	ldr	r2, [sp, #20]
 8015daa:	9908      	ldr	r1, [sp, #32]
 8015dac:	4623      	mov	r3, r4
 8015dae:	4648      	mov	r0, r9
 8015db0:	f001 fddd 	bl	801796e <__s2b>
 8015db4:	9007      	str	r0, [sp, #28]
 8015db6:	2800      	cmp	r0, #0
 8015db8:	f43f af08 	beq.w	8015bcc <_strtod_l+0x434>
 8015dbc:	9a06      	ldr	r2, [sp, #24]
 8015dbe:	9b06      	ldr	r3, [sp, #24]
 8015dc0:	2a00      	cmp	r2, #0
 8015dc2:	f1c3 0300 	rsb	r3, r3, #0
 8015dc6:	bfa8      	it	ge
 8015dc8:	2300      	movge	r3, #0
 8015dca:	930e      	str	r3, [sp, #56]	; 0x38
 8015dcc:	2400      	movs	r4, #0
 8015dce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8015dd2:	9316      	str	r3, [sp, #88]	; 0x58
 8015dd4:	46a0      	mov	r8, r4
 8015dd6:	9b07      	ldr	r3, [sp, #28]
 8015dd8:	4648      	mov	r0, r9
 8015dda:	6859      	ldr	r1, [r3, #4]
 8015ddc:	f001 fd41 	bl	8017862 <_Balloc>
 8015de0:	9005      	str	r0, [sp, #20]
 8015de2:	2800      	cmp	r0, #0
 8015de4:	f43f aef6 	beq.w	8015bd4 <_strtod_l+0x43c>
 8015de8:	9b07      	ldr	r3, [sp, #28]
 8015dea:	691a      	ldr	r2, [r3, #16]
 8015dec:	3202      	adds	r2, #2
 8015dee:	f103 010c 	add.w	r1, r3, #12
 8015df2:	0092      	lsls	r2, r2, #2
 8015df4:	300c      	adds	r0, #12
 8015df6:	f001 fd29 	bl	801784c <memcpy>
 8015dfa:	aa1e      	add	r2, sp, #120	; 0x78
 8015dfc:	a91d      	add	r1, sp, #116	; 0x74
 8015dfe:	ec4b ab10 	vmov	d0, sl, fp
 8015e02:	4648      	mov	r0, r9
 8015e04:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8015e08:	f002 f86c 	bl	8017ee4 <__d2b>
 8015e0c:	901c      	str	r0, [sp, #112]	; 0x70
 8015e0e:	2800      	cmp	r0, #0
 8015e10:	f43f aee0 	beq.w	8015bd4 <_strtod_l+0x43c>
 8015e14:	2101      	movs	r1, #1
 8015e16:	4648      	mov	r0, r9
 8015e18:	f001 fe35 	bl	8017a86 <__i2b>
 8015e1c:	4680      	mov	r8, r0
 8015e1e:	2800      	cmp	r0, #0
 8015e20:	f43f aed8 	beq.w	8015bd4 <_strtod_l+0x43c>
 8015e24:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8015e26:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8015e28:	2e00      	cmp	r6, #0
 8015e2a:	bfab      	itete	ge
 8015e2c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8015e2e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8015e30:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8015e32:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8015e34:	bfac      	ite	ge
 8015e36:	18f7      	addge	r7, r6, r3
 8015e38:	1b9d      	sublt	r5, r3, r6
 8015e3a:	9b04      	ldr	r3, [sp, #16]
 8015e3c:	1af6      	subs	r6, r6, r3
 8015e3e:	4416      	add	r6, r2
 8015e40:	4b63      	ldr	r3, [pc, #396]	; (8015fd0 <_strtod_l+0x838>)
 8015e42:	3e01      	subs	r6, #1
 8015e44:	429e      	cmp	r6, r3
 8015e46:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8015e4a:	f280 80af 	bge.w	8015fac <_strtod_l+0x814>
 8015e4e:	1b9b      	subs	r3, r3, r6
 8015e50:	2b1f      	cmp	r3, #31
 8015e52:	eba2 0203 	sub.w	r2, r2, r3
 8015e56:	f04f 0101 	mov.w	r1, #1
 8015e5a:	f300 809b 	bgt.w	8015f94 <_strtod_l+0x7fc>
 8015e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8015e62:	930f      	str	r3, [sp, #60]	; 0x3c
 8015e64:	2300      	movs	r3, #0
 8015e66:	930a      	str	r3, [sp, #40]	; 0x28
 8015e68:	18be      	adds	r6, r7, r2
 8015e6a:	9b04      	ldr	r3, [sp, #16]
 8015e6c:	42b7      	cmp	r7, r6
 8015e6e:	4415      	add	r5, r2
 8015e70:	441d      	add	r5, r3
 8015e72:	463b      	mov	r3, r7
 8015e74:	bfa8      	it	ge
 8015e76:	4633      	movge	r3, r6
 8015e78:	42ab      	cmp	r3, r5
 8015e7a:	bfa8      	it	ge
 8015e7c:	462b      	movge	r3, r5
 8015e7e:	2b00      	cmp	r3, #0
 8015e80:	bfc2      	ittt	gt
 8015e82:	1af6      	subgt	r6, r6, r3
 8015e84:	1aed      	subgt	r5, r5, r3
 8015e86:	1aff      	subgt	r7, r7, r3
 8015e88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015e8a:	b1bb      	cbz	r3, 8015ebc <_strtod_l+0x724>
 8015e8c:	4641      	mov	r1, r8
 8015e8e:	461a      	mov	r2, r3
 8015e90:	4648      	mov	r0, r9
 8015e92:	f001 fe97 	bl	8017bc4 <__pow5mult>
 8015e96:	4680      	mov	r8, r0
 8015e98:	2800      	cmp	r0, #0
 8015e9a:	f43f ae9b 	beq.w	8015bd4 <_strtod_l+0x43c>
 8015e9e:	4601      	mov	r1, r0
 8015ea0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8015ea2:	4648      	mov	r0, r9
 8015ea4:	f001 fdf8 	bl	8017a98 <__multiply>
 8015ea8:	900c      	str	r0, [sp, #48]	; 0x30
 8015eaa:	2800      	cmp	r0, #0
 8015eac:	f43f ae92 	beq.w	8015bd4 <_strtod_l+0x43c>
 8015eb0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015eb2:	4648      	mov	r0, r9
 8015eb4:	f001 fd09 	bl	80178ca <_Bfree>
 8015eb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015eba:	931c      	str	r3, [sp, #112]	; 0x70
 8015ebc:	2e00      	cmp	r6, #0
 8015ebe:	dc7a      	bgt.n	8015fb6 <_strtod_l+0x81e>
 8015ec0:	9b06      	ldr	r3, [sp, #24]
 8015ec2:	2b00      	cmp	r3, #0
 8015ec4:	dd08      	ble.n	8015ed8 <_strtod_l+0x740>
 8015ec6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8015ec8:	9905      	ldr	r1, [sp, #20]
 8015eca:	4648      	mov	r0, r9
 8015ecc:	f001 fe7a 	bl	8017bc4 <__pow5mult>
 8015ed0:	9005      	str	r0, [sp, #20]
 8015ed2:	2800      	cmp	r0, #0
 8015ed4:	f43f ae7e 	beq.w	8015bd4 <_strtod_l+0x43c>
 8015ed8:	2d00      	cmp	r5, #0
 8015eda:	dd08      	ble.n	8015eee <_strtod_l+0x756>
 8015edc:	462a      	mov	r2, r5
 8015ede:	9905      	ldr	r1, [sp, #20]
 8015ee0:	4648      	mov	r0, r9
 8015ee2:	f001 febd 	bl	8017c60 <__lshift>
 8015ee6:	9005      	str	r0, [sp, #20]
 8015ee8:	2800      	cmp	r0, #0
 8015eea:	f43f ae73 	beq.w	8015bd4 <_strtod_l+0x43c>
 8015eee:	2f00      	cmp	r7, #0
 8015ef0:	dd08      	ble.n	8015f04 <_strtod_l+0x76c>
 8015ef2:	4641      	mov	r1, r8
 8015ef4:	463a      	mov	r2, r7
 8015ef6:	4648      	mov	r0, r9
 8015ef8:	f001 feb2 	bl	8017c60 <__lshift>
 8015efc:	4680      	mov	r8, r0
 8015efe:	2800      	cmp	r0, #0
 8015f00:	f43f ae68 	beq.w	8015bd4 <_strtod_l+0x43c>
 8015f04:	9a05      	ldr	r2, [sp, #20]
 8015f06:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015f08:	4648      	mov	r0, r9
 8015f0a:	f001 ff17 	bl	8017d3c <__mdiff>
 8015f0e:	4604      	mov	r4, r0
 8015f10:	2800      	cmp	r0, #0
 8015f12:	f43f ae5f 	beq.w	8015bd4 <_strtod_l+0x43c>
 8015f16:	68c3      	ldr	r3, [r0, #12]
 8015f18:	930c      	str	r3, [sp, #48]	; 0x30
 8015f1a:	2300      	movs	r3, #0
 8015f1c:	60c3      	str	r3, [r0, #12]
 8015f1e:	4641      	mov	r1, r8
 8015f20:	f001 fef2 	bl	8017d08 <__mcmp>
 8015f24:	2800      	cmp	r0, #0
 8015f26:	da55      	bge.n	8015fd4 <_strtod_l+0x83c>
 8015f28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015f2a:	b9e3      	cbnz	r3, 8015f66 <_strtod_l+0x7ce>
 8015f2c:	f1ba 0f00 	cmp.w	sl, #0
 8015f30:	d119      	bne.n	8015f66 <_strtod_l+0x7ce>
 8015f32:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015f36:	b9b3      	cbnz	r3, 8015f66 <_strtod_l+0x7ce>
 8015f38:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015f3c:	0d1b      	lsrs	r3, r3, #20
 8015f3e:	051b      	lsls	r3, r3, #20
 8015f40:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8015f44:	d90f      	bls.n	8015f66 <_strtod_l+0x7ce>
 8015f46:	6963      	ldr	r3, [r4, #20]
 8015f48:	b913      	cbnz	r3, 8015f50 <_strtod_l+0x7b8>
 8015f4a:	6923      	ldr	r3, [r4, #16]
 8015f4c:	2b01      	cmp	r3, #1
 8015f4e:	dd0a      	ble.n	8015f66 <_strtod_l+0x7ce>
 8015f50:	4621      	mov	r1, r4
 8015f52:	2201      	movs	r2, #1
 8015f54:	4648      	mov	r0, r9
 8015f56:	f001 fe83 	bl	8017c60 <__lshift>
 8015f5a:	4641      	mov	r1, r8
 8015f5c:	4604      	mov	r4, r0
 8015f5e:	f001 fed3 	bl	8017d08 <__mcmp>
 8015f62:	2800      	cmp	r0, #0
 8015f64:	dc67      	bgt.n	8016036 <_strtod_l+0x89e>
 8015f66:	9b04      	ldr	r3, [sp, #16]
 8015f68:	2b00      	cmp	r3, #0
 8015f6a:	d171      	bne.n	8016050 <_strtod_l+0x8b8>
 8015f6c:	e63d      	b.n	8015bea <_strtod_l+0x452>
 8015f6e:	f018 0f01 	tst.w	r8, #1
 8015f72:	d004      	beq.n	8015f7e <_strtod_l+0x7e6>
 8015f74:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015f78:	f7ea fb56 	bl	8000628 <__aeabi_dmul>
 8015f7c:	2301      	movs	r3, #1
 8015f7e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8015f82:	3508      	adds	r5, #8
 8015f84:	e6e5      	b.n	8015d52 <_strtod_l+0x5ba>
 8015f86:	f04f 32ff 	mov.w	r2, #4294967295
 8015f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8015f8e:	ea03 0a0a 	and.w	sl, r3, sl
 8015f92:	e6ff      	b.n	8015d94 <_strtod_l+0x5fc>
 8015f94:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8015f98:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8015f9c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8015fa0:	36e2      	adds	r6, #226	; 0xe2
 8015fa2:	fa01 f306 	lsl.w	r3, r1, r6
 8015fa6:	930a      	str	r3, [sp, #40]	; 0x28
 8015fa8:	910f      	str	r1, [sp, #60]	; 0x3c
 8015faa:	e75d      	b.n	8015e68 <_strtod_l+0x6d0>
 8015fac:	2300      	movs	r3, #0
 8015fae:	930a      	str	r3, [sp, #40]	; 0x28
 8015fb0:	2301      	movs	r3, #1
 8015fb2:	930f      	str	r3, [sp, #60]	; 0x3c
 8015fb4:	e758      	b.n	8015e68 <_strtod_l+0x6d0>
 8015fb6:	4632      	mov	r2, r6
 8015fb8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015fba:	4648      	mov	r0, r9
 8015fbc:	f001 fe50 	bl	8017c60 <__lshift>
 8015fc0:	901c      	str	r0, [sp, #112]	; 0x70
 8015fc2:	2800      	cmp	r0, #0
 8015fc4:	f47f af7c 	bne.w	8015ec0 <_strtod_l+0x728>
 8015fc8:	e604      	b.n	8015bd4 <_strtod_l+0x43c>
 8015fca:	bf00      	nop
 8015fcc:	080192d8 	.word	0x080192d8
 8015fd0:	fffffc02 	.word	0xfffffc02
 8015fd4:	465d      	mov	r5, fp
 8015fd6:	f040 8086 	bne.w	80160e6 <_strtod_l+0x94e>
 8015fda:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015fdc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015fe0:	b32a      	cbz	r2, 801602e <_strtod_l+0x896>
 8015fe2:	4aaf      	ldr	r2, [pc, #700]	; (80162a0 <_strtod_l+0xb08>)
 8015fe4:	4293      	cmp	r3, r2
 8015fe6:	d153      	bne.n	8016090 <_strtod_l+0x8f8>
 8015fe8:	9b04      	ldr	r3, [sp, #16]
 8015fea:	4650      	mov	r0, sl
 8015fec:	b1d3      	cbz	r3, 8016024 <_strtod_l+0x88c>
 8015fee:	4aad      	ldr	r2, [pc, #692]	; (80162a4 <_strtod_l+0xb0c>)
 8015ff0:	402a      	ands	r2, r5
 8015ff2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8015ff6:	f04f 31ff 	mov.w	r1, #4294967295
 8015ffa:	d816      	bhi.n	801602a <_strtod_l+0x892>
 8015ffc:	0d12      	lsrs	r2, r2, #20
 8015ffe:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8016002:	fa01 f303 	lsl.w	r3, r1, r3
 8016006:	4298      	cmp	r0, r3
 8016008:	d142      	bne.n	8016090 <_strtod_l+0x8f8>
 801600a:	4ba7      	ldr	r3, [pc, #668]	; (80162a8 <_strtod_l+0xb10>)
 801600c:	429d      	cmp	r5, r3
 801600e:	d102      	bne.n	8016016 <_strtod_l+0x87e>
 8016010:	3001      	adds	r0, #1
 8016012:	f43f addf 	beq.w	8015bd4 <_strtod_l+0x43c>
 8016016:	4ba3      	ldr	r3, [pc, #652]	; (80162a4 <_strtod_l+0xb0c>)
 8016018:	402b      	ands	r3, r5
 801601a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801601e:	f04f 0a00 	mov.w	sl, #0
 8016022:	e7a0      	b.n	8015f66 <_strtod_l+0x7ce>
 8016024:	f04f 33ff 	mov.w	r3, #4294967295
 8016028:	e7ed      	b.n	8016006 <_strtod_l+0x86e>
 801602a:	460b      	mov	r3, r1
 801602c:	e7eb      	b.n	8016006 <_strtod_l+0x86e>
 801602e:	bb7b      	cbnz	r3, 8016090 <_strtod_l+0x8f8>
 8016030:	f1ba 0f00 	cmp.w	sl, #0
 8016034:	d12c      	bne.n	8016090 <_strtod_l+0x8f8>
 8016036:	9904      	ldr	r1, [sp, #16]
 8016038:	4a9a      	ldr	r2, [pc, #616]	; (80162a4 <_strtod_l+0xb0c>)
 801603a:	465b      	mov	r3, fp
 801603c:	b1f1      	cbz	r1, 801607c <_strtod_l+0x8e4>
 801603e:	ea02 010b 	and.w	r1, r2, fp
 8016042:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8016046:	dc19      	bgt.n	801607c <_strtod_l+0x8e4>
 8016048:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801604c:	f77f ae5b 	ble.w	8015d06 <_strtod_l+0x56e>
 8016050:	4a96      	ldr	r2, [pc, #600]	; (80162ac <_strtod_l+0xb14>)
 8016052:	2300      	movs	r3, #0
 8016054:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8016058:	4650      	mov	r0, sl
 801605a:	4659      	mov	r1, fp
 801605c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8016060:	f7ea fae2 	bl	8000628 <__aeabi_dmul>
 8016064:	4682      	mov	sl, r0
 8016066:	468b      	mov	fp, r1
 8016068:	2900      	cmp	r1, #0
 801606a:	f47f adbe 	bne.w	8015bea <_strtod_l+0x452>
 801606e:	2800      	cmp	r0, #0
 8016070:	f47f adbb 	bne.w	8015bea <_strtod_l+0x452>
 8016074:	2322      	movs	r3, #34	; 0x22
 8016076:	f8c9 3000 	str.w	r3, [r9]
 801607a:	e5b6      	b.n	8015bea <_strtod_l+0x452>
 801607c:	4013      	ands	r3, r2
 801607e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8016082:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016086:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801608a:	f04f 3aff 	mov.w	sl, #4294967295
 801608e:	e76a      	b.n	8015f66 <_strtod_l+0x7ce>
 8016090:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016092:	b193      	cbz	r3, 80160ba <_strtod_l+0x922>
 8016094:	422b      	tst	r3, r5
 8016096:	f43f af66 	beq.w	8015f66 <_strtod_l+0x7ce>
 801609a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801609c:	9a04      	ldr	r2, [sp, #16]
 801609e:	4650      	mov	r0, sl
 80160a0:	4659      	mov	r1, fp
 80160a2:	b173      	cbz	r3, 80160c2 <_strtod_l+0x92a>
 80160a4:	f7ff fb5a 	bl	801575c <sulp>
 80160a8:	4602      	mov	r2, r0
 80160aa:	460b      	mov	r3, r1
 80160ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80160b0:	f7ea f904 	bl	80002bc <__adddf3>
 80160b4:	4682      	mov	sl, r0
 80160b6:	468b      	mov	fp, r1
 80160b8:	e755      	b.n	8015f66 <_strtod_l+0x7ce>
 80160ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80160bc:	ea13 0f0a 	tst.w	r3, sl
 80160c0:	e7e9      	b.n	8016096 <_strtod_l+0x8fe>
 80160c2:	f7ff fb4b 	bl	801575c <sulp>
 80160c6:	4602      	mov	r2, r0
 80160c8:	460b      	mov	r3, r1
 80160ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80160ce:	f7ea f8f3 	bl	80002b8 <__aeabi_dsub>
 80160d2:	2200      	movs	r2, #0
 80160d4:	2300      	movs	r3, #0
 80160d6:	4682      	mov	sl, r0
 80160d8:	468b      	mov	fp, r1
 80160da:	f7ea fd0d 	bl	8000af8 <__aeabi_dcmpeq>
 80160de:	2800      	cmp	r0, #0
 80160e0:	f47f ae11 	bne.w	8015d06 <_strtod_l+0x56e>
 80160e4:	e73f      	b.n	8015f66 <_strtod_l+0x7ce>
 80160e6:	4641      	mov	r1, r8
 80160e8:	4620      	mov	r0, r4
 80160ea:	f001 ff4a 	bl	8017f82 <__ratio>
 80160ee:	ec57 6b10 	vmov	r6, r7, d0
 80160f2:	2200      	movs	r2, #0
 80160f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80160f8:	ee10 0a10 	vmov	r0, s0
 80160fc:	4639      	mov	r1, r7
 80160fe:	f7ea fd0f 	bl	8000b20 <__aeabi_dcmple>
 8016102:	2800      	cmp	r0, #0
 8016104:	d077      	beq.n	80161f6 <_strtod_l+0xa5e>
 8016106:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016108:	2b00      	cmp	r3, #0
 801610a:	d04a      	beq.n	80161a2 <_strtod_l+0xa0a>
 801610c:	4b68      	ldr	r3, [pc, #416]	; (80162b0 <_strtod_l+0xb18>)
 801610e:	2200      	movs	r2, #0
 8016110:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016114:	4f66      	ldr	r7, [pc, #408]	; (80162b0 <_strtod_l+0xb18>)
 8016116:	2600      	movs	r6, #0
 8016118:	4b62      	ldr	r3, [pc, #392]	; (80162a4 <_strtod_l+0xb0c>)
 801611a:	402b      	ands	r3, r5
 801611c:	930f      	str	r3, [sp, #60]	; 0x3c
 801611e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016120:	4b64      	ldr	r3, [pc, #400]	; (80162b4 <_strtod_l+0xb1c>)
 8016122:	429a      	cmp	r2, r3
 8016124:	f040 80ce 	bne.w	80162c4 <_strtod_l+0xb2c>
 8016128:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801612c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016130:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8016134:	ec4b ab10 	vmov	d0, sl, fp
 8016138:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 801613c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8016140:	f001 fe5a 	bl	8017df8 <__ulp>
 8016144:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016148:	ec53 2b10 	vmov	r2, r3, d0
 801614c:	f7ea fa6c 	bl	8000628 <__aeabi_dmul>
 8016150:	4652      	mov	r2, sl
 8016152:	465b      	mov	r3, fp
 8016154:	f7ea f8b2 	bl	80002bc <__adddf3>
 8016158:	460b      	mov	r3, r1
 801615a:	4952      	ldr	r1, [pc, #328]	; (80162a4 <_strtod_l+0xb0c>)
 801615c:	4a56      	ldr	r2, [pc, #344]	; (80162b8 <_strtod_l+0xb20>)
 801615e:	4019      	ands	r1, r3
 8016160:	4291      	cmp	r1, r2
 8016162:	4682      	mov	sl, r0
 8016164:	d95b      	bls.n	801621e <_strtod_l+0xa86>
 8016166:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016168:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801616c:	4293      	cmp	r3, r2
 801616e:	d103      	bne.n	8016178 <_strtod_l+0x9e0>
 8016170:	9b08      	ldr	r3, [sp, #32]
 8016172:	3301      	adds	r3, #1
 8016174:	f43f ad2e 	beq.w	8015bd4 <_strtod_l+0x43c>
 8016178:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80162a8 <_strtod_l+0xb10>
 801617c:	f04f 3aff 	mov.w	sl, #4294967295
 8016180:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016182:	4648      	mov	r0, r9
 8016184:	f001 fba1 	bl	80178ca <_Bfree>
 8016188:	9905      	ldr	r1, [sp, #20]
 801618a:	4648      	mov	r0, r9
 801618c:	f001 fb9d 	bl	80178ca <_Bfree>
 8016190:	4641      	mov	r1, r8
 8016192:	4648      	mov	r0, r9
 8016194:	f001 fb99 	bl	80178ca <_Bfree>
 8016198:	4621      	mov	r1, r4
 801619a:	4648      	mov	r0, r9
 801619c:	f001 fb95 	bl	80178ca <_Bfree>
 80161a0:	e619      	b.n	8015dd6 <_strtod_l+0x63e>
 80161a2:	f1ba 0f00 	cmp.w	sl, #0
 80161a6:	d11a      	bne.n	80161de <_strtod_l+0xa46>
 80161a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80161ac:	b9eb      	cbnz	r3, 80161ea <_strtod_l+0xa52>
 80161ae:	2200      	movs	r2, #0
 80161b0:	4b3f      	ldr	r3, [pc, #252]	; (80162b0 <_strtod_l+0xb18>)
 80161b2:	4630      	mov	r0, r6
 80161b4:	4639      	mov	r1, r7
 80161b6:	f7ea fca9 	bl	8000b0c <__aeabi_dcmplt>
 80161ba:	b9c8      	cbnz	r0, 80161f0 <_strtod_l+0xa58>
 80161bc:	4630      	mov	r0, r6
 80161be:	4639      	mov	r1, r7
 80161c0:	2200      	movs	r2, #0
 80161c2:	4b3e      	ldr	r3, [pc, #248]	; (80162bc <_strtod_l+0xb24>)
 80161c4:	f7ea fa30 	bl	8000628 <__aeabi_dmul>
 80161c8:	4606      	mov	r6, r0
 80161ca:	460f      	mov	r7, r1
 80161cc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80161d0:	9618      	str	r6, [sp, #96]	; 0x60
 80161d2:	9319      	str	r3, [sp, #100]	; 0x64
 80161d4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80161d8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80161dc:	e79c      	b.n	8016118 <_strtod_l+0x980>
 80161de:	f1ba 0f01 	cmp.w	sl, #1
 80161e2:	d102      	bne.n	80161ea <_strtod_l+0xa52>
 80161e4:	2d00      	cmp	r5, #0
 80161e6:	f43f ad8e 	beq.w	8015d06 <_strtod_l+0x56e>
 80161ea:	2200      	movs	r2, #0
 80161ec:	4b34      	ldr	r3, [pc, #208]	; (80162c0 <_strtod_l+0xb28>)
 80161ee:	e78f      	b.n	8016110 <_strtod_l+0x978>
 80161f0:	2600      	movs	r6, #0
 80161f2:	4f32      	ldr	r7, [pc, #200]	; (80162bc <_strtod_l+0xb24>)
 80161f4:	e7ea      	b.n	80161cc <_strtod_l+0xa34>
 80161f6:	4b31      	ldr	r3, [pc, #196]	; (80162bc <_strtod_l+0xb24>)
 80161f8:	4630      	mov	r0, r6
 80161fa:	4639      	mov	r1, r7
 80161fc:	2200      	movs	r2, #0
 80161fe:	f7ea fa13 	bl	8000628 <__aeabi_dmul>
 8016202:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016204:	4606      	mov	r6, r0
 8016206:	460f      	mov	r7, r1
 8016208:	b933      	cbnz	r3, 8016218 <_strtod_l+0xa80>
 801620a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801620e:	9010      	str	r0, [sp, #64]	; 0x40
 8016210:	9311      	str	r3, [sp, #68]	; 0x44
 8016212:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016216:	e7df      	b.n	80161d8 <_strtod_l+0xa40>
 8016218:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801621c:	e7f9      	b.n	8016212 <_strtod_l+0xa7a>
 801621e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8016222:	9b04      	ldr	r3, [sp, #16]
 8016224:	2b00      	cmp	r3, #0
 8016226:	d1ab      	bne.n	8016180 <_strtod_l+0x9e8>
 8016228:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801622c:	0d1b      	lsrs	r3, r3, #20
 801622e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016230:	051b      	lsls	r3, r3, #20
 8016232:	429a      	cmp	r2, r3
 8016234:	465d      	mov	r5, fp
 8016236:	d1a3      	bne.n	8016180 <_strtod_l+0x9e8>
 8016238:	4639      	mov	r1, r7
 801623a:	4630      	mov	r0, r6
 801623c:	f7ea fca4 	bl	8000b88 <__aeabi_d2iz>
 8016240:	f7ea f988 	bl	8000554 <__aeabi_i2d>
 8016244:	460b      	mov	r3, r1
 8016246:	4602      	mov	r2, r0
 8016248:	4639      	mov	r1, r7
 801624a:	4630      	mov	r0, r6
 801624c:	f7ea f834 	bl	80002b8 <__aeabi_dsub>
 8016250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016252:	4606      	mov	r6, r0
 8016254:	460f      	mov	r7, r1
 8016256:	b933      	cbnz	r3, 8016266 <_strtod_l+0xace>
 8016258:	f1ba 0f00 	cmp.w	sl, #0
 801625c:	d103      	bne.n	8016266 <_strtod_l+0xace>
 801625e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8016262:	2d00      	cmp	r5, #0
 8016264:	d06d      	beq.n	8016342 <_strtod_l+0xbaa>
 8016266:	a30a      	add	r3, pc, #40	; (adr r3, 8016290 <_strtod_l+0xaf8>)
 8016268:	e9d3 2300 	ldrd	r2, r3, [r3]
 801626c:	4630      	mov	r0, r6
 801626e:	4639      	mov	r1, r7
 8016270:	f7ea fc4c 	bl	8000b0c <__aeabi_dcmplt>
 8016274:	2800      	cmp	r0, #0
 8016276:	f47f acb8 	bne.w	8015bea <_strtod_l+0x452>
 801627a:	a307      	add	r3, pc, #28	; (adr r3, 8016298 <_strtod_l+0xb00>)
 801627c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016280:	4630      	mov	r0, r6
 8016282:	4639      	mov	r1, r7
 8016284:	f7ea fc60 	bl	8000b48 <__aeabi_dcmpgt>
 8016288:	2800      	cmp	r0, #0
 801628a:	f43f af79 	beq.w	8016180 <_strtod_l+0x9e8>
 801628e:	e4ac      	b.n	8015bea <_strtod_l+0x452>
 8016290:	94a03595 	.word	0x94a03595
 8016294:	3fdfffff 	.word	0x3fdfffff
 8016298:	35afe535 	.word	0x35afe535
 801629c:	3fe00000 	.word	0x3fe00000
 80162a0:	000fffff 	.word	0x000fffff
 80162a4:	7ff00000 	.word	0x7ff00000
 80162a8:	7fefffff 	.word	0x7fefffff
 80162ac:	39500000 	.word	0x39500000
 80162b0:	3ff00000 	.word	0x3ff00000
 80162b4:	7fe00000 	.word	0x7fe00000
 80162b8:	7c9fffff 	.word	0x7c9fffff
 80162bc:	3fe00000 	.word	0x3fe00000
 80162c0:	bff00000 	.word	0xbff00000
 80162c4:	9b04      	ldr	r3, [sp, #16]
 80162c6:	b333      	cbz	r3, 8016316 <_strtod_l+0xb7e>
 80162c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80162ca:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80162ce:	d822      	bhi.n	8016316 <_strtod_l+0xb7e>
 80162d0:	a327      	add	r3, pc, #156	; (adr r3, 8016370 <_strtod_l+0xbd8>)
 80162d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162d6:	4630      	mov	r0, r6
 80162d8:	4639      	mov	r1, r7
 80162da:	f7ea fc21 	bl	8000b20 <__aeabi_dcmple>
 80162de:	b1a0      	cbz	r0, 801630a <_strtod_l+0xb72>
 80162e0:	4639      	mov	r1, r7
 80162e2:	4630      	mov	r0, r6
 80162e4:	f7ea fc78 	bl	8000bd8 <__aeabi_d2uiz>
 80162e8:	2800      	cmp	r0, #0
 80162ea:	bf08      	it	eq
 80162ec:	2001      	moveq	r0, #1
 80162ee:	f7ea f921 	bl	8000534 <__aeabi_ui2d>
 80162f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80162f4:	4606      	mov	r6, r0
 80162f6:	460f      	mov	r7, r1
 80162f8:	bb03      	cbnz	r3, 801633c <_strtod_l+0xba4>
 80162fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80162fe:	9012      	str	r0, [sp, #72]	; 0x48
 8016300:	9313      	str	r3, [sp, #76]	; 0x4c
 8016302:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8016306:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801630a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801630c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801630e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8016312:	1a9b      	subs	r3, r3, r2
 8016314:	930b      	str	r3, [sp, #44]	; 0x2c
 8016316:	ed9d 0b08 	vldr	d0, [sp, #32]
 801631a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 801631e:	f001 fd6b 	bl	8017df8 <__ulp>
 8016322:	4650      	mov	r0, sl
 8016324:	ec53 2b10 	vmov	r2, r3, d0
 8016328:	4659      	mov	r1, fp
 801632a:	f7ea f97d 	bl	8000628 <__aeabi_dmul>
 801632e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016332:	f7e9 ffc3 	bl	80002bc <__adddf3>
 8016336:	4682      	mov	sl, r0
 8016338:	468b      	mov	fp, r1
 801633a:	e772      	b.n	8016222 <_strtod_l+0xa8a>
 801633c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8016340:	e7df      	b.n	8016302 <_strtod_l+0xb6a>
 8016342:	a30d      	add	r3, pc, #52	; (adr r3, 8016378 <_strtod_l+0xbe0>)
 8016344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016348:	f7ea fbe0 	bl	8000b0c <__aeabi_dcmplt>
 801634c:	e79c      	b.n	8016288 <_strtod_l+0xaf0>
 801634e:	2300      	movs	r3, #0
 8016350:	930d      	str	r3, [sp, #52]	; 0x34
 8016352:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8016354:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016356:	6013      	str	r3, [r2, #0]
 8016358:	f7ff ba61 	b.w	801581e <_strtod_l+0x86>
 801635c:	2b65      	cmp	r3, #101	; 0x65
 801635e:	f04f 0200 	mov.w	r2, #0
 8016362:	f43f ab4e 	beq.w	8015a02 <_strtod_l+0x26a>
 8016366:	2101      	movs	r1, #1
 8016368:	4614      	mov	r4, r2
 801636a:	9104      	str	r1, [sp, #16]
 801636c:	f7ff bacb 	b.w	8015906 <_strtod_l+0x16e>
 8016370:	ffc00000 	.word	0xffc00000
 8016374:	41dfffff 	.word	0x41dfffff
 8016378:	94a03595 	.word	0x94a03595
 801637c:	3fcfffff 	.word	0x3fcfffff

08016380 <_strtod_r>:
 8016380:	4b05      	ldr	r3, [pc, #20]	; (8016398 <_strtod_r+0x18>)
 8016382:	681b      	ldr	r3, [r3, #0]
 8016384:	b410      	push	{r4}
 8016386:	6a1b      	ldr	r3, [r3, #32]
 8016388:	4c04      	ldr	r4, [pc, #16]	; (801639c <_strtod_r+0x1c>)
 801638a:	2b00      	cmp	r3, #0
 801638c:	bf08      	it	eq
 801638e:	4623      	moveq	r3, r4
 8016390:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016394:	f7ff ba00 	b.w	8015798 <_strtod_l>
 8016398:	2000000c 	.word	0x2000000c
 801639c:	20000070 	.word	0x20000070

080163a0 <_strtol_l.isra.0>:
 80163a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80163a4:	4680      	mov	r8, r0
 80163a6:	4689      	mov	r9, r1
 80163a8:	4692      	mov	sl, r2
 80163aa:	461e      	mov	r6, r3
 80163ac:	460f      	mov	r7, r1
 80163ae:	463d      	mov	r5, r7
 80163b0:	9808      	ldr	r0, [sp, #32]
 80163b2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80163b6:	f001 fa0d 	bl	80177d4 <__locale_ctype_ptr_l>
 80163ba:	4420      	add	r0, r4
 80163bc:	7843      	ldrb	r3, [r0, #1]
 80163be:	f013 0308 	ands.w	r3, r3, #8
 80163c2:	d132      	bne.n	801642a <_strtol_l.isra.0+0x8a>
 80163c4:	2c2d      	cmp	r4, #45	; 0x2d
 80163c6:	d132      	bne.n	801642e <_strtol_l.isra.0+0x8e>
 80163c8:	787c      	ldrb	r4, [r7, #1]
 80163ca:	1cbd      	adds	r5, r7, #2
 80163cc:	2201      	movs	r2, #1
 80163ce:	2e00      	cmp	r6, #0
 80163d0:	d05d      	beq.n	801648e <_strtol_l.isra.0+0xee>
 80163d2:	2e10      	cmp	r6, #16
 80163d4:	d109      	bne.n	80163ea <_strtol_l.isra.0+0x4a>
 80163d6:	2c30      	cmp	r4, #48	; 0x30
 80163d8:	d107      	bne.n	80163ea <_strtol_l.isra.0+0x4a>
 80163da:	782b      	ldrb	r3, [r5, #0]
 80163dc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80163e0:	2b58      	cmp	r3, #88	; 0x58
 80163e2:	d14f      	bne.n	8016484 <_strtol_l.isra.0+0xe4>
 80163e4:	786c      	ldrb	r4, [r5, #1]
 80163e6:	2610      	movs	r6, #16
 80163e8:	3502      	adds	r5, #2
 80163ea:	2a00      	cmp	r2, #0
 80163ec:	bf14      	ite	ne
 80163ee:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80163f2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80163f6:	2700      	movs	r7, #0
 80163f8:	fbb1 fcf6 	udiv	ip, r1, r6
 80163fc:	4638      	mov	r0, r7
 80163fe:	fb06 1e1c 	mls	lr, r6, ip, r1
 8016402:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8016406:	2b09      	cmp	r3, #9
 8016408:	d817      	bhi.n	801643a <_strtol_l.isra.0+0x9a>
 801640a:	461c      	mov	r4, r3
 801640c:	42a6      	cmp	r6, r4
 801640e:	dd23      	ble.n	8016458 <_strtol_l.isra.0+0xb8>
 8016410:	1c7b      	adds	r3, r7, #1
 8016412:	d007      	beq.n	8016424 <_strtol_l.isra.0+0x84>
 8016414:	4584      	cmp	ip, r0
 8016416:	d31c      	bcc.n	8016452 <_strtol_l.isra.0+0xb2>
 8016418:	d101      	bne.n	801641e <_strtol_l.isra.0+0x7e>
 801641a:	45a6      	cmp	lr, r4
 801641c:	db19      	blt.n	8016452 <_strtol_l.isra.0+0xb2>
 801641e:	fb00 4006 	mla	r0, r0, r6, r4
 8016422:	2701      	movs	r7, #1
 8016424:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016428:	e7eb      	b.n	8016402 <_strtol_l.isra.0+0x62>
 801642a:	462f      	mov	r7, r5
 801642c:	e7bf      	b.n	80163ae <_strtol_l.isra.0+0xe>
 801642e:	2c2b      	cmp	r4, #43	; 0x2b
 8016430:	bf04      	itt	eq
 8016432:	1cbd      	addeq	r5, r7, #2
 8016434:	787c      	ldrbeq	r4, [r7, #1]
 8016436:	461a      	mov	r2, r3
 8016438:	e7c9      	b.n	80163ce <_strtol_l.isra.0+0x2e>
 801643a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 801643e:	2b19      	cmp	r3, #25
 8016440:	d801      	bhi.n	8016446 <_strtol_l.isra.0+0xa6>
 8016442:	3c37      	subs	r4, #55	; 0x37
 8016444:	e7e2      	b.n	801640c <_strtol_l.isra.0+0x6c>
 8016446:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 801644a:	2b19      	cmp	r3, #25
 801644c:	d804      	bhi.n	8016458 <_strtol_l.isra.0+0xb8>
 801644e:	3c57      	subs	r4, #87	; 0x57
 8016450:	e7dc      	b.n	801640c <_strtol_l.isra.0+0x6c>
 8016452:	f04f 37ff 	mov.w	r7, #4294967295
 8016456:	e7e5      	b.n	8016424 <_strtol_l.isra.0+0x84>
 8016458:	1c7b      	adds	r3, r7, #1
 801645a:	d108      	bne.n	801646e <_strtol_l.isra.0+0xce>
 801645c:	2322      	movs	r3, #34	; 0x22
 801645e:	f8c8 3000 	str.w	r3, [r8]
 8016462:	4608      	mov	r0, r1
 8016464:	f1ba 0f00 	cmp.w	sl, #0
 8016468:	d107      	bne.n	801647a <_strtol_l.isra.0+0xda>
 801646a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801646e:	b102      	cbz	r2, 8016472 <_strtol_l.isra.0+0xd2>
 8016470:	4240      	negs	r0, r0
 8016472:	f1ba 0f00 	cmp.w	sl, #0
 8016476:	d0f8      	beq.n	801646a <_strtol_l.isra.0+0xca>
 8016478:	b10f      	cbz	r7, 801647e <_strtol_l.isra.0+0xde>
 801647a:	f105 39ff 	add.w	r9, r5, #4294967295
 801647e:	f8ca 9000 	str.w	r9, [sl]
 8016482:	e7f2      	b.n	801646a <_strtol_l.isra.0+0xca>
 8016484:	2430      	movs	r4, #48	; 0x30
 8016486:	2e00      	cmp	r6, #0
 8016488:	d1af      	bne.n	80163ea <_strtol_l.isra.0+0x4a>
 801648a:	2608      	movs	r6, #8
 801648c:	e7ad      	b.n	80163ea <_strtol_l.isra.0+0x4a>
 801648e:	2c30      	cmp	r4, #48	; 0x30
 8016490:	d0a3      	beq.n	80163da <_strtol_l.isra.0+0x3a>
 8016492:	260a      	movs	r6, #10
 8016494:	e7a9      	b.n	80163ea <_strtol_l.isra.0+0x4a>
	...

08016498 <_strtol_r>:
 8016498:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801649a:	4c06      	ldr	r4, [pc, #24]	; (80164b4 <_strtol_r+0x1c>)
 801649c:	4d06      	ldr	r5, [pc, #24]	; (80164b8 <_strtol_r+0x20>)
 801649e:	6824      	ldr	r4, [r4, #0]
 80164a0:	6a24      	ldr	r4, [r4, #32]
 80164a2:	2c00      	cmp	r4, #0
 80164a4:	bf08      	it	eq
 80164a6:	462c      	moveq	r4, r5
 80164a8:	9400      	str	r4, [sp, #0]
 80164aa:	f7ff ff79 	bl	80163a0 <_strtol_l.isra.0>
 80164ae:	b003      	add	sp, #12
 80164b0:	bd30      	pop	{r4, r5, pc}
 80164b2:	bf00      	nop
 80164b4:	2000000c 	.word	0x2000000c
 80164b8:	20000070 	.word	0x20000070

080164bc <_vsiprintf_r>:
 80164bc:	b500      	push	{lr}
 80164be:	b09b      	sub	sp, #108	; 0x6c
 80164c0:	9100      	str	r1, [sp, #0]
 80164c2:	9104      	str	r1, [sp, #16]
 80164c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80164c8:	9105      	str	r1, [sp, #20]
 80164ca:	9102      	str	r1, [sp, #8]
 80164cc:	4905      	ldr	r1, [pc, #20]	; (80164e4 <_vsiprintf_r+0x28>)
 80164ce:	9103      	str	r1, [sp, #12]
 80164d0:	4669      	mov	r1, sp
 80164d2:	f001 fed5 	bl	8018280 <_svfiprintf_r>
 80164d6:	9b00      	ldr	r3, [sp, #0]
 80164d8:	2200      	movs	r2, #0
 80164da:	701a      	strb	r2, [r3, #0]
 80164dc:	b01b      	add	sp, #108	; 0x6c
 80164de:	f85d fb04 	ldr.w	pc, [sp], #4
 80164e2:	bf00      	nop
 80164e4:	ffff0208 	.word	0xffff0208

080164e8 <vsiprintf>:
 80164e8:	4613      	mov	r3, r2
 80164ea:	460a      	mov	r2, r1
 80164ec:	4601      	mov	r1, r0
 80164ee:	4802      	ldr	r0, [pc, #8]	; (80164f8 <vsiprintf+0x10>)
 80164f0:	6800      	ldr	r0, [r0, #0]
 80164f2:	f7ff bfe3 	b.w	80164bc <_vsiprintf_r>
 80164f6:	bf00      	nop
 80164f8:	2000000c 	.word	0x2000000c

080164fc <quorem>:
 80164fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016500:	6903      	ldr	r3, [r0, #16]
 8016502:	690c      	ldr	r4, [r1, #16]
 8016504:	42a3      	cmp	r3, r4
 8016506:	4680      	mov	r8, r0
 8016508:	f2c0 8082 	blt.w	8016610 <quorem+0x114>
 801650c:	3c01      	subs	r4, #1
 801650e:	f101 0714 	add.w	r7, r1, #20
 8016512:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8016516:	f100 0614 	add.w	r6, r0, #20
 801651a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801651e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8016522:	eb06 030c 	add.w	r3, r6, ip
 8016526:	3501      	adds	r5, #1
 8016528:	eb07 090c 	add.w	r9, r7, ip
 801652c:	9301      	str	r3, [sp, #4]
 801652e:	fbb0 f5f5 	udiv	r5, r0, r5
 8016532:	b395      	cbz	r5, 801659a <quorem+0x9e>
 8016534:	f04f 0a00 	mov.w	sl, #0
 8016538:	4638      	mov	r0, r7
 801653a:	46b6      	mov	lr, r6
 801653c:	46d3      	mov	fp, sl
 801653e:	f850 2b04 	ldr.w	r2, [r0], #4
 8016542:	b293      	uxth	r3, r2
 8016544:	fb05 a303 	mla	r3, r5, r3, sl
 8016548:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801654c:	b29b      	uxth	r3, r3
 801654e:	ebab 0303 	sub.w	r3, fp, r3
 8016552:	0c12      	lsrs	r2, r2, #16
 8016554:	f8de b000 	ldr.w	fp, [lr]
 8016558:	fb05 a202 	mla	r2, r5, r2, sl
 801655c:	fa13 f38b 	uxtah	r3, r3, fp
 8016560:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8016564:	fa1f fb82 	uxth.w	fp, r2
 8016568:	f8de 2000 	ldr.w	r2, [lr]
 801656c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8016570:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016574:	b29b      	uxth	r3, r3
 8016576:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801657a:	4581      	cmp	r9, r0
 801657c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8016580:	f84e 3b04 	str.w	r3, [lr], #4
 8016584:	d2db      	bcs.n	801653e <quorem+0x42>
 8016586:	f856 300c 	ldr.w	r3, [r6, ip]
 801658a:	b933      	cbnz	r3, 801659a <quorem+0x9e>
 801658c:	9b01      	ldr	r3, [sp, #4]
 801658e:	3b04      	subs	r3, #4
 8016590:	429e      	cmp	r6, r3
 8016592:	461a      	mov	r2, r3
 8016594:	d330      	bcc.n	80165f8 <quorem+0xfc>
 8016596:	f8c8 4010 	str.w	r4, [r8, #16]
 801659a:	4640      	mov	r0, r8
 801659c:	f001 fbb4 	bl	8017d08 <__mcmp>
 80165a0:	2800      	cmp	r0, #0
 80165a2:	db25      	blt.n	80165f0 <quorem+0xf4>
 80165a4:	3501      	adds	r5, #1
 80165a6:	4630      	mov	r0, r6
 80165a8:	f04f 0c00 	mov.w	ip, #0
 80165ac:	f857 2b04 	ldr.w	r2, [r7], #4
 80165b0:	f8d0 e000 	ldr.w	lr, [r0]
 80165b4:	b293      	uxth	r3, r2
 80165b6:	ebac 0303 	sub.w	r3, ip, r3
 80165ba:	0c12      	lsrs	r2, r2, #16
 80165bc:	fa13 f38e 	uxtah	r3, r3, lr
 80165c0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80165c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80165c8:	b29b      	uxth	r3, r3
 80165ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80165ce:	45b9      	cmp	r9, r7
 80165d0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80165d4:	f840 3b04 	str.w	r3, [r0], #4
 80165d8:	d2e8      	bcs.n	80165ac <quorem+0xb0>
 80165da:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80165de:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80165e2:	b92a      	cbnz	r2, 80165f0 <quorem+0xf4>
 80165e4:	3b04      	subs	r3, #4
 80165e6:	429e      	cmp	r6, r3
 80165e8:	461a      	mov	r2, r3
 80165ea:	d30b      	bcc.n	8016604 <quorem+0x108>
 80165ec:	f8c8 4010 	str.w	r4, [r8, #16]
 80165f0:	4628      	mov	r0, r5
 80165f2:	b003      	add	sp, #12
 80165f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80165f8:	6812      	ldr	r2, [r2, #0]
 80165fa:	3b04      	subs	r3, #4
 80165fc:	2a00      	cmp	r2, #0
 80165fe:	d1ca      	bne.n	8016596 <quorem+0x9a>
 8016600:	3c01      	subs	r4, #1
 8016602:	e7c5      	b.n	8016590 <quorem+0x94>
 8016604:	6812      	ldr	r2, [r2, #0]
 8016606:	3b04      	subs	r3, #4
 8016608:	2a00      	cmp	r2, #0
 801660a:	d1ef      	bne.n	80165ec <quorem+0xf0>
 801660c:	3c01      	subs	r4, #1
 801660e:	e7ea      	b.n	80165e6 <quorem+0xea>
 8016610:	2000      	movs	r0, #0
 8016612:	e7ee      	b.n	80165f2 <quorem+0xf6>
 8016614:	0000      	movs	r0, r0
	...

08016618 <_dtoa_r>:
 8016618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801661c:	ec57 6b10 	vmov	r6, r7, d0
 8016620:	b097      	sub	sp, #92	; 0x5c
 8016622:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016624:	9106      	str	r1, [sp, #24]
 8016626:	4604      	mov	r4, r0
 8016628:	920b      	str	r2, [sp, #44]	; 0x2c
 801662a:	9312      	str	r3, [sp, #72]	; 0x48
 801662c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8016630:	e9cd 6700 	strd	r6, r7, [sp]
 8016634:	b93d      	cbnz	r5, 8016646 <_dtoa_r+0x2e>
 8016636:	2010      	movs	r0, #16
 8016638:	f001 f8ee 	bl	8017818 <malloc>
 801663c:	6260      	str	r0, [r4, #36]	; 0x24
 801663e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8016642:	6005      	str	r5, [r0, #0]
 8016644:	60c5      	str	r5, [r0, #12]
 8016646:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016648:	6819      	ldr	r1, [r3, #0]
 801664a:	b151      	cbz	r1, 8016662 <_dtoa_r+0x4a>
 801664c:	685a      	ldr	r2, [r3, #4]
 801664e:	604a      	str	r2, [r1, #4]
 8016650:	2301      	movs	r3, #1
 8016652:	4093      	lsls	r3, r2
 8016654:	608b      	str	r3, [r1, #8]
 8016656:	4620      	mov	r0, r4
 8016658:	f001 f937 	bl	80178ca <_Bfree>
 801665c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801665e:	2200      	movs	r2, #0
 8016660:	601a      	str	r2, [r3, #0]
 8016662:	1e3b      	subs	r3, r7, #0
 8016664:	bfbb      	ittet	lt
 8016666:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801666a:	9301      	strlt	r3, [sp, #4]
 801666c:	2300      	movge	r3, #0
 801666e:	2201      	movlt	r2, #1
 8016670:	bfac      	ite	ge
 8016672:	f8c8 3000 	strge.w	r3, [r8]
 8016676:	f8c8 2000 	strlt.w	r2, [r8]
 801667a:	4baf      	ldr	r3, [pc, #700]	; (8016938 <_dtoa_r+0x320>)
 801667c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8016680:	ea33 0308 	bics.w	r3, r3, r8
 8016684:	d114      	bne.n	80166b0 <_dtoa_r+0x98>
 8016686:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016688:	f242 730f 	movw	r3, #9999	; 0x270f
 801668c:	6013      	str	r3, [r2, #0]
 801668e:	9b00      	ldr	r3, [sp, #0]
 8016690:	b923      	cbnz	r3, 801669c <_dtoa_r+0x84>
 8016692:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8016696:	2800      	cmp	r0, #0
 8016698:	f000 8542 	beq.w	8017120 <_dtoa_r+0xb08>
 801669c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801669e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801694c <_dtoa_r+0x334>
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	f000 8544 	beq.w	8017130 <_dtoa_r+0xb18>
 80166a8:	f10b 0303 	add.w	r3, fp, #3
 80166ac:	f000 bd3e 	b.w	801712c <_dtoa_r+0xb14>
 80166b0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80166b4:	2200      	movs	r2, #0
 80166b6:	2300      	movs	r3, #0
 80166b8:	4630      	mov	r0, r6
 80166ba:	4639      	mov	r1, r7
 80166bc:	f7ea fa1c 	bl	8000af8 <__aeabi_dcmpeq>
 80166c0:	4681      	mov	r9, r0
 80166c2:	b168      	cbz	r0, 80166e0 <_dtoa_r+0xc8>
 80166c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80166c6:	2301      	movs	r3, #1
 80166c8:	6013      	str	r3, [r2, #0]
 80166ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	f000 8524 	beq.w	801711a <_dtoa_r+0xb02>
 80166d2:	4b9a      	ldr	r3, [pc, #616]	; (801693c <_dtoa_r+0x324>)
 80166d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80166d6:	f103 3bff 	add.w	fp, r3, #4294967295
 80166da:	6013      	str	r3, [r2, #0]
 80166dc:	f000 bd28 	b.w	8017130 <_dtoa_r+0xb18>
 80166e0:	aa14      	add	r2, sp, #80	; 0x50
 80166e2:	a915      	add	r1, sp, #84	; 0x54
 80166e4:	ec47 6b10 	vmov	d0, r6, r7
 80166e8:	4620      	mov	r0, r4
 80166ea:	f001 fbfb 	bl	8017ee4 <__d2b>
 80166ee:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80166f2:	9004      	str	r0, [sp, #16]
 80166f4:	2d00      	cmp	r5, #0
 80166f6:	d07c      	beq.n	80167f2 <_dtoa_r+0x1da>
 80166f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80166fc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8016700:	46b2      	mov	sl, r6
 8016702:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8016706:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801670a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801670e:	2200      	movs	r2, #0
 8016710:	4b8b      	ldr	r3, [pc, #556]	; (8016940 <_dtoa_r+0x328>)
 8016712:	4650      	mov	r0, sl
 8016714:	4659      	mov	r1, fp
 8016716:	f7e9 fdcf 	bl	80002b8 <__aeabi_dsub>
 801671a:	a381      	add	r3, pc, #516	; (adr r3, 8016920 <_dtoa_r+0x308>)
 801671c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016720:	f7e9 ff82 	bl	8000628 <__aeabi_dmul>
 8016724:	a380      	add	r3, pc, #512	; (adr r3, 8016928 <_dtoa_r+0x310>)
 8016726:	e9d3 2300 	ldrd	r2, r3, [r3]
 801672a:	f7e9 fdc7 	bl	80002bc <__adddf3>
 801672e:	4606      	mov	r6, r0
 8016730:	4628      	mov	r0, r5
 8016732:	460f      	mov	r7, r1
 8016734:	f7e9 ff0e 	bl	8000554 <__aeabi_i2d>
 8016738:	a37d      	add	r3, pc, #500	; (adr r3, 8016930 <_dtoa_r+0x318>)
 801673a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801673e:	f7e9 ff73 	bl	8000628 <__aeabi_dmul>
 8016742:	4602      	mov	r2, r0
 8016744:	460b      	mov	r3, r1
 8016746:	4630      	mov	r0, r6
 8016748:	4639      	mov	r1, r7
 801674a:	f7e9 fdb7 	bl	80002bc <__adddf3>
 801674e:	4606      	mov	r6, r0
 8016750:	460f      	mov	r7, r1
 8016752:	f7ea fa19 	bl	8000b88 <__aeabi_d2iz>
 8016756:	2200      	movs	r2, #0
 8016758:	4682      	mov	sl, r0
 801675a:	2300      	movs	r3, #0
 801675c:	4630      	mov	r0, r6
 801675e:	4639      	mov	r1, r7
 8016760:	f7ea f9d4 	bl	8000b0c <__aeabi_dcmplt>
 8016764:	b148      	cbz	r0, 801677a <_dtoa_r+0x162>
 8016766:	4650      	mov	r0, sl
 8016768:	f7e9 fef4 	bl	8000554 <__aeabi_i2d>
 801676c:	4632      	mov	r2, r6
 801676e:	463b      	mov	r3, r7
 8016770:	f7ea f9c2 	bl	8000af8 <__aeabi_dcmpeq>
 8016774:	b908      	cbnz	r0, 801677a <_dtoa_r+0x162>
 8016776:	f10a 3aff 	add.w	sl, sl, #4294967295
 801677a:	f1ba 0f16 	cmp.w	sl, #22
 801677e:	d859      	bhi.n	8016834 <_dtoa_r+0x21c>
 8016780:	4970      	ldr	r1, [pc, #448]	; (8016944 <_dtoa_r+0x32c>)
 8016782:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8016786:	e9dd 2300 	ldrd	r2, r3, [sp]
 801678a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801678e:	f7ea f9db 	bl	8000b48 <__aeabi_dcmpgt>
 8016792:	2800      	cmp	r0, #0
 8016794:	d050      	beq.n	8016838 <_dtoa_r+0x220>
 8016796:	f10a 3aff 	add.w	sl, sl, #4294967295
 801679a:	2300      	movs	r3, #0
 801679c:	930f      	str	r3, [sp, #60]	; 0x3c
 801679e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80167a0:	1b5d      	subs	r5, r3, r5
 80167a2:	f1b5 0801 	subs.w	r8, r5, #1
 80167a6:	bf49      	itett	mi
 80167a8:	f1c5 0301 	rsbmi	r3, r5, #1
 80167ac:	2300      	movpl	r3, #0
 80167ae:	9305      	strmi	r3, [sp, #20]
 80167b0:	f04f 0800 	movmi.w	r8, #0
 80167b4:	bf58      	it	pl
 80167b6:	9305      	strpl	r3, [sp, #20]
 80167b8:	f1ba 0f00 	cmp.w	sl, #0
 80167bc:	db3e      	blt.n	801683c <_dtoa_r+0x224>
 80167be:	2300      	movs	r3, #0
 80167c0:	44d0      	add	r8, sl
 80167c2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80167c6:	9307      	str	r3, [sp, #28]
 80167c8:	9b06      	ldr	r3, [sp, #24]
 80167ca:	2b09      	cmp	r3, #9
 80167cc:	f200 8090 	bhi.w	80168f0 <_dtoa_r+0x2d8>
 80167d0:	2b05      	cmp	r3, #5
 80167d2:	bfc4      	itt	gt
 80167d4:	3b04      	subgt	r3, #4
 80167d6:	9306      	strgt	r3, [sp, #24]
 80167d8:	9b06      	ldr	r3, [sp, #24]
 80167da:	f1a3 0302 	sub.w	r3, r3, #2
 80167de:	bfcc      	ite	gt
 80167e0:	2500      	movgt	r5, #0
 80167e2:	2501      	movle	r5, #1
 80167e4:	2b03      	cmp	r3, #3
 80167e6:	f200 808f 	bhi.w	8016908 <_dtoa_r+0x2f0>
 80167ea:	e8df f003 	tbb	[pc, r3]
 80167ee:	7f7d      	.short	0x7f7d
 80167f0:	7131      	.short	0x7131
 80167f2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80167f6:	441d      	add	r5, r3
 80167f8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80167fc:	2820      	cmp	r0, #32
 80167fe:	dd13      	ble.n	8016828 <_dtoa_r+0x210>
 8016800:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8016804:	9b00      	ldr	r3, [sp, #0]
 8016806:	fa08 f800 	lsl.w	r8, r8, r0
 801680a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801680e:	fa23 f000 	lsr.w	r0, r3, r0
 8016812:	ea48 0000 	orr.w	r0, r8, r0
 8016816:	f7e9 fe8d 	bl	8000534 <__aeabi_ui2d>
 801681a:	2301      	movs	r3, #1
 801681c:	4682      	mov	sl, r0
 801681e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8016822:	3d01      	subs	r5, #1
 8016824:	9313      	str	r3, [sp, #76]	; 0x4c
 8016826:	e772      	b.n	801670e <_dtoa_r+0xf6>
 8016828:	9b00      	ldr	r3, [sp, #0]
 801682a:	f1c0 0020 	rsb	r0, r0, #32
 801682e:	fa03 f000 	lsl.w	r0, r3, r0
 8016832:	e7f0      	b.n	8016816 <_dtoa_r+0x1fe>
 8016834:	2301      	movs	r3, #1
 8016836:	e7b1      	b.n	801679c <_dtoa_r+0x184>
 8016838:	900f      	str	r0, [sp, #60]	; 0x3c
 801683a:	e7b0      	b.n	801679e <_dtoa_r+0x186>
 801683c:	9b05      	ldr	r3, [sp, #20]
 801683e:	eba3 030a 	sub.w	r3, r3, sl
 8016842:	9305      	str	r3, [sp, #20]
 8016844:	f1ca 0300 	rsb	r3, sl, #0
 8016848:	9307      	str	r3, [sp, #28]
 801684a:	2300      	movs	r3, #0
 801684c:	930e      	str	r3, [sp, #56]	; 0x38
 801684e:	e7bb      	b.n	80167c8 <_dtoa_r+0x1b0>
 8016850:	2301      	movs	r3, #1
 8016852:	930a      	str	r3, [sp, #40]	; 0x28
 8016854:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016856:	2b00      	cmp	r3, #0
 8016858:	dd59      	ble.n	801690e <_dtoa_r+0x2f6>
 801685a:	9302      	str	r3, [sp, #8]
 801685c:	4699      	mov	r9, r3
 801685e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8016860:	2200      	movs	r2, #0
 8016862:	6072      	str	r2, [r6, #4]
 8016864:	2204      	movs	r2, #4
 8016866:	f102 0014 	add.w	r0, r2, #20
 801686a:	4298      	cmp	r0, r3
 801686c:	6871      	ldr	r1, [r6, #4]
 801686e:	d953      	bls.n	8016918 <_dtoa_r+0x300>
 8016870:	4620      	mov	r0, r4
 8016872:	f000 fff6 	bl	8017862 <_Balloc>
 8016876:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016878:	6030      	str	r0, [r6, #0]
 801687a:	f1b9 0f0e 	cmp.w	r9, #14
 801687e:	f8d3 b000 	ldr.w	fp, [r3]
 8016882:	f200 80e6 	bhi.w	8016a52 <_dtoa_r+0x43a>
 8016886:	2d00      	cmp	r5, #0
 8016888:	f000 80e3 	beq.w	8016a52 <_dtoa_r+0x43a>
 801688c:	ed9d 7b00 	vldr	d7, [sp]
 8016890:	f1ba 0f00 	cmp.w	sl, #0
 8016894:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8016898:	dd74      	ble.n	8016984 <_dtoa_r+0x36c>
 801689a:	4a2a      	ldr	r2, [pc, #168]	; (8016944 <_dtoa_r+0x32c>)
 801689c:	f00a 030f 	and.w	r3, sl, #15
 80168a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80168a4:	ed93 7b00 	vldr	d7, [r3]
 80168a8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80168ac:	06f0      	lsls	r0, r6, #27
 80168ae:	ed8d 7b08 	vstr	d7, [sp, #32]
 80168b2:	d565      	bpl.n	8016980 <_dtoa_r+0x368>
 80168b4:	4b24      	ldr	r3, [pc, #144]	; (8016948 <_dtoa_r+0x330>)
 80168b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80168ba:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80168be:	f7e9 ffdd 	bl	800087c <__aeabi_ddiv>
 80168c2:	e9cd 0100 	strd	r0, r1, [sp]
 80168c6:	f006 060f 	and.w	r6, r6, #15
 80168ca:	2503      	movs	r5, #3
 80168cc:	4f1e      	ldr	r7, [pc, #120]	; (8016948 <_dtoa_r+0x330>)
 80168ce:	e04c      	b.n	801696a <_dtoa_r+0x352>
 80168d0:	2301      	movs	r3, #1
 80168d2:	930a      	str	r3, [sp, #40]	; 0x28
 80168d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80168d6:	4453      	add	r3, sl
 80168d8:	f103 0901 	add.w	r9, r3, #1
 80168dc:	9302      	str	r3, [sp, #8]
 80168de:	464b      	mov	r3, r9
 80168e0:	2b01      	cmp	r3, #1
 80168e2:	bfb8      	it	lt
 80168e4:	2301      	movlt	r3, #1
 80168e6:	e7ba      	b.n	801685e <_dtoa_r+0x246>
 80168e8:	2300      	movs	r3, #0
 80168ea:	e7b2      	b.n	8016852 <_dtoa_r+0x23a>
 80168ec:	2300      	movs	r3, #0
 80168ee:	e7f0      	b.n	80168d2 <_dtoa_r+0x2ba>
 80168f0:	2501      	movs	r5, #1
 80168f2:	2300      	movs	r3, #0
 80168f4:	9306      	str	r3, [sp, #24]
 80168f6:	950a      	str	r5, [sp, #40]	; 0x28
 80168f8:	f04f 33ff 	mov.w	r3, #4294967295
 80168fc:	9302      	str	r3, [sp, #8]
 80168fe:	4699      	mov	r9, r3
 8016900:	2200      	movs	r2, #0
 8016902:	2312      	movs	r3, #18
 8016904:	920b      	str	r2, [sp, #44]	; 0x2c
 8016906:	e7aa      	b.n	801685e <_dtoa_r+0x246>
 8016908:	2301      	movs	r3, #1
 801690a:	930a      	str	r3, [sp, #40]	; 0x28
 801690c:	e7f4      	b.n	80168f8 <_dtoa_r+0x2e0>
 801690e:	2301      	movs	r3, #1
 8016910:	9302      	str	r3, [sp, #8]
 8016912:	4699      	mov	r9, r3
 8016914:	461a      	mov	r2, r3
 8016916:	e7f5      	b.n	8016904 <_dtoa_r+0x2ec>
 8016918:	3101      	adds	r1, #1
 801691a:	6071      	str	r1, [r6, #4]
 801691c:	0052      	lsls	r2, r2, #1
 801691e:	e7a2      	b.n	8016866 <_dtoa_r+0x24e>
 8016920:	636f4361 	.word	0x636f4361
 8016924:	3fd287a7 	.word	0x3fd287a7
 8016928:	8b60c8b3 	.word	0x8b60c8b3
 801692c:	3fc68a28 	.word	0x3fc68a28
 8016930:	509f79fb 	.word	0x509f79fb
 8016934:	3fd34413 	.word	0x3fd34413
 8016938:	7ff00000 	.word	0x7ff00000
 801693c:	0801943c 	.word	0x0801943c
 8016940:	3ff80000 	.word	0x3ff80000
 8016944:	08019340 	.word	0x08019340
 8016948:	08019318 	.word	0x08019318
 801694c:	08019309 	.word	0x08019309
 8016950:	07f1      	lsls	r1, r6, #31
 8016952:	d508      	bpl.n	8016966 <_dtoa_r+0x34e>
 8016954:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016958:	e9d7 2300 	ldrd	r2, r3, [r7]
 801695c:	f7e9 fe64 	bl	8000628 <__aeabi_dmul>
 8016960:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016964:	3501      	adds	r5, #1
 8016966:	1076      	asrs	r6, r6, #1
 8016968:	3708      	adds	r7, #8
 801696a:	2e00      	cmp	r6, #0
 801696c:	d1f0      	bne.n	8016950 <_dtoa_r+0x338>
 801696e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016972:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016976:	f7e9 ff81 	bl	800087c <__aeabi_ddiv>
 801697a:	e9cd 0100 	strd	r0, r1, [sp]
 801697e:	e01a      	b.n	80169b6 <_dtoa_r+0x39e>
 8016980:	2502      	movs	r5, #2
 8016982:	e7a3      	b.n	80168cc <_dtoa_r+0x2b4>
 8016984:	f000 80a0 	beq.w	8016ac8 <_dtoa_r+0x4b0>
 8016988:	f1ca 0600 	rsb	r6, sl, #0
 801698c:	4b9f      	ldr	r3, [pc, #636]	; (8016c0c <_dtoa_r+0x5f4>)
 801698e:	4fa0      	ldr	r7, [pc, #640]	; (8016c10 <_dtoa_r+0x5f8>)
 8016990:	f006 020f 	and.w	r2, r6, #15
 8016994:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016998:	e9d3 2300 	ldrd	r2, r3, [r3]
 801699c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80169a0:	f7e9 fe42 	bl	8000628 <__aeabi_dmul>
 80169a4:	e9cd 0100 	strd	r0, r1, [sp]
 80169a8:	1136      	asrs	r6, r6, #4
 80169aa:	2300      	movs	r3, #0
 80169ac:	2502      	movs	r5, #2
 80169ae:	2e00      	cmp	r6, #0
 80169b0:	d17f      	bne.n	8016ab2 <_dtoa_r+0x49a>
 80169b2:	2b00      	cmp	r3, #0
 80169b4:	d1e1      	bne.n	801697a <_dtoa_r+0x362>
 80169b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80169b8:	2b00      	cmp	r3, #0
 80169ba:	f000 8087 	beq.w	8016acc <_dtoa_r+0x4b4>
 80169be:	e9dd 6700 	ldrd	r6, r7, [sp]
 80169c2:	2200      	movs	r2, #0
 80169c4:	4b93      	ldr	r3, [pc, #588]	; (8016c14 <_dtoa_r+0x5fc>)
 80169c6:	4630      	mov	r0, r6
 80169c8:	4639      	mov	r1, r7
 80169ca:	f7ea f89f 	bl	8000b0c <__aeabi_dcmplt>
 80169ce:	2800      	cmp	r0, #0
 80169d0:	d07c      	beq.n	8016acc <_dtoa_r+0x4b4>
 80169d2:	f1b9 0f00 	cmp.w	r9, #0
 80169d6:	d079      	beq.n	8016acc <_dtoa_r+0x4b4>
 80169d8:	9b02      	ldr	r3, [sp, #8]
 80169da:	2b00      	cmp	r3, #0
 80169dc:	dd35      	ble.n	8016a4a <_dtoa_r+0x432>
 80169de:	f10a 33ff 	add.w	r3, sl, #4294967295
 80169e2:	9308      	str	r3, [sp, #32]
 80169e4:	4639      	mov	r1, r7
 80169e6:	2200      	movs	r2, #0
 80169e8:	4b8b      	ldr	r3, [pc, #556]	; (8016c18 <_dtoa_r+0x600>)
 80169ea:	4630      	mov	r0, r6
 80169ec:	f7e9 fe1c 	bl	8000628 <__aeabi_dmul>
 80169f0:	e9cd 0100 	strd	r0, r1, [sp]
 80169f4:	9f02      	ldr	r7, [sp, #8]
 80169f6:	3501      	adds	r5, #1
 80169f8:	4628      	mov	r0, r5
 80169fa:	f7e9 fdab 	bl	8000554 <__aeabi_i2d>
 80169fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016a02:	f7e9 fe11 	bl	8000628 <__aeabi_dmul>
 8016a06:	2200      	movs	r2, #0
 8016a08:	4b84      	ldr	r3, [pc, #528]	; (8016c1c <_dtoa_r+0x604>)
 8016a0a:	f7e9 fc57 	bl	80002bc <__adddf3>
 8016a0e:	4605      	mov	r5, r0
 8016a10:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8016a14:	2f00      	cmp	r7, #0
 8016a16:	d15d      	bne.n	8016ad4 <_dtoa_r+0x4bc>
 8016a18:	2200      	movs	r2, #0
 8016a1a:	4b81      	ldr	r3, [pc, #516]	; (8016c20 <_dtoa_r+0x608>)
 8016a1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016a20:	f7e9 fc4a 	bl	80002b8 <__aeabi_dsub>
 8016a24:	462a      	mov	r2, r5
 8016a26:	4633      	mov	r3, r6
 8016a28:	e9cd 0100 	strd	r0, r1, [sp]
 8016a2c:	f7ea f88c 	bl	8000b48 <__aeabi_dcmpgt>
 8016a30:	2800      	cmp	r0, #0
 8016a32:	f040 8288 	bne.w	8016f46 <_dtoa_r+0x92e>
 8016a36:	462a      	mov	r2, r5
 8016a38:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8016a3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016a40:	f7ea f864 	bl	8000b0c <__aeabi_dcmplt>
 8016a44:	2800      	cmp	r0, #0
 8016a46:	f040 827c 	bne.w	8016f42 <_dtoa_r+0x92a>
 8016a4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016a4e:	e9cd 2300 	strd	r2, r3, [sp]
 8016a52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016a54:	2b00      	cmp	r3, #0
 8016a56:	f2c0 8150 	blt.w	8016cfa <_dtoa_r+0x6e2>
 8016a5a:	f1ba 0f0e 	cmp.w	sl, #14
 8016a5e:	f300 814c 	bgt.w	8016cfa <_dtoa_r+0x6e2>
 8016a62:	4b6a      	ldr	r3, [pc, #424]	; (8016c0c <_dtoa_r+0x5f4>)
 8016a64:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8016a68:	ed93 7b00 	vldr	d7, [r3]
 8016a6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016a6e:	2b00      	cmp	r3, #0
 8016a70:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016a74:	f280 80d8 	bge.w	8016c28 <_dtoa_r+0x610>
 8016a78:	f1b9 0f00 	cmp.w	r9, #0
 8016a7c:	f300 80d4 	bgt.w	8016c28 <_dtoa_r+0x610>
 8016a80:	f040 825e 	bne.w	8016f40 <_dtoa_r+0x928>
 8016a84:	2200      	movs	r2, #0
 8016a86:	4b66      	ldr	r3, [pc, #408]	; (8016c20 <_dtoa_r+0x608>)
 8016a88:	ec51 0b17 	vmov	r0, r1, d7
 8016a8c:	f7e9 fdcc 	bl	8000628 <__aeabi_dmul>
 8016a90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016a94:	f7ea f84e 	bl	8000b34 <__aeabi_dcmpge>
 8016a98:	464f      	mov	r7, r9
 8016a9a:	464e      	mov	r6, r9
 8016a9c:	2800      	cmp	r0, #0
 8016a9e:	f040 8234 	bne.w	8016f0a <_dtoa_r+0x8f2>
 8016aa2:	2331      	movs	r3, #49	; 0x31
 8016aa4:	f10b 0501 	add.w	r5, fp, #1
 8016aa8:	f88b 3000 	strb.w	r3, [fp]
 8016aac:	f10a 0a01 	add.w	sl, sl, #1
 8016ab0:	e22f      	b.n	8016f12 <_dtoa_r+0x8fa>
 8016ab2:	07f2      	lsls	r2, r6, #31
 8016ab4:	d505      	bpl.n	8016ac2 <_dtoa_r+0x4aa>
 8016ab6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016aba:	f7e9 fdb5 	bl	8000628 <__aeabi_dmul>
 8016abe:	3501      	adds	r5, #1
 8016ac0:	2301      	movs	r3, #1
 8016ac2:	1076      	asrs	r6, r6, #1
 8016ac4:	3708      	adds	r7, #8
 8016ac6:	e772      	b.n	80169ae <_dtoa_r+0x396>
 8016ac8:	2502      	movs	r5, #2
 8016aca:	e774      	b.n	80169b6 <_dtoa_r+0x39e>
 8016acc:	f8cd a020 	str.w	sl, [sp, #32]
 8016ad0:	464f      	mov	r7, r9
 8016ad2:	e791      	b.n	80169f8 <_dtoa_r+0x3e0>
 8016ad4:	4b4d      	ldr	r3, [pc, #308]	; (8016c0c <_dtoa_r+0x5f4>)
 8016ad6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8016ada:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8016ade:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016ae0:	2b00      	cmp	r3, #0
 8016ae2:	d047      	beq.n	8016b74 <_dtoa_r+0x55c>
 8016ae4:	4602      	mov	r2, r0
 8016ae6:	460b      	mov	r3, r1
 8016ae8:	2000      	movs	r0, #0
 8016aea:	494e      	ldr	r1, [pc, #312]	; (8016c24 <_dtoa_r+0x60c>)
 8016aec:	f7e9 fec6 	bl	800087c <__aeabi_ddiv>
 8016af0:	462a      	mov	r2, r5
 8016af2:	4633      	mov	r3, r6
 8016af4:	f7e9 fbe0 	bl	80002b8 <__aeabi_dsub>
 8016af8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8016afc:	465d      	mov	r5, fp
 8016afe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016b02:	f7ea f841 	bl	8000b88 <__aeabi_d2iz>
 8016b06:	4606      	mov	r6, r0
 8016b08:	f7e9 fd24 	bl	8000554 <__aeabi_i2d>
 8016b0c:	4602      	mov	r2, r0
 8016b0e:	460b      	mov	r3, r1
 8016b10:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016b14:	f7e9 fbd0 	bl	80002b8 <__aeabi_dsub>
 8016b18:	3630      	adds	r6, #48	; 0x30
 8016b1a:	f805 6b01 	strb.w	r6, [r5], #1
 8016b1e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016b22:	e9cd 0100 	strd	r0, r1, [sp]
 8016b26:	f7e9 fff1 	bl	8000b0c <__aeabi_dcmplt>
 8016b2a:	2800      	cmp	r0, #0
 8016b2c:	d163      	bne.n	8016bf6 <_dtoa_r+0x5de>
 8016b2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016b32:	2000      	movs	r0, #0
 8016b34:	4937      	ldr	r1, [pc, #220]	; (8016c14 <_dtoa_r+0x5fc>)
 8016b36:	f7e9 fbbf 	bl	80002b8 <__aeabi_dsub>
 8016b3a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016b3e:	f7e9 ffe5 	bl	8000b0c <__aeabi_dcmplt>
 8016b42:	2800      	cmp	r0, #0
 8016b44:	f040 80b7 	bne.w	8016cb6 <_dtoa_r+0x69e>
 8016b48:	eba5 030b 	sub.w	r3, r5, fp
 8016b4c:	429f      	cmp	r7, r3
 8016b4e:	f77f af7c 	ble.w	8016a4a <_dtoa_r+0x432>
 8016b52:	2200      	movs	r2, #0
 8016b54:	4b30      	ldr	r3, [pc, #192]	; (8016c18 <_dtoa_r+0x600>)
 8016b56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8016b5a:	f7e9 fd65 	bl	8000628 <__aeabi_dmul>
 8016b5e:	2200      	movs	r2, #0
 8016b60:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8016b64:	4b2c      	ldr	r3, [pc, #176]	; (8016c18 <_dtoa_r+0x600>)
 8016b66:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016b6a:	f7e9 fd5d 	bl	8000628 <__aeabi_dmul>
 8016b6e:	e9cd 0100 	strd	r0, r1, [sp]
 8016b72:	e7c4      	b.n	8016afe <_dtoa_r+0x4e6>
 8016b74:	462a      	mov	r2, r5
 8016b76:	4633      	mov	r3, r6
 8016b78:	f7e9 fd56 	bl	8000628 <__aeabi_dmul>
 8016b7c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8016b80:	eb0b 0507 	add.w	r5, fp, r7
 8016b84:	465e      	mov	r6, fp
 8016b86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016b8a:	f7e9 fffd 	bl	8000b88 <__aeabi_d2iz>
 8016b8e:	4607      	mov	r7, r0
 8016b90:	f7e9 fce0 	bl	8000554 <__aeabi_i2d>
 8016b94:	3730      	adds	r7, #48	; 0x30
 8016b96:	4602      	mov	r2, r0
 8016b98:	460b      	mov	r3, r1
 8016b9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016b9e:	f7e9 fb8b 	bl	80002b8 <__aeabi_dsub>
 8016ba2:	f806 7b01 	strb.w	r7, [r6], #1
 8016ba6:	42ae      	cmp	r6, r5
 8016ba8:	e9cd 0100 	strd	r0, r1, [sp]
 8016bac:	f04f 0200 	mov.w	r2, #0
 8016bb0:	d126      	bne.n	8016c00 <_dtoa_r+0x5e8>
 8016bb2:	4b1c      	ldr	r3, [pc, #112]	; (8016c24 <_dtoa_r+0x60c>)
 8016bb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8016bb8:	f7e9 fb80 	bl	80002bc <__adddf3>
 8016bbc:	4602      	mov	r2, r0
 8016bbe:	460b      	mov	r3, r1
 8016bc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016bc4:	f7e9 ffc0 	bl	8000b48 <__aeabi_dcmpgt>
 8016bc8:	2800      	cmp	r0, #0
 8016bca:	d174      	bne.n	8016cb6 <_dtoa_r+0x69e>
 8016bcc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016bd0:	2000      	movs	r0, #0
 8016bd2:	4914      	ldr	r1, [pc, #80]	; (8016c24 <_dtoa_r+0x60c>)
 8016bd4:	f7e9 fb70 	bl	80002b8 <__aeabi_dsub>
 8016bd8:	4602      	mov	r2, r0
 8016bda:	460b      	mov	r3, r1
 8016bdc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016be0:	f7e9 ff94 	bl	8000b0c <__aeabi_dcmplt>
 8016be4:	2800      	cmp	r0, #0
 8016be6:	f43f af30 	beq.w	8016a4a <_dtoa_r+0x432>
 8016bea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016bee:	2b30      	cmp	r3, #48	; 0x30
 8016bf0:	f105 32ff 	add.w	r2, r5, #4294967295
 8016bf4:	d002      	beq.n	8016bfc <_dtoa_r+0x5e4>
 8016bf6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8016bfa:	e04a      	b.n	8016c92 <_dtoa_r+0x67a>
 8016bfc:	4615      	mov	r5, r2
 8016bfe:	e7f4      	b.n	8016bea <_dtoa_r+0x5d2>
 8016c00:	4b05      	ldr	r3, [pc, #20]	; (8016c18 <_dtoa_r+0x600>)
 8016c02:	f7e9 fd11 	bl	8000628 <__aeabi_dmul>
 8016c06:	e9cd 0100 	strd	r0, r1, [sp]
 8016c0a:	e7bc      	b.n	8016b86 <_dtoa_r+0x56e>
 8016c0c:	08019340 	.word	0x08019340
 8016c10:	08019318 	.word	0x08019318
 8016c14:	3ff00000 	.word	0x3ff00000
 8016c18:	40240000 	.word	0x40240000
 8016c1c:	401c0000 	.word	0x401c0000
 8016c20:	40140000 	.word	0x40140000
 8016c24:	3fe00000 	.word	0x3fe00000
 8016c28:	e9dd 6700 	ldrd	r6, r7, [sp]
 8016c2c:	465d      	mov	r5, fp
 8016c2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016c32:	4630      	mov	r0, r6
 8016c34:	4639      	mov	r1, r7
 8016c36:	f7e9 fe21 	bl	800087c <__aeabi_ddiv>
 8016c3a:	f7e9 ffa5 	bl	8000b88 <__aeabi_d2iz>
 8016c3e:	4680      	mov	r8, r0
 8016c40:	f7e9 fc88 	bl	8000554 <__aeabi_i2d>
 8016c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016c48:	f7e9 fcee 	bl	8000628 <__aeabi_dmul>
 8016c4c:	4602      	mov	r2, r0
 8016c4e:	460b      	mov	r3, r1
 8016c50:	4630      	mov	r0, r6
 8016c52:	4639      	mov	r1, r7
 8016c54:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8016c58:	f7e9 fb2e 	bl	80002b8 <__aeabi_dsub>
 8016c5c:	f805 6b01 	strb.w	r6, [r5], #1
 8016c60:	eba5 060b 	sub.w	r6, r5, fp
 8016c64:	45b1      	cmp	r9, r6
 8016c66:	4602      	mov	r2, r0
 8016c68:	460b      	mov	r3, r1
 8016c6a:	d139      	bne.n	8016ce0 <_dtoa_r+0x6c8>
 8016c6c:	f7e9 fb26 	bl	80002bc <__adddf3>
 8016c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016c74:	4606      	mov	r6, r0
 8016c76:	460f      	mov	r7, r1
 8016c78:	f7e9 ff66 	bl	8000b48 <__aeabi_dcmpgt>
 8016c7c:	b9c8      	cbnz	r0, 8016cb2 <_dtoa_r+0x69a>
 8016c7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016c82:	4630      	mov	r0, r6
 8016c84:	4639      	mov	r1, r7
 8016c86:	f7e9 ff37 	bl	8000af8 <__aeabi_dcmpeq>
 8016c8a:	b110      	cbz	r0, 8016c92 <_dtoa_r+0x67a>
 8016c8c:	f018 0f01 	tst.w	r8, #1
 8016c90:	d10f      	bne.n	8016cb2 <_dtoa_r+0x69a>
 8016c92:	9904      	ldr	r1, [sp, #16]
 8016c94:	4620      	mov	r0, r4
 8016c96:	f000 fe18 	bl	80178ca <_Bfree>
 8016c9a:	2300      	movs	r3, #0
 8016c9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016c9e:	702b      	strb	r3, [r5, #0]
 8016ca0:	f10a 0301 	add.w	r3, sl, #1
 8016ca4:	6013      	str	r3, [r2, #0]
 8016ca6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016ca8:	2b00      	cmp	r3, #0
 8016caa:	f000 8241 	beq.w	8017130 <_dtoa_r+0xb18>
 8016cae:	601d      	str	r5, [r3, #0]
 8016cb0:	e23e      	b.n	8017130 <_dtoa_r+0xb18>
 8016cb2:	f8cd a020 	str.w	sl, [sp, #32]
 8016cb6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8016cba:	2a39      	cmp	r2, #57	; 0x39
 8016cbc:	f105 33ff 	add.w	r3, r5, #4294967295
 8016cc0:	d108      	bne.n	8016cd4 <_dtoa_r+0x6bc>
 8016cc2:	459b      	cmp	fp, r3
 8016cc4:	d10a      	bne.n	8016cdc <_dtoa_r+0x6c4>
 8016cc6:	9b08      	ldr	r3, [sp, #32]
 8016cc8:	3301      	adds	r3, #1
 8016cca:	9308      	str	r3, [sp, #32]
 8016ccc:	2330      	movs	r3, #48	; 0x30
 8016cce:	f88b 3000 	strb.w	r3, [fp]
 8016cd2:	465b      	mov	r3, fp
 8016cd4:	781a      	ldrb	r2, [r3, #0]
 8016cd6:	3201      	adds	r2, #1
 8016cd8:	701a      	strb	r2, [r3, #0]
 8016cda:	e78c      	b.n	8016bf6 <_dtoa_r+0x5de>
 8016cdc:	461d      	mov	r5, r3
 8016cde:	e7ea      	b.n	8016cb6 <_dtoa_r+0x69e>
 8016ce0:	2200      	movs	r2, #0
 8016ce2:	4b9b      	ldr	r3, [pc, #620]	; (8016f50 <_dtoa_r+0x938>)
 8016ce4:	f7e9 fca0 	bl	8000628 <__aeabi_dmul>
 8016ce8:	2200      	movs	r2, #0
 8016cea:	2300      	movs	r3, #0
 8016cec:	4606      	mov	r6, r0
 8016cee:	460f      	mov	r7, r1
 8016cf0:	f7e9 ff02 	bl	8000af8 <__aeabi_dcmpeq>
 8016cf4:	2800      	cmp	r0, #0
 8016cf6:	d09a      	beq.n	8016c2e <_dtoa_r+0x616>
 8016cf8:	e7cb      	b.n	8016c92 <_dtoa_r+0x67a>
 8016cfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8016cfc:	2a00      	cmp	r2, #0
 8016cfe:	f000 808b 	beq.w	8016e18 <_dtoa_r+0x800>
 8016d02:	9a06      	ldr	r2, [sp, #24]
 8016d04:	2a01      	cmp	r2, #1
 8016d06:	dc6e      	bgt.n	8016de6 <_dtoa_r+0x7ce>
 8016d08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8016d0a:	2a00      	cmp	r2, #0
 8016d0c:	d067      	beq.n	8016dde <_dtoa_r+0x7c6>
 8016d0e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8016d12:	9f07      	ldr	r7, [sp, #28]
 8016d14:	9d05      	ldr	r5, [sp, #20]
 8016d16:	9a05      	ldr	r2, [sp, #20]
 8016d18:	2101      	movs	r1, #1
 8016d1a:	441a      	add	r2, r3
 8016d1c:	4620      	mov	r0, r4
 8016d1e:	9205      	str	r2, [sp, #20]
 8016d20:	4498      	add	r8, r3
 8016d22:	f000 feb0 	bl	8017a86 <__i2b>
 8016d26:	4606      	mov	r6, r0
 8016d28:	2d00      	cmp	r5, #0
 8016d2a:	dd0c      	ble.n	8016d46 <_dtoa_r+0x72e>
 8016d2c:	f1b8 0f00 	cmp.w	r8, #0
 8016d30:	dd09      	ble.n	8016d46 <_dtoa_r+0x72e>
 8016d32:	4545      	cmp	r5, r8
 8016d34:	9a05      	ldr	r2, [sp, #20]
 8016d36:	462b      	mov	r3, r5
 8016d38:	bfa8      	it	ge
 8016d3a:	4643      	movge	r3, r8
 8016d3c:	1ad2      	subs	r2, r2, r3
 8016d3e:	9205      	str	r2, [sp, #20]
 8016d40:	1aed      	subs	r5, r5, r3
 8016d42:	eba8 0803 	sub.w	r8, r8, r3
 8016d46:	9b07      	ldr	r3, [sp, #28]
 8016d48:	b1eb      	cbz	r3, 8016d86 <_dtoa_r+0x76e>
 8016d4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016d4c:	2b00      	cmp	r3, #0
 8016d4e:	d067      	beq.n	8016e20 <_dtoa_r+0x808>
 8016d50:	b18f      	cbz	r7, 8016d76 <_dtoa_r+0x75e>
 8016d52:	4631      	mov	r1, r6
 8016d54:	463a      	mov	r2, r7
 8016d56:	4620      	mov	r0, r4
 8016d58:	f000 ff34 	bl	8017bc4 <__pow5mult>
 8016d5c:	9a04      	ldr	r2, [sp, #16]
 8016d5e:	4601      	mov	r1, r0
 8016d60:	4606      	mov	r6, r0
 8016d62:	4620      	mov	r0, r4
 8016d64:	f000 fe98 	bl	8017a98 <__multiply>
 8016d68:	9904      	ldr	r1, [sp, #16]
 8016d6a:	9008      	str	r0, [sp, #32]
 8016d6c:	4620      	mov	r0, r4
 8016d6e:	f000 fdac 	bl	80178ca <_Bfree>
 8016d72:	9b08      	ldr	r3, [sp, #32]
 8016d74:	9304      	str	r3, [sp, #16]
 8016d76:	9b07      	ldr	r3, [sp, #28]
 8016d78:	1bda      	subs	r2, r3, r7
 8016d7a:	d004      	beq.n	8016d86 <_dtoa_r+0x76e>
 8016d7c:	9904      	ldr	r1, [sp, #16]
 8016d7e:	4620      	mov	r0, r4
 8016d80:	f000 ff20 	bl	8017bc4 <__pow5mult>
 8016d84:	9004      	str	r0, [sp, #16]
 8016d86:	2101      	movs	r1, #1
 8016d88:	4620      	mov	r0, r4
 8016d8a:	f000 fe7c 	bl	8017a86 <__i2b>
 8016d8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016d90:	4607      	mov	r7, r0
 8016d92:	2b00      	cmp	r3, #0
 8016d94:	f000 81d0 	beq.w	8017138 <_dtoa_r+0xb20>
 8016d98:	461a      	mov	r2, r3
 8016d9a:	4601      	mov	r1, r0
 8016d9c:	4620      	mov	r0, r4
 8016d9e:	f000 ff11 	bl	8017bc4 <__pow5mult>
 8016da2:	9b06      	ldr	r3, [sp, #24]
 8016da4:	2b01      	cmp	r3, #1
 8016da6:	4607      	mov	r7, r0
 8016da8:	dc40      	bgt.n	8016e2c <_dtoa_r+0x814>
 8016daa:	9b00      	ldr	r3, [sp, #0]
 8016dac:	2b00      	cmp	r3, #0
 8016dae:	d139      	bne.n	8016e24 <_dtoa_r+0x80c>
 8016db0:	9b01      	ldr	r3, [sp, #4]
 8016db2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	d136      	bne.n	8016e28 <_dtoa_r+0x810>
 8016dba:	9b01      	ldr	r3, [sp, #4]
 8016dbc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016dc0:	0d1b      	lsrs	r3, r3, #20
 8016dc2:	051b      	lsls	r3, r3, #20
 8016dc4:	b12b      	cbz	r3, 8016dd2 <_dtoa_r+0x7ba>
 8016dc6:	9b05      	ldr	r3, [sp, #20]
 8016dc8:	3301      	adds	r3, #1
 8016dca:	9305      	str	r3, [sp, #20]
 8016dcc:	f108 0801 	add.w	r8, r8, #1
 8016dd0:	2301      	movs	r3, #1
 8016dd2:	9307      	str	r3, [sp, #28]
 8016dd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016dd6:	2b00      	cmp	r3, #0
 8016dd8:	d12a      	bne.n	8016e30 <_dtoa_r+0x818>
 8016dda:	2001      	movs	r0, #1
 8016ddc:	e030      	b.n	8016e40 <_dtoa_r+0x828>
 8016dde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016de0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8016de4:	e795      	b.n	8016d12 <_dtoa_r+0x6fa>
 8016de6:	9b07      	ldr	r3, [sp, #28]
 8016de8:	f109 37ff 	add.w	r7, r9, #4294967295
 8016dec:	42bb      	cmp	r3, r7
 8016dee:	bfbf      	itttt	lt
 8016df0:	9b07      	ldrlt	r3, [sp, #28]
 8016df2:	9707      	strlt	r7, [sp, #28]
 8016df4:	1afa      	sublt	r2, r7, r3
 8016df6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8016df8:	bfbb      	ittet	lt
 8016dfa:	189b      	addlt	r3, r3, r2
 8016dfc:	930e      	strlt	r3, [sp, #56]	; 0x38
 8016dfe:	1bdf      	subge	r7, r3, r7
 8016e00:	2700      	movlt	r7, #0
 8016e02:	f1b9 0f00 	cmp.w	r9, #0
 8016e06:	bfb5      	itete	lt
 8016e08:	9b05      	ldrlt	r3, [sp, #20]
 8016e0a:	9d05      	ldrge	r5, [sp, #20]
 8016e0c:	eba3 0509 	sublt.w	r5, r3, r9
 8016e10:	464b      	movge	r3, r9
 8016e12:	bfb8      	it	lt
 8016e14:	2300      	movlt	r3, #0
 8016e16:	e77e      	b.n	8016d16 <_dtoa_r+0x6fe>
 8016e18:	9f07      	ldr	r7, [sp, #28]
 8016e1a:	9d05      	ldr	r5, [sp, #20]
 8016e1c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8016e1e:	e783      	b.n	8016d28 <_dtoa_r+0x710>
 8016e20:	9a07      	ldr	r2, [sp, #28]
 8016e22:	e7ab      	b.n	8016d7c <_dtoa_r+0x764>
 8016e24:	2300      	movs	r3, #0
 8016e26:	e7d4      	b.n	8016dd2 <_dtoa_r+0x7ba>
 8016e28:	9b00      	ldr	r3, [sp, #0]
 8016e2a:	e7d2      	b.n	8016dd2 <_dtoa_r+0x7ba>
 8016e2c:	2300      	movs	r3, #0
 8016e2e:	9307      	str	r3, [sp, #28]
 8016e30:	693b      	ldr	r3, [r7, #16]
 8016e32:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8016e36:	6918      	ldr	r0, [r3, #16]
 8016e38:	f000 fdd7 	bl	80179ea <__hi0bits>
 8016e3c:	f1c0 0020 	rsb	r0, r0, #32
 8016e40:	4440      	add	r0, r8
 8016e42:	f010 001f 	ands.w	r0, r0, #31
 8016e46:	d047      	beq.n	8016ed8 <_dtoa_r+0x8c0>
 8016e48:	f1c0 0320 	rsb	r3, r0, #32
 8016e4c:	2b04      	cmp	r3, #4
 8016e4e:	dd3b      	ble.n	8016ec8 <_dtoa_r+0x8b0>
 8016e50:	9b05      	ldr	r3, [sp, #20]
 8016e52:	f1c0 001c 	rsb	r0, r0, #28
 8016e56:	4403      	add	r3, r0
 8016e58:	9305      	str	r3, [sp, #20]
 8016e5a:	4405      	add	r5, r0
 8016e5c:	4480      	add	r8, r0
 8016e5e:	9b05      	ldr	r3, [sp, #20]
 8016e60:	2b00      	cmp	r3, #0
 8016e62:	dd05      	ble.n	8016e70 <_dtoa_r+0x858>
 8016e64:	461a      	mov	r2, r3
 8016e66:	9904      	ldr	r1, [sp, #16]
 8016e68:	4620      	mov	r0, r4
 8016e6a:	f000 fef9 	bl	8017c60 <__lshift>
 8016e6e:	9004      	str	r0, [sp, #16]
 8016e70:	f1b8 0f00 	cmp.w	r8, #0
 8016e74:	dd05      	ble.n	8016e82 <_dtoa_r+0x86a>
 8016e76:	4639      	mov	r1, r7
 8016e78:	4642      	mov	r2, r8
 8016e7a:	4620      	mov	r0, r4
 8016e7c:	f000 fef0 	bl	8017c60 <__lshift>
 8016e80:	4607      	mov	r7, r0
 8016e82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016e84:	b353      	cbz	r3, 8016edc <_dtoa_r+0x8c4>
 8016e86:	4639      	mov	r1, r7
 8016e88:	9804      	ldr	r0, [sp, #16]
 8016e8a:	f000 ff3d 	bl	8017d08 <__mcmp>
 8016e8e:	2800      	cmp	r0, #0
 8016e90:	da24      	bge.n	8016edc <_dtoa_r+0x8c4>
 8016e92:	2300      	movs	r3, #0
 8016e94:	220a      	movs	r2, #10
 8016e96:	9904      	ldr	r1, [sp, #16]
 8016e98:	4620      	mov	r0, r4
 8016e9a:	f000 fd2d 	bl	80178f8 <__multadd>
 8016e9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016ea0:	9004      	str	r0, [sp, #16]
 8016ea2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016ea6:	2b00      	cmp	r3, #0
 8016ea8:	f000 814d 	beq.w	8017146 <_dtoa_r+0xb2e>
 8016eac:	2300      	movs	r3, #0
 8016eae:	4631      	mov	r1, r6
 8016eb0:	220a      	movs	r2, #10
 8016eb2:	4620      	mov	r0, r4
 8016eb4:	f000 fd20 	bl	80178f8 <__multadd>
 8016eb8:	9b02      	ldr	r3, [sp, #8]
 8016eba:	2b00      	cmp	r3, #0
 8016ebc:	4606      	mov	r6, r0
 8016ebe:	dc4f      	bgt.n	8016f60 <_dtoa_r+0x948>
 8016ec0:	9b06      	ldr	r3, [sp, #24]
 8016ec2:	2b02      	cmp	r3, #2
 8016ec4:	dd4c      	ble.n	8016f60 <_dtoa_r+0x948>
 8016ec6:	e011      	b.n	8016eec <_dtoa_r+0x8d4>
 8016ec8:	d0c9      	beq.n	8016e5e <_dtoa_r+0x846>
 8016eca:	9a05      	ldr	r2, [sp, #20]
 8016ecc:	331c      	adds	r3, #28
 8016ece:	441a      	add	r2, r3
 8016ed0:	9205      	str	r2, [sp, #20]
 8016ed2:	441d      	add	r5, r3
 8016ed4:	4498      	add	r8, r3
 8016ed6:	e7c2      	b.n	8016e5e <_dtoa_r+0x846>
 8016ed8:	4603      	mov	r3, r0
 8016eda:	e7f6      	b.n	8016eca <_dtoa_r+0x8b2>
 8016edc:	f1b9 0f00 	cmp.w	r9, #0
 8016ee0:	dc38      	bgt.n	8016f54 <_dtoa_r+0x93c>
 8016ee2:	9b06      	ldr	r3, [sp, #24]
 8016ee4:	2b02      	cmp	r3, #2
 8016ee6:	dd35      	ble.n	8016f54 <_dtoa_r+0x93c>
 8016ee8:	f8cd 9008 	str.w	r9, [sp, #8]
 8016eec:	9b02      	ldr	r3, [sp, #8]
 8016eee:	b963      	cbnz	r3, 8016f0a <_dtoa_r+0x8f2>
 8016ef0:	4639      	mov	r1, r7
 8016ef2:	2205      	movs	r2, #5
 8016ef4:	4620      	mov	r0, r4
 8016ef6:	f000 fcff 	bl	80178f8 <__multadd>
 8016efa:	4601      	mov	r1, r0
 8016efc:	4607      	mov	r7, r0
 8016efe:	9804      	ldr	r0, [sp, #16]
 8016f00:	f000 ff02 	bl	8017d08 <__mcmp>
 8016f04:	2800      	cmp	r0, #0
 8016f06:	f73f adcc 	bgt.w	8016aa2 <_dtoa_r+0x48a>
 8016f0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016f0c:	465d      	mov	r5, fp
 8016f0e:	ea6f 0a03 	mvn.w	sl, r3
 8016f12:	f04f 0900 	mov.w	r9, #0
 8016f16:	4639      	mov	r1, r7
 8016f18:	4620      	mov	r0, r4
 8016f1a:	f000 fcd6 	bl	80178ca <_Bfree>
 8016f1e:	2e00      	cmp	r6, #0
 8016f20:	f43f aeb7 	beq.w	8016c92 <_dtoa_r+0x67a>
 8016f24:	f1b9 0f00 	cmp.w	r9, #0
 8016f28:	d005      	beq.n	8016f36 <_dtoa_r+0x91e>
 8016f2a:	45b1      	cmp	r9, r6
 8016f2c:	d003      	beq.n	8016f36 <_dtoa_r+0x91e>
 8016f2e:	4649      	mov	r1, r9
 8016f30:	4620      	mov	r0, r4
 8016f32:	f000 fcca 	bl	80178ca <_Bfree>
 8016f36:	4631      	mov	r1, r6
 8016f38:	4620      	mov	r0, r4
 8016f3a:	f000 fcc6 	bl	80178ca <_Bfree>
 8016f3e:	e6a8      	b.n	8016c92 <_dtoa_r+0x67a>
 8016f40:	2700      	movs	r7, #0
 8016f42:	463e      	mov	r6, r7
 8016f44:	e7e1      	b.n	8016f0a <_dtoa_r+0x8f2>
 8016f46:	f8dd a020 	ldr.w	sl, [sp, #32]
 8016f4a:	463e      	mov	r6, r7
 8016f4c:	e5a9      	b.n	8016aa2 <_dtoa_r+0x48a>
 8016f4e:	bf00      	nop
 8016f50:	40240000 	.word	0x40240000
 8016f54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016f56:	f8cd 9008 	str.w	r9, [sp, #8]
 8016f5a:	2b00      	cmp	r3, #0
 8016f5c:	f000 80fa 	beq.w	8017154 <_dtoa_r+0xb3c>
 8016f60:	2d00      	cmp	r5, #0
 8016f62:	dd05      	ble.n	8016f70 <_dtoa_r+0x958>
 8016f64:	4631      	mov	r1, r6
 8016f66:	462a      	mov	r2, r5
 8016f68:	4620      	mov	r0, r4
 8016f6a:	f000 fe79 	bl	8017c60 <__lshift>
 8016f6e:	4606      	mov	r6, r0
 8016f70:	9b07      	ldr	r3, [sp, #28]
 8016f72:	2b00      	cmp	r3, #0
 8016f74:	d04c      	beq.n	8017010 <_dtoa_r+0x9f8>
 8016f76:	6871      	ldr	r1, [r6, #4]
 8016f78:	4620      	mov	r0, r4
 8016f7a:	f000 fc72 	bl	8017862 <_Balloc>
 8016f7e:	6932      	ldr	r2, [r6, #16]
 8016f80:	3202      	adds	r2, #2
 8016f82:	4605      	mov	r5, r0
 8016f84:	0092      	lsls	r2, r2, #2
 8016f86:	f106 010c 	add.w	r1, r6, #12
 8016f8a:	300c      	adds	r0, #12
 8016f8c:	f000 fc5e 	bl	801784c <memcpy>
 8016f90:	2201      	movs	r2, #1
 8016f92:	4629      	mov	r1, r5
 8016f94:	4620      	mov	r0, r4
 8016f96:	f000 fe63 	bl	8017c60 <__lshift>
 8016f9a:	9b00      	ldr	r3, [sp, #0]
 8016f9c:	f8cd b014 	str.w	fp, [sp, #20]
 8016fa0:	f003 0301 	and.w	r3, r3, #1
 8016fa4:	46b1      	mov	r9, r6
 8016fa6:	9307      	str	r3, [sp, #28]
 8016fa8:	4606      	mov	r6, r0
 8016faa:	4639      	mov	r1, r7
 8016fac:	9804      	ldr	r0, [sp, #16]
 8016fae:	f7ff faa5 	bl	80164fc <quorem>
 8016fb2:	4649      	mov	r1, r9
 8016fb4:	4605      	mov	r5, r0
 8016fb6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8016fba:	9804      	ldr	r0, [sp, #16]
 8016fbc:	f000 fea4 	bl	8017d08 <__mcmp>
 8016fc0:	4632      	mov	r2, r6
 8016fc2:	9000      	str	r0, [sp, #0]
 8016fc4:	4639      	mov	r1, r7
 8016fc6:	4620      	mov	r0, r4
 8016fc8:	f000 feb8 	bl	8017d3c <__mdiff>
 8016fcc:	68c3      	ldr	r3, [r0, #12]
 8016fce:	4602      	mov	r2, r0
 8016fd0:	bb03      	cbnz	r3, 8017014 <_dtoa_r+0x9fc>
 8016fd2:	4601      	mov	r1, r0
 8016fd4:	9008      	str	r0, [sp, #32]
 8016fd6:	9804      	ldr	r0, [sp, #16]
 8016fd8:	f000 fe96 	bl	8017d08 <__mcmp>
 8016fdc:	9a08      	ldr	r2, [sp, #32]
 8016fde:	4603      	mov	r3, r0
 8016fe0:	4611      	mov	r1, r2
 8016fe2:	4620      	mov	r0, r4
 8016fe4:	9308      	str	r3, [sp, #32]
 8016fe6:	f000 fc70 	bl	80178ca <_Bfree>
 8016fea:	9b08      	ldr	r3, [sp, #32]
 8016fec:	b9a3      	cbnz	r3, 8017018 <_dtoa_r+0xa00>
 8016fee:	9a06      	ldr	r2, [sp, #24]
 8016ff0:	b992      	cbnz	r2, 8017018 <_dtoa_r+0xa00>
 8016ff2:	9a07      	ldr	r2, [sp, #28]
 8016ff4:	b982      	cbnz	r2, 8017018 <_dtoa_r+0xa00>
 8016ff6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016ffa:	d029      	beq.n	8017050 <_dtoa_r+0xa38>
 8016ffc:	9b00      	ldr	r3, [sp, #0]
 8016ffe:	2b00      	cmp	r3, #0
 8017000:	dd01      	ble.n	8017006 <_dtoa_r+0x9ee>
 8017002:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8017006:	9b05      	ldr	r3, [sp, #20]
 8017008:	1c5d      	adds	r5, r3, #1
 801700a:	f883 8000 	strb.w	r8, [r3]
 801700e:	e782      	b.n	8016f16 <_dtoa_r+0x8fe>
 8017010:	4630      	mov	r0, r6
 8017012:	e7c2      	b.n	8016f9a <_dtoa_r+0x982>
 8017014:	2301      	movs	r3, #1
 8017016:	e7e3      	b.n	8016fe0 <_dtoa_r+0x9c8>
 8017018:	9a00      	ldr	r2, [sp, #0]
 801701a:	2a00      	cmp	r2, #0
 801701c:	db04      	blt.n	8017028 <_dtoa_r+0xa10>
 801701e:	d125      	bne.n	801706c <_dtoa_r+0xa54>
 8017020:	9a06      	ldr	r2, [sp, #24]
 8017022:	bb1a      	cbnz	r2, 801706c <_dtoa_r+0xa54>
 8017024:	9a07      	ldr	r2, [sp, #28]
 8017026:	bb0a      	cbnz	r2, 801706c <_dtoa_r+0xa54>
 8017028:	2b00      	cmp	r3, #0
 801702a:	ddec      	ble.n	8017006 <_dtoa_r+0x9ee>
 801702c:	2201      	movs	r2, #1
 801702e:	9904      	ldr	r1, [sp, #16]
 8017030:	4620      	mov	r0, r4
 8017032:	f000 fe15 	bl	8017c60 <__lshift>
 8017036:	4639      	mov	r1, r7
 8017038:	9004      	str	r0, [sp, #16]
 801703a:	f000 fe65 	bl	8017d08 <__mcmp>
 801703e:	2800      	cmp	r0, #0
 8017040:	dc03      	bgt.n	801704a <_dtoa_r+0xa32>
 8017042:	d1e0      	bne.n	8017006 <_dtoa_r+0x9ee>
 8017044:	f018 0f01 	tst.w	r8, #1
 8017048:	d0dd      	beq.n	8017006 <_dtoa_r+0x9ee>
 801704a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801704e:	d1d8      	bne.n	8017002 <_dtoa_r+0x9ea>
 8017050:	9b05      	ldr	r3, [sp, #20]
 8017052:	9a05      	ldr	r2, [sp, #20]
 8017054:	1c5d      	adds	r5, r3, #1
 8017056:	2339      	movs	r3, #57	; 0x39
 8017058:	7013      	strb	r3, [r2, #0]
 801705a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801705e:	2b39      	cmp	r3, #57	; 0x39
 8017060:	f105 32ff 	add.w	r2, r5, #4294967295
 8017064:	d04f      	beq.n	8017106 <_dtoa_r+0xaee>
 8017066:	3301      	adds	r3, #1
 8017068:	7013      	strb	r3, [r2, #0]
 801706a:	e754      	b.n	8016f16 <_dtoa_r+0x8fe>
 801706c:	9a05      	ldr	r2, [sp, #20]
 801706e:	2b00      	cmp	r3, #0
 8017070:	f102 0501 	add.w	r5, r2, #1
 8017074:	dd06      	ble.n	8017084 <_dtoa_r+0xa6c>
 8017076:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801707a:	d0e9      	beq.n	8017050 <_dtoa_r+0xa38>
 801707c:	f108 0801 	add.w	r8, r8, #1
 8017080:	9b05      	ldr	r3, [sp, #20]
 8017082:	e7c2      	b.n	801700a <_dtoa_r+0x9f2>
 8017084:	9a02      	ldr	r2, [sp, #8]
 8017086:	f805 8c01 	strb.w	r8, [r5, #-1]
 801708a:	eba5 030b 	sub.w	r3, r5, fp
 801708e:	4293      	cmp	r3, r2
 8017090:	d021      	beq.n	80170d6 <_dtoa_r+0xabe>
 8017092:	2300      	movs	r3, #0
 8017094:	220a      	movs	r2, #10
 8017096:	9904      	ldr	r1, [sp, #16]
 8017098:	4620      	mov	r0, r4
 801709a:	f000 fc2d 	bl	80178f8 <__multadd>
 801709e:	45b1      	cmp	r9, r6
 80170a0:	9004      	str	r0, [sp, #16]
 80170a2:	f04f 0300 	mov.w	r3, #0
 80170a6:	f04f 020a 	mov.w	r2, #10
 80170aa:	4649      	mov	r1, r9
 80170ac:	4620      	mov	r0, r4
 80170ae:	d105      	bne.n	80170bc <_dtoa_r+0xaa4>
 80170b0:	f000 fc22 	bl	80178f8 <__multadd>
 80170b4:	4681      	mov	r9, r0
 80170b6:	4606      	mov	r6, r0
 80170b8:	9505      	str	r5, [sp, #20]
 80170ba:	e776      	b.n	8016faa <_dtoa_r+0x992>
 80170bc:	f000 fc1c 	bl	80178f8 <__multadd>
 80170c0:	4631      	mov	r1, r6
 80170c2:	4681      	mov	r9, r0
 80170c4:	2300      	movs	r3, #0
 80170c6:	220a      	movs	r2, #10
 80170c8:	4620      	mov	r0, r4
 80170ca:	f000 fc15 	bl	80178f8 <__multadd>
 80170ce:	4606      	mov	r6, r0
 80170d0:	e7f2      	b.n	80170b8 <_dtoa_r+0xaa0>
 80170d2:	f04f 0900 	mov.w	r9, #0
 80170d6:	2201      	movs	r2, #1
 80170d8:	9904      	ldr	r1, [sp, #16]
 80170da:	4620      	mov	r0, r4
 80170dc:	f000 fdc0 	bl	8017c60 <__lshift>
 80170e0:	4639      	mov	r1, r7
 80170e2:	9004      	str	r0, [sp, #16]
 80170e4:	f000 fe10 	bl	8017d08 <__mcmp>
 80170e8:	2800      	cmp	r0, #0
 80170ea:	dcb6      	bgt.n	801705a <_dtoa_r+0xa42>
 80170ec:	d102      	bne.n	80170f4 <_dtoa_r+0xadc>
 80170ee:	f018 0f01 	tst.w	r8, #1
 80170f2:	d1b2      	bne.n	801705a <_dtoa_r+0xa42>
 80170f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80170f8:	2b30      	cmp	r3, #48	; 0x30
 80170fa:	f105 32ff 	add.w	r2, r5, #4294967295
 80170fe:	f47f af0a 	bne.w	8016f16 <_dtoa_r+0x8fe>
 8017102:	4615      	mov	r5, r2
 8017104:	e7f6      	b.n	80170f4 <_dtoa_r+0xadc>
 8017106:	4593      	cmp	fp, r2
 8017108:	d105      	bne.n	8017116 <_dtoa_r+0xafe>
 801710a:	2331      	movs	r3, #49	; 0x31
 801710c:	f10a 0a01 	add.w	sl, sl, #1
 8017110:	f88b 3000 	strb.w	r3, [fp]
 8017114:	e6ff      	b.n	8016f16 <_dtoa_r+0x8fe>
 8017116:	4615      	mov	r5, r2
 8017118:	e79f      	b.n	801705a <_dtoa_r+0xa42>
 801711a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8017180 <_dtoa_r+0xb68>
 801711e:	e007      	b.n	8017130 <_dtoa_r+0xb18>
 8017120:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017122:	f8df b060 	ldr.w	fp, [pc, #96]	; 8017184 <_dtoa_r+0xb6c>
 8017126:	b11b      	cbz	r3, 8017130 <_dtoa_r+0xb18>
 8017128:	f10b 0308 	add.w	r3, fp, #8
 801712c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801712e:	6013      	str	r3, [r2, #0]
 8017130:	4658      	mov	r0, fp
 8017132:	b017      	add	sp, #92	; 0x5c
 8017134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017138:	9b06      	ldr	r3, [sp, #24]
 801713a:	2b01      	cmp	r3, #1
 801713c:	f77f ae35 	ble.w	8016daa <_dtoa_r+0x792>
 8017140:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017142:	9307      	str	r3, [sp, #28]
 8017144:	e649      	b.n	8016dda <_dtoa_r+0x7c2>
 8017146:	9b02      	ldr	r3, [sp, #8]
 8017148:	2b00      	cmp	r3, #0
 801714a:	dc03      	bgt.n	8017154 <_dtoa_r+0xb3c>
 801714c:	9b06      	ldr	r3, [sp, #24]
 801714e:	2b02      	cmp	r3, #2
 8017150:	f73f aecc 	bgt.w	8016eec <_dtoa_r+0x8d4>
 8017154:	465d      	mov	r5, fp
 8017156:	4639      	mov	r1, r7
 8017158:	9804      	ldr	r0, [sp, #16]
 801715a:	f7ff f9cf 	bl	80164fc <quorem>
 801715e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8017162:	f805 8b01 	strb.w	r8, [r5], #1
 8017166:	9a02      	ldr	r2, [sp, #8]
 8017168:	eba5 030b 	sub.w	r3, r5, fp
 801716c:	429a      	cmp	r2, r3
 801716e:	ddb0      	ble.n	80170d2 <_dtoa_r+0xaba>
 8017170:	2300      	movs	r3, #0
 8017172:	220a      	movs	r2, #10
 8017174:	9904      	ldr	r1, [sp, #16]
 8017176:	4620      	mov	r0, r4
 8017178:	f000 fbbe 	bl	80178f8 <__multadd>
 801717c:	9004      	str	r0, [sp, #16]
 801717e:	e7ea      	b.n	8017156 <_dtoa_r+0xb3e>
 8017180:	0801943b 	.word	0x0801943b
 8017184:	08019300 	.word	0x08019300

08017188 <rshift>:
 8017188:	b5f0      	push	{r4, r5, r6, r7, lr}
 801718a:	6906      	ldr	r6, [r0, #16]
 801718c:	114b      	asrs	r3, r1, #5
 801718e:	429e      	cmp	r6, r3
 8017190:	f100 0414 	add.w	r4, r0, #20
 8017194:	dd30      	ble.n	80171f8 <rshift+0x70>
 8017196:	f011 011f 	ands.w	r1, r1, #31
 801719a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801719e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80171a2:	d108      	bne.n	80171b6 <rshift+0x2e>
 80171a4:	4621      	mov	r1, r4
 80171a6:	42b2      	cmp	r2, r6
 80171a8:	460b      	mov	r3, r1
 80171aa:	d211      	bcs.n	80171d0 <rshift+0x48>
 80171ac:	f852 3b04 	ldr.w	r3, [r2], #4
 80171b0:	f841 3b04 	str.w	r3, [r1], #4
 80171b4:	e7f7      	b.n	80171a6 <rshift+0x1e>
 80171b6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80171ba:	f1c1 0c20 	rsb	ip, r1, #32
 80171be:	40cd      	lsrs	r5, r1
 80171c0:	3204      	adds	r2, #4
 80171c2:	4623      	mov	r3, r4
 80171c4:	42b2      	cmp	r2, r6
 80171c6:	4617      	mov	r7, r2
 80171c8:	d30c      	bcc.n	80171e4 <rshift+0x5c>
 80171ca:	601d      	str	r5, [r3, #0]
 80171cc:	b105      	cbz	r5, 80171d0 <rshift+0x48>
 80171ce:	3304      	adds	r3, #4
 80171d0:	1b1a      	subs	r2, r3, r4
 80171d2:	42a3      	cmp	r3, r4
 80171d4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80171d8:	bf08      	it	eq
 80171da:	2300      	moveq	r3, #0
 80171dc:	6102      	str	r2, [r0, #16]
 80171de:	bf08      	it	eq
 80171e0:	6143      	streq	r3, [r0, #20]
 80171e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80171e4:	683f      	ldr	r7, [r7, #0]
 80171e6:	fa07 f70c 	lsl.w	r7, r7, ip
 80171ea:	433d      	orrs	r5, r7
 80171ec:	f843 5b04 	str.w	r5, [r3], #4
 80171f0:	f852 5b04 	ldr.w	r5, [r2], #4
 80171f4:	40cd      	lsrs	r5, r1
 80171f6:	e7e5      	b.n	80171c4 <rshift+0x3c>
 80171f8:	4623      	mov	r3, r4
 80171fa:	e7e9      	b.n	80171d0 <rshift+0x48>

080171fc <__hexdig_fun>:
 80171fc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8017200:	2b09      	cmp	r3, #9
 8017202:	d802      	bhi.n	801720a <__hexdig_fun+0xe>
 8017204:	3820      	subs	r0, #32
 8017206:	b2c0      	uxtb	r0, r0
 8017208:	4770      	bx	lr
 801720a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801720e:	2b05      	cmp	r3, #5
 8017210:	d801      	bhi.n	8017216 <__hexdig_fun+0x1a>
 8017212:	3847      	subs	r0, #71	; 0x47
 8017214:	e7f7      	b.n	8017206 <__hexdig_fun+0xa>
 8017216:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801721a:	2b05      	cmp	r3, #5
 801721c:	d801      	bhi.n	8017222 <__hexdig_fun+0x26>
 801721e:	3827      	subs	r0, #39	; 0x27
 8017220:	e7f1      	b.n	8017206 <__hexdig_fun+0xa>
 8017222:	2000      	movs	r0, #0
 8017224:	4770      	bx	lr

08017226 <__gethex>:
 8017226:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801722a:	b08b      	sub	sp, #44	; 0x2c
 801722c:	468a      	mov	sl, r1
 801722e:	9002      	str	r0, [sp, #8]
 8017230:	9816      	ldr	r0, [sp, #88]	; 0x58
 8017232:	9306      	str	r3, [sp, #24]
 8017234:	4690      	mov	r8, r2
 8017236:	f000 fadf 	bl	80177f8 <__localeconv_l>
 801723a:	6803      	ldr	r3, [r0, #0]
 801723c:	9303      	str	r3, [sp, #12]
 801723e:	4618      	mov	r0, r3
 8017240:	f7e8 ffde 	bl	8000200 <strlen>
 8017244:	9b03      	ldr	r3, [sp, #12]
 8017246:	9001      	str	r0, [sp, #4]
 8017248:	4403      	add	r3, r0
 801724a:	f04f 0b00 	mov.w	fp, #0
 801724e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8017252:	9307      	str	r3, [sp, #28]
 8017254:	f8da 3000 	ldr.w	r3, [sl]
 8017258:	3302      	adds	r3, #2
 801725a:	461f      	mov	r7, r3
 801725c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8017260:	2830      	cmp	r0, #48	; 0x30
 8017262:	d06c      	beq.n	801733e <__gethex+0x118>
 8017264:	f7ff ffca 	bl	80171fc <__hexdig_fun>
 8017268:	4604      	mov	r4, r0
 801726a:	2800      	cmp	r0, #0
 801726c:	d16a      	bne.n	8017344 <__gethex+0x11e>
 801726e:	9a01      	ldr	r2, [sp, #4]
 8017270:	9903      	ldr	r1, [sp, #12]
 8017272:	4638      	mov	r0, r7
 8017274:	f001 fc40 	bl	8018af8 <strncmp>
 8017278:	2800      	cmp	r0, #0
 801727a:	d166      	bne.n	801734a <__gethex+0x124>
 801727c:	9b01      	ldr	r3, [sp, #4]
 801727e:	5cf8      	ldrb	r0, [r7, r3]
 8017280:	18fe      	adds	r6, r7, r3
 8017282:	f7ff ffbb 	bl	80171fc <__hexdig_fun>
 8017286:	2800      	cmp	r0, #0
 8017288:	d062      	beq.n	8017350 <__gethex+0x12a>
 801728a:	4633      	mov	r3, r6
 801728c:	7818      	ldrb	r0, [r3, #0]
 801728e:	2830      	cmp	r0, #48	; 0x30
 8017290:	461f      	mov	r7, r3
 8017292:	f103 0301 	add.w	r3, r3, #1
 8017296:	d0f9      	beq.n	801728c <__gethex+0x66>
 8017298:	f7ff ffb0 	bl	80171fc <__hexdig_fun>
 801729c:	fab0 f580 	clz	r5, r0
 80172a0:	096d      	lsrs	r5, r5, #5
 80172a2:	4634      	mov	r4, r6
 80172a4:	f04f 0b01 	mov.w	fp, #1
 80172a8:	463a      	mov	r2, r7
 80172aa:	4616      	mov	r6, r2
 80172ac:	3201      	adds	r2, #1
 80172ae:	7830      	ldrb	r0, [r6, #0]
 80172b0:	f7ff ffa4 	bl	80171fc <__hexdig_fun>
 80172b4:	2800      	cmp	r0, #0
 80172b6:	d1f8      	bne.n	80172aa <__gethex+0x84>
 80172b8:	9a01      	ldr	r2, [sp, #4]
 80172ba:	9903      	ldr	r1, [sp, #12]
 80172bc:	4630      	mov	r0, r6
 80172be:	f001 fc1b 	bl	8018af8 <strncmp>
 80172c2:	b950      	cbnz	r0, 80172da <__gethex+0xb4>
 80172c4:	b954      	cbnz	r4, 80172dc <__gethex+0xb6>
 80172c6:	9b01      	ldr	r3, [sp, #4]
 80172c8:	18f4      	adds	r4, r6, r3
 80172ca:	4622      	mov	r2, r4
 80172cc:	4616      	mov	r6, r2
 80172ce:	3201      	adds	r2, #1
 80172d0:	7830      	ldrb	r0, [r6, #0]
 80172d2:	f7ff ff93 	bl	80171fc <__hexdig_fun>
 80172d6:	2800      	cmp	r0, #0
 80172d8:	d1f8      	bne.n	80172cc <__gethex+0xa6>
 80172da:	b10c      	cbz	r4, 80172e0 <__gethex+0xba>
 80172dc:	1ba4      	subs	r4, r4, r6
 80172de:	00a4      	lsls	r4, r4, #2
 80172e0:	7833      	ldrb	r3, [r6, #0]
 80172e2:	2b50      	cmp	r3, #80	; 0x50
 80172e4:	d001      	beq.n	80172ea <__gethex+0xc4>
 80172e6:	2b70      	cmp	r3, #112	; 0x70
 80172e8:	d140      	bne.n	801736c <__gethex+0x146>
 80172ea:	7873      	ldrb	r3, [r6, #1]
 80172ec:	2b2b      	cmp	r3, #43	; 0x2b
 80172ee:	d031      	beq.n	8017354 <__gethex+0x12e>
 80172f0:	2b2d      	cmp	r3, #45	; 0x2d
 80172f2:	d033      	beq.n	801735c <__gethex+0x136>
 80172f4:	1c71      	adds	r1, r6, #1
 80172f6:	f04f 0900 	mov.w	r9, #0
 80172fa:	7808      	ldrb	r0, [r1, #0]
 80172fc:	f7ff ff7e 	bl	80171fc <__hexdig_fun>
 8017300:	1e43      	subs	r3, r0, #1
 8017302:	b2db      	uxtb	r3, r3
 8017304:	2b18      	cmp	r3, #24
 8017306:	d831      	bhi.n	801736c <__gethex+0x146>
 8017308:	f1a0 0210 	sub.w	r2, r0, #16
 801730c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017310:	f7ff ff74 	bl	80171fc <__hexdig_fun>
 8017314:	1e43      	subs	r3, r0, #1
 8017316:	b2db      	uxtb	r3, r3
 8017318:	2b18      	cmp	r3, #24
 801731a:	d922      	bls.n	8017362 <__gethex+0x13c>
 801731c:	f1b9 0f00 	cmp.w	r9, #0
 8017320:	d000      	beq.n	8017324 <__gethex+0xfe>
 8017322:	4252      	negs	r2, r2
 8017324:	4414      	add	r4, r2
 8017326:	f8ca 1000 	str.w	r1, [sl]
 801732a:	b30d      	cbz	r5, 8017370 <__gethex+0x14a>
 801732c:	f1bb 0f00 	cmp.w	fp, #0
 8017330:	bf0c      	ite	eq
 8017332:	2706      	moveq	r7, #6
 8017334:	2700      	movne	r7, #0
 8017336:	4638      	mov	r0, r7
 8017338:	b00b      	add	sp, #44	; 0x2c
 801733a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801733e:	f10b 0b01 	add.w	fp, fp, #1
 8017342:	e78a      	b.n	801725a <__gethex+0x34>
 8017344:	2500      	movs	r5, #0
 8017346:	462c      	mov	r4, r5
 8017348:	e7ae      	b.n	80172a8 <__gethex+0x82>
 801734a:	463e      	mov	r6, r7
 801734c:	2501      	movs	r5, #1
 801734e:	e7c7      	b.n	80172e0 <__gethex+0xba>
 8017350:	4604      	mov	r4, r0
 8017352:	e7fb      	b.n	801734c <__gethex+0x126>
 8017354:	f04f 0900 	mov.w	r9, #0
 8017358:	1cb1      	adds	r1, r6, #2
 801735a:	e7ce      	b.n	80172fa <__gethex+0xd4>
 801735c:	f04f 0901 	mov.w	r9, #1
 8017360:	e7fa      	b.n	8017358 <__gethex+0x132>
 8017362:	230a      	movs	r3, #10
 8017364:	fb03 0202 	mla	r2, r3, r2, r0
 8017368:	3a10      	subs	r2, #16
 801736a:	e7cf      	b.n	801730c <__gethex+0xe6>
 801736c:	4631      	mov	r1, r6
 801736e:	e7da      	b.n	8017326 <__gethex+0x100>
 8017370:	1bf3      	subs	r3, r6, r7
 8017372:	3b01      	subs	r3, #1
 8017374:	4629      	mov	r1, r5
 8017376:	2b07      	cmp	r3, #7
 8017378:	dc49      	bgt.n	801740e <__gethex+0x1e8>
 801737a:	9802      	ldr	r0, [sp, #8]
 801737c:	f000 fa71 	bl	8017862 <_Balloc>
 8017380:	9b01      	ldr	r3, [sp, #4]
 8017382:	f100 0914 	add.w	r9, r0, #20
 8017386:	f04f 0b00 	mov.w	fp, #0
 801738a:	f1c3 0301 	rsb	r3, r3, #1
 801738e:	4605      	mov	r5, r0
 8017390:	f8cd 9010 	str.w	r9, [sp, #16]
 8017394:	46da      	mov	sl, fp
 8017396:	9308      	str	r3, [sp, #32]
 8017398:	42b7      	cmp	r7, r6
 801739a:	d33b      	bcc.n	8017414 <__gethex+0x1ee>
 801739c:	9804      	ldr	r0, [sp, #16]
 801739e:	f840 ab04 	str.w	sl, [r0], #4
 80173a2:	eba0 0009 	sub.w	r0, r0, r9
 80173a6:	1080      	asrs	r0, r0, #2
 80173a8:	6128      	str	r0, [r5, #16]
 80173aa:	0147      	lsls	r7, r0, #5
 80173ac:	4650      	mov	r0, sl
 80173ae:	f000 fb1c 	bl	80179ea <__hi0bits>
 80173b2:	f8d8 6000 	ldr.w	r6, [r8]
 80173b6:	1a3f      	subs	r7, r7, r0
 80173b8:	42b7      	cmp	r7, r6
 80173ba:	dd64      	ble.n	8017486 <__gethex+0x260>
 80173bc:	1bbf      	subs	r7, r7, r6
 80173be:	4639      	mov	r1, r7
 80173c0:	4628      	mov	r0, r5
 80173c2:	f000 fe2b 	bl	801801c <__any_on>
 80173c6:	4682      	mov	sl, r0
 80173c8:	b178      	cbz	r0, 80173ea <__gethex+0x1c4>
 80173ca:	1e7b      	subs	r3, r7, #1
 80173cc:	1159      	asrs	r1, r3, #5
 80173ce:	f003 021f 	and.w	r2, r3, #31
 80173d2:	f04f 0a01 	mov.w	sl, #1
 80173d6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80173da:	fa0a f202 	lsl.w	r2, sl, r2
 80173de:	420a      	tst	r2, r1
 80173e0:	d003      	beq.n	80173ea <__gethex+0x1c4>
 80173e2:	4553      	cmp	r3, sl
 80173e4:	dc46      	bgt.n	8017474 <__gethex+0x24e>
 80173e6:	f04f 0a02 	mov.w	sl, #2
 80173ea:	4639      	mov	r1, r7
 80173ec:	4628      	mov	r0, r5
 80173ee:	f7ff fecb 	bl	8017188 <rshift>
 80173f2:	443c      	add	r4, r7
 80173f4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80173f8:	42a3      	cmp	r3, r4
 80173fa:	da52      	bge.n	80174a2 <__gethex+0x27c>
 80173fc:	4629      	mov	r1, r5
 80173fe:	9802      	ldr	r0, [sp, #8]
 8017400:	f000 fa63 	bl	80178ca <_Bfree>
 8017404:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8017406:	2300      	movs	r3, #0
 8017408:	6013      	str	r3, [r2, #0]
 801740a:	27a3      	movs	r7, #163	; 0xa3
 801740c:	e793      	b.n	8017336 <__gethex+0x110>
 801740e:	3101      	adds	r1, #1
 8017410:	105b      	asrs	r3, r3, #1
 8017412:	e7b0      	b.n	8017376 <__gethex+0x150>
 8017414:	1e73      	subs	r3, r6, #1
 8017416:	9305      	str	r3, [sp, #20]
 8017418:	9a07      	ldr	r2, [sp, #28]
 801741a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801741e:	4293      	cmp	r3, r2
 8017420:	d018      	beq.n	8017454 <__gethex+0x22e>
 8017422:	f1bb 0f20 	cmp.w	fp, #32
 8017426:	d107      	bne.n	8017438 <__gethex+0x212>
 8017428:	9b04      	ldr	r3, [sp, #16]
 801742a:	f8c3 a000 	str.w	sl, [r3]
 801742e:	3304      	adds	r3, #4
 8017430:	f04f 0a00 	mov.w	sl, #0
 8017434:	9304      	str	r3, [sp, #16]
 8017436:	46d3      	mov	fp, sl
 8017438:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801743c:	f7ff fede 	bl	80171fc <__hexdig_fun>
 8017440:	f000 000f 	and.w	r0, r0, #15
 8017444:	fa00 f00b 	lsl.w	r0, r0, fp
 8017448:	ea4a 0a00 	orr.w	sl, sl, r0
 801744c:	f10b 0b04 	add.w	fp, fp, #4
 8017450:	9b05      	ldr	r3, [sp, #20]
 8017452:	e00d      	b.n	8017470 <__gethex+0x24a>
 8017454:	9b05      	ldr	r3, [sp, #20]
 8017456:	9a08      	ldr	r2, [sp, #32]
 8017458:	4413      	add	r3, r2
 801745a:	42bb      	cmp	r3, r7
 801745c:	d3e1      	bcc.n	8017422 <__gethex+0x1fc>
 801745e:	4618      	mov	r0, r3
 8017460:	9a01      	ldr	r2, [sp, #4]
 8017462:	9903      	ldr	r1, [sp, #12]
 8017464:	9309      	str	r3, [sp, #36]	; 0x24
 8017466:	f001 fb47 	bl	8018af8 <strncmp>
 801746a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801746c:	2800      	cmp	r0, #0
 801746e:	d1d8      	bne.n	8017422 <__gethex+0x1fc>
 8017470:	461e      	mov	r6, r3
 8017472:	e791      	b.n	8017398 <__gethex+0x172>
 8017474:	1eb9      	subs	r1, r7, #2
 8017476:	4628      	mov	r0, r5
 8017478:	f000 fdd0 	bl	801801c <__any_on>
 801747c:	2800      	cmp	r0, #0
 801747e:	d0b2      	beq.n	80173e6 <__gethex+0x1c0>
 8017480:	f04f 0a03 	mov.w	sl, #3
 8017484:	e7b1      	b.n	80173ea <__gethex+0x1c4>
 8017486:	da09      	bge.n	801749c <__gethex+0x276>
 8017488:	1bf7      	subs	r7, r6, r7
 801748a:	4629      	mov	r1, r5
 801748c:	463a      	mov	r2, r7
 801748e:	9802      	ldr	r0, [sp, #8]
 8017490:	f000 fbe6 	bl	8017c60 <__lshift>
 8017494:	1be4      	subs	r4, r4, r7
 8017496:	4605      	mov	r5, r0
 8017498:	f100 0914 	add.w	r9, r0, #20
 801749c:	f04f 0a00 	mov.w	sl, #0
 80174a0:	e7a8      	b.n	80173f4 <__gethex+0x1ce>
 80174a2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80174a6:	42a0      	cmp	r0, r4
 80174a8:	dd6a      	ble.n	8017580 <__gethex+0x35a>
 80174aa:	1b04      	subs	r4, r0, r4
 80174ac:	42a6      	cmp	r6, r4
 80174ae:	dc2e      	bgt.n	801750e <__gethex+0x2e8>
 80174b0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80174b4:	2b02      	cmp	r3, #2
 80174b6:	d022      	beq.n	80174fe <__gethex+0x2d8>
 80174b8:	2b03      	cmp	r3, #3
 80174ba:	d024      	beq.n	8017506 <__gethex+0x2e0>
 80174bc:	2b01      	cmp	r3, #1
 80174be:	d115      	bne.n	80174ec <__gethex+0x2c6>
 80174c0:	42a6      	cmp	r6, r4
 80174c2:	d113      	bne.n	80174ec <__gethex+0x2c6>
 80174c4:	2e01      	cmp	r6, #1
 80174c6:	dc0b      	bgt.n	80174e0 <__gethex+0x2ba>
 80174c8:	9a06      	ldr	r2, [sp, #24]
 80174ca:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80174ce:	6013      	str	r3, [r2, #0]
 80174d0:	2301      	movs	r3, #1
 80174d2:	612b      	str	r3, [r5, #16]
 80174d4:	f8c9 3000 	str.w	r3, [r9]
 80174d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80174da:	2762      	movs	r7, #98	; 0x62
 80174dc:	601d      	str	r5, [r3, #0]
 80174de:	e72a      	b.n	8017336 <__gethex+0x110>
 80174e0:	1e71      	subs	r1, r6, #1
 80174e2:	4628      	mov	r0, r5
 80174e4:	f000 fd9a 	bl	801801c <__any_on>
 80174e8:	2800      	cmp	r0, #0
 80174ea:	d1ed      	bne.n	80174c8 <__gethex+0x2a2>
 80174ec:	4629      	mov	r1, r5
 80174ee:	9802      	ldr	r0, [sp, #8]
 80174f0:	f000 f9eb 	bl	80178ca <_Bfree>
 80174f4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80174f6:	2300      	movs	r3, #0
 80174f8:	6013      	str	r3, [r2, #0]
 80174fa:	2750      	movs	r7, #80	; 0x50
 80174fc:	e71b      	b.n	8017336 <__gethex+0x110>
 80174fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017500:	2b00      	cmp	r3, #0
 8017502:	d0e1      	beq.n	80174c8 <__gethex+0x2a2>
 8017504:	e7f2      	b.n	80174ec <__gethex+0x2c6>
 8017506:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017508:	2b00      	cmp	r3, #0
 801750a:	d1dd      	bne.n	80174c8 <__gethex+0x2a2>
 801750c:	e7ee      	b.n	80174ec <__gethex+0x2c6>
 801750e:	1e67      	subs	r7, r4, #1
 8017510:	f1ba 0f00 	cmp.w	sl, #0
 8017514:	d131      	bne.n	801757a <__gethex+0x354>
 8017516:	b127      	cbz	r7, 8017522 <__gethex+0x2fc>
 8017518:	4639      	mov	r1, r7
 801751a:	4628      	mov	r0, r5
 801751c:	f000 fd7e 	bl	801801c <__any_on>
 8017520:	4682      	mov	sl, r0
 8017522:	117a      	asrs	r2, r7, #5
 8017524:	2301      	movs	r3, #1
 8017526:	f007 071f 	and.w	r7, r7, #31
 801752a:	fa03 f707 	lsl.w	r7, r3, r7
 801752e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8017532:	4621      	mov	r1, r4
 8017534:	421f      	tst	r7, r3
 8017536:	4628      	mov	r0, r5
 8017538:	bf18      	it	ne
 801753a:	f04a 0a02 	orrne.w	sl, sl, #2
 801753e:	1b36      	subs	r6, r6, r4
 8017540:	f7ff fe22 	bl	8017188 <rshift>
 8017544:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8017548:	2702      	movs	r7, #2
 801754a:	f1ba 0f00 	cmp.w	sl, #0
 801754e:	d048      	beq.n	80175e2 <__gethex+0x3bc>
 8017550:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017554:	2b02      	cmp	r3, #2
 8017556:	d015      	beq.n	8017584 <__gethex+0x35e>
 8017558:	2b03      	cmp	r3, #3
 801755a:	d017      	beq.n	801758c <__gethex+0x366>
 801755c:	2b01      	cmp	r3, #1
 801755e:	d109      	bne.n	8017574 <__gethex+0x34e>
 8017560:	f01a 0f02 	tst.w	sl, #2
 8017564:	d006      	beq.n	8017574 <__gethex+0x34e>
 8017566:	f8d9 3000 	ldr.w	r3, [r9]
 801756a:	ea4a 0a03 	orr.w	sl, sl, r3
 801756e:	f01a 0f01 	tst.w	sl, #1
 8017572:	d10e      	bne.n	8017592 <__gethex+0x36c>
 8017574:	f047 0710 	orr.w	r7, r7, #16
 8017578:	e033      	b.n	80175e2 <__gethex+0x3bc>
 801757a:	f04f 0a01 	mov.w	sl, #1
 801757e:	e7d0      	b.n	8017522 <__gethex+0x2fc>
 8017580:	2701      	movs	r7, #1
 8017582:	e7e2      	b.n	801754a <__gethex+0x324>
 8017584:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017586:	f1c3 0301 	rsb	r3, r3, #1
 801758a:	9315      	str	r3, [sp, #84]	; 0x54
 801758c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801758e:	2b00      	cmp	r3, #0
 8017590:	d0f0      	beq.n	8017574 <__gethex+0x34e>
 8017592:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8017596:	f105 0314 	add.w	r3, r5, #20
 801759a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801759e:	eb03 010a 	add.w	r1, r3, sl
 80175a2:	f04f 0c00 	mov.w	ip, #0
 80175a6:	4618      	mov	r0, r3
 80175a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80175ac:	f1b2 3fff 	cmp.w	r2, #4294967295
 80175b0:	d01c      	beq.n	80175ec <__gethex+0x3c6>
 80175b2:	3201      	adds	r2, #1
 80175b4:	6002      	str	r2, [r0, #0]
 80175b6:	2f02      	cmp	r7, #2
 80175b8:	f105 0314 	add.w	r3, r5, #20
 80175bc:	d138      	bne.n	8017630 <__gethex+0x40a>
 80175be:	f8d8 2000 	ldr.w	r2, [r8]
 80175c2:	3a01      	subs	r2, #1
 80175c4:	42b2      	cmp	r2, r6
 80175c6:	d10a      	bne.n	80175de <__gethex+0x3b8>
 80175c8:	1171      	asrs	r1, r6, #5
 80175ca:	2201      	movs	r2, #1
 80175cc:	f006 061f 	and.w	r6, r6, #31
 80175d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80175d4:	fa02 f606 	lsl.w	r6, r2, r6
 80175d8:	421e      	tst	r6, r3
 80175da:	bf18      	it	ne
 80175dc:	4617      	movne	r7, r2
 80175de:	f047 0720 	orr.w	r7, r7, #32
 80175e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80175e4:	601d      	str	r5, [r3, #0]
 80175e6:	9b06      	ldr	r3, [sp, #24]
 80175e8:	601c      	str	r4, [r3, #0]
 80175ea:	e6a4      	b.n	8017336 <__gethex+0x110>
 80175ec:	4299      	cmp	r1, r3
 80175ee:	f843 cc04 	str.w	ip, [r3, #-4]
 80175f2:	d8d8      	bhi.n	80175a6 <__gethex+0x380>
 80175f4:	68ab      	ldr	r3, [r5, #8]
 80175f6:	4599      	cmp	r9, r3
 80175f8:	db12      	blt.n	8017620 <__gethex+0x3fa>
 80175fa:	6869      	ldr	r1, [r5, #4]
 80175fc:	9802      	ldr	r0, [sp, #8]
 80175fe:	3101      	adds	r1, #1
 8017600:	f000 f92f 	bl	8017862 <_Balloc>
 8017604:	692a      	ldr	r2, [r5, #16]
 8017606:	3202      	adds	r2, #2
 8017608:	f105 010c 	add.w	r1, r5, #12
 801760c:	4683      	mov	fp, r0
 801760e:	0092      	lsls	r2, r2, #2
 8017610:	300c      	adds	r0, #12
 8017612:	f000 f91b 	bl	801784c <memcpy>
 8017616:	4629      	mov	r1, r5
 8017618:	9802      	ldr	r0, [sp, #8]
 801761a:	f000 f956 	bl	80178ca <_Bfree>
 801761e:	465d      	mov	r5, fp
 8017620:	692b      	ldr	r3, [r5, #16]
 8017622:	1c5a      	adds	r2, r3, #1
 8017624:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8017628:	612a      	str	r2, [r5, #16]
 801762a:	2201      	movs	r2, #1
 801762c:	615a      	str	r2, [r3, #20]
 801762e:	e7c2      	b.n	80175b6 <__gethex+0x390>
 8017630:	692a      	ldr	r2, [r5, #16]
 8017632:	454a      	cmp	r2, r9
 8017634:	dd0b      	ble.n	801764e <__gethex+0x428>
 8017636:	2101      	movs	r1, #1
 8017638:	4628      	mov	r0, r5
 801763a:	f7ff fda5 	bl	8017188 <rshift>
 801763e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017642:	3401      	adds	r4, #1
 8017644:	42a3      	cmp	r3, r4
 8017646:	f6ff aed9 	blt.w	80173fc <__gethex+0x1d6>
 801764a:	2701      	movs	r7, #1
 801764c:	e7c7      	b.n	80175de <__gethex+0x3b8>
 801764e:	f016 061f 	ands.w	r6, r6, #31
 8017652:	d0fa      	beq.n	801764a <__gethex+0x424>
 8017654:	449a      	add	sl, r3
 8017656:	f1c6 0620 	rsb	r6, r6, #32
 801765a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801765e:	f000 f9c4 	bl	80179ea <__hi0bits>
 8017662:	42b0      	cmp	r0, r6
 8017664:	dbe7      	blt.n	8017636 <__gethex+0x410>
 8017666:	e7f0      	b.n	801764a <__gethex+0x424>

08017668 <L_shift>:
 8017668:	f1c2 0208 	rsb	r2, r2, #8
 801766c:	0092      	lsls	r2, r2, #2
 801766e:	b570      	push	{r4, r5, r6, lr}
 8017670:	f1c2 0620 	rsb	r6, r2, #32
 8017674:	6843      	ldr	r3, [r0, #4]
 8017676:	6804      	ldr	r4, [r0, #0]
 8017678:	fa03 f506 	lsl.w	r5, r3, r6
 801767c:	432c      	orrs	r4, r5
 801767e:	40d3      	lsrs	r3, r2
 8017680:	6004      	str	r4, [r0, #0]
 8017682:	f840 3f04 	str.w	r3, [r0, #4]!
 8017686:	4288      	cmp	r0, r1
 8017688:	d3f4      	bcc.n	8017674 <L_shift+0xc>
 801768a:	bd70      	pop	{r4, r5, r6, pc}

0801768c <__match>:
 801768c:	b530      	push	{r4, r5, lr}
 801768e:	6803      	ldr	r3, [r0, #0]
 8017690:	3301      	adds	r3, #1
 8017692:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017696:	b914      	cbnz	r4, 801769e <__match+0x12>
 8017698:	6003      	str	r3, [r0, #0]
 801769a:	2001      	movs	r0, #1
 801769c:	bd30      	pop	{r4, r5, pc}
 801769e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80176a2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80176a6:	2d19      	cmp	r5, #25
 80176a8:	bf98      	it	ls
 80176aa:	3220      	addls	r2, #32
 80176ac:	42a2      	cmp	r2, r4
 80176ae:	d0f0      	beq.n	8017692 <__match+0x6>
 80176b0:	2000      	movs	r0, #0
 80176b2:	e7f3      	b.n	801769c <__match+0x10>

080176b4 <__hexnan>:
 80176b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80176b8:	680b      	ldr	r3, [r1, #0]
 80176ba:	6801      	ldr	r1, [r0, #0]
 80176bc:	115f      	asrs	r7, r3, #5
 80176be:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80176c2:	f013 031f 	ands.w	r3, r3, #31
 80176c6:	b087      	sub	sp, #28
 80176c8:	bf18      	it	ne
 80176ca:	3704      	addne	r7, #4
 80176cc:	2500      	movs	r5, #0
 80176ce:	1f3e      	subs	r6, r7, #4
 80176d0:	4682      	mov	sl, r0
 80176d2:	4690      	mov	r8, r2
 80176d4:	9301      	str	r3, [sp, #4]
 80176d6:	f847 5c04 	str.w	r5, [r7, #-4]
 80176da:	46b1      	mov	r9, r6
 80176dc:	4634      	mov	r4, r6
 80176de:	9502      	str	r5, [sp, #8]
 80176e0:	46ab      	mov	fp, r5
 80176e2:	784a      	ldrb	r2, [r1, #1]
 80176e4:	1c4b      	adds	r3, r1, #1
 80176e6:	9303      	str	r3, [sp, #12]
 80176e8:	b342      	cbz	r2, 801773c <__hexnan+0x88>
 80176ea:	4610      	mov	r0, r2
 80176ec:	9105      	str	r1, [sp, #20]
 80176ee:	9204      	str	r2, [sp, #16]
 80176f0:	f7ff fd84 	bl	80171fc <__hexdig_fun>
 80176f4:	2800      	cmp	r0, #0
 80176f6:	d143      	bne.n	8017780 <__hexnan+0xcc>
 80176f8:	9a04      	ldr	r2, [sp, #16]
 80176fa:	9905      	ldr	r1, [sp, #20]
 80176fc:	2a20      	cmp	r2, #32
 80176fe:	d818      	bhi.n	8017732 <__hexnan+0x7e>
 8017700:	9b02      	ldr	r3, [sp, #8]
 8017702:	459b      	cmp	fp, r3
 8017704:	dd13      	ble.n	801772e <__hexnan+0x7a>
 8017706:	454c      	cmp	r4, r9
 8017708:	d206      	bcs.n	8017718 <__hexnan+0x64>
 801770a:	2d07      	cmp	r5, #7
 801770c:	dc04      	bgt.n	8017718 <__hexnan+0x64>
 801770e:	462a      	mov	r2, r5
 8017710:	4649      	mov	r1, r9
 8017712:	4620      	mov	r0, r4
 8017714:	f7ff ffa8 	bl	8017668 <L_shift>
 8017718:	4544      	cmp	r4, r8
 801771a:	d944      	bls.n	80177a6 <__hexnan+0xf2>
 801771c:	2300      	movs	r3, #0
 801771e:	f1a4 0904 	sub.w	r9, r4, #4
 8017722:	f844 3c04 	str.w	r3, [r4, #-4]
 8017726:	f8cd b008 	str.w	fp, [sp, #8]
 801772a:	464c      	mov	r4, r9
 801772c:	461d      	mov	r5, r3
 801772e:	9903      	ldr	r1, [sp, #12]
 8017730:	e7d7      	b.n	80176e2 <__hexnan+0x2e>
 8017732:	2a29      	cmp	r2, #41	; 0x29
 8017734:	d14a      	bne.n	80177cc <__hexnan+0x118>
 8017736:	3102      	adds	r1, #2
 8017738:	f8ca 1000 	str.w	r1, [sl]
 801773c:	f1bb 0f00 	cmp.w	fp, #0
 8017740:	d044      	beq.n	80177cc <__hexnan+0x118>
 8017742:	454c      	cmp	r4, r9
 8017744:	d206      	bcs.n	8017754 <__hexnan+0xa0>
 8017746:	2d07      	cmp	r5, #7
 8017748:	dc04      	bgt.n	8017754 <__hexnan+0xa0>
 801774a:	462a      	mov	r2, r5
 801774c:	4649      	mov	r1, r9
 801774e:	4620      	mov	r0, r4
 8017750:	f7ff ff8a 	bl	8017668 <L_shift>
 8017754:	4544      	cmp	r4, r8
 8017756:	d928      	bls.n	80177aa <__hexnan+0xf6>
 8017758:	4643      	mov	r3, r8
 801775a:	f854 2b04 	ldr.w	r2, [r4], #4
 801775e:	f843 2b04 	str.w	r2, [r3], #4
 8017762:	42a6      	cmp	r6, r4
 8017764:	d2f9      	bcs.n	801775a <__hexnan+0xa6>
 8017766:	2200      	movs	r2, #0
 8017768:	f843 2b04 	str.w	r2, [r3], #4
 801776c:	429e      	cmp	r6, r3
 801776e:	d2fb      	bcs.n	8017768 <__hexnan+0xb4>
 8017770:	6833      	ldr	r3, [r6, #0]
 8017772:	b91b      	cbnz	r3, 801777c <__hexnan+0xc8>
 8017774:	4546      	cmp	r6, r8
 8017776:	d127      	bne.n	80177c8 <__hexnan+0x114>
 8017778:	2301      	movs	r3, #1
 801777a:	6033      	str	r3, [r6, #0]
 801777c:	2005      	movs	r0, #5
 801777e:	e026      	b.n	80177ce <__hexnan+0x11a>
 8017780:	3501      	adds	r5, #1
 8017782:	2d08      	cmp	r5, #8
 8017784:	f10b 0b01 	add.w	fp, fp, #1
 8017788:	dd06      	ble.n	8017798 <__hexnan+0xe4>
 801778a:	4544      	cmp	r4, r8
 801778c:	d9cf      	bls.n	801772e <__hexnan+0x7a>
 801778e:	2300      	movs	r3, #0
 8017790:	f844 3c04 	str.w	r3, [r4, #-4]
 8017794:	2501      	movs	r5, #1
 8017796:	3c04      	subs	r4, #4
 8017798:	6822      	ldr	r2, [r4, #0]
 801779a:	f000 000f 	and.w	r0, r0, #15
 801779e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80177a2:	6020      	str	r0, [r4, #0]
 80177a4:	e7c3      	b.n	801772e <__hexnan+0x7a>
 80177a6:	2508      	movs	r5, #8
 80177a8:	e7c1      	b.n	801772e <__hexnan+0x7a>
 80177aa:	9b01      	ldr	r3, [sp, #4]
 80177ac:	2b00      	cmp	r3, #0
 80177ae:	d0df      	beq.n	8017770 <__hexnan+0xbc>
 80177b0:	f04f 32ff 	mov.w	r2, #4294967295
 80177b4:	f1c3 0320 	rsb	r3, r3, #32
 80177b8:	fa22 f303 	lsr.w	r3, r2, r3
 80177bc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80177c0:	401a      	ands	r2, r3
 80177c2:	f847 2c04 	str.w	r2, [r7, #-4]
 80177c6:	e7d3      	b.n	8017770 <__hexnan+0xbc>
 80177c8:	3e04      	subs	r6, #4
 80177ca:	e7d1      	b.n	8017770 <__hexnan+0xbc>
 80177cc:	2004      	movs	r0, #4
 80177ce:	b007      	add	sp, #28
 80177d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080177d4 <__locale_ctype_ptr_l>:
 80177d4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80177d8:	4770      	bx	lr
	...

080177dc <__locale_ctype_ptr>:
 80177dc:	4b04      	ldr	r3, [pc, #16]	; (80177f0 <__locale_ctype_ptr+0x14>)
 80177de:	4a05      	ldr	r2, [pc, #20]	; (80177f4 <__locale_ctype_ptr+0x18>)
 80177e0:	681b      	ldr	r3, [r3, #0]
 80177e2:	6a1b      	ldr	r3, [r3, #32]
 80177e4:	2b00      	cmp	r3, #0
 80177e6:	bf08      	it	eq
 80177e8:	4613      	moveq	r3, r2
 80177ea:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80177ee:	4770      	bx	lr
 80177f0:	2000000c 	.word	0x2000000c
 80177f4:	20000070 	.word	0x20000070

080177f8 <__localeconv_l>:
 80177f8:	30f0      	adds	r0, #240	; 0xf0
 80177fa:	4770      	bx	lr

080177fc <_localeconv_r>:
 80177fc:	4b04      	ldr	r3, [pc, #16]	; (8017810 <_localeconv_r+0x14>)
 80177fe:	681b      	ldr	r3, [r3, #0]
 8017800:	6a18      	ldr	r0, [r3, #32]
 8017802:	4b04      	ldr	r3, [pc, #16]	; (8017814 <_localeconv_r+0x18>)
 8017804:	2800      	cmp	r0, #0
 8017806:	bf08      	it	eq
 8017808:	4618      	moveq	r0, r3
 801780a:	30f0      	adds	r0, #240	; 0xf0
 801780c:	4770      	bx	lr
 801780e:	bf00      	nop
 8017810:	2000000c 	.word	0x2000000c
 8017814:	20000070 	.word	0x20000070

08017818 <malloc>:
 8017818:	4b02      	ldr	r3, [pc, #8]	; (8017824 <malloc+0xc>)
 801781a:	4601      	mov	r1, r0
 801781c:	6818      	ldr	r0, [r3, #0]
 801781e:	f000 bc7b 	b.w	8018118 <_malloc_r>
 8017822:	bf00      	nop
 8017824:	2000000c 	.word	0x2000000c

08017828 <__ascii_mbtowc>:
 8017828:	b082      	sub	sp, #8
 801782a:	b901      	cbnz	r1, 801782e <__ascii_mbtowc+0x6>
 801782c:	a901      	add	r1, sp, #4
 801782e:	b142      	cbz	r2, 8017842 <__ascii_mbtowc+0x1a>
 8017830:	b14b      	cbz	r3, 8017846 <__ascii_mbtowc+0x1e>
 8017832:	7813      	ldrb	r3, [r2, #0]
 8017834:	600b      	str	r3, [r1, #0]
 8017836:	7812      	ldrb	r2, [r2, #0]
 8017838:	1c10      	adds	r0, r2, #0
 801783a:	bf18      	it	ne
 801783c:	2001      	movne	r0, #1
 801783e:	b002      	add	sp, #8
 8017840:	4770      	bx	lr
 8017842:	4610      	mov	r0, r2
 8017844:	e7fb      	b.n	801783e <__ascii_mbtowc+0x16>
 8017846:	f06f 0001 	mvn.w	r0, #1
 801784a:	e7f8      	b.n	801783e <__ascii_mbtowc+0x16>

0801784c <memcpy>:
 801784c:	b510      	push	{r4, lr}
 801784e:	1e43      	subs	r3, r0, #1
 8017850:	440a      	add	r2, r1
 8017852:	4291      	cmp	r1, r2
 8017854:	d100      	bne.n	8017858 <memcpy+0xc>
 8017856:	bd10      	pop	{r4, pc}
 8017858:	f811 4b01 	ldrb.w	r4, [r1], #1
 801785c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017860:	e7f7      	b.n	8017852 <memcpy+0x6>

08017862 <_Balloc>:
 8017862:	b570      	push	{r4, r5, r6, lr}
 8017864:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017866:	4604      	mov	r4, r0
 8017868:	460e      	mov	r6, r1
 801786a:	b93d      	cbnz	r5, 801787c <_Balloc+0x1a>
 801786c:	2010      	movs	r0, #16
 801786e:	f7ff ffd3 	bl	8017818 <malloc>
 8017872:	6260      	str	r0, [r4, #36]	; 0x24
 8017874:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8017878:	6005      	str	r5, [r0, #0]
 801787a:	60c5      	str	r5, [r0, #12]
 801787c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801787e:	68eb      	ldr	r3, [r5, #12]
 8017880:	b183      	cbz	r3, 80178a4 <_Balloc+0x42>
 8017882:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017884:	68db      	ldr	r3, [r3, #12]
 8017886:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801788a:	b9b8      	cbnz	r0, 80178bc <_Balloc+0x5a>
 801788c:	2101      	movs	r1, #1
 801788e:	fa01 f506 	lsl.w	r5, r1, r6
 8017892:	1d6a      	adds	r2, r5, #5
 8017894:	0092      	lsls	r2, r2, #2
 8017896:	4620      	mov	r0, r4
 8017898:	f000 fbe1 	bl	801805e <_calloc_r>
 801789c:	b160      	cbz	r0, 80178b8 <_Balloc+0x56>
 801789e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80178a2:	e00e      	b.n	80178c2 <_Balloc+0x60>
 80178a4:	2221      	movs	r2, #33	; 0x21
 80178a6:	2104      	movs	r1, #4
 80178a8:	4620      	mov	r0, r4
 80178aa:	f000 fbd8 	bl	801805e <_calloc_r>
 80178ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80178b0:	60e8      	str	r0, [r5, #12]
 80178b2:	68db      	ldr	r3, [r3, #12]
 80178b4:	2b00      	cmp	r3, #0
 80178b6:	d1e4      	bne.n	8017882 <_Balloc+0x20>
 80178b8:	2000      	movs	r0, #0
 80178ba:	bd70      	pop	{r4, r5, r6, pc}
 80178bc:	6802      	ldr	r2, [r0, #0]
 80178be:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80178c2:	2300      	movs	r3, #0
 80178c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80178c8:	e7f7      	b.n	80178ba <_Balloc+0x58>

080178ca <_Bfree>:
 80178ca:	b570      	push	{r4, r5, r6, lr}
 80178cc:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80178ce:	4606      	mov	r6, r0
 80178d0:	460d      	mov	r5, r1
 80178d2:	b93c      	cbnz	r4, 80178e4 <_Bfree+0x1a>
 80178d4:	2010      	movs	r0, #16
 80178d6:	f7ff ff9f 	bl	8017818 <malloc>
 80178da:	6270      	str	r0, [r6, #36]	; 0x24
 80178dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80178e0:	6004      	str	r4, [r0, #0]
 80178e2:	60c4      	str	r4, [r0, #12]
 80178e4:	b13d      	cbz	r5, 80178f6 <_Bfree+0x2c>
 80178e6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80178e8:	686a      	ldr	r2, [r5, #4]
 80178ea:	68db      	ldr	r3, [r3, #12]
 80178ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80178f0:	6029      	str	r1, [r5, #0]
 80178f2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80178f6:	bd70      	pop	{r4, r5, r6, pc}

080178f8 <__multadd>:
 80178f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80178fc:	690d      	ldr	r5, [r1, #16]
 80178fe:	461f      	mov	r7, r3
 8017900:	4606      	mov	r6, r0
 8017902:	460c      	mov	r4, r1
 8017904:	f101 0c14 	add.w	ip, r1, #20
 8017908:	2300      	movs	r3, #0
 801790a:	f8dc 0000 	ldr.w	r0, [ip]
 801790e:	b281      	uxth	r1, r0
 8017910:	fb02 7101 	mla	r1, r2, r1, r7
 8017914:	0c0f      	lsrs	r7, r1, #16
 8017916:	0c00      	lsrs	r0, r0, #16
 8017918:	fb02 7000 	mla	r0, r2, r0, r7
 801791c:	b289      	uxth	r1, r1
 801791e:	3301      	adds	r3, #1
 8017920:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8017924:	429d      	cmp	r5, r3
 8017926:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801792a:	f84c 1b04 	str.w	r1, [ip], #4
 801792e:	dcec      	bgt.n	801790a <__multadd+0x12>
 8017930:	b1d7      	cbz	r7, 8017968 <__multadd+0x70>
 8017932:	68a3      	ldr	r3, [r4, #8]
 8017934:	42ab      	cmp	r3, r5
 8017936:	dc12      	bgt.n	801795e <__multadd+0x66>
 8017938:	6861      	ldr	r1, [r4, #4]
 801793a:	4630      	mov	r0, r6
 801793c:	3101      	adds	r1, #1
 801793e:	f7ff ff90 	bl	8017862 <_Balloc>
 8017942:	6922      	ldr	r2, [r4, #16]
 8017944:	3202      	adds	r2, #2
 8017946:	f104 010c 	add.w	r1, r4, #12
 801794a:	4680      	mov	r8, r0
 801794c:	0092      	lsls	r2, r2, #2
 801794e:	300c      	adds	r0, #12
 8017950:	f7ff ff7c 	bl	801784c <memcpy>
 8017954:	4621      	mov	r1, r4
 8017956:	4630      	mov	r0, r6
 8017958:	f7ff ffb7 	bl	80178ca <_Bfree>
 801795c:	4644      	mov	r4, r8
 801795e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8017962:	3501      	adds	r5, #1
 8017964:	615f      	str	r7, [r3, #20]
 8017966:	6125      	str	r5, [r4, #16]
 8017968:	4620      	mov	r0, r4
 801796a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801796e <__s2b>:
 801796e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017972:	460c      	mov	r4, r1
 8017974:	4615      	mov	r5, r2
 8017976:	461f      	mov	r7, r3
 8017978:	2209      	movs	r2, #9
 801797a:	3308      	adds	r3, #8
 801797c:	4606      	mov	r6, r0
 801797e:	fb93 f3f2 	sdiv	r3, r3, r2
 8017982:	2100      	movs	r1, #0
 8017984:	2201      	movs	r2, #1
 8017986:	429a      	cmp	r2, r3
 8017988:	db20      	blt.n	80179cc <__s2b+0x5e>
 801798a:	4630      	mov	r0, r6
 801798c:	f7ff ff69 	bl	8017862 <_Balloc>
 8017990:	9b08      	ldr	r3, [sp, #32]
 8017992:	6143      	str	r3, [r0, #20]
 8017994:	2d09      	cmp	r5, #9
 8017996:	f04f 0301 	mov.w	r3, #1
 801799a:	6103      	str	r3, [r0, #16]
 801799c:	dd19      	ble.n	80179d2 <__s2b+0x64>
 801799e:	f104 0809 	add.w	r8, r4, #9
 80179a2:	46c1      	mov	r9, r8
 80179a4:	442c      	add	r4, r5
 80179a6:	f819 3b01 	ldrb.w	r3, [r9], #1
 80179aa:	4601      	mov	r1, r0
 80179ac:	3b30      	subs	r3, #48	; 0x30
 80179ae:	220a      	movs	r2, #10
 80179b0:	4630      	mov	r0, r6
 80179b2:	f7ff ffa1 	bl	80178f8 <__multadd>
 80179b6:	45a1      	cmp	r9, r4
 80179b8:	d1f5      	bne.n	80179a6 <__s2b+0x38>
 80179ba:	eb08 0405 	add.w	r4, r8, r5
 80179be:	3c08      	subs	r4, #8
 80179c0:	1b2d      	subs	r5, r5, r4
 80179c2:	1963      	adds	r3, r4, r5
 80179c4:	42bb      	cmp	r3, r7
 80179c6:	db07      	blt.n	80179d8 <__s2b+0x6a>
 80179c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80179cc:	0052      	lsls	r2, r2, #1
 80179ce:	3101      	adds	r1, #1
 80179d0:	e7d9      	b.n	8017986 <__s2b+0x18>
 80179d2:	340a      	adds	r4, #10
 80179d4:	2509      	movs	r5, #9
 80179d6:	e7f3      	b.n	80179c0 <__s2b+0x52>
 80179d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80179dc:	4601      	mov	r1, r0
 80179de:	3b30      	subs	r3, #48	; 0x30
 80179e0:	220a      	movs	r2, #10
 80179e2:	4630      	mov	r0, r6
 80179e4:	f7ff ff88 	bl	80178f8 <__multadd>
 80179e8:	e7eb      	b.n	80179c2 <__s2b+0x54>

080179ea <__hi0bits>:
 80179ea:	0c02      	lsrs	r2, r0, #16
 80179ec:	0412      	lsls	r2, r2, #16
 80179ee:	4603      	mov	r3, r0
 80179f0:	b9b2      	cbnz	r2, 8017a20 <__hi0bits+0x36>
 80179f2:	0403      	lsls	r3, r0, #16
 80179f4:	2010      	movs	r0, #16
 80179f6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80179fa:	bf04      	itt	eq
 80179fc:	021b      	lsleq	r3, r3, #8
 80179fe:	3008      	addeq	r0, #8
 8017a00:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8017a04:	bf04      	itt	eq
 8017a06:	011b      	lsleq	r3, r3, #4
 8017a08:	3004      	addeq	r0, #4
 8017a0a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8017a0e:	bf04      	itt	eq
 8017a10:	009b      	lsleq	r3, r3, #2
 8017a12:	3002      	addeq	r0, #2
 8017a14:	2b00      	cmp	r3, #0
 8017a16:	db06      	blt.n	8017a26 <__hi0bits+0x3c>
 8017a18:	005b      	lsls	r3, r3, #1
 8017a1a:	d503      	bpl.n	8017a24 <__hi0bits+0x3a>
 8017a1c:	3001      	adds	r0, #1
 8017a1e:	4770      	bx	lr
 8017a20:	2000      	movs	r0, #0
 8017a22:	e7e8      	b.n	80179f6 <__hi0bits+0xc>
 8017a24:	2020      	movs	r0, #32
 8017a26:	4770      	bx	lr

08017a28 <__lo0bits>:
 8017a28:	6803      	ldr	r3, [r0, #0]
 8017a2a:	f013 0207 	ands.w	r2, r3, #7
 8017a2e:	4601      	mov	r1, r0
 8017a30:	d00b      	beq.n	8017a4a <__lo0bits+0x22>
 8017a32:	07da      	lsls	r2, r3, #31
 8017a34:	d423      	bmi.n	8017a7e <__lo0bits+0x56>
 8017a36:	0798      	lsls	r0, r3, #30
 8017a38:	bf49      	itett	mi
 8017a3a:	085b      	lsrmi	r3, r3, #1
 8017a3c:	089b      	lsrpl	r3, r3, #2
 8017a3e:	2001      	movmi	r0, #1
 8017a40:	600b      	strmi	r3, [r1, #0]
 8017a42:	bf5c      	itt	pl
 8017a44:	600b      	strpl	r3, [r1, #0]
 8017a46:	2002      	movpl	r0, #2
 8017a48:	4770      	bx	lr
 8017a4a:	b298      	uxth	r0, r3
 8017a4c:	b9a8      	cbnz	r0, 8017a7a <__lo0bits+0x52>
 8017a4e:	0c1b      	lsrs	r3, r3, #16
 8017a50:	2010      	movs	r0, #16
 8017a52:	f013 0fff 	tst.w	r3, #255	; 0xff
 8017a56:	bf04      	itt	eq
 8017a58:	0a1b      	lsreq	r3, r3, #8
 8017a5a:	3008      	addeq	r0, #8
 8017a5c:	071a      	lsls	r2, r3, #28
 8017a5e:	bf04      	itt	eq
 8017a60:	091b      	lsreq	r3, r3, #4
 8017a62:	3004      	addeq	r0, #4
 8017a64:	079a      	lsls	r2, r3, #30
 8017a66:	bf04      	itt	eq
 8017a68:	089b      	lsreq	r3, r3, #2
 8017a6a:	3002      	addeq	r0, #2
 8017a6c:	07da      	lsls	r2, r3, #31
 8017a6e:	d402      	bmi.n	8017a76 <__lo0bits+0x4e>
 8017a70:	085b      	lsrs	r3, r3, #1
 8017a72:	d006      	beq.n	8017a82 <__lo0bits+0x5a>
 8017a74:	3001      	adds	r0, #1
 8017a76:	600b      	str	r3, [r1, #0]
 8017a78:	4770      	bx	lr
 8017a7a:	4610      	mov	r0, r2
 8017a7c:	e7e9      	b.n	8017a52 <__lo0bits+0x2a>
 8017a7e:	2000      	movs	r0, #0
 8017a80:	4770      	bx	lr
 8017a82:	2020      	movs	r0, #32
 8017a84:	4770      	bx	lr

08017a86 <__i2b>:
 8017a86:	b510      	push	{r4, lr}
 8017a88:	460c      	mov	r4, r1
 8017a8a:	2101      	movs	r1, #1
 8017a8c:	f7ff fee9 	bl	8017862 <_Balloc>
 8017a90:	2201      	movs	r2, #1
 8017a92:	6144      	str	r4, [r0, #20]
 8017a94:	6102      	str	r2, [r0, #16]
 8017a96:	bd10      	pop	{r4, pc}

08017a98 <__multiply>:
 8017a98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a9c:	4614      	mov	r4, r2
 8017a9e:	690a      	ldr	r2, [r1, #16]
 8017aa0:	6923      	ldr	r3, [r4, #16]
 8017aa2:	429a      	cmp	r2, r3
 8017aa4:	bfb8      	it	lt
 8017aa6:	460b      	movlt	r3, r1
 8017aa8:	4688      	mov	r8, r1
 8017aaa:	bfbc      	itt	lt
 8017aac:	46a0      	movlt	r8, r4
 8017aae:	461c      	movlt	r4, r3
 8017ab0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8017ab4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8017ab8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017abc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8017ac0:	eb07 0609 	add.w	r6, r7, r9
 8017ac4:	42b3      	cmp	r3, r6
 8017ac6:	bfb8      	it	lt
 8017ac8:	3101      	addlt	r1, #1
 8017aca:	f7ff feca 	bl	8017862 <_Balloc>
 8017ace:	f100 0514 	add.w	r5, r0, #20
 8017ad2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8017ad6:	462b      	mov	r3, r5
 8017ad8:	2200      	movs	r2, #0
 8017ada:	4573      	cmp	r3, lr
 8017adc:	d316      	bcc.n	8017b0c <__multiply+0x74>
 8017ade:	f104 0214 	add.w	r2, r4, #20
 8017ae2:	f108 0114 	add.w	r1, r8, #20
 8017ae6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8017aea:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8017aee:	9300      	str	r3, [sp, #0]
 8017af0:	9b00      	ldr	r3, [sp, #0]
 8017af2:	9201      	str	r2, [sp, #4]
 8017af4:	4293      	cmp	r3, r2
 8017af6:	d80c      	bhi.n	8017b12 <__multiply+0x7a>
 8017af8:	2e00      	cmp	r6, #0
 8017afa:	dd03      	ble.n	8017b04 <__multiply+0x6c>
 8017afc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8017b00:	2b00      	cmp	r3, #0
 8017b02:	d05d      	beq.n	8017bc0 <__multiply+0x128>
 8017b04:	6106      	str	r6, [r0, #16]
 8017b06:	b003      	add	sp, #12
 8017b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b0c:	f843 2b04 	str.w	r2, [r3], #4
 8017b10:	e7e3      	b.n	8017ada <__multiply+0x42>
 8017b12:	f8b2 b000 	ldrh.w	fp, [r2]
 8017b16:	f1bb 0f00 	cmp.w	fp, #0
 8017b1a:	d023      	beq.n	8017b64 <__multiply+0xcc>
 8017b1c:	4689      	mov	r9, r1
 8017b1e:	46ac      	mov	ip, r5
 8017b20:	f04f 0800 	mov.w	r8, #0
 8017b24:	f859 4b04 	ldr.w	r4, [r9], #4
 8017b28:	f8dc a000 	ldr.w	sl, [ip]
 8017b2c:	b2a3      	uxth	r3, r4
 8017b2e:	fa1f fa8a 	uxth.w	sl, sl
 8017b32:	fb0b a303 	mla	r3, fp, r3, sl
 8017b36:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8017b3a:	f8dc 4000 	ldr.w	r4, [ip]
 8017b3e:	4443      	add	r3, r8
 8017b40:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8017b44:	fb0b 840a 	mla	r4, fp, sl, r8
 8017b48:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8017b4c:	46e2      	mov	sl, ip
 8017b4e:	b29b      	uxth	r3, r3
 8017b50:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8017b54:	454f      	cmp	r7, r9
 8017b56:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8017b5a:	f84a 3b04 	str.w	r3, [sl], #4
 8017b5e:	d82b      	bhi.n	8017bb8 <__multiply+0x120>
 8017b60:	f8cc 8004 	str.w	r8, [ip, #4]
 8017b64:	9b01      	ldr	r3, [sp, #4]
 8017b66:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8017b6a:	3204      	adds	r2, #4
 8017b6c:	f1ba 0f00 	cmp.w	sl, #0
 8017b70:	d020      	beq.n	8017bb4 <__multiply+0x11c>
 8017b72:	682b      	ldr	r3, [r5, #0]
 8017b74:	4689      	mov	r9, r1
 8017b76:	46a8      	mov	r8, r5
 8017b78:	f04f 0b00 	mov.w	fp, #0
 8017b7c:	f8b9 c000 	ldrh.w	ip, [r9]
 8017b80:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8017b84:	fb0a 440c 	mla	r4, sl, ip, r4
 8017b88:	445c      	add	r4, fp
 8017b8a:	46c4      	mov	ip, r8
 8017b8c:	b29b      	uxth	r3, r3
 8017b8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8017b92:	f84c 3b04 	str.w	r3, [ip], #4
 8017b96:	f859 3b04 	ldr.w	r3, [r9], #4
 8017b9a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8017b9e:	0c1b      	lsrs	r3, r3, #16
 8017ba0:	fb0a b303 	mla	r3, sl, r3, fp
 8017ba4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8017ba8:	454f      	cmp	r7, r9
 8017baa:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8017bae:	d805      	bhi.n	8017bbc <__multiply+0x124>
 8017bb0:	f8c8 3004 	str.w	r3, [r8, #4]
 8017bb4:	3504      	adds	r5, #4
 8017bb6:	e79b      	b.n	8017af0 <__multiply+0x58>
 8017bb8:	46d4      	mov	ip, sl
 8017bba:	e7b3      	b.n	8017b24 <__multiply+0x8c>
 8017bbc:	46e0      	mov	r8, ip
 8017bbe:	e7dd      	b.n	8017b7c <__multiply+0xe4>
 8017bc0:	3e01      	subs	r6, #1
 8017bc2:	e799      	b.n	8017af8 <__multiply+0x60>

08017bc4 <__pow5mult>:
 8017bc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017bc8:	4615      	mov	r5, r2
 8017bca:	f012 0203 	ands.w	r2, r2, #3
 8017bce:	4606      	mov	r6, r0
 8017bd0:	460f      	mov	r7, r1
 8017bd2:	d007      	beq.n	8017be4 <__pow5mult+0x20>
 8017bd4:	3a01      	subs	r2, #1
 8017bd6:	4c21      	ldr	r4, [pc, #132]	; (8017c5c <__pow5mult+0x98>)
 8017bd8:	2300      	movs	r3, #0
 8017bda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8017bde:	f7ff fe8b 	bl	80178f8 <__multadd>
 8017be2:	4607      	mov	r7, r0
 8017be4:	10ad      	asrs	r5, r5, #2
 8017be6:	d035      	beq.n	8017c54 <__pow5mult+0x90>
 8017be8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8017bea:	b93c      	cbnz	r4, 8017bfc <__pow5mult+0x38>
 8017bec:	2010      	movs	r0, #16
 8017bee:	f7ff fe13 	bl	8017818 <malloc>
 8017bf2:	6270      	str	r0, [r6, #36]	; 0x24
 8017bf4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017bf8:	6004      	str	r4, [r0, #0]
 8017bfa:	60c4      	str	r4, [r0, #12]
 8017bfc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8017c00:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8017c04:	b94c      	cbnz	r4, 8017c1a <__pow5mult+0x56>
 8017c06:	f240 2171 	movw	r1, #625	; 0x271
 8017c0a:	4630      	mov	r0, r6
 8017c0c:	f7ff ff3b 	bl	8017a86 <__i2b>
 8017c10:	2300      	movs	r3, #0
 8017c12:	f8c8 0008 	str.w	r0, [r8, #8]
 8017c16:	4604      	mov	r4, r0
 8017c18:	6003      	str	r3, [r0, #0]
 8017c1a:	f04f 0800 	mov.w	r8, #0
 8017c1e:	07eb      	lsls	r3, r5, #31
 8017c20:	d50a      	bpl.n	8017c38 <__pow5mult+0x74>
 8017c22:	4639      	mov	r1, r7
 8017c24:	4622      	mov	r2, r4
 8017c26:	4630      	mov	r0, r6
 8017c28:	f7ff ff36 	bl	8017a98 <__multiply>
 8017c2c:	4639      	mov	r1, r7
 8017c2e:	4681      	mov	r9, r0
 8017c30:	4630      	mov	r0, r6
 8017c32:	f7ff fe4a 	bl	80178ca <_Bfree>
 8017c36:	464f      	mov	r7, r9
 8017c38:	106d      	asrs	r5, r5, #1
 8017c3a:	d00b      	beq.n	8017c54 <__pow5mult+0x90>
 8017c3c:	6820      	ldr	r0, [r4, #0]
 8017c3e:	b938      	cbnz	r0, 8017c50 <__pow5mult+0x8c>
 8017c40:	4622      	mov	r2, r4
 8017c42:	4621      	mov	r1, r4
 8017c44:	4630      	mov	r0, r6
 8017c46:	f7ff ff27 	bl	8017a98 <__multiply>
 8017c4a:	6020      	str	r0, [r4, #0]
 8017c4c:	f8c0 8000 	str.w	r8, [r0]
 8017c50:	4604      	mov	r4, r0
 8017c52:	e7e4      	b.n	8017c1e <__pow5mult+0x5a>
 8017c54:	4638      	mov	r0, r7
 8017c56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017c5a:	bf00      	nop
 8017c5c:	08019408 	.word	0x08019408

08017c60 <__lshift>:
 8017c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017c64:	460c      	mov	r4, r1
 8017c66:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8017c6a:	6923      	ldr	r3, [r4, #16]
 8017c6c:	6849      	ldr	r1, [r1, #4]
 8017c6e:	eb0a 0903 	add.w	r9, sl, r3
 8017c72:	68a3      	ldr	r3, [r4, #8]
 8017c74:	4607      	mov	r7, r0
 8017c76:	4616      	mov	r6, r2
 8017c78:	f109 0501 	add.w	r5, r9, #1
 8017c7c:	42ab      	cmp	r3, r5
 8017c7e:	db32      	blt.n	8017ce6 <__lshift+0x86>
 8017c80:	4638      	mov	r0, r7
 8017c82:	f7ff fdee 	bl	8017862 <_Balloc>
 8017c86:	2300      	movs	r3, #0
 8017c88:	4680      	mov	r8, r0
 8017c8a:	f100 0114 	add.w	r1, r0, #20
 8017c8e:	461a      	mov	r2, r3
 8017c90:	4553      	cmp	r3, sl
 8017c92:	db2b      	blt.n	8017cec <__lshift+0x8c>
 8017c94:	6920      	ldr	r0, [r4, #16]
 8017c96:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8017c9a:	f104 0314 	add.w	r3, r4, #20
 8017c9e:	f016 021f 	ands.w	r2, r6, #31
 8017ca2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017ca6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8017caa:	d025      	beq.n	8017cf8 <__lshift+0x98>
 8017cac:	f1c2 0e20 	rsb	lr, r2, #32
 8017cb0:	2000      	movs	r0, #0
 8017cb2:	681e      	ldr	r6, [r3, #0]
 8017cb4:	468a      	mov	sl, r1
 8017cb6:	4096      	lsls	r6, r2
 8017cb8:	4330      	orrs	r0, r6
 8017cba:	f84a 0b04 	str.w	r0, [sl], #4
 8017cbe:	f853 0b04 	ldr.w	r0, [r3], #4
 8017cc2:	459c      	cmp	ip, r3
 8017cc4:	fa20 f00e 	lsr.w	r0, r0, lr
 8017cc8:	d814      	bhi.n	8017cf4 <__lshift+0x94>
 8017cca:	6048      	str	r0, [r1, #4]
 8017ccc:	b108      	cbz	r0, 8017cd2 <__lshift+0x72>
 8017cce:	f109 0502 	add.w	r5, r9, #2
 8017cd2:	3d01      	subs	r5, #1
 8017cd4:	4638      	mov	r0, r7
 8017cd6:	f8c8 5010 	str.w	r5, [r8, #16]
 8017cda:	4621      	mov	r1, r4
 8017cdc:	f7ff fdf5 	bl	80178ca <_Bfree>
 8017ce0:	4640      	mov	r0, r8
 8017ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017ce6:	3101      	adds	r1, #1
 8017ce8:	005b      	lsls	r3, r3, #1
 8017cea:	e7c7      	b.n	8017c7c <__lshift+0x1c>
 8017cec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8017cf0:	3301      	adds	r3, #1
 8017cf2:	e7cd      	b.n	8017c90 <__lshift+0x30>
 8017cf4:	4651      	mov	r1, sl
 8017cf6:	e7dc      	b.n	8017cb2 <__lshift+0x52>
 8017cf8:	3904      	subs	r1, #4
 8017cfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8017cfe:	f841 2f04 	str.w	r2, [r1, #4]!
 8017d02:	459c      	cmp	ip, r3
 8017d04:	d8f9      	bhi.n	8017cfa <__lshift+0x9a>
 8017d06:	e7e4      	b.n	8017cd2 <__lshift+0x72>

08017d08 <__mcmp>:
 8017d08:	6903      	ldr	r3, [r0, #16]
 8017d0a:	690a      	ldr	r2, [r1, #16]
 8017d0c:	1a9b      	subs	r3, r3, r2
 8017d0e:	b530      	push	{r4, r5, lr}
 8017d10:	d10c      	bne.n	8017d2c <__mcmp+0x24>
 8017d12:	0092      	lsls	r2, r2, #2
 8017d14:	3014      	adds	r0, #20
 8017d16:	3114      	adds	r1, #20
 8017d18:	1884      	adds	r4, r0, r2
 8017d1a:	4411      	add	r1, r2
 8017d1c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8017d20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8017d24:	4295      	cmp	r5, r2
 8017d26:	d003      	beq.n	8017d30 <__mcmp+0x28>
 8017d28:	d305      	bcc.n	8017d36 <__mcmp+0x2e>
 8017d2a:	2301      	movs	r3, #1
 8017d2c:	4618      	mov	r0, r3
 8017d2e:	bd30      	pop	{r4, r5, pc}
 8017d30:	42a0      	cmp	r0, r4
 8017d32:	d3f3      	bcc.n	8017d1c <__mcmp+0x14>
 8017d34:	e7fa      	b.n	8017d2c <__mcmp+0x24>
 8017d36:	f04f 33ff 	mov.w	r3, #4294967295
 8017d3a:	e7f7      	b.n	8017d2c <__mcmp+0x24>

08017d3c <__mdiff>:
 8017d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017d40:	460d      	mov	r5, r1
 8017d42:	4607      	mov	r7, r0
 8017d44:	4611      	mov	r1, r2
 8017d46:	4628      	mov	r0, r5
 8017d48:	4614      	mov	r4, r2
 8017d4a:	f7ff ffdd 	bl	8017d08 <__mcmp>
 8017d4e:	1e06      	subs	r6, r0, #0
 8017d50:	d108      	bne.n	8017d64 <__mdiff+0x28>
 8017d52:	4631      	mov	r1, r6
 8017d54:	4638      	mov	r0, r7
 8017d56:	f7ff fd84 	bl	8017862 <_Balloc>
 8017d5a:	2301      	movs	r3, #1
 8017d5c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8017d60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017d64:	bfa4      	itt	ge
 8017d66:	4623      	movge	r3, r4
 8017d68:	462c      	movge	r4, r5
 8017d6a:	4638      	mov	r0, r7
 8017d6c:	6861      	ldr	r1, [r4, #4]
 8017d6e:	bfa6      	itte	ge
 8017d70:	461d      	movge	r5, r3
 8017d72:	2600      	movge	r6, #0
 8017d74:	2601      	movlt	r6, #1
 8017d76:	f7ff fd74 	bl	8017862 <_Balloc>
 8017d7a:	692b      	ldr	r3, [r5, #16]
 8017d7c:	60c6      	str	r6, [r0, #12]
 8017d7e:	6926      	ldr	r6, [r4, #16]
 8017d80:	f105 0914 	add.w	r9, r5, #20
 8017d84:	f104 0214 	add.w	r2, r4, #20
 8017d88:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8017d8c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8017d90:	f100 0514 	add.w	r5, r0, #20
 8017d94:	f04f 0e00 	mov.w	lr, #0
 8017d98:	f852 ab04 	ldr.w	sl, [r2], #4
 8017d9c:	f859 4b04 	ldr.w	r4, [r9], #4
 8017da0:	fa1e f18a 	uxtah	r1, lr, sl
 8017da4:	b2a3      	uxth	r3, r4
 8017da6:	1ac9      	subs	r1, r1, r3
 8017da8:	0c23      	lsrs	r3, r4, #16
 8017daa:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8017dae:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8017db2:	b289      	uxth	r1, r1
 8017db4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8017db8:	45c8      	cmp	r8, r9
 8017dba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8017dbe:	4694      	mov	ip, r2
 8017dc0:	f845 3b04 	str.w	r3, [r5], #4
 8017dc4:	d8e8      	bhi.n	8017d98 <__mdiff+0x5c>
 8017dc6:	45bc      	cmp	ip, r7
 8017dc8:	d304      	bcc.n	8017dd4 <__mdiff+0x98>
 8017dca:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8017dce:	b183      	cbz	r3, 8017df2 <__mdiff+0xb6>
 8017dd0:	6106      	str	r6, [r0, #16]
 8017dd2:	e7c5      	b.n	8017d60 <__mdiff+0x24>
 8017dd4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8017dd8:	fa1e f381 	uxtah	r3, lr, r1
 8017ddc:	141a      	asrs	r2, r3, #16
 8017dde:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8017de2:	b29b      	uxth	r3, r3
 8017de4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017de8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8017dec:	f845 3b04 	str.w	r3, [r5], #4
 8017df0:	e7e9      	b.n	8017dc6 <__mdiff+0x8a>
 8017df2:	3e01      	subs	r6, #1
 8017df4:	e7e9      	b.n	8017dca <__mdiff+0x8e>
	...

08017df8 <__ulp>:
 8017df8:	4b12      	ldr	r3, [pc, #72]	; (8017e44 <__ulp+0x4c>)
 8017dfa:	ee10 2a90 	vmov	r2, s1
 8017dfe:	401a      	ands	r2, r3
 8017e00:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8017e04:	2b00      	cmp	r3, #0
 8017e06:	dd04      	ble.n	8017e12 <__ulp+0x1a>
 8017e08:	2000      	movs	r0, #0
 8017e0a:	4619      	mov	r1, r3
 8017e0c:	ec41 0b10 	vmov	d0, r0, r1
 8017e10:	4770      	bx	lr
 8017e12:	425b      	negs	r3, r3
 8017e14:	151b      	asrs	r3, r3, #20
 8017e16:	2b13      	cmp	r3, #19
 8017e18:	f04f 0000 	mov.w	r0, #0
 8017e1c:	f04f 0100 	mov.w	r1, #0
 8017e20:	dc04      	bgt.n	8017e2c <__ulp+0x34>
 8017e22:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8017e26:	fa42 f103 	asr.w	r1, r2, r3
 8017e2a:	e7ef      	b.n	8017e0c <__ulp+0x14>
 8017e2c:	3b14      	subs	r3, #20
 8017e2e:	2b1e      	cmp	r3, #30
 8017e30:	f04f 0201 	mov.w	r2, #1
 8017e34:	bfda      	itte	le
 8017e36:	f1c3 031f 	rsble	r3, r3, #31
 8017e3a:	fa02 f303 	lslle.w	r3, r2, r3
 8017e3e:	4613      	movgt	r3, r2
 8017e40:	4618      	mov	r0, r3
 8017e42:	e7e3      	b.n	8017e0c <__ulp+0x14>
 8017e44:	7ff00000 	.word	0x7ff00000

08017e48 <__b2d>:
 8017e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017e4a:	6905      	ldr	r5, [r0, #16]
 8017e4c:	f100 0714 	add.w	r7, r0, #20
 8017e50:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8017e54:	1f2e      	subs	r6, r5, #4
 8017e56:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8017e5a:	4620      	mov	r0, r4
 8017e5c:	f7ff fdc5 	bl	80179ea <__hi0bits>
 8017e60:	f1c0 0320 	rsb	r3, r0, #32
 8017e64:	280a      	cmp	r0, #10
 8017e66:	600b      	str	r3, [r1, #0]
 8017e68:	f8df c074 	ldr.w	ip, [pc, #116]	; 8017ee0 <__b2d+0x98>
 8017e6c:	dc14      	bgt.n	8017e98 <__b2d+0x50>
 8017e6e:	f1c0 0e0b 	rsb	lr, r0, #11
 8017e72:	fa24 f10e 	lsr.w	r1, r4, lr
 8017e76:	42b7      	cmp	r7, r6
 8017e78:	ea41 030c 	orr.w	r3, r1, ip
 8017e7c:	bf34      	ite	cc
 8017e7e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8017e82:	2100      	movcs	r1, #0
 8017e84:	3015      	adds	r0, #21
 8017e86:	fa04 f000 	lsl.w	r0, r4, r0
 8017e8a:	fa21 f10e 	lsr.w	r1, r1, lr
 8017e8e:	ea40 0201 	orr.w	r2, r0, r1
 8017e92:	ec43 2b10 	vmov	d0, r2, r3
 8017e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017e98:	42b7      	cmp	r7, r6
 8017e9a:	bf3a      	itte	cc
 8017e9c:	f1a5 0608 	subcc.w	r6, r5, #8
 8017ea0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8017ea4:	2100      	movcs	r1, #0
 8017ea6:	380b      	subs	r0, #11
 8017ea8:	d015      	beq.n	8017ed6 <__b2d+0x8e>
 8017eaa:	4084      	lsls	r4, r0
 8017eac:	f1c0 0520 	rsb	r5, r0, #32
 8017eb0:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8017eb4:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8017eb8:	42be      	cmp	r6, r7
 8017eba:	fa21 fc05 	lsr.w	ip, r1, r5
 8017ebe:	ea44 030c 	orr.w	r3, r4, ip
 8017ec2:	bf8c      	ite	hi
 8017ec4:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8017ec8:	2400      	movls	r4, #0
 8017eca:	fa01 f000 	lsl.w	r0, r1, r0
 8017ece:	40ec      	lsrs	r4, r5
 8017ed0:	ea40 0204 	orr.w	r2, r0, r4
 8017ed4:	e7dd      	b.n	8017e92 <__b2d+0x4a>
 8017ed6:	ea44 030c 	orr.w	r3, r4, ip
 8017eda:	460a      	mov	r2, r1
 8017edc:	e7d9      	b.n	8017e92 <__b2d+0x4a>
 8017ede:	bf00      	nop
 8017ee0:	3ff00000 	.word	0x3ff00000

08017ee4 <__d2b>:
 8017ee4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017ee8:	460e      	mov	r6, r1
 8017eea:	2101      	movs	r1, #1
 8017eec:	ec59 8b10 	vmov	r8, r9, d0
 8017ef0:	4615      	mov	r5, r2
 8017ef2:	f7ff fcb6 	bl	8017862 <_Balloc>
 8017ef6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8017efa:	4607      	mov	r7, r0
 8017efc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017f00:	bb34      	cbnz	r4, 8017f50 <__d2b+0x6c>
 8017f02:	9301      	str	r3, [sp, #4]
 8017f04:	f1b8 0300 	subs.w	r3, r8, #0
 8017f08:	d027      	beq.n	8017f5a <__d2b+0x76>
 8017f0a:	a802      	add	r0, sp, #8
 8017f0c:	f840 3d08 	str.w	r3, [r0, #-8]!
 8017f10:	f7ff fd8a 	bl	8017a28 <__lo0bits>
 8017f14:	9900      	ldr	r1, [sp, #0]
 8017f16:	b1f0      	cbz	r0, 8017f56 <__d2b+0x72>
 8017f18:	9a01      	ldr	r2, [sp, #4]
 8017f1a:	f1c0 0320 	rsb	r3, r0, #32
 8017f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8017f22:	430b      	orrs	r3, r1
 8017f24:	40c2      	lsrs	r2, r0
 8017f26:	617b      	str	r3, [r7, #20]
 8017f28:	9201      	str	r2, [sp, #4]
 8017f2a:	9b01      	ldr	r3, [sp, #4]
 8017f2c:	61bb      	str	r3, [r7, #24]
 8017f2e:	2b00      	cmp	r3, #0
 8017f30:	bf14      	ite	ne
 8017f32:	2102      	movne	r1, #2
 8017f34:	2101      	moveq	r1, #1
 8017f36:	6139      	str	r1, [r7, #16]
 8017f38:	b1c4      	cbz	r4, 8017f6c <__d2b+0x88>
 8017f3a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8017f3e:	4404      	add	r4, r0
 8017f40:	6034      	str	r4, [r6, #0]
 8017f42:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8017f46:	6028      	str	r0, [r5, #0]
 8017f48:	4638      	mov	r0, r7
 8017f4a:	b003      	add	sp, #12
 8017f4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017f50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8017f54:	e7d5      	b.n	8017f02 <__d2b+0x1e>
 8017f56:	6179      	str	r1, [r7, #20]
 8017f58:	e7e7      	b.n	8017f2a <__d2b+0x46>
 8017f5a:	a801      	add	r0, sp, #4
 8017f5c:	f7ff fd64 	bl	8017a28 <__lo0bits>
 8017f60:	9b01      	ldr	r3, [sp, #4]
 8017f62:	617b      	str	r3, [r7, #20]
 8017f64:	2101      	movs	r1, #1
 8017f66:	6139      	str	r1, [r7, #16]
 8017f68:	3020      	adds	r0, #32
 8017f6a:	e7e5      	b.n	8017f38 <__d2b+0x54>
 8017f6c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8017f70:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8017f74:	6030      	str	r0, [r6, #0]
 8017f76:	6918      	ldr	r0, [r3, #16]
 8017f78:	f7ff fd37 	bl	80179ea <__hi0bits>
 8017f7c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8017f80:	e7e1      	b.n	8017f46 <__d2b+0x62>

08017f82 <__ratio>:
 8017f82:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f86:	4688      	mov	r8, r1
 8017f88:	4669      	mov	r1, sp
 8017f8a:	4681      	mov	r9, r0
 8017f8c:	f7ff ff5c 	bl	8017e48 <__b2d>
 8017f90:	a901      	add	r1, sp, #4
 8017f92:	4640      	mov	r0, r8
 8017f94:	ec57 6b10 	vmov	r6, r7, d0
 8017f98:	f7ff ff56 	bl	8017e48 <__b2d>
 8017f9c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8017fa0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8017fa4:	eba3 0c02 	sub.w	ip, r3, r2
 8017fa8:	e9dd 3200 	ldrd	r3, r2, [sp]
 8017fac:	1a9b      	subs	r3, r3, r2
 8017fae:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8017fb2:	ec5b ab10 	vmov	sl, fp, d0
 8017fb6:	2b00      	cmp	r3, #0
 8017fb8:	bfce      	itee	gt
 8017fba:	463a      	movgt	r2, r7
 8017fbc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8017fc0:	465a      	movle	r2, fp
 8017fc2:	4659      	mov	r1, fp
 8017fc4:	463d      	mov	r5, r7
 8017fc6:	bfd4      	ite	le
 8017fc8:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8017fcc:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8017fd0:	4630      	mov	r0, r6
 8017fd2:	ee10 2a10 	vmov	r2, s0
 8017fd6:	460b      	mov	r3, r1
 8017fd8:	4629      	mov	r1, r5
 8017fda:	f7e8 fc4f 	bl	800087c <__aeabi_ddiv>
 8017fde:	ec41 0b10 	vmov	d0, r0, r1
 8017fe2:	b003      	add	sp, #12
 8017fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017fe8 <__copybits>:
 8017fe8:	3901      	subs	r1, #1
 8017fea:	b510      	push	{r4, lr}
 8017fec:	1149      	asrs	r1, r1, #5
 8017fee:	6914      	ldr	r4, [r2, #16]
 8017ff0:	3101      	adds	r1, #1
 8017ff2:	f102 0314 	add.w	r3, r2, #20
 8017ff6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8017ffa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8017ffe:	42a3      	cmp	r3, r4
 8018000:	4602      	mov	r2, r0
 8018002:	d303      	bcc.n	801800c <__copybits+0x24>
 8018004:	2300      	movs	r3, #0
 8018006:	428a      	cmp	r2, r1
 8018008:	d305      	bcc.n	8018016 <__copybits+0x2e>
 801800a:	bd10      	pop	{r4, pc}
 801800c:	f853 2b04 	ldr.w	r2, [r3], #4
 8018010:	f840 2b04 	str.w	r2, [r0], #4
 8018014:	e7f3      	b.n	8017ffe <__copybits+0x16>
 8018016:	f842 3b04 	str.w	r3, [r2], #4
 801801a:	e7f4      	b.n	8018006 <__copybits+0x1e>

0801801c <__any_on>:
 801801c:	f100 0214 	add.w	r2, r0, #20
 8018020:	6900      	ldr	r0, [r0, #16]
 8018022:	114b      	asrs	r3, r1, #5
 8018024:	4298      	cmp	r0, r3
 8018026:	b510      	push	{r4, lr}
 8018028:	db11      	blt.n	801804e <__any_on+0x32>
 801802a:	dd0a      	ble.n	8018042 <__any_on+0x26>
 801802c:	f011 011f 	ands.w	r1, r1, #31
 8018030:	d007      	beq.n	8018042 <__any_on+0x26>
 8018032:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8018036:	fa24 f001 	lsr.w	r0, r4, r1
 801803a:	fa00 f101 	lsl.w	r1, r0, r1
 801803e:	428c      	cmp	r4, r1
 8018040:	d10b      	bne.n	801805a <__any_on+0x3e>
 8018042:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8018046:	4293      	cmp	r3, r2
 8018048:	d803      	bhi.n	8018052 <__any_on+0x36>
 801804a:	2000      	movs	r0, #0
 801804c:	bd10      	pop	{r4, pc}
 801804e:	4603      	mov	r3, r0
 8018050:	e7f7      	b.n	8018042 <__any_on+0x26>
 8018052:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8018056:	2900      	cmp	r1, #0
 8018058:	d0f5      	beq.n	8018046 <__any_on+0x2a>
 801805a:	2001      	movs	r0, #1
 801805c:	e7f6      	b.n	801804c <__any_on+0x30>

0801805e <_calloc_r>:
 801805e:	b538      	push	{r3, r4, r5, lr}
 8018060:	fb02 f401 	mul.w	r4, r2, r1
 8018064:	4621      	mov	r1, r4
 8018066:	f000 f857 	bl	8018118 <_malloc_r>
 801806a:	4605      	mov	r5, r0
 801806c:	b118      	cbz	r0, 8018076 <_calloc_r+0x18>
 801806e:	4622      	mov	r2, r4
 8018070:	2100      	movs	r1, #0
 8018072:	f7fc fc9f 	bl	80149b4 <memset>
 8018076:	4628      	mov	r0, r5
 8018078:	bd38      	pop	{r3, r4, r5, pc}
	...

0801807c <_free_r>:
 801807c:	b538      	push	{r3, r4, r5, lr}
 801807e:	4605      	mov	r5, r0
 8018080:	2900      	cmp	r1, #0
 8018082:	d045      	beq.n	8018110 <_free_r+0x94>
 8018084:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018088:	1f0c      	subs	r4, r1, #4
 801808a:	2b00      	cmp	r3, #0
 801808c:	bfb8      	it	lt
 801808e:	18e4      	addlt	r4, r4, r3
 8018090:	f000 fe30 	bl	8018cf4 <__malloc_lock>
 8018094:	4a1f      	ldr	r2, [pc, #124]	; (8018114 <_free_r+0x98>)
 8018096:	6813      	ldr	r3, [r2, #0]
 8018098:	4610      	mov	r0, r2
 801809a:	b933      	cbnz	r3, 80180aa <_free_r+0x2e>
 801809c:	6063      	str	r3, [r4, #4]
 801809e:	6014      	str	r4, [r2, #0]
 80180a0:	4628      	mov	r0, r5
 80180a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80180a6:	f000 be26 	b.w	8018cf6 <__malloc_unlock>
 80180aa:	42a3      	cmp	r3, r4
 80180ac:	d90c      	bls.n	80180c8 <_free_r+0x4c>
 80180ae:	6821      	ldr	r1, [r4, #0]
 80180b0:	1862      	adds	r2, r4, r1
 80180b2:	4293      	cmp	r3, r2
 80180b4:	bf04      	itt	eq
 80180b6:	681a      	ldreq	r2, [r3, #0]
 80180b8:	685b      	ldreq	r3, [r3, #4]
 80180ba:	6063      	str	r3, [r4, #4]
 80180bc:	bf04      	itt	eq
 80180be:	1852      	addeq	r2, r2, r1
 80180c0:	6022      	streq	r2, [r4, #0]
 80180c2:	6004      	str	r4, [r0, #0]
 80180c4:	e7ec      	b.n	80180a0 <_free_r+0x24>
 80180c6:	4613      	mov	r3, r2
 80180c8:	685a      	ldr	r2, [r3, #4]
 80180ca:	b10a      	cbz	r2, 80180d0 <_free_r+0x54>
 80180cc:	42a2      	cmp	r2, r4
 80180ce:	d9fa      	bls.n	80180c6 <_free_r+0x4a>
 80180d0:	6819      	ldr	r1, [r3, #0]
 80180d2:	1858      	adds	r0, r3, r1
 80180d4:	42a0      	cmp	r0, r4
 80180d6:	d10b      	bne.n	80180f0 <_free_r+0x74>
 80180d8:	6820      	ldr	r0, [r4, #0]
 80180da:	4401      	add	r1, r0
 80180dc:	1858      	adds	r0, r3, r1
 80180de:	4282      	cmp	r2, r0
 80180e0:	6019      	str	r1, [r3, #0]
 80180e2:	d1dd      	bne.n	80180a0 <_free_r+0x24>
 80180e4:	6810      	ldr	r0, [r2, #0]
 80180e6:	6852      	ldr	r2, [r2, #4]
 80180e8:	605a      	str	r2, [r3, #4]
 80180ea:	4401      	add	r1, r0
 80180ec:	6019      	str	r1, [r3, #0]
 80180ee:	e7d7      	b.n	80180a0 <_free_r+0x24>
 80180f0:	d902      	bls.n	80180f8 <_free_r+0x7c>
 80180f2:	230c      	movs	r3, #12
 80180f4:	602b      	str	r3, [r5, #0]
 80180f6:	e7d3      	b.n	80180a0 <_free_r+0x24>
 80180f8:	6820      	ldr	r0, [r4, #0]
 80180fa:	1821      	adds	r1, r4, r0
 80180fc:	428a      	cmp	r2, r1
 80180fe:	bf04      	itt	eq
 8018100:	6811      	ldreq	r1, [r2, #0]
 8018102:	6852      	ldreq	r2, [r2, #4]
 8018104:	6062      	str	r2, [r4, #4]
 8018106:	bf04      	itt	eq
 8018108:	1809      	addeq	r1, r1, r0
 801810a:	6021      	streq	r1, [r4, #0]
 801810c:	605c      	str	r4, [r3, #4]
 801810e:	e7c7      	b.n	80180a0 <_free_r+0x24>
 8018110:	bd38      	pop	{r3, r4, r5, pc}
 8018112:	bf00      	nop
 8018114:	20045308 	.word	0x20045308

08018118 <_malloc_r>:
 8018118:	b570      	push	{r4, r5, r6, lr}
 801811a:	1ccd      	adds	r5, r1, #3
 801811c:	f025 0503 	bic.w	r5, r5, #3
 8018120:	3508      	adds	r5, #8
 8018122:	2d0c      	cmp	r5, #12
 8018124:	bf38      	it	cc
 8018126:	250c      	movcc	r5, #12
 8018128:	2d00      	cmp	r5, #0
 801812a:	4606      	mov	r6, r0
 801812c:	db01      	blt.n	8018132 <_malloc_r+0x1a>
 801812e:	42a9      	cmp	r1, r5
 8018130:	d903      	bls.n	801813a <_malloc_r+0x22>
 8018132:	230c      	movs	r3, #12
 8018134:	6033      	str	r3, [r6, #0]
 8018136:	2000      	movs	r0, #0
 8018138:	bd70      	pop	{r4, r5, r6, pc}
 801813a:	f000 fddb 	bl	8018cf4 <__malloc_lock>
 801813e:	4a21      	ldr	r2, [pc, #132]	; (80181c4 <_malloc_r+0xac>)
 8018140:	6814      	ldr	r4, [r2, #0]
 8018142:	4621      	mov	r1, r4
 8018144:	b991      	cbnz	r1, 801816c <_malloc_r+0x54>
 8018146:	4c20      	ldr	r4, [pc, #128]	; (80181c8 <_malloc_r+0xb0>)
 8018148:	6823      	ldr	r3, [r4, #0]
 801814a:	b91b      	cbnz	r3, 8018154 <_malloc_r+0x3c>
 801814c:	4630      	mov	r0, r6
 801814e:	f000 fc91 	bl	8018a74 <_sbrk_r>
 8018152:	6020      	str	r0, [r4, #0]
 8018154:	4629      	mov	r1, r5
 8018156:	4630      	mov	r0, r6
 8018158:	f000 fc8c 	bl	8018a74 <_sbrk_r>
 801815c:	1c43      	adds	r3, r0, #1
 801815e:	d124      	bne.n	80181aa <_malloc_r+0x92>
 8018160:	230c      	movs	r3, #12
 8018162:	6033      	str	r3, [r6, #0]
 8018164:	4630      	mov	r0, r6
 8018166:	f000 fdc6 	bl	8018cf6 <__malloc_unlock>
 801816a:	e7e4      	b.n	8018136 <_malloc_r+0x1e>
 801816c:	680b      	ldr	r3, [r1, #0]
 801816e:	1b5b      	subs	r3, r3, r5
 8018170:	d418      	bmi.n	80181a4 <_malloc_r+0x8c>
 8018172:	2b0b      	cmp	r3, #11
 8018174:	d90f      	bls.n	8018196 <_malloc_r+0x7e>
 8018176:	600b      	str	r3, [r1, #0]
 8018178:	50cd      	str	r5, [r1, r3]
 801817a:	18cc      	adds	r4, r1, r3
 801817c:	4630      	mov	r0, r6
 801817e:	f000 fdba 	bl	8018cf6 <__malloc_unlock>
 8018182:	f104 000b 	add.w	r0, r4, #11
 8018186:	1d23      	adds	r3, r4, #4
 8018188:	f020 0007 	bic.w	r0, r0, #7
 801818c:	1ac3      	subs	r3, r0, r3
 801818e:	d0d3      	beq.n	8018138 <_malloc_r+0x20>
 8018190:	425a      	negs	r2, r3
 8018192:	50e2      	str	r2, [r4, r3]
 8018194:	e7d0      	b.n	8018138 <_malloc_r+0x20>
 8018196:	428c      	cmp	r4, r1
 8018198:	684b      	ldr	r3, [r1, #4]
 801819a:	bf16      	itet	ne
 801819c:	6063      	strne	r3, [r4, #4]
 801819e:	6013      	streq	r3, [r2, #0]
 80181a0:	460c      	movne	r4, r1
 80181a2:	e7eb      	b.n	801817c <_malloc_r+0x64>
 80181a4:	460c      	mov	r4, r1
 80181a6:	6849      	ldr	r1, [r1, #4]
 80181a8:	e7cc      	b.n	8018144 <_malloc_r+0x2c>
 80181aa:	1cc4      	adds	r4, r0, #3
 80181ac:	f024 0403 	bic.w	r4, r4, #3
 80181b0:	42a0      	cmp	r0, r4
 80181b2:	d005      	beq.n	80181c0 <_malloc_r+0xa8>
 80181b4:	1a21      	subs	r1, r4, r0
 80181b6:	4630      	mov	r0, r6
 80181b8:	f000 fc5c 	bl	8018a74 <_sbrk_r>
 80181bc:	3001      	adds	r0, #1
 80181be:	d0cf      	beq.n	8018160 <_malloc_r+0x48>
 80181c0:	6025      	str	r5, [r4, #0]
 80181c2:	e7db      	b.n	801817c <_malloc_r+0x64>
 80181c4:	20045308 	.word	0x20045308
 80181c8:	2004530c 	.word	0x2004530c

080181cc <__ssputs_r>:
 80181cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80181d0:	688e      	ldr	r6, [r1, #8]
 80181d2:	429e      	cmp	r6, r3
 80181d4:	4682      	mov	sl, r0
 80181d6:	460c      	mov	r4, r1
 80181d8:	4690      	mov	r8, r2
 80181da:	4699      	mov	r9, r3
 80181dc:	d837      	bhi.n	801824e <__ssputs_r+0x82>
 80181de:	898a      	ldrh	r2, [r1, #12]
 80181e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80181e4:	d031      	beq.n	801824a <__ssputs_r+0x7e>
 80181e6:	6825      	ldr	r5, [r4, #0]
 80181e8:	6909      	ldr	r1, [r1, #16]
 80181ea:	1a6f      	subs	r7, r5, r1
 80181ec:	6965      	ldr	r5, [r4, #20]
 80181ee:	2302      	movs	r3, #2
 80181f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80181f4:	fb95 f5f3 	sdiv	r5, r5, r3
 80181f8:	f109 0301 	add.w	r3, r9, #1
 80181fc:	443b      	add	r3, r7
 80181fe:	429d      	cmp	r5, r3
 8018200:	bf38      	it	cc
 8018202:	461d      	movcc	r5, r3
 8018204:	0553      	lsls	r3, r2, #21
 8018206:	d530      	bpl.n	801826a <__ssputs_r+0x9e>
 8018208:	4629      	mov	r1, r5
 801820a:	f7ff ff85 	bl	8018118 <_malloc_r>
 801820e:	4606      	mov	r6, r0
 8018210:	b950      	cbnz	r0, 8018228 <__ssputs_r+0x5c>
 8018212:	230c      	movs	r3, #12
 8018214:	f8ca 3000 	str.w	r3, [sl]
 8018218:	89a3      	ldrh	r3, [r4, #12]
 801821a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801821e:	81a3      	strh	r3, [r4, #12]
 8018220:	f04f 30ff 	mov.w	r0, #4294967295
 8018224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018228:	463a      	mov	r2, r7
 801822a:	6921      	ldr	r1, [r4, #16]
 801822c:	f7ff fb0e 	bl	801784c <memcpy>
 8018230:	89a3      	ldrh	r3, [r4, #12]
 8018232:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8018236:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801823a:	81a3      	strh	r3, [r4, #12]
 801823c:	6126      	str	r6, [r4, #16]
 801823e:	6165      	str	r5, [r4, #20]
 8018240:	443e      	add	r6, r7
 8018242:	1bed      	subs	r5, r5, r7
 8018244:	6026      	str	r6, [r4, #0]
 8018246:	60a5      	str	r5, [r4, #8]
 8018248:	464e      	mov	r6, r9
 801824a:	454e      	cmp	r6, r9
 801824c:	d900      	bls.n	8018250 <__ssputs_r+0x84>
 801824e:	464e      	mov	r6, r9
 8018250:	4632      	mov	r2, r6
 8018252:	4641      	mov	r1, r8
 8018254:	6820      	ldr	r0, [r4, #0]
 8018256:	f000 fd34 	bl	8018cc2 <memmove>
 801825a:	68a3      	ldr	r3, [r4, #8]
 801825c:	1b9b      	subs	r3, r3, r6
 801825e:	60a3      	str	r3, [r4, #8]
 8018260:	6823      	ldr	r3, [r4, #0]
 8018262:	441e      	add	r6, r3
 8018264:	6026      	str	r6, [r4, #0]
 8018266:	2000      	movs	r0, #0
 8018268:	e7dc      	b.n	8018224 <__ssputs_r+0x58>
 801826a:	462a      	mov	r2, r5
 801826c:	f000 fd44 	bl	8018cf8 <_realloc_r>
 8018270:	4606      	mov	r6, r0
 8018272:	2800      	cmp	r0, #0
 8018274:	d1e2      	bne.n	801823c <__ssputs_r+0x70>
 8018276:	6921      	ldr	r1, [r4, #16]
 8018278:	4650      	mov	r0, sl
 801827a:	f7ff feff 	bl	801807c <_free_r>
 801827e:	e7c8      	b.n	8018212 <__ssputs_r+0x46>

08018280 <_svfiprintf_r>:
 8018280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018284:	461d      	mov	r5, r3
 8018286:	898b      	ldrh	r3, [r1, #12]
 8018288:	061f      	lsls	r7, r3, #24
 801828a:	b09d      	sub	sp, #116	; 0x74
 801828c:	4680      	mov	r8, r0
 801828e:	460c      	mov	r4, r1
 8018290:	4616      	mov	r6, r2
 8018292:	d50f      	bpl.n	80182b4 <_svfiprintf_r+0x34>
 8018294:	690b      	ldr	r3, [r1, #16]
 8018296:	b96b      	cbnz	r3, 80182b4 <_svfiprintf_r+0x34>
 8018298:	2140      	movs	r1, #64	; 0x40
 801829a:	f7ff ff3d 	bl	8018118 <_malloc_r>
 801829e:	6020      	str	r0, [r4, #0]
 80182a0:	6120      	str	r0, [r4, #16]
 80182a2:	b928      	cbnz	r0, 80182b0 <_svfiprintf_r+0x30>
 80182a4:	230c      	movs	r3, #12
 80182a6:	f8c8 3000 	str.w	r3, [r8]
 80182aa:	f04f 30ff 	mov.w	r0, #4294967295
 80182ae:	e0c8      	b.n	8018442 <_svfiprintf_r+0x1c2>
 80182b0:	2340      	movs	r3, #64	; 0x40
 80182b2:	6163      	str	r3, [r4, #20]
 80182b4:	2300      	movs	r3, #0
 80182b6:	9309      	str	r3, [sp, #36]	; 0x24
 80182b8:	2320      	movs	r3, #32
 80182ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80182be:	2330      	movs	r3, #48	; 0x30
 80182c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80182c4:	9503      	str	r5, [sp, #12]
 80182c6:	f04f 0b01 	mov.w	fp, #1
 80182ca:	4637      	mov	r7, r6
 80182cc:	463d      	mov	r5, r7
 80182ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 80182d2:	b10b      	cbz	r3, 80182d8 <_svfiprintf_r+0x58>
 80182d4:	2b25      	cmp	r3, #37	; 0x25
 80182d6:	d13e      	bne.n	8018356 <_svfiprintf_r+0xd6>
 80182d8:	ebb7 0a06 	subs.w	sl, r7, r6
 80182dc:	d00b      	beq.n	80182f6 <_svfiprintf_r+0x76>
 80182de:	4653      	mov	r3, sl
 80182e0:	4632      	mov	r2, r6
 80182e2:	4621      	mov	r1, r4
 80182e4:	4640      	mov	r0, r8
 80182e6:	f7ff ff71 	bl	80181cc <__ssputs_r>
 80182ea:	3001      	adds	r0, #1
 80182ec:	f000 80a4 	beq.w	8018438 <_svfiprintf_r+0x1b8>
 80182f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80182f2:	4453      	add	r3, sl
 80182f4:	9309      	str	r3, [sp, #36]	; 0x24
 80182f6:	783b      	ldrb	r3, [r7, #0]
 80182f8:	2b00      	cmp	r3, #0
 80182fa:	f000 809d 	beq.w	8018438 <_svfiprintf_r+0x1b8>
 80182fe:	2300      	movs	r3, #0
 8018300:	f04f 32ff 	mov.w	r2, #4294967295
 8018304:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018308:	9304      	str	r3, [sp, #16]
 801830a:	9307      	str	r3, [sp, #28]
 801830c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018310:	931a      	str	r3, [sp, #104]	; 0x68
 8018312:	462f      	mov	r7, r5
 8018314:	2205      	movs	r2, #5
 8018316:	f817 1b01 	ldrb.w	r1, [r7], #1
 801831a:	4850      	ldr	r0, [pc, #320]	; (801845c <_svfiprintf_r+0x1dc>)
 801831c:	f7e7 ff78 	bl	8000210 <memchr>
 8018320:	9b04      	ldr	r3, [sp, #16]
 8018322:	b9d0      	cbnz	r0, 801835a <_svfiprintf_r+0xda>
 8018324:	06d9      	lsls	r1, r3, #27
 8018326:	bf44      	itt	mi
 8018328:	2220      	movmi	r2, #32
 801832a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801832e:	071a      	lsls	r2, r3, #28
 8018330:	bf44      	itt	mi
 8018332:	222b      	movmi	r2, #43	; 0x2b
 8018334:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018338:	782a      	ldrb	r2, [r5, #0]
 801833a:	2a2a      	cmp	r2, #42	; 0x2a
 801833c:	d015      	beq.n	801836a <_svfiprintf_r+0xea>
 801833e:	9a07      	ldr	r2, [sp, #28]
 8018340:	462f      	mov	r7, r5
 8018342:	2000      	movs	r0, #0
 8018344:	250a      	movs	r5, #10
 8018346:	4639      	mov	r1, r7
 8018348:	f811 3b01 	ldrb.w	r3, [r1], #1
 801834c:	3b30      	subs	r3, #48	; 0x30
 801834e:	2b09      	cmp	r3, #9
 8018350:	d94d      	bls.n	80183ee <_svfiprintf_r+0x16e>
 8018352:	b1b8      	cbz	r0, 8018384 <_svfiprintf_r+0x104>
 8018354:	e00f      	b.n	8018376 <_svfiprintf_r+0xf6>
 8018356:	462f      	mov	r7, r5
 8018358:	e7b8      	b.n	80182cc <_svfiprintf_r+0x4c>
 801835a:	4a40      	ldr	r2, [pc, #256]	; (801845c <_svfiprintf_r+0x1dc>)
 801835c:	1a80      	subs	r0, r0, r2
 801835e:	fa0b f000 	lsl.w	r0, fp, r0
 8018362:	4318      	orrs	r0, r3
 8018364:	9004      	str	r0, [sp, #16]
 8018366:	463d      	mov	r5, r7
 8018368:	e7d3      	b.n	8018312 <_svfiprintf_r+0x92>
 801836a:	9a03      	ldr	r2, [sp, #12]
 801836c:	1d11      	adds	r1, r2, #4
 801836e:	6812      	ldr	r2, [r2, #0]
 8018370:	9103      	str	r1, [sp, #12]
 8018372:	2a00      	cmp	r2, #0
 8018374:	db01      	blt.n	801837a <_svfiprintf_r+0xfa>
 8018376:	9207      	str	r2, [sp, #28]
 8018378:	e004      	b.n	8018384 <_svfiprintf_r+0x104>
 801837a:	4252      	negs	r2, r2
 801837c:	f043 0302 	orr.w	r3, r3, #2
 8018380:	9207      	str	r2, [sp, #28]
 8018382:	9304      	str	r3, [sp, #16]
 8018384:	783b      	ldrb	r3, [r7, #0]
 8018386:	2b2e      	cmp	r3, #46	; 0x2e
 8018388:	d10c      	bne.n	80183a4 <_svfiprintf_r+0x124>
 801838a:	787b      	ldrb	r3, [r7, #1]
 801838c:	2b2a      	cmp	r3, #42	; 0x2a
 801838e:	d133      	bne.n	80183f8 <_svfiprintf_r+0x178>
 8018390:	9b03      	ldr	r3, [sp, #12]
 8018392:	1d1a      	adds	r2, r3, #4
 8018394:	681b      	ldr	r3, [r3, #0]
 8018396:	9203      	str	r2, [sp, #12]
 8018398:	2b00      	cmp	r3, #0
 801839a:	bfb8      	it	lt
 801839c:	f04f 33ff 	movlt.w	r3, #4294967295
 80183a0:	3702      	adds	r7, #2
 80183a2:	9305      	str	r3, [sp, #20]
 80183a4:	4d2e      	ldr	r5, [pc, #184]	; (8018460 <_svfiprintf_r+0x1e0>)
 80183a6:	7839      	ldrb	r1, [r7, #0]
 80183a8:	2203      	movs	r2, #3
 80183aa:	4628      	mov	r0, r5
 80183ac:	f7e7 ff30 	bl	8000210 <memchr>
 80183b0:	b138      	cbz	r0, 80183c2 <_svfiprintf_r+0x142>
 80183b2:	2340      	movs	r3, #64	; 0x40
 80183b4:	1b40      	subs	r0, r0, r5
 80183b6:	fa03 f000 	lsl.w	r0, r3, r0
 80183ba:	9b04      	ldr	r3, [sp, #16]
 80183bc:	4303      	orrs	r3, r0
 80183be:	3701      	adds	r7, #1
 80183c0:	9304      	str	r3, [sp, #16]
 80183c2:	7839      	ldrb	r1, [r7, #0]
 80183c4:	4827      	ldr	r0, [pc, #156]	; (8018464 <_svfiprintf_r+0x1e4>)
 80183c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80183ca:	2206      	movs	r2, #6
 80183cc:	1c7e      	adds	r6, r7, #1
 80183ce:	f7e7 ff1f 	bl	8000210 <memchr>
 80183d2:	2800      	cmp	r0, #0
 80183d4:	d038      	beq.n	8018448 <_svfiprintf_r+0x1c8>
 80183d6:	4b24      	ldr	r3, [pc, #144]	; (8018468 <_svfiprintf_r+0x1e8>)
 80183d8:	bb13      	cbnz	r3, 8018420 <_svfiprintf_r+0x1a0>
 80183da:	9b03      	ldr	r3, [sp, #12]
 80183dc:	3307      	adds	r3, #7
 80183de:	f023 0307 	bic.w	r3, r3, #7
 80183e2:	3308      	adds	r3, #8
 80183e4:	9303      	str	r3, [sp, #12]
 80183e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80183e8:	444b      	add	r3, r9
 80183ea:	9309      	str	r3, [sp, #36]	; 0x24
 80183ec:	e76d      	b.n	80182ca <_svfiprintf_r+0x4a>
 80183ee:	fb05 3202 	mla	r2, r5, r2, r3
 80183f2:	2001      	movs	r0, #1
 80183f4:	460f      	mov	r7, r1
 80183f6:	e7a6      	b.n	8018346 <_svfiprintf_r+0xc6>
 80183f8:	2300      	movs	r3, #0
 80183fa:	3701      	adds	r7, #1
 80183fc:	9305      	str	r3, [sp, #20]
 80183fe:	4619      	mov	r1, r3
 8018400:	250a      	movs	r5, #10
 8018402:	4638      	mov	r0, r7
 8018404:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018408:	3a30      	subs	r2, #48	; 0x30
 801840a:	2a09      	cmp	r2, #9
 801840c:	d903      	bls.n	8018416 <_svfiprintf_r+0x196>
 801840e:	2b00      	cmp	r3, #0
 8018410:	d0c8      	beq.n	80183a4 <_svfiprintf_r+0x124>
 8018412:	9105      	str	r1, [sp, #20]
 8018414:	e7c6      	b.n	80183a4 <_svfiprintf_r+0x124>
 8018416:	fb05 2101 	mla	r1, r5, r1, r2
 801841a:	2301      	movs	r3, #1
 801841c:	4607      	mov	r7, r0
 801841e:	e7f0      	b.n	8018402 <_svfiprintf_r+0x182>
 8018420:	ab03      	add	r3, sp, #12
 8018422:	9300      	str	r3, [sp, #0]
 8018424:	4622      	mov	r2, r4
 8018426:	4b11      	ldr	r3, [pc, #68]	; (801846c <_svfiprintf_r+0x1ec>)
 8018428:	a904      	add	r1, sp, #16
 801842a:	4640      	mov	r0, r8
 801842c:	f7fc fb5e 	bl	8014aec <_printf_float>
 8018430:	f1b0 3fff 	cmp.w	r0, #4294967295
 8018434:	4681      	mov	r9, r0
 8018436:	d1d6      	bne.n	80183e6 <_svfiprintf_r+0x166>
 8018438:	89a3      	ldrh	r3, [r4, #12]
 801843a:	065b      	lsls	r3, r3, #25
 801843c:	f53f af35 	bmi.w	80182aa <_svfiprintf_r+0x2a>
 8018440:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018442:	b01d      	add	sp, #116	; 0x74
 8018444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018448:	ab03      	add	r3, sp, #12
 801844a:	9300      	str	r3, [sp, #0]
 801844c:	4622      	mov	r2, r4
 801844e:	4b07      	ldr	r3, [pc, #28]	; (801846c <_svfiprintf_r+0x1ec>)
 8018450:	a904      	add	r1, sp, #16
 8018452:	4640      	mov	r0, r8
 8018454:	f7fc fe00 	bl	8015058 <_printf_i>
 8018458:	e7ea      	b.n	8018430 <_svfiprintf_r+0x1b0>
 801845a:	bf00      	nop
 801845c:	08019414 	.word	0x08019414
 8018460:	0801941a 	.word	0x0801941a
 8018464:	0801941e 	.word	0x0801941e
 8018468:	08014aed 	.word	0x08014aed
 801846c:	080181cd 	.word	0x080181cd

08018470 <_sungetc_r>:
 8018470:	b538      	push	{r3, r4, r5, lr}
 8018472:	1c4b      	adds	r3, r1, #1
 8018474:	4614      	mov	r4, r2
 8018476:	d103      	bne.n	8018480 <_sungetc_r+0x10>
 8018478:	f04f 35ff 	mov.w	r5, #4294967295
 801847c:	4628      	mov	r0, r5
 801847e:	bd38      	pop	{r3, r4, r5, pc}
 8018480:	8993      	ldrh	r3, [r2, #12]
 8018482:	f023 0320 	bic.w	r3, r3, #32
 8018486:	8193      	strh	r3, [r2, #12]
 8018488:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801848a:	6852      	ldr	r2, [r2, #4]
 801848c:	b2cd      	uxtb	r5, r1
 801848e:	b18b      	cbz	r3, 80184b4 <_sungetc_r+0x44>
 8018490:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8018492:	4293      	cmp	r3, r2
 8018494:	dd08      	ble.n	80184a8 <_sungetc_r+0x38>
 8018496:	6823      	ldr	r3, [r4, #0]
 8018498:	1e5a      	subs	r2, r3, #1
 801849a:	6022      	str	r2, [r4, #0]
 801849c:	f803 5c01 	strb.w	r5, [r3, #-1]
 80184a0:	6863      	ldr	r3, [r4, #4]
 80184a2:	3301      	adds	r3, #1
 80184a4:	6063      	str	r3, [r4, #4]
 80184a6:	e7e9      	b.n	801847c <_sungetc_r+0xc>
 80184a8:	4621      	mov	r1, r4
 80184aa:	f000 fbc3 	bl	8018c34 <__submore>
 80184ae:	2800      	cmp	r0, #0
 80184b0:	d0f1      	beq.n	8018496 <_sungetc_r+0x26>
 80184b2:	e7e1      	b.n	8018478 <_sungetc_r+0x8>
 80184b4:	6921      	ldr	r1, [r4, #16]
 80184b6:	6823      	ldr	r3, [r4, #0]
 80184b8:	b151      	cbz	r1, 80184d0 <_sungetc_r+0x60>
 80184ba:	4299      	cmp	r1, r3
 80184bc:	d208      	bcs.n	80184d0 <_sungetc_r+0x60>
 80184be:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80184c2:	42a9      	cmp	r1, r5
 80184c4:	d104      	bne.n	80184d0 <_sungetc_r+0x60>
 80184c6:	3b01      	subs	r3, #1
 80184c8:	3201      	adds	r2, #1
 80184ca:	6023      	str	r3, [r4, #0]
 80184cc:	6062      	str	r2, [r4, #4]
 80184ce:	e7d5      	b.n	801847c <_sungetc_r+0xc>
 80184d0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80184d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80184d8:	6363      	str	r3, [r4, #52]	; 0x34
 80184da:	2303      	movs	r3, #3
 80184dc:	63a3      	str	r3, [r4, #56]	; 0x38
 80184de:	4623      	mov	r3, r4
 80184e0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80184e4:	6023      	str	r3, [r4, #0]
 80184e6:	2301      	movs	r3, #1
 80184e8:	e7dc      	b.n	80184a4 <_sungetc_r+0x34>

080184ea <__ssrefill_r>:
 80184ea:	b510      	push	{r4, lr}
 80184ec:	460c      	mov	r4, r1
 80184ee:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80184f0:	b169      	cbz	r1, 801850e <__ssrefill_r+0x24>
 80184f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80184f6:	4299      	cmp	r1, r3
 80184f8:	d001      	beq.n	80184fe <__ssrefill_r+0x14>
 80184fa:	f7ff fdbf 	bl	801807c <_free_r>
 80184fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8018500:	6063      	str	r3, [r4, #4]
 8018502:	2000      	movs	r0, #0
 8018504:	6360      	str	r0, [r4, #52]	; 0x34
 8018506:	b113      	cbz	r3, 801850e <__ssrefill_r+0x24>
 8018508:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801850a:	6023      	str	r3, [r4, #0]
 801850c:	bd10      	pop	{r4, pc}
 801850e:	6923      	ldr	r3, [r4, #16]
 8018510:	6023      	str	r3, [r4, #0]
 8018512:	2300      	movs	r3, #0
 8018514:	6063      	str	r3, [r4, #4]
 8018516:	89a3      	ldrh	r3, [r4, #12]
 8018518:	f043 0320 	orr.w	r3, r3, #32
 801851c:	81a3      	strh	r3, [r4, #12]
 801851e:	f04f 30ff 	mov.w	r0, #4294967295
 8018522:	e7f3      	b.n	801850c <__ssrefill_r+0x22>

08018524 <__ssvfiscanf_r>:
 8018524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018528:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801852c:	460c      	mov	r4, r1
 801852e:	2100      	movs	r1, #0
 8018530:	9144      	str	r1, [sp, #272]	; 0x110
 8018532:	9145      	str	r1, [sp, #276]	; 0x114
 8018534:	499f      	ldr	r1, [pc, #636]	; (80187b4 <__ssvfiscanf_r+0x290>)
 8018536:	91a0      	str	r1, [sp, #640]	; 0x280
 8018538:	f10d 0804 	add.w	r8, sp, #4
 801853c:	499e      	ldr	r1, [pc, #632]	; (80187b8 <__ssvfiscanf_r+0x294>)
 801853e:	f8df 927c 	ldr.w	r9, [pc, #636]	; 80187bc <__ssvfiscanf_r+0x298>
 8018542:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8018546:	4606      	mov	r6, r0
 8018548:	4692      	mov	sl, r2
 801854a:	91a1      	str	r1, [sp, #644]	; 0x284
 801854c:	9300      	str	r3, [sp, #0]
 801854e:	270a      	movs	r7, #10
 8018550:	f89a 3000 	ldrb.w	r3, [sl]
 8018554:	2b00      	cmp	r3, #0
 8018556:	f000 812a 	beq.w	80187ae <__ssvfiscanf_r+0x28a>
 801855a:	4655      	mov	r5, sl
 801855c:	f7ff f93e 	bl	80177dc <__locale_ctype_ptr>
 8018560:	f815 bb01 	ldrb.w	fp, [r5], #1
 8018564:	4458      	add	r0, fp
 8018566:	7843      	ldrb	r3, [r0, #1]
 8018568:	f013 0308 	ands.w	r3, r3, #8
 801856c:	d01c      	beq.n	80185a8 <__ssvfiscanf_r+0x84>
 801856e:	6863      	ldr	r3, [r4, #4]
 8018570:	2b00      	cmp	r3, #0
 8018572:	dd12      	ble.n	801859a <__ssvfiscanf_r+0x76>
 8018574:	f7ff f932 	bl	80177dc <__locale_ctype_ptr>
 8018578:	6823      	ldr	r3, [r4, #0]
 801857a:	781a      	ldrb	r2, [r3, #0]
 801857c:	4410      	add	r0, r2
 801857e:	7842      	ldrb	r2, [r0, #1]
 8018580:	0712      	lsls	r2, r2, #28
 8018582:	d401      	bmi.n	8018588 <__ssvfiscanf_r+0x64>
 8018584:	46aa      	mov	sl, r5
 8018586:	e7e3      	b.n	8018550 <__ssvfiscanf_r+0x2c>
 8018588:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801858a:	3201      	adds	r2, #1
 801858c:	9245      	str	r2, [sp, #276]	; 0x114
 801858e:	6862      	ldr	r2, [r4, #4]
 8018590:	3301      	adds	r3, #1
 8018592:	3a01      	subs	r2, #1
 8018594:	6062      	str	r2, [r4, #4]
 8018596:	6023      	str	r3, [r4, #0]
 8018598:	e7e9      	b.n	801856e <__ssvfiscanf_r+0x4a>
 801859a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801859c:	4621      	mov	r1, r4
 801859e:	4630      	mov	r0, r6
 80185a0:	4798      	blx	r3
 80185a2:	2800      	cmp	r0, #0
 80185a4:	d0e6      	beq.n	8018574 <__ssvfiscanf_r+0x50>
 80185a6:	e7ed      	b.n	8018584 <__ssvfiscanf_r+0x60>
 80185a8:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80185ac:	f040 8082 	bne.w	80186b4 <__ssvfiscanf_r+0x190>
 80185b0:	9343      	str	r3, [sp, #268]	; 0x10c
 80185b2:	9341      	str	r3, [sp, #260]	; 0x104
 80185b4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80185b8:	2b2a      	cmp	r3, #42	; 0x2a
 80185ba:	d103      	bne.n	80185c4 <__ssvfiscanf_r+0xa0>
 80185bc:	2310      	movs	r3, #16
 80185be:	9341      	str	r3, [sp, #260]	; 0x104
 80185c0:	f10a 0502 	add.w	r5, sl, #2
 80185c4:	46aa      	mov	sl, r5
 80185c6:	f815 1b01 	ldrb.w	r1, [r5], #1
 80185ca:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80185ce:	2a09      	cmp	r2, #9
 80185d0:	d922      	bls.n	8018618 <__ssvfiscanf_r+0xf4>
 80185d2:	2203      	movs	r2, #3
 80185d4:	4879      	ldr	r0, [pc, #484]	; (80187bc <__ssvfiscanf_r+0x298>)
 80185d6:	f7e7 fe1b 	bl	8000210 <memchr>
 80185da:	b138      	cbz	r0, 80185ec <__ssvfiscanf_r+0xc8>
 80185dc:	eba0 0309 	sub.w	r3, r0, r9
 80185e0:	2001      	movs	r0, #1
 80185e2:	4098      	lsls	r0, r3
 80185e4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80185e6:	4318      	orrs	r0, r3
 80185e8:	9041      	str	r0, [sp, #260]	; 0x104
 80185ea:	46aa      	mov	sl, r5
 80185ec:	f89a 3000 	ldrb.w	r3, [sl]
 80185f0:	2b67      	cmp	r3, #103	; 0x67
 80185f2:	f10a 0501 	add.w	r5, sl, #1
 80185f6:	d82b      	bhi.n	8018650 <__ssvfiscanf_r+0x12c>
 80185f8:	2b65      	cmp	r3, #101	; 0x65
 80185fa:	f080 809f 	bcs.w	801873c <__ssvfiscanf_r+0x218>
 80185fe:	2b47      	cmp	r3, #71	; 0x47
 8018600:	d810      	bhi.n	8018624 <__ssvfiscanf_r+0x100>
 8018602:	2b45      	cmp	r3, #69	; 0x45
 8018604:	f080 809a 	bcs.w	801873c <__ssvfiscanf_r+0x218>
 8018608:	2b00      	cmp	r3, #0
 801860a:	d06c      	beq.n	80186e6 <__ssvfiscanf_r+0x1c2>
 801860c:	2b25      	cmp	r3, #37	; 0x25
 801860e:	d051      	beq.n	80186b4 <__ssvfiscanf_r+0x190>
 8018610:	2303      	movs	r3, #3
 8018612:	9347      	str	r3, [sp, #284]	; 0x11c
 8018614:	9742      	str	r7, [sp, #264]	; 0x108
 8018616:	e027      	b.n	8018668 <__ssvfiscanf_r+0x144>
 8018618:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801861a:	fb07 1303 	mla	r3, r7, r3, r1
 801861e:	3b30      	subs	r3, #48	; 0x30
 8018620:	9343      	str	r3, [sp, #268]	; 0x10c
 8018622:	e7cf      	b.n	80185c4 <__ssvfiscanf_r+0xa0>
 8018624:	2b5b      	cmp	r3, #91	; 0x5b
 8018626:	d06a      	beq.n	80186fe <__ssvfiscanf_r+0x1da>
 8018628:	d80c      	bhi.n	8018644 <__ssvfiscanf_r+0x120>
 801862a:	2b58      	cmp	r3, #88	; 0x58
 801862c:	d1f0      	bne.n	8018610 <__ssvfiscanf_r+0xec>
 801862e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8018630:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8018634:	9241      	str	r2, [sp, #260]	; 0x104
 8018636:	2210      	movs	r2, #16
 8018638:	9242      	str	r2, [sp, #264]	; 0x108
 801863a:	2b6e      	cmp	r3, #110	; 0x6e
 801863c:	bf8c      	ite	hi
 801863e:	2304      	movhi	r3, #4
 8018640:	2303      	movls	r3, #3
 8018642:	e010      	b.n	8018666 <__ssvfiscanf_r+0x142>
 8018644:	2b63      	cmp	r3, #99	; 0x63
 8018646:	d065      	beq.n	8018714 <__ssvfiscanf_r+0x1f0>
 8018648:	2b64      	cmp	r3, #100	; 0x64
 801864a:	d1e1      	bne.n	8018610 <__ssvfiscanf_r+0xec>
 801864c:	9742      	str	r7, [sp, #264]	; 0x108
 801864e:	e7f4      	b.n	801863a <__ssvfiscanf_r+0x116>
 8018650:	2b70      	cmp	r3, #112	; 0x70
 8018652:	d04b      	beq.n	80186ec <__ssvfiscanf_r+0x1c8>
 8018654:	d826      	bhi.n	80186a4 <__ssvfiscanf_r+0x180>
 8018656:	2b6e      	cmp	r3, #110	; 0x6e
 8018658:	d062      	beq.n	8018720 <__ssvfiscanf_r+0x1fc>
 801865a:	d84c      	bhi.n	80186f6 <__ssvfiscanf_r+0x1d2>
 801865c:	2b69      	cmp	r3, #105	; 0x69
 801865e:	d1d7      	bne.n	8018610 <__ssvfiscanf_r+0xec>
 8018660:	2300      	movs	r3, #0
 8018662:	9342      	str	r3, [sp, #264]	; 0x108
 8018664:	2303      	movs	r3, #3
 8018666:	9347      	str	r3, [sp, #284]	; 0x11c
 8018668:	6863      	ldr	r3, [r4, #4]
 801866a:	2b00      	cmp	r3, #0
 801866c:	dd68      	ble.n	8018740 <__ssvfiscanf_r+0x21c>
 801866e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018670:	0659      	lsls	r1, r3, #25
 8018672:	d407      	bmi.n	8018684 <__ssvfiscanf_r+0x160>
 8018674:	f7ff f8b2 	bl	80177dc <__locale_ctype_ptr>
 8018678:	6823      	ldr	r3, [r4, #0]
 801867a:	781a      	ldrb	r2, [r3, #0]
 801867c:	4410      	add	r0, r2
 801867e:	7842      	ldrb	r2, [r0, #1]
 8018680:	0712      	lsls	r2, r2, #28
 8018682:	d464      	bmi.n	801874e <__ssvfiscanf_r+0x22a>
 8018684:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8018686:	2b02      	cmp	r3, #2
 8018688:	dc73      	bgt.n	8018772 <__ssvfiscanf_r+0x24e>
 801868a:	466b      	mov	r3, sp
 801868c:	4622      	mov	r2, r4
 801868e:	a941      	add	r1, sp, #260	; 0x104
 8018690:	4630      	mov	r0, r6
 8018692:	f000 f897 	bl	80187c4 <_scanf_chars>
 8018696:	2801      	cmp	r0, #1
 8018698:	f000 8089 	beq.w	80187ae <__ssvfiscanf_r+0x28a>
 801869c:	2802      	cmp	r0, #2
 801869e:	f47f af71 	bne.w	8018584 <__ssvfiscanf_r+0x60>
 80186a2:	e01d      	b.n	80186e0 <__ssvfiscanf_r+0x1bc>
 80186a4:	2b75      	cmp	r3, #117	; 0x75
 80186a6:	d0d1      	beq.n	801864c <__ssvfiscanf_r+0x128>
 80186a8:	2b78      	cmp	r3, #120	; 0x78
 80186aa:	d0c0      	beq.n	801862e <__ssvfiscanf_r+0x10a>
 80186ac:	2b73      	cmp	r3, #115	; 0x73
 80186ae:	d1af      	bne.n	8018610 <__ssvfiscanf_r+0xec>
 80186b0:	2302      	movs	r3, #2
 80186b2:	e7d8      	b.n	8018666 <__ssvfiscanf_r+0x142>
 80186b4:	6863      	ldr	r3, [r4, #4]
 80186b6:	2b00      	cmp	r3, #0
 80186b8:	dd0c      	ble.n	80186d4 <__ssvfiscanf_r+0x1b0>
 80186ba:	6823      	ldr	r3, [r4, #0]
 80186bc:	781a      	ldrb	r2, [r3, #0]
 80186be:	455a      	cmp	r2, fp
 80186c0:	d175      	bne.n	80187ae <__ssvfiscanf_r+0x28a>
 80186c2:	3301      	adds	r3, #1
 80186c4:	6862      	ldr	r2, [r4, #4]
 80186c6:	6023      	str	r3, [r4, #0]
 80186c8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80186ca:	3a01      	subs	r2, #1
 80186cc:	3301      	adds	r3, #1
 80186ce:	6062      	str	r2, [r4, #4]
 80186d0:	9345      	str	r3, [sp, #276]	; 0x114
 80186d2:	e757      	b.n	8018584 <__ssvfiscanf_r+0x60>
 80186d4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80186d6:	4621      	mov	r1, r4
 80186d8:	4630      	mov	r0, r6
 80186da:	4798      	blx	r3
 80186dc:	2800      	cmp	r0, #0
 80186de:	d0ec      	beq.n	80186ba <__ssvfiscanf_r+0x196>
 80186e0:	9844      	ldr	r0, [sp, #272]	; 0x110
 80186e2:	2800      	cmp	r0, #0
 80186e4:	d159      	bne.n	801879a <__ssvfiscanf_r+0x276>
 80186e6:	f04f 30ff 	mov.w	r0, #4294967295
 80186ea:	e05c      	b.n	80187a6 <__ssvfiscanf_r+0x282>
 80186ec:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80186ee:	f042 0220 	orr.w	r2, r2, #32
 80186f2:	9241      	str	r2, [sp, #260]	; 0x104
 80186f4:	e79b      	b.n	801862e <__ssvfiscanf_r+0x10a>
 80186f6:	2308      	movs	r3, #8
 80186f8:	9342      	str	r3, [sp, #264]	; 0x108
 80186fa:	2304      	movs	r3, #4
 80186fc:	e7b3      	b.n	8018666 <__ssvfiscanf_r+0x142>
 80186fe:	4629      	mov	r1, r5
 8018700:	4640      	mov	r0, r8
 8018702:	f000 f9c7 	bl	8018a94 <__sccl>
 8018706:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018708:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801870c:	9341      	str	r3, [sp, #260]	; 0x104
 801870e:	4605      	mov	r5, r0
 8018710:	2301      	movs	r3, #1
 8018712:	e7a8      	b.n	8018666 <__ssvfiscanf_r+0x142>
 8018714:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018716:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801871a:	9341      	str	r3, [sp, #260]	; 0x104
 801871c:	2300      	movs	r3, #0
 801871e:	e7a2      	b.n	8018666 <__ssvfiscanf_r+0x142>
 8018720:	9841      	ldr	r0, [sp, #260]	; 0x104
 8018722:	06c3      	lsls	r3, r0, #27
 8018724:	f53f af2e 	bmi.w	8018584 <__ssvfiscanf_r+0x60>
 8018728:	9b00      	ldr	r3, [sp, #0]
 801872a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801872c:	1d19      	adds	r1, r3, #4
 801872e:	9100      	str	r1, [sp, #0]
 8018730:	681b      	ldr	r3, [r3, #0]
 8018732:	07c0      	lsls	r0, r0, #31
 8018734:	bf4c      	ite	mi
 8018736:	801a      	strhmi	r2, [r3, #0]
 8018738:	601a      	strpl	r2, [r3, #0]
 801873a:	e723      	b.n	8018584 <__ssvfiscanf_r+0x60>
 801873c:	2305      	movs	r3, #5
 801873e:	e792      	b.n	8018666 <__ssvfiscanf_r+0x142>
 8018740:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8018742:	4621      	mov	r1, r4
 8018744:	4630      	mov	r0, r6
 8018746:	4798      	blx	r3
 8018748:	2800      	cmp	r0, #0
 801874a:	d090      	beq.n	801866e <__ssvfiscanf_r+0x14a>
 801874c:	e7c8      	b.n	80186e0 <__ssvfiscanf_r+0x1bc>
 801874e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8018750:	3201      	adds	r2, #1
 8018752:	9245      	str	r2, [sp, #276]	; 0x114
 8018754:	6862      	ldr	r2, [r4, #4]
 8018756:	3a01      	subs	r2, #1
 8018758:	2a00      	cmp	r2, #0
 801875a:	6062      	str	r2, [r4, #4]
 801875c:	dd02      	ble.n	8018764 <__ssvfiscanf_r+0x240>
 801875e:	3301      	adds	r3, #1
 8018760:	6023      	str	r3, [r4, #0]
 8018762:	e787      	b.n	8018674 <__ssvfiscanf_r+0x150>
 8018764:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8018766:	4621      	mov	r1, r4
 8018768:	4630      	mov	r0, r6
 801876a:	4798      	blx	r3
 801876c:	2800      	cmp	r0, #0
 801876e:	d081      	beq.n	8018674 <__ssvfiscanf_r+0x150>
 8018770:	e7b6      	b.n	80186e0 <__ssvfiscanf_r+0x1bc>
 8018772:	2b04      	cmp	r3, #4
 8018774:	dc06      	bgt.n	8018784 <__ssvfiscanf_r+0x260>
 8018776:	466b      	mov	r3, sp
 8018778:	4622      	mov	r2, r4
 801877a:	a941      	add	r1, sp, #260	; 0x104
 801877c:	4630      	mov	r0, r6
 801877e:	f000 f885 	bl	801888c <_scanf_i>
 8018782:	e788      	b.n	8018696 <__ssvfiscanf_r+0x172>
 8018784:	4b0e      	ldr	r3, [pc, #56]	; (80187c0 <__ssvfiscanf_r+0x29c>)
 8018786:	2b00      	cmp	r3, #0
 8018788:	f43f aefc 	beq.w	8018584 <__ssvfiscanf_r+0x60>
 801878c:	466b      	mov	r3, sp
 801878e:	4622      	mov	r2, r4
 8018790:	a941      	add	r1, sp, #260	; 0x104
 8018792:	4630      	mov	r0, r6
 8018794:	f7fc fd72 	bl	801527c <_scanf_float>
 8018798:	e77d      	b.n	8018696 <__ssvfiscanf_r+0x172>
 801879a:	89a3      	ldrh	r3, [r4, #12]
 801879c:	f013 0f40 	tst.w	r3, #64	; 0x40
 80187a0:	bf18      	it	ne
 80187a2:	f04f 30ff 	movne.w	r0, #4294967295
 80187a6:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80187aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80187ae:	9844      	ldr	r0, [sp, #272]	; 0x110
 80187b0:	e7f9      	b.n	80187a6 <__ssvfiscanf_r+0x282>
 80187b2:	bf00      	nop
 80187b4:	08018471 	.word	0x08018471
 80187b8:	080184eb 	.word	0x080184eb
 80187bc:	0801941a 	.word	0x0801941a
 80187c0:	0801527d 	.word	0x0801527d

080187c4 <_scanf_chars>:
 80187c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80187c8:	4615      	mov	r5, r2
 80187ca:	688a      	ldr	r2, [r1, #8]
 80187cc:	4680      	mov	r8, r0
 80187ce:	460c      	mov	r4, r1
 80187d0:	b932      	cbnz	r2, 80187e0 <_scanf_chars+0x1c>
 80187d2:	698a      	ldr	r2, [r1, #24]
 80187d4:	2a00      	cmp	r2, #0
 80187d6:	bf14      	ite	ne
 80187d8:	f04f 32ff 	movne.w	r2, #4294967295
 80187dc:	2201      	moveq	r2, #1
 80187de:	608a      	str	r2, [r1, #8]
 80187e0:	6822      	ldr	r2, [r4, #0]
 80187e2:	06d1      	lsls	r1, r2, #27
 80187e4:	bf5f      	itttt	pl
 80187e6:	681a      	ldrpl	r2, [r3, #0]
 80187e8:	1d11      	addpl	r1, r2, #4
 80187ea:	6019      	strpl	r1, [r3, #0]
 80187ec:	6817      	ldrpl	r7, [r2, #0]
 80187ee:	2600      	movs	r6, #0
 80187f0:	69a3      	ldr	r3, [r4, #24]
 80187f2:	b1db      	cbz	r3, 801882c <_scanf_chars+0x68>
 80187f4:	2b01      	cmp	r3, #1
 80187f6:	d107      	bne.n	8018808 <_scanf_chars+0x44>
 80187f8:	682b      	ldr	r3, [r5, #0]
 80187fa:	6962      	ldr	r2, [r4, #20]
 80187fc:	781b      	ldrb	r3, [r3, #0]
 80187fe:	5cd3      	ldrb	r3, [r2, r3]
 8018800:	b9a3      	cbnz	r3, 801882c <_scanf_chars+0x68>
 8018802:	2e00      	cmp	r6, #0
 8018804:	d132      	bne.n	801886c <_scanf_chars+0xa8>
 8018806:	e006      	b.n	8018816 <_scanf_chars+0x52>
 8018808:	2b02      	cmp	r3, #2
 801880a:	d007      	beq.n	801881c <_scanf_chars+0x58>
 801880c:	2e00      	cmp	r6, #0
 801880e:	d12d      	bne.n	801886c <_scanf_chars+0xa8>
 8018810:	69a3      	ldr	r3, [r4, #24]
 8018812:	2b01      	cmp	r3, #1
 8018814:	d12a      	bne.n	801886c <_scanf_chars+0xa8>
 8018816:	2001      	movs	r0, #1
 8018818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801881c:	f7fe ffde 	bl	80177dc <__locale_ctype_ptr>
 8018820:	682b      	ldr	r3, [r5, #0]
 8018822:	781b      	ldrb	r3, [r3, #0]
 8018824:	4418      	add	r0, r3
 8018826:	7843      	ldrb	r3, [r0, #1]
 8018828:	071b      	lsls	r3, r3, #28
 801882a:	d4ef      	bmi.n	801880c <_scanf_chars+0x48>
 801882c:	6823      	ldr	r3, [r4, #0]
 801882e:	06da      	lsls	r2, r3, #27
 8018830:	bf5e      	ittt	pl
 8018832:	682b      	ldrpl	r3, [r5, #0]
 8018834:	781b      	ldrbpl	r3, [r3, #0]
 8018836:	703b      	strbpl	r3, [r7, #0]
 8018838:	682a      	ldr	r2, [r5, #0]
 801883a:	686b      	ldr	r3, [r5, #4]
 801883c:	f102 0201 	add.w	r2, r2, #1
 8018840:	602a      	str	r2, [r5, #0]
 8018842:	68a2      	ldr	r2, [r4, #8]
 8018844:	f103 33ff 	add.w	r3, r3, #4294967295
 8018848:	f102 32ff 	add.w	r2, r2, #4294967295
 801884c:	606b      	str	r3, [r5, #4]
 801884e:	f106 0601 	add.w	r6, r6, #1
 8018852:	bf58      	it	pl
 8018854:	3701      	addpl	r7, #1
 8018856:	60a2      	str	r2, [r4, #8]
 8018858:	b142      	cbz	r2, 801886c <_scanf_chars+0xa8>
 801885a:	2b00      	cmp	r3, #0
 801885c:	dcc8      	bgt.n	80187f0 <_scanf_chars+0x2c>
 801885e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8018862:	4629      	mov	r1, r5
 8018864:	4640      	mov	r0, r8
 8018866:	4798      	blx	r3
 8018868:	2800      	cmp	r0, #0
 801886a:	d0c1      	beq.n	80187f0 <_scanf_chars+0x2c>
 801886c:	6823      	ldr	r3, [r4, #0]
 801886e:	f013 0310 	ands.w	r3, r3, #16
 8018872:	d105      	bne.n	8018880 <_scanf_chars+0xbc>
 8018874:	68e2      	ldr	r2, [r4, #12]
 8018876:	3201      	adds	r2, #1
 8018878:	60e2      	str	r2, [r4, #12]
 801887a:	69a2      	ldr	r2, [r4, #24]
 801887c:	b102      	cbz	r2, 8018880 <_scanf_chars+0xbc>
 801887e:	703b      	strb	r3, [r7, #0]
 8018880:	6923      	ldr	r3, [r4, #16]
 8018882:	441e      	add	r6, r3
 8018884:	6126      	str	r6, [r4, #16]
 8018886:	2000      	movs	r0, #0
 8018888:	e7c6      	b.n	8018818 <_scanf_chars+0x54>
	...

0801888c <_scanf_i>:
 801888c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018890:	469a      	mov	sl, r3
 8018892:	4b74      	ldr	r3, [pc, #464]	; (8018a64 <_scanf_i+0x1d8>)
 8018894:	460c      	mov	r4, r1
 8018896:	4683      	mov	fp, r0
 8018898:	4616      	mov	r6, r2
 801889a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801889e:	b087      	sub	sp, #28
 80188a0:	ab03      	add	r3, sp, #12
 80188a2:	68a7      	ldr	r7, [r4, #8]
 80188a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80188a8:	4b6f      	ldr	r3, [pc, #444]	; (8018a68 <_scanf_i+0x1dc>)
 80188aa:	69a1      	ldr	r1, [r4, #24]
 80188ac:	4a6f      	ldr	r2, [pc, #444]	; (8018a6c <_scanf_i+0x1e0>)
 80188ae:	2903      	cmp	r1, #3
 80188b0:	bf08      	it	eq
 80188b2:	461a      	moveq	r2, r3
 80188b4:	1e7b      	subs	r3, r7, #1
 80188b6:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80188ba:	bf84      	itt	hi
 80188bc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80188c0:	60a3      	strhi	r3, [r4, #8]
 80188c2:	6823      	ldr	r3, [r4, #0]
 80188c4:	9200      	str	r2, [sp, #0]
 80188c6:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80188ca:	bf88      	it	hi
 80188cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80188d0:	f104 091c 	add.w	r9, r4, #28
 80188d4:	6023      	str	r3, [r4, #0]
 80188d6:	bf8c      	ite	hi
 80188d8:	197f      	addhi	r7, r7, r5
 80188da:	2700      	movls	r7, #0
 80188dc:	464b      	mov	r3, r9
 80188de:	f04f 0800 	mov.w	r8, #0
 80188e2:	9301      	str	r3, [sp, #4]
 80188e4:	6831      	ldr	r1, [r6, #0]
 80188e6:	ab03      	add	r3, sp, #12
 80188e8:	2202      	movs	r2, #2
 80188ea:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80188ee:	7809      	ldrb	r1, [r1, #0]
 80188f0:	f7e7 fc8e 	bl	8000210 <memchr>
 80188f4:	9b01      	ldr	r3, [sp, #4]
 80188f6:	b330      	cbz	r0, 8018946 <_scanf_i+0xba>
 80188f8:	f1b8 0f01 	cmp.w	r8, #1
 80188fc:	d15a      	bne.n	80189b4 <_scanf_i+0x128>
 80188fe:	6862      	ldr	r2, [r4, #4]
 8018900:	b92a      	cbnz	r2, 801890e <_scanf_i+0x82>
 8018902:	6822      	ldr	r2, [r4, #0]
 8018904:	2108      	movs	r1, #8
 8018906:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801890a:	6061      	str	r1, [r4, #4]
 801890c:	6022      	str	r2, [r4, #0]
 801890e:	6822      	ldr	r2, [r4, #0]
 8018910:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8018914:	6022      	str	r2, [r4, #0]
 8018916:	68a2      	ldr	r2, [r4, #8]
 8018918:	1e51      	subs	r1, r2, #1
 801891a:	60a1      	str	r1, [r4, #8]
 801891c:	b19a      	cbz	r2, 8018946 <_scanf_i+0xba>
 801891e:	6832      	ldr	r2, [r6, #0]
 8018920:	1c51      	adds	r1, r2, #1
 8018922:	6031      	str	r1, [r6, #0]
 8018924:	7812      	ldrb	r2, [r2, #0]
 8018926:	701a      	strb	r2, [r3, #0]
 8018928:	1c5d      	adds	r5, r3, #1
 801892a:	6873      	ldr	r3, [r6, #4]
 801892c:	3b01      	subs	r3, #1
 801892e:	2b00      	cmp	r3, #0
 8018930:	6073      	str	r3, [r6, #4]
 8018932:	dc07      	bgt.n	8018944 <_scanf_i+0xb8>
 8018934:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8018938:	4631      	mov	r1, r6
 801893a:	4658      	mov	r0, fp
 801893c:	4798      	blx	r3
 801893e:	2800      	cmp	r0, #0
 8018940:	f040 8086 	bne.w	8018a50 <_scanf_i+0x1c4>
 8018944:	462b      	mov	r3, r5
 8018946:	f108 0801 	add.w	r8, r8, #1
 801894a:	f1b8 0f03 	cmp.w	r8, #3
 801894e:	d1c8      	bne.n	80188e2 <_scanf_i+0x56>
 8018950:	6862      	ldr	r2, [r4, #4]
 8018952:	b90a      	cbnz	r2, 8018958 <_scanf_i+0xcc>
 8018954:	220a      	movs	r2, #10
 8018956:	6062      	str	r2, [r4, #4]
 8018958:	6862      	ldr	r2, [r4, #4]
 801895a:	4945      	ldr	r1, [pc, #276]	; (8018a70 <_scanf_i+0x1e4>)
 801895c:	6960      	ldr	r0, [r4, #20]
 801895e:	9301      	str	r3, [sp, #4]
 8018960:	1a89      	subs	r1, r1, r2
 8018962:	f000 f897 	bl	8018a94 <__sccl>
 8018966:	9b01      	ldr	r3, [sp, #4]
 8018968:	f04f 0800 	mov.w	r8, #0
 801896c:	461d      	mov	r5, r3
 801896e:	68a3      	ldr	r3, [r4, #8]
 8018970:	6822      	ldr	r2, [r4, #0]
 8018972:	2b00      	cmp	r3, #0
 8018974:	d03a      	beq.n	80189ec <_scanf_i+0x160>
 8018976:	6831      	ldr	r1, [r6, #0]
 8018978:	6960      	ldr	r0, [r4, #20]
 801897a:	f891 c000 	ldrb.w	ip, [r1]
 801897e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8018982:	2800      	cmp	r0, #0
 8018984:	d032      	beq.n	80189ec <_scanf_i+0x160>
 8018986:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801898a:	d121      	bne.n	80189d0 <_scanf_i+0x144>
 801898c:	0510      	lsls	r0, r2, #20
 801898e:	d51f      	bpl.n	80189d0 <_scanf_i+0x144>
 8018990:	f108 0801 	add.w	r8, r8, #1
 8018994:	b117      	cbz	r7, 801899c <_scanf_i+0x110>
 8018996:	3301      	adds	r3, #1
 8018998:	3f01      	subs	r7, #1
 801899a:	60a3      	str	r3, [r4, #8]
 801899c:	6873      	ldr	r3, [r6, #4]
 801899e:	3b01      	subs	r3, #1
 80189a0:	2b00      	cmp	r3, #0
 80189a2:	6073      	str	r3, [r6, #4]
 80189a4:	dd1b      	ble.n	80189de <_scanf_i+0x152>
 80189a6:	6833      	ldr	r3, [r6, #0]
 80189a8:	3301      	adds	r3, #1
 80189aa:	6033      	str	r3, [r6, #0]
 80189ac:	68a3      	ldr	r3, [r4, #8]
 80189ae:	3b01      	subs	r3, #1
 80189b0:	60a3      	str	r3, [r4, #8]
 80189b2:	e7dc      	b.n	801896e <_scanf_i+0xe2>
 80189b4:	f1b8 0f02 	cmp.w	r8, #2
 80189b8:	d1ad      	bne.n	8018916 <_scanf_i+0x8a>
 80189ba:	6822      	ldr	r2, [r4, #0]
 80189bc:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80189c0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80189c4:	d1bf      	bne.n	8018946 <_scanf_i+0xba>
 80189c6:	2110      	movs	r1, #16
 80189c8:	6061      	str	r1, [r4, #4]
 80189ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80189ce:	e7a1      	b.n	8018914 <_scanf_i+0x88>
 80189d0:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80189d4:	6022      	str	r2, [r4, #0]
 80189d6:	780b      	ldrb	r3, [r1, #0]
 80189d8:	702b      	strb	r3, [r5, #0]
 80189da:	3501      	adds	r5, #1
 80189dc:	e7de      	b.n	801899c <_scanf_i+0x110>
 80189de:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80189e2:	4631      	mov	r1, r6
 80189e4:	4658      	mov	r0, fp
 80189e6:	4798      	blx	r3
 80189e8:	2800      	cmp	r0, #0
 80189ea:	d0df      	beq.n	80189ac <_scanf_i+0x120>
 80189ec:	6823      	ldr	r3, [r4, #0]
 80189ee:	05d9      	lsls	r1, r3, #23
 80189f0:	d50c      	bpl.n	8018a0c <_scanf_i+0x180>
 80189f2:	454d      	cmp	r5, r9
 80189f4:	d908      	bls.n	8018a08 <_scanf_i+0x17c>
 80189f6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80189fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80189fe:	4632      	mov	r2, r6
 8018a00:	4658      	mov	r0, fp
 8018a02:	4798      	blx	r3
 8018a04:	1e6f      	subs	r7, r5, #1
 8018a06:	463d      	mov	r5, r7
 8018a08:	454d      	cmp	r5, r9
 8018a0a:	d029      	beq.n	8018a60 <_scanf_i+0x1d4>
 8018a0c:	6822      	ldr	r2, [r4, #0]
 8018a0e:	f012 0210 	ands.w	r2, r2, #16
 8018a12:	d113      	bne.n	8018a3c <_scanf_i+0x1b0>
 8018a14:	702a      	strb	r2, [r5, #0]
 8018a16:	6863      	ldr	r3, [r4, #4]
 8018a18:	9e00      	ldr	r6, [sp, #0]
 8018a1a:	4649      	mov	r1, r9
 8018a1c:	4658      	mov	r0, fp
 8018a1e:	47b0      	blx	r6
 8018a20:	f8da 3000 	ldr.w	r3, [sl]
 8018a24:	6821      	ldr	r1, [r4, #0]
 8018a26:	1d1a      	adds	r2, r3, #4
 8018a28:	f8ca 2000 	str.w	r2, [sl]
 8018a2c:	f011 0f20 	tst.w	r1, #32
 8018a30:	681b      	ldr	r3, [r3, #0]
 8018a32:	d010      	beq.n	8018a56 <_scanf_i+0x1ca>
 8018a34:	6018      	str	r0, [r3, #0]
 8018a36:	68e3      	ldr	r3, [r4, #12]
 8018a38:	3301      	adds	r3, #1
 8018a3a:	60e3      	str	r3, [r4, #12]
 8018a3c:	eba5 0509 	sub.w	r5, r5, r9
 8018a40:	44a8      	add	r8, r5
 8018a42:	6925      	ldr	r5, [r4, #16]
 8018a44:	4445      	add	r5, r8
 8018a46:	6125      	str	r5, [r4, #16]
 8018a48:	2000      	movs	r0, #0
 8018a4a:	b007      	add	sp, #28
 8018a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a50:	f04f 0800 	mov.w	r8, #0
 8018a54:	e7ca      	b.n	80189ec <_scanf_i+0x160>
 8018a56:	07ca      	lsls	r2, r1, #31
 8018a58:	bf4c      	ite	mi
 8018a5a:	8018      	strhmi	r0, [r3, #0]
 8018a5c:	6018      	strpl	r0, [r3, #0]
 8018a5e:	e7ea      	b.n	8018a36 <_scanf_i+0x1aa>
 8018a60:	2001      	movs	r0, #1
 8018a62:	e7f2      	b.n	8018a4a <_scanf_i+0x1be>
 8018a64:	080191b4 	.word	0x080191b4
 8018a68:	08016499 	.word	0x08016499
 8018a6c:	08018c11 	.word	0x08018c11
 8018a70:	08019435 	.word	0x08019435

08018a74 <_sbrk_r>:
 8018a74:	b538      	push	{r3, r4, r5, lr}
 8018a76:	4c06      	ldr	r4, [pc, #24]	; (8018a90 <_sbrk_r+0x1c>)
 8018a78:	2300      	movs	r3, #0
 8018a7a:	4605      	mov	r5, r0
 8018a7c:	4608      	mov	r0, r1
 8018a7e:	6023      	str	r3, [r4, #0]
 8018a80:	f7ee ff4c 	bl	800791c <_sbrk>
 8018a84:	1c43      	adds	r3, r0, #1
 8018a86:	d102      	bne.n	8018a8e <_sbrk_r+0x1a>
 8018a88:	6823      	ldr	r3, [r4, #0]
 8018a8a:	b103      	cbz	r3, 8018a8e <_sbrk_r+0x1a>
 8018a8c:	602b      	str	r3, [r5, #0]
 8018a8e:	bd38      	pop	{r3, r4, r5, pc}
 8018a90:	20049ca4 	.word	0x20049ca4

08018a94 <__sccl>:
 8018a94:	b570      	push	{r4, r5, r6, lr}
 8018a96:	780b      	ldrb	r3, [r1, #0]
 8018a98:	2b5e      	cmp	r3, #94	; 0x5e
 8018a9a:	bf13      	iteet	ne
 8018a9c:	1c4a      	addne	r2, r1, #1
 8018a9e:	1c8a      	addeq	r2, r1, #2
 8018aa0:	784b      	ldrbeq	r3, [r1, #1]
 8018aa2:	2100      	movne	r1, #0
 8018aa4:	bf08      	it	eq
 8018aa6:	2101      	moveq	r1, #1
 8018aa8:	1e44      	subs	r4, r0, #1
 8018aaa:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8018aae:	f804 1f01 	strb.w	r1, [r4, #1]!
 8018ab2:	42ac      	cmp	r4, r5
 8018ab4:	d1fb      	bne.n	8018aae <__sccl+0x1a>
 8018ab6:	b913      	cbnz	r3, 8018abe <__sccl+0x2a>
 8018ab8:	3a01      	subs	r2, #1
 8018aba:	4610      	mov	r0, r2
 8018abc:	bd70      	pop	{r4, r5, r6, pc}
 8018abe:	f081 0401 	eor.w	r4, r1, #1
 8018ac2:	54c4      	strb	r4, [r0, r3]
 8018ac4:	1c51      	adds	r1, r2, #1
 8018ac6:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8018aca:	2d2d      	cmp	r5, #45	; 0x2d
 8018acc:	f101 36ff 	add.w	r6, r1, #4294967295
 8018ad0:	460a      	mov	r2, r1
 8018ad2:	d006      	beq.n	8018ae2 <__sccl+0x4e>
 8018ad4:	2d5d      	cmp	r5, #93	; 0x5d
 8018ad6:	d0f0      	beq.n	8018aba <__sccl+0x26>
 8018ad8:	b90d      	cbnz	r5, 8018ade <__sccl+0x4a>
 8018ada:	4632      	mov	r2, r6
 8018adc:	e7ed      	b.n	8018aba <__sccl+0x26>
 8018ade:	462b      	mov	r3, r5
 8018ae0:	e7ef      	b.n	8018ac2 <__sccl+0x2e>
 8018ae2:	780e      	ldrb	r6, [r1, #0]
 8018ae4:	2e5d      	cmp	r6, #93	; 0x5d
 8018ae6:	d0fa      	beq.n	8018ade <__sccl+0x4a>
 8018ae8:	42b3      	cmp	r3, r6
 8018aea:	dcf8      	bgt.n	8018ade <__sccl+0x4a>
 8018aec:	3301      	adds	r3, #1
 8018aee:	429e      	cmp	r6, r3
 8018af0:	54c4      	strb	r4, [r0, r3]
 8018af2:	dcfb      	bgt.n	8018aec <__sccl+0x58>
 8018af4:	3102      	adds	r1, #2
 8018af6:	e7e6      	b.n	8018ac6 <__sccl+0x32>

08018af8 <strncmp>:
 8018af8:	b510      	push	{r4, lr}
 8018afa:	b16a      	cbz	r2, 8018b18 <strncmp+0x20>
 8018afc:	3901      	subs	r1, #1
 8018afe:	1884      	adds	r4, r0, r2
 8018b00:	f810 3b01 	ldrb.w	r3, [r0], #1
 8018b04:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8018b08:	4293      	cmp	r3, r2
 8018b0a:	d103      	bne.n	8018b14 <strncmp+0x1c>
 8018b0c:	42a0      	cmp	r0, r4
 8018b0e:	d001      	beq.n	8018b14 <strncmp+0x1c>
 8018b10:	2b00      	cmp	r3, #0
 8018b12:	d1f5      	bne.n	8018b00 <strncmp+0x8>
 8018b14:	1a98      	subs	r0, r3, r2
 8018b16:	bd10      	pop	{r4, pc}
 8018b18:	4610      	mov	r0, r2
 8018b1a:	e7fc      	b.n	8018b16 <strncmp+0x1e>

08018b1c <_strtoul_l.isra.0>:
 8018b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018b20:	4680      	mov	r8, r0
 8018b22:	4689      	mov	r9, r1
 8018b24:	4692      	mov	sl, r2
 8018b26:	461e      	mov	r6, r3
 8018b28:	460f      	mov	r7, r1
 8018b2a:	463d      	mov	r5, r7
 8018b2c:	9808      	ldr	r0, [sp, #32]
 8018b2e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018b32:	f7fe fe4f 	bl	80177d4 <__locale_ctype_ptr_l>
 8018b36:	4420      	add	r0, r4
 8018b38:	7843      	ldrb	r3, [r0, #1]
 8018b3a:	f013 0308 	ands.w	r3, r3, #8
 8018b3e:	d130      	bne.n	8018ba2 <_strtoul_l.isra.0+0x86>
 8018b40:	2c2d      	cmp	r4, #45	; 0x2d
 8018b42:	d130      	bne.n	8018ba6 <_strtoul_l.isra.0+0x8a>
 8018b44:	787c      	ldrb	r4, [r7, #1]
 8018b46:	1cbd      	adds	r5, r7, #2
 8018b48:	2101      	movs	r1, #1
 8018b4a:	2e00      	cmp	r6, #0
 8018b4c:	d05c      	beq.n	8018c08 <_strtoul_l.isra.0+0xec>
 8018b4e:	2e10      	cmp	r6, #16
 8018b50:	d109      	bne.n	8018b66 <_strtoul_l.isra.0+0x4a>
 8018b52:	2c30      	cmp	r4, #48	; 0x30
 8018b54:	d107      	bne.n	8018b66 <_strtoul_l.isra.0+0x4a>
 8018b56:	782b      	ldrb	r3, [r5, #0]
 8018b58:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8018b5c:	2b58      	cmp	r3, #88	; 0x58
 8018b5e:	d14e      	bne.n	8018bfe <_strtoul_l.isra.0+0xe2>
 8018b60:	786c      	ldrb	r4, [r5, #1]
 8018b62:	2610      	movs	r6, #16
 8018b64:	3502      	adds	r5, #2
 8018b66:	f04f 32ff 	mov.w	r2, #4294967295
 8018b6a:	2300      	movs	r3, #0
 8018b6c:	fbb2 f2f6 	udiv	r2, r2, r6
 8018b70:	fb06 fc02 	mul.w	ip, r6, r2
 8018b74:	ea6f 0c0c 	mvn.w	ip, ip
 8018b78:	4618      	mov	r0, r3
 8018b7a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8018b7e:	2f09      	cmp	r7, #9
 8018b80:	d817      	bhi.n	8018bb2 <_strtoul_l.isra.0+0x96>
 8018b82:	463c      	mov	r4, r7
 8018b84:	42a6      	cmp	r6, r4
 8018b86:	dd23      	ble.n	8018bd0 <_strtoul_l.isra.0+0xb4>
 8018b88:	2b00      	cmp	r3, #0
 8018b8a:	db1e      	blt.n	8018bca <_strtoul_l.isra.0+0xae>
 8018b8c:	4282      	cmp	r2, r0
 8018b8e:	d31c      	bcc.n	8018bca <_strtoul_l.isra.0+0xae>
 8018b90:	d101      	bne.n	8018b96 <_strtoul_l.isra.0+0x7a>
 8018b92:	45a4      	cmp	ip, r4
 8018b94:	db19      	blt.n	8018bca <_strtoul_l.isra.0+0xae>
 8018b96:	fb00 4006 	mla	r0, r0, r6, r4
 8018b9a:	2301      	movs	r3, #1
 8018b9c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018ba0:	e7eb      	b.n	8018b7a <_strtoul_l.isra.0+0x5e>
 8018ba2:	462f      	mov	r7, r5
 8018ba4:	e7c1      	b.n	8018b2a <_strtoul_l.isra.0+0xe>
 8018ba6:	2c2b      	cmp	r4, #43	; 0x2b
 8018ba8:	bf04      	itt	eq
 8018baa:	1cbd      	addeq	r5, r7, #2
 8018bac:	787c      	ldrbeq	r4, [r7, #1]
 8018bae:	4619      	mov	r1, r3
 8018bb0:	e7cb      	b.n	8018b4a <_strtoul_l.isra.0+0x2e>
 8018bb2:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8018bb6:	2f19      	cmp	r7, #25
 8018bb8:	d801      	bhi.n	8018bbe <_strtoul_l.isra.0+0xa2>
 8018bba:	3c37      	subs	r4, #55	; 0x37
 8018bbc:	e7e2      	b.n	8018b84 <_strtoul_l.isra.0+0x68>
 8018bbe:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8018bc2:	2f19      	cmp	r7, #25
 8018bc4:	d804      	bhi.n	8018bd0 <_strtoul_l.isra.0+0xb4>
 8018bc6:	3c57      	subs	r4, #87	; 0x57
 8018bc8:	e7dc      	b.n	8018b84 <_strtoul_l.isra.0+0x68>
 8018bca:	f04f 33ff 	mov.w	r3, #4294967295
 8018bce:	e7e5      	b.n	8018b9c <_strtoul_l.isra.0+0x80>
 8018bd0:	2b00      	cmp	r3, #0
 8018bd2:	da09      	bge.n	8018be8 <_strtoul_l.isra.0+0xcc>
 8018bd4:	2322      	movs	r3, #34	; 0x22
 8018bd6:	f8c8 3000 	str.w	r3, [r8]
 8018bda:	f04f 30ff 	mov.w	r0, #4294967295
 8018bde:	f1ba 0f00 	cmp.w	sl, #0
 8018be2:	d107      	bne.n	8018bf4 <_strtoul_l.isra.0+0xd8>
 8018be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018be8:	b101      	cbz	r1, 8018bec <_strtoul_l.isra.0+0xd0>
 8018bea:	4240      	negs	r0, r0
 8018bec:	f1ba 0f00 	cmp.w	sl, #0
 8018bf0:	d0f8      	beq.n	8018be4 <_strtoul_l.isra.0+0xc8>
 8018bf2:	b10b      	cbz	r3, 8018bf8 <_strtoul_l.isra.0+0xdc>
 8018bf4:	f105 39ff 	add.w	r9, r5, #4294967295
 8018bf8:	f8ca 9000 	str.w	r9, [sl]
 8018bfc:	e7f2      	b.n	8018be4 <_strtoul_l.isra.0+0xc8>
 8018bfe:	2430      	movs	r4, #48	; 0x30
 8018c00:	2e00      	cmp	r6, #0
 8018c02:	d1b0      	bne.n	8018b66 <_strtoul_l.isra.0+0x4a>
 8018c04:	2608      	movs	r6, #8
 8018c06:	e7ae      	b.n	8018b66 <_strtoul_l.isra.0+0x4a>
 8018c08:	2c30      	cmp	r4, #48	; 0x30
 8018c0a:	d0a4      	beq.n	8018b56 <_strtoul_l.isra.0+0x3a>
 8018c0c:	260a      	movs	r6, #10
 8018c0e:	e7aa      	b.n	8018b66 <_strtoul_l.isra.0+0x4a>

08018c10 <_strtoul_r>:
 8018c10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018c12:	4c06      	ldr	r4, [pc, #24]	; (8018c2c <_strtoul_r+0x1c>)
 8018c14:	4d06      	ldr	r5, [pc, #24]	; (8018c30 <_strtoul_r+0x20>)
 8018c16:	6824      	ldr	r4, [r4, #0]
 8018c18:	6a24      	ldr	r4, [r4, #32]
 8018c1a:	2c00      	cmp	r4, #0
 8018c1c:	bf08      	it	eq
 8018c1e:	462c      	moveq	r4, r5
 8018c20:	9400      	str	r4, [sp, #0]
 8018c22:	f7ff ff7b 	bl	8018b1c <_strtoul_l.isra.0>
 8018c26:	b003      	add	sp, #12
 8018c28:	bd30      	pop	{r4, r5, pc}
 8018c2a:	bf00      	nop
 8018c2c:	2000000c 	.word	0x2000000c
 8018c30:	20000070 	.word	0x20000070

08018c34 <__submore>:
 8018c34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018c38:	460c      	mov	r4, r1
 8018c3a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8018c3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018c40:	4299      	cmp	r1, r3
 8018c42:	d11d      	bne.n	8018c80 <__submore+0x4c>
 8018c44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8018c48:	f7ff fa66 	bl	8018118 <_malloc_r>
 8018c4c:	b918      	cbnz	r0, 8018c56 <__submore+0x22>
 8018c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8018c52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018c56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018c5a:	63a3      	str	r3, [r4, #56]	; 0x38
 8018c5c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8018c60:	6360      	str	r0, [r4, #52]	; 0x34
 8018c62:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8018c66:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8018c6a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8018c6e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8018c72:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8018c76:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8018c7a:	6020      	str	r0, [r4, #0]
 8018c7c:	2000      	movs	r0, #0
 8018c7e:	e7e8      	b.n	8018c52 <__submore+0x1e>
 8018c80:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8018c82:	0077      	lsls	r7, r6, #1
 8018c84:	463a      	mov	r2, r7
 8018c86:	f000 f837 	bl	8018cf8 <_realloc_r>
 8018c8a:	4605      	mov	r5, r0
 8018c8c:	2800      	cmp	r0, #0
 8018c8e:	d0de      	beq.n	8018c4e <__submore+0x1a>
 8018c90:	eb00 0806 	add.w	r8, r0, r6
 8018c94:	4601      	mov	r1, r0
 8018c96:	4632      	mov	r2, r6
 8018c98:	4640      	mov	r0, r8
 8018c9a:	f7fe fdd7 	bl	801784c <memcpy>
 8018c9e:	f8c4 8000 	str.w	r8, [r4]
 8018ca2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8018ca6:	e7e9      	b.n	8018c7c <__submore+0x48>

08018ca8 <__ascii_wctomb>:
 8018ca8:	b149      	cbz	r1, 8018cbe <__ascii_wctomb+0x16>
 8018caa:	2aff      	cmp	r2, #255	; 0xff
 8018cac:	bf85      	ittet	hi
 8018cae:	238a      	movhi	r3, #138	; 0x8a
 8018cb0:	6003      	strhi	r3, [r0, #0]
 8018cb2:	700a      	strbls	r2, [r1, #0]
 8018cb4:	f04f 30ff 	movhi.w	r0, #4294967295
 8018cb8:	bf98      	it	ls
 8018cba:	2001      	movls	r0, #1
 8018cbc:	4770      	bx	lr
 8018cbe:	4608      	mov	r0, r1
 8018cc0:	4770      	bx	lr

08018cc2 <memmove>:
 8018cc2:	4288      	cmp	r0, r1
 8018cc4:	b510      	push	{r4, lr}
 8018cc6:	eb01 0302 	add.w	r3, r1, r2
 8018cca:	d807      	bhi.n	8018cdc <memmove+0x1a>
 8018ccc:	1e42      	subs	r2, r0, #1
 8018cce:	4299      	cmp	r1, r3
 8018cd0:	d00a      	beq.n	8018ce8 <memmove+0x26>
 8018cd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018cd6:	f802 4f01 	strb.w	r4, [r2, #1]!
 8018cda:	e7f8      	b.n	8018cce <memmove+0xc>
 8018cdc:	4283      	cmp	r3, r0
 8018cde:	d9f5      	bls.n	8018ccc <memmove+0xa>
 8018ce0:	1881      	adds	r1, r0, r2
 8018ce2:	1ad2      	subs	r2, r2, r3
 8018ce4:	42d3      	cmn	r3, r2
 8018ce6:	d100      	bne.n	8018cea <memmove+0x28>
 8018ce8:	bd10      	pop	{r4, pc}
 8018cea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018cee:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8018cf2:	e7f7      	b.n	8018ce4 <memmove+0x22>

08018cf4 <__malloc_lock>:
 8018cf4:	4770      	bx	lr

08018cf6 <__malloc_unlock>:
 8018cf6:	4770      	bx	lr

08018cf8 <_realloc_r>:
 8018cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018cfa:	4607      	mov	r7, r0
 8018cfc:	4614      	mov	r4, r2
 8018cfe:	460e      	mov	r6, r1
 8018d00:	b921      	cbnz	r1, 8018d0c <_realloc_r+0x14>
 8018d02:	4611      	mov	r1, r2
 8018d04:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8018d08:	f7ff ba06 	b.w	8018118 <_malloc_r>
 8018d0c:	b922      	cbnz	r2, 8018d18 <_realloc_r+0x20>
 8018d0e:	f7ff f9b5 	bl	801807c <_free_r>
 8018d12:	4625      	mov	r5, r4
 8018d14:	4628      	mov	r0, r5
 8018d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018d18:	f000 f814 	bl	8018d44 <_malloc_usable_size_r>
 8018d1c:	42a0      	cmp	r0, r4
 8018d1e:	d20f      	bcs.n	8018d40 <_realloc_r+0x48>
 8018d20:	4621      	mov	r1, r4
 8018d22:	4638      	mov	r0, r7
 8018d24:	f7ff f9f8 	bl	8018118 <_malloc_r>
 8018d28:	4605      	mov	r5, r0
 8018d2a:	2800      	cmp	r0, #0
 8018d2c:	d0f2      	beq.n	8018d14 <_realloc_r+0x1c>
 8018d2e:	4631      	mov	r1, r6
 8018d30:	4622      	mov	r2, r4
 8018d32:	f7fe fd8b 	bl	801784c <memcpy>
 8018d36:	4631      	mov	r1, r6
 8018d38:	4638      	mov	r0, r7
 8018d3a:	f7ff f99f 	bl	801807c <_free_r>
 8018d3e:	e7e9      	b.n	8018d14 <_realloc_r+0x1c>
 8018d40:	4635      	mov	r5, r6
 8018d42:	e7e7      	b.n	8018d14 <_realloc_r+0x1c>

08018d44 <_malloc_usable_size_r>:
 8018d44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018d48:	1f18      	subs	r0, r3, #4
 8018d4a:	2b00      	cmp	r3, #0
 8018d4c:	bfbc      	itt	lt
 8018d4e:	580b      	ldrlt	r3, [r1, r0]
 8018d50:	18c0      	addlt	r0, r0, r3
 8018d52:	4770      	bx	lr

08018d54 <_init>:
 8018d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d56:	bf00      	nop
 8018d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018d5a:	bc08      	pop	{r3}
 8018d5c:	469e      	mov	lr, r3
 8018d5e:	4770      	bx	lr

08018d60 <_fini>:
 8018d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d62:	bf00      	nop
 8018d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018d66:	bc08      	pop	{r3}
 8018d68:	469e      	mov	lr, r3
 8018d6a:	4770      	bx	lr
