\doxysubsubsubsection{IOPORT Clock Enabled or Disabled Status}
\hypertarget{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status}{}\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status}\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}


Check whether the IO Port clock is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_gad1edbd9407c814110f04c1a609a214e4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e0e9624e69ff4289621254fa713d73}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66aefc56894e9e797a96ff9e3a954fad}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga528029c120a0154dfd7cfd6159e8debe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9299ea4e6a006e55d283100c2e656b1d}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga7a8a0e334d69163b25692f0450dc569a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789058c061757d96aee97ecea898943b}{RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a8b27c62fb23c2118d88b3eaaeb702}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga2d73b007700fe1576c7965ce677148bd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e0e9624e69ff4289621254fa713d73}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga9b9353035473ac5f144f6e5385c4bebb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66aefc56894e9e797a96ff9e3a954fad}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga5e939d98ecca025c028bd1d837b84c81}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9299ea4e6a006e55d283100c2e656b1d}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga01c2b4166bbcf59a529cd3c5f8b93d76}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789058c061757d96aee97ecea898943b}{RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga843a7fcc2441b978cadacbea548dff93}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a8b27c62fb23c2118d88b3eaaeb702}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Check whether the IO Port clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga2d73b007700fe1576c7965ce677148bd}\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga2d73b007700fe1576c7965ce677148bd} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e0e9624e69ff4289621254fa713d73}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_gad1edbd9407c814110f04c1a609a214e4}\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_gad1edbd9407c814110f04c1a609a214e4} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e0e9624e69ff4289621254fa713d73}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga9b9353035473ac5f144f6e5385c4bebb}\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga9b9353035473ac5f144f6e5385c4bebb} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66aefc56894e9e797a96ff9e3a954fad}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66aefc56894e9e797a96ff9e3a954fad}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga5e939d98ecca025c028bd1d837b84c81}\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga5e939d98ecca025c028bd1d837b84c81} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9299ea4e6a006e55d283100c2e656b1d}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga528029c120a0154dfd7cfd6159e8debe}\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga528029c120a0154dfd7cfd6159e8debe} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9299ea4e6a006e55d283100c2e656b1d}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga01c2b4166bbcf59a529cd3c5f8b93d76}\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga01c2b4166bbcf59a529cd3c5f8b93d76} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789058c061757d96aee97ecea898943b}{RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga7a8a0e334d69163b25692f0450dc569a}\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga7a8a0e334d69163b25692f0450dc569a} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789058c061757d96aee97ecea898943b}{RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga843a7fcc2441b978cadacbea548dff93}\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga843a7fcc2441b978cadacbea548dff93} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a8b27c62fb23c2118d88b3eaaeb702}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

\Hypertarget{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}\label{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d} 
\index{IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}!IOPORT Clock Enabled or Disabled Status@{IOPORT Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a8b27c62fb23c2118d88b3eaaeb702}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}

