module reg1 (clk);
 input clk;


 BUF_X1 rebuffer1 (.A(r1q),
    .Z(net4));
 DFF_X1 r1 (.CK(clk),
    .Q(r1q));
 submodule u1 (.r1q(net4),
    .clk(clk));
endmodule
module submodule (r1q,
    clk);
 input r1q;
 input clk;


 DFF_X1 r10 (.D(r1q));
 DFF_X1 r11 (.D(r1q));
 DFF_X1 r12 (.D(r1q));
 DFF_X1 r2 (.D(\u1/u5z ),
    .CK(clk));
 DFF_X1 r3 (.D(r1q),
    .CK(clk));
 DFF_X1 r4 (.D(r1q),
    .CK(clk));
 DFF_X1 r5 (.D(r1q),
    .CK(clk));
 DFF_X1 r6 (.D(r1q),
    .CK(clk));
 DFF_X1 r7 (.D(r1q),
    .CK(clk));
 DFF_X1 r8 (.D(r1q));
 DFF_X1 r9 (.D(r1q));
 BUF_X2 u1 (.A(r1q),
    .Z(\u1/u1z ));
 BUF_X4 u2 (.A(\u1/u1z ),
    .Z(\u1/u2z ));
 BUF_X4 u3 (.A(\u1/u2z ),
    .Z(\u1/u3z ));
 BUF_X4 u4 (.A(\u1/u3z ),
    .Z(\u1/u4z ));
 BUF_X4 u5 (.A(\u1/u4z ),
    .Z(\u1/u5z ));
endmodule
