===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 19.9424 seconds

  ----Wall Time----  ----Name----
    3.3763 ( 16.9%)  FIR Parser
    8.2355 ( 41.3%)  'firrtl.circuit' Pipeline
    1.1235 (  5.6%)    'firrtl.module' Pipeline
    1.1235 (  5.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0949 (  0.5%)    InferWidths
    0.5661 (  2.8%)    LowerFIRRTLTypes
    5.1088 ( 25.6%)    'firrtl.module' Pipeline
    0.7157 (  3.6%)      ExpandWhens
    4.3931 ( 22.0%)      Canonicalizer
    0.3421 (  1.7%)    Inliner
    1.0000 (  5.0%)    IMConstProp
    0.0308 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    2.0616 ( 10.3%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    3.6263 ( 18.2%)  'hw.module' Pipeline
    0.0792 (  0.4%)    HWCleanup
    0.9834 (  4.9%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.5636 ( 12.9%)    Canonicalizer
    0.2966 (  1.5%)  HWLegalizeNames
    0.7413 (  3.7%)  'hw.module' Pipeline
    0.7413 (  3.7%)    PrettifyVerilog
    1.6031 (  8.0%)  Output
    0.0015 (  0.0%)  Rest
   19.9424 (100.0%)  Total

{
  totalTime: 19.967,
  maxMemory: 596004864
}
