{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620903280589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620903280589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 12:54:40 2021 " "Processing started: Thu May 13 12:54:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620903280589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620903280589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620903280604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620903281714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_on.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_on.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_ON-structural " "Found design unit 1: LED_ON-structural" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311618 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_ON " "Found entity 1: LED_ON" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620903311618 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/7_SEG.vhd " "Can't analyze file -- file output_files/7_SEG.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1620903311618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file output_files/seg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620903311618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 afficheur-structural " "Found design unit 1: afficheur-structural" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311633 ""} { "Info" "ISGN_ENTITY_NAME" "1 afficheur " "Found entity 1: afficheur" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620903311633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockM-structural " "Found design unit 1: clockM-structural" {  } { { "clock.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311633 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockM " "Found entity 1: clockM" {  } { { "clock.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620903311633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_afficheur-structural " "Found design unit 1: clock_afficheur-structural" {  } { { "clock_afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/clock_afficheur.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311649 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_afficheur " "Found entity 1: clock_afficheur" {  } { { "clock_afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/clock_afficheur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620903311649 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "EtatFey.vhd " "Can't analyze file -- file EtatFey.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1620903311649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etatfeu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file etatfeu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EtatFeu-structural " "Found design unit 1: EtatFeu-structural" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311664 ""} { "Info" "ISGN_ENTITY_NAME" "1 EtatFeu " "Found entity 1: EtatFeu" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620903311664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_value-structural " "Found design unit 1: max_value-structural" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311680 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_value " "Found entity 1: max_value" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620903311680 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clockDecompte.vhd " "Can't analyze file -- file clockDecompte.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1620903311680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "affichagetemps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file affichagetemps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AffichageTemps-structural " "Found design unit 1: AffichageTemps-structural" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311696 ""} { "Info" "ISGN_ENTITY_NAME" "1 AffichageTemps " "Found entity 1: AffichageTemps" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620903311696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-description " "Found design unit 1: VGA-description" {  } { { "VGA.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/VGA.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311696 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/VGA.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620903311696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620903311696 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "segment5 LED_ON.vhd(312) " "VHDL Interface Declaration error in LED_ON.vhd(312): interface object \"segment5\" of mode out cannot be read. Change object mode to buffer." {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 312 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1620903311711 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620903312008 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 13 12:55:12 2021 " "Processing ended: Thu May 13 12:55:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620903312008 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620903312008 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620903312008 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620903312008 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620903312805 ""}
