Classic Timing Analyzer report for logical-shifter-8
Tue Apr 09 20:55:27 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.323 ns   ; LM   ; D7 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 16.323 ns       ; LM   ; D7 ;
; N/A   ; None              ; 15.959 ns       ; DM   ; D7 ;
; N/A   ; None              ; 15.892 ns       ; LM   ; D2 ;
; N/A   ; None              ; 15.707 ns       ; LM   ; D6 ;
; N/A   ; None              ; 15.674 ns       ; LM   ; D5 ;
; N/A   ; None              ; 15.649 ns       ; LM   ; D1 ;
; N/A   ; None              ; 15.648 ns       ; LM   ; D3 ;
; N/A   ; None              ; 15.624 ns       ; LM   ; D4 ;
; N/A   ; None              ; 15.539 ns       ; DM   ; D6 ;
; N/A   ; None              ; 15.387 ns       ; RM   ; D0 ;
; N/A   ; None              ; 15.234 ns       ; LM   ; D0 ;
; N/A   ; None              ; 15.153 ns       ; DM   ; D3 ;
; N/A   ; None              ; 15.137 ns       ; DM   ; D5 ;
; N/A   ; None              ; 15.121 ns       ; DM   ; D2 ;
; N/A   ; None              ; 15.101 ns       ; DM   ; D1 ;
; N/A   ; None              ; 15.097 ns       ; RM   ; D1 ;
; N/A   ; None              ; 15.085 ns       ; DM   ; D4 ;
; N/A   ; None              ; 15.066 ns       ; DM   ; D0 ;
; N/A   ; None              ; 14.953 ns       ; RM   ; D6 ;
; N/A   ; None              ; 14.914 ns       ; RM   ; D5 ;
; N/A   ; None              ; 14.908 ns       ; RM   ; D2 ;
; N/A   ; None              ; 14.889 ns       ; RM   ; D3 ;
; N/A   ; None              ; 14.863 ns       ; RM   ; D4 ;
; N/A   ; None              ; 14.647 ns       ; A6   ; D7 ;
; N/A   ; None              ; 14.490 ns       ; A1   ; D0 ;
; N/A   ; None              ; 14.420 ns       ; A7   ; D6 ;
; N/A   ; None              ; 14.328 ns       ; RM   ; D7 ;
; N/A   ; None              ; 14.258 ns       ; A3   ; D2 ;
; N/A   ; None              ; 14.092 ns       ; A0   ; D1 ;
; N/A   ; None              ; 14.026 ns       ; A4   ; D5 ;
; N/A   ; None              ; 14.016 ns       ; A1   ; D2 ;
; N/A   ; None              ; 14.005 ns       ; A4   ; D3 ;
; N/A   ; None              ; 13.991 ns       ; A3   ; D4 ;
; N/A   ; None              ; 13.952 ns       ; A6   ; D5 ;
; N/A   ; None              ; 13.949 ns       ; A5   ; D6 ;
; N/A   ; None              ; 13.882 ns       ; A5   ; D4 ;
; N/A   ; None              ; 13.606 ns       ; A2   ; D1 ;
; N/A   ; None              ; 13.605 ns       ; A2   ; D3 ;
; N/A   ; None              ; 13.386 ns       ; A7   ; D7 ;
; N/A   ; None              ; 13.382 ns       ; A5   ; D5 ;
; N/A   ; None              ; 13.320 ns       ; A0   ; D0 ;
; N/A   ; None              ; 13.047 ns       ; A3   ; D3 ;
; N/A   ; None              ; 13.018 ns       ; A2   ; D2 ;
; N/A   ; None              ; 12.999 ns       ; A1   ; D1 ;
; N/A   ; None              ; 12.977 ns       ; A4   ; D4 ;
; N/A   ; None              ; 12.937 ns       ; A6   ; D6 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Apr 09 20:55:27 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off logical-shifter-8 -c logical-shifter-8 --timing_analysis_only
Info: Longest tpd from source pin "LM" to destination pin "D7" is 16.323 ns
    Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_67; Fanout = 9; PIN Node = 'LM'
    Info: 2: + IC(7.356 ns) + CELL(0.606 ns) = 8.966 ns; Loc. = LCCOMB_X17_Y3_N16; Fanout = 1; COMB Node = 'complement-shifter-4:inst|inst12~15'
    Info: 3: + IC(0.664 ns) + CELL(0.623 ns) = 10.253 ns; Loc. = LCCOMB_X17_Y3_N10; Fanout = 1; COMB Node = 'complement-shifter-4:inst|inst12'
    Info: 4: + IC(2.954 ns) + CELL(3.116 ns) = 16.323 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'D7'
    Info: Total cell delay = 5.349 ns ( 32.77 % )
    Info: Total interconnect delay = 10.974 ns ( 67.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Tue Apr 09 20:55:27 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


