Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  1 10:52:55 2022
| Host         : Tyler_Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CalculatorSource_timing_summary_routed.rpt -pb CalculatorSource_timing_summary_routed.pb -rpx CalculatorSource_timing_summary_routed.rpx -warn_on_violation
| Design       : CalculatorSource
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (21)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line39/U3/data_out_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line39/U4/data_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.657        0.000                      0                  194        0.051        0.000                      0                  194        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.657        0.000                      0                  194        0.051        0.000                      0                  194        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.952ns (18.360%)  route 4.233ns (81.639%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/Q
                         net (fo=6, routed)           0.860     6.392    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_1_in
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.516 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           1.068     7.584    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.708 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           1.324     9.032    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.124     9.156 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.413     9.569    nolabel_line20/set_cathode_anode/anode_clock1/bit18/p_28_in
    SLICE_X39Y53         LUT4 (Prop_lut4_I2_O)        0.124     9.693 r  nolabel_line20/set_cathode_anode/anode_clock1/bit18/data_out_i_1__15/O
                         net (fo=1, routed)           0.568    10.261    nolabel_line20/set_cathode_anode/anode_clock1/bit18/d_18
    SLICE_X39Y53         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    nolabel_line20/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)       -0.081    14.918    nolabel_line20/set_cathode_anode/anode_clock1/bit18/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 0.952ns (18.490%)  route 4.197ns (81.510%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/Q
                         net (fo=6, routed)           0.860     6.392    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_1_in
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.516 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           1.068     7.584    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.708 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           1.324     9.032    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.124     9.156 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.566     9.722    nolabel_line20/set_cathode_anode/anode_clock1/bit17/p_28_in
    SLICE_X39Y53         LUT3 (Prop_lut3_I1_O)        0.124     9.846 r  nolabel_line20/set_cathode_anode/anode_clock1/bit17/data_out_i_1__16/O
                         net (fo=1, routed)           0.379    10.225    nolabel_line20/set_cathode_anode/anode_clock1/bit17/d_17
    SLICE_X39Y53         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    nolabel_line20/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)       -0.047    14.952    nolabel_line20/set_cathode_anode/anode_clock1/bit17/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/set_cathode_anode/anode_clock1/bit16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.952ns (19.975%)  route 3.814ns (80.024%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/Q
                         net (fo=6, routed)           0.860     6.392    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_1_in
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.516 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           1.068     7.584    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.708 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           1.324     9.032    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.124     9.156 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.562     9.718    nolabel_line20/set_cathode_anode/anode_clock1/bit16/p_28_in
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.842 r  nolabel_line20/set_cathode_anode/anode_clock1/bit16/data_out_i_1__14/O
                         net (fo=1, routed)           0.000     9.842    nolabel_line20/set_cathode_anode/anode_clock1/bit16/d_16
    SLICE_X39Y53         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    nolabel_line20/set_cathode_anode/anode_clock1/bit16/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit16/data_out_reg/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)        0.029    15.028    nolabel_line20/set_cathode_anode/anode_clock1/bit16/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit11/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.828ns (19.993%)  route 3.313ns (80.007%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/Q
                         net (fo=6, routed)           0.860     6.392    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_1_in
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.516 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           1.068     7.584    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.708 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           1.385     9.093    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit11/p_18_in
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124     9.217 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit11/data_out_i_1__9/O
                         net (fo=1, routed)           0.000     9.217    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit11/d[11]
    SLICE_X40Y54         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit11/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.437    14.778    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit11/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit11/data_out_reg/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.029    15.044    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit11/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.028%)  route 3.306ns (79.972%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/Q
                         net (fo=6, routed)           0.860     6.392    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_1_in
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.516 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           1.068     7.584    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.708 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           1.378     9.086    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit12/p_18_in
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.210 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_i_1__10/O
                         net (fo=1, routed)           0.000     9.210    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit12/d[12]
    SLICE_X40Y54         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.437    14.778    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit12/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.031    15.046    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit12/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.310%)  route 3.249ns (79.690%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/Q
                         net (fo=6, routed)           0.860     6.392    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_1_in
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.516 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           1.068     7.584    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.708 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           1.321     9.029    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.124     9.153 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_1__13/O
                         net (fo=1, routed)           0.000     9.153    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit15/d[15]
    SLICE_X39Y54         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit15/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.031    15.030    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.784%)  route 2.973ns (78.216%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/Q
                         net (fo=6, routed)           0.860     6.392    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_1_in
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.516 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           1.068     7.584    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.708 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           1.045     8.753    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit13/p_18_in
    SLICE_X39Y54         LUT4 (Prop_lut4_I2_O)        0.124     8.877 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_i_1__11/O
                         net (fo=1, routed)           0.000     8.877    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit13/d[13]
    SLICE_X39Y54         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit13/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.029    15.028    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit13/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.828ns (21.802%)  route 2.970ns (78.198%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit1/data_out_reg/Q
                         net (fo=6, routed)           0.860     6.392    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_1_in
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124     6.516 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           1.068     7.584    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.708 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           1.042     8.750    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit14/p_18_in
    SLICE_X39Y54         LUT5 (Prop_lut5_I2_O)        0.124     8.874 r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_i_1__12/O
                         net (fo=1, routed)           0.000     8.874    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit14/d[14]
    SLICE_X39Y54         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit14/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.031    15.030    nolabel_line20/set_cathode_anode/anode_clock1/bit0_to_15/bit14/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/get_answer_segs/nolabel_line29/code2/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.185ns (31.740%)  route 2.548ns (68.260%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X33Y56         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[15]/Q
                         net (fo=2, routed)           0.686     6.216    nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[15]
    SLICE_X32Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.340 r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_3/O
                         net (fo=2, routed)           0.824     7.164    nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_state_i_3_n_0
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.288 f  nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/data_out_i_2__4/O
                         net (fo=4, routed)           0.874     8.162    nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/up_pulse
    SLICE_X32Y53         LUT2 (Prop_lut2_I1_O)        0.149     8.311 r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/data_out_i_3__0/O
                         net (fo=1, routed)           0.164     8.475    nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/data_out_reg_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.332     8.807 r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/data_out_i_1/O
                         net (fo=1, routed)           0.000     8.807    nolabel_line20/get_answer_segs/nolabel_line29/code2/next_code_2
    SLICE_X32Y53         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/code2/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    nolabel_line20/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X32Y53         FDRE (Setup_fdre_C_D)        0.031    15.045    nolabel_line20/get_answer_segs/nolabel_line29/code2/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 nolabel_line39/debouncer2/PB_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/U4/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.828ns (22.293%)  route 2.886ns (77.707%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line39/debouncer2/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  nolabel_line39/debouncer2/PB_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  nolabel_line39/debouncer2/PB_cnt_reg[2]/Q
                         net (fo=2, routed)           0.824     6.354    nolabel_line39/debouncer2/PB_cnt_reg[2]
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.478 f  nolabel_line39/debouncer2/data_out_i_6/O
                         net (fo=1, routed)           0.828     7.307    nolabel_line39/debouncer2/data_out_i_6_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.431 r  nolabel_line39/debouncer2/data_out_i_2__3/O
                         net (fo=3, routed)           1.233     8.664    nolabel_line39/debouncer2/p_2_in_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.788 r  nolabel_line39/debouncer2/data_out_i_1__22/O
                         net (fo=1, routed)           0.000     8.788    nolabel_line39/U4/X86
    SLICE_X34Y51         FDRE                                         r  nolabel_line39/U4/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    nolabel_line39/U4/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  nolabel_line39/U4/data_out_reg/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.081    15.095    nolabel_line39/U4/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  6.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nolabel_line39/debouncer2/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/debouncer2/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.326%)  route 0.247ns (63.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    nolabel_line39/debouncer2/clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  nolabel_line39/debouncer2/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line39/debouncer2/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.247     1.835    nolabel_line39/debouncer2/PB_sync_0_reg_n_0
    SLICE_X32Y51         FDRE                                         r  nolabel_line39/debouncer2/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    nolabel_line39/debouncer2/clk_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  nolabel_line39/debouncer2/PB_sync_1_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.070     1.784    nolabel_line39/debouncer2/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line39/debouncer1/PB_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/debouncer1/PB_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line39/debouncer1/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  nolabel_line39/debouncer1/PB_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line39/debouncer1/PB_cnt_reg[10]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line39/debouncer1/PB_cnt_reg[10]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  nolabel_line39/debouncer1/PB_cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.892    nolabel_line39/debouncer1/PB_cnt_reg[8]_i_1__2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.945 r  nolabel_line39/debouncer1/PB_cnt_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.945    nolabel_line39/debouncer1/PB_cnt_reg[12]_i_1__2_n_7
    SLICE_X34Y50         FDRE                                         r  nolabel_line39/debouncer1/PB_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.957    nolabel_line39/debouncer1/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line39/debouncer1/PB_cnt_reg[12]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line39/debouncer1/PB_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line39/debouncer1/PB_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/debouncer1/PB_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line39/debouncer1/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  nolabel_line39/debouncer1/PB_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line39/debouncer1/PB_cnt_reg[10]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line39/debouncer1/PB_cnt_reg[10]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  nolabel_line39/debouncer1/PB_cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.892    nolabel_line39/debouncer1/PB_cnt_reg[8]_i_1__2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.958 r  nolabel_line39/debouncer1/PB_cnt_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.958    nolabel_line39/debouncer1/PB_cnt_reg[12]_i_1__2_n_5
    SLICE_X34Y50         FDRE                                         r  nolabel_line39/debouncer1/PB_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.957    nolabel_line39/debouncer1/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line39/debouncer1/PB_cnt_reg[14]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line39/debouncer1/PB_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.058     1.644    nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg_n_0
    SLICE_X28Y50         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_1_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.071     1.516    nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.065     1.652    nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg_n_0
    SLICE_X28Y50         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.075     1.520    nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 nolabel_line39/debouncer1/PB_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/debouncer1/PB_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line39/debouncer1/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  nolabel_line39/debouncer1/PB_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line39/debouncer1/PB_cnt_reg[10]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line39/debouncer1/PB_cnt_reg[10]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  nolabel_line39/debouncer1/PB_cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.892    nolabel_line39/debouncer1/PB_cnt_reg[8]_i_1__2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.981 r  nolabel_line39/debouncer1/PB_cnt_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.981    nolabel_line39/debouncer1/PB_cnt_reg[12]_i_1__2_n_6
    SLICE_X34Y50         FDRE                                         r  nolabel_line39/debouncer1/PB_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.957    nolabel_line39/debouncer1/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line39/debouncer1/PB_cnt_reg[13]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line39/debouncer1/PB_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 nolabel_line39/debouncer1/PB_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/debouncer1/PB_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line39/debouncer1/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  nolabel_line39/debouncer1/PB_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line39/debouncer1/PB_cnt_reg[10]/Q
                         net (fo=2, routed)           0.125     1.736    nolabel_line39/debouncer1/PB_cnt_reg[10]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.892 r  nolabel_line39/debouncer1/PB_cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.892    nolabel_line39/debouncer1/PB_cnt_reg[8]_i_1__2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.983 r  nolabel_line39/debouncer1/PB_cnt_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.983    nolabel_line39/debouncer1/PB_cnt_reg[12]_i_1__2_n_4
    SLICE_X34Y50         FDRE                                         r  nolabel_line39/debouncer1/PB_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.957    nolabel_line39/debouncer1/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line39/debouncer1/PB_cnt_reg[15]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line39/debouncer1/PB_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 nolabel_line39/debouncer1/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/U4/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.867%)  route 0.347ns (65.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.563     1.446    nolabel_line39/debouncer1/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  nolabel_line39/debouncer1/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line39/debouncer1/PB_state_reg/Q
                         net (fo=5, routed)           0.347     1.935    nolabel_line39/debouncer2/data_out_reg
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.980 r  nolabel_line39/debouncer2/data_out_i_1__22/O
                         net (fo=1, routed)           0.000     1.980    nolabel_line39/U4/X86
    SLICE_X34Y51         FDRE                                         r  nolabel_line39/U4/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.957    nolabel_line39/U4/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  nolabel_line39/U4/data_out_reg/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.121     1.834    nolabel_line39/U4/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.121%)  route 0.165ns (53.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.165     1.750    nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0
    SLICE_X34Y55         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.956    nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X34Y55         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.060     1.538    nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 nolabel_line39/debouncer2/PB_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/U3/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.647%)  route 0.154ns (42.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line39/debouncer2/clk_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  nolabel_line39/debouncer2/PB_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line39/debouncer2/PB_state_reg/Q
                         net (fo=5, routed)           0.154     1.762    nolabel_line39/debouncer2/PB_state_reg_n_0
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  nolabel_line39/debouncer2/data_out_i_1__21/O
                         net (fo=1, routed)           0.000     1.807    nolabel_line39/U3/X41
    SLICE_X34Y51         FDRE                                         r  nolabel_line39/U3/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.957    nolabel_line39/U3/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  nolabel_line39/U3/data_out_reg/C
                         clock pessimism             -0.497     1.460    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.120     1.580    nolabel_line39/U3/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y53   nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y55   nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y55   nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y56   nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y56   nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y56   nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code0/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code2/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y53   nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y53   nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y55   nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y55   nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code0/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code0/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code2/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   nolabel_line20/get_answer_segs/nolabel_line29/code2/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y53   nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y53   nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y55   nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y55   nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/num2/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.072ns  (logic 9.374ns (28.346%)  route 23.697ns (71.654%))
  Logic Levels:           24  (FDRE=1 LUT2=1 LUT4=2 LUT5=12 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE                         0.000     0.000 r  nolabel_line52/num2/bit0/data_out_reg/C
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line52/num2/bit0/data_out_reg/Q
                         net (fo=37, routed)          1.911     2.367    nolabel_line52/num1/bit3/num2[0]
    SLICE_X46Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.491 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_126/O
                         net (fo=3, routed)           1.020     3.511    nolabel_line52/num1/bit3/nolabel_line64/multiply/addend0_plus_addend1/add_bit0to15/Carry_1
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.635 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_125/O
                         net (fo=2, routed)           0.855     4.490    nolabel_line52/num1/bit3/nolabel_line64/multiply/total0[5]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.153     4.643 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.512     5.155    nolabel_line52/num1/bit3/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.331     5.486 r  nolabel_line52/num1/bit3/seg_OBUF[5]_inst_i_371/O
                         net (fo=3, routed)           0.275     5.761    nolabel_line52/num1/bit7/Carry_2_19
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.119     5.880 r  nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_380/O
                         net (fo=3, routed)           0.653     6.533    nolabel_line52/num1/bit7/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.358     6.891 r  nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_390/O
                         net (fo=3, routed)           0.969     7.860    nolabel_line52/num1/bit11/Carry_3_17
    SLICE_X46Y64         LUT5 (Prop_lut5_I2_O)        0.352     8.212 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_349/O
                         net (fo=3, routed)           1.023     9.235    nolabel_line52/num1/bit11/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.328     9.563 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_249/O
                         net (fo=3, routed)           0.837    10.400    nolabel_line52/num1/bit15/Carry
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.524 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_283/O
                         net (fo=2, routed)           0.988    11.512    nolabel_line52/num1/bit15/nolabel_line64/multiply/total0_plus_total1/add_bit16to31/add_bit0to3/Carry_2
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.636 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_160/O
                         net (fo=2, routed)           1.038    12.674    nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_48_0[4]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.150    12.824 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_98/O
                         net (fo=3, routed)           0.825    13.649    nolabel_line52/num1/bit13/Carry_1_12
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.356    14.005 r  nolabel_line52/num1/bit13/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.981    14.986    nolabel_line52/num1/bit15/seg_OBUF[1]_inst_i_29_0[0]
    SLICE_X32Y66         LUT5 (Prop_lut5_I3_O)        0.320    15.306 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.840    16.146    nolabel_line52/num1/bit15/Carry_2
    SLICE_X34Y66         LUT5 (Prop_lut5_I2_O)        0.352    16.498 r  nolabel_line52/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           1.052    17.550    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.356    17.906 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.488    18.394    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/BC__25
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.321    18.715 f  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_41/O
                         net (fo=11, routed)          0.809    19.524    nolabel_line52/num1/bit15/answer[27]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.358    19.882 f  nolabel_line52/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.582    20.464    nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X35Y64         LUT4 (Prop_lut4_I2_O)        0.332    20.796 f  nolabel_line52/num1/bit7/seg_OBUF[6]_inst_i_34/O
                         net (fo=10, routed)          1.124    21.920    nolabel_line52/num2/bit13/p_22_in
    SLICE_X36Y63         LUT5 (Prop_lut5_I4_O)        0.152    22.072 r  nolabel_line52/num2/bit13/seg_OBUF[5]_inst_i_28/O
                         net (fo=4, routed)           1.434    23.506    nolabel_line52/num2/bit13/seg_OBUF[6]_inst_i_34
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.332    23.838 r  nolabel_line52/num2/bit13/seg_OBUF[5]_inst_i_19/O
                         net (fo=1, routed)           0.667    24.505    nolabel_line39/U3/DigitToOutput2_if_code2NOT[5]
    SLICE_X33Y62         LUT6 (Prop_lut6_I3_O)        0.124    24.629 r  nolabel_line39/U3/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.800    25.429    nolabel_line39/U3/nolabel_line20/final_digit2[5]
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.124    25.553 r  nolabel_line39/U3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.014    29.567    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    33.072 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    33.072    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/num2/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.638ns  (logic 9.165ns (28.082%)  route 23.472ns (71.918%))
  Logic Levels:           24  (FDRE=1 LUT2=1 LUT4=1 LUT5=11 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE                         0.000     0.000 r  nolabel_line52/num2/bit0/data_out_reg/C
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line52/num2/bit0/data_out_reg/Q
                         net (fo=37, routed)          1.911     2.367    nolabel_line52/num1/bit3/num2[0]
    SLICE_X46Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.491 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_126/O
                         net (fo=3, routed)           1.020     3.511    nolabel_line52/num1/bit3/nolabel_line64/multiply/addend0_plus_addend1/add_bit0to15/Carry_1
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.635 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_125/O
                         net (fo=2, routed)           0.855     4.490    nolabel_line52/num1/bit3/nolabel_line64/multiply/total0[5]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.153     4.643 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.512     5.155    nolabel_line52/num1/bit3/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.331     5.486 r  nolabel_line52/num1/bit3/seg_OBUF[5]_inst_i_371/O
                         net (fo=3, routed)           0.275     5.761    nolabel_line52/num1/bit7/Carry_2_19
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.119     5.880 r  nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_380/O
                         net (fo=3, routed)           0.653     6.533    nolabel_line52/num1/bit7/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.358     6.891 r  nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_390/O
                         net (fo=3, routed)           0.969     7.860    nolabel_line52/num1/bit11/Carry_3_17
    SLICE_X46Y64         LUT5 (Prop_lut5_I2_O)        0.352     8.212 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_349/O
                         net (fo=3, routed)           1.023     9.235    nolabel_line52/num1/bit11/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.328     9.563 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_249/O
                         net (fo=3, routed)           0.837    10.400    nolabel_line52/num1/bit15/Carry
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.524 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_283/O
                         net (fo=2, routed)           0.988    11.512    nolabel_line52/num1/bit15/nolabel_line64/multiply/total0_plus_total1/add_bit16to31/add_bit0to3/Carry_2
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.636 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_160/O
                         net (fo=2, routed)           1.038    12.674    nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_48_0[4]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.150    12.824 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_98/O
                         net (fo=3, routed)           0.825    13.649    nolabel_line52/num1/bit13/Carry_1_12
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.356    14.005 r  nolabel_line52/num1/bit13/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.981    14.986    nolabel_line52/num1/bit15/seg_OBUF[1]_inst_i_29_0[0]
    SLICE_X32Y66         LUT5 (Prop_lut5_I3_O)        0.320    15.306 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.840    16.146    nolabel_line52/num1/bit15/Carry_2
    SLICE_X34Y66         LUT5 (Prop_lut5_I2_O)        0.352    16.498 r  nolabel_line52/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           1.052    17.550    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.356    17.906 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.488    18.394    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/BC__25
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.321    18.715 f  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_41/O
                         net (fo=11, routed)          0.809    19.524    nolabel_line52/num1/bit15/answer[27]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.358    19.882 f  nolabel_line52/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.983    20.865    nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X35Y64         LUT6 (Prop_lut6_I3_O)        0.332    21.197 f  nolabel_line52/num1/bit7/seg_OBUF[6]_inst_i_54/O
                         net (fo=10, routed)          0.957    22.154    nolabel_line52/num2/bit11/p_32_in
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.124    22.278 r  nolabel_line52/num2/bit11/seg_OBUF[6]_inst_i_26/O
                         net (fo=3, routed)           1.114    23.392    nolabel_line52/num1/bit7/seg_OBUF[6]_inst_i_5
    SLICE_X33Y60         LUT6 (Prop_lut6_I1_O)        0.124    23.516 r  nolabel_line52/num1/bit7/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.658    24.175    nolabel_line39/U3/DigitToOutput2_if_code2NOT[6]
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    24.299 r  nolabel_line39/U3/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.639    24.938    nolabel_line39/U3/nolabel_line20/final_digit2[6]
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124    25.062 r  nolabel_line39/U3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.044    29.106    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    32.638 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    32.638    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/num2/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.631ns  (logic 9.154ns (28.053%)  route 23.477ns (71.947%))
  Logic Levels:           24  (FDRE=1 LUT2=1 LUT4=2 LUT5=12 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE                         0.000     0.000 r  nolabel_line52/num2/bit0/data_out_reg/C
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line52/num2/bit0/data_out_reg/Q
                         net (fo=37, routed)          1.911     2.367    nolabel_line52/num1/bit3/num2[0]
    SLICE_X46Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.491 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_126/O
                         net (fo=3, routed)           1.020     3.511    nolabel_line52/num1/bit3/nolabel_line64/multiply/addend0_plus_addend1/add_bit0to15/Carry_1
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.635 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_125/O
                         net (fo=2, routed)           0.855     4.490    nolabel_line52/num1/bit3/nolabel_line64/multiply/total0[5]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.153     4.643 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.512     5.155    nolabel_line52/num1/bit3/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.331     5.486 r  nolabel_line52/num1/bit3/seg_OBUF[5]_inst_i_371/O
                         net (fo=3, routed)           0.275     5.761    nolabel_line52/num1/bit7/Carry_2_19
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.119     5.880 r  nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_380/O
                         net (fo=3, routed)           0.653     6.533    nolabel_line52/num1/bit7/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.358     6.891 r  nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_390/O
                         net (fo=3, routed)           0.969     7.860    nolabel_line52/num1/bit11/Carry_3_17
    SLICE_X46Y64         LUT5 (Prop_lut5_I2_O)        0.352     8.212 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_349/O
                         net (fo=3, routed)           1.023     9.235    nolabel_line52/num1/bit11/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.328     9.563 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_249/O
                         net (fo=3, routed)           0.837    10.400    nolabel_line52/num1/bit15/Carry
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.524 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_283/O
                         net (fo=2, routed)           0.988    11.512    nolabel_line52/num1/bit15/nolabel_line64/multiply/total0_plus_total1/add_bit16to31/add_bit0to3/Carry_2
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.636 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_160/O
                         net (fo=2, routed)           1.038    12.674    nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_48_0[4]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.150    12.824 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_98/O
                         net (fo=3, routed)           0.825    13.649    nolabel_line52/num1/bit13/Carry_1_12
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.356    14.005 r  nolabel_line52/num1/bit13/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.981    14.986    nolabel_line52/num1/bit15/seg_OBUF[1]_inst_i_29_0[0]
    SLICE_X32Y66         LUT5 (Prop_lut5_I3_O)        0.320    15.306 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.840    16.146    nolabel_line52/num1/bit15/Carry_2
    SLICE_X34Y66         LUT5 (Prop_lut5_I2_O)        0.352    16.498 r  nolabel_line52/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           1.052    17.550    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.356    17.906 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.488    18.394    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/BC__25
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.321    18.715 f  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_41/O
                         net (fo=11, routed)          0.809    19.524    nolabel_line52/num1/bit15/answer[27]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.358    19.882 f  nolabel_line52/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.582    20.464    nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X35Y64         LUT4 (Prop_lut4_I2_O)        0.332    20.796 f  nolabel_line52/num1/bit7/seg_OBUF[6]_inst_i_34/O
                         net (fo=10, routed)          1.124    21.920    nolabel_line52/num2/bit13/p_22_in
    SLICE_X36Y63         LUT5 (Prop_lut5_I4_O)        0.124    22.044 r  nolabel_line52/num2/bit13/seg_OBUF[4]_inst_i_20/O
                         net (fo=4, routed)           1.156    23.200    nolabel_line52/num2/bit13/seg_OBUF[6]_inst_i_34_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    23.324 r  nolabel_line52/num2/bit13/seg_OBUF[4]_inst_i_17/O
                         net (fo=1, routed)           0.811    24.135    nolabel_line39/U3/DigitToOutput2_if_code2NOT[4]
    SLICE_X30Y61         LUT6 (Prop_lut6_I3_O)        0.124    24.259 r  nolabel_line39/U3/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.828    25.087    nolabel_line39/U3/nolabel_line20/final_digit2[4]
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124    25.211 r  nolabel_line39/U3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.899    29.111    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    32.631 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    32.631    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/num2/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.562ns  (logic 8.965ns (27.532%)  route 23.597ns (72.468%))
  Logic Levels:           24  (FDRE=1 LUT2=2 LUT3=2 LUT5=10 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE                         0.000     0.000 r  nolabel_line52/num2/bit0/data_out_reg/C
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line52/num2/bit0/data_out_reg/Q
                         net (fo=37, routed)          1.911     2.367    nolabel_line52/num1/bit3/num2[0]
    SLICE_X46Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.491 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_126/O
                         net (fo=3, routed)           1.020     3.511    nolabel_line52/num1/bit3/nolabel_line64/multiply/addend0_plus_addend1/add_bit0to15/Carry_1
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.635 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_125/O
                         net (fo=2, routed)           0.855     4.490    nolabel_line52/num1/bit3/nolabel_line64/multiply/total0[5]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.153     4.643 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.512     5.155    nolabel_line52/num1/bit3/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.331     5.486 r  nolabel_line52/num1/bit3/seg_OBUF[5]_inst_i_371/O
                         net (fo=3, routed)           0.275     5.761    nolabel_line52/num1/bit7/Carry_2_19
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.119     5.880 r  nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_380/O
                         net (fo=3, routed)           0.653     6.533    nolabel_line52/num1/bit7/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.358     6.891 r  nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_390/O
                         net (fo=3, routed)           0.969     7.860    nolabel_line52/num1/bit11/Carry_3_17
    SLICE_X46Y64         LUT5 (Prop_lut5_I2_O)        0.352     8.212 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_349/O
                         net (fo=3, routed)           1.023     9.235    nolabel_line52/num1/bit11/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.328     9.563 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_249/O
                         net (fo=3, routed)           0.837    10.400    nolabel_line52/num1/bit15/Carry
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.524 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_283/O
                         net (fo=2, routed)           0.988    11.512    nolabel_line52/num1/bit15/nolabel_line64/multiply/total0_plus_total1/add_bit16to31/add_bit0to3/Carry_2
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.636 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_160/O
                         net (fo=2, routed)           1.038    12.674    nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_48_0[4]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.150    12.824 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_98/O
                         net (fo=3, routed)           0.825    13.649    nolabel_line52/num1/bit13/Carry_1_12
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.356    14.005 r  nolabel_line52/num1/bit13/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.981    14.986    nolabel_line52/num1/bit15/seg_OBUF[1]_inst_i_29_0[0]
    SLICE_X32Y66         LUT5 (Prop_lut5_I3_O)        0.320    15.306 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.840    16.146    nolabel_line52/num1/bit15/Carry_2
    SLICE_X34Y66         LUT5 (Prop_lut5_I2_O)        0.352    16.498 r  nolabel_line52/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           1.052    17.550    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.356    17.906 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           1.141    19.047    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/BC__25
    SLICE_X29Y66         LUT3 (Prop_lut3_I1_O)        0.326    19.373 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_85/O
                         net (fo=1, routed)           0.319    19.692    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/BC__27
    SLICE_X30Y66         LUT6 (Prop_lut6_I3_O)        0.124    19.816 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_36/O
                         net (fo=8, routed)           1.060    20.876    nolabel_line52/num1/bit15/answer[30]
    SLICE_X31Y65         LUT2 (Prop_lut2_I1_O)        0.124    21.000 f  nolabel_line52/num1/bit15/seg_OBUF[6]_inst_i_36/O
                         net (fo=3, routed)           1.169    22.169    nolabel_line52/num1/bit15/seg_OBUF[6]_inst_i_36_n_0
    SLICE_X31Y63         LUT3 (Prop_lut3_I2_O)        0.149    22.318 r  nolabel_line52/num1/bit15/seg_OBUF[3]_inst_i_28/O
                         net (fo=2, routed)           0.670    22.988    nolabel_line52/num1/bit15/seg_OBUF[3]_inst_i_28_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I4_O)        0.332    23.320 r  nolabel_line52/num1/bit15/seg_OBUF[2]_inst_i_13/O
                         net (fo=1, routed)           0.775    24.095    nolabel_line39/U3/seg_OBUF[2]_inst_i_1_2
    SLICE_X32Y62         LUT6 (Prop_lut6_I1_O)        0.124    24.219 r  nolabel_line39/U3/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.817    25.037    nolabel_line39/U3/nolabel_line20/final_digit3[2]
    SLICE_X32Y61         LUT6 (Prop_lut6_I2_O)        0.124    25.161 r  nolabel_line39/U3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.867    29.027    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    32.562 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.562    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/num2/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.512ns  (logic 9.373ns (28.828%)  route 23.139ns (71.172%))
  Logic Levels:           24  (FDRE=1 LUT2=1 LUT4=1 LUT5=12 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE                         0.000     0.000 r  nolabel_line52/num2/bit0/data_out_reg/C
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line52/num2/bit0/data_out_reg/Q
                         net (fo=37, routed)          1.911     2.367    nolabel_line52/num1/bit3/num2[0]
    SLICE_X46Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.491 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_126/O
                         net (fo=3, routed)           1.020     3.511    nolabel_line52/num1/bit3/nolabel_line64/multiply/addend0_plus_addend1/add_bit0to15/Carry_1
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.635 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_125/O
                         net (fo=2, routed)           0.855     4.490    nolabel_line52/num1/bit3/nolabel_line64/multiply/total0[5]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.153     4.643 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.512     5.155    nolabel_line52/num1/bit3/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.331     5.486 r  nolabel_line52/num1/bit3/seg_OBUF[5]_inst_i_371/O
                         net (fo=3, routed)           0.275     5.761    nolabel_line52/num1/bit7/Carry_2_19
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.119     5.880 r  nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_380/O
                         net (fo=3, routed)           0.653     6.533    nolabel_line52/num1/bit7/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.358     6.891 r  nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_390/O
                         net (fo=3, routed)           0.969     7.860    nolabel_line52/num1/bit11/Carry_3_17
    SLICE_X46Y64         LUT5 (Prop_lut5_I2_O)        0.352     8.212 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_349/O
                         net (fo=3, routed)           1.023     9.235    nolabel_line52/num1/bit11/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.328     9.563 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_249/O
                         net (fo=3, routed)           0.837    10.400    nolabel_line52/num1/bit15/Carry
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.524 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_283/O
                         net (fo=2, routed)           0.988    11.512    nolabel_line52/num1/bit15/nolabel_line64/multiply/total0_plus_total1/add_bit16to31/add_bit0to3/Carry_2
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.636 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_160/O
                         net (fo=2, routed)           1.038    12.674    nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_48_0[4]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.150    12.824 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_98/O
                         net (fo=3, routed)           0.825    13.649    nolabel_line52/num1/bit13/Carry_1_12
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.356    14.005 r  nolabel_line52/num1/bit13/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.981    14.986    nolabel_line52/num1/bit15/seg_OBUF[1]_inst_i_29_0[0]
    SLICE_X32Y66         LUT5 (Prop_lut5_I3_O)        0.320    15.306 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.840    16.146    nolabel_line52/num1/bit15/Carry_2
    SLICE_X34Y66         LUT5 (Prop_lut5_I2_O)        0.352    16.498 r  nolabel_line52/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           1.052    17.550    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.356    17.906 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.488    18.394    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/BC__25
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.321    18.715 f  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_41/O
                         net (fo=11, routed)          0.809    19.524    nolabel_line52/num1/bit15/answer[27]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.358    19.882 f  nolabel_line52/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.582    20.464    nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X35Y64         LUT5 (Prop_lut5_I1_O)        0.327    20.791 f  nolabel_line52/num1/bit7/seg_OBUF[6]_inst_i_64/O
                         net (fo=7, routed)           0.774    21.565    nolabel_line52/opcode2/p_27_in
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.332    21.897 r  nolabel_line52/opcode2/seg_OBUF[3]_inst_i_23/O
                         net (fo=4, routed)           1.411    23.308    nolabel_line52/num1/bit7/seg_OBUF[3]_inst_i_4
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124    23.432 r  nolabel_line52/num1/bit7/seg_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.667    24.099    nolabel_line39/U3/DigitToOutput3_if_code2NOT[3]
    SLICE_X31Y61         LUT6 (Prop_lut6_I2_O)        0.124    24.223 r  nolabel_line39/U3/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.784    25.007    nolabel_line39/U3/nolabel_line20/final_digit3[3]
    SLICE_X32Y59         LUT6 (Prop_lut6_I2_O)        0.124    25.131 r  nolabel_line39/U3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.845    28.976    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    32.512 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.512    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/num2/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.216ns  (logic 9.359ns (29.051%)  route 22.857ns (70.949%))
  Logic Levels:           24  (FDRE=1 LUT2=1 LUT4=1 LUT5=12 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE                         0.000     0.000 r  nolabel_line52/num2/bit0/data_out_reg/C
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line52/num2/bit0/data_out_reg/Q
                         net (fo=37, routed)          1.911     2.367    nolabel_line52/num1/bit3/num2[0]
    SLICE_X46Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.491 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_126/O
                         net (fo=3, routed)           1.020     3.511    nolabel_line52/num1/bit3/nolabel_line64/multiply/addend0_plus_addend1/add_bit0to15/Carry_1
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.635 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_125/O
                         net (fo=2, routed)           0.855     4.490    nolabel_line52/num1/bit3/nolabel_line64/multiply/total0[5]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.153     4.643 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.512     5.155    nolabel_line52/num1/bit3/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.331     5.486 r  nolabel_line52/num1/bit3/seg_OBUF[5]_inst_i_371/O
                         net (fo=3, routed)           0.275     5.761    nolabel_line52/num1/bit7/Carry_2_19
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.119     5.880 r  nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_380/O
                         net (fo=3, routed)           0.653     6.533    nolabel_line52/num1/bit7/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.358     6.891 r  nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_390/O
                         net (fo=3, routed)           0.969     7.860    nolabel_line52/num1/bit11/Carry_3_17
    SLICE_X46Y64         LUT5 (Prop_lut5_I2_O)        0.352     8.212 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_349/O
                         net (fo=3, routed)           1.023     9.235    nolabel_line52/num1/bit11/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.328     9.563 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_249/O
                         net (fo=3, routed)           0.837    10.400    nolabel_line52/num1/bit15/Carry
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.524 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_283/O
                         net (fo=2, routed)           0.988    11.512    nolabel_line52/num1/bit15/nolabel_line64/multiply/total0_plus_total1/add_bit16to31/add_bit0to3/Carry_2
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.636 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_160/O
                         net (fo=2, routed)           1.038    12.674    nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_48_0[4]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.150    12.824 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_98/O
                         net (fo=3, routed)           0.825    13.649    nolabel_line52/num1/bit13/Carry_1_12
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.356    14.005 r  nolabel_line52/num1/bit13/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.981    14.986    nolabel_line52/num1/bit15/seg_OBUF[1]_inst_i_29_0[0]
    SLICE_X32Y66         LUT5 (Prop_lut5_I3_O)        0.320    15.306 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.840    16.146    nolabel_line52/num1/bit15/Carry_2
    SLICE_X34Y66         LUT5 (Prop_lut5_I2_O)        0.352    16.498 r  nolabel_line52/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           1.052    17.550    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.356    17.906 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.488    18.394    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/BC__25
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.321    18.715 f  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_41/O
                         net (fo=11, routed)          0.809    19.524    nolabel_line52/num1/bit15/answer[27]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.358    19.882 f  nolabel_line52/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.983    20.865    nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X35Y64         LUT6 (Prop_lut6_I3_O)        0.332    21.197 f  nolabel_line52/num1/bit7/seg_OBUF[6]_inst_i_54/O
                         net (fo=10, routed)          0.911    22.108    nolabel_line52/num2/bit5/p_32_in
    SLICE_X36Y62         LUT5 (Prop_lut5_I4_O)        0.118    22.226 r  nolabel_line52/num2/bit5/seg_OBUF[1]_inst_i_20/O
                         net (fo=2, routed)           0.429    22.656    nolabel_line52/num2/bit9/seg_OBUF[1]_inst_i_2
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.326    22.982 r  nolabel_line52/num2/bit9/seg_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.814    23.796    nolabel_line39/U3/DigitToOutput1_if_code2NOT[0]
    SLICE_X33Y62         LUT6 (Prop_lut6_I3_O)        0.124    23.920 r  nolabel_line39/U3/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.797    24.718    nolabel_line39/U3/nolabel_line20/final_digit1[1]
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124    24.842 r  nolabel_line39/U3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.845    28.687    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    32.216 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.216    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/num2/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.061ns  (logic 9.145ns (28.523%)  route 22.916ns (71.477%))
  Logic Levels:           24  (FDRE=1 LUT2=1 LUT4=1 LUT5=11 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE                         0.000     0.000 r  nolabel_line52/num2/bit0/data_out_reg/C
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line52/num2/bit0/data_out_reg/Q
                         net (fo=37, routed)          1.911     2.367    nolabel_line52/num1/bit3/num2[0]
    SLICE_X46Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.491 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_126/O
                         net (fo=3, routed)           1.020     3.511    nolabel_line52/num1/bit3/nolabel_line64/multiply/addend0_plus_addend1/add_bit0to15/Carry_1
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.635 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_125/O
                         net (fo=2, routed)           0.855     4.490    nolabel_line52/num1/bit3/nolabel_line64/multiply/total0[5]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.153     4.643 r  nolabel_line52/num1/bit3/seg_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           0.512     5.155    nolabel_line52/num1/bit3/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit4to7/Carry_2
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.331     5.486 r  nolabel_line52/num1/bit3/seg_OBUF[5]_inst_i_371/O
                         net (fo=3, routed)           0.275     5.761    nolabel_line52/num1/bit7/Carry_2_19
    SLICE_X43Y63         LUT5 (Prop_lut5_I2_O)        0.119     5.880 r  nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_380/O
                         net (fo=3, routed)           0.653     6.533    nolabel_line52/num1/bit7/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.358     6.891 r  nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_390/O
                         net (fo=3, routed)           0.969     7.860    nolabel_line52/num1/bit11/Carry_3_17
    SLICE_X46Y64         LUT5 (Prop_lut5_I2_O)        0.352     8.212 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_349/O
                         net (fo=3, routed)           1.023     9.235    nolabel_line52/num1/bit11/nolabel_line64/multiply/total0_plus_total1/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.328     9.563 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_249/O
                         net (fo=3, routed)           0.837    10.400    nolabel_line52/num1/bit15/Carry
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.524 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_283/O
                         net (fo=2, routed)           0.988    11.512    nolabel_line52/num1/bit15/nolabel_line64/multiply/total0_plus_total1/add_bit16to31/add_bit0to3/Carry_2
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.636 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_160/O
                         net (fo=2, routed)           1.038    12.674    nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_48_0[4]
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.150    12.824 r  nolabel_line52/num1/bit11/seg_OBUF[5]_inst_i_98/O
                         net (fo=3, routed)           0.825    13.649    nolabel_line52/num1/bit13/Carry_1_12
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.356    14.005 r  nolabel_line52/num1/bit13/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.981    14.986    nolabel_line52/num1/bit15/seg_OBUF[1]_inst_i_29_0[0]
    SLICE_X32Y66         LUT5 (Prop_lut5_I3_O)        0.320    15.306 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.840    16.146    nolabel_line52/num1/bit15/Carry_2
    SLICE_X34Y66         LUT5 (Prop_lut5_I2_O)        0.352    16.498 r  nolabel_line52/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           1.052    17.550    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X32Y65         LUT5 (Prop_lut5_I3_O)        0.356    17.906 r  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.488    18.394    nolabel_line52/num1/bit15/nolabel_line64/multiply/total12_plus_total13/BC__25
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.321    18.715 f  nolabel_line52/num1/bit15/seg_OBUF[5]_inst_i_41/O
                         net (fo=11, routed)          0.809    19.524    nolabel_line52/num1/bit15/answer[27]
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.358    19.882 f  nolabel_line52/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.983    20.865    nolabel_line52/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X35Y64         LUT6 (Prop_lut6_I3_O)        0.332    21.197 f  nolabel_line52/num1/bit7/seg_OBUF[6]_inst_i_54/O
                         net (fo=10, routed)          1.241    22.439    nolabel_line52/num2/bit9/p_32_in
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.124    22.563 r  nolabel_line52/num2/bit9/seg_OBUF[0]_inst_i_19/O
                         net (fo=3, routed)           0.978    23.541    nolabel_line52/num2/bit13/seg_OBUF[0]_inst_i_5
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124    23.665 r  nolabel_line52/num2/bit13/seg_OBUF[0]_inst_i_17/O
                         net (fo=1, routed)           0.494    24.159    nolabel_line39/U3/DigitToOutput2_if_code2NOT[0]
    SLICE_X34Y60         LUT6 (Prop_lut6_I3_O)        0.124    24.283 r  nolabel_line39/U3/seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.483    24.766    nolabel_line39/U3/nolabel_line20/final_digit2[0]
    SLICE_X34Y60         LUT6 (Prop_lut6_I5_O)        0.124    24.890 r  nolabel_line39/U3/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.660    28.550    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    32.061 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.061    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.355ns  (logic 5.495ns (35.788%)  route 9.860ns (64.212%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT5=6 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE                         0.000     0.000 r  nolabel_line52/num1/bit0/data_out_reg/C
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.658     0.658 f  nolabel_line52/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          1.040     1.698    nolabel_line52/num2/bit1/num1[0]
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.124     1.822 r  nolabel_line52/num2/bit1/seg_OBUF[6]_inst_i_98/O
                         net (fo=6, routed)           0.573     2.395    nolabel_line52/num2/bit3/Carry_3
    SLICE_X41Y62         LUT5 (Prop_lut5_I2_O)        0.118     2.513 r  nolabel_line52/num2/bit3/seg_OBUF[6]_inst_i_96/O
                         net (fo=5, routed)           0.847     3.360    nolabel_line52/num2/bit5/Carry_1
    SLICE_X39Y63         LUT5 (Prop_lut5_I2_O)        0.326     3.686 r  nolabel_line52/num2/bit5/led_OBUF[10]_inst_i_7/O
                         net (fo=5, routed)           0.701     4.388    nolabel_line52/num2/bit7/Carry_3
    SLICE_X38Y64         LUT5 (Prop_lut5_I2_O)        0.124     4.512 r  nolabel_line52/num2/bit7/led_OBUF[10]_inst_i_6/O
                         net (fo=5, routed)           0.434     4.946    nolabel_line52/num2/bit9/Carry_1
    SLICE_X36Y64         LUT5 (Prop_lut5_I2_O)        0.124     5.070 r  nolabel_line52/num2/bit9/led_OBUF[10]_inst_i_5/O
                         net (fo=5, routed)           0.674     5.744    nolabel_line52/num2/bit11/Carry_3
    SLICE_X36Y65         LUT5 (Prop_lut5_I2_O)        0.124     5.868 r  nolabel_line52/num2/bit11/led_OBUF[10]_inst_i_4/O
                         net (fo=3, routed)           0.656     6.525    nolabel_line52/num2/bit13/Carry_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I2_O)        0.124     6.649 r  nolabel_line52/num2/bit13/led_OBUF[10]_inst_i_3/O
                         net (fo=2, routed)           0.313     6.962    nolabel_line52/num2/bit13/Carry_3
    SLICE_X38Y66         LUT3 (Prop_lut3_I0_O)        0.124     7.086 r  nolabel_line52/num2/bit13/led_OBUF[10]_inst_i_2/O
                         net (fo=15, routed)          1.266     8.352    nolabel_line52/num2/bit13/is_negative_answer
    SLICE_X36Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  nolabel_line52/num2/bit13/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.354    11.830    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    15.355 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.355    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            nolabel_line52/num1/bit2/data_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.659ns  (logic 1.464ns (25.868%)  route 4.195ns (74.132%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=17, routed)          4.195     5.659    nolabel_line52/num1/bit2/sw_IBUF[0]
    SLICE_X39Y61         FDRE                                         r  nolabel_line52/num1/bit2/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line52/num2/bit1/data_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.530ns  (logic 1.461ns (26.424%)  route 4.069ns (73.576%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          4.069     5.530    nolabel_line52/num2/bit1/sw_IBUF[0]
    SLICE_X45Y60         FDRE                                         r  nolabel_line52/num2/bit1/data_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            nolabel_line52/num1/bit8/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.130ns  (logic 0.223ns (19.704%)  route 0.907ns (80.296%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=10, routed)          0.907     1.130    nolabel_line52/num1/bit8/sw_IBUF[0]
    SLICE_X45Y63         FDRE                                         r  nolabel_line52/num1/bit8/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            nolabel_line52/num2/bit10/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.163ns  (logic 0.226ns (19.434%)  route 0.937ns (80.566%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=10, routed)          0.937     1.163    nolabel_line52/num2/bit10/sw_IBUF[0]
    SLICE_X40Y63         FDRE                                         r  nolabel_line52/num2/bit10/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line52/num1/bit14/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.189ns  (logic 0.223ns (18.774%)  route 0.966ns (81.226%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=10, routed)          0.966     1.189    nolabel_line52/num1/bit14/sw_IBUF[0]
    SLICE_X43Y66         FDRE                                         r  nolabel_line52/num1/bit14/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            nolabel_line52/num1/bit11/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.192ns  (logic 0.232ns (19.448%)  route 0.960ns (80.552%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=10, routed)          0.960     1.192    nolabel_line52/num1/bit11/sw_IBUF[0]
    SLICE_X46Y64         FDRE                                         r  nolabel_line52/num1/bit11/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            nolabel_line52/num1/bit9/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.206ns  (logic 0.220ns (18.263%)  route 0.986ns (81.737%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=10, routed)          0.986     1.206    nolabel_line52/num1/bit9/sw_IBUF[0]
    SLICE_X45Y63         FDRE                                         r  nolabel_line52/num1/bit9/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            nolabel_line52/num2/bit8/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.248ns  (logic 0.223ns (17.838%)  route 1.025ns (82.162%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=10, routed)          1.025     1.248    nolabel_line52/num2/bit8/sw_IBUF[0]
    SLICE_X43Y63         FDRE                                         r  nolabel_line52/num2/bit8/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            nolabel_line52/num1/bit15/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.249ns  (logic 0.224ns (17.948%)  route 1.025ns (82.052%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=10, routed)          1.025     1.249    nolabel_line52/num1/bit15/sw_IBUF[0]
    SLICE_X41Y65         FDRE                                         r  nolabel_line52/num1/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            nolabel_line52/num2/bit14/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.295ns  (logic 0.223ns (17.237%)  route 1.072ns (82.763%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=10, routed)          1.072     1.295    nolabel_line52/num2/bit14/sw_IBUF[0]
    SLICE_X41Y66         FDRE                                         r  nolabel_line52/num2/bit14/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            nolabel_line52/num1/bit13/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.298ns  (logic 0.221ns (17.032%)  route 1.077ns (82.968%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          1.077     1.298    nolabel_line52/num1/bit13/sw_IBUF[0]
    SLICE_X42Y64         FDRE                                         r  nolabel_line52/num1/bit13/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            nolabel_line52/num2/bit11/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.306ns  (logic 0.232ns (17.746%)  route 1.074ns (82.254%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=10, routed)          1.074     1.306    nolabel_line52/num2/bit11/sw_IBUF[0]
    SLICE_X40Y63         FDRE                                         r  nolabel_line52/num2/bit11/data_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line20/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.229ns  (logic 4.456ns (36.442%)  route 7.772ns (63.558%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line20/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/code0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  nolabel_line20/get_answer_segs/nolabel_line29/code0/data_out_reg/Q
                         net (fo=44, routed)          1.583     7.113    nolabel_line52/opcode2/answer_select_code[0]
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.237 r  nolabel_line52/opcode2/seg_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.810     8.047    nolabel_line52/num2/bit5/seg_OBUF[5]_inst_i_3
    SLICE_X35Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.171 r  nolabel_line52/num2/bit5/seg_OBUF[5]_inst_i_12/O
                         net (fo=1, routed)           0.738     8.909    nolabel_line39/U3/DigitToOutput0_if_code2NOT[5]
    SLICE_X34Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.033 r  nolabel_line39/U3/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.627     9.660    nolabel_line39/U3/nolabel_line20/final_digit0[5]
    SLICE_X33Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.784 r  nolabel_line39/U3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.014    13.798    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.303 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.303    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.152ns  (logic 4.472ns (36.799%)  route 7.680ns (63.201%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line20/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=46, routed)          1.615     7.144    nolabel_line52/opcode2/answer_select_code[1]
    SLICE_X38Y62         LUT6 (Prop_lut6_I4_O)        0.124     7.268 r  nolabel_line52/opcode2/seg_OBUF[4]_inst_i_21/O
                         net (fo=1, routed)           0.414     7.682    nolabel_line52/num2/bit5/seg_OBUF[4]_inst_i_3
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.806 r  nolabel_line52/num2/bit5/seg_OBUF[4]_inst_i_11/O
                         net (fo=1, routed)           0.952     8.758    nolabel_line39/U3/DigitToOutput0_if_code2NOT[4]
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.882 r  nolabel_line39/U3/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.800     9.683    nolabel_line39/U3/nolabel_line20/final_digit0[4]
    SLICE_X31Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.807 r  nolabel_line39/U3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.899    13.706    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.226 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.226    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/get_answer_segs/nolabel_line29/code0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.128ns  (logic 4.463ns (36.796%)  route 7.666ns (63.204%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line20/get_answer_segs/nolabel_line29/code0/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/code0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  nolabel_line20/get_answer_segs/nolabel_line29/code0/data_out_reg/Q
                         net (fo=44, routed)          1.648     7.178    nolabel_line52/num1/bit7/answer_select_code[0]
    SLICE_X34Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.302 r  nolabel_line52/num1/bit7/seg_OBUF[0]_inst_i_26/O
                         net (fo=1, routed)           0.802     8.104    nolabel_line52/num1/bit7/seg_OBUF[0]_inst_i_26_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  nolabel_line52/num1/bit7/seg_OBUF[0]_inst_i_14/O
                         net (fo=1, routed)           0.585     8.812    nolabel_line39/U3/DigitToOutput3_if_code2NOT[0]
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.936 r  nolabel_line39/U3/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.971     9.907    nolabel_line39/U3/nolabel_line20/final_digit3[0]
    SLICE_X34Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.031 r  nolabel_line39/U3/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.660    13.692    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.202 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.202    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line39/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.984ns  (logic 4.426ns (36.928%)  route 7.559ns (63.072%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line39/U3/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  nolabel_line39/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  nolabel_line39/U3/data_out_reg/Q
                         net (fo=53, routed)          2.119     7.710    nolabel_line39/U3/data_out_reg_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.834 r  nolabel_line39/U3/seg_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.647     8.482    nolabel_line39/U3/seg_OBUF[3]_inst_i_15_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.606 r  nolabel_line39/U3/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.948     9.553    nolabel_line39/U3/nolabel_line20/final_digit2[3]
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  nolabel_line39/U3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.845    13.523    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.058 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.058    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.886ns  (logic 4.481ns (37.701%)  route 7.405ns (62.299%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line20/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=46, routed)          1.596     7.125    nolabel_line52/opcode2/answer_select_code[1]
    SLICE_X38Y62         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  nolabel_line52/opcode2/seg_OBUF[1]_inst_i_22/O
                         net (fo=1, routed)           0.718     7.968    nolabel_line52/num2/bit5/seg_OBUF[1]_inst_i_3
    SLICE_X35Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.092 r  nolabel_line52/num2/bit5/seg_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.813     8.905    nolabel_line39/U3/DigitToOutput0_if_code2NOT[1]
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.029 r  nolabel_line39/U3/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.433     9.462    nolabel_line39/U3/nolabel_line20/final_digit0[1]
    SLICE_X33Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.586 r  nolabel_line39/U3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.845    13.431    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.960 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.960    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.832ns  (logic 4.359ns (36.846%)  route 7.472ns (63.154%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line20/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=46, routed)          1.663     7.193    nolabel_line52/num1/bit7/answer_select_code[1]
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.317 r  nolabel_line52/num1/bit7/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.651     7.968    nolabel_line39/U3/DigitToOutput3_if_code2NOT[6]
    SLICE_X30Y61         LUT6 (Prop_lut6_I3_O)        0.124     8.092 r  nolabel_line39/U3/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           1.114     9.206    nolabel_line39/U3/nolabel_line20/final_digit3[6]
    SLICE_X33Y59         LUT6 (Prop_lut6_I2_O)        0.124     9.330 r  nolabel_line39/U3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.044    13.374    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.905 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.905    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line39/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.776ns  (logic 4.425ns (37.577%)  route 7.351ns (62.423%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line39/U3/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  nolabel_line39/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  nolabel_line39/U3/data_out_reg/Q
                         net (fo=53, routed)          1.706     7.298    nolabel_line39/U3/data_out_reg_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.422 r  nolabel_line39/U3/seg_OBUF[2]_inst_i_15/O
                         net (fo=1, routed)           0.978     8.400    nolabel_line39/U3/seg_OBUF[2]_inst_i_15_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.524 r  nolabel_line39/U3/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.801     9.324    nolabel_line39/U3/nolabel_line20/final_digit2[2]
    SLICE_X32Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.448 r  nolabel_line39/U3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.867    13.315    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.850 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.850    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line39/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.350ns  (logic 4.391ns (46.968%)  route 4.958ns (53.032%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line39/U4/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  nolabel_line39/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line39/U4/data_out_reg/Q
                         net (fo=25, routed)          1.050     6.642    nolabel_line39/U3/data_out_reg_2
    SLICE_X35Y60         LUT2 (Prop_lut2_I1_O)        0.150     6.792 r  nolabel_line39/U3/led_OBUF[15]_inst_i_1/O
                         net (fo=17, routed)          3.909    10.700    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.723    14.424 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.424    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/get_answer_segs/nolabel_line29/code2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.313ns  (logic 4.081ns (43.819%)  route 5.232ns (56.181%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line20/get_answer_segs/nolabel_line29/code2/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/code2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  nolabel_line20/get_answer_segs/nolabel_line29/code2/data_out_reg/Q
                         net (fo=46, routed)          1.526     7.056    nolabel_line39/U4/answer_select_code[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I0_O)        0.124     7.180 r  nolabel_line39/U4/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.706    10.886    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.386 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.386    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.222ns  (logic 4.094ns (44.397%)  route 5.128ns (55.603%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    nolabel_line20/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=46, routed)          1.553     7.083    nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg_0
    SLICE_X29Y44         LUT4 (Prop_lut4_I0_O)        0.124     7.207 r  nolabel_line20/get_answer_segs/nolabel_line29/code1/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.575    10.782    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    14.296 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.296    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line39/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.406ns (56.318%)  route 1.091ns (43.682%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line39/U3/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  nolabel_line39/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line39/U3/data_out_reg/Q
                         net (fo=53, routed)          0.344     1.953    led_OBUF[14]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.979 r  led_OBUF_BUFG[14]_inst/O
                         net (fo=17, routed)          0.746     2.725    led_OBUF_BUFG[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.942 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.942    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line39/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.505ns (56.935%)  route 1.138ns (43.065%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line39/U3/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  nolabel_line39/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line39/U3/data_out_reg/Q
                         net (fo=53, routed)          0.415     2.023    nolabel_line39/U4/led[1]
    SLICE_X29Y44         LUT4 (Prop_lut4_I1_O)        0.048     2.071 r  nolabel_line39/U4/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.723     2.794    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     4.087 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.087    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.496ns (54.130%)  route 1.268ns (45.870%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line20/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  nolabel_line20/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=13, routed)          0.188     1.760    nolabel_line20/set_cathode_anode/anode_clock1/bit18/data_out_reg_1
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.099     1.859 r  nolabel_line20/set_cathode_anode/anode_clock1/bit18/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.080     2.939    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.269     4.208 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.208    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.427ns (51.211%)  route 1.360ns (48.789%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line20/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  nolabel_line20/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=13, routed)          0.188     1.760    nolabel_line20/set_cathode_anode/anode_clock1/bit18/data_out_reg_1
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.099     1.859 r  nolabel_line20/set_cathode_anode/anode_clock1/bit18/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.172     3.031    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.231 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.231    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.834ns  (logic 1.464ns (51.665%)  route 1.370ns (48.335%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line20/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=46, routed)          0.413     1.998    nolabel_line20/get_answer_segs/nolabel_line29/code2/data_out_reg_3
    SLICE_X30Y44         LUT5 (Prop_lut5_I1_O)        0.048     2.046 r  nolabel_line20/get_answer_segs/nolabel_line29/code2/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.957     3.003    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.275     4.278 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.278    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line39/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.417ns (49.726%)  route 1.433ns (50.274%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line39/U3/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  nolabel_line39/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line39/U3/data_out_reg/Q
                         net (fo=53, routed)          0.366     1.974    nolabel_line39/U3/data_out_reg_0
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.045     2.019 r  nolabel_line39/U3/led_OBUF[13]_inst_i_1/O
                         net (fo=27, routed)          1.067     3.086    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     4.295 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.295    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.475ns (51.039%)  route 1.415ns (48.961%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line20/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  nolabel_line20/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=12, routed)          0.244     1.830    nolabel_line20/set_cathode_anode/anode_clock1/bit17/an[2]
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.043     1.873 r  nolabel_line20/set_cathode_anode/anode_clock1/bit17/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.171     3.043    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.291     4.334 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.334    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.894ns  (logic 1.502ns (51.909%)  route 1.392ns (48.091%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line20/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  nolabel_line20/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  nolabel_line20/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=13, routed)          0.270     1.843    nolabel_line20/set_cathode_anode/anode_clock1/bit18/data_out_reg_1
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.096     1.939 r  nolabel_line20/set_cathode_anode/anode_clock1/bit18/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.121     3.060    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     4.339 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.339    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.979ns  (logic 1.465ns (49.165%)  route 1.514ns (50.835%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line20/get_answer_segs/nolabel_line29/code1/clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line20/get_answer_segs/nolabel_line29/code1/data_out_reg/Q
                         net (fo=46, routed)          0.409     1.994    nolabel_line20/get_answer_segs/nolabel_line29/code0/led[6]
    SLICE_X30Y44         LUT5 (Prop_lut5_I1_O)        0.048     2.042 r  nolabel_line20/get_answer_segs/nolabel_line29/code0/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.106     3.148    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.276     4.423 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.423    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line39/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.026ns  (logic 1.490ns (49.243%)  route 1.536ns (50.757%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    nolabel_line39/U3/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  nolabel_line39/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line39/U3/data_out_reg/Q
                         net (fo=53, routed)          0.416     2.024    nolabel_line39/U4/led[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.049     2.073 r  nolabel_line39/U4/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.120     3.193    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.277     4.470 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.470    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.967ns  (logic 1.578ns (31.763%)  route 3.389ns (68.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.389     4.843    nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/btnU_IBUF
    SLICE_X32Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.967 r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     4.967    nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/p_0_in
    SLICE_X32Y55         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435     4.776    nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 1.565ns (35.114%)  route 2.892ns (64.886%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.892     4.334    nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/btnC_IBUF
    SLICE_X28Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.458 r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     4.458    nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1_n_0
    SLICE_X28Y50         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.438     4.779    nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            nolabel_line39/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.397ns  (logic 1.575ns (35.823%)  route 2.822ns (64.177%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.822     4.273    nolabel_line39/debouncer2/btnR_IBUF
    SLICE_X28Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.397 r  nolabel_line39/debouncer2/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     4.397    nolabel_line39/debouncer2/PB_sync_0_i_1__3_n_0
    SLICE_X28Y47         FDRE                                         r  nolabel_line39/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.448     4.789    nolabel_line39/debouncer2/clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  nolabel_line39/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line39/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.392ns  (logic 1.575ns (35.867%)  route 2.817ns (64.133%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.817     4.268    nolabel_line39/debouncer1/btnL_IBUF
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.392 r  nolabel_line39/debouncer1/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     4.392    nolabel_line39/debouncer1/p_0_in
    SLICE_X34Y44         FDRE                                         r  nolabel_line39/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.444     4.785    nolabel_line39/debouncer1/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  nolabel_line39/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.263ns  (logic 1.576ns (36.982%)  route 2.686ns (63.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.686     4.139    nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/btnD_IBUF
    SLICE_X28Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.263 r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     4.263    nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0_n_0
    SLICE_X28Y50         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.438     4.779    nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            nolabel_line39/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.264ns (17.393%)  route 1.256ns (82.607%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.256     1.475    nolabel_line39/debouncer1/btnL_IBUF
    SLICE_X34Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.520 r  nolabel_line39/debouncer1/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     1.520    nolabel_line39/debouncer1/p_0_in
    SLICE_X34Y44         FDRE                                         r  nolabel_line39/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    nolabel_line39/debouncer1/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  nolabel_line39/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.266ns (17.392%)  route 1.261ns (82.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.261     1.482    nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/btnD_IBUF
    SLICE_X28Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.527 r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     1.527    nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_i_1__0_n_0
    SLICE_X28Y50         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            nolabel_line39/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.264ns (17.237%)  route 1.269ns (82.763%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.269     1.488    nolabel_line39/debouncer2/btnR_IBUF
    SLICE_X28Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.533 r  nolabel_line39/debouncer2/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     1.533    nolabel_line39/debouncer2/PB_sync_0_i_1__3_n_0
    SLICE_X28Y47         FDRE                                         r  nolabel_line39/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.834     1.961    nolabel_line39/debouncer2/clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  nolabel_line39/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.255ns (16.326%)  route 1.304ns (83.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.304     1.514    nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/btnC_IBUF
    SLICE_X28Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.559 r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     1.559    nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_i_1__1_n_0
    SLICE_X28Y50         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer3/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.778ns  (logic 0.267ns (15.007%)  route 1.511ns (84.993%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.511     1.733    nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/btnU_IBUF
    SLICE_X32Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.778 r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     1.778    nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/p_0_in
    SLICE_X32Y55         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.957    nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  nolabel_line20/get_answer_segs/nolabel_line29/debouncer1/PB_sync_0_reg/C





