Logic and parallel adder implementation