Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform.qsys --block-symbol-file --output-directory=/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading LED_Blink/platform.qsys
Progress: Reading input file
Progress: Parameterizing module clock_in
Progress: Parameterizing module emif_cal_0
Progress: Parameterizing module emif_fm_0
Progress: Parameterizing module reset_in
Progress: Parameterizing module uart_to_serializedtl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform.qsys --synthesis=VERILOG --output-directory=/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading LED_Blink/platform.qsys
Progress: Reading input file
Progress: Parameterizing module clock_in
Progress: Parameterizing module emif_cal_0
Progress: Parameterizing module emif_fm_0
Progress: Parameterizing module reset_in
Progress: Parameterizing module uart_to_serializedtl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: platform: "Transforming system: platform"
Info: Interconnect is inserted between master uart_to_serializedtl_0.altera_axi4_master and slave emif_fm_0.ctrl_amm_0 because the master is of type axi4 and the slave is of type avalon.
Info: Interconnect is inserted between master uart_to_serializedtl_0.altera_axi4_master and slave emif_fm_0.ctrl_amm_0 because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: platform: "Naming system components in system: platform"
Info: platform: "Processing generation queue"
Info: platform: "Generating: platform"
Info: platform: "Generating: platform_clock_in"
Info: platform: "Generating: DDR4_Cal"
Info: platform: "Generating: DDR4"
Info: platform: "Generating: platform_reset_in"
Info: platform: "Generating: platform_uart_to_serializedtl_0"
Info: platform: "Generating: platform_altera_mm_interconnect_1920_7w4kisa"
Info: platform: "Generating: altera_reset_controller"
Info: platform: "Generating: platform_altera_merlin_axi_translator_1921_uetfduq"
Info: platform: "Generating: platform_altera_merlin_slave_translator_191_x56fcki"
Info: platform: "Generating: platform_altera_merlin_axi_master_ni_1941_dfsyzvi"
Info: platform: "Generating: platform_altera_merlin_slave_agent_191_ncfkfri"
Info: platform: "Generating: platform_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: platform: "Generating: platform_altera_merlin_router_1921_nc4vkqa"
Info: platform: "Generating: platform_altera_merlin_router_1921_egixoeq"
Info: platform: "Generating: platform_altera_merlin_burst_adapter_1923_fuuwcvi"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: platform: "Generating: platform_altera_merlin_demultiplexer_1921_kdgzzxi"
Info: platform: "Generating: platform_altera_merlin_multiplexer_1921_pldtn5q"
Info: platform: "Generating: platform_altera_merlin_demultiplexer_1921_rnim2nq"
Info: platform: "Generating: platform_altera_merlin_multiplexer_1921_zj6nlqi"
Info: platform: "Generating: platform_altera_merlin_width_adapter_1920_igatw7i"
Info: platform: "Generating: platform_altera_merlin_width_adapter_1920_zdnrufi"
Info: platform: "Generating: platform_hs_clk_xer_1932_4earurq"
Info: platform: "Generating: platform_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_c5lj74y"
Info: platform: "Generating: platform_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: platform: Done "platform" with 25 modules, 43 files
Info: Finished: Create HDL design files for synthesis
