$date
	Tue Jul 01 23:12:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module demux_tb $end
$var wire 100 ! out2 [99:0] $end
$var wire 100 " out1 [99:0] $end
$var reg 1 # control $end
$var reg 100 $ data_in [99:0] $end
$scope module uut $end
$var wire 1 # control $end
$var wire 100 % data_in [99:0] $end
$var wire 100 & out2 [99:0] $end
$var wire 100 ' out1 [99:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10010000101010011010100100100 '
b0 &
b10010000101010011010100100100 %
b10010000101010011010100100100 $
0#
b10010000101010011010100100100 "
b0 !
$end
#10
b1111111111111111111111111111111111111111111111111111111111111111111111000000100010010101111010000001 !
b1111111111111111111111111111111111111111111111111111111111111111111111000000100010010101111010000001 &
b0 "
b0 '
1#
b1111111111111111111111111111111111111111111111111111111111111111111111000000100010010101111010000001 $
b1111111111111111111111111111111111111111111111111111111111111111111111000000100010010101111010000001 %
#20
