#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 15 07:12:22 2021
# Process ID: 18020
# Current directory: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1356 C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw4\DLIC_2020_hw4.xpr
# Log file: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw4/vivado.log
# Journal file: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw4/DLIC_2020_hw4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/micha/DLIC_2020_hw4' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/micha/Documents/Vivado_ws/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'; using path 'C:/Users/micha/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw4_Mul16/DLIC_2020_hw4_Mul16.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 909.016 ; gain = 238.734
update_compile_order -fileset sources_1
open_bd_design {C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw4/DLIC_2020_hw4.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:mul16:1.0 - mul16_0
Successfully read diagram <design_1> from BD file <C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw4/DLIC_2020_hw4.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.605 ; gain = 65.484
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Jul 15 07:15:19 2021] Launched synth_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw4/DLIC_2020_hw4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Jul 15 07:16:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw4/DLIC_2020_hw4.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 15 07:18:26 2021] Launched impl_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw4/DLIC_2020_hw4.runs/impl_1/runme.log
write_bd_tcl -force C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw4/hw4.tcl
INFO: [BD 5-148] Tcl file written out <C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw4/hw4.tcl>.

file copy -force C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw4/DLIC_2020_hw4.runs/impl_1/design_1_wrapper.bit C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw4/hw4.bit
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 15 07:23:13 2021...
