mvn r2, r3
tst r0, r1
mvnge r2, r1
add r3, r2, r2
add r2, r1, r3, lsr 14
bic r0, r2, r1
