// Seed: 1085679518
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  type_9(
      1, (1), id_1
  );
  type_0 id_3 (
      .id_0(id_0),
      .id_1(id_2),
      .id_2(~""),
      .id_3(1)
  );
  assign id_2 = id_0;
  type_10(
      id_1, 1
  );
  assign id_3 = id_3;
  logic   id_4;
  logic   id_5;
  logic   id_6;
  type_14 id_7;
  assign id_7 = id_3;
endmodule
