

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-3860d9b353b66e89e1a9ca14f6569fffcf247a15_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      2 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
02d27ce0caecdd8a7dcb0734436fb47b  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/stencil/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/stencil/main
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/stencil/main "
Parsing file _cuobjdump_complete_output_jvolXi
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x401496, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x170 (_2.ptx:82) @!%p13 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_2.ptx:104) mov.f32 %f64, %f69;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x178 (_2.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_2.ptx:86) mad.lo.s32 %r33, %r3, %r6, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (_2.ptx:109) @!%p16 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_2.ptx:130) mov.f32 %f67, %f68;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x230 (_2.ptx:110) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_2.ptx:113) mad.lo.s32 %r58, %r3, %r6, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_2.ptx:134) @%p17 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x300 (_2.ptx:143) @!%p13 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x308 (_2.ptx:144) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_2.ptx:147) add.s32 %r75, %r273, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x350 (_2.ptx:157) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (_2.ptx:160) add.s32 %r89, %r13, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x368 (_2.ptx:162) @%p21 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_2.ptx:163) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8 (_2.ptx:176) shl.b32 %r92, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_2.ptx:173) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_2.ptx:185) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3f8 (_2.ptx:186) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_2.ptx:199) shl.b32 %r111, %r11, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x438 (_2.ptx:196) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x478 (_2.ptx:208) @%p23 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x480 (_2.ptx:209) bra.uni BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_2.ptx:222) shl.b32 %r129, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4c0 (_2.ptx:219) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x598 (_2.ptx:252) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (_2.ptx:255) add.s32 %r168, %r273, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_2.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5e0 (_2.ptx:265) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_2.ptx:268) add.s32 %r183, %r13, -1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5f8 (_2.ptx:270) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x600 (_2.ptx:271) bra.uni BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_2.ptx:284) shl.b32 %r186, %r11, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x640 (_2.ptx:281) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x680 (_2.ptx:293) @%p28 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x688 (_2.ptx:294) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (_2.ptx:307) shl.b32 %r207, %r11, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6c8 (_2.ptx:304) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x718 (_2.ptx:318) @%p29 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x720 (_2.ptx:319) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_2.ptx:332) mad.lo.s32 %r235, %r228, %r15, %r19;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x760 (_2.ptx:329) bra.uni BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x860 (_2.ptx:367) @%p30 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_1.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_tMoFt5"
Running: cat _ptx_tMoFt5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_yFv2ZR
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_yFv2ZR --output-file  /dev/null 2> _ptx_tMoFt5info"
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=20, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_tMoFt5 _ptx2_yFv2ZR _ptx_tMoFt5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 673176
gpu_sim_insn = 28848876
gpu_ipc =      42.8549
gpu_tot_sim_cycle = 895326
gpu_tot_sim_insn = 28848876
gpu_tot_ipc =      32.2216
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 9997
partiton_reqs_in_parallel = 14809822
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =      16.5413
partiton_reqs_in_parallel_util = 14809822
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 673176
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 47008
partiton_replys_in_parallel_total    = 0
L2_BW  =       6.6188 GB/Sec
L2_BW_total  =       4.9765 GB/Sec
gpu_total_sim_rate=21971

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 579228
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.9107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 576046
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 579228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4828, 4641, 4648, 4826, 4827, 4639, 4648, 4821, 
gpgpu_n_tot_thrd_icount = 33319424
gpgpu_n_tot_w_icount = 1041232
gpgpu_n_stall_shd_mem = 54853
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31384
gpgpu_n_mem_write_global = 15120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 766208
gpgpu_n_store_insn = 476280
gpgpu_n_shmem_insn = 3155288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53409
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29270	W0_Idle:680487	W0_Scoreboard:36099605	W1:60480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:408180	W32:572572
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 251072 {8:31384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2056320 {136:15120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3542464 {40:7560,136:23824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120960 {8:15120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 7112 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 895325 
mrq_lat_table:6917 	2338 	1955 	3319 	3859 	5827 	4669 	7566 	10192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19644 	3396 	0 	0 	2 	188 	15618 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21724 	29 	23 	0 	1740 	0 	0 	0 	0 	2 	188 	15618 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22847 	8244 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	158 	0 	1 	0 	2 	5 	101 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]: 23.583334 23.500000 22.666666 22.666666 22.727272 22.727272 22.727272 22.727272 22.363636 22.363636 20.166666 20.166666 24.000000 24.000000 22.230770 22.230770 
dram[1]: 23.500000 23.500000 22.166666 22.166666 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 20.642857 24.000000 
dram[2]: 24.000000 24.000000 22.166666 22.166666 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 23.500000 23.500000 
dram[3]: 24.000000 24.000000 22.166666 22.166666 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 23.500000 23.500000 
dram[4]: 24.000000 24.000000 22.166666 22.166666 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 21.769230 21.769230 
dram[5]: 23.500000 23.500000 22.500000 22.500000 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 21.769230 21.769230 
dram[6]: 23.500000 23.500000 22.500000 22.500000 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 20.250000 20.250000 23.500000 23.500000 20.642857 22.230770 
dram[7]: 23.500000 23.500000 22.500000 22.500000 22.909090 22.909090 23.272728 23.272728 22.000000 22.000000 20.750000 20.750000 23.500000 23.500000 20.642857 20.642857 
dram[8]: 23.500000 23.500000 22.500000 22.500000 22.727272 22.727272 23.272728 23.272728 22.000000 22.000000 20.750000 20.750000 23.500000 23.500000 20.642857 20.642857 
dram[9]: 24.000000 24.000000 22.500000 22.500000 22.727272 22.727272 23.272728 23.272728 21.909090 21.909090 20.750000 20.750000 23.500000 23.500000 21.769230 20.214285 
dram[10]: 24.000000 24.000000 22.500000 22.500000 22.727272 22.727272 23.272728 23.272728 21.909090 21.909090 20.416666 20.416666 24.000000 24.000000 21.769230 21.769230 
average row locality = 46642/2070 = 22.532368
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       189       184       184       173       173       173       173       166       166       162       162       192       192       193       193 
dram[1]:       189       189       181       181       176       176       173       173       166       166       163       163       192       192       193       192 
dram[2]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[3]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[4]:       192       192       181       181       174       174       176       176       166       166       163       163       192       192       190       190 
dram[5]:       189       189       183       183       174       174       176       176       166       166       163       163       192       192       190       190 
dram[6]:       189       189       183       183       174       174       176       176       166       166       163       163       189       189       193       193 
dram[7]:       189       189       183       183       174       174       176       176       164       164       166       166       189       189       193       193 
dram[8]:       189       189       183       183       173       173       176       176       164       164       166       166       189       189       193       193 
dram[9]:       192       192       183       183       173       173       176       176       163       163       166       166       189       189       190       190 
dram[10]:       192       192       183       183       173       173       176       176       163       163       164       164       192       192       190       190 
total reads: 31522
bank skew: 193/162 = 1.19
chip skew: 2868/2864 = 1.00
number of total write accesses:
dram[0]:        93        93        88        88        77        77        77        77        80        80        80        80        96        96        96        96 
dram[1]:        93        93        85        85        80        80        77        77        80        80        80        80        96        96        96        96 
dram[2]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[3]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[4]:        96        96        85        85        78        78        80        80        80        80        80        80        96        96        93        93 
dram[5]:        93        93        87        87        78        78        80        80        80        80        80        80        96        96        93        93 
dram[6]:        93        93        87        87        78        78        80        80        80        80        80        80        93        93        96        96 
dram[7]:        93        93        87        87        78        78        80        80        78        78        83        83        93        93        96        96 
dram[8]:        93        93        87        87        77        77        80        80        78        78        83        83        93        93        96        96 
dram[9]:        96        96        87        87        77        77        80        80        78        78        83        83        93        93        93        93 
dram[10]:        96        96        87        87        77        77        80        80        78        78        81        81        96        96        93        93 
total reads: 15120
bank skew: 96/77 = 1.25
chip skew: 1376/1374 = 1.00
average mf latency per bank:
dram[0]:      10563      3758     10418      3484     11233      3572     11422      3566     10876      3499     10654      3705      9871      3523     10196      3548
dram[1]:      10676      3760     10528      3673     11102      3372     11422      3565     10877      3500     10542      3687      9873      3523     10196      3561
dram[2]:      10568      3575     10526      3675     11102      3372     11368      3572     10876      3498     10541      3692      9946      3522     10334      3675
dram[3]:      10500      3572     10526      3675     11101      3372     11369      3569     10934      3499     10540      3767      9966      3524     10333      3676
dram[4]:      10498      3575     10527      3675     11276      3588     11232      3368     10934      3499     10537      3771      9893      3525     10314      3664
dram[5]:      10681      3684     10455      3471     11276      3588     11235      3367     10874      3495     10542      3770      9890      3526     10314      3666
dram[6]:      10681      3686     10454      3470     11189      3589     11233      3365     10874      3496     10597      3775      9984      3706     10243      3555
dram[7]:      10558      3705     10455      3471     11187      3589     11318      3370     10963      3724     10476      3559      9983      3705     10249      3552
dram[8]:      10557      3707     10532      3469     11234      3534     11315      3368     10963      3724     10418      3559      9982      3704     10233      3556
dram[9]:      10450      3576     10516      3470     11234      3533     11230      3367     10922      3655     10419      3558      9983      3704     10383      3737
dram[10]:      10452      3574     10439      3467     11272      3569     11229      3367     10920      3656     10589      3701      9889      3522     10382      3732
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249988 n_nop=1232670 n_act=189 n_pre=173 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.02713
n_activity=47526 dram_eff=0.7135
bk0: 760a 1242856i bk1: 756a 1242802i bk2: 736a 1242935i bk3: 736a 1243104i bk4: 692a 1243417i bk5: 692a 1243648i bk6: 692a 1243562i bk7: 692a 1243294i bk8: 664a 1243532i bk9: 664a 1243841i bk10: 648a 1243208i bk11: 648a 1243367i bk12: 768a 1242424i bk13: 768a 1242477i bk14: 772a 1242366i bk15: 772a 1242605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.787171
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249988 n_nop=1232672 n_act=188 n_pre=172 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.02713
n_activity=47357 dram_eff=0.7161
bk0: 756a 1242869i bk1: 756a 1242691i bk2: 724a 1243121i bk3: 724a 1242983i bk4: 704a 1243143i bk5: 704a 1243448i bk6: 692a 1243467i bk7: 692a 1243161i bk8: 664a 1243519i bk9: 664a 1243724i bk10: 652a 1243347i bk11: 652a 1243638i bk12: 768a 1242459i bk13: 768a 1242490i bk14: 772a 1242457i bk15: 768a 1242649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.782012
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249988 n_nop=1232680 n_act=186 n_pre=170 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.02712
n_activity=47399 dram_eff=0.7153
bk0: 768a 1242673i bk1: 768a 1242610i bk2: 724a 1243184i bk3: 724a 1242943i bk4: 704a 1243196i bk5: 704a 1243543i bk6: 692a 1243643i bk7: 692a 1243553i bk8: 664a 1243593i bk9: 664a 1243849i bk10: 652a 1243319i bk11: 652a 1243668i bk12: 768a 1242404i bk13: 768a 1242471i bk14: 756a 1242636i bk15: 756a 1242684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.783168
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249988 n_nop=1232680 n_act=186 n_pre=170 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.02712
n_activity=47399 dram_eff=0.7153
bk0: 768a 1242652i bk1: 768a 1242441i bk2: 724a 1243148i bk3: 724a 1243194i bk4: 704a 1243194i bk5: 704a 1243510i bk6: 692a 1243537i bk7: 692a 1243586i bk8: 664a 1243570i bk9: 664a 1243830i bk10: 652a 1243497i bk11: 652a 1243380i bk12: 768a 1242443i bk13: 768a 1242450i bk14: 756a 1242632i bk15: 756a 1242536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.778653
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249988 n_nop=1232652 n_act=188 n_pre=172 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.02716
n_activity=47412 dram_eff=0.7161
bk0: 768a 1242661i bk1: 768a 1242556i bk2: 724a 1243183i bk3: 724a 1243167i bk4: 696a 1243233i bk5: 696a 1243219i bk6: 704a 1243469i bk7: 704a 1243411i bk8: 664a 1243518i bk9: 664a 1243803i bk10: 652a 1243378i bk11: 652a 1243470i bk12: 768a 1242366i bk13: 768a 1242529i bk14: 760a 1242626i bk15: 760a 1242786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.782984
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03e9480, atomic=0 1 entries : 0x7ffa39155280 :  mf: uid=644064, sid09:w06, part=5, addr=0xc03e9480, load , size=128, unknown  status = IN_PARTITION_DRAM (895325), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249988 n_nop=1232668 n_act=188 n_pre=172 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.02714
n_activity=47473 dram_eff=0.7145
bk0: 756a 1242849i bk1: 756a 1242533i bk2: 732a 1242983i bk3: 732a 1243115i bk4: 696a 1243252i bk5: 696a 1243200i bk6: 704a 1243341i bk7: 704a 1243412i bk8: 664a 1243575i bk9: 664a 1243827i bk10: 652a 1243448i bk11: 652a 1243748i bk12: 768a 1242488i bk13: 768a 1242530i bk14: 760a 1242592i bk15: 760a 1242740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.783378
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc03e8a80, atomic=0 1 entries : 0x7ffa30037200 :  mf: uid=644044, sid07:w05, part=6, addr=0xc03e8a80, load , size=128, unknown  status = IN_PARTITION_DRAM (895324), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249988 n_nop=1232666 n_act=189 n_pre=173 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.02714
n_activity=47522 dram_eff=0.7138
bk0: 756a 1242880i bk1: 756a 1242588i bk2: 732a 1243050i bk3: 732a 1243155i bk4: 696a 1243267i bk5: 696a 1243503i bk6: 704a 1243392i bk7: 704a 1243360i bk8: 664a 1243540i bk9: 664a 1243895i bk10: 652a 1243418i bk11: 652a 1243611i bk12: 756a 1242594i bk13: 756a 1242382i bk14: 772a 1242416i bk15: 772a 1242557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.779807
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03e9680, atomic=0 1 entries : 0x7ffa38af54c0 :  mf: uid=644057, sid09:w07, part=7, addr=0xc03e9680, load , size=128, unknown  status = IN_PARTITION_DRAM (895325), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249988 n_nop=1232650 n_act=190 n_pre=174 n_req=4244 n_rd=11470 n_write=5504 bw_util=0.02716
n_activity=47491 dram_eff=0.7148
bk0: 756a 1242867i bk1: 754a 1242712i bk2: 732a 1242969i bk3: 732a 1243134i bk4: 696a 1243259i bk5: 696a 1243518i bk6: 704a 1243271i bk7: 704a 1243353i bk8: 656a 1243641i bk9: 656a 1243637i bk10: 664a 1243343i bk11: 664a 1243574i bk12: 756a 1242606i bk13: 756a 1242366i bk14: 772a 1242256i bk15: 772a 1242537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.782101
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc03ead80, atomic=0 1 entries : 0x7ffa3af98950 :  mf: uid=644058, sid16:w06, part=8, addr=0xc03ead80, load , size=128, unknown  status = IN_PARTITION_DRAM (895325), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249988 n_nop=1232664 n_act=190 n_pre=174 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.02714
n_activity=47436 dram_eff=0.7151
bk0: 756a 1242765i bk1: 756a 1242791i bk2: 732a 1242971i bk3: 732a 1243151i bk4: 692a 1243414i bk5: 692a 1243367i bk6: 704a 1243245i bk7: 704a 1243305i bk8: 656a 1243666i bk9: 656a 1243547i bk10: 664a 1243279i bk11: 664a 1243454i bk12: 756a 1242615i bk13: 756a 1242635i bk14: 772a 1242323i bk15: 772a 1242499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777847
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ea380, atomic=0 1 entries : 0x7ffa50c77c80 :  mf: uid=644026, sid14:w05, part=9, addr=0xc03ea380, load , size=128, unknown  status = IN_PARTITION_DRAM (895324), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249988 n_nop=1232674 n_act=189 n_pre=173 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.02712
n_activity=47532 dram_eff=0.7133
bk0: 768a 1242734i bk1: 768a 1242608i bk2: 732a 1243103i bk3: 732a 1243192i bk4: 692a 1243477i bk5: 692a 1243349i bk6: 704a 1243314i bk7: 704a 1243354i bk8: 652a 1243672i bk9: 652a 1243935i bk10: 664a 1243284i bk11: 664a 1243507i bk12: 756a 1242523i bk13: 756a 1242663i bk14: 760a 1242415i bk15: 760a 1242235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.782814
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc03e9980, atomic=0 1 entries : 0x7ffa381adc70 :  mf: uid=644068, sid12:w04, part=10, addr=0xc03e9980, load , size=128, unknown  status = IN_PARTITION_DRAM (895325), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249988 n_nop=1232660 n_act=188 n_pre=172 n_req=4242 n_rd=11464 n_write=5504 bw_util=0.02715
n_activity=47575 dram_eff=0.7133
bk0: 768a 1242650i bk1: 768a 1242507i bk2: 732a 1242972i bk3: 732a 1243204i bk4: 692a 1243441i bk5: 692a 1243645i bk6: 704a 1243332i bk7: 704a 1243417i bk8: 652a 1243736i bk9: 652a 1243920i bk10: 656a 1243310i bk11: 656a 1243466i bk12: 768a 1242385i bk13: 768a 1242481i bk14: 760a 1242362i bk15: 760a 1242303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.782095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2169, Miss = 1433, Miss_rate = 0.661, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[1]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 2114, Miss = 1432, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2113, Miss = 1432, Miss_rate = 0.678, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 2112, Miss = 1432, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2142, Miss = 1434, Miss_rate = 0.669, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[9]: Access = 2143, Miss = 1434, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[10]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[11]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[12]: Access = 2140, Miss = 1433, Miss_rate = 0.670, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[13]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[14]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[15]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[16]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[17]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[18]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[19]: Access = 2141, Miss = 1432, Miss_rate = 0.669, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 47008
L2_total_cache_misses = 31522
L2_total_cache_miss_rate = 0.6706
L2_total_cache_pending_hits = 370
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=151824
icnt_total_pkts_simt_to_mem=107488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.3707
	minimum = 6
	maximum = 92
Network latency average = 11.7755
	minimum = 6
	maximum = 75
Slowest packet = 27
Flit latency average = 10.7665
	minimum = 6
	maximum = 71
Slowest flit = 16308
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00139661
	minimum = 0.0011067 (at node 0)
	maximum = 0.00165336 (at node 3)
Accepted packet rate average = 0.00139661
	minimum = 0.0011067 (at node 0)
	maximum = 0.00165336 (at node 3)
Injected flit rate average = 0.00385207
	minimum = 0.00253277 (at node 0)
	maximum = 0.00520593 (at node 28)
Accepted flit rate average= 0.00385207
	minimum = 0.00357114 (at node 0)
	maximum = 0.00532402 (at node 3)
Injected packet length average = 2.75817
Accepted packet length average = 2.75817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3707 (1 samples)
	minimum = 6 (1 samples)
	maximum = 92 (1 samples)
Network latency average = 11.7755 (1 samples)
	minimum = 6 (1 samples)
	maximum = 75 (1 samples)
Flit latency average = 10.7665 (1 samples)
	minimum = 6 (1 samples)
	maximum = 71 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00139661 (1 samples)
	minimum = 0.0011067 (1 samples)
	maximum = 0.00165336 (1 samples)
Accepted packet rate average = 0.00139661 (1 samples)
	minimum = 0.0011067 (1 samples)
	maximum = 0.00165336 (1 samples)
Injected flit rate average = 0.00385207 (1 samples)
	minimum = 0.00253277 (1 samples)
	maximum = 0.00520593 (1 samples)
Accepted flit rate average = 0.00385207 (1 samples)
	minimum = 0.00357114 (1 samples)
	maximum = 0.00532402 (1 samples)
Injected packet size average = 2.75817 (1 samples)
Accepted packet size average = 2.75817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 53 sec (1313 sec)
gpgpu_simulation_rate = 21971 (inst/sec)
gpgpu_simulation_rate = 681 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 53428
gpu_sim_insn = 28848876
gpu_ipc =     539.9580
gpu_tot_sim_cycle = 1170904
gpu_tot_sim_insn = 57697752
gpu_tot_ipc =      49.2762
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 10289
partiton_reqs_in_parallel = 1175416
partiton_reqs_in_parallel_total    = 14809822
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.6520
partiton_reqs_in_parallel_util = 1175416
partiton_reqs_in_parallel_util_total    = 14809822
gpu_sim_cycle_parition_util = 53428
gpu_tot_sim_cycle_parition_util    = 673176
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 47008
L2_BW  =      82.5005 GB/Sec
L2_BW_total  =       7.5697 GB/Sec
gpu_total_sim_rate=39037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1158456
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.4554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1155274
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1158456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9655, 9296, 9294, 9629, 9653, 9282, 9294, 9635, 
gpgpu_n_tot_thrd_icount = 66638848
gpgpu_n_tot_w_icount = 2082464
gpgpu_n_stall_shd_mem = 54895
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62768
gpgpu_n_mem_write_global = 30240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1532416
gpgpu_n_store_insn = 952560
gpgpu_n_shmem_insn = 6310576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53438
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:57453	W0_Idle:696734	W0_Scoreboard:38059203	W1:120960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:816360	W32:1145144
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 502144 {8:62768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4112640 {136:30240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7084928 {40:15120,136:47648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 241920 {8:30240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 3722 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 1170903 
mrq_lat_table:29760 	5092 	3706 	9710 	10736 	9233 	5677 	7908 	10195 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42911 	26210 	98 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	50114 	678 	26 	0 	18868 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	49860 	12562 	374 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	15120 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	200 	53 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  5.564356  5.436893  5.956522  5.490000  5.822222  5.272727  6.611111  6.276316  5.939759  5.613636  5.290323  5.891566  6.309524  6.103448  6.222222  5.884211 
dram[1]:  6.086957  5.500000  5.795699  5.723404  5.459184  5.018692  7.453125  7.196970  5.145833  5.428571  5.761905  5.460674  6.687500  5.846154  6.153846  6.065217 
dram[2]:  5.907217  6.031579  6.195402  6.267442  5.414141  5.235294  6.757143  6.527778  5.823529  5.511111  6.151899  5.586207  6.409638  6.174418  5.821053  6.202247 
dram[3]:  5.958333  5.607843  6.232558  6.022472  5.459184  5.562500  7.359375  6.378378  5.333333  5.835294  5.400000  5.422222  6.871795  5.977528  5.690722  6.284091 
dram[4]:  5.958333  5.836735  5.944445  5.702127  5.758242  5.706522  6.608108  7.132353  6.036585  5.823529  5.411111  5.072917  6.176471  6.432099  5.560000  5.791667 
dram[5]:  6.021505  6.222222  6.191011  5.924731  6.325301  6.238095  7.147059  6.394737  5.568182  5.568182  5.494382  5.030928  6.683544  6.104651  5.550000  5.721650 
dram[6]:  6.280899  6.666667  5.718750  5.670103  5.641304  5.863636  6.915493  6.460526  5.903615  5.697674  5.304348  4.929293  6.641026  6.058824  5.623763  5.737374 
dram[7]:  5.978495  6.000000  5.882979  5.411765  6.920000  6.789474  7.283582  6.608108  6.139241  5.843373  5.445652  5.154639  6.462500  6.228916  5.558824  5.835052 
dram[8]:  6.329545  6.552941  6.100000  5.421568  6.034883  5.569892  6.915493  6.635135  5.914634  5.914634  5.617978  5.354839  6.142857  5.931035  5.737374  5.747475 
dram[9]:  6.000000  5.876289  6.065934  5.670103  5.641304  5.375000  6.342105  6.802817  5.662791  5.662791  5.273684  5.681818  6.082353  5.808989  6.032609  5.914894 
dram[10]:  5.916667  6.118279  5.870968  5.860215  5.473684  4.878505  6.900000  6.760563  5.483146  5.597701  6.307693  5.590909  6.321429  6.385542  5.978495  6.780488 
average row locality = 92017/15540 = 5.921300
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       376       374       365       366       355       354       322       323       333       334       334       331       355       356       375       374 
dram[1]:       374       375       361       360       360       362       323       321       334       334       328       330       359       357       375       373 
dram[2]:       381       381       361       361       361       360       320       317       335       336       330       330       356       356       371       370 
dram[3]:       380       380       360       360       360       359       318       319       336       336       329       331       360       357       370       371 
dram[4]:       380       380       359       360       354       355       329       325       335       335       330       330       352       349       374       374 
dram[5]:       374       374       368       368       355       354       326       326       331       331       332       331       355       352       373       373 
dram[6]:       373       374       366       367       351       348       331       331       331       331       331       331       349       347       380       380 
dram[7]:       371       372       370       369       351       349       328       329       329       329       338       337       349       348       379       378 
dram[8]:       371       371       366       370       351       350       331       331       329       329       337       335       348       349       380       381 
dram[9]:       378       378       369       367       351       349       324       325       331       331       338       337       349       349       373       374 
dram[10]:       376       377       364       363       352       354       325       322       332       331       333       333       356       356       374       374 
total reads: 61870
bank skew: 381/317 = 1.20
chip skew: 5629/5621 = 1.00
number of total write accesses:
dram[0]:       186       186       183       183       169       168       154       154       160       160       158       158       175       175       185       185 
dram[1]:       186       186       178       178       175       175       154       154       160       160       156       156       176       175       185       185 
dram[2]:       192       192       178       178       175       174       153       153       160       160       156       156       176       175       182       182 
dram[3]:       192       192       176       176       175       175       153       153       160       160       157       157       176       175       182       182 
dram[4]:       192       192       176       176       170       170       160       160       160       160       157       157       173       172       182       182 
dram[5]:       186       186       183       183       170       170       160       160       159       159       157       157       173       173       182       182 
dram[6]:       186       186       183       183       168       168       160       160       159       159       157       157       169       168       188       188 
dram[7]:       185       186       183       183       168       167       160       160       156       156       163       163       168       169       188       188 
dram[8]:       186       186       183       183       168       168       160       160       156       156       163       163       168       167       188       188 
dram[9]:       192       192       183       183       168       167       158       158       156       156       163       163       168       168       182       182 
dram[10]:       192       192       182       182       168       168       158       158       156       156       159       159       175       174       182       182 
total reads: 30147
bank skew: 192/153 = 1.25
chip skew: 2743/2739 = 1.00
average mf latency per bank:
dram[0]:       5468      2007      5372      1840      5508      1826      6139      1978      5692      1858      5745      1950      5508      2021      5409      1948
dram[1]:       5525      2006      5392      1929      5462      1723      6127      1986      5694      1857      5780      1960      5459      2019      5409      1949
dram[2]:       5461      1911      5389      1927      5451      1730      6150      2009      5682      1851      5754      1964      5529      2022      5417      1991
dram[3]:       5435      1912      5424      1939      5461      1731      6175      2000      5700      1851      5754      1991      5499      2019      5424      1987
dram[4]:       5435      1913      5432      1941      5571      1836      6022      1887      5710      1854      5739      1999      5573      2059      5396      1977
dram[5]:       5527      1969      5323      1815      5561      1840      6059      1882      5739      1869      5721      1994      5539      2046      5406      1982
dram[6]:       5536      1969      5333      1816      5582      1866      5998      1864      5739      1870      5758      1997      5581      2140      5358      1921
dram[7]:       5503      1986      5306      1812      5581      1866      6078      1873      5757      1973      5680      1888      5589      2133      5370      1926
dram[8]:       5493      1991      5383      1809      5560      1818      6040      1865      5755      1974      5661      1895      5601      2137      5353      1918
dram[9]:       5429      1921      5344      1816      5559      1826      6106      1893      5698      1925      5652      1889      5589      2133      5440      2015
dram[10]:       5448      1922      5365      1830      5568      1823      6094      1905      5685      1927      5753      1960      5508      2027      5431      2011
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1349195 n_nop=1312873 n_act=1437 n_pre=1421 n_req=8366 n_rd=22508 n_write=10956 bw_util=0.04961
n_activity=113603 dram_eff=0.5891
bk0: 1504a 1334883i bk1: 1496a 1334832i bk2: 1460a 1334599i bk3: 1464a 1334797i bk4: 1420a 1335739i bk5: 1416a 1335938i bk6: 1288a 1337037i bk7: 1292a 1336795i bk8: 1332a 1336453i bk9: 1336a 1336734i bk10: 1336a 1335955i bk11: 1324a 1336367i bk12: 1420a 1335763i bk13: 1424a 1335704i bk14: 1500a 1334836i bk15: 1496a 1334778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.795183
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ffa39537b00 :  mf: uid=1286639, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1170903), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1349195 n_nop=1312892 n_act=1430 n_pre=1414 n_req=8365 n_rd=22503 n_write=10956 bw_util=0.0496
n_activity=112701 dram_eff=0.5938
bk0: 1496a 1334868i bk1: 1500a 1334243i bk2: 1444a 1335000i bk3: 1440a 1335013i bk4: 1440a 1335370i bk5: 1447a 1335357i bk6: 1292a 1336727i bk7: 1284a 1336721i bk8: 1336a 1336212i bk9: 1336a 1336593i bk10: 1312a 1336220i bk11: 1320a 1336530i bk12: 1436a 1335279i bk13: 1428a 1335292i bk14: 1500a 1334809i bk15: 1492a 1335283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.795198
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1349195 n_nop=1312935 n_act=1402 n_pre=1386 n_req=8368 n_rd=22504 n_write=10968 bw_util=0.04962
n_activity=112386 dram_eff=0.5957
bk0: 1524a 1334305i bk1: 1524a 1334607i bk2: 1444a 1335224i bk3: 1444a 1335003i bk4: 1444a 1335179i bk5: 1440a 1335403i bk6: 1280a 1336821i bk7: 1268a 1337157i bk8: 1340a 1336256i bk9: 1344a 1336436i bk10: 1320a 1336395i bk11: 1320a 1336603i bk12: 1424a 1335487i bk13: 1424a 1335228i bk14: 1484a 1334717i bk15: 1480a 1334808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.796638
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1349195 n_nop=1312913 n_act=1415 n_pre=1399 n_req=8367 n_rd=22504 n_write=10964 bw_util=0.04961
n_activity=112894 dram_eff=0.5929
bk0: 1520a 1334547i bk1: 1520a 1333996i bk2: 1440a 1335326i bk3: 1440a 1335152i bk4: 1440a 1335375i bk5: 1436a 1335465i bk6: 1272a 1337258i bk7: 1276a 1337422i bk8: 1344a 1336208i bk9: 1344a 1336703i bk10: 1316a 1336208i bk11: 1324a 1336459i bk12: 1440a 1335390i bk13: 1428a 1335297i bk14: 1480a 1334815i bk15: 1484a 1335273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.78894
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1349195 n_nop=1312935 n_act=1418 n_pre=1402 n_req=8360 n_rd=22484 n_write=10956 bw_util=0.04957
n_activity=113057 dram_eff=0.5916
bk0: 1520a 1334524i bk1: 1520a 1334574i bk2: 1436a 1335244i bk3: 1440a 1335193i bk4: 1416a 1335987i bk5: 1420a 1335584i bk6: 1316a 1336445i bk7: 1300a 1336795i bk8: 1340a 1336551i bk9: 1340a 1336745i bk10: 1320a 1336483i bk11: 1320a 1336332i bk12: 1408a 1335563i bk13: 1396a 1336013i bk14: 1496a 1334892i bk15: 1496a 1334865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.790202
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1349195 n_nop=1312959 n_act=1400 n_pre=1384 n_req=8363 n_rd=22492 n_write=10960 bw_util=0.04959
n_activity=113413 dram_eff=0.5899
bk0: 1496a 1335290i bk1: 1496a 1334477i bk2: 1472a 1334797i bk3: 1472a 1334833i bk4: 1420a 1336179i bk5: 1416a 1335795i bk6: 1304a 1336684i bk7: 1304a 1336877i bk8: 1324a 1336699i bk9: 1324a 1336921i bk10: 1328a 1336099i bk11: 1324a 1336376i bk12: 1420a 1335563i bk13: 1408a 1335549i bk14: 1492a 1334761i bk15: 1492a 1335122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.791639
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1349195 n_nop=1312939 n_act=1416 n_pre=1400 n_req=8360 n_rd=22484 n_write=10956 bw_util=0.04957
n_activity=113636 dram_eff=0.5885
bk0: 1492a 1334948i bk1: 1496a 1335123i bk2: 1464a 1335182i bk3: 1468a 1335242i bk4: 1404a 1335960i bk5: 1392a 1336150i bk6: 1324a 1336507i bk7: 1324a 1336562i bk8: 1324a 1336369i bk9: 1324a 1337116i bk10: 1324a 1336442i bk11: 1324a 1336394i bk12: 1396a 1335477i bk13: 1388a 1335595i bk14: 1520a 1334157i bk15: 1520a 1334884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.787839
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1349195 n_nop=1312961 n_act=1387 n_pre=1371 n_req=8369 n_rd=22504 n_write=10972 bw_util=0.04962
n_activity=113315 dram_eff=0.5908
bk0: 1484a 1335247i bk1: 1488a 1334509i bk2: 1480a 1334542i bk3: 1476a 1334666i bk4: 1404a 1336124i bk5: 1396a 1336359i bk6: 1312a 1336569i bk7: 1316a 1336556i bk8: 1316a 1336701i bk9: 1316a 1336693i bk10: 1352a 1336011i bk11: 1348a 1336621i bk12: 1396a 1335532i bk13: 1392a 1335647i bk14: 1516a 1334432i bk15: 1512a 1334849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.789001
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1349195 n_nop=1312915 n_act=1404 n_pre=1388 n_req=8372 n_rd=22516 n_write=10972 bw_util=0.04964
n_activity=112690 dram_eff=0.5943
bk0: 1484a 1334743i bk1: 1484a 1334890i bk2: 1464a 1334933i bk3: 1480a 1334808i bk4: 1404a 1336072i bk5: 1400a 1335721i bk6: 1324a 1336261i bk7: 1324a 1336422i bk8: 1316a 1336575i bk9: 1316a 1336624i bk10: 1348a 1336226i bk11: 1340a 1336257i bk12: 1392a 1335549i bk13: 1396a 1335416i bk14: 1520a 1334042i bk15: 1524a 1334687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.786843
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1349195 n_nop=1312903 n_act=1430 n_pre=1414 n_req=8362 n_rd=22492 n_write=10956 bw_util=0.04958
n_activity=113181 dram_eff=0.5911
bk0: 1512a 1334482i bk1: 1512a 1334447i bk2: 1476a 1334630i bk3: 1468a 1335001i bk4: 1404a 1336075i bk5: 1396a 1335779i bk6: 1296a 1336637i bk7: 1300a 1336903i bk8: 1324a 1336794i bk9: 1324a 1336853i bk10: 1352a 1335712i bk11: 1348a 1336117i bk12: 1396a 1336168i bk13: 1396a 1335762i bk14: 1492a 1334925i bk15: 1496a 1334372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.792559
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1349195 n_nop=1312947 n_act=1402 n_pre=1386 n_req=8365 n_rd=22488 n_write=10972 bw_util=0.0496
n_activity=112598 dram_eff=0.5943
bk0: 1504a 1334237i bk1: 1508a 1334393i bk2: 1456a 1335022i bk3: 1452a 1335098i bk4: 1408a 1335749i bk5: 1416a 1335777i bk6: 1300a 1336684i bk7: 1288a 1336728i bk8: 1328a 1336488i bk9: 1324a 1336470i bk10: 1332a 1336256i bk11: 1332a 1336409i bk12: 1424a 1335462i bk13: 1424a 1335505i bk14: 1496a 1334414i bk15: 1496a 1335021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.793789

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4282, Miss = 2815, Miss_rate = 0.657, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 4252, Miss = 2812, Miss_rate = 0.661, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[2]: Access = 4254, Miss = 2814, Miss_rate = 0.661, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[3]: Access = 4228, Miss = 2812, Miss_rate = 0.665, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[4]: Access = 4230, Miss = 2815, Miss_rate = 0.665, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 4229, Miss = 2811, Miss_rate = 0.665, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[6]: Access = 4225, Miss = 2813, Miss_rate = 0.666, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 4225, Miss = 2813, Miss_rate = 0.666, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[8]: Access = 4257, Miss = 2813, Miss_rate = 0.661, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[9]: Access = 4258, Miss = 2808, Miss_rate = 0.659, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[10]: Access = 4256, Miss = 2814, Miss_rate = 0.661, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[11]: Access = 4254, Miss = 2809, Miss_rate = 0.660, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[12]: Access = 4252, Miss = 2812, Miss_rate = 0.661, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[13]: Access = 4254, Miss = 2809, Miss_rate = 0.660, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[14]: Access = 4260, Miss = 2815, Miss_rate = 0.661, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[15]: Access = 4260, Miss = 2811, Miss_rate = 0.660, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[16]: Access = 4255, Miss = 2813, Miss_rate = 0.661, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[17]: Access = 4253, Miss = 2816, Miss_rate = 0.662, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[18]: Access = 4253, Miss = 2813, Miss_rate = 0.661, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[19]: Access = 4255, Miss = 2810, Miss_rate = 0.660, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[20]: Access = 4260, Miss = 2812, Miss_rate = 0.660, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[21]: Access = 4260, Miss = 2810, Miss_rate = 0.660, Pending_hits = 220, Reservation_fails = 0
L2_total_cache_accesses = 93512
L2_total_cache_misses = 61870
L2_total_cache_miss_rate = 0.6616
L2_total_cache_pending_hits = 2790
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=301184
icnt_total_pkts_simt_to_mem=214472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53214
	minimum = 6
	maximum = 40
Network latency average = 8.39653
	minimum = 6
	maximum = 40
Slowest packet = 103933
Flit latency average = 6.79901
	minimum = 6
	maximum = 37
Slowest flit = 302302
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0174083
	minimum = 0.0137757 (at node 0)
	maximum = 0.0206635 (at node 11)
Accepted packet rate average = 0.0174083
	minimum = 0.0137757 (at node 0)
	maximum = 0.0206635 (at node 11)
Injected flit rate average = 0.0479798
	minimum = 0.031744 (at node 0)
	maximum = 0.0636002 (at node 42)
Accepted flit rate average= 0.0479798
	minimum = 0.044172 (at node 0)
	maximum = 0.066258 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9514 (2 samples)
	minimum = 6 (2 samples)
	maximum = 66 (2 samples)
Network latency average = 10.086 (2 samples)
	minimum = 6 (2 samples)
	maximum = 57.5 (2 samples)
Flit latency average = 8.78273 (2 samples)
	minimum = 6 (2 samples)
	maximum = 54 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00940243 (2 samples)
	minimum = 0.00744119 (2 samples)
	maximum = 0.0111584 (2 samples)
Accepted packet rate average = 0.00940243 (2 samples)
	minimum = 0.00744119 (2 samples)
	maximum = 0.0111584 (2 samples)
Injected flit rate average = 0.0259159 (2 samples)
	minimum = 0.0171384 (2 samples)
	maximum = 0.0344031 (2 samples)
Accepted flit rate average = 0.0259159 (2 samples)
	minimum = 0.0238716 (2 samples)
	maximum = 0.035791 (2 samples)
Injected packet size average = 2.7563 (2 samples)
Accepted packet size average = 2.7563 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 38 sec (1478 sec)
gpgpu_simulation_rate = 39037 (inst/sec)
gpgpu_simulation_rate = 792 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 3: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 41604
gpu_sim_insn = 28848876
gpu_ipc =     693.4159
gpu_tot_sim_cycle = 1434658
gpu_tot_sim_insn = 86546628
gpu_tot_ipc =      60.3256
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 10683
partiton_reqs_in_parallel = 915288
partiton_reqs_in_parallel_total    = 15985238
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.7802
partiton_reqs_in_parallel_util = 915288
partiton_reqs_in_parallel_util_total    = 15985238
gpu_sim_cycle_parition_util = 41604
gpu_tot_sim_cycle_parition_util    = 726604
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 93512
L2_BW  =     105.9474 GB/Sec
L2_BW_total  =       9.2505 GB/Sec
gpu_total_sim_rate=54193

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1737684
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.3036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1734502
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1737684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14482, 13934, 13941, 14451, 14480, 13932, 13941, 14443, 
gpgpu_n_tot_thrd_icount = 99958272
gpgpu_n_tot_w_icount = 3123696
gpgpu_n_stall_shd_mem = 54978
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 94152
gpgpu_n_mem_write_global = 45360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2298624
gpgpu_n_store_insn = 1428840
gpgpu_n_shmem_insn = 9465864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53497
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:87020	W0_Idle:711157	W0_Scoreboard:39329620	W1:181440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1224540	W32:1717716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 753216 {8:94152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6168960 {136:45360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10627392 {40:22680,136:71472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 362880 {8:45360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 2568 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 1434657 
mrq_lat_table:53722 	9442 	6223 	13942 	15761 	13453 	7461 	8326 	10276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	67816 	47670 	237 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	78121 	1528 	28 	0 	36510 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	75942 	17772 	466 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	30240 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	227 	109 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.304348  7.162393  7.601852  7.086207  7.663366  6.901786  8.746988  8.356322  7.861702  7.454545  6.990476  7.694737  8.357142  8.118812  7.943925  7.580357 
dram[1]:  7.961905  7.278261  7.666667  7.444445  7.256881  6.720339  9.693334  9.415585  6.788991  7.076923  7.290000  6.961905  8.945652  7.894231  7.727273  7.639640 
dram[2]:  7.899083  8.046729  7.970297  8.050000  7.200000  6.878261  8.674699  8.435294  7.718750  7.346535  7.694737  7.097087  8.631579  8.200000  7.660551  8.077670 
dram[3]:  7.962963  7.543859  7.692307  7.339449  7.256881  7.383178  9.324676  8.264368  7.000000  7.571429  7.147059  7.147059  9.155556  7.970874  7.513514  8.147058 
dram[4]:  7.962963  7.818182  7.263637  7.061947  7.607843  7.543689  8.764706  9.135802  7.967742  7.718750  7.156863  6.740741  8.079208  8.212121  7.315790  7.581818 
dram[5]:  8.019048  8.254902  8.128713  7.654206  8.265958  8.168421  9.392406  8.303370  7.155340  7.155340  7.207921  6.688073  8.531250  8.000000  7.307017  7.504505 
dram[6]:  8.326733  8.770833  7.583333  7.486238  7.361905  7.623763  9.109756  8.586206  7.520408  7.297029  7.009615  6.549550  8.706522  7.910891  7.443478  7.575221 
dram[7]:  7.803738  7.961905  7.764151  7.086207  8.685393  8.380435  9.538462  8.764706  7.902174  7.408163  7.211538  6.871560  8.431579  8.247422  7.370690  7.693694 
dram[8]:  8.350000  8.608248  8.029411  7.219298  7.927835  7.384615  9.109756  8.788236  7.652632  7.463918  7.415842  7.114286  8.000000  7.701923  7.575221  7.584071 
dram[9]:  8.018692  7.871560  7.828571  7.387387  7.466020  7.036697  8.131868  8.616279  7.353535  7.353535  7.009346  7.490000  7.930693  7.628572  7.896226  7.759259 
dram[10]:  7.925926  8.161904  7.635514  7.626168  7.264151  6.542373  8.717647  8.581395  7.147059  7.280000  8.188889  7.370000  8.453609  8.367347  7.831776  8.729167 
average row locality = 138606/17875 = 7.754182
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       561       559       549       550       528       527       495       496       499       499       496       493       547       548       567       566 
dram[1]:       558       559       542       541       536       538       496       494       500       498       491       493       551       549       567       565 
dram[2]:       573       573       542       542       537       536       490       487       501       502       493       493       548       548       560       558 
dram[3]:       572       572       537       537       536       535       488       489       502       502       492       493       552       549       559       558 
dram[4]:       572       572       536       536       528       529       505       500       501       501       493       492       544       541       560       560 
dram[5]:       563       563       551       550       529       528       502       500       497       497       492       492       547       544       559       559 
dram[6]:       562       563       549       548       525       522       507       507       497       497       492       491       538       536       572       572 
dram[7]:       557       558       553       552       525       523       504       505       493       492       504       503       538       537       571       570 
dram[8]:       557       557       549       553       524       523       507       507       493       491       503       501       537       538       572       573 
dram[9]:       570       570       552       550       524       522       500       501       494       494       504       503       538       538       562       563 
dram[10]:       568       569       547       546       525       527       501       498       495       494       497       497       548       548       563       563 
total reads: 93276
bank skew: 573/487 = 1.18
chip skew: 8486/8470 = 1.00
number of total write accesses:
dram[0]:       279       279       272       272       246       246       231       231       240       239       238       238       272       272       283       283 
dram[1]:       278       278       263       263       255       255       231       231       240       238       238       238       272       272       283       283 
dram[2]:       288       288       263       263       255       255       230       230       240       240       238       238       272       272       275       274 
dram[3]:       288       288       263       263       255       255       230       230       240       240       237       236       272       272       275       273 
dram[4]:       288       288       263       262       248       248       240       240       240       240       237       236       272       272       274       274 
dram[5]:       279       279       270       269       248       248       240       239       240       240       236       237       272       272       274       274 
dram[6]:       279       279       270       268       248       248       240       240       240       240       237       236       263       263       284       284 
dram[7]:       278       278       270       270       248       248       240       240       234       234       246       246       263       263       284       284 
dram[8]:       278       278       270       270       245       245       240       240       234       233       246       246       263       263       284       284 
dram[9]:       288       288       270       270       245       245       240       240       234       234       246       246       263       263       275       275 
dram[10]:       288       288       270       270       245       245       240       240       234       234       240       240       272       272       275       275 
total reads: 45330
bank skew: 288/230 = 1.25
chip skew: 4128/4117 = 1.00
average mf latency per bank:
dram[0]:       3757      1416      3685      1305      3826      1309      4126      1375      3895      1319      3945      1378      3667      1387      3663      1359
dram[1]:       3799      1420      3709      1367      3792      1242      4121      1380      3897      1322      3933      1377      3651      1385      3662      1358
dram[2]:       3734      1347      3707      1367      3787      1244      4142      1396      3893      1312      3921      1380      3690      1387      3686      1396
dram[3]:       3714      1348      3733      1375      3792      1245      4152      1391      3907      1313      3932      1406      3679      1386      3688      1398
dram[4]:       3714      1347      3735      1380      3860      1316      4054      1315      3912      1313      3923      1411      3689      1398      3696      1394
dram[5]:       3774      1385      3671      1296      3855      1318      4069      1316      3913      1319      3938      1408      3674      1394      3700      1396
dram[6]:       3779      1385      3673      1301      3847      1327      4044      1302      3913      1319      3949      1415      3712      1457      3654      1350
dram[7]:       3763      1401      3664      1293      3845      1325      4088      1308      3938      1394      3891      1334      3710      1457      3660      1351
dram[8]:       3763      1403      3707      1291      3850      1302      4072      1303      3936      1398      3875      1337      3716      1455      3651      1348
dram[9]:       3706      1352      3687      1294      3849      1304      4079      1312      3909      1363      3871      1335      3710      1455      3706      1412
dram[10]:       3714      1351      3685      1299      3859      1308      4075      1317      3902      1365      3936      1383      3669      1387      3702      1410
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1426446 n_nop=1372756 n_act=1651 n_pre=1635 n_req=12601 n_rd=33920 n_write=16484 bw_util=0.07067
n_activity=170022 dram_eff=0.5929
bk0: 2244a 1405703i bk1: 2236a 1406484i bk2: 2196a 1405570i bk3: 2200a 1406144i bk4: 2112a 1407728i bk5: 2108a 1407981i bk6: 1980a 1408846i bk7: 1984a 1408514i bk8: 1996a 1408197i bk9: 1996a 1408414i bk10: 1984a 1408041i bk11: 1972a 1408245i bk12: 2188a 1406194i bk13: 2192a 1406264i bk14: 2268a 1404927i bk15: 2264a 1404861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.827336
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1426446 n_nop=1372784 n_act=1647 n_pre=1631 n_req=12596 n_rd=33912 n_write=16472 bw_util=0.07064
n_activity=168961 dram_eff=0.5964
bk0: 2232a 1405377i bk1: 2236a 1405416i bk2: 2168a 1406274i bk3: 2164a 1406368i bk4: 2144a 1407098i bk5: 2152a 1406748i bk6: 1984a 1408393i bk7: 1976a 1408383i bk8: 2000a 1408317i bk9: 1992a 1408069i bk10: 1964a 1408020i bk11: 1972a 1408099i bk12: 2204a 1405944i bk13: 2196a 1406389i bk14: 2268a 1405178i bk15: 2260a 1406053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.824069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1426446 n_nop=1372822 n_act=1612 n_pre=1596 n_req=12604 n_rd=33932 n_write=16484 bw_util=0.07069
n_activity=168790 dram_eff=0.5974
bk0: 2292a 1404740i bk1: 2292a 1405620i bk2: 2168a 1406720i bk3: 2168a 1406343i bk4: 2148a 1406500i bk5: 2144a 1406653i bk6: 1960a 1408505i bk7: 1948a 1408899i bk8: 2004a 1407735i bk9: 2008a 1408100i bk10: 1972a 1408244i bk11: 1972a 1408447i bk12: 2192a 1406101i bk13: 2192a 1405906i bk14: 2240a 1405482i bk15: 2232a 1405825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.82682
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1426446 n_nop=1372844 n_act=1629 n_pre=1613 n_req=12590 n_rd=33892 n_write=16468 bw_util=0.07061
n_activity=169174 dram_eff=0.5954
bk0: 2288a 1405172i bk1: 2288a 1404777i bk2: 2148a 1406551i bk3: 2148a 1406285i bk4: 2144a 1407059i bk5: 2140a 1407581i bk6: 1952a 1409189i bk7: 1956a 1409277i bk8: 2008a 1407727i bk9: 2008a 1408224i bk10: 1968a 1407980i bk11: 1972a 1408382i bk12: 2208a 1405841i bk13: 2196a 1405571i bk14: 2236a 1405785i bk15: 2232a 1406283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.815567
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1426446 n_nop=1372824 n_act=1635 n_pre=1619 n_req=12592 n_rd=33880 n_write=16488 bw_util=0.07062
n_activity=169480 dram_eff=0.5944
bk0: 2288a 1405180i bk1: 2288a 1406058i bk2: 2144a 1406732i bk3: 2144a 1406414i bk4: 2112a 1407590i bk5: 2116a 1407312i bk6: 2020a 1408173i bk7: 2000a 1408178i bk8: 2004a 1408072i bk9: 2004a 1408634i bk10: 1972a 1408392i bk11: 1968a 1408586i bk12: 2176a 1405865i bk13: 2164a 1406388i bk14: 2240a 1405536i bk15: 2240a 1405390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.819308
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1426446 n_nop=1372880 n_act=1611 n_pre=1595 n_req=12590 n_rd=33892 n_write=16468 bw_util=0.07061
n_activity=169787 dram_eff=0.5932
bk0: 2252a 1406179i bk1: 2252a 1405598i bk2: 2204a 1405711i bk3: 2200a 1406430i bk4: 2116a 1408241i bk5: 2112a 1407696i bk6: 2008a 1408394i bk7: 2000a 1408649i bk8: 1988a 1408064i bk9: 1988a 1408302i bk10: 1968a 1407931i bk11: 1968a 1408403i bk12: 2188a 1405949i bk13: 2176a 1406013i bk14: 2236a 1405792i bk15: 2236a 1405874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.822407
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1426446 n_nop=1372826 n_act=1624 n_pre=1608 n_req=12597 n_rd=33912 n_write=16476 bw_util=0.07065
n_activity=169797 dram_eff=0.5935
bk0: 2248a 1405511i bk1: 2252a 1406565i bk2: 2196a 1406653i bk3: 2192a 1406439i bk4: 2100a 1407503i bk5: 2088a 1407685i bk6: 2028a 1408274i bk7: 2028a 1408220i bk8: 1988a 1408046i bk9: 1988a 1408669i bk10: 1968a 1408269i bk11: 1964a 1408433i bk12: 2152a 1406364i bk13: 2144a 1406288i bk14: 2288a 1404954i bk15: 2288a 1405408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.819268
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1426446 n_nop=1372818 n_act=1600 n_pre=1584 n_req=12611 n_rd=33940 n_write=16504 bw_util=0.07073
n_activity=169807 dram_eff=0.5941
bk0: 2228a 1406243i bk1: 2232a 1405568i bk2: 2212a 1405696i bk3: 2208a 1405897i bk4: 2100a 1407500i bk5: 2092a 1407536i bk6: 2016a 1407810i bk7: 2020a 1407911i bk8: 1972a 1408563i bk9: 1968a 1408360i bk10: 2016a 1407479i bk11: 2012a 1408500i bk12: 2152a 1406249i bk13: 2148a 1406076i bk14: 2284a 1404773i bk15: 2280a 1405572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.820197
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1426446 n_nop=1372828 n_act=1609 n_pre=1593 n_req=12604 n_rd=33940 n_write=16476 bw_util=0.07069
n_activity=169151 dram_eff=0.5961
bk0: 2228a 1405695i bk1: 2228a 1406299i bk2: 2196a 1406507i bk3: 2212a 1405710i bk4: 2096a 1407921i bk5: 2092a 1407572i bk6: 2028a 1407658i bk7: 2028a 1408543i bk8: 1972a 1408588i bk9: 1964a 1408230i bk10: 2012a 1407868i bk11: 2004a 1408167i bk12: 2148a 1406186i bk13: 2152a 1406025i bk14: 2288a 1404445i bk15: 2292a 1405305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.816629
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa289d23d0 :  mf: uid=1929346, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1434657), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1426446 n_nop=1372744 n_act=1646 n_pre=1630 n_req=12607 n_rd=33938 n_write=16488 bw_util=0.0707
n_activity=169963 dram_eff=0.5934
bk0: 2280a 1405297i bk1: 2280a 1405519i bk2: 2208a 1405699i bk3: 2198a 1406372i bk4: 2096a 1408091i bk5: 2088a 1407410i bk6: 2000a 1407511i bk7: 2004a 1408330i bk8: 1976a 1407972i bk9: 1976a 1408343i bk10: 2016a 1407518i bk11: 2012a 1407666i bk12: 2152a 1406690i bk13: 2152a 1406368i bk14: 2248a 1405448i bk15: 2252a 1405115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.822928
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1426446 n_nop=1372782 n_act=1612 n_pre=1596 n_req=12614 n_rd=33944 n_write=16512 bw_util=0.07074
n_activity=169433 dram_eff=0.5956
bk0: 2272a 1404922i bk1: 2276a 1405100i bk2: 2188a 1405891i bk3: 2184a 1406581i bk4: 2100a 1407301i bk5: 2108a 1407650i bk6: 2004a 1407996i bk7: 1992a 1408433i bk8: 1980a 1408460i bk9: 1976a 1407993i bk10: 1988a 1408107i bk11: 1988a 1407997i bk12: 2192a 1406007i bk13: 2192a 1406312i bk14: 2252a 1405049i bk15: 2252a 1405624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.823974

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6395, Miss = 4242, Miss_rate = 0.663, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[1]: Access = 6364, Miss = 4238, Miss_rate = 0.666, Pending_hits = 451, Reservation_fails = 0
L2_cache_bank[2]: Access = 6367, Miss = 4241, Miss_rate = 0.666, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[3]: Access = 6342, Miss = 4237, Miss_rate = 0.668, Pending_hits = 447, Reservation_fails = 0
L2_cache_bank[4]: Access = 6345, Miss = 4244, Miss_rate = 0.669, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[5]: Access = 6344, Miss = 4239, Miss_rate = 0.668, Pending_hits = 447, Reservation_fails = 0
L2_cache_bank[6]: Access = 6338, Miss = 4238, Miss_rate = 0.669, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[7]: Access = 6337, Miss = 4235, Miss_rate = 0.668, Pending_hits = 445, Reservation_fails = 0
L2_cache_bank[8]: Access = 6371, Miss = 4239, Miss_rate = 0.665, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[9]: Access = 6373, Miss = 4231, Miss_rate = 0.664, Pending_hits = 468, Reservation_fails = 0
L2_cache_bank[10]: Access = 6370, Miss = 4240, Miss_rate = 0.666, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[11]: Access = 6367, Miss = 4233, Miss_rate = 0.665, Pending_hits = 474, Reservation_fails = 0
L2_cache_bank[12]: Access = 6364, Miss = 4242, Miss_rate = 0.667, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[13]: Access = 6367, Miss = 4236, Miss_rate = 0.665, Pending_hits = 467, Reservation_fails = 0
L2_cache_bank[14]: Access = 6376, Miss = 4245, Miss_rate = 0.666, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[15]: Access = 6376, Miss = 4240, Miss_rate = 0.665, Pending_hits = 476, Reservation_fails = 0
L2_cache_bank[16]: Access = 6369, Miss = 4242, Miss_rate = 0.666, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[17]: Access = 6366, Miss = 4243, Miss_rate = 0.667, Pending_hits = 474, Reservation_fails = 0
L2_cache_bank[18]: Access = 6365, Miss = 4244, Miss_rate = 0.667, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[19]: Access = 6368, Miss = 4241, Miss_rate = 0.666, Pending_hits = 448, Reservation_fails = 0
L2_cache_bank[20]: Access = 6376, Miss = 4244, Miss_rate = 0.666, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[21]: Access = 6376, Miss = 4242, Miss_rate = 0.665, Pending_hits = 445, Reservation_fails = 0
L2_total_cache_accesses = 140016
L2_total_cache_misses = 93276
L2_total_cache_miss_rate = 0.6662
L2_total_cache_pending_hits = 5335
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5025
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45209
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=450544
icnt_total_pkts_simt_to_mem=321456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.65792
	minimum = 6
	maximum = 55
Network latency average = 8.49614
	minimum = 6
	maximum = 46
Slowest packet = 188914
Flit latency average = 6.95325
	minimum = 6
	maximum = 43
Slowest flit = 689257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223561
	minimum = 0.017691 (at node 0)
	maximum = 0.0265365 (at node 19)
Accepted packet rate average = 0.0223561
	minimum = 0.017691 (at node 0)
	maximum = 0.0265365 (at node 19)
Injected flit rate average = 0.0616167
	minimum = 0.0407663 (at node 0)
	maximum = 0.0816768 (at node 42)
Accepted flit rate average= 0.0616167
	minimum = 0.0567267 (at node 0)
	maximum = 0.08509 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1869 (3 samples)
	minimum = 6 (3 samples)
	maximum = 62.3333 (3 samples)
Network latency average = 9.55604 (3 samples)
	minimum = 6 (3 samples)
	maximum = 53.6667 (3 samples)
Flit latency average = 8.1729 (3 samples)
	minimum = 6 (3 samples)
	maximum = 50.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0137203 (3 samples)
	minimum = 0.0108578 (3 samples)
	maximum = 0.0162845 (3 samples)
Accepted packet rate average = 0.0137203 (3 samples)
	minimum = 0.0108578 (3 samples)
	maximum = 0.0162845 (3 samples)
Injected flit rate average = 0.0378162 (3 samples)
	minimum = 0.0250143 (3 samples)
	maximum = 0.050161 (3 samples)
Accepted flit rate average = 0.0378162 (3 samples)
	minimum = 0.0348233 (3 samples)
	maximum = 0.052224 (3 samples)
Injected packet size average = 2.75622 (3 samples)
Accepted packet size average = 2.75622 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 37 sec (1597 sec)
gpgpu_simulation_rate = 54193 (inst/sec)
gpgpu_simulation_rate = 898 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 41874
gpu_sim_insn = 28848876
gpu_ipc =     688.9448
gpu_tot_sim_cycle = 1698682
gpu_tot_sim_insn = 115395504
gpu_tot_ipc =      67.9324
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 11103
partiton_reqs_in_parallel = 921228
partiton_reqs_in_parallel_total    = 16900526
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.4915
partiton_reqs_in_parallel_util = 921228
partiton_reqs_in_parallel_util_total    = 16900526
gpu_sim_cycle_parition_util = 41874
gpu_tot_sim_cycle_parition_util    = 768208
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 140016
L2_BW  =     105.2642 GB/Sec
L2_BW_total  =      10.4075 GB/Sec
gpu_total_sim_rate=67601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2316912
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.2277
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2313730
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2316912
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
19310, 18571, 18588, 19263, 19307, 18567, 18589, 19262, 4833, 4645, 4657, 4815, 
gpgpu_n_tot_thrd_icount = 133277696
gpgpu_n_tot_w_icount = 4164928
gpgpu_n_stall_shd_mem = 55016
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125536
gpgpu_n_mem_write_global = 60480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3064832
gpgpu_n_store_insn = 1905120
gpgpu_n_shmem_insn = 12621152
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 61
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53511
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:116170	W0_Idle:726758	W0_Scoreboard:40612056	W1:241920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1632720	W32:2290288
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1004288 {8:125536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8225280 {136:60480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14169856 {40:30240,136:95296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 483840 {8:60480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 1990 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 1698681 
mrq_lat_table:74195 	12583 	8463 	20195 	23011 	18469 	9205 	8863 	10276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	91511 	70373 	343 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	110060 	2887 	32 	0 	49711 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102333 	22692 	537 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	45360 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	269 	150 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  6.268157  6.327683  6.447674  6.768293  6.381818  6.337349  7.218045  7.118518  6.773973  6.820690  6.012195  6.553333  7.119205  7.369863  6.520231  6.789156 
dram[1]:  6.468208  6.187845  6.923567  6.621951  6.683230  6.195402  7.566929  7.796748  6.073620  6.253165  6.169811  5.993902  7.545455  7.039216  6.635294  6.584795 
dram[2]:  6.963636  7.226415  7.104575  7.246666  6.050562  6.148571  7.403101  6.948905  6.695946  6.483660  6.383117  6.143750  6.987013  7.524476  6.337143  6.962264 
dram[3]:  6.522727  6.597701  6.762500  6.720497  6.366864  6.437126  7.503937  6.913043  6.200000  6.888889  6.157233  6.163522  7.346939  6.903846  6.404624  6.750000 
dram[4]:  6.752941  7.086420  6.284883  6.631902  6.279762  6.400000  7.880000  7.840000  6.834483  6.978873  6.163522  5.862276  6.700000  7.222973  6.230337  6.680723 
dram[5]:  6.573100  6.938272  7.063694  6.634730  7.040000  6.806452  8.252101  7.480916  6.286624  6.714286  5.969512  5.758823  7.119205  6.916129  6.087912  6.404624 
dram[6]:  6.567252  7.298701  6.668674  6.955975  6.218935  6.429448  7.833333  7.651163  6.760274  6.624161  6.080745  5.686047  6.960265  6.811688  6.491428  6.643275 
dram[7]:  6.316384  6.700599  6.774390  6.379310  6.960265  6.993333  7.935484  7.755906  6.756945  6.845070  6.096970  5.843023  6.824676  7.191781  6.236264  6.554914 
dram[8]:  6.734940  6.775758  6.918750  6.943750  6.572327  6.525000  7.833333  7.896000  6.443708  6.886525  6.442307  6.348101  6.603774  6.869281  6.491428  6.649123 
dram[9]:  6.781065  7.030675  6.646707  6.797546  6.411043  6.398773  7.259259  7.785714  6.456954  6.632653  5.917647  6.483871  6.255952  6.737179  6.459302  6.698795 
dram[10]:  6.809524  7.024540  6.696970  7.215686  6.081395  5.634408  7.488550  7.640625  6.100000  6.500000  6.549669  6.549669  7.270270  7.319728  6.822086  7.413333 
average row locality = 185260/27658 = 6.698243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       750       748       741       742       715       714       652       653       669       669       670       667       723       724       754       753 
dram[1]:       747       748       731       730       726       728       653       651       670       668       665       667       727       725       754       752 
dram[2]:       765       765       731       731       727       726       647       644       671       672       667       667       724       724       745       743 
dram[3]:       764       764       726       726       726       725       645       646       672       672       665       666       728       725       744       743 
dram[4]:       764       764       725       725       715       716       665       660       671       671       666       665       720       717       745       745 
dram[5]:       752       752       743       742       716       715       662       660       667       667       665       665       723       720       744       744 
dram[6]:       751       752       741       740       711       708       667       667       667       667       665       664       711       709       760       760 
dram[7]:       746       747       745       744       711       709       664       665       661       660       680       679       711       710       759       758 
dram[8]:       746       746       741       745       709       708       667       667       661       659       679       677       710       711       760       761 
dram[9]:       762       762       744       742       709       707       660       661       663       663       680       679       711       711       747       748 
dram[10]:       760       761       739       738       710       712       661       658       664       663       671       671       724       724       748       748 
total reads: 124780
bank skew: 765/644 = 1.19
chip skew: 11352/11334 = 1.00
number of total write accesses:
dram[0]:       372       372       368       368       338       338       308       308       320       320       316       316       352       352       374       374 
dram[1]:       372       372       356       356       350       350       308       308       320       320       316       316       352       352       374       374 
dram[2]:       384       384       356       356       350       350       308       308       320       320       316       316       352       352       364       364 
dram[3]:       384       384       356       356       350       350       308       308       320       320       314       314       352       352       364       364 
dram[4]:       384       384       356       356       340       340       320       320       320       320       314       314       352       352       364       364 
dram[5]:       372       372       366       366       340       340       320       320       320       320       314       314       352       352       364       364 
dram[6]:       372       372       366       366       340       340       320       320       320       320       314       314       340       340       376       376 
dram[7]:       372       372       366       366       340       340       320       320       312       312       326       326       340       340       376       376 
dram[8]:       372       372       366       366       336       336       320       320       312       312       326       326       340       340       376       376 
dram[9]:       384       384       366       366       336       336       320       320       312       312       326       326       340       340       364       364 
dram[10]:       384       384       366       366       336       336       320       320       312       312       318       318       352       352       364       364 
total reads: 60480
bank skew: 384/308 = 1.25
chip skew: 5504/5496 = 1.00
average mf latency per bank:
dram[0]:       2883      1117      2799      1025      2882      1021      3187      1096      2980      1043      3008      1084      2863      1115      2829      1082
dram[1]:       2908      1120      2818      1070      2858       971      3183      1100      2983      1044      2995      1084      2854      1114      2828      1081
dram[2]:       2869      1067      2816      1072      2855       973      3189      1108      2980      1039      2987      1086      2881      1116      2846      1107
dram[3]:       2852      1068      2831      1075      2857       972      3194      1106      2992      1041      3000      1105      2876      1115      2845      1107
dram[4]:       2852      1067      2831      1078      2909      1027      3132      1050      2994      1039      2994      1110      2877      1122      2849      1106
dram[5]:       2897      1095      2789      1017      2906      1028      3141      1049      2991      1044      2999      1108      2868      1120      2850      1108
dram[6]:       2899      1096      2789      1019      2899      1033      3126      1042      2992      1043      3012      1112      2898      1168      2823      1074
dram[7]:       2881      1105      2785      1016      2898      1032      3157      1046      3012      1100      2972      1053      2897      1169      2826      1075
dram[8]:       2880      1108      2813      1015      2904      1015      3147      1042      3011      1102      2959      1056      2901      1167      2820      1073
dram[9]:       2845      1069      2801      1015      2902      1018      3146      1047      2988      1076      2957      1054      2896      1168      2861      1121
dram[10]:       2849      1070      2795      1018      2911      1021      3144      1051      2984      1078      3005      1090      2866      1115      2858      1121
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504199 n_nop=1431789 n_act=2533 n_pre=2517 n_req=16840 n_rd=45376 n_write=21984 bw_util=0.08956
n_activity=232026 dram_eff=0.5806
bk0: 3000a 1476737i bk1: 2992a 1476844i bk2: 2964a 1476489i bk3: 2968a 1477136i bk4: 2860a 1478913i bk5: 2856a 1478788i bk6: 2608a 1481026i bk7: 2612a 1480395i bk8: 2676a 1480501i bk9: 2676a 1480242i bk10: 2680a 1479955i bk11: 2668a 1480180i bk12: 2892a 1477905i bk13: 2896a 1478076i bk14: 3016a 1475630i bk15: 3012a 1475449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.865671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ffa292e2d10 :  mf: uid=2572018, sid01:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1698676), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504199 n_nop=1431781 n_act=2541 n_pre=2525 n_req=16838 n_rd=45368 n_write=21984 bw_util=0.08955
n_activity=231242 dram_eff=0.5825
bk0: 2988a 1476225i bk1: 2992a 1476163i bk2: 2924a 1477659i bk3: 2920a 1477498i bk4: 2904a 1478319i bk5: 2912a 1478048i bk6: 2612a 1480756i bk7: 2604a 1480597i bk8: 2680a 1480316i bk9: 2672a 1479737i bk10: 2660a 1479616i bk11: 2668a 1479853i bk12: 2908a 1477958i bk13: 2900a 1477804i bk14: 3016a 1476395i bk15: 3008a 1476830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.861002
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504199 n_nop=1431835 n_act=2492 n_pre=2476 n_req=16849 n_rd=45396 n_write=22000 bw_util=0.08961
n_activity=231020 dram_eff=0.5835
bk0: 3060a 1475381i bk1: 3060a 1475919i bk2: 2924a 1477810i bk3: 2924a 1477458i bk4: 2908a 1477439i bk5: 2904a 1477460i bk6: 2588a 1480851i bk7: 2576a 1480796i bk8: 2684a 1479934i bk9: 2688a 1480070i bk10: 2668a 1480221i bk11: 2668a 1480263i bk12: 2896a 1477881i bk13: 2896a 1477652i bk14: 2980a 1476293i bk15: 2972a 1476698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.864906
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7ffa293445b0 :  mf: uid=2572020, sid01:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (1698681), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504199 n_nop=1431816 n_act=2534 n_pre=2518 n_req=16833 n_rd=45347 n_write=21984 bw_util=0.08952
n_activity=231103 dram_eff=0.5827
bk0: 3056a 1475372i bk1: 3056a 1475286i bk2: 2904a 1477605i bk3: 2904a 1477324i bk4: 2904a 1478055i bk5: 2899a 1478662i bk6: 2580a 1481651i bk7: 2584a 1481332i bk8: 2688a 1479709i bk9: 2688a 1480235i bk10: 2660a 1479964i bk11: 2664a 1480217i bk12: 2912a 1477669i bk13: 2900a 1476700i bk14: 2976a 1476729i bk15: 2972a 1477015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.850389
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504199 n_nop=1431849 n_act=2515 n_pre=2499 n_req=16834 n_rd=45336 n_write=22000 bw_util=0.08953
n_activity=231294 dram_eff=0.5823
bk0: 3056a 1475848i bk1: 3056a 1476296i bk2: 2900a 1477734i bk3: 2900a 1477393i bk4: 2860a 1478634i bk5: 2864a 1478421i bk6: 2660a 1480473i bk7: 2640a 1479774i bk8: 2684a 1479883i bk9: 2684a 1480595i bk10: 2664a 1480317i bk11: 2660a 1480394i bk12: 2880a 1477671i bk13: 2868a 1478070i bk14: 2980a 1476465i bk15: 2980a 1476040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.858199
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7ffa28ac68d0 :  mf: uid=2572019, sid01:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (1698679), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504199 n_nop=1431861 n_act=2511 n_pre=2495 n_req=16833 n_rd=45348 n_write=21984 bw_util=0.08953
n_activity=231682 dram_eff=0.5812
bk0: 3008a 1476745i bk1: 3008a 1476414i bk2: 2972a 1476724i bk3: 2968a 1476960i bk4: 2864a 1479563i bk5: 2860a 1478671i bk6: 2648a 1480831i bk7: 2640a 1480713i bk8: 2668a 1480379i bk9: 2668a 1479857i bk10: 2660a 1479874i bk11: 2660a 1480355i bk12: 2892a 1477806i bk13: 2880a 1477629i bk14: 2976a 1476515i bk15: 2976a 1476509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.858898
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504199 n_nop=1431839 n_act=2516 n_pre=2500 n_req=16836 n_rd=45360 n_write=21984 bw_util=0.08954
n_activity=231394 dram_eff=0.5821
bk0: 3004a 1476150i bk1: 3008a 1477034i bk2: 2964a 1477720i bk3: 2960a 1477338i bk4: 2844a 1478509i bk5: 2832a 1478671i bk6: 2668a 1480300i bk7: 2668a 1480320i bk8: 2668a 1479892i bk9: 2668a 1480747i bk10: 2660a 1480017i bk11: 2656a 1479869i bk12: 2844a 1477769i bk13: 2836a 1477911i bk14: 3040a 1475747i bk15: 3040a 1476174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.858231
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504199 n_nop=1431779 n_act=2512 n_pre=2496 n_req=16853 n_rd=45396 n_write=22016 bw_util=0.08963
n_activity=231544 dram_eff=0.5823
bk0: 2984a 1476734i bk1: 2988a 1476216i bk2: 2980a 1476628i bk3: 2976a 1476440i bk4: 2844a 1478888i bk5: 2836a 1478597i bk6: 2656a 1479975i bk7: 2660a 1480129i bk8: 2644a 1480799i bk9: 2640a 1480109i bk10: 2720a 1479058i bk11: 2716a 1480061i bk12: 2844a 1478026i bk13: 2840a 1477720i bk14: 3036a 1475184i bk15: 3032a 1476084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.856584
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504199 n_nop=1431873 n_act=2485 n_pre=2469 n_req=16843 n_rd=45388 n_write=21984 bw_util=0.08958
n_activity=230330 dram_eff=0.585
bk0: 2984a 1476380i bk1: 2984a 1476474i bk2: 2964a 1477689i bk3: 2980a 1476763i bk4: 2836a 1479020i bk5: 2832a 1479175i bk6: 2668a 1479868i bk7: 2668a 1480308i bk8: 2644a 1480542i bk9: 2636a 1480122i bk10: 2716a 1479512i bk11: 2708a 1479750i bk12: 2840a 1477703i bk13: 2844a 1477297i bk14: 3040a 1475494i bk15: 3044a 1476254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.854069
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504199 n_nop=1431767 n_act=2534 n_pre=2518 n_req=16845 n_rd=45396 n_write=21984 bw_util=0.08959
n_activity=231410 dram_eff=0.5823
bk0: 3048a 1475937i bk1: 3048a 1476165i bk2: 2976a 1476473i bk3: 2968a 1477032i bk4: 2836a 1479046i bk5: 2828a 1478488i bk6: 2640a 1479554i bk7: 2644a 1480383i bk8: 2652a 1480120i bk9: 2652a 1480334i bk10: 2720a 1479192i bk11: 2716a 1479561i bk12: 2844a 1478396i bk13: 2844a 1478129i bk14: 2988a 1476249i bk15: 2992a 1475727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.856583
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1504199 n_nop=1431819 n_act=2486 n_pre=2470 n_req=16856 n_rd=45408 n_write=22016 bw_util=0.08965
n_activity=231383 dram_eff=0.5828
bk0: 3040a 1475767i bk1: 3044a 1475525i bk2: 2956a 1476854i bk3: 2952a 1477603i bk4: 2840a 1478111i bk5: 2848a 1478649i bk6: 2644a 1480214i bk7: 2632a 1480460i bk8: 2656a 1480487i bk9: 2652a 1479921i bk10: 2684a 1479978i bk11: 2684a 1479977i bk12: 2896a 1477827i bk13: 2896a 1477811i bk14: 2992a 1476272i bk15: 2992a 1476657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.861185

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8508, Miss = 5674, Miss_rate = 0.667, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[1]: Access = 8476, Miss = 5670, Miss_rate = 0.669, Pending_hits = 696, Reservation_fails = 0
L2_cache_bank[2]: Access = 8480, Miss = 5673, Miss_rate = 0.669, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[3]: Access = 8456, Miss = 5669, Miss_rate = 0.670, Pending_hits = 697, Reservation_fails = 1
L2_cache_bank[4]: Access = 8460, Miss = 5677, Miss_rate = 0.671, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[5]: Access = 8458, Miss = 5672, Miss_rate = 0.671, Pending_hits = 691, Reservation_fails = 0
L2_cache_bank[6]: Access = 8450, Miss = 5670, Miss_rate = 0.671, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[7]: Access = 8450, Miss = 5667, Miss_rate = 0.671, Pending_hits = 693, Reservation_fails = 0
L2_cache_bank[8]: Access = 8486, Miss = 5671, Miss_rate = 0.668, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 8488, Miss = 5663, Miss_rate = 0.667, Pending_hits = 716, Reservation_fails = 0
L2_cache_bank[10]: Access = 8484, Miss = 5672, Miss_rate = 0.669, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[11]: Access = 8480, Miss = 5665, Miss_rate = 0.668, Pending_hits = 722, Reservation_fails = 0
L2_cache_bank[12]: Access = 8476, Miss = 5673, Miss_rate = 0.669, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[13]: Access = 8480, Miss = 5667, Miss_rate = 0.668, Pending_hits = 715, Reservation_fails = 1
L2_cache_bank[14]: Access = 8492, Miss = 5677, Miss_rate = 0.669, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[15]: Access = 8492, Miss = 5672, Miss_rate = 0.668, Pending_hits = 722, Reservation_fails = 0
L2_cache_bank[16]: Access = 8482, Miss = 5673, Miss_rate = 0.669, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[17]: Access = 8478, Miss = 5674, Miss_rate = 0.669, Pending_hits = 716, Reservation_fails = 0
L2_cache_bank[18]: Access = 8478, Miss = 5676, Miss_rate = 0.669, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 8482, Miss = 5673, Miss_rate = 0.669, Pending_hits = 696, Reservation_fails = 0
L2_cache_bank[20]: Access = 8492, Miss = 5677, Miss_rate = 0.669, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[21]: Access = 8492, Miss = 5675, Miss_rate = 0.668, Pending_hits = 687, Reservation_fails = 0
L2_total_cache_accesses = 186520
L2_total_cache_misses = 124780
L2_total_cache_miss_rate = 0.6690
L2_total_cache_pending_hits = 8070
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64433
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60329
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=599904
icnt_total_pkts_simt_to_mem=428440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61116
	minimum = 6
	maximum = 64
Network latency average = 8.45521
	minimum = 6
	maximum = 57
Slowest packet = 280761
Flit latency average = 6.8901
	minimum = 6
	maximum = 53
Slowest flit = 773597
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0222119
	minimum = 0.017577 (at node 5)
	maximum = 0.0263654 (at node 0)
Accepted packet rate average = 0.0222119
	minimum = 0.017577 (at node 5)
	maximum = 0.0263654 (at node 0)
Injected flit rate average = 0.0612194
	minimum = 0.0405034 (at node 5)
	maximum = 0.0811501 (at node 42)
Accepted flit rate average= 0.0612194
	minimum = 0.0563609 (at node 5)
	maximum = 0.0845414 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.79298 (4 samples)
	minimum = 6 (4 samples)
	maximum = 62.75 (4 samples)
Network latency average = 9.28083 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54.5 (4 samples)
Flit latency average = 7.8522 (4 samples)
	minimum = 6 (4 samples)
	maximum = 51 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0158432 (4 samples)
	minimum = 0.0125376 (4 samples)
	maximum = 0.0188047 (4 samples)
Accepted packet rate average = 0.0158432 (4 samples)
	minimum = 0.0125376 (4 samples)
	maximum = 0.0188047 (4 samples)
Injected flit rate average = 0.043667 (4 samples)
	minimum = 0.0288866 (4 samples)
	maximum = 0.0579083 (4 samples)
Accepted flit rate average = 0.043667 (4 samples)
	minimum = 0.0402077 (4 samples)
	maximum = 0.0603034 (4 samples)
Injected packet size average = 2.75619 (4 samples)
Accepted packet size average = 2.75619 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 27 sec (1707 sec)
gpgpu_simulation_rate = 67601 (inst/sec)
gpgpu_simulation_rate = 995 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 41295
gpu_sim_insn = 28848876
gpu_ipc =     698.6046
gpu_tot_sim_cycle = 1962127
gpu_tot_sim_insn = 144244380
gpu_tot_ipc =      73.5143
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 11889
partiton_reqs_in_parallel = 908490
partiton_reqs_in_parallel_total    = 17821754
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.5459
partiton_reqs_in_parallel_util = 908490
partiton_reqs_in_parallel_util_total    = 17821754
gpu_sim_cycle_parition_util = 41295
gpu_tot_sim_cycle_parition_util    = 810082
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 186520
L2_BW  =     106.7402 GB/Sec
L2_BW_total  =      11.2566 GB/Sec
gpu_total_sim_rate=79386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2896140
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8960
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2892958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2896140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
24137, 23209, 23235, 24081, 24134, 23214, 23236, 24074, 4833, 4645, 4657, 4815, 
gpgpu_n_tot_thrd_icount = 166597120
gpgpu_n_tot_w_icount = 5206160
gpgpu_n_stall_shd_mem = 55064
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156920
gpgpu_n_mem_write_global = 75600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3831040
gpgpu_n_store_insn = 2381400
gpgpu_n_shmem_insn = 15776440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 286720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 82
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53538
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145938	W0_Idle:741653	W0_Scoreboard:41845208	W1:302400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2040900	W32:2862860
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1255360 {8:156920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10281600 {136:75600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17712320 {40:37800,136:119120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 604800 {8:75600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 1640 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 1962126 
mrq_lat_table:99863 	16969 	11012 	24514 	27806 	21717 	10471 	9235 	10297 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	121257 	87083 	391 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	146905 	4204 	39 	0 	58045 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	128058 	28284 	604 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	349 	152 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.126904  7.189744  7.118556  7.430108  7.238889  7.114754  8.066667  7.863636  7.866242  7.916667  6.673913  7.205883  7.878613  8.317073  7.413612  7.607527 
dram[1]:  7.259068  6.975124  7.731429  7.428571  7.400000  6.984293  8.294520  8.280822  6.943820  7.051429  6.915254  6.663043  8.597485  7.890173  7.080000  7.034826 
dram[2]:  7.852459  8.118644  7.731429  7.775862  6.766498  6.865979  8.253425  7.805195  7.779874  7.457831  7.045977  6.811111  7.930233  8.472050  7.207254  7.674033 
dram[3]:  7.326530  7.402062  7.573034  7.530726  7.010526  7.155914  8.239726  7.478261  6.765028  7.413174  6.903955  6.909605  8.290909  7.844828  7.055838  7.310526 
dram[4]:  7.479167  7.890110  6.872449  7.126984  6.989305  7.186813  8.739436  8.704226  7.635802  7.779874  6.832402  6.605405  7.640450  8.274390  7.096939  7.559783 
dram[5]:  7.361257  7.725275  7.880000  7.448648  7.649123  7.261111  8.971014  8.240000  6.850000  7.168605  6.714286  6.500000  7.788571  7.683616  6.747573  6.984925 
dram[6]:  7.356021  7.988636  7.403226  7.687151  7.159341  7.303371  8.692307  8.398648  7.295858  7.168605  6.826816  6.494681  7.887574  7.649426  7.228426  7.378238 
dram[7]:  7.179487  7.572973  7.587912  7.187500  7.575582  7.520231  8.920863  8.618055  7.275449  7.269461  6.857924  6.531250  7.660920  7.928571  6.841346  7.218274 
dram[8]:  7.608696  7.486631  7.823864  7.846591  7.529070  7.310734  8.692307  8.753521  6.982759  7.396341  7.206897  7.113636  7.611429  7.705202  7.155779  7.383420 
dram[9]:  7.668449  7.922652  7.624310  7.698324  7.194445  7.183333  8.240000  8.773049  7.325301  7.506173  6.605263  7.165714  7.015790  7.488764  7.255208  7.414894 
dram[10]:  7.617021  7.745946  7.596685  8.130177  6.930481  6.457711  8.138158  8.394558  6.650273  7.111111  7.301775  7.216374  8.216867  8.266666  7.535135  8.011495 
average row locality = 231884/31058 = 7.466160
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       939       937       925       926       888       887       825       826       835       835       832       829       915       916       946       945 
dram[1]:       936       937       912       911       902       904       826       824       836       834       828       830       919       917       946       944 
dram[2]:       957       957       912       912       903       902       820       817       837       838       830       830       916       916       934       932 
dram[3]:       956       956       907       907       902       901       818       819       838       838       828       829       920       917       933       932 
dram[4]:       956       956       906       906       889       890       841       836       837       837       829       828       912       909       934       934 
dram[5]:       941       941       926       925       890       889       838       836       833       833       828       828       915       912       933       933 
dram[6]:       940       941       924       923       885       882       843       843       833       833       828       827       900       898       952       952 
dram[7]:       935       936       928       927       885       883       840       841       825       824       846       845       900       899       951       950 
dram[8]:       935       935       924       928       882       881       843       843       825       823       845       843       899       900       952       953 
dram[9]:       954       954       927       925       882       880       836       837       826       826       846       845       900       900       936       937 
dram[10]:       952       953       922       921       883       885       837       834       827       826       835       835       916       916       937       937 
total reads: 156284
bank skew: 957/817 = 1.17
chip skew: 14216/14200 = 1.00
number of total write accesses:
dram[0]:       465       465       456       456       415       415       385       385       400       400       396       396       448       448       470       470 
dram[1]:       465       465       441       441       430       430       385       385       400       400       396       396       448       448       470       470 
dram[2]:       480       480       441       441       430       430       385       385       400       400       396       396       448       448       457       457 
dram[3]:       480       480       441       441       430       430       385       385       400       400       394       394       448       448       457       457 
dram[4]:       480       480       441       441       418       418       400       400       400       400       394       394       448       448       457       457 
dram[5]:       465       465       453       453       418       418       400       400       400       400       394       394       448       448       457       457 
dram[6]:       465       465       453       453       418       418       400       400       400       400       394       394       433       433       472       472 
dram[7]:       465       465       453       453       418       418       400       400       390       390       409       409       433       433       472       472 
dram[8]:       465       465       453       453       413       413       400       400       390       390       409       409       433       433       472       472 
dram[9]:       480       480       453       453       413       413       400       400       390       390       409       409       433       433       457       457 
dram[10]:       480       480       453       453       413       413       400       400       390       390       399       399       448       448       457       457 
total reads: 75600
bank skew: 480/385 = 1.25
chip skew: 6880/6870 = 1.00
average mf latency per bank:
dram[0]:       2354       937      2298       867      2379       869      2582       916      2437       879      2465       913      2311       925      2306       906
dram[1]:       2373       939      2315       904      2359       829      2579       919      2439       880      2451       913      2306       925      2305       905
dram[2]:       2344       897      2313       906      2357       830      2581       924      2437       877      2445       914      2326       926      2320       926
dram[3]:       2331       898      2323       907      2358       830      2584       923      2448       878      2453       929      2324       926      2319       927
dram[4]:       2331       897      2323       910      2399       873      2539       878      2449       877      2449       933      2321       929      2323       926
dram[5]:       2367       920      2293       862      2397       874      2545       878      2445       881      2453       931      2316       928      2323       927
dram[6]:       2368       921      2293       864      2390       877      2535       873      2445       879      2463       934      2339       966      2304       902
dram[7]:       2352       926      2290       861      2388       877      2557       876      2463       925      2432       888      2338       968      2305       901
dram[8]:       2351       929      2311       861      2395       863      2552       873      2461       927      2421       889      2340       966      2300       901
dram[9]:       2325       899      2303       861      2393       866      2548       876      2446       907      2420       888      2338       967      2333       939
dram[10]:       2327       899      2297       862      2400       869      2547       878      2442       909      2458       917      2314       925      2331       939
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580876 n_nop=1490946 n_act=2821 n_pre=2805 n_req=21076 n_rd=56824 n_write=27480 bw_util=0.1067
n_activity=288500 dram_eff=0.5844
bk0: 3756a 1546392i bk1: 3748a 1546998i bk2: 3700a 1546765i bk3: 3704a 1547489i bk4: 3552a 1549857i bk5: 3548a 1549610i bk6: 3300a 1551891i bk7: 3304a 1550869i bk8: 3340a 1550952i bk9: 3340a 1550884i bk10: 3328a 1550433i bk11: 3316a 1551140i bk12: 3660a 1547441i bk13: 3664a 1547613i bk14: 3784a 1545069i bk15: 3780a 1545127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.876934
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580876 n_nop=1490866 n_act=2861 n_pre=2845 n_req=21076 n_rd=56824 n_write=27480 bw_util=0.1067
n_activity=288247 dram_eff=0.5849
bk0: 3744a 1546336i bk1: 3748a 1546534i bk2: 3648a 1547997i bk3: 3644a 1548130i bk4: 3608a 1549142i bk5: 3616a 1549063i bk6: 3304a 1551447i bk7: 3296a 1551619i bk8: 3344a 1550973i bk9: 3336a 1550753i bk10: 3312a 1550066i bk11: 3320a 1550545i bk12: 3676a 1547189i bk13: 3668a 1547484i bk14: 3784a 1545810i bk15: 3776a 1546803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.875149
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ffa29ab8070 :  mf: uid=3214662, sid09:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (1962121), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580876 n_nop=1490972 n_act=2786 n_pre=2770 n_req=21087 n_rd=56852 n_write=27496 bw_util=0.1067
n_activity=287675 dram_eff=0.5864
bk0: 3828a 1545365i bk1: 3828a 1546466i bk2: 3648a 1548187i bk3: 3648a 1547830i bk4: 3612a 1547824i bk5: 3608a 1548181i bk6: 3280a 1551648i bk7: 3268a 1551706i bk8: 3348a 1550433i bk9: 3352a 1550994i bk10: 3320a 1550785i bk11: 3320a 1551466i bk12: 3664a 1547268i bk13: 3664a 1547461i bk14: 3736a 1546615i bk15: 3728a 1546956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.876734
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580876 n_nop=1490888 n_act=2860 n_pre=2844 n_req=21071 n_rd=56804 n_write=27480 bw_util=0.1066
n_activity=287996 dram_eff=0.5853
bk0: 3824a 1545154i bk1: 3824a 1545203i bk2: 3628a 1547995i bk3: 3628a 1548080i bk4: 3608a 1548767i bk5: 3604a 1549469i bk6: 3272a 1551968i bk7: 3276a 1551888i bk8: 3352a 1549757i bk9: 3352a 1550962i bk10: 3312a 1550574i bk11: 3316a 1551014i bk12: 3680a 1547079i bk13: 3668a 1546281i bk14: 3732a 1546137i bk15: 3728a 1547269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.863973
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ffa29ae7d10 :  mf: uid=3214663, sid09:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (1962125), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580876 n_nop=1490950 n_act=2819 n_pre=2803 n_req=21076 n_rd=56800 n_write=27504 bw_util=0.1067
n_activity=288087 dram_eff=0.5853
bk0: 3824a 1545403i bk1: 3824a 1546455i bk2: 3624a 1548253i bk3: 3624a 1547578i bk4: 3556a 1549058i bk5: 3560a 1549102i bk6: 3364a 1551192i bk7: 3344a 1550462i bk8: 3348a 1550373i bk9: 3348a 1551520i bk10: 3316a 1550922i bk11: 3312a 1551459i bk12: 3648a 1547089i bk13: 3636a 1548112i bk14: 3736a 1545892i bk15: 3736a 1546078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.86841
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580876 n_nop=1490906 n_act=2851 n_pre=2835 n_req=21071 n_rd=56804 n_write=27480 bw_util=0.1066
n_activity=288315 dram_eff=0.5847
bk0: 3764a 1546697i bk1: 3764a 1546596i bk2: 3704a 1547367i bk3: 3700a 1547676i bk4: 3560a 1550305i bk5: 3556a 1549418i bk6: 3352a 1550902i bk7: 3344a 1551009i bk8: 3332a 1550784i bk9: 3332a 1550208i bk10: 3312a 1550238i bk11: 3312a 1551182i bk12: 3660a 1547059i bk13: 3648a 1546973i bk14: 3732a 1546091i bk15: 3732a 1547024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.870861
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580876 n_nop=1490948 n_act=2824 n_pre=2808 n_req=21074 n_rd=56816 n_write=27480 bw_util=0.1066
n_activity=288192 dram_eff=0.585
bk0: 3760a 1546261i bk1: 3764a 1547489i bk2: 3696a 1547824i bk3: 3692a 1547349i bk4: 3540a 1549128i bk5: 3528a 1549742i bk6: 3372a 1551113i bk7: 3372a 1551087i bk8: 3332a 1550354i bk9: 3332a 1551688i bk10: 3312a 1550881i bk11: 3308a 1551236i bk12: 3600a 1547558i bk13: 3592a 1547779i bk14: 3808a 1545320i bk15: 3808a 1546114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.871999
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580876 n_nop=1490836 n_act=2838 n_pre=2822 n_req=21095 n_rd=56860 n_write=27520 bw_util=0.1068
n_activity=288673 dram_eff=0.5846
bk0: 3740a 1546395i bk1: 3744a 1546936i bk2: 3712a 1547104i bk3: 3708a 1547251i bk4: 3540a 1549835i bk5: 3532a 1549471i bk6: 3360a 1550859i bk7: 3364a 1550695i bk8: 3300a 1551246i bk9: 3296a 1550942i bk10: 3384a 1549634i bk11: 3380a 1550629i bk12: 3600a 1547197i bk13: 3596a 1547478i bk14: 3804a 1544710i bk15: 3800a 1545965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.865513
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580876 n_nop=1490998 n_act=2785 n_pre=2769 n_req=21081 n_rd=56844 n_write=27480 bw_util=0.1067
n_activity=287240 dram_eff=0.5871
bk0: 3740a 1546521i bk1: 3740a 1546816i bk2: 3696a 1548410i bk3: 3712a 1547548i bk4: 3528a 1549791i bk5: 3524a 1550374i bk6: 3372a 1550720i bk7: 3372a 1551110i bk8: 3300a 1551293i bk9: 3292a 1550720i bk10: 3380a 1550036i bk11: 3372a 1550840i bk12: 3596a 1547898i bk13: 3600a 1547237i bk14: 3808a 1544276i bk15: 3812a 1545757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.865263
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa29b08310 :  mf: uid=3214664, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1962126), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580876 n_nop=1490930 n_act=2820 n_pre=2804 n_req=21081 n_rd=56842 n_write=27480 bw_util=0.1067
n_activity=288317 dram_eff=0.5849
bk0: 3816a 1545714i bk1: 3816a 1546184i bk2: 3708a 1547382i bk3: 3698a 1547461i bk4: 3528a 1549834i bk5: 3520a 1549239i bk6: 3344a 1549904i bk7: 3348a 1551478i bk8: 3304a 1550987i bk9: 3304a 1551281i bk10: 3384a 1549979i bk11: 3380a 1550144i bk12: 3600a 1547860i bk13: 3600a 1547795i bk14: 3744a 1545926i bk15: 3748a 1545585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.867371
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580876 n_nop=1490920 n_act=2794 n_pre=2778 n_req=21096 n_rd=56864 n_write=27520 bw_util=0.1068
n_activity=288321 dram_eff=0.5853
bk0: 3808a 1545638i bk1: 3812a 1545772i bk2: 3688a 1547861i bk3: 3684a 1548393i bk4: 3532a 1549134i bk5: 3540a 1550079i bk6: 3348a 1550684i bk7: 3336a 1551536i bk8: 3308a 1551650i bk9: 3304a 1550683i bk10: 3340a 1550550i bk11: 3340a 1550860i bk12: 3664a 1548010i bk13: 3664a 1547596i bk14: 3748a 1546203i bk15: 3748a 1546512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.871131

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10621, Miss = 7105, Miss_rate = 0.669, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[1]: Access = 10588, Miss = 7101, Miss_rate = 0.671, Pending_hits = 894, Reservation_fails = 0
L2_cache_bank[2]: Access = 10593, Miss = 7105, Miss_rate = 0.671, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 10570, Miss = 7101, Miss_rate = 0.672, Pending_hits = 894, Reservation_fails = 1
L2_cache_bank[4]: Access = 10575, Miss = 7109, Miss_rate = 0.672, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 10573, Miss = 7104, Miss_rate = 0.672, Pending_hits = 881, Reservation_fails = 0
L2_cache_bank[6]: Access = 10563, Miss = 7102, Miss_rate = 0.672, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[7]: Access = 10562, Miss = 7099, Miss_rate = 0.672, Pending_hits = 884, Reservation_fails = 0
L2_cache_bank[8]: Access = 10600, Miss = 7104, Miss_rate = 0.670, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[9]: Access = 10603, Miss = 7096, Miss_rate = 0.669, Pending_hits = 914, Reservation_fails = 0
L2_cache_bank[10]: Access = 10598, Miss = 7104, Miss_rate = 0.670, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[11]: Access = 10593, Miss = 7097, Miss_rate = 0.670, Pending_hits = 912, Reservation_fails = 0
L2_cache_bank[12]: Access = 10588, Miss = 7105, Miss_rate = 0.671, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[13]: Access = 10593, Miss = 7099, Miss_rate = 0.670, Pending_hits = 907, Reservation_fails = 1
L2_cache_bank[14]: Access = 10608, Miss = 7110, Miss_rate = 0.670, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[15]: Access = 10608, Miss = 7105, Miss_rate = 0.670, Pending_hits = 920, Reservation_fails = 0
L2_cache_bank[16]: Access = 10596, Miss = 7105, Miss_rate = 0.671, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[17]: Access = 10591, Miss = 7106, Miss_rate = 0.671, Pending_hits = 910, Reservation_fails = 0
L2_cache_bank[18]: Access = 10590, Miss = 7107, Miss_rate = 0.671, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[19]: Access = 10595, Miss = 7104, Miss_rate = 0.671, Pending_hits = 898, Reservation_fails = 0
L2_cache_bank[20]: Access = 10608, Miss = 7109, Miss_rate = 0.670, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[21]: Access = 10608, Miss = 7107, Miss_rate = 0.670, Pending_hits = 879, Reservation_fails = 0
L2_total_cache_accesses = 233024
L2_total_cache_misses = 156284
L2_total_cache_miss_rate = 0.6707
L2_total_cache_pending_hits = 10777
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65636
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80817
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=749264
icnt_total_pkts_simt_to_mem=535424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62469
	minimum = 6
	maximum = 50
Network latency average = 8.43509
	minimum = 6
	maximum = 50
Slowest packet = 374979
Flit latency average = 6.87875
	minimum = 6
	maximum = 46
Slowest flit = 1033883
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0225234
	minimum = 0.0178234 (at node 0)
	maximum = 0.0267351 (at node 7)
Accepted packet rate average = 0.0225234
	minimum = 0.0178234 (at node 0)
	maximum = 0.0267351 (at node 7)
Injected flit rate average = 0.0620778
	minimum = 0.0410713 (at node 0)
	maximum = 0.082288 (at node 42)
Accepted flit rate average= 0.0620778
	minimum = 0.0571512 (at node 0)
	maximum = 0.0857267 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.55932 (5 samples)
	minimum = 6 (5 samples)
	maximum = 60.2 (5 samples)
Network latency average = 9.11168 (5 samples)
	minimum = 6 (5 samples)
	maximum = 53.6 (5 samples)
Flit latency average = 7.65751 (5 samples)
	minimum = 6 (5 samples)
	maximum = 50 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0171792 (5 samples)
	minimum = 0.0135948 (5 samples)
	maximum = 0.0203908 (5 samples)
Accepted packet rate average = 0.0171792 (5 samples)
	minimum = 0.0135948 (5 samples)
	maximum = 0.0203908 (5 samples)
Injected flit rate average = 0.0473492 (5 samples)
	minimum = 0.0313236 (5 samples)
	maximum = 0.0627842 (5 samples)
Accepted flit rate average = 0.0473492 (5 samples)
	minimum = 0.0435964 (5 samples)
	maximum = 0.065388 (5 samples)
Injected packet size average = 2.75618 (5 samples)
Accepted packet size average = 2.75618 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 17 sec (1817 sec)
gpgpu_simulation_rate = 79386 (inst/sec)
gpgpu_simulation_rate = 1079 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 6: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 41622
gpu_sim_insn = 28848876
gpu_ipc =     693.1160
gpu_tot_sim_cycle = 2225899
gpu_tot_sim_insn = 173093256
gpu_tot_ipc =      77.7633
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 12694
partiton_reqs_in_parallel = 915684
partiton_reqs_in_parallel_total    = 18730244
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.8261
partiton_reqs_in_parallel_util = 915684
partiton_reqs_in_parallel_util_total    = 18730244
gpu_sim_cycle_parition_util = 41622
gpu_tot_sim_cycle_parition_util    = 851377
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 233024
L2_BW  =     105.9016 GB/Sec
L2_BW_total  =      11.9030 GB/Sec
gpu_total_sim_rate=89871

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3475368
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1518
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3472186
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3475368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
28964, 27847, 27882, 28899, 28961, 27861, 27883, 28887, 4833, 4645, 4657, 4815, 
gpgpu_n_tot_thrd_icount = 199916544
gpgpu_n_tot_w_icount = 6247392
gpgpu_n_stall_shd_mem = 55094
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188304
gpgpu_n_mem_write_global = 90720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4597248
gpgpu_n_store_insn = 2857680
gpgpu_n_shmem_insn = 18931728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53553
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:175159	W0_Idle:757503	W0_Scoreboard:43090526	W1:362880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2449080	W32:3435432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506432 {8:188304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12337920 {136:90720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21254784 {40:45360,136:142944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 725760 {8:90720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 1407 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 2225898 
mrq_lat_table:123012 	19557 	12980 	30525 	34892 	25711 	11871 	9663 	10297 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	147114 	107684 	437 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	183967 	5313 	43 	0 	66374 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	154054 	33615 	661 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	15120 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	428 	156 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  6.362264  6.354717  6.227612  6.423077  6.179688  6.249012  6.876191  6.689815  6.780822  6.875000  5.714286  6.078189  6.528226  6.893617  6.441065  6.562016 
dram[1]:  6.399240  6.035842  6.411765  6.284616  6.125000  5.974170  6.816038  7.004854  6.040650  6.008097  6.000000  5.935743  6.935897  6.484000  6.227941  6.108303 
dram[2]:  6.764706  6.872510  6.566265  6.240458  5.883636  5.858696  6.918269  6.353982  6.668161  6.305085  6.132780  5.935743  6.506024  6.639344  6.098901  6.470817 
dram[3]:  6.385185  6.530303  6.174242  6.293437  6.078948  6.029851  6.842857  6.334802  5.745174  6.278481  5.935484  5.845238  6.823529  6.458168  6.140222  6.251880 
dram[4]:  6.580153  6.951613  5.776596  6.011070  5.940075  6.248032  6.920561  6.833333  6.759091  6.668161  6.036885  5.750000  6.489960  6.863830  6.166667  6.607143 
dram[5]:  6.517375  6.806452  6.588933  6.744939  6.425101  6.100000  7.245098  6.897196  5.932000  6.283898  5.818182  5.683398  6.802521  6.464000  5.985611  6.095238 
dram[6]:  6.318352  6.861789  6.453488  6.682731  6.080769  6.362903  6.834101  6.929906  6.591111  6.392241  6.082644  5.636015  6.434959  6.298805  6.241758  6.382022 
dram[7]:  6.161172  6.705179  6.519531  6.132353  6.426829  6.290837  7.219512  6.985849  6.012346  5.959184  5.948819  5.655431  6.357430  6.302789  5.913195  6.189091 
dram[8]:  6.674603  6.347170  6.555118  6.468992  6.386179  6.205534  7.305418  6.995283  6.138656  6.288793  6.317992  6.417021  6.277778  6.332000  6.334572  6.338290 
dram[9]:  6.498113  6.752941  6.390805  6.383142  6.185040  6.326613  6.897196  7.275862  6.306035  6.306035  5.701887  6.138211  6.019011  6.159533  6.314394  6.366412 
dram[10]:  6.615385  6.593870  6.420849  6.896266  5.843866  5.682311  7.033333  6.985782  5.975510  6.121339  6.296610  6.350427  6.558704  6.639344  6.541176  6.725806 
average row locality = 278508/43760 = 6.364442
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1128      1126      1117      1118      1075      1074       982       983      1005      1005      1006      1003      1091      1092      1133      1132 
dram[1]:      1125      1126      1101      1100      1092      1094       983       981      1006      1004      1002      1004      1095      1093      1133      1131 
dram[2]:      1149      1149      1101      1101      1093      1092       977       974      1007      1008      1004      1004      1092      1092      1119      1117 
dram[3]:      1148      1148      1096      1096      1092      1091       975       976      1008      1008      1001      1002      1096      1093      1118      1117 
dram[4]:      1148      1148      1095      1095      1076      1077      1001       996      1007      1007      1002      1001      1088      1085      1119      1119 
dram[5]:      1130      1130      1118      1117      1077      1076       998       996      1003      1003      1001      1001      1091      1088      1118      1118 
dram[6]:      1129      1130      1116      1115      1071      1068      1003      1003      1003      1003      1001      1000      1073      1071      1140      1140 
dram[7]:      1124      1125      1120      1119      1071      1069      1000      1001       993       992      1022      1021      1073      1072      1139      1138 
dram[8]:      1124      1124      1116      1120      1067      1066      1003      1003       993       991      1021      1019      1072      1073      1140      1141 
dram[9]:      1146      1146      1119      1117      1067      1065       996       997       995       995      1022      1021      1073      1073      1121      1122 
dram[10]:      1144      1145      1114      1113      1068      1070       997       994       996       995      1009      1009      1092      1092      1122      1122 
total reads: 187788
bank skew: 1149/974 = 1.18
chip skew: 17082/17064 = 1.00
number of total write accesses:
dram[0]:       558       558       552       552       507       507       462       462       480       480       474       474       528       528       561       561 
dram[1]:       558       558       534       534       525       525       462       462       480       480       474       474       528       528       561       561 
dram[2]:       576       576       534       534       525       525       462       462       480       480       474       474       528       528       546       546 
dram[3]:       576       576       534       534       525       525       462       462       480       480       471       471       528       528       546       546 
dram[4]:       576       576       534       534       510       510       480       480       480       480       471       471       528       528       546       546 
dram[5]:       558       558       549       549       510       510       480       480       480       480       471       471       528       528       546       546 
dram[6]:       558       558       549       549       510       510       480       480       480       480       471       471       510       510       564       564 
dram[7]:       558       558       549       549       510       510       480       480       468       468       489       489       510       510       564       564 
dram[8]:       558       558       549       549       504       504       480       480       468       468       489       489       510       510       564       564 
dram[9]:       576       576       549       549       504       504       480       480       468       468       489       489       510       510       546       546 
dram[10]:       576       576       549       549       504       504       480       480       468       468       477       477       528       528       546       546 
total reads: 90720
bank skew: 576/462 = 1.25
chip skew: 8256/8244 = 1.00
average mf latency per bank:
dram[0]:       2003       818      1945       756      2003       754      2206       804      2070       769      2090       797      1988       816      1971       795
dram[1]:       2019       820      1960       786      1988       721      2202       806      2072       770      2078       796      1984       816      1969       794
dram[2]:       1997       785      1958       788      1985       721      2203       810      2070       767      2074       797      2000       817      1981       811
dram[3]:       1986       785      1966       788      1987       721      2204       809      2080       769      2082       810      2001       817      1980       812
dram[4]:       1984       785      1965       792      2021       757      2169       772      2081       767      2078       813      1996       819      1983       810
dram[5]:       2015       803      1940       750      2020       758      2173       771      2077       770      2081       811      1992       819      1983       812
dram[6]:       2015       805      1939       752      2014       761      2165       768      2077       768      2089       815      2013       850      1968       791
dram[7]:       2000       809      1939       751      2012       760      2184       770      2092       807      2066       776      2011       853      1968       790
dram[8]:       2000       811      1956       751      2018       749      2180       768      2090       809      2055       777      2014       851      1965       791
dram[9]:       1979       787      1950       750      2016       752      2175       771      2076       791      2055       776      2011       852      1993       821
dram[10]:       1980       786      1943       751      2023       754      2174       772      2074       794      2086       800      1991       817      1990       822
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658161 n_nop=1549051 n_act=3935 n_pre=3919 n_req=25314 n_rd=68280 n_write=32976 bw_util=0.1221
n_activity=350241 dram_eff=0.5782
bk0: 4512a 1616128i bk1: 4504a 1616630i bk2: 4468a 1616600i bk3: 4472a 1617160i bk4: 4300a 1619819i bk5: 4296a 1619685i bk6: 3928a 1622719i bk7: 3932a 1621937i bk8: 4020a 1621931i bk9: 4020a 1622053i bk10: 4024a 1620972i bk11: 4012a 1621747i bk12: 4364a 1617834i bk13: 4368a 1618012i bk14: 4532a 1614665i bk15: 4528a 1614894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.896981
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ffa2a2b5aa0 :  mf: uid=3857307, sid17:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2225895), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658161 n_nop=1548859 n_act=4031 n_pre=4015 n_req=25314 n_rd=68280 n_write=32976 bw_util=0.1221
n_activity=350566 dram_eff=0.5777
bk0: 4500a 1616158i bk1: 4504a 1616402i bk2: 4404a 1617443i bk3: 4400a 1618295i bk4: 4368a 1618717i bk5: 4376a 1619181i bk6: 3932a 1622213i bk7: 3924a 1622799i bk8: 4024a 1621707i bk9: 4016a 1621605i bk10: 4008a 1620490i bk11: 4016a 1621180i bk12: 4380a 1617626i bk13: 4372a 1617614i bk14: 4532a 1615593i bk15: 4524a 1616707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.894931
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658161 n_nop=1548913 n_act=3974 n_pre=3958 n_req=25329 n_rd=68316 n_write=33000 bw_util=0.1222
n_activity=349918 dram_eff=0.5791
bk0: 4596a 1614616i bk1: 4596a 1615693i bk2: 4404a 1617581i bk3: 4404a 1617480i bk4: 4372a 1617489i bk5: 4368a 1618071i bk6: 3908a 1622435i bk7: 3896a 1622474i bk8: 4028a 1621184i bk9: 4032a 1621973i bk10: 4016a 1621671i bk11: 4016a 1622275i bk12: 4368a 1617444i bk13: 4368a 1617558i bk14: 4476a 1616585i bk15: 4468a 1616799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.900036
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658161 n_nop=1548841 n_act=4050 n_pre=4034 n_req=25309 n_rd=68260 n_write=32976 bw_util=0.1221
n_activity=350350 dram_eff=0.5779
bk0: 4592a 1614582i bk1: 4592a 1614938i bk2: 4384a 1617197i bk3: 4384a 1617694i bk4: 4368a 1618209i bk5: 4364a 1618821i bk6: 3900a 1622873i bk7: 3904a 1622908i bk8: 4032a 1620112i bk9: 4032a 1621816i bk10: 4004a 1621343i bk11: 4008a 1621510i bk12: 4384a 1617458i bk13: 4372a 1616495i bk14: 4472a 1615627i bk15: 4468a 1616974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.887808
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658161 n_nop=1548995 n_act=3963 n_pre=3947 n_req=25314 n_rd=68256 n_write=33000 bw_util=0.1221
n_activity=350054 dram_eff=0.5785
bk0: 4592a 1615243i bk1: 4592a 1616182i bk2: 4380a 1617581i bk3: 4380a 1617058i bk4: 4304a 1618288i bk5: 4308a 1619154i bk6: 4004a 1622068i bk7: 3984a 1620973i bk8: 4028a 1620964i bk9: 4028a 1622667i bk10: 4008a 1622050i bk11: 4004a 1622221i bk12: 4352a 1617487i bk13: 4340a 1618722i bk14: 4476a 1615730i bk15: 4476a 1616308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.890611
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7ffa2a21f110 :  mf: uid=3857308, sid17:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (2225898), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658161 n_nop=1549004 n_act=3969 n_pre=3953 n_req=25309 n_rd=68259 n_write=32976 bw_util=0.1221
n_activity=350332 dram_eff=0.5779
bk0: 4520a 1616590i bk1: 4520a 1616522i bk2: 4472a 1617016i bk3: 4468a 1617603i bk4: 4308a 1620145i bk5: 4303a 1619729i bk6: 3992a 1621754i bk7: 3984a 1621982i bk8: 4012a 1620941i bk9: 4012a 1621224i bk10: 4004a 1620361i bk11: 4004a 1621493i bk12: 4364a 1617560i bk13: 4352a 1617012i bk14: 4472a 1615884i bk15: 4472a 1616497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.888272
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658161 n_nop=1549025 n_act=3956 n_pre=3940 n_req=25310 n_rd=68264 n_write=32976 bw_util=0.1221
n_activity=349713 dram_eff=0.579
bk0: 4516a 1615805i bk1: 4520a 1617368i bk2: 4464a 1617190i bk3: 4460a 1616945i bk4: 4284a 1618519i bk5: 4272a 1619693i bk6: 4012a 1621878i bk7: 4012a 1621780i bk8: 4012a 1621081i bk9: 4012a 1622761i bk10: 4004a 1622004i bk11: 4000a 1621896i bk12: 4292a 1617602i bk13: 4284a 1618160i bk14: 4560a 1614875i bk15: 4560a 1615796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.890266
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7ffa2a34a240 :  mf: uid=3857306, sid17:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (2225898), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658161 n_nop=1548761 n_act=4038 n_pre=4022 n_req=25335 n_rd=68316 n_write=33024 bw_util=0.1222
n_activity=351029 dram_eff=0.5774
bk0: 4496a 1615927i bk1: 4500a 1616849i bk2: 4480a 1616830i bk3: 4476a 1616665i bk4: 4284a 1619998i bk5: 4276a 1619339i bk6: 4000a 1621363i bk7: 4004a 1621629i bk8: 3972a 1622011i bk9: 3968a 1621633i bk10: 4088a 1620028i bk11: 4084a 1621282i bk12: 4292a 1617527i bk13: 4288a 1617717i bk14: 4556a 1614433i bk15: 4552a 1615896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.885196
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658161 n_nop=1549055 n_act=3927 n_pre=3911 n_req=25317 n_rd=68292 n_write=32976 bw_util=0.1221
n_activity=349536 dram_eff=0.5794
bk0: 4496a 1616352i bk1: 4496a 1616574i bk2: 4464a 1617834i bk3: 4480a 1616964i bk4: 4268a 1619911i bk5: 4264a 1620681i bk6: 4012a 1621743i bk7: 4012a 1621786i bk8: 3972a 1622381i bk9: 3964a 1621902i bk10: 4084a 1620776i bk11: 4076a 1621866i bk12: 4288a 1618215i bk13: 4292a 1617322i bk14: 4560a 1613987i bk15: 4564a 1615395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.890023
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658161 n_nop=1548937 n_act=3982 n_pre=3966 n_req=25319 n_rd=68300 n_write=32976 bw_util=0.1222
n_activity=350460 dram_eff=0.578
bk0: 4584a 1615156i bk1: 4584a 1615724i bk2: 4476a 1617142i bk3: 4468a 1617169i bk4: 4268a 1619637i bk5: 4260a 1619707i bk6: 3984a 1620772i bk7: 3988a 1622389i bk8: 3980a 1621796i bk9: 3980a 1622113i bk10: 4088a 1620125i bk11: 4084a 1620558i bk12: 4292a 1618220i bk13: 4292a 1618043i bk14: 4484a 1615367i bk15: 4488a 1615774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.89025
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1658161 n_nop=1548953 n_act=3936 n_pre=3920 n_req=25338 n_rd=68328 n_write=33024 bw_util=0.1222
n_activity=350530 dram_eff=0.5783
bk0: 4576a 1615385i bk1: 4580a 1615426i bk2: 4456a 1617284i bk3: 4452a 1618391i bk4: 4272a 1618548i bk5: 4280a 1620106i bk6: 3988a 1621670i bk7: 3976a 1622629i bk8: 3984a 1622608i bk9: 3980a 1621626i bk10: 4036a 1621114i bk11: 4036a 1621501i bk12: 4368a 1618320i bk13: 4368a 1617730i bk14: 4488a 1616049i bk15: 4488a 1616269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.891081

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12734, Miss = 8537, Miss_rate = 0.670, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[1]: Access = 12700, Miss = 8533, Miss_rate = 0.672, Pending_hits = 1093, Reservation_fails = 0
L2_cache_bank[2]: Access = 12706, Miss = 8537, Miss_rate = 0.672, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[3]: Access = 12684, Miss = 8533, Miss_rate = 0.673, Pending_hits = 1093, Reservation_fails = 1
L2_cache_bank[4]: Access = 12690, Miss = 8542, Miss_rate = 0.673, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[5]: Access = 12687, Miss = 8537, Miss_rate = 0.673, Pending_hits = 1085, Reservation_fails = 0
L2_cache_bank[6]: Access = 12675, Miss = 8534, Miss_rate = 0.673, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 12675, Miss = 8531, Miss_rate = 0.673, Pending_hits = 1086, Reservation_fails = 0
L2_cache_bank[8]: Access = 12715, Miss = 8536, Miss_rate = 0.671, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[9]: Access = 12718, Miss = 8528, Miss_rate = 0.671, Pending_hits = 1114, Reservation_fails = 0
L2_cache_bank[10]: Access = 12712, Miss = 8536, Miss_rate = 0.671, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 12706, Miss = 8529, Miss_rate = 0.671, Pending_hits = 1103, Reservation_fails = 0
L2_cache_bank[12]: Access = 12700, Miss = 8536, Miss_rate = 0.672, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[13]: Access = 12706, Miss = 8530, Miss_rate = 0.671, Pending_hits = 1108, Reservation_fails = 1
L2_cache_bank[14]: Access = 12724, Miss = 8542, Miss_rate = 0.671, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[15]: Access = 12724, Miss = 8537, Miss_rate = 0.671, Pending_hits = 1113, Reservation_fails = 0
L2_cache_bank[16]: Access = 12709, Miss = 8536, Miss_rate = 0.672, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 12703, Miss = 8537, Miss_rate = 0.672, Pending_hits = 1117, Reservation_fails = 0
L2_cache_bank[18]: Access = 12703, Miss = 8539, Miss_rate = 0.672, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[19]: Access = 12709, Miss = 8536, Miss_rate = 0.672, Pending_hits = 1094, Reservation_fails = 0
L2_cache_bank[20]: Access = 12724, Miss = 8542, Miss_rate = 0.671, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[21]: Access = 12724, Miss = 8540, Miss_rate = 0.671, Pending_hits = 1064, Reservation_fails = 0
L2_total_cache_accesses = 279528
L2_total_cache_misses = 187788
L2_total_cache_miss_rate = 0.6718
L2_total_cache_pending_hits = 13602
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 97201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90569
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=898624
icnt_total_pkts_simt_to_mem=642408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55872
	minimum = 6
	maximum = 52
Network latency average = 8.35747
	minimum = 6
	maximum = 47
Slowest packet = 466928
Flit latency average = 6.75743
	minimum = 6
	maximum = 43
Slowest flit = 1286920
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223464
	minimum = 0.0176834 (at node 0)
	maximum = 0.0265251 (at node 15)
Accepted packet rate average = 0.0223464
	minimum = 0.0176834 (at node 0)
	maximum = 0.0265251 (at node 15)
Injected flit rate average = 0.0615901
	minimum = 0.0407487 (at node 0)
	maximum = 0.0816415 (at node 42)
Accepted flit rate average= 0.0615901
	minimum = 0.0567021 (at node 0)
	maximum = 0.0850532 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.39255 (6 samples)
	minimum = 6 (6 samples)
	maximum = 58.8333 (6 samples)
Network latency average = 8.98598 (6 samples)
	minimum = 6 (6 samples)
	maximum = 52.5 (6 samples)
Flit latency average = 7.5075 (6 samples)
	minimum = 6 (6 samples)
	maximum = 48.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0180404 (6 samples)
	minimum = 0.0142762 (6 samples)
	maximum = 0.0214132 (6 samples)
Accepted packet rate average = 0.0180404 (6 samples)
	minimum = 0.0142762 (6 samples)
	maximum = 0.0214132 (6 samples)
Injected flit rate average = 0.0497226 (6 samples)
	minimum = 0.0328944 (6 samples)
	maximum = 0.0659271 (6 samples)
Accepted flit rate average = 0.0497226 (6 samples)
	minimum = 0.0457807 (6 samples)
	maximum = 0.0686656 (6 samples)
Injected packet size average = 2.75618 (6 samples)
Accepted packet size average = 2.75618 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 6 sec (1926 sec)
gpgpu_simulation_rate = 89871 (inst/sec)
gpgpu_simulation_rate = 1155 (cycle/sec)
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 41358
gpu_sim_insn = 28848876
gpu_ipc =     697.5404
gpu_tot_sim_cycle = 2489407
gpu_tot_sim_insn = 201942132
gpu_tot_ipc =      81.1206
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 13765
partiton_reqs_in_parallel = 909876
partiton_reqs_in_parallel_total    = 19645928
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.2573
partiton_reqs_in_parallel_util = 909876
partiton_reqs_in_parallel_util_total    = 19645928
gpu_sim_cycle_parition_util = 41358
gpu_tot_sim_cycle_parition_util    = 892999
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 279528
L2_BW  =     106.5776 GB/Sec
L2_BW_total  =      12.4136 GB/Sec
gpu_total_sim_rate=99185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4054596
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12544
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4051414
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4054596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
33790, 32480, 32529, 33718, 33792, 32500, 32533, 33703, 9668, 9287, 9310, 6014, 
gpgpu_n_tot_thrd_icount = 233235968
gpgpu_n_tot_w_icount = 7288624
gpgpu_n_stall_shd_mem = 55119
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 219688
gpgpu_n_mem_write_global = 105840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5363456
gpgpu_n_store_insn = 3333960
gpgpu_n_shmem_insn = 22087016
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 401408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:204500	W0_Idle:772510	W0_Scoreboard:44325091	W1:423360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2857260	W32:4008004
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1757504 {8:219688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14394240 {136:105840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24797248 {40:52920,136:166768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 846720 {8:105840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 1240 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 2489406 
mrq_lat_table:148644 	24179 	15530 	34754 	39693 	28843 	13151 	10021 	10317 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	176907 	124343 	489 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	220940 	6526 	45 	0 	74690 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	179622 	39317 	775 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	30240 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	508 	158 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  6.954063  6.946997  6.693103  6.886525  6.760148  6.832089  7.462555  7.212766  7.526087  7.625551  6.128114  6.486793  7.062963  7.482353  7.053381  7.125899 
dram[1]:  7.043011  6.575251  6.963370  6.785714  6.618374  6.465517  7.337662  7.329004  6.636015  6.553030  6.611538  6.397769  7.583333  7.123134  6.606667  6.491803 
dram[2]:  7.373626  7.483272  7.014760  6.693662  6.417808  6.392491  7.506667  6.938272  7.405983  7.020243  6.593870  6.350554  7.146068  7.282443  6.690722  7.021661 
dram[3]:  6.986111  7.084507  6.723404  6.844765  6.571930  6.568421  7.303030  6.752000  6.192857  6.669231  6.399254  6.355556  7.468750  7.096654  6.508361  6.615646 
dram[4]:  7.134752  7.507463  6.233552  6.467577  6.471831  6.836431  7.519481  7.433476  7.312236  7.220833  6.549618  6.305147  7.131086  7.573705  6.760417  7.211111 
dram[5]:  7.111913  7.242647  7.147602  7.250937  6.811111  6.404181  7.775785  7.433476  6.333333  6.675676  6.328413  6.146954  7.391473  7.000000  6.401316  6.465117 
dram[6]:  6.860627  7.296296  7.010870  7.243446  6.714286  6.958175  7.431624  7.528139  6.971774  6.780392  6.647287  6.143369  7.064394  6.925651  6.752542  6.892734 
dram[7]:  6.749141  7.304833  7.076643  6.682759  6.865169  6.682482  7.819820  7.519481  6.402256  6.350746  6.470588  6.128920  6.933085  6.827839  6.340765  6.524590 
dram[8]:  7.167883  6.843205  7.166667  7.025362  7.030888  6.740741  7.904545  7.593886  6.524904  6.670588  6.844358  6.944664  6.955224  7.011278  6.845361  6.848797 
dram[9]:  7.102474  7.362638  6.996390  6.989170  6.670330  6.916350  7.563319  7.806306  6.898786  6.898786  6.175438  6.612782  6.543859  6.684588  6.862676  6.866197 
dram[10]:  7.223022  7.149466  7.029091  7.459459  6.415493  6.246575  7.567686  7.521739  6.361940  6.553846  6.761719  6.869048  7.200000  7.282443  7.039711  7.169117 
average row locality = 325132/47148 = 6.895987
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1317      1315      1301      1302      1248      1247      1155      1156      1171      1171      1168      1165      1283      1284      1325      1324 
dram[1]:      1314      1315      1282      1281      1268      1270      1156      1154      1172      1170      1165      1167      1287      1285      1325      1323 
dram[2]:      1341      1341      1282      1282      1269      1268      1150      1147      1173      1174      1167      1167      1284      1284      1308      1306 
dram[3]:      1340      1340      1277      1277      1268      1267      1148      1149      1174      1174      1164      1165      1288      1285      1307      1306 
dram[4]:      1340      1340      1276      1276      1250      1251      1177      1172      1173      1173      1165      1164      1280      1277      1308      1308 
dram[5]:      1319      1319      1301      1300      1251      1250      1174      1172      1169      1169      1164      1164      1283      1280      1307      1307 
dram[6]:      1318      1319      1299      1298      1245      1242      1179      1179      1169      1169      1164      1163      1262      1260      1332      1332 
dram[7]:      1313      1314      1303      1302      1245      1243      1176      1177      1157      1156      1188      1187      1262      1261      1331      1330 
dram[8]:      1313      1313      1299      1303      1240      1239      1179      1179      1157      1155      1187      1185      1261      1262      1332      1333 
dram[9]:      1338      1338      1302      1300      1240      1238      1172      1173      1158      1158      1188      1187      1262      1262      1310      1311 
dram[10]:      1336      1337      1297      1296      1241      1243      1173      1170      1159      1158      1173      1173      1284      1284      1311      1311 
total reads: 219292
bank skew: 1341/1147 = 1.17
chip skew: 19946/19929 = 1.00
number of total write accesses:
dram[0]:       651       651       640       640       584       584       539       539       560       560       554       554       624       624       657       657 
dram[1]:       651       651       619       619       605       605       539       539       560       560       554       554       624       624       657       657 
dram[2]:       672       672       619       619       605       605       539       539       560       560       554       554       624       624       639       639 
dram[3]:       672       672       619       619       605       605       539       539       560       560       551       551       624       624       639       639 
dram[4]:       672       672       619       619       588       588       560       560       560       560       551       551       624       624       639       639 
dram[5]:       651       651       636       636       588       588       560       560       560       560       551       551       624       624       639       639 
dram[6]:       651       651       636       636       588       588       560       560       560       560       551       551       603       603       660       660 
dram[7]:       651       651       636       636       588       588       560       560       546       546       572       572       603       603       660       660 
dram[8]:       651       651       636       636       581       581       560       560       546       546       572       572       603       603       660       660 
dram[9]:       672       672       636       636       581       581       560       560       546       546       572       572       603       603       639       639 
dram[10]:       672       672       636       636       581       581       560       560       546       546       558       558       624       624       639       639 
total reads: 105840
bank skew: 672/539 = 1.25
chip skew: 9632/9618 = 1.00
average mf latency per bank:
dram[0]:       1753       732      1709       681      1765       683      1918       718      1812       691      1832       716      1725       725      1721       711
dram[1]:       1765       734      1722       708      1752       654      1915       721      1813       692      1820       715      1724       726      1720       710
dram[2]:       1747       705      1720       710      1750       654      1915       722      1812       690      1816       716      1736       727      1731       725
dram[3]:       1738       705      1726       709      1751       654      1916       722      1821       691      1822       726      1738       726      1729       727
dram[4]:       1737       704      1725       712      1780       685      1887       691      1821       690      1819       729      1732       728      1733       724
dram[5]:       1763       720      1706       677      1779       686      1890       690      1817       692      1821       727      1729       727      1732       726
dram[6]:       1763       722      1705       679      1774       688      1884       688      1818       691      1828       730      1747       754      1721       708
dram[7]:       1749       725      1704       678      1771       688      1899       690      1831       724      1809       697      1746       756      1720       707
dram[8]:       1749       727      1718       678      1778       678      1897       688      1829       726      1800       698      1747       755      1717       708
dram[9]:       1731       706      1714       677      1775       680      1891       690      1818       711      1800       697      1746       756      1741       734
dram[10]:       1732       705      1707       678      1781       682      1891       690      1817       713      1827       718      1728       726      1739       735
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1734955 n_nop=1608317 n_act=4227 n_pre=4211 n_req=29550 n_rd=79728 n_write=38472 bw_util=0.1363
n_activity=407134 dram_eff=0.5806
bk0: 5268a 1686330i bk1: 5260a 1687241i bk2: 5204a 1686642i bk3: 5208a 1687610i bk4: 4992a 1690498i bk5: 4988a 1691023i bk6: 4620a 1693995i bk7: 4624a 1693186i bk8: 4684a 1692960i bk9: 4684a 1692835i bk10: 4672a 1691764i bk11: 4660a 1692836i bk12: 5132a 1687672i bk13: 5136a 1687836i bk14: 5300a 1684398i bk15: 5296a 1684965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.90426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1734955 n_nop=1608073 n_act=4345 n_pre=4329 n_req=29552 n_rd=79736 n_write=38472 bw_util=0.1363
n_activity=407591 dram_eff=0.58
bk0: 5256a 1686238i bk1: 5260a 1687106i bk2: 5128a 1688068i bk3: 5124a 1689261i bk4: 5072a 1689432i bk5: 5080a 1690039i bk6: 4624a 1693105i bk7: 4616a 1693956i bk8: 4688a 1692375i bk9: 4680a 1692578i bk10: 4660a 1691384i bk11: 4668a 1692262i bk12: 5148a 1687203i bk13: 5140a 1687678i bk14: 5300a 1684875i bk15: 5292a 1686728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.904617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ffa2a946e40 :  mf: uid=4499950, sid25:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (2489401), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1734955 n_nop=1608183 n_act=4260 n_pre=4244 n_req=29567 n_rd=79772 n_write=38496 bw_util=0.1363
n_activity=406913 dram_eff=0.5813
bk0: 5364a 1684677i bk1: 5364a 1686156i bk2: 5128a 1688197i bk3: 5128a 1688246i bk4: 5076a 1688196i bk5: 5072a 1688885i bk6: 4600a 1693354i bk7: 4588a 1693906i bk8: 4692a 1692530i bk9: 4696a 1692994i bk10: 4668a 1692384i bk11: 4668a 1692826i bk12: 5136a 1687527i bk13: 5136a 1687580i bk14: 5232a 1686329i bk15: 5224a 1687112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.909748
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1734955 n_nop=1608027 n_act=4378 n_pre=4362 n_req=29547 n_rd=79716 n_write=38472 bw_util=0.1362
n_activity=407370 dram_eff=0.5802
bk0: 5360a 1684247i bk1: 5360a 1684988i bk2: 5108a 1687735i bk3: 5108a 1688413i bk4: 5072a 1688784i bk5: 5068a 1689262i bk6: 4592a 1693425i bk7: 4596a 1693914i bk8: 4696a 1691060i bk9: 4696a 1693066i bk10: 4656a 1692884i bk11: 4660a 1692870i bk12: 5152a 1686905i bk13: 5140a 1686514i bk14: 5228a 1684980i bk15: 5224a 1687224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.896119
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ffa2a9a5370 :  mf: uid=4499951, sid25:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (2489405), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1734955 n_nop=1608245 n_act=4251 n_pre=4235 n_req=29556 n_rd=79720 n_write=38504 bw_util=0.1363
n_activity=407298 dram_eff=0.5805
bk0: 5360a 1684859i bk1: 5360a 1686653i bk2: 5104a 1688396i bk3: 5104a 1687655i bk4: 5000a 1689450i bk5: 5004a 1690325i bk6: 4708a 1693319i bk7: 4688a 1691634i bk8: 4692a 1691994i bk9: 4692a 1693502i bk10: 4660a 1693123i bk11: 4656a 1693681i bk12: 5120a 1687860i bk13: 5108a 1689194i bk14: 5232a 1685387i bk15: 5232a 1686911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.897276
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1734955 n_nop=1608149 n_act=4317 n_pre=4301 n_req=29547 n_rd=79716 n_write=38472 bw_util=0.1362
n_activity=407083 dram_eff=0.5807
bk0: 5276a 1686168i bk1: 5276a 1686765i bk2: 5204a 1687686i bk3: 5200a 1687860i bk4: 5004a 1690877i bk5: 5000a 1690445i bk6: 4696a 1692168i bk7: 4688a 1692619i bk8: 4676a 1691638i bk9: 4676a 1691894i bk10: 4656a 1691092i bk11: 4656a 1692461i bk12: 5132a 1687057i bk13: 5120a 1686416i bk14: 5228a 1685596i bk15: 5228a 1686836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.895129
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1734955 n_nop=1608263 n_act=4258 n_pre=4242 n_req=29548 n_rd=79720 n_write=38472 bw_util=0.1362
n_activity=406502 dram_eff=0.5815
bk0: 5272a 1685657i bk1: 5276a 1687638i bk2: 5196a 1687477i bk3: 5192a 1687281i bk4: 4980a 1689106i bk5: 4968a 1691161i bk6: 4716a 1692773i bk7: 4716a 1692545i bk8: 4676a 1691195i bk9: 4676a 1693518i bk10: 4656a 1692730i bk11: 4652a 1693230i bk12: 5048a 1687386i bk13: 5040a 1689052i bk14: 5328a 1684227i bk15: 5328a 1686032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.900411
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1734955 n_nop=1607919 n_act=4372 n_pre=4356 n_req=29577 n_rd=79780 n_write=38528 bw_util=0.1364
n_activity=408270 dram_eff=0.5796
bk0: 5252a 1686043i bk1: 5256a 1687401i bk2: 5212a 1687386i bk3: 5208a 1687358i bk4: 4980a 1690789i bk5: 4972a 1689607i bk6: 4704a 1691970i bk7: 4708a 1692208i bk8: 4628a 1692920i bk9: 4624a 1692600i bk10: 4752a 1691069i bk11: 4748a 1692219i bk12: 5048a 1687284i bk13: 5044a 1687830i bk14: 5324a 1684228i bk15: 5320a 1685880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.893203
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1734955 n_nop=1608297 n_act=4227 n_pre=4211 n_req=29555 n_rd=79748 n_write=38472 bw_util=0.1363
n_activity=406497 dram_eff=0.5817
bk0: 5252a 1686038i bk1: 5252a 1686888i bk2: 5196a 1688317i bk3: 5212a 1687786i bk4: 4960a 1690873i bk5: 4956a 1691753i bk6: 4716a 1692556i bk7: 4716a 1692558i bk8: 4628a 1693130i bk9: 4620a 1692453i bk10: 4748a 1691366i bk11: 4740a 1692821i bk12: 5044a 1688159i bk13: 5048a 1687677i bk14: 5328a 1683363i bk15: 5332a 1685219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.899895
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa2aa64ee0 :  mf: uid=4499952, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2489406), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1734955 n_nop=1608205 n_act=4274 n_pre=4258 n_req=29555 n_rd=79746 n_write=38472 bw_util=0.1363
n_activity=407341 dram_eff=0.5804
bk0: 5352a 1685405i bk1: 5352a 1685865i bk2: 5208a 1687967i bk3: 5198a 1687818i bk4: 4960a 1690605i bk5: 4952a 1691286i bk6: 4688a 1691794i bk7: 4692a 1693045i bk8: 4632a 1692758i bk9: 4632a 1693146i bk10: 4752a 1690790i bk11: 4748a 1691602i bk12: 5048a 1687658i bk13: 5048a 1687919i bk14: 5240a 1685314i bk15: 5244a 1686175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.898265
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1734955 n_nop=1608179 n_act=4240 n_pre=4224 n_req=29578 n_rd=79784 n_write=38528 bw_util=0.1364
n_activity=407636 dram_eff=0.5805
bk0: 5344a 1685233i bk1: 5348a 1685497i bk2: 5188a 1688086i bk3: 5184a 1689303i bk4: 4964a 1689724i bk5: 4972a 1691361i bk6: 4692a 1692114i bk7: 4680a 1693369i bk8: 4636a 1693184i bk9: 4632a 1692691i bk10: 4692a 1691851i bk11: 4692a 1692398i bk12: 5136a 1688310i bk13: 5136a 1687973i bk14: 5244a 1686112i bk15: 5244a 1686388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.899418

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14847, Miss = 9968, Miss_rate = 0.671, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[1]: Access = 14812, Miss = 9964, Miss_rate = 0.673, Pending_hits = 1289, Reservation_fails = 0
L2_cache_bank[2]: Access = 14819, Miss = 9969, Miss_rate = 0.673, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[3]: Access = 14798, Miss = 9965, Miss_rate = 0.673, Pending_hits = 1297, Reservation_fails = 1
L2_cache_bank[4]: Access = 14805, Miss = 9974, Miss_rate = 0.674, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[5]: Access = 14802, Miss = 9969, Miss_rate = 0.673, Pending_hits = 1270, Reservation_fails = 0
L2_cache_bank[6]: Access = 14788, Miss = 9966, Miss_rate = 0.674, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[7]: Access = 14787, Miss = 9963, Miss_rate = 0.674, Pending_hits = 1279, Reservation_fails = 0
L2_cache_bank[8]: Access = 14829, Miss = 9969, Miss_rate = 0.672, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[9]: Access = 14833, Miss = 9961, Miss_rate = 0.672, Pending_hits = 1306, Reservation_fails = 0
L2_cache_bank[10]: Access = 14826, Miss = 9968, Miss_rate = 0.672, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[11]: Access = 14819, Miss = 9961, Miss_rate = 0.672, Pending_hits = 1302, Reservation_fails = 0
L2_cache_bank[12]: Access = 14812, Miss = 9968, Miss_rate = 0.673, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[13]: Access = 14819, Miss = 9962, Miss_rate = 0.672, Pending_hits = 1307, Reservation_fails = 1
L2_cache_bank[14]: Access = 14840, Miss = 9975, Miss_rate = 0.672, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[15]: Access = 14840, Miss = 9970, Miss_rate = 0.672, Pending_hits = 1307, Reservation_fails = 0
L2_cache_bank[16]: Access = 14823, Miss = 9968, Miss_rate = 0.672, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[17]: Access = 14816, Miss = 9969, Miss_rate = 0.673, Pending_hits = 1315, Reservation_fails = 0
L2_cache_bank[18]: Access = 14815, Miss = 9970, Miss_rate = 0.673, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[19]: Access = 14822, Miss = 9967, Miss_rate = 0.672, Pending_hits = 1298, Reservation_fails = 0
L2_cache_bank[20]: Access = 14840, Miss = 9974, Miss_rate = 0.672, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[21]: Access = 14840, Miss = 9972, Miss_rate = 0.672, Pending_hits = 1258, Reservation_fails = 0
L2_total_cache_accesses = 326032
L2_total_cache_misses = 219292
L2_total_cache_miss_rate = 0.6726
L2_total_cache_pending_hits = 16356
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 113585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105689
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=1047984
icnt_total_pkts_simt_to_mem=749392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.63999
	minimum = 6
	maximum = 44
Network latency average = 8.44225
	minimum = 6
	maximum = 44
Slowest packet = 560982
Flit latency average = 6.88321
	minimum = 6
	maximum = 42
Slowest flit = 1618248
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224891
	minimum = 0.0177963 (at node 1)
	maximum = 0.0266944 (at node 23)
Accepted packet rate average = 0.0224891
	minimum = 0.0177963 (at node 1)
	maximum = 0.0266944 (at node 23)
Injected flit rate average = 0.0619832
	minimum = 0.0410088 (at node 1)
	maximum = 0.0821626 (at node 42)
Accepted flit rate average= 0.0619832
	minimum = 0.0570641 (at node 1)
	maximum = 0.0855962 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.28505 (7 samples)
	minimum = 6 (7 samples)
	maximum = 56.7143 (7 samples)
Network latency average = 8.90831 (7 samples)
	minimum = 6 (7 samples)
	maximum = 51.2857 (7 samples)
Flit latency average = 7.41831 (7 samples)
	minimum = 6 (7 samples)
	maximum = 47.8571 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.018676 (7 samples)
	minimum = 0.0147791 (7 samples)
	maximum = 0.0221676 (7 samples)
Accepted packet rate average = 0.018676 (7 samples)
	minimum = 0.0147791 (7 samples)
	maximum = 0.0221676 (7 samples)
Injected flit rate average = 0.0514741 (7 samples)
	minimum = 0.0340536 (7 samples)
	maximum = 0.0682465 (7 samples)
Accepted flit rate average = 0.0514741 (7 samples)
	minimum = 0.0473926 (7 samples)
	maximum = 0.0710842 (7 samples)
Injected packet size average = 2.75617 (7 samples)
Accepted packet size average = 2.75617 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 56 sec (2036 sec)
gpgpu_simulation_rate = 99185 (inst/sec)
gpgpu_simulation_rate = 1222 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 39424
gpu_sim_insn = 28848876
gpu_ipc =     731.7592
gpu_tot_sim_cycle = 2750981
gpu_tot_sim_insn = 230791008
gpu_tot_ipc =      83.8941
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 14168
partiton_reqs_in_parallel = 867328
partiton_reqs_in_parallel_total    = 20555804
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.7875
partiton_reqs_in_parallel_util = 867328
partiton_reqs_in_parallel_util_total    = 20555804
gpu_sim_cycle_parition_util = 39424
gpu_tot_sim_cycle_parition_util    = 934357
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 326032
L2_BW  =     111.8059 GB/Sec
L2_BW_total  =      12.8356 GB/Sec
gpu_total_sim_rate=107947

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4633824
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1138
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4630642
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4633824
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
38616, 37122, 37175, 38532, 38618, 37143, 37179, 38518, 9668, 9287, 9310, 6014, 
gpgpu_n_tot_thrd_icount = 266555392
gpgpu_n_tot_w_icount = 8329856
gpgpu_n_stall_shd_mem = 55149
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251072
gpgpu_n_mem_write_global = 120960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6129664
gpgpu_n_store_insn = 3810240
gpgpu_n_shmem_insn = 25242304
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 139
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:234274	W0_Idle:788442	W0_Scoreboard:45478910	W1:483840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3265440	W32:4580576
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008576 {8:251072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16450560 {136:120960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28339712 {40:60480,136:190592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 967680 {8:120960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 1113 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 2750980 
mrq_lat_table:167776 	26679 	17519 	40268 	46862 	34302 	16596 	11419 	10335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	205168 	142566 	509 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	264894 	8552 	53 	0 	75206 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	206376 	43864 	858 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	45360 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	585 	159 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  6.716418  6.750751  6.594675  6.597633  6.455657  6.593750  7.114391  6.913979  7.177536  7.203636  5.981818  6.277070  6.866667  7.261745  6.706232  6.804217 
dram[1]:  6.871560  6.515942  6.716923  6.494048  6.148148  6.033520  7.224719  7.217228  6.584718  6.556292  6.297124  6.165625  7.199336  6.786834  6.420455  6.289693 
dram[2]:  6.951662  7.080000  6.886436  6.575301  6.239884  6.183381  7.202247  6.689896  7.133093  6.771331  6.323718  6.165625  6.891720  7.003236  6.513196  6.744681 
dram[3]:  6.845238  6.927711  6.443787  6.540541  6.183381  6.216138  7.249057  6.673611  6.123457  6.613333  6.198738  6.086687  7.016181  6.723602  6.218487  6.303977 
dram[4]:  6.927711  7.142857  6.291907  6.421829  6.300595  6.398791  7.189091  7.119133  7.007067  6.885417  6.445902  6.198738  6.923077  7.238255  6.456395  6.812883 
dram[5]:  7.015576  6.950617  6.931464  6.928349  6.341317  6.031339  7.680934  7.385768  6.282540  6.574751  6.140625  5.883234  7.000000  6.728972  6.201118  6.183844 
dram[6]:  6.719403  6.907976  6.861111  7.009464  6.301493  6.368580  7.067857  7.042705  6.824138  6.618729  6.485148  6.099379  6.630094  6.481595  6.472934  6.472934 
dram[7]:  6.664689  7.088328  6.831288  6.470930  6.495385  6.390909  7.600000  7.189091  6.287097  6.164557  6.165138  5.891813  6.778846  6.647799  6.007936  6.118598 
dram[8]:  6.975155  6.826748  6.903727  6.748485  6.573668  6.390244  7.496212  7.302583  6.475083  6.600000  6.672185  6.665563  6.585670  6.671924  6.547550  6.439094 
dram[9]:  6.942598  7.114551  6.765957  6.719033  6.335348  6.486068  7.223443  7.473485  6.569024  6.613559  6.000000  6.316615  6.487730  6.568323  6.500000  6.427746 
dram[10]:  7.220126  7.067692  6.876161  7.278688  6.134503  5.932203  7.227106  7.189781  6.296774  6.417763  6.632107  6.722034  6.848101  6.869841  6.678679  6.698795 
average row locality = 371756/55954 = 6.643958
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1506      1504      1493      1494      1435      1434      1312      1313      1341      1341      1342      1339      1459      1460      1512      1511 
dram[1]:      1503      1504      1471      1470      1458      1460      1313      1311      1342      1340      1339      1341      1463      1461      1512      1510 
dram[2]:      1533      1533      1471      1471      1459      1458      1307      1304      1343      1344      1341      1341      1460      1460      1493      1491 
dram[3]:      1532      1532      1466      1466      1458      1457      1305      1306      1344      1344      1337      1338      1464      1461      1492      1491 
dram[4]:      1532      1532      1465      1465      1437      1438      1337      1332      1343      1343      1338      1337      1456      1453      1493      1493 
dram[5]:      1508      1508      1493      1492      1438      1437      1334      1332      1339      1339      1337      1337      1459      1456      1492      1492 
dram[6]:      1507      1508      1491      1490      1431      1428      1339      1339      1339      1339      1337      1336      1435      1433      1520      1520 
dram[7]:      1502      1503      1495      1494      1431      1429      1336      1337      1325      1324      1364      1363      1435      1434      1519      1518 
dram[8]:      1502      1502      1491      1495      1425      1424      1339      1339      1325      1323      1363      1361      1434      1435      1520      1521 
dram[9]:      1530      1530      1494      1492      1425      1423      1332      1333      1327      1327      1364      1363      1435      1435      1495      1496 
dram[10]:      1528      1529      1489      1488      1426      1428      1333      1330      1328      1327      1347      1347      1460      1460      1496      1496 
total reads: 250796
bank skew: 1533/1304 = 1.18
chip skew: 22812/22792 = 1.00
number of total write accesses:
dram[0]:       744       744       736       736       676       676       616       616       640       640       632       632       704       704       748       748 
dram[1]:       744       744       712       712       700       700       616       616       640       640       632       632       704       704       748       748 
dram[2]:       768       768       712       712       700       700       616       616       640       640       632       632       704       704       728       728 
dram[3]:       768       768       712       712       700       700       616       616       640       640       628       628       704       704       728       728 
dram[4]:       768       768       712       712       680       680       640       640       640       640       628       628       704       704       728       728 
dram[5]:       744       744       732       732       680       680       640       640       640       640       628       628       704       704       728       728 
dram[6]:       744       744       732       732       680       680       640       640       640       640       628       628       680       680       752       752 
dram[7]:       744       744       732       732       680       680       640       640       624       624       652       652       680       680       752       752 
dram[8]:       744       744       732       732       672       672       640       640       624       624       652       652       680       680       752       752 
dram[9]:       768       768       732       732       672       672       640       640       624       624       652       652       680       680       728       728 
dram[10]:       768       768       732       732       672       672       640       640       624       624       636       636       704       704       728       728 
total reads: 120960
bank skew: 768/616 = 1.25
chip skew: 11008/10992 = 1.00
average mf latency per bank:
dram[0]:       1561       668      1517       622      1562       620      1712       658      1611       632      1628       653      1549       667      1537       652
dram[1]:       1572       670      1528       645      1550       595      1710       660      1614       632      1617       652      1548       667      1537       651
dram[2]:       1557       644      1527       647      1548       596      1709       661      1612       631      1614       653      1559       668      1546       663
dram[3]:       1548       645      1532       646      1548       596      1710       661      1621       632      1620       662      1561       668      1544       666
dram[4]:       1547       644      1532       649      1574       623      1685       634      1620       631      1618       665      1555       669      1547       663
dram[5]:       1570       658      1514       618      1574       624      1687       633      1618       633      1619       663      1553       669      1546       665
dram[6]:       1570       659      1514       620      1569       625      1682       631      1616       631      1626       666      1569       692      1536       648
dram[7]:       1558       662      1513       618      1568       626      1695       633      1629       661      1609       637      1567       694      1536       648
dram[8]:       1557       663      1525       619      1572       616      1694       632      1627       662      1601       637      1569       693      1533       648
dram[9]:       1543       645      1521       617      1571       618      1688       633      1618       649      1601       637      1567       694      1555       671
dram[10]:       1543       644      1515       619      1576       620      1688       633      1616       651      1625       655      1552       668      1553       673
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808158 n_nop=1662984 n_act=5019 n_pre=5003 n_req=33788 n_rd=91184 n_write=43968 bw_util=0.1495
n_activity=465803 dram_eff=0.5803
bk0: 6024a 1752562i bk1: 6016a 1753629i bk2: 5972a 1752327i bk3: 5976a 1753124i bk4: 5740a 1756316i bk5: 5736a 1757303i bk6: 5248a 1760645i bk7: 5252a 1760431i bk8: 5364a 1759711i bk9: 5364a 1759812i bk10: 5368a 1758255i bk11: 5356a 1759653i bk12: 5836a 1754124i bk13: 5840a 1754382i bk14: 6048a 1749775i bk15: 6044a 1750546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.958788
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ffa2b2fd5b0 :  mf: uid=5142596, sid05:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2750980), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808158 n_nop=1662729 n_act=5143 n_pre=5127 n_req=33790 n_rd=91191 n_write=43968 bw_util=0.1495
n_activity=466490 dram_eff=0.5795
bk0: 6012a 1752058i bk1: 6016a 1752798i bk2: 5884a 1753821i bk3: 5880a 1754870i bk4: 5832a 1755091i bk5: 5839a 1755638i bk6: 5252a 1759852i bk7: 5244a 1761271i bk8: 5368a 1758542i bk9: 5360a 1759977i bk10: 5356a 1757844i bk11: 5364a 1759285i bk12: 5852a 1753358i bk13: 5844a 1754190i bk14: 6048a 1750560i bk15: 6040a 1752341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.968676
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808158 n_nop=1662838 n_act=5050 n_pre=5034 n_req=33809 n_rd=91236 n_write=44000 bw_util=0.1496
n_activity=465200 dram_eff=0.5814
bk0: 6132a 1750159i bk1: 6132a 1752338i bk2: 5884a 1753741i bk3: 5884a 1754046i bk4: 5836a 1753783i bk5: 5832a 1754843i bk6: 5228a 1760306i bk7: 5216a 1760963i bk8: 5372a 1759280i bk9: 5376a 1759775i bk10: 5364a 1758547i bk11: 5364a 1759841i bk12: 5840a 1753325i bk13: 5840a 1754035i bk14: 5972a 1751772i bk15: 5964a 1753402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.966668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808158 n_nop=1662650 n_act=5192 n_pre=5176 n_req=33785 n_rd=91172 n_write=43968 bw_util=0.1495
n_activity=466510 dram_eff=0.5794
bk0: 6128a 1749602i bk1: 6128a 1750387i bk2: 5864a 1753435i bk3: 5864a 1754025i bk4: 5832a 1754142i bk5: 5828a 1755256i bk6: 5220a 1760347i bk7: 5224a 1761144i bk8: 5376a 1757874i bk9: 5376a 1760378i bk10: 5348a 1759669i bk11: 5352a 1759830i bk12: 5856a 1752778i bk13: 5844a 1752771i bk14: 5968a 1750756i bk15: 5964a 1752494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.958282
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808158 n_nop=1662936 n_act=5031 n_pre=5015 n_req=33794 n_rd=91176 n_write=44000 bw_util=0.1495
n_activity=465695 dram_eff=0.5805
bk0: 6128a 1750512i bk1: 6128a 1752452i bk2: 5860a 1754141i bk3: 5860a 1753528i bk4: 5748a 1755146i bk5: 5752a 1756012i bk6: 5348a 1759870i bk7: 5328a 1758392i bk8: 5372a 1758725i bk9: 5372a 1760253i bk10: 5352a 1759954i bk11: 5348a 1760592i bk12: 5824a 1754106i bk13: 5812a 1755667i bk14: 5972a 1750824i bk15: 5972a 1752521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.954733
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808158 n_nop=1662808 n_act=5113 n_pre=5097 n_req=33785 n_rd=91172 n_write=43968 bw_util=0.1495
n_activity=465531 dram_eff=0.5806
bk0: 6032a 1751468i bk1: 6032a 1752386i bk2: 5972a 1753529i bk3: 5968a 1753572i bk4: 5752a 1755906i bk5: 5748a 1756223i bk6: 5336a 1758923i bk7: 5328a 1759962i bk8: 5356a 1757832i bk9: 5356a 1758680i bk10: 5348a 1757921i bk11: 5348a 1759268i bk12: 5836a 1752908i bk13: 5824a 1752878i bk14: 5968a 1751359i bk15: 5968a 1752393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.956925
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808158 n_nop=1662858 n_act=5090 n_pre=5074 n_req=33784 n_rd=91168 n_write=43968 bw_util=0.1495
n_activity=465405 dram_eff=0.5807
bk0: 6028a 1751227i bk1: 6032a 1753454i bk2: 5964a 1752910i bk3: 5960a 1753107i bk4: 5724a 1754778i bk5: 5712a 1757352i bk6: 5356a 1759381i bk7: 5356a 1759449i bk8: 5356a 1758023i bk9: 5356a 1760118i bk10: 5348a 1759395i bk11: 5344a 1760207i bk12: 5740a 1753351i bk13: 5732a 1755457i bk14: 6080a 1749689i bk15: 6080a 1751476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.958021
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808158 n_nop=1662530 n_act=5188 n_pre=5172 n_req=33817 n_rd=91236 n_write=44032 bw_util=0.1496
n_activity=466726 dram_eff=0.5796
bk0: 6008a 1751427i bk1: 6012a 1753044i bk2: 5980a 1752712i bk3: 5976a 1753150i bk4: 5724a 1756334i bk5: 5716a 1755606i bk6: 5344a 1759031i bk7: 5348a 1759016i bk8: 5300a 1759568i bk9: 5296a 1759162i bk10: 5456a 1757397i bk11: 5452a 1758872i bk12: 5740a 1753272i bk13: 5736a 1754171i bk14: 6076a 1749848i bk15: 6072a 1751059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.956208
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808158 n_nop=1662964 n_act=5023 n_pre=5007 n_req=33791 n_rd=91196 n_write=43968 bw_util=0.1495
n_activity=465533 dram_eff=0.5807
bk0: 6008a 1751750i bk1: 6008a 1753195i bk2: 5964a 1754080i bk3: 5980a 1753310i bk4: 5700a 1757095i bk5: 5696a 1757784i bk6: 5356a 1759169i bk7: 5356a 1759038i bk8: 5300a 1759826i bk9: 5292a 1759592i bk10: 5452a 1757986i bk11: 5444a 1759993i bk12: 5736a 1754233i bk13: 5740a 1754466i bk14: 6080a 1749099i bk15: 6084a 1750983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.957925
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808158 n_nop=1662826 n_act=5088 n_pre=5072 n_req=33793 n_rd=91204 n_write=43968 bw_util=0.1495
n_activity=465905 dram_eff=0.5803
bk0: 6120a 1750895i bk1: 6120a 1751754i bk2: 5976a 1753701i bk3: 5968a 1753476i bk4: 5700a 1756425i bk5: 5692a 1757189i bk6: 5328a 1758494i bk7: 5332a 1760020i bk8: 5308a 1758973i bk9: 5308a 1759940i bk10: 5456a 1757021i bk11: 5452a 1758491i bk12: 5740a 1754178i bk13: 5740a 1754832i bk14: 5980a 1751200i bk15: 5984a 1752138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.95459
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1808158 n_nop=1662858 n_act=5018 n_pre=5002 n_req=33820 n_rd=91248 n_write=44032 bw_util=0.1496
n_activity=465668 dram_eff=0.581
bk0: 6112a 1750958i bk1: 6116a 1751429i bk2: 5956a 1753458i bk3: 5952a 1754755i bk4: 5704a 1755658i bk5: 5712a 1757541i bk6: 5332a 1758652i bk7: 5320a 1760256i bk8: 5312a 1759881i bk9: 5308a 1759276i bk10: 5388a 1758291i bk11: 5388a 1759734i bk12: 5840a 1754197i bk13: 5840a 1753900i bk14: 5984a 1751739i bk15: 5984a 1751885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.961704

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16960, Miss = 11400, Miss_rate = 0.672, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[1]: Access = 16924, Miss = 11396, Miss_rate = 0.673, Pending_hits = 1305, Reservation_fails = 0
L2_cache_bank[2]: Access = 16932, Miss = 11401, Miss_rate = 0.673, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[3]: Access = 16912, Miss = 11397, Miss_rate = 0.674, Pending_hits = 1313, Reservation_fails = 1
L2_cache_bank[4]: Access = 16920, Miss = 11407, Miss_rate = 0.674, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[5]: Access = 16916, Miss = 11402, Miss_rate = 0.674, Pending_hits = 1285, Reservation_fails = 0
L2_cache_bank[6]: Access = 16900, Miss = 11398, Miss_rate = 0.674, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[7]: Access = 16900, Miss = 11395, Miss_rate = 0.674, Pending_hits = 1296, Reservation_fails = 0
L2_cache_bank[8]: Access = 16944, Miss = 11401, Miss_rate = 0.673, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[9]: Access = 16948, Miss = 11393, Miss_rate = 0.672, Pending_hits = 1324, Reservation_fails = 0
L2_cache_bank[10]: Access = 16940, Miss = 11400, Miss_rate = 0.673, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[11]: Access = 16932, Miss = 11393, Miss_rate = 0.673, Pending_hits = 1322, Reservation_fails = 0
L2_cache_bank[12]: Access = 16924, Miss = 11399, Miss_rate = 0.674, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[13]: Access = 16932, Miss = 11393, Miss_rate = 0.673, Pending_hits = 1323, Reservation_fails = 1
L2_cache_bank[14]: Access = 16956, Miss = 11407, Miss_rate = 0.673, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[15]: Access = 16956, Miss = 11402, Miss_rate = 0.672, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[16]: Access = 16936, Miss = 11399, Miss_rate = 0.673, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[17]: Access = 16928, Miss = 11400, Miss_rate = 0.673, Pending_hits = 1328, Reservation_fails = 0
L2_cache_bank[18]: Access = 16928, Miss = 11402, Miss_rate = 0.674, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[19]: Access = 16936, Miss = 11399, Miss_rate = 0.673, Pending_hits = 1310, Reservation_fails = 0
L2_cache_bank[20]: Access = 16956, Miss = 11407, Miss_rate = 0.673, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[21]: Access = 16956, Miss = 11405, Miss_rate = 0.673, Pending_hits = 1274, Reservation_fails = 0
L2_total_cache_accesses = 372536
L2_total_cache_misses = 250796
L2_total_cache_miss_rate = 0.6732
L2_total_cache_pending_hits = 16606
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=1197344
icnt_total_pkts_simt_to_mem=856376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52204
	minimum = 6
	maximum = 61
Network latency average = 8.39865
	minimum = 6
	maximum = 45
Slowest packet = 653141
Flit latency average = 6.84587
	minimum = 6
	maximum = 41
Slowest flit = 1800297
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235923
	minimum = 0.0186693 (at node 0)
	maximum = 0.028004 (at node 3)
Accepted packet rate average = 0.0235923
	minimum = 0.0186693 (at node 0)
	maximum = 0.028004 (at node 3)
Injected flit rate average = 0.065024
	minimum = 0.0430206 (at node 0)
	maximum = 0.0861933 (at node 42)
Accepted flit rate average= 0.065024
	minimum = 0.0598635 (at node 0)
	maximum = 0.0897953 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.18967 (8 samples)
	minimum = 6 (8 samples)
	maximum = 57.25 (8 samples)
Network latency average = 8.8446 (8 samples)
	minimum = 6 (8 samples)
	maximum = 50.5 (8 samples)
Flit latency average = 7.34676 (8 samples)
	minimum = 6 (8 samples)
	maximum = 47 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0192905 (8 samples)
	minimum = 0.0152653 (8 samples)
	maximum = 0.0228972 (8 samples)
Accepted packet rate average = 0.0192905 (8 samples)
	minimum = 0.0152653 (8 samples)
	maximum = 0.0228972 (8 samples)
Injected flit rate average = 0.0531679 (8 samples)
	minimum = 0.0351745 (8 samples)
	maximum = 0.0704898 (8 samples)
Accepted flit rate average = 0.0531679 (8 samples)
	minimum = 0.0489515 (8 samples)
	maximum = 0.0734231 (8 samples)
Injected packet size average = 2.75617 (8 samples)
Accepted packet size average = 2.75617 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 38 sec (2138 sec)
gpgpu_simulation_rate = 107947 (inst/sec)
gpgpu_simulation_rate = 1286 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 38995
gpu_sim_insn = 28848876
gpu_ipc =     739.8096
gpu_tot_sim_cycle = 3012126
gpu_tot_sim_insn = 259639884
gpu_tot_ipc =      86.1982
gpu_tot_issued_cta = 576
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 14524
partiton_reqs_in_parallel = 857890
partiton_reqs_in_parallel_total    = 21423132
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.3971
partiton_reqs_in_parallel_util = 857890
partiton_reqs_in_parallel_util_total    = 21423132
gpu_sim_cycle_parition_util = 38995
gpu_tot_sim_cycle_parition_util    = 973781
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 372536
L2_BW  =     113.0359 GB/Sec
L2_BW_total  =      13.1861 GB/Sec
gpu_total_sim_rate=115858

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5213052
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16128
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5209870
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5213052
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
43442, 41764, 41821, 43345, 43444, 41788, 41826, 43331, 9668, 9287, 9310, 6014, 
gpgpu_n_tot_thrd_icount = 299874816
gpgpu_n_tot_w_icount = 9371088
gpgpu_n_stall_shd_mem = 55185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 282456
gpgpu_n_mem_write_global = 136080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 4286520
gpgpu_n_shmem_insn = 28397592
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 516096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 175
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:264520	W0_Idle:803230	W0_Scoreboard:46607284	W1:544320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3673620	W32:5153148
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2259648 {8:282456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18506880 {136:136080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31882176 {40:68040,136:214416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1088640 {8:136080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 1014 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 3012125 
mrq_lat_table:189114 	30715 	20084 	44768 	52388 	38836 	19468 	12582 	10425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	237795 	156414 	538 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	308786 	10629 	71 	0 	75722 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	232548 	48980 	954 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	60480 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	660 	161 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.296830  7.333333  7.105114  7.107955  6.985207  7.129910  7.723404  7.513793  7.759582  7.786713  6.479532  6.788343  7.495413  7.909678  7.218130  7.318965 
dram[1]:  7.460177  7.086835  7.181818  6.994286  6.668508  6.547425  7.838130  7.830935  7.141026  7.111821  6.812308  6.674699  7.793651  7.366366  6.961749  6.789333 
dram[2]:  7.548105  7.682493  7.398791  7.078035  6.764706  6.705555  7.816547  7.281879  7.712803  7.335526  6.839506  6.674699  7.521472  7.638629  7.011205  7.291545 
dram[3]:  7.436781  7.523256  6.943182  7.043228  6.705555  6.740223  7.865942  7.264214  6.617211  7.079365  6.711246  6.594030  7.651090  7.344311  6.743935  6.796196 
dram[4]:  7.523256  7.748503  6.786111  6.920680  6.827089  6.929824  7.807693  7.736111  7.530406  7.405315  6.968454  6.711246  7.555555  7.887097  6.991620  7.318714 
dram[5]:  7.609610  7.541667  7.447761  7.444776  6.869565  6.544199  8.320895  8.014388  6.783536  7.041139  6.650602  6.381503  7.635514  7.351351  6.689839  6.672000 
dram[6]:  7.299712  7.497041  7.375740  7.528701  6.829480  6.900585  7.680412  7.654109  7.343235  7.131410  7.009524  6.607784  7.198198  7.044117  7.013699  6.975477 
dram[7]:  7.243553  7.686930  7.344118  6.972067  7.032738  6.923754  8.236162  7.807693  6.783282  6.616314  6.681416  6.395480  7.398148  7.260606  6.494924  6.609819 
dram[8]:  7.568862  7.413490  7.419643  7.258721  7.112121  6.920354  8.127273  7.925532  6.977707  7.107143  7.210191  7.203822  7.152239  7.241692  7.091413  6.940380 
dram[9]:  7.539359  7.719403  7.276968  7.228985  6.862573  7.020958  7.845070  8.105454  7.070968  7.070968  6.508621  6.839879  7.091716  7.176647  6.958333  6.922652 
dram[10]:  7.830303  7.670623  7.391691  7.805643  6.651558  6.438356  7.848591  7.810526  6.789474  6.914826  7.163987  7.257329  7.430303  7.452888  7.221902  7.242774 
average row locality = 418380/58176 = 7.191626
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1695      1693      1677      1678      1608      1607      1485      1486      1507      1507      1504      1501      1651      1652      1704      1703 
dram[1]:      1692      1693      1652      1651      1634      1636      1486      1484      1508      1506      1502      1504      1655      1653      1704      1702 
dram[2]:      1725      1725      1652      1652      1635      1634      1480      1477      1509      1510      1504      1504      1652      1652      1682      1680 
dram[3]:      1724      1724      1647      1647      1634      1633      1478      1479      1510      1510      1500      1501      1656      1653      1681      1680 
dram[4]:      1724      1724      1646      1646      1611      1612      1513      1508      1509      1509      1501      1500      1648      1645      1682      1682 
dram[5]:      1697      1697      1676      1675      1612      1611      1510      1508      1505      1505      1500      1500      1651      1648      1681      1681 
dram[6]:      1696      1697      1674      1673      1605      1602      1515      1515      1505      1505      1500      1499      1624      1622      1712      1712 
dram[7]:      1691      1692      1678      1677      1605      1603      1512      1513      1489      1488      1530      1529      1624      1623      1711      1710 
dram[8]:      1691      1691      1674      1678      1598      1597      1515      1515      1489      1487      1529      1527      1623      1624      1712      1713 
dram[9]:      1722      1722      1677      1675      1598      1596      1508      1509      1490      1490      1530      1529      1624      1624      1684      1685 
dram[10]:      1720      1721      1672      1671      1599      1601      1509      1506      1491      1490      1511      1511      1652      1652      1685      1685 
total reads: 282300
bank skew: 1725/1477 = 1.17
chip skew: 25676/25656 = 1.00
number of total write accesses:
dram[0]:       837       837       824       824       753       753       693       693       720       720       712       712       800       800       844       844 
dram[1]:       837       837       797       797       780       780       693       693       720       720       712       712       800       800       844       844 
dram[2]:       864       864       797       797       780       780       693       693       720       720       712       712       800       800       821       821 
dram[3]:       864       864       797       797       780       780       693       693       720       720       708       708       800       800       821       821 
dram[4]:       864       864       797       797       758       758       720       720       720       720       708       708       800       800       821       821 
dram[5]:       837       837       819       819       758       758       720       720       720       720       708       708       800       800       821       821 
dram[6]:       837       837       819       819       758       758       720       720       720       720       708       708       773       773       848       848 
dram[7]:       837       837       819       819       758       758       720       720       702       702       735       735       773       773       848       848 
dram[8]:       837       837       819       819       749       749       720       720       702       702       735       735       773       773       848       848 
dram[9]:       864       864       819       819       749       749       720       720       702       702       735       735       773       773       821       821 
dram[10]:       864       864       819       819       749       749       720       720       702       702       717       717       800       800       821       821 
total reads: 136080
bank skew: 864/693 = 1.25
chip skew: 12384/12366 = 1.00
average mf latency per bank:
dram[0]:       1412       618      1377       578      1420       579      1542       607      1458       586      1475       605      1394       614      1388       602
dram[1]:       1421       620      1387       598      1410       556      1540       609      1461       586      1464       603      1393       614      1388       602
dram[2]:       1408       597      1386       600      1408       557      1539       610      1459       585      1461       605      1403       615      1397       612
dram[3]:       1401       598      1390       600      1409       556      1539       610      1467       586      1466       612      1405       615      1395       615
dram[4]:       1400       597      1390       603      1431       581      1518       586      1466       585      1464       615      1398       615      1397       612
dram[5]:       1420       609      1374       575      1431       581      1520       586      1464       587      1465       613      1397       616      1397       614
dram[6]:       1420       610      1374       577      1426       582      1516       584      1462       586      1471       616      1411       636      1388       600
dram[7]:       1409       612      1374       575      1425       583      1527       585      1473       612      1456       590      1410       638      1387       599
dram[8]:       1408       614      1385       577      1429       575      1526       585      1472       613      1448       591      1411       637      1385       600
dram[9]:       1395       598      1381       575      1428       576      1520       585      1464       601      1449       590      1409       638      1404       620
dram[10]:       1396       597      1375       576      1433       578      1520       585      1463       604      1470       606      1396       614      1403       622
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1880565 n_nop=1718051 n_act=5217 n_pre=5201 n_req=38024 n_rd=102632 n_write=49464 bw_util=0.1618
n_activity=521272 dram_eff=0.5836
bk0: 6780a 1818019i bk1: 6772a 1820093i bk2: 6708a 1818262i bk3: 6712a 1819658i bk4: 6432a 1823334i bk5: 6428a 1823835i bk6: 5940a 1827311i bk7: 5944a 1827485i bk8: 6028a 1826198i bk9: 6028a 1826317i bk10: 6016a 1824803i bk11: 6004a 1827109i bk12: 6604a 1819431i bk13: 6608a 1820195i bk14: 6816a 1814876i bk15: 6812a 1816661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00388
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ffa53cb2e60 :  mf: uid=5785238, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3012121), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1880565 n_nop=1717779 n_act=5345 n_pre=5329 n_req=38028 n_rd=102648 n_write=49464 bw_util=0.1618
n_activity=522754 dram_eff=0.582
bk0: 6768a 1817780i bk1: 6772a 1818668i bk2: 6608a 1820259i bk3: 6604a 1821453i bk4: 6536a 1821798i bk5: 6544a 1822697i bk6: 5944a 1826729i bk7: 5936a 1828064i bk8: 6032a 1825056i bk9: 6024a 1826744i bk10: 6008a 1824753i bk11: 6016a 1826266i bk12: 6620a 1819018i bk13: 6612a 1819921i bk14: 6816a 1815878i bk15: 6808a 1817886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.01137
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1880565 n_nop=1717901 n_act=5246 n_pre=5230 n_req=38047 n_rd=102692 n_write=49496 bw_util=0.1619
n_activity=520934 dram_eff=0.5843
bk0: 6900a 1815737i bk1: 6900a 1818655i bk2: 6608a 1819848i bk3: 6608a 1820884i bk4: 6540a 1820508i bk5: 6536a 1821420i bk6: 5920a 1827033i bk7: 5908a 1827739i bk8: 6036a 1825800i bk9: 6040a 1826829i bk10: 6016a 1825128i bk11: 6016a 1827226i bk12: 6608a 1818855i bk13: 6608a 1820015i bk14: 6728a 1817003i bk15: 6720a 1819522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00423
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc03eea80, atomic=0 1 entries : 0x7ffa396e0a50 :  mf: uid=5785239, sid11:w09, part=3, addr=0xc03eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (3012124), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1880565 n_nop=1717701 n_act=5394 n_pre=5378 n_req=38023 n_rd=102628 n_write=49464 bw_util=0.1618
n_activity=522285 dram_eff=0.5824
bk0: 6896a 1815287i bk1: 6896a 1816083i bk2: 6588a 1819903i bk3: 6588a 1820415i bk4: 6536a 1820624i bk5: 6532a 1821843i bk6: 5912a 1827065i bk7: 5916a 1828050i bk8: 6040a 1824522i bk9: 6040a 1827199i bk10: 6000a 1826492i bk11: 6004a 1826774i bk12: 6624a 1818595i bk13: 6612a 1818345i bk14: 6724a 1816200i bk15: 6720a 1817879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00231
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1880565 n_nop=1717975 n_act=5231 n_pre=5215 n_req=38036 n_rd=102640 n_write=49504 bw_util=0.1618
n_activity=521652 dram_eff=0.5833
bk0: 6896a 1816221i bk1: 6896a 1818717i bk2: 6584a 1820407i bk3: 6584a 1820082i bk4: 6444a 1821853i bk5: 6448a 1822497i bk6: 6052a 1826581i bk7: 6032a 1825202i bk8: 6036a 1825438i bk9: 6036a 1827286i bk10: 6004a 1826720i bk11: 6000a 1827412i bk12: 6592a 1819930i bk13: 6580a 1821558i bk14: 6728a 1816668i bk15: 6728a 1818502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.99278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7ffa2b794ed0 :  mf: uid=5785240, sid11:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (3012125), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1880565 n_nop=1717856 n_act=5317 n_pre=5301 n_req=38023 n_rd=102627 n_write=49464 bw_util=0.1618
n_activity=521601 dram_eff=0.5832
bk0: 6788a 1817617i bk1: 6788a 1818610i bk2: 6704a 1819910i bk3: 6699a 1820069i bk4: 6448a 1822768i bk5: 6444a 1823187i bk6: 6040a 1825360i bk7: 6032a 1826495i bk8: 6020a 1824544i bk9: 6020a 1825297i bk10: 6000a 1824356i bk11: 6000a 1826655i bk12: 6604a 1818704i bk13: 6592a 1818482i bk14: 6724a 1816899i bk15: 6724a 1818246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.998332
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1880565 n_nop=1717905 n_act=5294 n_pre=5278 n_req=38022 n_rd=102624 n_write=49464 bw_util=0.1617
n_activity=521139 dram_eff=0.5837
bk0: 6784a 1816640i bk1: 6788a 1819392i bk2: 6696a 1819125i bk3: 6692a 1819316i bk4: 6420a 1821499i bk5: 6408a 1824158i bk6: 6060a 1825736i bk7: 6060a 1826618i bk8: 6020a 1824631i bk9: 6020a 1826677i bk10: 6000a 1826096i bk11: 5996a 1826732i bk12: 6496a 1819163i bk13: 6488a 1821637i bk14: 6848a 1815242i bk15: 6848a 1817145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00128
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1880565 n_nop=1717561 n_act=5392 n_pre=5376 n_req=38059 n_rd=102700 n_write=49536 bw_util=0.1619
n_activity=522500 dram_eff=0.5827
bk0: 6764a 1817093i bk1: 6768a 1819110i bk2: 6712a 1818647i bk3: 6708a 1819462i bk4: 6420a 1822967i bk5: 6412a 1822298i bk6: 6048a 1825603i bk7: 6052a 1825329i bk8: 5956a 1826430i bk9: 5952a 1826001i bk10: 6120a 1824077i bk11: 6116a 1826050i bk12: 6496a 1819182i bk13: 6492a 1820131i bk14: 6844a 1815096i bk15: 6840a 1816471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.997192
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1880565 n_nop=1718011 n_act=5227 n_pre=5211 n_req=38029 n_rd=102652 n_write=49464 bw_util=0.1618
n_activity=521386 dram_eff=0.5835
bk0: 6764a 1817511i bk1: 6764a 1819243i bk2: 6696a 1819921i bk3: 6712a 1819596i bk4: 6392a 1823652i bk5: 6388a 1824418i bk6: 6060a 1825369i bk7: 6060a 1825744i bk8: 5956a 1826202i bk9: 5948a 1826334i bk10: 6116a 1824632i bk11: 6108a 1826983i bk12: 6492a 1819949i bk13: 6496a 1820633i bk14: 6848a 1814380i bk15: 6852a 1816384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.99976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1880565 n_nop=1717877 n_act=5294 n_pre=5278 n_req=38029 n_rd=102652 n_write=49464 bw_util=0.1618
n_activity=521466 dram_eff=0.5834
bk0: 6888a 1816407i bk1: 6888a 1817809i bk2: 6708a 1819964i bk3: 6700a 1819579i bk4: 6392a 1823232i bk5: 6384a 1824005i bk6: 6032a 1824927i bk7: 6036a 1826796i bk8: 5960a 1825692i bk9: 5960a 1826891i bk10: 6120a 1823310i bk11: 6116a 1825254i bk12: 6496a 1819673i bk13: 6496a 1820543i bk14: 6736a 1816787i bk15: 6740a 1818105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.993604
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1880565 n_nop=1717901 n_act=5220 n_pre=5204 n_req=38060 n_rd=102704 n_write=49536 bw_util=0.1619
n_activity=521511 dram_eff=0.5838
bk0: 6880a 1816490i bk1: 6884a 1817367i bk2: 6688a 1819382i bk3: 6684a 1821210i bk4: 6396a 1822427i bk5: 6404a 1824863i bk6: 6036a 1825516i bk7: 6024a 1826951i bk8: 5964a 1826661i bk9: 5960a 1826032i bk10: 6044a 1825587i bk11: 6044a 1826829i bk12: 6608a 1819955i bk13: 6608a 1819674i bk14: 6740a 1817534i bk15: 6740a 1817457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00574

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19073, Miss = 12831, Miss_rate = 0.673, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[1]: Access = 19036, Miss = 12827, Miss_rate = 0.674, Pending_hits = 1307, Reservation_fails = 0
L2_cache_bank[2]: Access = 19045, Miss = 12833, Miss_rate = 0.674, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[3]: Access = 19026, Miss = 12829, Miss_rate = 0.674, Pending_hits = 1317, Reservation_fails = 1
L2_cache_bank[4]: Access = 19035, Miss = 12839, Miss_rate = 0.674, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[5]: Access = 19031, Miss = 12834, Miss_rate = 0.674, Pending_hits = 1288, Reservation_fails = 0
L2_cache_bank[6]: Access = 19013, Miss = 12830, Miss_rate = 0.675, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[7]: Access = 19012, Miss = 12827, Miss_rate = 0.675, Pending_hits = 1300, Reservation_fails = 0
L2_cache_bank[8]: Access = 19058, Miss = 12834, Miss_rate = 0.673, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[9]: Access = 19063, Miss = 12826, Miss_rate = 0.673, Pending_hits = 1326, Reservation_fails = 0
L2_cache_bank[10]: Access = 19054, Miss = 12832, Miss_rate = 0.673, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[11]: Access = 19045, Miss = 12825, Miss_rate = 0.673, Pending_hits = 1325, Reservation_fails = 0
L2_cache_bank[12]: Access = 19036, Miss = 12831, Miss_rate = 0.674, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[13]: Access = 19045, Miss = 12825, Miss_rate = 0.673, Pending_hits = 1328, Reservation_fails = 1
L2_cache_bank[14]: Access = 19072, Miss = 12840, Miss_rate = 0.673, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[15]: Access = 19072, Miss = 12835, Miss_rate = 0.673, Pending_hits = 1325, Reservation_fails = 0
L2_cache_bank[16]: Access = 19050, Miss = 12831, Miss_rate = 0.674, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[17]: Access = 19041, Miss = 12832, Miss_rate = 0.674, Pending_hits = 1330, Reservation_fails = 0
L2_cache_bank[18]: Access = 19040, Miss = 12833, Miss_rate = 0.674, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[19]: Access = 19049, Miss = 12830, Miss_rate = 0.674, Pending_hits = 1314, Reservation_fails = 0
L2_cache_bank[20]: Access = 19072, Miss = 12839, Miss_rate = 0.673, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[21]: Access = 19072, Miss = 12837, Miss_rate = 0.673, Pending_hits = 1276, Reservation_fails = 0
L2_total_cache_accesses = 419040
L2_total_cache_misses = 282300
L2_total_cache_miss_rate = 0.6737
L2_total_cache_pending_hits = 16671
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 119742
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 146353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135929
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=1346704
icnt_total_pkts_simt_to_mem=963360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57756
	minimum = 6
	maximum = 42
Network latency average = 8.45423
	minimum = 6
	maximum = 42
Slowest packet = 812822
Flit latency average = 6.93437
	minimum = 6
	maximum = 40
Slowest flit = 2121072
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238519
	minimum = 0.0188747 (at node 0)
	maximum = 0.028312 (at node 11)
Accepted packet rate average = 0.0238519
	minimum = 0.0188747 (at node 0)
	maximum = 0.028312 (at node 11)
Injected flit rate average = 0.0657393
	minimum = 0.0434939 (at node 0)
	maximum = 0.0871416 (at node 42)
Accepted flit rate average= 0.0657393
	minimum = 0.0605221 (at node 0)
	maximum = 0.0907832 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.12166 (9 samples)
	minimum = 6 (9 samples)
	maximum = 55.5556 (9 samples)
Network latency average = 8.80123 (9 samples)
	minimum = 6 (9 samples)
	maximum = 49.5556 (9 samples)
Flit latency average = 7.30094 (9 samples)
	minimum = 6 (9 samples)
	maximum = 46.2222 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0197973 (9 samples)
	minimum = 0.0156664 (9 samples)
	maximum = 0.0234988 (9 samples)
Accepted packet rate average = 0.0197973 (9 samples)
	minimum = 0.0156664 (9 samples)
	maximum = 0.0234988 (9 samples)
Injected flit rate average = 0.0545647 (9 samples)
	minimum = 0.0360989 (9 samples)
	maximum = 0.07234 (9 samples)
Accepted flit rate average = 0.0545647 (9 samples)
	minimum = 0.0502371 (9 samples)
	maximum = 0.075352 (9 samples)
Injected packet size average = 2.75617 (9 samples)
Accepted packet size average = 2.75617 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 21 sec (2241 sec)
gpgpu_simulation_rate = 115858 (inst/sec)
gpgpu_simulation_rate = 1344 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 39165
gpu_sim_insn = 28848876
gpu_ipc =     736.5984
gpu_tot_sim_cycle = 3273441
gpu_tot_sim_insn = 288488760
gpu_tot_ipc =      88.1301
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 14855
partiton_reqs_in_parallel = 861630
partiton_reqs_in_parallel_total    = 22281022
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.0698
partiton_reqs_in_parallel_util = 861630
partiton_reqs_in_parallel_util_total    = 22281022
gpu_sim_cycle_parition_util = 39165
gpu_tot_sim_cycle_parition_util    = 1012776
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 419040
L2_BW  =     112.5453 GB/Sec
L2_BW_total  =      13.4800 GB/Sec
gpu_total_sim_rate=123075

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5792280
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17920
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0911
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789098
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5792280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
48268, 46398, 46468, 48157, 48270, 46426, 46472, 48144, 9668, 9287, 9310, 6014, 
gpgpu_n_tot_thrd_icount = 333194240
gpgpu_n_tot_w_icount = 10412320
gpgpu_n_stall_shd_mem = 55218
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 313840
gpgpu_n_mem_write_global = 151200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7662080
gpgpu_n_store_insn = 4762800
gpgpu_n_shmem_insn = 31552880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 573440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 208
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:294650	W0_Idle:818867	W0_Scoreboard:47753731	W1:604800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4081800	W32:5725720
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2510720 {8:313840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20563200 {136:151200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35424640 {40:75600,136:238240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1209600 {8:151200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 935 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 3273440 
mrq_lat_table:208292 	33211 	22211 	50393 	59453 	44385 	22568 	14053 	10438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	266365 	174336 	550 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	352566 	12821 	85 	0 	76238 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	259181 	53645 	1040 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	75600 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	737 	162 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  6.982630  6.977667  7.007538  6.871921  6.700508  6.715013  7.398773  7.224551  7.394030  7.328403  6.344473  6.573333  7.355978  7.715100  6.875912  7.027363 
dram[1]:  7.226221  6.977667  7.056848  6.928934  6.335681  6.097065  7.733974  7.629747  7.039773  6.974648  6.523809  6.443864  7.488950  7.091623  6.760766  6.552204 
dram[2]:  7.246851  7.358056  7.401084  7.038660  6.537530  6.395735  7.665605  7.029240  7.356083  7.005650  6.688347  6.511873  7.419178  7.398907  6.659472  6.818182 
dram[3]:  7.049020  7.154229  6.781095  6.971867  6.365566  6.363207  7.708333  7.182089  6.509186  6.831956  6.643243  6.505291  7.369565  7.185677  6.593824  6.544811 
dram[4]:  7.299492  7.450777  6.745049  6.829574  6.442822  6.556931  7.632716  7.389222  7.206395  7.022663  6.755495  6.502645  7.327913  7.440772  6.740291  6.942500 
dram[5]:  7.202046  7.183673  7.154242  7.115089  6.639098  6.245283  8.071896  7.859873  6.653226  6.799450  6.485488  6.318766  7.477901  7.191489  6.547170  6.352403 
dram[6]:  7.162850  7.333333  7.242188  7.374005  6.379227  6.465686  7.477341  7.410180  7.132565  6.875000  6.643243  6.381818  7.002645  6.834625  6.713948  6.620047 
dram[7]:  6.972705  7.339426  6.927861  6.597157  6.737245  6.614035  7.897764  7.632716  6.568733  6.427441  6.464103  6.222222  7.373259  7.170732  6.308889  6.348993 
dram[8]:  7.317708  7.223650  7.167526  7.068528  6.725641  6.442260  7.758621  7.545732  6.884181  6.957143  6.904109  6.936639  6.963158  7.039894  6.745843  6.561201 
dram[9]:  7.239295  7.350384  7.048101  6.869136  6.657361  6.755155  7.478788  7.739812  6.851124  6.851124  6.318296  6.631579  7.058667  7.058667  6.585308  6.587678 
dram[10]:  7.638298  7.540682  7.143959  7.652893  6.415648  6.149883  7.715625  7.587692  6.759003  6.719008  6.888889  6.888889  7.107612  7.089005  6.932668  6.950000 
average row locality = 465004/66970 = 6.943467
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1884      1882      1869      1870      1795      1794      1642      1643      1677      1677      1678      1675      1827      1828      1891      1890 
dram[1]:      1881      1882      1841      1840      1824      1826      1643      1641      1678      1676      1676      1678      1831      1829      1891      1889 
dram[2]:      1917      1917      1841      1841      1825      1824      1637      1634      1679      1680      1678      1678      1828      1828      1867      1865 
dram[3]:      1916      1916      1836      1836      1824      1823      1635      1636      1680      1680      1673      1674      1832      1829      1866      1865 
dram[4]:      1916      1916      1835      1835      1798      1799      1673      1668      1679      1679      1674      1673      1824      1821      1867      1867 
dram[5]:      1886      1886      1868      1867      1799      1798      1670      1668      1675      1675      1673      1673      1827      1824      1866      1866 
dram[6]:      1885      1886      1866      1865      1791      1788      1675      1675      1675      1675      1673      1672      1797      1795      1900      1900 
dram[7]:      1880      1881      1870      1869      1791      1789      1672      1673      1657      1656      1706      1705      1797      1796      1899      1898 
dram[8]:      1880      1880      1866      1870      1783      1782      1675      1675      1657      1655      1705      1703      1796      1797      1900      1901 
dram[9]:      1914      1914      1869      1867      1783      1781      1668      1669      1659      1659      1706      1705      1797      1797      1869      1870 
dram[10]:      1912      1913      1864      1863      1784      1786      1669      1666      1660      1659      1685      1685      1828      1828      1870      1870 
total reads: 313804
bank skew: 1917/1634 = 1.17
chip skew: 28542/28518 = 1.00
number of total write accesses:
dram[0]:       930       930       920       920       845       845       770       770       800       800       790       790       880       880       935       935 
dram[1]:       930       930       890       890       875       875       770       770       800       800       790       790       880       880       935       935 
dram[2]:       960       960       890       890       875       875       770       770       800       800       790       790       880       880       910       910 
dram[3]:       960       960       890       890       875       875       770       770       800       800       785       785       880       880       910       910 
dram[4]:       960       960       890       890       850       850       800       800       800       800       785       785       880       880       910       910 
dram[5]:       930       930       915       915       850       850       800       800       800       800       785       785       880       880       910       910 
dram[6]:       930       930       915       915       850       850       800       800       800       800       785       785       850       850       940       940 
dram[7]:       930       930       915       915       850       850       800       800       780       780       815       815       850       850       940       940 
dram[8]:       930       930       915       915       840       840       800       800       780       780       815       815       850       850       940       940 
dram[9]:       960       960       915       915       840       840       800       800       780       780       815       815       850       850       910       910 
dram[10]:       960       960       915       915       840       840       800       800       780       780       795       795       880       880       910       910 
total reads: 151200
bank skew: 960/770 = 1.25
chip skew: 13760/13740 = 1.00
average mf latency per bank:
dram[0]:       1293       578      1258       541      1294       540      1414       569      1334       550      1348       566      1284       578      1274       565
dram[1]:       1301       580      1267       559      1285       520      1412       572      1337       549      1338       565      1283       578      1274       565
dram[2]:       1290       560      1266       562      1283       520      1411       572      1335       548      1335       566      1292       579      1281       574
dram[3]:       1284       560      1269       560      1283       520      1411       573      1342       549      1340       573      1294       579      1280       577
dram[4]:       1282       559      1269       563      1304       542      1392       550      1342       549      1339       575      1288       579      1282       574
dram[5]:       1301       570      1255       538      1304       543      1394       550      1339       550      1340       573      1287       579      1281       576
dram[6]:       1301       571      1256       540      1299       543      1390       548      1338       549      1345       576      1300       597      1274       563
dram[7]:       1290       573      1255       538      1298       544      1401       550      1347       572      1332       553      1298       600      1273       562
dram[8]:       1289       575      1265       540      1302       536      1400       550      1346       574      1325       553      1300       599      1271       563
dram[9]:       1278       560      1262       538      1301       538      1394       550      1339       562      1326       553      1298       600      1289       581
dram[10]:       1278       559      1256       539      1305       539      1394       550      1338       565      1345       567      1286       578      1288       583
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953287 n_nop=1772201 n_act=6027 n_pre=6011 n_req=42262 n_rd=114088 n_write=54960 bw_util=0.1731
n_activity=580382 dram_eff=0.5825
bk0: 7536a 1883416i bk1: 7528a 1885890i bk2: 7476a 1883504i bk3: 7480a 1884982i bk4: 7180a 1888813i bk5: 7176a 1889590i bk6: 6568a 1893704i bk7: 6572a 1894355i bk8: 6708a 1892305i bk9: 6708a 1892605i bk10: 6712a 1890727i bk11: 6700a 1893509i bk12: 7308a 1885372i bk13: 7312a 1886641i bk14: 7564a 1880496i bk15: 7560a 1882362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05337
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ffa200cfa70 :  mf: uid=6427884, sid21:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3273440), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953287 n_nop=1771978 n_act=6131 n_pre=6115 n_req=42266 n_rd=114103 n_write=54960 bw_util=0.1731
n_activity=581490 dram_eff=0.5815
bk0: 7524a 1883274i bk1: 7528a 1884368i bk2: 7364a 1885514i bk3: 7360a 1887534i bk4: 7296a 1886917i bk5: 7303a 1887731i bk6: 6572a 1893429i bk7: 6564a 1894667i bk8: 6712a 1891240i bk9: 6704a 1893354i bk10: 6704a 1890894i bk11: 6712a 1892606i bk12: 7324a 1884979i bk13: 7316a 1886267i bk14: 7564a 1881122i bk15: 7556a 1883152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06072
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953287 n_nop=1772087 n_act=6030 n_pre=6014 n_req=42289 n_rd=114156 n_write=55000 bw_util=0.1732
n_activity=580253 dram_eff=0.583
bk0: 7668a 1880827i bk1: 7668a 1884080i bk2: 7364a 1885110i bk3: 7364a 1886114i bk4: 7300a 1885711i bk5: 7296a 1886919i bk6: 6548a 1893938i bk7: 6536a 1894853i bk8: 6716a 1891956i bk9: 6720a 1893135i bk10: 6712a 1891779i bk11: 6712a 1893977i bk12: 7312a 1885132i bk13: 7312a 1886189i bk14: 7468a 1882213i bk15: 7460a 1884893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05394
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953287 n_nop=1771899 n_act=6180 n_pre=6164 n_req=42261 n_rd=114084 n_write=54960 bw_util=0.1731
n_activity=580673 dram_eff=0.5822
bk0: 7664a 1880033i bk1: 7664a 1881551i bk2: 7344a 1885333i bk3: 7344a 1886437i bk4: 7296a 1886011i bk5: 7292a 1887586i bk6: 6540a 1893535i bk7: 6544a 1895053i bk8: 6720a 1890716i bk9: 6720a 1893605i bk10: 6692a 1892972i bk11: 6696a 1892903i bk12: 7328a 1884188i bk13: 7316a 1884579i bk14: 7464a 1881202i bk15: 7460a 1882654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05718
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953287 n_nop=1772129 n_act=6039 n_pre=6023 n_req=42274 n_rd=114096 n_write=55000 bw_util=0.1731
n_activity=581073 dram_eff=0.582
bk0: 7664a 1881620i bk1: 7664a 1884188i bk2: 7340a 1885847i bk3: 7340a 1885553i bk4: 7192a 1886803i bk5: 7196a 1888020i bk6: 6692a 1893237i bk7: 6672a 1892089i bk8: 6716a 1891554i bk9: 6716a 1893445i bk10: 6696a 1893038i bk11: 6692a 1894093i bk12: 7296a 1886144i bk13: 7284a 1887678i bk14: 7468a 1881854i bk15: 7468a 1884115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04533
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953287 n_nop=1772041 n_act=6109 n_pre=6093 n_req=42261 n_rd=114084 n_write=54960 bw_util=0.1731
n_activity=580865 dram_eff=0.582
bk0: 7544a 1882861i bk1: 7544a 1884227i bk2: 7472a 1885209i bk3: 7468a 1885704i bk4: 7196a 1888305i bk5: 7192a 1889095i bk6: 6680a 1892069i bk7: 6672a 1892935i bk8: 6700a 1891010i bk9: 6700a 1891930i bk10: 6692a 1890711i bk11: 6692a 1893107i bk12: 7308a 1884948i bk13: 7296a 1884808i bk14: 7464a 1882545i bk15: 7464a 1883518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04862
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953287 n_nop=1772063 n_act=6104 n_pre=6088 n_req=42258 n_rd=114072 n_write=54960 bw_util=0.1731
n_activity=580145 dram_eff=0.5827
bk0: 7540a 1881509i bk1: 7544a 1884713i bk2: 7464a 1883918i bk3: 7460a 1884731i bk4: 7164a 1886771i bk5: 7152a 1889592i bk6: 6700a 1891908i bk7: 6700a 1893814i bk8: 6700a 1891058i bk9: 6700a 1892892i bk10: 6692a 1891835i bk11: 6688a 1893609i bk12: 7188a 1885377i bk13: 7180a 1887579i bk14: 7600a 1880561i bk15: 7600a 1882486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05148
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953287 n_nop=1771691 n_act=6208 n_pre=6192 n_req=42299 n_rd=114156 n_write=55040 bw_util=0.1732
n_activity=581066 dram_eff=0.5824
bk0: 7520a 1882351i bk1: 7524a 1884743i bk2: 7480a 1883445i bk3: 7476a 1884500i bk4: 7164a 1888056i bk5: 7156a 1887887i bk6: 6688a 1892115i bk7: 6692a 1891940i bk8: 6628a 1892820i bk9: 6624a 1892075i bk10: 6824a 1889988i bk11: 6820a 1892045i bk12: 7188a 1885595i bk13: 7184a 1886325i bk14: 7596a 1880266i bk15: 7592a 1882035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04914
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953287 n_nop=1772161 n_act=6041 n_pre=6025 n_req=42265 n_rd=114100 n_write=54960 bw_util=0.1731
n_activity=580587 dram_eff=0.5824
bk0: 7520a 1883028i bk1: 7520a 1884975i bk2: 7464a 1885055i bk3: 7480a 1885009i bk4: 7132a 1888920i bk5: 7128a 1890023i bk6: 6700a 1891429i bk7: 6700a 1892267i bk8: 6628a 1892695i bk9: 6620a 1892874i bk10: 6820a 1890739i bk11: 6812a 1893636i bk12: 7184a 1886103i bk13: 7188a 1887334i bk14: 7600a 1879777i bk15: 7604a 1881950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04835
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953287 n_nop=1772027 n_act=6104 n_pre=6088 n_req=42267 n_rd=114108 n_write=54960 bw_util=0.1731
n_activity=580320 dram_eff=0.5827
bk0: 7656a 1881279i bk1: 7656a 1882795i bk2: 7476a 1884793i bk3: 7468a 1884849i bk4: 7132a 1888758i bk5: 7124a 1889883i bk6: 6672a 1891410i bk7: 6676a 1893376i bk8: 6636a 1892104i bk9: 6636a 1893937i bk10: 6824a 1889480i bk11: 6820a 1891691i bk12: 7188a 1886049i bk13: 7188a 1886803i bk14: 7476a 1881495i bk15: 7480a 1883512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04235
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1953287 n_nop=1772099 n_act=5998 n_pre=5982 n_req=42302 n_rd=114168 n_write=55040 bw_util=0.1733
n_activity=580464 dram_eff=0.583
bk0: 7648a 1881958i bk1: 7652a 1883313i bk2: 7456a 1884560i bk3: 7452a 1886919i bk4: 7136a 1888032i bk5: 7144a 1890766i bk6: 6676a 1892032i bk7: 6664a 1893568i bk8: 6640a 1893124i bk9: 6636a 1892558i bk10: 6740a 1891664i bk11: 6740a 1892842i bk12: 7312a 1885392i bk13: 7312a 1885761i bk14: 7480a 1882777i bk15: 7480a 1883111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05319

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21186, Miss = 14263, Miss_rate = 0.673, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[1]: Access = 21148, Miss = 14259, Miss_rate = 0.674, Pending_hits = 1319, Reservation_fails = 0
L2_cache_bank[2]: Access = 21158, Miss = 14265, Miss_rate = 0.674, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[3]: Access = 21140, Miss = 14261, Miss_rate = 0.675, Pending_hits = 1325, Reservation_fails = 1
L2_cache_bank[4]: Access = 21150, Miss = 14272, Miss_rate = 0.675, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[5]: Access = 21145, Miss = 14267, Miss_rate = 0.675, Pending_hits = 1300, Reservation_fails = 1
L2_cache_bank[6]: Access = 21125, Miss = 14262, Miss_rate = 0.675, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[7]: Access = 21125, Miss = 14259, Miss_rate = 0.675, Pending_hits = 1311, Reservation_fails = 0
L2_cache_bank[8]: Access = 21173, Miss = 14266, Miss_rate = 0.674, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[9]: Access = 21178, Miss = 14258, Miss_rate = 0.673, Pending_hits = 1336, Reservation_fails = 0
L2_cache_bank[10]: Access = 21168, Miss = 14264, Miss_rate = 0.674, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[11]: Access = 21158, Miss = 14257, Miss_rate = 0.674, Pending_hits = 1332, Reservation_fails = 0
L2_cache_bank[12]: Access = 21148, Miss = 14262, Miss_rate = 0.674, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[13]: Access = 21158, Miss = 14256, Miss_rate = 0.674, Pending_hits = 1337, Reservation_fails = 1
L2_cache_bank[14]: Access = 21188, Miss = 14272, Miss_rate = 0.674, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[15]: Access = 21188, Miss = 14267, Miss_rate = 0.673, Pending_hits = 1335, Reservation_fails = 0
L2_cache_bank[16]: Access = 21163, Miss = 14262, Miss_rate = 0.674, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[17]: Access = 21153, Miss = 14263, Miss_rate = 0.674, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[18]: Access = 21153, Miss = 14265, Miss_rate = 0.674, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[19]: Access = 21163, Miss = 14262, Miss_rate = 0.674, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[20]: Access = 21188, Miss = 14272, Miss_rate = 0.674, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[21]: Access = 21188, Miss = 14270, Miss_rate = 0.673, Pending_hits = 1286, Reservation_fails = 0
L2_total_cache_accesses = 465544
L2_total_cache_misses = 313804
L2_total_cache_miss_rate = 0.6741
L2_total_cache_pending_hits = 16826
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134587
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16516
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 162737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151049
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 151200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=1496064
icnt_total_pkts_simt_to_mem=1070344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54124
	minimum = 6
	maximum = 50
Network latency average = 8.41525
	minimum = 6
	maximum = 50
Slowest packet = 895890
Flit latency average = 6.87496
	minimum = 6
	maximum = 46
Slowest flit = 2469565
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237483
	minimum = 0.0187928 (at node 0)
	maximum = 0.0281892 (at node 19)
Accepted packet rate average = 0.0237483
	minimum = 0.0187928 (at node 0)
	maximum = 0.0281892 (at node 19)
Injected flit rate average = 0.065454
	minimum = 0.0433051 (at node 0)
	maximum = 0.0867634 (at node 42)
Accepted flit rate average= 0.065454
	minimum = 0.0602594 (at node 0)
	maximum = 0.0903891 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.06362 (10 samples)
	minimum = 6 (10 samples)
	maximum = 55 (10 samples)
Network latency average = 8.76263 (10 samples)
	minimum = 6 (10 samples)
	maximum = 49.6 (10 samples)
Flit latency average = 7.25834 (10 samples)
	minimum = 6 (10 samples)
	maximum = 46.2 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0201924 (10 samples)
	minimum = 0.015979 (10 samples)
	maximum = 0.0239679 (10 samples)
Accepted packet rate average = 0.0201924 (10 samples)
	minimum = 0.015979 (10 samples)
	maximum = 0.0239679 (10 samples)
Injected flit rate average = 0.0556536 (10 samples)
	minimum = 0.0368195 (10 samples)
	maximum = 0.0737823 (10 samples)
Accepted flit rate average = 0.0556536 (10 samples)
	minimum = 0.0512393 (10 samples)
	maximum = 0.0768557 (10 samples)
Injected packet size average = 2.75616 (10 samples)
Accepted packet size average = 2.75616 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 4 sec (2344 sec)
gpgpu_simulation_rate = 123075 (inst/sec)
gpgpu_simulation_rate = 1396 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 38797
gpu_sim_insn = 28848876
gpu_ipc =     743.5852
gpu_tot_sim_cycle = 3534388
gpu_tot_sim_insn = 317337636
gpu_tot_ipc =      89.7857
gpu_tot_issued_cta = 704
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 15303
partiton_reqs_in_parallel = 853534
partiton_reqs_in_parallel_total    = 23142652
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.7893
partiton_reqs_in_parallel_util = 853534
partiton_reqs_in_parallel_util_total    = 23142652
gpu_sim_cycle_parition_util = 38797
gpu_tot_sim_cycle_parition_util    = 1051941
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 465544
L2_BW  =     113.6128 GB/Sec
L2_BW_total  =      13.7319 GB/Sec
gpu_total_sim_rate=129737

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6371508
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0828
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6368326
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6371508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
53095, 51023, 51115, 52972, 53103, 51056, 51122, 52972, 14506, 13931, 13969, 10842, 
gpgpu_n_tot_thrd_icount = 366513664
gpgpu_n_tot_w_icount = 11453552
gpgpu_n_stall_shd_mem = 55262
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 345224
gpgpu_n_mem_write_global = 166320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8428288
gpgpu_n_store_insn = 5239080
gpgpu_n_shmem_insn = 34708168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 630784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 252
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:325080	W0_Idle:833837	W0_Scoreboard:48882431	W1:665280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4489980	W32:6298292
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2761792 {8:345224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22619520 {136:166320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38967104 {40:83160,136:262064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1330560 {8:166320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 870 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 3534387 
mrq_lat_table:229895 	37285 	24693 	54815 	64945 	48720 	25561 	15179 	10535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	299159 	188013 	583 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	396400 	14966 	93 	0 	76754 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	285552 	58571 	1126 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	90720 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	812 	164 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.460241  7.455422  7.429612  7.290476  7.135802  7.150990  7.899110  7.718841  7.869942  7.802292  6.758105  6.994832  7.881579  8.253444  7.292740  7.483173 
dram[1]:  7.713217  7.455422  7.473815  7.343137  6.762014  6.513216  8.244582  8.137614  7.463014  7.396739  6.946154  6.863291  8.018717  7.606599  7.142202  6.961969 
dram[2]:  7.738386  7.853598  7.825065  7.455224  6.971698  6.824481  8.175385  7.518414  7.830460  7.427793  7.115486  6.933504  7.946949  7.925926  7.097448  7.261282 
dram[3]:  7.533333  7.642512  7.192307  7.387654  6.793103  6.790804  8.219814  7.676301  6.918782  7.250000  7.070681  6.928205  7.894737  7.704370  7.029885  6.916290 
dram[4]:  7.793103  7.949749  7.155502  7.242131  6.872038  6.990361  8.146269  7.895652  7.633053  7.445355  7.186170  6.925641  7.853018  7.970667  7.147196  7.353365 
dram[5]:  7.687345  7.668317  7.575682  7.535802  7.075610  6.666667  8.599369  8.381538  7.067533  7.217506  6.907928  6.735661  8.008021  7.711340  6.981735  6.750552 
dram[6]:  7.646914  7.823232  7.665829  7.800511  6.807059  6.897375  7.985380  7.915942  7.558333  7.294906  7.070681  6.801008  7.510256  7.335840  7.125285  7.029213 
dram[7]:  7.450603  7.830380  7.343750  7.004587  7.178660  7.051219  8.419753  8.146269  6.976562  6.831633  6.890547  6.640288  7.894879  7.644908  6.681624  6.722580 
dram[8]:  7.808081  7.710723  7.627500  7.487745  7.164588  6.870813  8.275758  8.056047  7.260163  7.334247  7.344828  7.378667  7.469388  7.548969  7.157895  6.968820 
dram[9]:  7.731051  7.846154  7.466993  7.284009  7.093827  7.195489  7.988270  8.257576  7.262873  7.262873  6.739659  7.063776  7.568475  7.529563  7.020642  6.990868 
dram[10]:  8.144330  8.043257  7.565757  8.084881  6.842857  6.566210  8.232629  8.101191  7.130319  7.089947  7.325269  7.325269  7.623410  7.565657  7.342926  7.396135 
average row locality = 511628/69192 = 7.394323
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2073      2071      2053      2054      1968      1967      1815      1816      1843      1843      1840      1837      2019      2020      2083      2082 
dram[1]:      2070      2071      2022      2021      2000      2002      1816      1814      1844      1842      1839      1841      2023      2021      2083      2081 
dram[2]:      2109      2109      2022      2022      2001      2000      1810      1807      1845      1846      1841      1841      2020      2020      2056      2054 
dram[3]:      2108      2108      2017      2017      2000      1999      1808      1809      1846      1846      1836      1837      2024      2021      2055      2054 
dram[4]:      2108      2108      2016      2016      1972      1973      1849      1844      1845      1845      1837      1836      2016      2013      2056      2056 
dram[5]:      2075      2075      2051      2050      1973      1972      1846      1844      1841      1841      1836      1836      2019      2016      2055      2055 
dram[6]:      2074      2075      2049      2048      1965      1962      1851      1851      1841      1841      1836      1835      1986      1984      2092      2092 
dram[7]:      2069      2070      2053      2052      1965      1963      1848      1849      1821      1820      1872      1871      1986      1985      2091      2090 
dram[8]:      2069      2069      2049      2053      1956      1955      1851      1851      1821      1819      1871      1869      1985      1986      2092      2093 
dram[9]:      2106      2106      2052      2050      1956      1954      1844      1845      1822      1822      1872      1871      1986      1986      2058      2059 
dram[10]:      2104      2105      2047      2046      1957      1959      1845      1842      1823      1822      1849      1849      2020      2020      2059      2059 
total reads: 345308
bank skew: 2109/1807 = 1.17
chip skew: 31406/31382 = 1.00
number of total write accesses:
dram[0]:      1023      1023      1008      1008       922       922       847       847       880       880       870       870       976       976      1031      1031 
dram[1]:      1023      1023       975       975       955       955       847       847       880       880       870       870       976       976      1031      1031 
dram[2]:      1056      1056       975       975       955       955       847       847       880       880       870       870       976       976      1003      1003 
dram[3]:      1056      1056       975       975       955       955       847       847       880       880       865       865       976       976      1003      1003 
dram[4]:      1056      1056       975       975       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[5]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[6]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       943       943      1036      1036 
dram[7]:      1023      1023      1002      1002       928       928       880       880       858       858       898       898       943       943      1036      1036 
dram[8]:      1023      1023      1002      1002       917       917       880       880       858       858       898       898       943       943      1036      1036 
dram[9]:      1056      1056      1002      1002       917       917       880       880       858       858       898       898       943       943      1003      1003 
dram[10]:      1056      1056      1002      1002       917       917       880       880       858       858       876       876       976       976      1003      1003 
total reads: 166320
bank skew: 1056/847 = 1.25
chip skew: 15136/15114 = 1.00
average mf latency per bank:
dram[0]:       1196       545      1166       513      1201       513      1303       536      1234       519      1247       534      1182       543      1176       533
dram[1]:       1203       547      1175       529      1193       494      1301       539      1236       519      1238       533      1182       543      1177       533
dram[2]:       1193       529      1174       532      1191       495      1300       539      1234       518      1235       534      1190       544      1183       540
dram[3]:       1187       529      1177       530      1192       494      1300       539      1241       519      1239       540      1192       544      1182       544
dram[4]:       1186       528      1177       533      1210       514      1283       519      1241       519      1238       543      1186       544      1184       541
dram[5]:       1203       538      1164       510      1211       515      1285       519      1238       520      1239       541      1185       544      1183       542
dram[6]:       1203       539      1165       512      1206       516      1282       517      1237       519      1243       543      1196       560      1176       531
dram[7]:       1193       541      1164       511      1205       516      1291       519      1246       540      1232       523      1195       563      1176       530
dram[8]:       1192       542      1173       512      1209       509      1290       518      1245       541      1225       523      1196       562      1174       531
dram[9]:       1182       529      1171       510      1207       511      1285       519      1239       531      1226       522      1195       563      1190       547
dram[10]:       1182       528      1165       511      1212       512      1284       519      1238       534      1243       535      1184       543      1190       549
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7ffa208dd230 :  mf: uid=7070526, sid01:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (3534383), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2025326 n_nop=1826904 n_act=6223 n_pre=6207 n_req=46498 n_rd=125536 n_write=60456 bw_util=0.1837
n_activity=636371 dram_eff=0.5845
bk0: 8292a 1949025i bk1: 8284a 1952021i bk2: 8212a 1949021i bk3: 8216a 1951105i bk4: 7872a 1955367i bk5: 7868a 1955614i bk6: 7260a 1959835i bk7: 7264a 1960958i bk8: 7372a 1958566i bk9: 7372a 1959285i bk10: 7360a 1956933i bk11: 7348a 1960351i bk12: 8076a 1950618i bk13: 8080a 1952329i bk14: 8332a 1945290i bk15: 8328a 1947457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09374
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2025326 n_nop=1826656 n_act=6335 n_pre=6319 n_req=46504 n_rd=125560 n_write=60456 bw_util=0.1837
n_activity=637215 dram_eff=0.5838
bk0: 8280a 1948846i bk1: 8284a 1950416i bk2: 8088a 1951181i bk3: 8084a 1953900i bk4: 8000a 1953175i bk5: 8008a 1953821i bk6: 7264a 1959553i bk7: 7256a 1961087i bk8: 7376a 1957504i bk9: 7368a 1960049i bk10: 7356a 1957367i bk11: 7364a 1959364i bk12: 8092a 1949990i bk13: 8084a 1952259i bk14: 8332a 1946123i bk15: 8324a 1948659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0968
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ffa2077c420 :  mf: uid=7070528, sid01:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (3534387), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2025326 n_nop=1826784 n_act=6226 n_pre=6210 n_req=46527 n_rd=125610 n_write=60496 bw_util=0.1838
n_activity=636077 dram_eff=0.5852
bk0: 8436a 1946121i bk1: 8436a 1950040i bk2: 8088a 1950854i bk3: 8086a 1952388i bk4: 8004a 1952452i bk5: 8000a 1953097i bk6: 7240a 1960015i bk7: 7228a 1961448i bk8: 7380a 1958401i bk9: 7384a 1959634i bk10: 7364a 1958330i bk11: 7364a 1960876i bk12: 8080a 1950421i bk13: 8080a 1951940i bk14: 8224a 1947705i bk15: 8216a 1950371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08766
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2025326 n_nop=1826582 n_act=6382 n_pre=6366 n_req=46499 n_rd=125540 n_write=60456 bw_util=0.1837
n_activity=636566 dram_eff=0.5844
bk0: 8432a 1945497i bk1: 8432a 1947215i bk2: 8068a 1951077i bk3: 8068a 1952445i bk4: 8000a 1952357i bk5: 7996a 1954038i bk6: 7232a 1959842i bk7: 7236a 1961679i bk8: 7384a 1956846i bk9: 7384a 1959867i bk10: 7344a 1959640i bk11: 7348a 1959605i bk12: 8096a 1949269i bk13: 8084a 1949977i bk14: 8220a 1946120i bk15: 8216a 1948343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09351
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2025326 n_nop=1826796 n_act=6241 n_pre=6225 n_req=46516 n_rd=125560 n_write=60504 bw_util=0.1837
n_activity=636825 dram_eff=0.5843
bk0: 8432a 1947219i bk1: 8432a 1949867i bk2: 8064a 1951682i bk3: 8064a 1951480i bk4: 7888a 1952799i bk5: 7892a 1954330i bk6: 7396a 1959238i bk7: 7376a 1958549i bk8: 7380a 1957807i bk9: 7380a 1959862i bk10: 7348a 1959176i bk11: 7344a 1960790i bk12: 8064a 1951237i bk13: 8052a 1953446i bk14: 8224a 1946844i bk15: 8224a 1949810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07977
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2025326 n_nop=1826728 n_act=6309 n_pre=6293 n_req=46499 n_rd=125540 n_write=60456 bw_util=0.1837
n_activity=636588 dram_eff=0.5844
bk0: 8300a 1948163i bk1: 8300a 1950049i bk2: 8204a 1951044i bk3: 8200a 1951656i bk4: 7892a 1954249i bk5: 7888a 1955301i bk6: 7384a 1958506i bk7: 7376a 1959598i bk8: 7364a 1957225i bk9: 7364a 1958456i bk10: 7344a 1957329i bk11: 7344a 1960082i bk12: 8076a 1950086i bk13: 8064a 1950060i bk14: 8220a 1947905i bk15: 8220a 1949301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08313
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2025326 n_nop=1826746 n_act=6306 n_pre=6290 n_req=46496 n_rd=125528 n_write=60456 bw_util=0.1837
n_activity=635959 dram_eff=0.5849
bk0: 8296a 1946934i bk1: 8300a 1950728i bk2: 8196a 1949631i bk3: 8192a 1950655i bk4: 7860a 1953158i bk5: 7848a 1956114i bk6: 7404a 1958026i bk7: 7404a 1960246i bk8: 7364a 1957323i bk9: 7364a 1959545i bk10: 7344a 1958176i bk11: 7340a 1960473i bk12: 7944a 1950937i bk13: 7936a 1953271i bk14: 8368a 1945907i bk15: 8368a 1947944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08425
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2025326 n_nop=1826346 n_act=6416 n_pre=6400 n_req=46541 n_rd=125620 n_write=60544 bw_util=0.1838
n_activity=636855 dram_eff=0.5846
bk0: 8276a 1948064i bk1: 8280a 1950592i bk2: 8212a 1949243i bk3: 8208a 1950668i bk4: 7860a 1954249i bk5: 7852a 1954299i bk6: 7392a 1957915i bk7: 7396a 1958037i bk8: 7284a 1959573i bk9: 7280a 1958636i bk10: 7488a 1956289i bk11: 7484a 1958791i bk12: 7944a 1950918i bk13: 7940a 1951953i bk14: 8364a 1945362i bk15: 8360a 1946978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08249
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2025326 n_nop=1826840 n_act=6245 n_pre=6229 n_req=46503 n_rd=125556 n_write=60456 bw_util=0.1837
n_activity=636863 dram_eff=0.5842
bk0: 8276a 1948729i bk1: 8276a 1950854i bk2: 8196a 1950810i bk3: 8212a 1950794i bk4: 7824a 1955719i bk5: 7820a 1956600i bk6: 7404a 1957331i bk7: 7404a 1958552i bk8: 7284a 1958912i bk9: 7276a 1959357i bk10: 7484a 1957412i bk11: 7476a 1960135i bk12: 7940a 1951428i bk13: 7944a 1952915i bk14: 8368a 1945050i bk15: 8372a 1947330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08573
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa207ebe20 :  mf: uid=7070527, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3534386), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2025326 n_nop=1826718 n_act=6306 n_pre=6290 n_req=46503 n_rd=125556 n_write=60456 bw_util=0.1837
n_activity=636244 dram_eff=0.5847
bk0: 8424a 1946685i bk1: 8424a 1948555i bk2: 8208a 1950744i bk3: 8200a 1951064i bk4: 7824a 1954958i bk5: 7816a 1956281i bk6: 7376a 1957548i bk7: 7380a 1959444i bk8: 7288a 1958757i bk9: 7288a 1960389i bk10: 7488a 1955940i bk11: 7484a 1958186i bk12: 7944a 1951461i bk13: 7944a 1952654i bk14: 8232a 1946307i bk15: 8236a 1948916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07731
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2025326 n_nop=1826766 n_act=6204 n_pre=6188 n_req=46542 n_rd=125624 n_write=60544 bw_util=0.1838
n_activity=636472 dram_eff=0.585
bk0: 8416a 1947191i bk1: 8420a 1948958i bk2: 8188a 1950325i bk3: 8184a 1953171i bk4: 7828a 1954434i bk5: 7836a 1957563i bk6: 7380a 1958382i bk7: 7368a 1959802i bk8: 7292a 1959154i bk9: 7288a 1958955i bk10: 7396a 1958187i bk11: 7396a 1959420i bk12: 8080a 1950621i bk13: 8080a 1951385i bk14: 8236a 1948473i bk15: 8236a 1949131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08827

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23299, Miss = 15694, Miss_rate = 0.674, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[1]: Access = 23260, Miss = 15690, Miss_rate = 0.675, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[2]: Access = 23271, Miss = 15697, Miss_rate = 0.675, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[3]: Access = 23254, Miss = 15693, Miss_rate = 0.675, Pending_hits = 1327, Reservation_fails = 1
L2_cache_bank[4]: Access = 23265, Miss = 15704, Miss_rate = 0.675, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[5]: Access = 23260, Miss = 15699, Miss_rate = 0.675, Pending_hits = 1303, Reservation_fails = 1
L2_cache_bank[6]: Access = 23238, Miss = 15694, Miss_rate = 0.675, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[7]: Access = 23237, Miss = 15691, Miss_rate = 0.675, Pending_hits = 1314, Reservation_fails = 0
L2_cache_bank[8]: Access = 23287, Miss = 15699, Miss_rate = 0.674, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[9]: Access = 23293, Miss = 15691, Miss_rate = 0.674, Pending_hits = 1339, Reservation_fails = 0
L2_cache_bank[10]: Access = 23282, Miss = 15696, Miss_rate = 0.674, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[11]: Access = 23271, Miss = 15689, Miss_rate = 0.674, Pending_hits = 1336, Reservation_fails = 0
L2_cache_bank[12]: Access = 23260, Miss = 15694, Miss_rate = 0.675, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[13]: Access = 23271, Miss = 15688, Miss_rate = 0.674, Pending_hits = 1340, Reservation_fails = 1
L2_cache_bank[14]: Access = 23304, Miss = 15705, Miss_rate = 0.674, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[15]: Access = 23304, Miss = 15700, Miss_rate = 0.674, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[16]: Access = 23277, Miss = 15694, Miss_rate = 0.674, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[17]: Access = 23266, Miss = 15695, Miss_rate = 0.675, Pending_hits = 1342, Reservation_fails = 0
L2_cache_bank[18]: Access = 23265, Miss = 15696, Miss_rate = 0.675, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[19]: Access = 23276, Miss = 15693, Miss_rate = 0.674, Pending_hits = 1325, Reservation_fails = 0
L2_cache_bank[20]: Access = 23304, Miss = 15704, Miss_rate = 0.674, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[21]: Access = 23304, Miss = 15702, Miss_rate = 0.674, Pending_hits = 1289, Reservation_fails = 0
L2_total_cache_accesses = 512048
L2_total_cache_misses = 345308
L2_total_cache_miss_rate = 0.6744
L2_total_cache_pending_hits = 16894
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 149519
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 179121
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 345224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.058

icnt_total_pkts_mem_to_simt=1645424
icnt_total_pkts_simt_to_mem=1177328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56521
	minimum = 6
	maximum = 66
Network latency average = 8.43825
	minimum = 6
	maximum = 57
Slowest packet = 932104
Flit latency average = 6.90845
	minimum = 6
	maximum = 53
Slowest flit = 2569188
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239736
	minimum = 0.018971 (at node 5)
	maximum = 0.0284565 (at node 0)
Accepted packet rate average = 0.0239736
	minimum = 0.018971 (at node 5)
	maximum = 0.0284565 (at node 0)
Injected flit rate average = 0.0660749
	minimum = 0.0437158 (at node 5)
	maximum = 0.0875863 (at node 42)
Accepted flit rate average= 0.0660749
	minimum = 0.060831 (at node 5)
	maximum = 0.0912465 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.01831 (11 samples)
	minimum = 6 (11 samples)
	maximum = 56 (11 samples)
Network latency average = 8.73314 (11 samples)
	minimum = 6 (11 samples)
	maximum = 50.2727 (11 samples)
Flit latency average = 7.22653 (11 samples)
	minimum = 6 (11 samples)
	maximum = 46.8182 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0205362 (11 samples)
	minimum = 0.016251 (11 samples)
	maximum = 0.0243759 (11 samples)
Accepted packet rate average = 0.0205362 (11 samples)
	minimum = 0.016251 (11 samples)
	maximum = 0.0243759 (11 samples)
Injected flit rate average = 0.056601 (11 samples)
	minimum = 0.0374464 (11 samples)
	maximum = 0.0750373 (11 samples)
Accepted flit rate average = 0.056601 (11 samples)
	minimum = 0.0521113 (11 samples)
	maximum = 0.078164 (11 samples)
Injected packet size average = 2.75616 (11 samples)
Accepted packet size average = 2.75616 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 46 sec (2446 sec)
gpgpu_simulation_rate = 129737 (inst/sec)
gpgpu_simulation_rate = 1444 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 39451
gpu_sim_insn = 28848876
gpu_ipc =     731.2584
gpu_tot_sim_cycle = 3795989
gpu_tot_sim_insn = 346186512
gpu_tot_ipc =      91.1980
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 15576
partiton_reqs_in_parallel = 867922
partiton_reqs_in_parallel_total    = 23996186
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.5501
partiton_reqs_in_parallel_util = 867922
partiton_reqs_in_parallel_util_total    = 23996186
gpu_sim_cycle_parition_util = 39451
gpu_tot_sim_cycle_parition_util    = 1090738
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 512048
L2_BW  =     111.7294 GB/Sec
L2_BW_total  =      13.9468 GB/Sec
gpu_total_sim_rate=135812

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6950736
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0759
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6947554
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6950736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
57921, 55661, 55761, 57789, 57929, 55698, 55768, 57787, 14506, 13931, 13969, 10842, 
gpgpu_n_tot_thrd_icount = 399833088
gpgpu_n_tot_w_icount = 12494784
gpgpu_n_stall_shd_mem = 55293
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376608
gpgpu_n_mem_write_global = 181440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9194496
gpgpu_n_store_insn = 5715360
gpgpu_n_shmem_insn = 37863456
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 283
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:354723	W0_Idle:849076	W0_Scoreboard:50030829	W1:725760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4898160	W32:6870864
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3012864 {8:376608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24675840 {136:181440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42509568 {40:90720,136:285888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1451520 {8:181440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 817 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 3795988 
mrq_lat_table:249368 	39725 	26780 	60432 	72064 	54098 	28642 	16575 	10568 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	327697 	205953 	609 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	440359 	16979 	108 	0 	77270 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	312112 	63330 	1191 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	105840 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	889 	165 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.295897  7.229122  7.248918  7.127660  6.964835  6.947369  7.406650  7.334177  7.782722  7.642673  6.641255  6.881395  7.613583  7.817307  6.993814  7.245727 
dram[1]:  7.450331  7.291577  7.143791  6.974468  6.572008  6.381890  7.980716  8.019390  7.307125  7.284314  6.653933  6.613839  7.881356  7.478161  7.008265  6.739563 
dram[2]:  7.656319  7.622517  7.751773  7.352018  6.724066  6.625767  7.792453  7.061125  7.628205  7.205811  6.922897  6.703620  7.562791  7.510393  6.872165  6.896481 
dram[3]:  7.344681  7.376069  7.056035  7.291759  6.545455  6.517103  8.092437  7.565445  6.642857  7.018868  6.846868  6.724373  7.733967  7.530093  6.870103  6.662000 
dram[4]:  7.570176  7.671111  7.084415  7.099783  6.487755  6.529774  7.875331  7.428571  7.418952  7.291667  7.011877  6.783908  7.449541  7.476959  6.914938  7.061440 
dram[5]:  7.237688  7.316017  7.474273  7.438753  6.943232  6.501022  8.216066  7.989218  6.767654  7.023641  6.737443  6.587054  7.685579  7.432494  6.772358  6.520548 
dram[6]:  7.426373  7.544643  7.420000  7.534989  6.432049  6.531959  7.777487  7.637532  7.427500  7.228711  6.815242  6.644144  7.080178  6.906522  6.884849  6.748515 
dram[7]:  7.103158  7.450331  7.204741  6.904959  6.938731  6.829741  7.851852  7.632391  6.834112  6.585586  6.800000  6.604804  7.791667  7.639423  6.452652  6.588008 
dram[8]:  7.599099  7.514477  7.290393  7.267391  6.714286  6.558333  8.029730  7.797900  7.116788  7.217284  7.002315  7.063084  7.239180  7.308046  6.997947  6.697446 
dram[9]:  7.387580  7.483731  7.345055  7.152034  6.830802  6.886214  7.698701  7.761780  7.121655  7.053012  6.665198  6.890661  7.462441  7.427570  6.670000  6.645418 
dram[10]:  7.872146  7.856492  7.238612  7.740139  6.589958  6.406504  7.949062  7.713542  6.938389  6.903302  7.004706  6.971897  7.493088  7.340858  7.174193  7.097872 
average row locality = 558252/78014 = 7.155793
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2262      2260      2245      2246      2155      2154      1972      1973      2013      2013      2014      2011      2195      2196      2270      2269 
dram[1]:      2259      2260      2211      2210      2190      2192      1973      1971      2014      2012      2013      2015      2199      2197      2270      2268 
dram[2]:      2301      2301      2211      2211      2191      2190      1967      1964      2015      2016      2015      2015      2196      2196      2241      2239 
dram[3]:      2300      2300      2206      2206      2190      2189      1965      1966      2016      2016      2009      2010      2200      2197      2240      2239 
dram[4]:      2300      2300      2205      2205      2159      2160      2009      2004      2015      2015      2010      2009      2192      2189      2241      2241 
dram[5]:      2264      2264      2243      2242      2160      2159      2006      2004      2011      2011      2009      2009      2195      2192      2240      2240 
dram[6]:      2263      2264      2241      2240      2151      2148      2011      2011      2011      2011      2009      2008      2159      2157      2280      2280 
dram[7]:      2258      2259      2245      2244      2151      2149      2008      2009      1989      1988      2048      2047      2159      2158      2279      2278 
dram[8]:      2258      2258      2241      2245      2141      2140      2011      2011      1989      1987      2047      2045      2158      2159      2280      2281 
dram[9]:      2298      2298      2244      2242      2141      2139      2004      2005      1991      1991      2048      2047      2159      2159      2243      2244 
dram[10]:      2296      2297      2239      2238      2142      2144      2005      2002      1992      1991      2023      2023      2196      2196      2244      2244 
total reads: 376812
bank skew: 2301/1964 = 1.17
chip skew: 34272/34244 = 1.00
number of total write accesses:
dram[0]:      1116      1116      1104      1104      1014      1014       924       924       960       960       948       948      1056      1056      1122      1122 
dram[1]:      1116      1116      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1122      1122 
dram[2]:      1152      1152      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1092      1092 
dram[3]:      1152      1152      1068      1068      1050      1050       924       924       960       960       942       942      1056      1056      1092      1092 
dram[4]:      1152      1152      1068      1068      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[5]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[6]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1020      1020      1128      1128 
dram[7]:      1116      1116      1098      1098      1020      1020       960       960       936       936       978       978      1020      1020      1128      1128 
dram[8]:      1116      1116      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1128      1128 
dram[9]:      1152      1152      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1092      1092 
dram[10]:      1152      1152      1098      1098      1008      1008       960       960       936       936       954       954      1056      1056      1092      1092 
total reads: 181440
bank skew: 1152/924 = 1.25
chip skew: 16512/16488 = 1.00
average mf latency per bank:
dram[0]:       1115       518      1086       488      1115       486      1215       511      1150       494      1161       508      1107       519      1099       508
dram[1]:       1121       520      1093       502      1108       469      1214       513      1151       494      1153       507      1108       518      1099       507
dram[2]:       1112       503      1092       505      1106       470      1213       513      1150       493      1150       507      1115       519      1104       514
dram[3]:       1107       504      1095       503      1106       469      1212       514      1156       494      1154       513      1117       519      1103       517
dram[4]:       1106       503      1095       506      1123       488      1197       495      1156       494      1153       515      1111       519      1106       515
dram[5]:       1121       512      1084       485      1124       489      1199       495      1154       495      1154       513      1110       519      1104       516
dram[6]:       1121       513      1084       487      1120       489      1196       493      1152       494      1158       516      1121       534      1098       506
dram[7]:       1112       514      1084       485      1119       490      1205       495      1160       513      1148       497      1120       537      1098       505
dram[8]:       1111       516      1091       487      1122       483      1204       494      1160       515      1142       497      1122       536      1096       506
dram[9]:       1102       504      1089       485      1121       485      1198       495      1154       505      1142       497      1119       537      1111       520
dram[10]:       1102       503      1084       486      1125       485      1198       494      1153       507      1158       508      1110       519      1111       523
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2098579 n_nop=1881645 n_act=7003 n_pre=6987 n_req=50736 n_rd=136992 n_write=65952 bw_util=0.1934
n_activity=695346 dram_eff=0.5837
bk0: 9048a 2014891i bk1: 9040a 2017799i bk2: 8980a 2014833i bk3: 8984a 2017217i bk4: 8620a 2021615i bk5: 8616a 2022193i bk6: 7888a 2026971i bk7: 7892a 2028034i bk8: 8052a 2025176i bk9: 8052a 2026691i bk10: 8056a 2023902i bk11: 8044a 2027732i bk12: 8780a 2017337i bk13: 8784a 2018791i bk14: 9080a 2011123i bk15: 9076a 2013137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14053
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2098579 n_nop=1881401 n_act=7113 n_pre=7097 n_req=50742 n_rd=137016 n_write=65952 bw_util=0.1934
n_activity=696429 dram_eff=0.5829
bk0: 9036a 2014949i bk1: 9040a 2016429i bk2: 8844a 2017041i bk3: 8840a 2019703i bk4: 8760a 2019251i bk5: 8768a 2020345i bk6: 7892a 2026809i bk7: 7884a 2028297i bk8: 8056a 2024482i bk9: 8048a 2027131i bk10: 8052a 2024057i bk11: 8060a 2026465i bk12: 8796a 2016318i bk13: 8788a 2019204i bk14: 9080a 2012127i bk15: 9072a 2014703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13608
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2098579 n_nop=1881463 n_act=7028 n_pre=7012 n_req=50769 n_rd=137076 n_write=66000 bw_util=0.1935
n_activity=695280 dram_eff=0.5842
bk0: 9204a 2012095i bk1: 9204a 2015961i bk2: 8844a 2016662i bk3: 8844a 2018713i bk4: 8764a 2018453i bk5: 8760a 2019539i bk6: 7868a 2027057i bk7: 7856a 2028480i bk8: 8060a 2025318i bk9: 8064a 2027036i bk10: 8060a 2024557i bk11: 8060a 2027952i bk12: 8784a 2016483i bk13: 8784a 2018491i bk14: 8964a 2013708i bk15: 8956a 2015955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12794
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2098579 n_nop=1881323 n_act=7162 n_pre=7146 n_req=50737 n_rd=136996 n_write=65952 bw_util=0.1934
n_activity=695621 dram_eff=0.5835
bk0: 9200a 2011594i bk1: 9200a 2012971i bk2: 8824a 2016901i bk3: 8824a 2018667i bk4: 8760a 2018274i bk5: 8756a 2020052i bk6: 7860a 2027063i bk7: 7864a 2028953i bk8: 8064a 2023397i bk9: 8064a 2026676i bk10: 8036a 2026326i bk11: 8040a 2027004i bk12: 8800a 2015819i bk13: 8788a 2016909i bk14: 8960a 2011777i bk15: 8956a 2014266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13807
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ffa20f33fc0 :  mf: uid=7713172, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3795988), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2098579 n_nop=1881438 n_act=7071 n_pre=7055 n_req=50754 n_rd=137015 n_write=66000 bw_util=0.1935
n_activity=695555 dram_eff=0.5837
bk0: 9200a 2012922i bk1: 9200a 2015666i bk2: 8820a 2017624i bk3: 8820a 2017854i bk4: 8636a 2018348i bk5: 8639a 2020095i bk6: 8036a 2026158i bk7: 8016a 2025614i bk8: 8060a 2024329i bk9: 8060a 2027057i bk10: 8040a 2026212i bk11: 8036a 2027883i bk12: 8768a 2017440i bk13: 8756a 2019733i bk14: 8964a 2012479i bk15: 8964a 2015974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12345
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2098579 n_nop=1881417 n_act=7115 n_pre=7099 n_req=50737 n_rd=136996 n_write=65952 bw_util=0.1934
n_activity=695934 dram_eff=0.5832
bk0: 9056a 2013869i bk1: 9056a 2015822i bk2: 8972a 2016595i bk3: 8968a 2017653i bk4: 8640a 2020415i bk5: 8636a 2021848i bk6: 8024a 2025519i bk7: 8016a 2026423i bk8: 8044a 2023855i bk9: 8044a 2025361i bk10: 8036a 2024601i bk11: 8036a 2027921i bk12: 8780a 2016789i bk13: 8768a 2017154i bk14: 8960a 2013779i bk15: 8960a 2015456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1261
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2098579 n_nop=1881383 n_act=7142 n_pre=7126 n_req=50732 n_rd=136976 n_write=65952 bw_util=0.1934
n_activity=695361 dram_eff=0.5837
bk0: 9052a 2012350i bk1: 9056a 2016652i bk2: 8964a 2015426i bk3: 8960a 2016863i bk4: 8604a 2018886i bk5: 8592a 2022320i bk6: 8044a 2024675i bk7: 8044a 2027256i bk8: 8044a 2024364i bk9: 8044a 2026432i bk10: 8036a 2024874i bk11: 8032a 2027746i bk12: 8636a 2017173i bk13: 8628a 2020144i bk14: 9120a 2011308i bk15: 9120a 2013847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12614
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2098579 n_nop=1881055 n_act=7208 n_pre=7192 n_req=50781 n_rd=137076 n_write=66048 bw_util=0.1936
n_activity=695674 dram_eff=0.584
bk0: 9032a 2013552i bk1: 9036a 2016699i bk2: 8980a 2014384i bk3: 8976a 2016875i bk4: 8604a 2020093i bk5: 8596a 2020706i bk6: 8032a 2024645i bk7: 8036a 2025215i bk8: 7956a 2026370i bk9: 7952a 2025623i bk10: 8192a 2022904i bk11: 8188a 2026449i bk12: 8636a 2017770i bk13: 8632a 2019035i bk14: 9116a 2011186i bk15: 9112a 2013023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12406
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ffa3ad54f40 :  mf: uid=7713170, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (3795982), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2098579 n_nop=1881525 n_act=7057 n_pre=7041 n_req=50739 n_rd=137004 n_write=65952 bw_util=0.1934
n_activity=696291 dram_eff=0.583
bk0: 9032a 2014809i bk1: 9032a 2017025i bk2: 8964a 2016712i bk3: 8980a 2016678i bk4: 8564a 2022061i bk5: 8560a 2023079i bk6: 8044a 2024149i bk7: 8044a 2025673i bk8: 7956a 2025709i bk9: 7948a 2026423i bk10: 8188a 2024056i bk11: 8180a 2027089i bk12: 8632a 2017627i bk13: 8636a 2019594i bk14: 9120a 2010888i bk15: 9124a 2013595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13305
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2098579 n_nop=1881411 n_act=7110 n_pre=7094 n_req=50741 n_rd=137012 n_write=65952 bw_util=0.1934
n_activity=695365 dram_eff=0.5838
bk0: 9192a 2011864i bk1: 9192a 2014343i bk2: 8976a 2016266i bk3: 8968a 2017211i bk4: 8564a 2021095i bk5: 8556a 2022744i bk6: 8016a 2024458i bk7: 8020a 2026415i bk8: 7964a 2025626i bk9: 7964a 2027585i bk10: 8192a 2022771i bk11: 8188a 2025588i bk12: 8636a 2018172i bk13: 8636a 2019693i bk14: 8972a 2012321i bk15: 8976a 2014550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11744
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ffa2bf714a0 :  mf: uid=7713171, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3795986), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2098579 n_nop=1881447 n_act=7006 n_pre=6990 n_req=50784 n_rd=137088 n_write=66048 bw_util=0.1936
n_activity=695619 dram_eff=0.584
bk0: 9184a 2012865i bk1: 9188a 2014845i bk2: 8956a 2016114i bk3: 8952a 2019066i bk4: 8568a 2020750i bk5: 8576a 2024372i bk6: 8020a 2025095i bk7: 8008a 2026679i bk8: 7968a 2026022i bk9: 7964a 2026218i bk10: 8092a 2024758i bk11: 8092a 2026862i bk12: 8784a 2016873i bk13: 8784a 2018077i bk14: 8976a 2014060i bk15: 8976a 2014935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1286

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25412, Miss = 17126, Miss_rate = 0.674, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[1]: Access = 25372, Miss = 17122, Miss_rate = 0.675, Pending_hits = 1335, Reservation_fails = 0
L2_cache_bank[2]: Access = 25384, Miss = 17129, Miss_rate = 0.675, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[3]: Access = 25368, Miss = 17125, Miss_rate = 0.675, Pending_hits = 1340, Reservation_fails = 1
L2_cache_bank[4]: Access = 25380, Miss = 17137, Miss_rate = 0.675, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[5]: Access = 25374, Miss = 17132, Miss_rate = 0.675, Pending_hits = 1313, Reservation_fails = 1
L2_cache_bank[6]: Access = 25350, Miss = 17126, Miss_rate = 0.676, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[7]: Access = 25350, Miss = 17123, Miss_rate = 0.675, Pending_hits = 1324, Reservation_fails = 0
L2_cache_bank[8]: Access = 25402, Miss = 17131, Miss_rate = 0.674, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[9]: Access = 25408, Miss = 17123, Miss_rate = 0.674, Pending_hits = 1350, Reservation_fails = 0
L2_cache_bank[10]: Access = 25396, Miss = 17128, Miss_rate = 0.674, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[11]: Access = 25384, Miss = 17121, Miss_rate = 0.674, Pending_hits = 1344, Reservation_fails = 0
L2_cache_bank[12]: Access = 25372, Miss = 17125, Miss_rate = 0.675, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[13]: Access = 25384, Miss = 17119, Miss_rate = 0.674, Pending_hits = 1353, Reservation_fails = 1
L2_cache_bank[14]: Access = 25420, Miss = 17137, Miss_rate = 0.674, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[15]: Access = 25420, Miss = 17132, Miss_rate = 0.674, Pending_hits = 1346, Reservation_fails = 0
L2_cache_bank[16]: Access = 25390, Miss = 17125, Miss_rate = 0.674, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[17]: Access = 25378, Miss = 17126, Miss_rate = 0.675, Pending_hits = 1347, Reservation_fails = 0
L2_cache_bank[18]: Access = 25378, Miss = 17128, Miss_rate = 0.675, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[19]: Access = 25390, Miss = 17125, Miss_rate = 0.674, Pending_hits = 1337, Reservation_fails = 0
L2_cache_bank[20]: Access = 25420, Miss = 17137, Miss_rate = 0.674, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[21]: Access = 25420, Miss = 17135, Miss_rate = 0.674, Pending_hits = 1298, Reservation_fails = 0
L2_total_cache_accesses = 558552
L2_total_cache_misses = 376812
L2_total_cache_miss_rate = 0.6746
L2_total_cache_pending_hits = 17074
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 164339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16764
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 195505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 181289
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.061

icnt_total_pkts_mem_to_simt=1794784
icnt_total_pkts_simt_to_mem=1284312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51455
	minimum = 6
	maximum = 48
Network latency average = 8.39046
	minimum = 6
	maximum = 46
Slowest packet = 1025235
Flit latency average = 6.84619
	minimum = 6
	maximum = 42
Slowest flit = 2825835
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235762
	minimum = 0.0186565 (at node 0)
	maximum = 0.0279848 (at node 7)
Accepted packet rate average = 0.0235762
	minimum = 0.0186565 (at node 0)
	maximum = 0.0279848 (at node 7)
Injected flit rate average = 0.0649795
	minimum = 0.0429911 (at node 0)
	maximum = 0.0861343 (at node 42)
Accepted flit rate average= 0.0649795
	minimum = 0.0598226 (at node 0)
	maximum = 0.0897338 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.97633 (12 samples)
	minimum = 6 (12 samples)
	maximum = 55.3333 (12 samples)
Network latency average = 8.70458 (12 samples)
	minimum = 6 (12 samples)
	maximum = 49.9167 (12 samples)
Flit latency average = 7.19484 (12 samples)
	minimum = 6 (12 samples)
	maximum = 46.4167 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0207895 (12 samples)
	minimum = 0.0164515 (12 samples)
	maximum = 0.0246767 (12 samples)
Accepted packet rate average = 0.0207895 (12 samples)
	minimum = 0.0164515 (12 samples)
	maximum = 0.0246767 (12 samples)
Injected flit rate average = 0.0572992 (12 samples)
	minimum = 0.0379085 (12 samples)
	maximum = 0.075962 (12 samples)
Accepted flit rate average = 0.0572992 (12 samples)
	minimum = 0.0527539 (12 samples)
	maximum = 0.0791281 (12 samples)
Injected packet size average = 2.75616 (12 samples)
Accepted packet size average = 2.75616 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 29 sec (2549 sec)
gpgpu_simulation_rate = 135812 (inst/sec)
gpgpu_simulation_rate = 1489 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 13: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 38939
gpu_sim_insn = 28848876
gpu_ipc =     740.8736
gpu_tot_sim_cycle = 4057078
gpu_tot_sim_insn = 375035388
gpu_tot_ipc =      92.4398
gpu_tot_issued_cta = 832
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 15982
partiton_reqs_in_parallel = 856658
partiton_reqs_in_parallel_total    = 24864108
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.3397
partiton_reqs_in_parallel_util = 856658
partiton_reqs_in_parallel_util_total    = 24864108
gpu_sim_cycle_parition_util = 38939
gpu_tot_sim_cycle_parition_util    = 1130189
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 558552
L2_BW  =     113.1985 GB/Sec
L2_BW_total  =      14.1357 GB/Sec
gpu_total_sim_rate=141362

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7529964
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23296
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0701
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7526782
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7529964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
62747, 60297, 60407, 62608, 62755, 60334, 60414, 62601, 14506, 13931, 13969, 10842, 
gpgpu_n_tot_thrd_icount = 433152512
gpgpu_n_tot_w_icount = 13536016
gpgpu_n_stall_shd_mem = 55326
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 407992
gpgpu_n_mem_write_global = 196560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9960704
gpgpu_n_store_insn = 6191640
gpgpu_n_shmem_insn = 41018744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 745472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 316
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:385024	W0_Idle:864105	W0_Scoreboard:51158899	W1:786240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5306340	W32:7443436
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3263936 {8:407992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26732160 {136:196560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46052032 {40:98280,136:309712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572480 {8:196560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 771 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 4057077 
mrq_lat_table:270950 	43665 	29280 	64943 	77569 	58629 	31451 	17739 	10650 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	360324 	219797 	642 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	484178 	19141 	114 	0 	77786 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	338415 	68312 	1290 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	964 	167 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.705263  7.636743  7.607143  7.483471  7.336910  7.319058  7.825871  7.751232  8.190840  8.047500  6.995633  7.242082  8.061503  8.271028  7.345309  7.601240 
dram[1]:  7.864516  7.701053  7.494715  7.322314  6.936508  6.739884  8.414438  8.454301  7.666667  7.643705  7.010941  6.969565  8.297424  7.886414  7.330678  7.059501 
dram[2]:  8.079913  8.045161  8.112128  7.706522  7.093306  6.992000  8.222513  7.471428  8.032419  7.599057  7.286364  7.061674  8.009049  7.955056  7.215569  7.240481 
dram[3]:  7.759336  7.791667  7.405858  7.645788  6.909091  6.879921  8.529891  7.989822  6.989154  7.372998  7.209932  7.084257  8.147126  7.939462  7.213573  7.001938 
dram[4]:  7.991453  8.095238  7.434874  7.450526  6.848303  6.891566  8.311855  7.853659  7.780193  7.650831  7.378753  7.145414  7.892857  7.921525  7.288306  7.407787 
dram[5]:  7.645094  7.725739  7.832972  7.796976  7.317697  6.862000  8.661290  8.429319  7.117257  7.378440  7.097778  6.943478  8.098398  7.840355  7.114173  6.857685 
dram[6]:  7.839400  7.960870  7.811688  7.894967  6.791667  6.895161  8.211196  8.067500  7.789346  7.587264  7.177528  7.002193  7.507592  7.328390  7.261297  7.121387 
dram[7]:  7.507187  7.864516  7.558578  7.253012  7.314103  7.202105  8.287918  8.062500  7.181406  6.927790  7.166302  6.965958  8.201422  8.046512  6.792279  6.930582 
dram[8]:  8.017544  7.930586  7.678723  7.654661  7.081250  6.920570  8.469816  8.232142  7.434272  7.535714  7.373874  7.436364  7.671840  7.742729  7.377245  7.068834 
dram[9]:  7.803758  7.902749  7.701492  7.505198  7.201271  7.258547  8.131313  8.195929  7.471698  7.367442  7.027897  7.259424  7.865909  7.830317  6.982625  6.984556 
dram[10]:  8.302222  8.286031  7.625793  8.139955  6.952965  6.763420  8.388021  8.146835  7.251716  7.216401  7.372998  7.339408  7.937220  7.780220  7.521830  7.444445 
average row locality = 604876/80244 = 7.537959
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2451      2449      2429      2430      2328      2327      2145      2146      2179      2179      2176      2173      2387      2388      2462      2461 
dram[1]:      2448      2449      2392      2391      2366      2368      2146      2144      2180      2178      2176      2178      2391      2389      2462      2460 
dram[2]:      2493      2493      2392      2392      2367      2366      2140      2137      2181      2182      2178      2178      2388      2388      2430      2428 
dram[3]:      2492      2492      2387      2387      2366      2365      2138      2139      2182      2182      2172      2173      2392      2389      2429      2428 
dram[4]:      2492      2492      2386      2386      2333      2334      2185      2180      2181      2181      2173      2172      2384      2381      2430      2430 
dram[5]:      2453      2453      2426      2425      2334      2333      2182      2180      2177      2177      2172      2172      2387      2384      2429      2429 
dram[6]:      2452      2453      2424      2423      2325      2322      2187      2187      2177      2177      2172      2171      2348      2346      2472      2472 
dram[7]:      2447      2448      2428      2427      2325      2323      2184      2185      2153      2152      2214      2213      2348      2347      2471      2470 
dram[8]:      2447      2447      2424      2428      2314      2313      2187      2187      2153      2151      2213      2211      2347      2348      2472      2473 
dram[9]:      2490      2490      2427      2425      2314      2312      2180      2181      2154      2154      2214      2213      2348      2348      2432      2433 
dram[10]:      2488      2489      2422      2421      2315      2317      2181      2178      2155      2154      2187      2187      2388      2388      2433      2433 
total reads: 408316
bank skew: 2493/2137 = 1.17
chip skew: 37136/37108 = 1.00
number of total write accesses:
dram[0]:      1209      1209      1192      1192      1091      1091      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[1]:      1209      1209      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[2]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1185      1185 
dram[3]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1022      1022      1152      1152      1185      1185 
dram[4]:      1248      1248      1153      1153      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[5]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[6]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1113      1113      1224      1224 
dram[7]:      1209      1209      1185      1185      1098      1098      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[8]:      1209      1209      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[9]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1185      1185 
dram[10]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1035      1035      1152      1152      1185      1185 
total reads: 196560
bank skew: 1248/1001 = 1.25
chip skew: 17888/17862 = 1.00
average mf latency per bank:
dram[0]:       1046       495      1021       468      1050       467      1137       487      1079       473      1089       485      1036       494      1030       485
dram[1]:       1052       497      1028       481      1043       452      1136       490      1081       473      1082       484      1036       494      1030       484
dram[2]:       1043       481      1027       484      1041       452      1135       489      1079       472      1079       485      1042       495      1035       491
dram[3]:       1039       482      1030       482      1042       451      1134       490      1085       473      1083       490      1044       495      1034       494
dram[4]:       1038       481      1029       485      1058       468      1120       473      1085       473      1082       492      1039       494      1037       491
dram[5]:       1052       489      1020       466      1058       469      1122       473      1082       474      1083       490      1038       495      1035       493
dram[6]:       1052       491      1020       467      1054       469      1120       471      1081       472      1086       493      1048       508      1030       483
dram[7]:       1044       491      1020       465      1053       470      1127       473      1089       491      1077       475      1047       510      1029       483
dram[8]:       1043       493      1027       467      1056       464      1127       472      1088       492      1071       475      1048       510      1028       483
dram[9]:       1034       482      1025       465      1055       466      1121       473      1083       483      1071       475      1046       511      1042       497
dram[10]:       1034       481      1019       466      1059       466      1121       472      1082       485      1086       486      1038       494      1041       499
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2170882 n_nop=1936608 n_act=7201 n_pre=7185 n_req=54972 n_rd=148440 n_write=71448 bw_util=0.2026
n_activity=751814 dram_eff=0.585
bk0: 9804a 2080441i bk1: 9796a 2084176i bk2: 9716a 2081008i bk3: 9720a 2083495i bk4: 9312a 2088292i bk5: 9308a 2088896i bk6: 8580a 2093295i bk7: 8584a 2094784i bk8: 8716a 2091825i bk9: 8716a 2093636i bk10: 8704a 2090637i bk11: 8692a 2094769i bk12: 9548a 2082685i bk13: 9552a 2084448i bk14: 9848a 2076480i bk15: 9844a 2078695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.17154
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2170882 n_nop=1936332 n_act=7323 n_pre=7307 n_req=54980 n_rd=148472 n_write=71448 bw_util=0.2026
n_activity=752330 dram_eff=0.5846
bk0: 9792a 2080336i bk1: 9796a 2082158i bk2: 9568a 2082796i bk3: 9564a 2085959i bk4: 9464a 2085846i bk5: 9472a 2086840i bk6: 8584a 2093333i bk7: 8576a 2094891i bk8: 8720a 2090877i bk9: 8712a 2093430i bk10: 8704a 2090500i bk11: 8712a 2093401i bk12: 9564a 2081734i bk13: 9556a 2084710i bk14: 9848a 2077453i bk15: 9840a 2080659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16622
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ffa214c3010 :  mf: uid=8355816, sid17:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (4057077), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2170882 n_nop=1936419 n_act=7226 n_pre=7210 n_req=55007 n_rd=148531 n_write=71496 bw_util=0.2027
n_activity=751318 dram_eff=0.5857
bk0: 9972a 2077820i bk1: 9972a 2082093i bk2: 9568a 2082844i bk3: 9567a 2085082i bk4: 9468a 2084922i bk5: 9464a 2086113i bk6: 8560a 2093207i bk7: 8548a 2094993i bk8: 8724a 2091916i bk9: 8728a 2093654i bk10: 8712a 2091188i bk11: 8712a 2094927i bk12: 9552a 2081846i bk13: 9552a 2084257i bk14: 9720a 2078915i bk15: 9712a 2081579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1573
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2170882 n_nop=1936262 n_act=7368 n_pre=7352 n_req=54975 n_rd=148452 n_write=71448 bw_util=0.2026
n_activity=751476 dram_eff=0.5852
bk0: 9968a 2077166i bk1: 9968a 2078881i bk2: 9548a 2082746i bk3: 9548a 2084417i bk4: 9464a 2084888i bk5: 9460a 2086762i bk6: 8552a 2093513i bk7: 8556a 2095770i bk8: 8728a 2089538i bk9: 8728a 2093056i bk10: 8688a 2092999i bk11: 8692a 2093990i bk12: 9568a 2081376i bk13: 9556a 2082715i bk14: 9716a 2077249i bk15: 9712a 2080234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16658
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ffa3b514340 :  mf: uid=8355814, sid17:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (4057071), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2170882 n_nop=1936372 n_act=7271 n_pre=7255 n_req=54996 n_rd=148480 n_write=71504 bw_util=0.2027
n_activity=751277 dram_eff=0.5856
bk0: 9968a 2078688i bk1: 9968a 2081408i bk2: 9544a 2083557i bk3: 9544a 2084292i bk4: 9332a 2084678i bk5: 9336a 2086738i bk6: 8740a 2092322i bk7: 8720a 2092264i bk8: 8724a 2090747i bk9: 8724a 2093821i bk10: 8692a 2092788i bk11: 8688a 2094742i bk12: 9536a 2082320i bk13: 9524a 2085707i bk14: 9720a 2077744i bk15: 9720a 2081429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15217
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2170882 n_nop=1936356 n_act=7321 n_pre=7305 n_req=54975 n_rd=148452 n_write=71448 bw_util=0.2026
n_activity=752107 dram_eff=0.5848
bk0: 9812a 2079438i bk1: 9812a 2082061i bk2: 9704a 2082755i bk3: 9700a 2083892i bk4: 9336a 2087442i bk5: 9332a 2088754i bk6: 8728a 2091594i bk7: 8720a 2093229i bk8: 8708a 2090385i bk9: 8708a 2091725i bk10: 8688a 2091139i bk11: 8688a 2095015i bk12: 9548a 2082479i bk13: 9536a 2082693i bk14: 9716a 2078950i bk15: 9716a 2081296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15587
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2170882 n_nop=1936342 n_act=7338 n_pre=7322 n_req=54970 n_rd=148432 n_write=71448 bw_util=0.2026
n_activity=751241 dram_eff=0.5854
bk0: 9808a 2077957i bk1: 9812a 2082690i bk2: 9696a 2081033i bk3: 9692a 2082924i bk4: 9300a 2085395i bk5: 9288a 2089020i bk6: 8748a 2090935i bk7: 8748a 2093997i bk8: 8708a 2090862i bk9: 8708a 2092934i bk10: 8688a 2091340i bk11: 8684a 2094462i bk12: 9392a 2082330i bk13: 9384a 2085860i bk14: 9888a 2076741i bk15: 9888a 2079228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15637
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2170882 n_nop=1935978 n_act=7414 n_pre=7398 n_req=55023 n_rd=148540 n_write=71552 bw_util=0.2028
n_activity=751817 dram_eff=0.5855
bk0: 9788a 2079020i bk1: 9792a 2082904i bk2: 9712a 2080599i bk3: 9708a 2083357i bk4: 9300a 2086873i bk5: 9292a 2087533i bk6: 8736a 2090870i bk7: 8740a 2091819i bk8: 8612a 2092609i bk9: 8608a 2091869i bk10: 8856a 2089427i bk11: 8852a 2093191i bk12: 9392a 2083480i bk13: 9388a 2084995i bk14: 9884a 2076151i bk15: 9880a 2078659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15299
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2170882 n_nop=1936480 n_act=7255 n_pre=7239 n_req=54977 n_rd=148460 n_write=71448 bw_util=0.2026
n_activity=751970 dram_eff=0.5849
bk0: 9788a 2080385i bk1: 9788a 2083216i bk2: 9696a 2082348i bk3: 9712a 2082502i bk4: 9256a 2088698i bk5: 9252a 2089752i bk6: 8748a 2090366i bk7: 8748a 2092116i bk8: 8612a 2092399i bk9: 8604a 2093161i bk10: 8852a 2090006i bk11: 8844a 2093967i bk12: 9388a 2082927i bk13: 9392a 2085304i bk14: 9888a 2076353i bk15: 9892a 2079191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16203
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa21698780 :  mf: uid=8355815, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4057075), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2170882 n_nop=1936350 n_act=7320 n_pre=7304 n_req=54977 n_rd=148460 n_write=71448 bw_util=0.2026
n_activity=750960 dram_eff=0.5857
bk0: 9960a 2077172i bk1: 9960a 2080243i bk2: 9708a 2082277i bk3: 9700a 2083311i bk4: 9256a 2087672i bk5: 9248a 2089102i bk6: 8720a 2090379i bk7: 8724a 2092850i bk8: 8616a 2092166i bk9: 8616a 2094212i bk10: 8856a 2089096i bk11: 8852a 2092584i bk12: 9392a 2083548i bk13: 9392a 2085085i bk14: 9728a 2077289i bk15: 9732a 2080016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14997
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2170882 n_nop=1936386 n_act=7208 n_pre=7192 n_req=55024 n_rd=148544 n_write=71552 bw_util=0.2028
n_activity=751514 dram_eff=0.5857
bk0: 9952a 2078855i bk1: 9956a 2080977i bk2: 9688a 2082125i bk3: 9684a 2084987i bk4: 9260a 2087868i bk5: 9268a 2091205i bk6: 8724a 2091558i bk7: 8712a 2093274i bk8: 8620a 2092358i bk9: 8616a 2092483i bk10: 8748a 2090947i bk11: 8748a 2093792i bk12: 9552a 2082000i bk13: 9552a 2083882i bk14: 9732a 2079860i bk15: 9732a 2080851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15713

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27525, Miss = 18557, Miss_rate = 0.674, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[1]: Access = 27484, Miss = 18553, Miss_rate = 0.675, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 27497, Miss = 18561, Miss_rate = 0.675, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[3]: Access = 27482, Miss = 18557, Miss_rate = 0.675, Pending_hits = 1344, Reservation_fails = 1
L2_cache_bank[4]: Access = 27495, Miss = 18569, Miss_rate = 0.675, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[5]: Access = 27489, Miss = 18564, Miss_rate = 0.675, Pending_hits = 1317, Reservation_fails = 1
L2_cache_bank[6]: Access = 27463, Miss = 18558, Miss_rate = 0.676, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[7]: Access = 27462, Miss = 18555, Miss_rate = 0.676, Pending_hits = 1328, Reservation_fails = 0
L2_cache_bank[8]: Access = 27516, Miss = 18564, Miss_rate = 0.675, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[9]: Access = 27523, Miss = 18556, Miss_rate = 0.674, Pending_hits = 1353, Reservation_fails = 0
L2_cache_bank[10]: Access = 27510, Miss = 18560, Miss_rate = 0.675, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[11]: Access = 27497, Miss = 18553, Miss_rate = 0.675, Pending_hits = 1348, Reservation_fails = 0
L2_cache_bank[12]: Access = 27484, Miss = 18557, Miss_rate = 0.675, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[13]: Access = 27497, Miss = 18551, Miss_rate = 0.675, Pending_hits = 1358, Reservation_fails = 1
L2_cache_bank[14]: Access = 27536, Miss = 18570, Miss_rate = 0.674, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[15]: Access = 27536, Miss = 18565, Miss_rate = 0.674, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[16]: Access = 27504, Miss = 18557, Miss_rate = 0.675, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[17]: Access = 27491, Miss = 18558, Miss_rate = 0.675, Pending_hits = 1350, Reservation_fails = 0
L2_cache_bank[18]: Access = 27490, Miss = 18559, Miss_rate = 0.675, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[19]: Access = 27503, Miss = 18556, Miss_rate = 0.675, Pending_hits = 1340, Reservation_fails = 0
L2_cache_bank[20]: Access = 27536, Miss = 18569, Miss_rate = 0.674, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[21]: Access = 27536, Miss = 18567, Miss_rate = 0.674, Pending_hits = 1301, Reservation_fails = 0
L2_total_cache_accesses = 605056
L2_total_cache_misses = 408316
L2_total_cache_miss_rate = 0.6748
L2_total_cache_pending_hits = 17147
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 179266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 211889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 407992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.063

icnt_total_pkts_mem_to_simt=1944144
icnt_total_pkts_simt_to_mem=1391296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58246
	minimum = 6
	maximum = 49
Network latency average = 8.45408
	minimum = 6
	maximum = 45
Slowest packet = 1118184
Flit latency average = 6.92335
	minimum = 6
	maximum = 41
Slowest flit = 3082092
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238862
	minimum = 0.0189018 (at node 0)
	maximum = 0.0283528 (at node 15)
Accepted packet rate average = 0.0238862
	minimum = 0.0189018 (at node 0)
	maximum = 0.0283528 (at node 15)
Injected flit rate average = 0.0658339
	minimum = 0.0435564 (at node 0)
	maximum = 0.0872669 (at node 42)
Accepted flit rate average= 0.0658339
	minimum = 0.0606092 (at node 0)
	maximum = 0.0909138 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.94603 (13 samples)
	minimum = 6 (13 samples)
	maximum = 54.8462 (13 samples)
Network latency average = 8.68531 (13 samples)
	minimum = 6 (13 samples)
	maximum = 49.5385 (13 samples)
Flit latency average = 7.17395 (13 samples)
	minimum = 6 (13 samples)
	maximum = 46 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.0210277 (13 samples)
	minimum = 0.01664 (13 samples)
	maximum = 0.0249594 (13 samples)
Accepted packet rate average = 0.0210277 (13 samples)
	minimum = 0.01664 (13 samples)
	maximum = 0.0249594 (13 samples)
Injected flit rate average = 0.0579557 (13 samples)
	minimum = 0.0383429 (13 samples)
	maximum = 0.0768316 (13 samples)
Accepted flit rate average = 0.0579557 (13 samples)
	minimum = 0.0533582 (13 samples)
	maximum = 0.0800347 (13 samples)
Injected packet size average = 2.75616 (13 samples)
Accepted packet size average = 2.75616 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 44 min, 13 sec (2653 sec)
gpgpu_simulation_rate = 141362 (inst/sec)
gpgpu_simulation_rate = 1529 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 39487
gpu_sim_insn = 28848876
gpu_ipc =     730.5917
gpu_tot_sim_cycle = 4318715
gpu_tot_sim_insn = 403884264
gpu_tot_ipc =      93.5195
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 16190
partiton_reqs_in_parallel = 868714
partiton_reqs_in_parallel_total    = 25720766
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.1568
partiton_reqs_in_parallel_util = 868714
partiton_reqs_in_parallel_util_total    = 25720766
gpu_sim_cycle_parition_util = 39487
gpu_tot_sim_cycle_parition_util    = 1169128
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 605056
L2_BW  =     111.6275 GB/Sec
L2_BW_total  =      14.3000 GB/Sec
gpu_total_sim_rate=146440

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8109192
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8106010
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8109192
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
67573, 64934, 65053, 67423, 67584, 64968, 65062, 67417, 19336, 18559, 18622, 12040, 
gpgpu_n_tot_thrd_icount = 466471936
gpgpu_n_tot_w_icount = 14577248
gpgpu_n_stall_shd_mem = 55352
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 439376
gpgpu_n_mem_write_global = 211680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10726912
gpgpu_n_store_insn = 6667920
gpgpu_n_shmem_insn = 44174032
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 342
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:414609	W0_Idle:880045	W0_Scoreboard:52308495	W1:846720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5714520	W32:8016008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3515008 {8:439376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28788480 {136:211680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49594496 {40:105840,136:333536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1693440 {8:211680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 732 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 4318714 
mrq_lat_table:290042 	46180 	31342 	70597 	84707 	64234 	34644 	19082 	10672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	388718 	237890 	659 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	528087 	21212 	119 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	365131 	72922 	1348 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	15120 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1041 	168 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.451796  7.309833  7.488506  7.433460  7.166667  7.150870  7.681818  7.580718  7.938215  7.778027  6.816568  7.032587  7.873444  8.059448  7.131532  7.382463 
dram[1]:  7.708415  7.562380  7.317400  7.164794  6.751786  6.488851  8.286765  8.322660  7.609649  7.555555  6.857143  6.847525  8.048729  7.563745  7.196363  6.880000 
dram[2]:  7.793037  7.793037  7.989562  7.684739  6.888889  6.800360  7.959906  7.205128  7.730512  7.355932  7.129897  6.874752  7.794661  7.715447  7.083789  6.978456 
dram[3]:  7.571429  7.543071  7.184210  7.421359  6.587108  6.517241  8.390547  7.864802  6.902585  7.158763  7.028572  6.917671  7.916667  7.701826  7.081967  6.819298 
dram[4]:  7.776062  7.898039  7.405039  7.362235  6.660682  6.626786  7.947248  7.424893  7.545652  7.432548  7.237395  7.028572  7.599198  7.593186  7.019855  7.175277 
dram[5]:  7.427495  7.469697  7.660118  7.628180  7.015123  6.672662  8.527094  8.317307  6.906374  7.133745  6.929577  6.766208  7.906250  7.645161  6.918149  6.691910 
dram[6]:  7.656311  7.673152  7.701581  7.776447  6.608929  6.748175  7.861678  7.670354  7.687361  7.376596  7.000000  6.927566  7.305118  7.174081  7.062167  6.914783 
dram[7]:  7.306122  7.618956  7.388258  7.116788  7.172481  7.018975  8.189125  7.947248  6.979550  6.677104  7.005952  6.775432  8.084968  7.978495  6.691919  6.724196 
dram[8]:  7.813492  7.706458  7.494231  7.473180  6.882022  6.741284  8.196218  8.062791  7.324034  7.447598  7.160244  7.214724  7.390438  7.542683  7.037168  6.706577 
dram[9]:  7.581921  7.697897  7.514451  7.368620  7.067307  7.118217  8.046512  8.067599  7.144351  7.026749  6.829787  6.976285  7.779874  7.651546  6.731834  6.756945 
dram[10]:  8.080321  8.098592  7.533849  7.995893  6.623424  6.509735  8.162736  7.913043  7.161426  7.129436  7.177686  7.177686  7.731161  7.531746  7.247672  7.154412 
average row locality = 651500/88770 = 7.339191
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2640      2638      2621      2622      2515      2514      2302      2303      2349      2349      2350      2347      2563      2564      2649      2648 
dram[1]:      2637      2638      2581      2580      2556      2558      2303      2301      2350      2348      2350      2352      2567      2565      2649      2647 
dram[2]:      2685      2685      2581      2581      2557      2556      2297      2294      2351      2352      2352      2352      2564      2564      2615      2613 
dram[3]:      2684      2684      2576      2576      2556      2555      2295      2296      2352      2352      2345      2346      2568      2565      2614      2613 
dram[4]:      2684      2684      2575      2575      2520      2521      2345      2340      2351      2351      2346      2345      2560      2557      2615      2615 
dram[5]:      2642      2642      2618      2617      2521      2520      2342      2340      2347      2347      2345      2345      2563      2560      2614      2614 
dram[6]:      2641      2642      2616      2615      2511      2508      2347      2347      2347      2347      2345      2344      2521      2519      2660      2660 
dram[7]:      2636      2637      2620      2619      2511      2509      2344      2345      2321      2320      2390      2389      2521      2520      2659      2658 
dram[8]:      2636      2636      2616      2620      2499      2498      2347      2347      2321      2319      2389      2387      2520      2521      2660      2661 
dram[9]:      2682      2682      2619      2617      2499      2497      2340      2341      2323      2323      2390      2389      2521      2521      2617      2618 
dram[10]:      2680      2681      2614      2613      2500      2502      2341      2338      2324      2323      2361      2361      2564      2564      2618      2618 
total reads: 439820
bank skew: 2685/2294 = 1.17
chip skew: 40002/39970 = 1.00
number of total write accesses:
dram[0]:      1302      1302      1288      1288      1183      1183      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[1]:      1302      1302      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[2]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1274      1274 
dram[3]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1099      1099      1232      1232      1274      1274 
dram[4]:      1344      1344      1246      1246      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[5]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[6]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1190      1190      1316      1316 
dram[7]:      1302      1302      1281      1281      1190      1190      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[8]:      1302      1302      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[9]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1274      1274 
dram[10]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1113      1113      1232      1232      1274      1274 
total reads: 211680
bank skew: 1344/1078 = 1.25
chip skew: 19264/19236 = 1.00
average mf latency per bank:
dram[0]:        988       476       962       449       987       448      1074       469      1017       455      1027       466       982       477       974       467
dram[1]:        993       477       969       462       981       434      1072       471      1019       455      1020       465       982       476       973       466
dram[2]:        985       463       968       464       979       433      1072       471      1018       454      1017       466       988       477       978       472
dram[3]:        981       464       971       463       980       433      1071       471      1024       455      1021       470       990       477       977       475
dram[4]:        980       462       970       465       995       449      1058       455      1023       455      1020       473       985       477       980       472
dram[5]:        993       470       961       448       995       450      1059       455      1021       456      1021       471       983       477       978       474
dram[6]:        993       471       961       449       991       450      1057       454      1019       455      1024       473       993       490       973       465
dram[7]:        985       472       961       447       991       451      1065       456      1027       471      1016       457       992       492       973       464
dram[8]:        984       473       968       449       994       445      1064       455      1026       472      1011       457       994       491       971       465
dram[9]:        976       463       966       447       993       447      1059       455      1021       464      1011       457       992       492       984       477
dram[10]:        976       462       961       448       996       447      1059       455      1021       466      1025       467       984       476       984       479
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244202 n_nop=1991456 n_act=7961 n_pre=7945 n_req=59210 n_rd=159896 n_write=76944 bw_util=0.2111
n_activity=810736 dram_eff=0.5843
bk0: 10560a 2146530i bk1: 10552a 2150234i bk2: 10484a 2146726i bk3: 10488a 2149733i bk4: 10060a 2154583i bk5: 10056a 2155409i bk6: 9208a 2160378i bk7: 9212a 2161996i bk8: 9396a 2158859i bk9: 9396a 2160314i bk10: 9400a 2157168i bk11: 9388a 2161750i bk12: 10252a 2149361i bk13: 10256a 2151320i bk14: 10596a 2141820i bk15: 10592a 2144650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20704
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244202 n_nop=1991208 n_act=8069 n_pre=8053 n_req=59218 n_rd=159928 n_write=76944 bw_util=0.2111
n_activity=811135 dram_eff=0.5841
bk0: 10548a 2146320i bk1: 10552a 2148474i bk2: 10324a 2148539i bk3: 10320a 2152060i bk4: 10224a 2151915i bk5: 10232a 2152677i bk6: 9212a 2160528i bk7: 9204a 2162154i bk8: 9400a 2157529i bk9: 9392a 2160412i bk10: 9400a 2157202i bk11: 9408a 2160941i bk12: 10268a 2148148i bk13: 10260a 2151366i bk14: 10596a 2142868i bk15: 10588a 2146841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20504
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244202 n_nop=1991218 n_act=8002 n_pre=7986 n_req=59249 n_rd=159996 n_write=77000 bw_util=0.2112
n_activity=810442 dram_eff=0.5849
bk0: 10740a 2143188i bk1: 10740a 2148121i bk2: 10324a 2148730i bk3: 10324a 2151756i bk4: 10228a 2150984i bk5: 10224a 2152261i bk6: 9188a 2160087i bk7: 9176a 2162478i bk8: 9404a 2158610i bk9: 9408a 2160519i bk10: 9408a 2157818i bk11: 9408a 2162096i bk12: 10256a 2148533i bk13: 10256a 2151129i bk14: 10460a 2144742i bk15: 10452a 2147814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19387
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244202 n_nop=1991034 n_act=8166 n_pre=8150 n_req=59213 n_rd=159908 n_write=76944 bw_util=0.2111
n_activity=810342 dram_eff=0.5846
bk0: 10736a 2142990i bk1: 10736a 2145152i bk2: 10304a 2148217i bk3: 10304a 2150481i bk4: 10224a 2150802i bk5: 10220a 2152335i bk6: 9180a 2160610i bk7: 9184a 2162998i bk8: 9408a 2156192i bk9: 9408a 2160132i bk10: 9380a 2159865i bk11: 9384a 2161274i bk12: 10272a 2147609i bk13: 10260a 2149456i bk14: 10456a 2143123i bk15: 10452a 2146291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20578
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ffa21dadfb0 :  mf: uid=8998460, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4318714), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244202 n_nop=1991145 n_act=8069 n_pre=8053 n_req=59234 n_rd=159935 n_write=77000 bw_util=0.2112
n_activity=809777 dram_eff=0.5852
bk0: 10736a 2144098i bk1: 10736a 2147445i bk2: 10300a 2149393i bk3: 10300a 2150604i bk4: 10080a 2150749i bk5: 10083a 2152951i bk6: 9380a 2159335i bk7: 9360a 2159261i bk8: 9404a 2157698i bk9: 9404a 2160547i bk10: 9384a 2159419i bk11: 9380a 2162311i bk12: 10240a 2148903i bk13: 10228a 2152070i bk14: 10460a 2143415i bk15: 10460a 2147629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19102
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244202 n_nop=1991168 n_act=8099 n_pre=8083 n_req=59213 n_rd=159908 n_write=76944 bw_util=0.2111
n_activity=810774 dram_eff=0.5843
bk0: 10568a 2145397i bk1: 10568a 2148322i bk2: 10472a 2148303i bk3: 10468a 2150180i bk4: 10084a 2153477i bk5: 10080a 2154984i bk6: 9368a 2158572i bk7: 9360a 2160545i bk8: 9388a 2156972i bk9: 9388a 2158665i bk10: 9380a 2157985i bk11: 9380a 2162426i bk12: 10252a 2149429i bk13: 10240a 2149493i bk14: 10456a 2144886i bk15: 10456a 2147169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1914
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244202 n_nop=1991174 n_act=8110 n_pre=8094 n_req=59206 n_rd=159880 n_write=76944 bw_util=0.2111
n_activity=809660 dram_eff=0.585
bk0: 10564a 2143552i bk1: 10568a 2148727i bk2: 10464a 2146370i bk3: 10460a 2148866i bk4: 10044a 2151622i bk5: 10032a 2155431i bk6: 9388a 2158054i bk7: 9388a 2161011i bk8: 9388a 2157854i bk9: 9388a 2159600i bk10: 9380a 2157829i bk11: 9376a 2161872i bk12: 10084a 2149043i bk13: 10076a 2152705i bk14: 10640a 2142195i bk15: 10640a 2145541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19752
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244202 n_nop=1990830 n_act=8168 n_pre=8152 n_req=59263 n_rd=159996 n_write=77056 bw_util=0.2113
n_activity=810422 dram_eff=0.585
bk0: 10544a 2144802i bk1: 10548a 2149171i bk2: 10480a 2146242i bk3: 10476a 2149563i bk4: 10044a 2153191i bk5: 10036a 2153450i bk6: 9376a 2158263i bk7: 9380a 2158780i bk8: 9284a 2159469i bk9: 9280a 2159137i bk10: 9560a 2156152i bk11: 9556a 2160485i bk12: 10084a 2150216i bk13: 10080a 2152399i bk14: 10636a 2141904i bk15: 10632a 2144364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18889
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244202 n_nop=1991272 n_act=8047 n_pre=8031 n_req=59213 n_rd=159908 n_write=76944 bw_util=0.2111
n_activity=810704 dram_eff=0.5843
bk0: 10544a 2146496i bk1: 10544a 2149484i bk2: 10464a 2148207i bk3: 10480a 2148478i bk4: 9996a 2154626i bk5: 9992a 2156189i bk6: 9388a 2157184i bk7: 9388a 2159407i bk8: 9284a 2159224i bk9: 9276a 2160173i bk10: 9556a 2156514i bk11: 9548a 2161199i bk12: 10080a 2149336i bk13: 10084a 2152492i bk14: 10640a 2141752i bk15: 10644a 2145177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20082
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244202 n_nop=1991158 n_act=8100 n_pre=8084 n_req=59215 n_rd=159916 n_write=76944 bw_util=0.2111
n_activity=809358 dram_eff=0.5853
bk0: 10728a 2142825i bk1: 10728a 2146253i bk2: 10476a 2147868i bk3: 10468a 2148885i bk4: 9996a 2153677i bk5: 9988a 2155192i bk6: 9360a 2157545i bk7: 9364a 2159881i bk8: 9292a 2159275i bk9: 9292a 2161217i bk10: 9560a 2155529i bk11: 9556a 2159285i bk12: 10084a 2150188i bk13: 10084a 2151966i bk14: 10468a 2143222i bk15: 10472a 2146093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18643
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ffa21c2fe00 :  mf: uid=8998459, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4318712), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2244202 n_nop=1991194 n_act=7980 n_pre=7964 n_req=59266 n_rd=160008 n_write=77056 bw_util=0.2113
n_activity=810508 dram_eff=0.585
bk0: 10720a 2144747i bk1: 10724a 2147309i bk2: 10456a 2148055i bk3: 10452a 2151229i bk4: 10000a 2154052i bk5: 10008a 2157287i bk6: 9364a 2158549i bk7: 9352a 2160445i bk8: 9296a 2158771i bk9: 9292a 2159206i bk10: 9444a 2157657i bk11: 9444a 2161456i bk12: 10256a 2148245i bk13: 10256a 2150433i bk14: 10472a 2145756i bk15: 10472a 2147039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19473

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29638, Miss = 19989, Miss_rate = 0.674, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[1]: Access = 29596, Miss = 19985, Miss_rate = 0.675, Pending_hits = 1346, Reservation_fails = 0
L2_cache_bank[2]: Access = 29610, Miss = 19993, Miss_rate = 0.675, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[3]: Access = 29596, Miss = 19989, Miss_rate = 0.675, Pending_hits = 1357, Reservation_fails = 1
L2_cache_bank[4]: Access = 29610, Miss = 20002, Miss_rate = 0.676, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[5]: Access = 29603, Miss = 19997, Miss_rate = 0.676, Pending_hits = 1330, Reservation_fails = 1
L2_cache_bank[6]: Access = 29575, Miss = 19990, Miss_rate = 0.676, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[7]: Access = 29575, Miss = 19987, Miss_rate = 0.676, Pending_hits = 1336, Reservation_fails = 0
L2_cache_bank[8]: Access = 29631, Miss = 19996, Miss_rate = 0.675, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[9]: Access = 29638, Miss = 19988, Miss_rate = 0.674, Pending_hits = 1367, Reservation_fails = 0
L2_cache_bank[10]: Access = 29624, Miss = 19992, Miss_rate = 0.675, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[11]: Access = 29610, Miss = 19985, Miss_rate = 0.675, Pending_hits = 1357, Reservation_fails = 0
L2_cache_bank[12]: Access = 29596, Miss = 19988, Miss_rate = 0.675, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[13]: Access = 29610, Miss = 19982, Miss_rate = 0.675, Pending_hits = 1370, Reservation_fails = 1
L2_cache_bank[14]: Access = 29652, Miss = 20002, Miss_rate = 0.675, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[15]: Access = 29652, Miss = 19997, Miss_rate = 0.674, Pending_hits = 1359, Reservation_fails = 0
L2_cache_bank[16]: Access = 29617, Miss = 19988, Miss_rate = 0.675, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[17]: Access = 29603, Miss = 19989, Miss_rate = 0.675, Pending_hits = 1360, Reservation_fails = 0
L2_cache_bank[18]: Access = 29603, Miss = 19991, Miss_rate = 0.675, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[19]: Access = 29617, Miss = 19988, Miss_rate = 0.675, Pending_hits = 1350, Reservation_fails = 0
L2_cache_bank[20]: Access = 29652, Miss = 20002, Miss_rate = 0.675, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[21]: Access = 29652, Miss = 20000, Miss_rate = 0.674, Pending_hits = 1313, Reservation_fails = 0
L2_total_cache_accesses = 651560
L2_total_cache_misses = 439820
L2_total_cache_miss_rate = 0.6750
L2_total_cache_pending_hits = 17317
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 194096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 228273
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 211529
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 439376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.066

icnt_total_pkts_mem_to_simt=2093504
icnt_total_pkts_simt_to_mem=1498280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5049
	minimum = 6
	maximum = 48
Network latency average = 8.38169
	minimum = 6
	maximum = 48
Slowest packet = 1259361
Flit latency average = 6.83389
	minimum = 6
	maximum = 44
Slowest flit = 3471417
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235547
	minimum = 0.0186395 (at node 1)
	maximum = 0.0279593 (at node 23)
Accepted packet rate average = 0.0235547
	minimum = 0.0186395 (at node 1)
	maximum = 0.0279593 (at node 23)
Injected flit rate average = 0.0649202
	minimum = 
GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
0.0429519 (at node 1)
	maximum = 0.0860558 (at node 42)
Accepted flit rate average= 0.0649202
	minimum = 0.059768 (at node 1)
	maximum = 0.089652 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91452 (14 samples)
	minimum = 6 (14 samples)
	maximum = 54.3571 (14 samples)
Network latency average = 8.66363 (14 samples)
	minimum = 6 (14 samples)
	maximum = 49.4286 (14 samples)
Flit latency average = 7.14966 (14 samples)
	minimum = 6 (14 samples)
	maximum = 45.8571 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0212082 (14 samples)
	minimum = 0.0167828 (14 samples)
	maximum = 0.0251737 (14 samples)
Accepted packet rate average = 0.0212082 (14 samples)
	minimum = 0.0167828 (14 samples)
	maximum = 0.0251737 (14 samples)
Injected flit rate average = 0.0584532 (14 samples)
	minimum = 0.0386721 (14 samples)
	maximum = 0.0774905 (14 samples)
Accepted flit rate average = 0.0584532 (14 samples)
	minimum = 0.053816 (14 samples)
	maximum = 0.0807217 (14 samples)
Injected packet size average = 2.75616 (14 samples)
Accepted packet size average = 2.75616 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 58 sec (2758 sec)
gpgpu_simulation_rate = 146440 (inst/sec)
gpgpu_simulation_rate = 1565 (cycle/sec)
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 15: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 38823
gpu_sim_insn = 28848876
gpu_ipc =     743.0872
gpu_tot_sim_cycle = 4579688
gpu_tot_sim_insn = 432733140
gpu_tot_ipc =      94.4897
gpu_tot_issued_cta = 960
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 16752
partiton_reqs_in_parallel = 854106
partiton_reqs_in_parallel_total    = 26589480
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.9925
partiton_reqs_in_parallel_util = 854106
partiton_reqs_in_parallel_util_total    = 26589480
gpu_sim_cycle_parition_util = 38823
gpu_tot_sim_cycle_parition_util    = 1208615
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 651560
L2_BW  =     113.5367 GB/Sec
L2_BW_total  =      14.4476 GB/Sec
gpu_total_sim_rate=151199

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8688420
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26880
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0607
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8685238
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8688420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
72400, 69575, 69700, 72244, 72412, 69610, 69709, 72230, 19336, 18559, 18622, 12040, 
gpgpu_n_tot_thrd_icount = 499791360
gpgpu_n_tot_w_icount = 15618480
gpgpu_n_stall_shd_mem = 55403
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470760
gpgpu_n_mem_write_global = 226800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11493120
gpgpu_n_store_insn = 7144200
gpgpu_n_shmem_insn = 47329320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 393
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:444626	W0_Idle:895091	W0_Scoreboard:53432463	W1:907200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6122700	W32:8588580
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3766080 {8:470760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30844800 {136:226800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53136960 {40:113400,136:357360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814400 {8:226800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 698 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 4579687 
mrq_lat_table:310934 	50081 	33775 	75004 	90278 	69070 	37913 	20321 	10748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	421164 	251924 	683 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	572284 	23501 	136 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	391398 	77959 	1428 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	30240 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1116 	170 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.807764  7.662432  7.800373  7.744444  7.491461  7.475379  8.048780  7.945295  8.292411  8.129103  7.125241  7.345924  8.265182  8.455486  7.436077  7.690217 
dram[1]:  8.070745  7.921201  7.621974  7.467153  7.070053  6.799663  8.665871  8.702638  7.923241  7.868644  7.168605  7.158607  8.409465  7.916667  7.475352  7.156830 
dram[2]:  8.160681  8.160681  8.302231  7.994141  7.210714  7.119929  8.333333  7.561587  8.080435  7.697722  7.446680  7.186408  8.184369  8.103174  7.382301  7.275742 
dram[3]:  7.933824  7.904762  7.487179  7.727788  6.900855  6.829103  8.772397  8.236363  7.177606  7.436000  7.344622  7.231372  8.275304  8.057199  7.380531  7.114335 
dram[4]:  8.143396  8.268199  7.711321  7.667917  6.975352  6.940455  8.324385  7.790356  7.858351  7.743750  7.557377  7.344622  7.984344  7.978474  7.343310  7.501799 
dram[5]:  7.782689  7.825926  7.971319  7.939048  7.338889  6.987654  8.916067  8.702576  7.181818  7.411178  7.243615  7.076776  8.265182  8.000000  7.214533  6.984925 
dram[6]:  8.017077  8.034221  8.044401  8.120857  6.922942  7.066190  8.236726  8.041037  8.002155  7.687371  7.315476  7.241650  7.649426  7.516007  7.389948  7.239389 
dram[7]:  7.658802  7.979206  7.695572  7.419929  7.500949  7.343866  8.571428  8.324385  7.251984  6.946768  7.325582  7.090056  8.441860  8.334029  6.988524  7.021417 
dram[8]:  8.178294  8.068833  7.832707  7.810862  7.201835  7.057554  8.578341  8.442177  7.630480  7.755839  7.483168  7.538922  7.736434  7.891304  7.364421  7.026359 
dram[9]:  7.944751  8.063551  7.823640  7.675875  7.391714  7.444023  8.426304  8.447727  7.415822  7.297405  7.145558  7.295367  8.132383  8.002004  7.001678  7.050676 
dram[10]:  8.454902  8.473477  7.873346  8.344689  6.936396  6.819445  8.544827  8.290178  7.463265  7.400810  7.497984  7.497984  8.087129  7.884170  7.547920  7.453571 
average row locality = 698124/91016 = 7.670344
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2829      2827      2805      2806      2688      2687      2475      2476      2515      2515      2512      2509      2755      2756      2841      2840 
dram[1]:      2826      2827      2762      2761      2732      2734      2476      2474      2516      2514      2513      2515      2759      2757      2841      2839 
dram[2]:      2877      2877      2762      2762      2733      2732      2470      2467      2517      2518      2515      2515      2756      2756      2804      2802 
dram[3]:      2876      2876      2757      2757      2732      2731      2468      2469      2518      2518      2508      2509      2760      2757      2803      2802 
dram[4]:      2876      2876      2756      2756      2694      2695      2521      2516      2517      2517      2509      2508      2752      2749      2804      2804 
dram[5]:      2831      2831      2801      2800      2695      2694      2518      2516      2513      2513      2508      2508      2755      2752      2803      2803 
dram[6]:      2830      2831      2799      2798      2685      2682      2523      2523      2513      2513      2508      2507      2710      2708      2852      2852 
dram[7]:      2825      2826      2803      2802      2685      2683      2520      2521      2485      2484      2556      2555      2710      2709      2851      2850 
dram[8]:      2825      2825      2799      2803      2672      2671      2523      2523      2485      2483      2555      2553      2709      2710      2852      2853 
dram[9]:      2874      2874      2802      2800      2672      2670      2516      2517      2486      2486      2556      2555      2710      2710      2806      2807 
dram[10]:      2872      2873      2797      2796      2673      2675      2517      2514      2487      2486      2525      2525      2756      2756      2807      2807 
total reads: 471324
bank skew: 2877/2467 = 1.17
chip skew: 42866/42834 = 1.00
number of total write accesses:
dram[0]:      1395      1395      1376      1376      1260      1260      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[1]:      1395      1395      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[2]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1367      1367 
dram[3]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1179      1179      1328      1328      1367      1367 
dram[4]:      1440      1440      1331      1331      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[5]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[6]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1283      1283      1412      1412 
dram[7]:      1395      1395      1368      1368      1268      1268      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[8]:      1395      1395      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[9]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1367      1367 
dram[10]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1194      1194      1328      1328      1367      1367 
total reads: 226800
bank skew: 1440/1155 = 1.25
chip skew: 20640/20610 = 1.00
average mf latency per bank:
dram[0]:        937       458       915       435       939       434      1015       451       965       440       974       450       928       458       923       450
dram[1]:        942       460       921       446       933       420      1014       454       967       439       967       449       928       457       922       449
dram[2]:        934       447       920       449       932       420      1013       453       965       438       965       449       934       458       927       455
dram[3]:        930       447       923       447       932       420      1012       454       971       439       968       453       935       458       926       458
dram[4]:        930       446       922       450       946       435      1000       439       970       439       967       456       930       458       928       455
dram[5]:        942       453       914       433       947       435      1002       439       968       440       968       454       930       458       927       457
dram[6]:        942       455       914       434       943       436      1000       438       966       439       971       456       938       470       923       448
dram[7]:        934       455       914       433       942       436      1007       439       974       455       963       441       937       472       922       448
dram[8]:        933       456       920       435       945       431      1006       439       973       455       958       441       939       472       921       448
dram[9]:        926       447       918       432       944       433      1002       439       968       448       958       441       937       472       933       460
dram[10]:        926       446       914       433       947       433      1001       438       968       450       972       450       930       458       932       462
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2316289 n_nop=2046203 n_act=8159 n_pre=8143 n_req=63446 n_rd=171344 n_write=82440 bw_util=0.2191
n_activity=866165 dram_eff=0.586
bk0: 11316a 2211688i bk1: 11308a 2216015i bk2: 11220a 2212047i bk3: 11224a 2215257i bk4: 10752a 2221033i bk5: 10748a 2221764i bk6: 9900a 2226652i bk7: 9904a 2228601i bk8: 10060a 2224987i bk9: 10060a 2226628i bk10: 10048a 2223605i bk11: 10036a 2228502i bk12: 11020a 2214744i bk13: 11024a 2217105i bk14: 11364a 2206687i bk15: 11360a 2209924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2401
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ffa38b17d10 :  mf: uid=9641104, sid03:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4579687), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2316289 n_nop=2045925 n_act=8279 n_pre=8263 n_req=63456 n_rd=171382 n_write=82440 bw_util=0.2192
n_activity=866913 dram_eff=0.5856
bk0: 11304a 2212038i bk1: 11308a 2214333i bk2: 11048a 2214215i bk3: 11042a 2217967i bk4: 10928a 2218125i bk5: 10936a 2218626i bk6: 9904a 2226594i bk7: 9896a 2228259i bk8: 10064a 2224059i bk9: 10056a 2226874i bk10: 10052a 2223585i bk11: 10060a 2227450i bk12: 11036a 2213493i bk13: 11028a 2217189i bk14: 11364a 2207740i bk15: 11356a 2212012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23604
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2316289 n_nop=2045957 n_act=8200 n_pre=8184 n_req=63487 n_rd=171452 n_write=82496 bw_util=0.2193
n_activity=866033 dram_eff=0.5865
bk0: 11508a 2208172i bk1: 11508a 2213360i bk2: 11048a 2214327i bk3: 11048a 2217642i bk4: 10932a 2217275i bk5: 10928a 2218271i bk6: 9880a 2226279i bk7: 9868a 2228913i bk8: 10068a 2224591i bk9: 10072a 2226649i bk10: 10060a 2224175i bk11: 10060a 2228477i bk12: 11024a 2213847i bk13: 11024a 2216674i bk14: 11216a 2209995i bk15: 11208a 2213037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22338
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2316289 n_nop=2045749 n_act=8376 n_pre=8360 n_req=63451 n_rd=171364 n_write=82440 bw_util=0.2191
n_activity=866095 dram_eff=0.5861
bk0: 11504a 2208320i bk1: 11504a 2211010i bk2: 11028a 2213978i bk3: 11028a 2216578i bk4: 10928a 2216808i bk5: 10924a 2218537i bk6: 9872a 2226684i bk7: 9876a 2229387i bk8: 10072a 2222530i bk9: 10072a 2226632i bk10: 10032a 2226444i bk11: 10036a 2228036i bk12: 11040a 2213091i bk13: 11028a 2215225i bk14: 11212a 2208409i bk15: 11208a 2212141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23496
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2316289 n_nop=2045867 n_act=8267 n_pre=8251 n_req=63476 n_rd=171400 n_write=82504 bw_util=0.2192
n_activity=865718 dram_eff=0.5866
bk0: 11504a 2209070i bk1: 11504a 2212926i bk2: 11024a 2215207i bk3: 11024a 2216300i bk4: 10776a 2216979i bk5: 10780a 2219149i bk6: 10084a 2225729i bk7: 10064a 2225790i bk8: 10068a 2223788i bk9: 10068a 2226824i bk10: 10036a 2226024i bk11: 10032a 2229054i bk12: 11008a 2213864i bk13: 10996a 2217931i bk14: 11216a 2208404i bk15: 11216a 2213024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22033
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2316289 n_nop=2045883 n_act=8309 n_pre=8293 n_req=63451 n_rd=171364 n_write=82440 bw_util=0.2191
n_activity=866328 dram_eff=0.5859
bk0: 11324a 2210378i bk1: 11324a 2214282i bk2: 11204a 2213954i bk3: 11200a 2215646i bk4: 10780a 2219852i bk5: 10776a 2221555i bk6: 10072a 2224860i bk7: 10064a 2227075i bk8: 10052a 2223402i bk9: 10052a 2224825i bk10: 10032a 2224582i bk11: 10032a 2228724i bk12: 11020a 2214372i bk13: 11008a 2214922i bk14: 11212a 2209819i bk15: 11212a 2212495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22433
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2316289 n_nop=2045913 n_act=8308 n_pre=8292 n_req=63444 n_rd=171336 n_write=82440 bw_util=0.2191
n_activity=865148 dram_eff=0.5867
bk0: 11320a 2208456i bk1: 11324a 2214446i bk2: 11196a 2212093i bk3: 11192a 2214905i bk4: 10740a 2217952i bk5: 10728a 2221739i bk6: 10092a 2224097i bk7: 10092a 2227848i bk8: 10052a 2223976i bk9: 10052a 2225743i bk10: 10032a 2224250i bk11: 10028a 2228348i bk12: 10840a 2214111i bk13: 10832a 2218668i bk14: 11408a 2206910i bk15: 11408a 2210675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22913
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2316289 n_nop=2045529 n_act=8378 n_pre=8362 n_req=63505 n_rd=171460 n_write=82560 bw_util=0.2193
n_activity=866158 dram_eff=0.5865
bk0: 11300a 2210027i bk1: 11304a 2214965i bk2: 11212a 2211950i bk3: 11208a 2215811i bk4: 10740a 2218987i bk5: 10732a 2219750i bk6: 10080a 2224728i bk7: 10084a 2225538i bk8: 9940a 2225693i bk9: 9936a 2225514i bk10: 10224a 2222305i bk11: 10220a 2226771i bk12: 10840a 2215419i bk13: 10836a 2218213i bk14: 11404a 2207173i bk15: 11400a 2209708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21948
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2316289 n_nop=2046011 n_act=8245 n_pre=8229 n_req=63451 n_rd=171364 n_write=82440 bw_util=0.2191
n_activity=866053 dram_eff=0.5861
bk0: 11300a 2211648i bk1: 11300a 2215148i bk2: 11196a 2213943i bk3: 11212a 2214801i bk4: 10688a 2220815i bk5: 10684a 2222381i bk6: 10092a 2223459i bk7: 10092a 2225655i bk8: 9940a 2225457i bk9: 9932a 2226510i bk10: 10220a 2222872i bk11: 10212a 2227151i bk12: 10836a 2214228i bk13: 10840a 2217884i bk14: 11408a 2206356i bk15: 11412a 2210882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.23362
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa225e8220 :  mf: uid=9641103, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4579687), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2316289 n_nop=2045878 n_act=8312 n_pre=8296 n_req=63451 n_rd=171363 n_write=82440 bw_util=0.2191
n_activity=864983 dram_eff=0.5868
bk0: 11496a 2207737i bk1: 11496a 2212001i bk2: 11208a 2213389i bk3: 11199a 2214745i bk4: 10688a 2220018i bk5: 10680a 2221646i bk6: 10064a 2223740i bk7: 10068a 2226382i bk8: 9944a 2225569i bk9: 9944a 2227701i bk10: 10224a 2222129i bk11: 10220a 2225784i bk12: 10840a 2215298i bk13: 10840a 2217842i bk14: 11224a 2208498i bk15: 11228a 2211466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21627
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2316289 n_nop=2045913 n_act=8184 n_pre=8168 n_req=63506 n_rd=171464 n_write=82560 bw_util=0.2193
n_activity=865977 dram_eff=0.5867
bk0: 11488a 2210240i bk1: 11492a 2213211i bk2: 11188a 2213805i bk3: 11184a 2216991i bk4: 10692a 2220456i bk5: 10700a 2223700i bk6: 10068a 2224965i bk7: 10056a 2226754i bk8: 9948a 2224946i bk9: 9944a 2225870i bk10: 10100a 2224114i bk11: 10100a 2227760i bk12: 11024a 2213429i bk13: 11024a 2215777i bk14: 11228a 2210592i bk15: 11228a 2212610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22305

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31751, Miss = 21420, Miss_rate = 0.675, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[1]: Access = 31708, Miss = 21416, Miss_rate = 0.675, Pending_hits = 1350, Reservation_fails = 0
L2_cache_bank[2]: Access = 31723, Miss = 21425, Miss_rate = 0.675, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[3]: Access = 31710, Miss = 21421, Miss_rate = 0.676, Pending_hits = 1359, Reservation_fails = 1
L2_cache_bank[4]: Access = 31725, Miss = 21434, Miss_rate = 0.676, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[5]: Access = 31718, Miss = 21429, Miss_rate = 0.676, Pending_hits = 1334, Reservation_fails = 1
L2_cache_bank[6]: Access = 31688, Miss = 21422, Miss_rate = 0.676, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[7]: Access = 31687, Miss = 21419, Miss_rate = 0.676, Pending_hits = 1340, Reservation_fails = 0
L2_cache_bank[8]: Access = 31745, Miss = 21429, Miss_rate = 0.675, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[9]: Access = 31753, Miss = 21421, Miss_rate = 0.675, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[10]: Access = 31738, Miss = 21424, Miss_rate = 0.675, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[11]: Access = 31723, Miss = 21417, Miss_rate = 0.675, Pending_hits = 1361, Reservation_fails = 0
L2_cache_bank[12]: Access = 31708, Miss = 21420, Miss_rate = 0.676, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[13]: Access = 31723, Miss = 21414, Miss_rate = 0.675, Pending_hits = 1373, Reservation_fails = 1
L2_cache_bank[14]: Access = 31768, Miss = 21435, Miss_rate = 0.675, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[15]: Access = 31768, Miss = 21430, Miss_rate = 0.675, Pending_hits = 1362, Reservation_fails = 0
L2_cache_bank[16]: Access = 31731, Miss = 21420, Miss_rate = 0.675, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[17]: Access = 31716, Miss = 21421, Miss_rate = 0.675, Pending_hits = 1364, Reservation_fails = 0
L2_cache_bank[18]: Access = 31715, Miss = 21422, Miss_rate = 0.675, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[19]: Access = 31730, Miss = 21419, Miss_rate = 0.675, Pending_hits = 1352, Reservation_fails = 0
L2_cache_bank[20]: Access = 31768, Miss = 21434, Miss_rate = 0.675, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[21]: Access = 31768, Miss = 21432, Miss_rate = 0.675, Pending_hits = 1315, Reservation_fails = 0
L2_total_cache_accesses = 698064
L2_total_cache_misses = 471324
L2_total_cache_miss_rate = 0.6752
L2_total_cache_pending_hits = 17386
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 209027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 244657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226649
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470760
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 226800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.069

icnt_total_pkts_mem_to_simt=2242864
icnt_total_pkts_simt_to_mem=1605264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58751
	minimum = 6
	maximum = 56
Network latency average = 8.4588
	minimum = 6
	maximum = 56
Slowest packet = 1380321
Flit latency average = 6.93573
	minimum = 6
	maximum = 52
Slowest flit = 3804540
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239575
	minimum = 0.0189583 (at node 0)
	maximum = 0.0284375 (at node 3)
Accepted packet rate average = 0.0239575
	minimum = 0.0189583 (at node 0)
	maximum = 0.0284375 (at node 3)
Injected flit rate average = 0.0660306
	minimum = 0.0436866 (at node 0)
	maximum = 0.0875277 (at node 42)
Accepted flit rate average= 0.0660306
	minimum = 0.0607903 (at node 0)
	maximum = 0.0911854 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.89272 (15 samples)
	minimum = 6 (15 samples)
	maximum = 54.4667 (15 samples)
Network latency average = 8.64997 (15 samples)
	minimum = 6 (15 samples)
	maximum = 49.8667 (15 samples)
Flit latency average = 7.1354 (15 samples)
	minimum = 6 (15 samples)
	maximum = 46.2667 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0213915 (15 samples)
	minimum = 0.0169278 (15 samples)
	maximum = 0.0253913 (15 samples)
Accepted packet rate average = 0.0213915 (15 samples)
	minimum = 0.0169278 (15 samples)
	maximum = 0.0253913 (15 samples)
Injected flit rate average = 0.0589584 (15 samples)
	minimum = 0.0390064 (15 samples)
	maximum = 0.0781596 (15 samples)
Accepted flit rate average = 0.0589584 (15 samples)
	minimum = 0.054281 (15 samples)
	maximum = 0.0814192 (15 samples)
Injected packet size average = 2.75616 (15 samples)
Accepted packet size average = 2.75616 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 42 sec (2862 sec)
gpgpu_simulation_rate = 151199 (inst/sec)
gpgpu_simulation_rate = 1600 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 16: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 39089
gpu_sim_insn = 28848876
gpu_ipc =     738.0305
gpu_tot_sim_cycle = 4840927
gpu_tot_sim_insn = 461582016
gpu_tot_ipc =      95.3499
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 17011
partiton_reqs_in_parallel = 859958
partiton_reqs_in_parallel_total    = 27443586
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.8467
partiton_reqs_in_parallel_util = 859958
partiton_reqs_in_parallel_util_total    = 27443586
gpu_sim_cycle_parition_util = 39089
gpu_tot_sim_cycle_parition_util    = 1247438
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 698064
L2_BW  =     112.7641 GB/Sec
L2_BW_total  =      14.5784 GB/Sec
gpu_total_sim_rate=155624

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9267648
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0569
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9264466
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9267648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
77227, 74218, 74347, 77061, 77239, 74249, 74356, 77045, 19336, 18559, 18622, 12040, 
gpgpu_n_tot_thrd_icount = 533110784
gpgpu_n_tot_w_icount = 16659712
gpgpu_n_stall_shd_mem = 55428
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502144
gpgpu_n_mem_write_global = 241920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12259328
gpgpu_n_store_insn = 7620480
gpgpu_n_shmem_insn = 50484608
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 418
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:474489	W0_Idle:910375	W0_Scoreboard:54573333	W1:967680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6530880	W32:9161152
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4017152 {8:502144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32901120 {136:241920,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56679424 {40:120960,136:381184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1935360 {8:241920,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 668 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 4840926 
mrq_lat_table:330775 	52672 	35851 	80629 	97143 	74198 	40931 	21772 	10777 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	450240 	269326 	709 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	616838 	25443 	144 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	418121 	82569 	1479 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	45360 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1192 	172 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.547739  7.420099  7.626280  7.627986  7.176570  7.162712  7.743487  7.623274  7.961847  7.820513  6.954226  7.150362  8.020332  8.219697  7.308562  7.488410 
dram[1]:  7.886165  7.752151  7.377740  7.217822  6.871224  6.551515  8.457331  8.416122  7.822485  7.742188  7.017762  7.008865  8.087523  7.683186  7.344156  6.967642 
dram[2]:  7.953368  7.953368  8.027523  7.757092  7.040717  6.959743  8.022869  7.289225  7.902390  7.529412  7.239927  6.910839  7.890909  7.819820  7.044374  6.931357 
dram[3]:  7.698997  7.803390  7.259136  7.470086  6.659476  6.576865  8.476923  7.938272  7.035461  7.294117  7.068223  7.019608  8.000000  7.864130  7.202593  6.899068 
dram[4]:  7.937931  8.020905  7.558824  7.468376  6.884740  6.787200  8.034483  7.535238  7.732944  7.599617  7.444234  7.068223  7.607018  7.709964  7.011041  7.215909 
dram[5]:  7.451240  7.538462  7.751304  7.722703  7.141414  6.807384  8.660831  8.434968  6.989418  7.271560  7.055555  6.882867  7.990792  7.784560  7.076433  6.826421 
dram[6]:  7.811092  7.772414  7.761324  7.911190  6.748006  6.897227  7.989919  7.910180  7.801181  7.519924  7.171220  7.003559  7.328152  7.212585  7.178515  6.958652 
dram[7]:  7.392447  7.697436  7.506734  7.260586  7.307426  7.119529  8.389831  8.100204  6.966072  6.678082  7.220036  6.909246  8.254864  8.064639  6.904255  6.913242 
dram[8]:  7.954063  7.802426  7.576530  7.583333  6.943802  6.796116  8.256250  8.204969  7.487524  7.541586  7.283393  7.306159  7.507965  7.645045  7.247209  6.875946 
dram[9]:  7.581549  7.708543  7.594549  7.539763  7.132428  7.177778  8.190476  8.243750  7.135283  7.083485  7.006945  7.141593  7.857408  7.771062  6.926791  6.906832 
dram[10]:  8.185054  8.201426  7.586030  8.079855  6.712460  6.630915  8.330526  8.135802  7.310862  7.174633  7.367347  7.367347  7.862319  7.654321  7.425710  7.267974 
average row locality = 744748/99948 = 7.451355
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3018      3016      2997      2998      2875      2874      2632      2633      2685      2685      2686      2683      2931      2932      3028      3027 
dram[1]:      3015      3016      2951      2950      2922      2924      2633      2631      2686      2684      2687      2689      2935      2933      3028      3026 
dram[2]:      3069      3069      2951      2951      2923      2922      2627      2624      2687      2688      2689      2689      2932      2932      2989      2987 
dram[3]:      3068      3068      2946      2946      2922      2921      2625      2626      2688      2688      2681      2682      2936      2933      2988      2987 
dram[4]:      3068      3068      2945      2945      2881      2882      2681      2676      2687      2687      2682      2681      2928      2925      2989      2989 
dram[5]:      3020      3020      2993      2992      2882      2881      2678      2676      2683      2683      2681      2681      2931      2928      2988      2988 
dram[6]:      3019      3020      2991      2990      2871      2868      2683      2683      2683      2683      2681      2680      2883      2881      3040      3040 
dram[7]:      3014      3015      2995      2994      2871      2869      2680      2681      2653      2652      2732      2731      2883      2882      3039      3038 
dram[8]:      3014      3014      2991      2995      2857      2856      2683      2683      2653      2651      2731      2729      2882      2883      3040      3041 
dram[9]:      3066      3066      2994      2992      2857      2855      2676      2677      2655      2655      2732      2731      2883      2883      2991      2992 
dram[10]:      3064      3065      2989      2988      2858      2860      2677      2674      2656      2655      2699      2699      2932      2932      2992      2992 
total reads: 502828
bank skew: 3069/2624 = 1.17
chip skew: 45732/45696 = 1.00
number of total write accesses:
dram[0]:      1488      1488      1472      1472      1352      1352      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[1]:      1488      1488      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[2]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1456      1456 
dram[3]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1256      1256      1408      1408      1456      1456 
dram[4]:      1536      1536      1424      1424      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[5]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[6]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1360      1360      1504      1504 
dram[7]:      1488      1488      1464      1464      1360      1360      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[8]:      1488      1488      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[9]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1456      1456 
dram[10]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1272      1272      1408      1408      1456      1456 
total reads: 241920
bank skew: 1536/1232 = 1.25
chip skew: 22016/21984 = 1.00
average mf latency per bank:
dram[0]:        892       444       870       421       891       419       967       437       918       426       926       435       887       445       880       436
dram[1]:        897       445       876       432       886       407       966       440       920       425       920       434       887       444       879       435
dram[2]:        890       433       875       434       884       406       965       439       918       425       918       435       893       445       884       440
dram[3]:        886       433       877       433       885       406       964       440       924       426       921       439       894       445       883       443
dram[4]:        886       432       877       435       898       420       953       425       923       425       920       441       890       445       885       441
dram[5]:        897       439       869       419       899       421       954       425       921       426       921       439       889       445       884       442
dram[6]:        897       440       869       421       895       421       953       424       919       425       924       441       897       456       880       435
dram[7]:        890       441       869       419       895       422       959       426       927       440       917       427       896       458       879       434
dram[8]:        889       442       875       421       897       416       959       425       926       440       912       427       898       458       878       434
dram[9]:        882       433       874       419       896       418       954       426       921       434       912       427       896       458       889       445
dram[10]:        882       432       869       419       899       418       954       425       921       435       924       435       889       444       889       447
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2388870 n_nop=2100192 n_act=8979 n_pre=8963 n_req=67684 n_rd=182800 n_write=87936 bw_util=0.2267
n_activity=925802 dram_eff=0.5849
bk0: 12072a 2277434i bk1: 12064a 2281296i bk2: 11988a 2277078i bk3: 11992a 2281198i bk4: 11500a 2286714i bk5: 11496a 2287173i bk6: 10528a 2293228i bk7: 10532a 2294937i bk8: 10740a 2290962i bk9: 10740a 2292967i bk10: 10744a 2289832i bk11: 10732a 2294808i bk12: 11724a 2280414i bk13: 11728a 2283573i bk14: 12112a 2271987i bk15: 12108a 2275343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2388870 n_nop=2099972 n_act=9069 n_pre=9053 n_req=67694 n_rd=182840 n_write=87936 bw_util=0.2267
n_activity=926368 dram_eff=0.5846
bk0: 12060a 2277285i bk1: 12064a 2280151i bk2: 11804a 2279622i bk3: 11800a 2283138i bk4: 11688a 2283533i bk5: 11696a 2284133i bk6: 10532a 2292996i bk7: 10524a 2294776i bk8: 10744a 2290715i bk9: 10736a 2293329i bk10: 10748a 2289936i bk11: 10756a 2293817i bk12: 11740a 2279407i bk13: 11732a 2283040i bk14: 12112a 2273132i bk15: 12104a 2277370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2388870 n_nop=2099898 n_act=9036 n_pre=9020 n_req=67729 n_rd=182916 n_write=88000 bw_util=0.2268
n_activity=925847 dram_eff=0.5852
bk0: 12276a 2273325i bk1: 12276a 2278729i bk2: 11804a 2279363i bk3: 11804a 2283214i bk4: 11692a 2282798i bk5: 11688a 2284086i bk6: 10508a 2292904i bk7: 10496a 2295609i bk8: 10748a 2290813i bk9: 10752a 2293238i bk10: 10756a 2290376i bk11: 10756a 2295029i bk12: 11728a 2279549i bk13: 11728a 2283117i bk14: 11956a 2275096i bk15: 11948a 2278375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25485
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2388870 n_nop=2099722 n_act=9204 n_pre=9188 n_req=67689 n_rd=182820 n_write=87936 bw_util=0.2267
n_activity=925647 dram_eff=0.585
bk0: 12272a 2273330i bk1: 12272a 2276772i bk2: 11784a 2279194i bk3: 11784a 2282121i bk4: 11688a 2282062i bk5: 11684a 2284089i bk6: 10500a 2293058i bk7: 10504a 2295879i bk8: 10752a 2288755i bk9: 10752a 2292886i bk10: 10724a 2292630i bk11: 10728a 2294575i bk12: 11744a 2278586i bk13: 11732a 2280955i bk14: 11952a 2273770i bk15: 11948a 2277657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26879
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ffa50d83180 :  mf: uid=10283748, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4840926), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2388870 n_nop=2099874 n_act=9079 n_pre=9063 n_req=67714 n_rd=182854 n_write=88000 bw_util=0.2268
n_activity=925224 dram_eff=0.5855
bk0: 12272a 2274079i bk1: 12272a 2278187i bk2: 11780a 2280616i bk3: 11780a 2282126i bk4: 11524a 2282887i bk5: 11526a 2284889i bk6: 10724a 2291993i bk7: 10704a 2292443i bk8: 10748a 2290116i bk9: 10748a 2293261i bk10: 10728a 2292739i bk11: 10724a 2295310i bk12: 11712a 2279530i bk13: 11700a 2283762i bk14: 11956a 2272951i bk15: 11956a 2278005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.254
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2388870 n_nop=2099892 n_act=9119 n_pre=9103 n_req=67689 n_rd=182820 n_write=87936 bw_util=0.2267
n_activity=926023 dram_eff=0.5848
bk0: 12080a 2275774i bk1: 12080a 2279437i bk2: 11972a 2279119i bk3: 11968a 2281131i bk4: 11528a 2285431i bk5: 11524a 2287260i bk6: 10712a 2291131i bk7: 10704a 2293402i bk8: 10732a 2289564i bk9: 10732a 2290967i bk10: 10724a 2290977i bk11: 10724a 2295318i bk12: 11724a 2280244i bk13: 11712a 2281038i bk14: 11952a 2275366i bk15: 11952a 2278300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25564
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2388870 n_nop=2099906 n_act=9130 n_pre=9114 n_req=67680 n_rd=182784 n_write=87936 bw_util=0.2267
n_activity=924278 dram_eff=0.5858
bk0: 12076a 2273878i bk1: 12080a 2279611i bk2: 11964a 2276639i bk3: 11960a 2280491i bk4: 11484a 2283757i bk5: 11472a 2287538i bk6: 10732a 2290419i bk7: 10732a 2294295i bk8: 10732a 2290384i bk9: 10732a 2292102i bk10: 10724a 2290614i bk11: 10720a 2294817i bk12: 11532a 2279804i bk13: 11524a 2284370i bk14: 12160a 2271927i bk15: 12160a 2275273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26236
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2388870 n_nop=2099550 n_act=9178 n_pre=9162 n_req=67745 n_rd=182916 n_write=88064 bw_util=0.2269
n_activity=924613 dram_eff=0.5861
bk0: 12056a 2274467i bk1: 12060a 2280159i bk2: 11980a 2276667i bk3: 11976a 2281005i bk4: 11484a 2284257i bk5: 11476a 2285205i bk6: 10720a 2291203i bk7: 10724a 2292057i bk8: 10612a 2291674i bk9: 10608a 2291799i bk10: 10928a 2288481i bk11: 10924a 2293208i bk12: 11532a 2281613i bk13: 11528a 2284519i bk14: 12156a 2272544i bk15: 12152a 2275215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25695
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ffa391ce8d0 :  mf: uid=10283747, sid11:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4840922), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2388870 n_nop=2100024 n_act=9057 n_pre=9041 n_req=67687 n_rd=182812 n_write=87936 bw_util=0.2267
n_activity=925305 dram_eff=0.5852
bk0: 12056a 2277362i bk1: 12056a 2280598i bk2: 11964a 2278945i bk3: 11980a 2280083i bk4: 11428a 2286006i bk5: 11424a 2287971i bk6: 10732a 2289531i bk7: 10732a 2291982i bk8: 10612a 2291688i bk9: 10604a 2293273i bk10: 10924a 2289382i bk11: 10916a 2293608i bk12: 11528a 2280279i bk13: 11532a 2283948i bk14: 12160a 2271304i bk15: 12164a 2276244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26455
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2388870 n_nop=2099870 n_act=9130 n_pre=9114 n_req=67689 n_rd=182820 n_write=87936 bw_util=0.2267
n_activity=924169 dram_eff=0.5859
bk0: 12264a 2272400i bk1: 12264a 2277118i bk2: 11976a 2278307i bk3: 11968a 2280174i bk4: 11428a 2285914i bk5: 11420a 2287405i bk6: 10704a 2290344i bk7: 10708a 2293067i bk8: 10620a 2291731i bk9: 10620a 2293911i bk10: 10928a 2288242i bk11: 10924a 2292171i bk12: 11532a 2281145i bk13: 11532a 2284143i bk14: 11964a 2274060i bk15: 11968a 2276784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25185
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2388870 n_nop=2099958 n_act=8968 n_pre=8952 n_req=67748 n_rd=182928 n_write=88064 bw_util=0.2269
n_activity=925440 dram_eff=0.5857
bk0: 12256a 2275170i bk1: 12260a 2278701i bk2: 11956a 2278680i bk3: 11952a 2282343i bk4: 11432a 2285624i bk5: 11440a 2289276i bk6: 10708a 2291162i bk7: 10696a 2293652i bk8: 10624a 2291271i bk9: 10620a 2292150i bk10: 10796a 2290685i bk11: 10796a 2294322i bk12: 11728a 2279149i bk13: 11728a 2282061i bk14: 11968a 2276207i bk15: 11968a 2277988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25385

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33864, Miss = 22852, Miss_rate = 0.675, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[1]: Access = 33820, Miss = 22848, Miss_rate = 0.676, Pending_hits = 1355, Reservation_fails = 0
L2_cache_bank[2]: Access = 33836, Miss = 22857, Miss_rate = 0.676, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[3]: Access = 33824, Miss = 22853, Miss_rate = 0.676, Pending_hits = 1372, Reservation_fails = 1
L2_cache_bank[4]: Access = 33840, Miss = 22867, Miss_rate = 0.676, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[5]: Access = 33832, Miss = 22862, Miss_rate = 0.676, Pending_hits = 1343, Reservation_fails = 1
L2_cache_bank[6]: Access = 33800, Miss = 22854, Miss_rate = 0.676, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[7]: Access = 33800, Miss = 22851, Miss_rate = 0.676, Pending_hits = 1347, Reservation_fails = 0
L2_cache_bank[8]: Access = 33860, Miss = 22861, Miss_rate = 0.675, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[9]: Access = 33868, Miss = 22853, Miss_rate = 0.675, Pending_hits = 1380, Reservation_fails = 0
L2_cache_bank[10]: Access = 33852, Miss = 22856, Miss_rate = 0.675, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[11]: Access = 33836, Miss = 22849, Miss_rate = 0.675, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[12]: Access = 33820, Miss = 22851, Miss_rate = 0.676, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[13]: Access = 33836, Miss = 22845, Miss_rate = 0.675, Pending_hits = 1381, Reservation_fails = 1
L2_cache_bank[14]: Access = 33884, Miss = 22867, Miss_rate = 0.675, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[15]: Access = 33884, Miss = 22862, Miss_rate = 0.675, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[16]: Access = 33844, Miss = 22851, Miss_rate = 0.675, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[17]: Access = 33828, Miss = 22852, Miss_rate = 0.676, Pending_hits = 1372, Reservation_fails = 0
L2_cache_bank[18]: Access = 33828, Miss = 22854, Miss_rate = 0.676, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[19]: Access = 33844, Miss = 22851, Miss_rate = 0.675, Pending_hits = 1360, Reservation_fails = 0
L2_cache_bank[20]: Access = 33884, Miss = 22867, Miss_rate = 0.675, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[21]: Access = 33884, Miss = 22865, Miss_rate = 0.675, Pending_hits = 1326, Reservation_fails = 0
L2_total_cache_accesses = 744568
L2_total_cache_misses = 502828
L2_total_cache_miss_rate = 0.6753
L2_total_cache_pending_hits = 17539
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 261041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241769
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 241920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.071

icnt_total_pkts_mem_to_simt=2392224
icnt_total_pkts_simt_to_mem=1712248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49488
	minimum = 6
	maximum = 42
Network latency average = 8.37257
	minimum = 6
	maximum = 39
Slowest packet = 1399062
Flit latency average = 6.8186
	minimum = 6
	maximum = 35
Slowest flit = 3856637
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237945
	minimum = 0.0188293 (at node 0)
	maximum = 0.028244 (at node 11)
Accepted packet rate average = 0.0237945
	minimum = 0.0188293 (at node 0)
	maximum = 0.028244 (at node 11)
Injected flit rate average = 0.0655813
	minimum = 0.0433893 (at node 0)
	maximum = 0.0869321 (at node 42)
Accepted flit rate average= 0.0655813
	minimum = 0.0603766 (at node 0)
	maximum = 0.0905649 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.86785 (16 samples)
	minimum = 6 (16 samples)
	maximum = 53.6875 (16 samples)
Network latency average = 8.63263 (16 samples)
	minimum = 6 (16 samples)
	maximum = 49.1875 (16 samples)
Flit latency average = 7.1156 (16 samples)
	minimum = 6 (16 samples)
	maximum = 45.5625 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0215417 (16 samples)
	minimum = 0.0170467 (16 samples)
	maximum = 0.0255696 (16 samples)
Accepted packet rate average = 0.0215417 (16 samples)
	minimum = 0.0170467 (16 samples)
	maximum = 0.0255696 (16 samples)
Injected flit rate average = 0.0593723 (16 samples)
	minimum = 0.0392804 (16 samples)
	maximum = 0.0787079 (16 samples)
Accepted flit rate average = 0.0593723 (16 samples)
	minimum = 0.0546619 (16 samples)
	maximum = 0.0819908 (16 samples)
Injected packet size average = 2.75616 (16 samples)
Accepted packet size average = 2.75616 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 26 sec (2966 sec)
gpgpu_simulation_rate = 155624 (inst/sec)
gpgpu_simulation_rate = 1632 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 38962
gpu_sim_insn = 28848876
gpu_ipc =     740.4362
gpu_tot_sim_cycle = 5102039
gpu_tot_sim_insn = 490430892
gpu_tot_ipc =      96.1245
gpu_tot_issued_cta = 1088
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 17490
partiton_reqs_in_parallel = 857164
partiton_reqs_in_parallel_total    = 28303544
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7155
partiton_reqs_in_parallel_util = 857164
partiton_reqs_in_parallel_util_total    = 28303544
gpu_sim_cycle_parition_util = 38962
gpu_tot_sim_cycle_parition_util    = 1286527
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 744568
L2_BW  =     113.1316 GB/Sec
L2_BW_total  =      14.6963 GB/Sec
gpu_total_sim_rate=159749

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9846876
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30464
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9843694
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30464
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9846876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
82054, 78861, 78994, 81878, 82066, 78893, 79003, 81864, 19336, 18559, 18622, 12040, 
gpgpu_n_tot_thrd_icount = 566430208
gpgpu_n_tot_w_icount = 17700944
gpgpu_n_stall_shd_mem = 55464
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 533528
gpgpu_n_mem_write_global = 257040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13025536
gpgpu_n_store_insn = 8096760
gpgpu_n_shmem_insn = 53639896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 974848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 454
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:504559	W0_Idle:925604	W0_Scoreboard:55697943	W1:1028160	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6939060	W32:9733724
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34957440 {136:257040,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60221888 {40:128520,136:405008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2056320 {8:257040,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 642 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 5102038 
mrq_lat_table:352349 	56643 	38428 	85045 	102639 	78668 	43812 	22910 	10878 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	483109 	282927 	743 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	661183 	27591 	154 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	444315 	87666 	1572 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	60480 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1268 	173 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.862069  7.731825  7.901667  7.903333  7.461667  7.447587  8.066667  7.913462  8.273085  8.129344  7.227586  7.427305  8.367088  8.570371  7.577953  7.784790 
dram[1]:  8.207547  8.070827  7.645799  7.483871  7.153125  6.825634  8.755320  8.713983  8.100000  8.019048  7.293913  7.284722  8.404718  7.994819  7.613924  7.233083 
dram[2]:  8.279188  8.279188  8.302325  8.029411  7.326400  7.243671  8.351626  7.575646  8.212476  7.832714  7.519713  7.184931  8.234876  8.162257  7.306028  7.213740 
dram[3]:  8.019672  8.126245  7.525974  7.739566  6.936364  6.851797  8.775641  8.232465  7.278066  7.538462  7.346221  7.296684  8.315978  8.178445  7.466035  7.180851 
dram[4]:  8.263514  8.348123  7.829392  7.737896  7.165869  7.066038  8.367064  7.858209  8.040076  7.874766  7.728281  7.346221  7.945017  8.050523  7.294753  7.503175 
dram[5]:  7.763371  7.852459  8.025467  7.996616  7.428099  7.086751  9.004273  8.775000  7.231959  7.516071  7.333333  7.157534  8.307002  8.098074  7.338509  7.106767 
dram[6]:  8.130730  8.091216  8.063140  8.215652  7.026646  7.179487  8.321499  8.240234  8.109827  7.794445  7.450980  7.280488  7.630692  7.513289  7.468315  7.244378 
dram[7]:  7.703704  8.015076  7.777960  7.528662  7.598305  7.406611  8.728779  8.434000  7.205217  6.914858  7.504378  7.187920  8.570076  8.377778  7.167656  7.176820 
dram[8]:  8.276816  8.122241  7.875000  7.881667  7.225649  7.074722  8.557809  8.506048  7.787594  7.813208  7.568904  7.592198  7.813471  7.952549  7.538221  7.160000 
dram[9]:  7.899838  8.029556  7.866889  7.811570  7.418334  7.464765  8.526316  8.580448  7.373665  7.321555  7.287415  7.424610  8.167870  8.080358  7.165152  7.188450 
dram[10]:  8.515679  8.532287  7.858569  8.357522  6.989011  6.905427  8.633197  8.436873  7.605505  7.439857  7.651543  7.651543  8.176679  7.965577  7.691057  7.531847 
average row locality = 791372/102194 = 7.743821
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3207      3205      3181      3182      3048      3047      2805      2806      2851      2851      2848      2845      3123      3124      3220      3219 
dram[1]:      3204      3205      3132      3131      3098      3100      2806      2804      2852      2850      2850      2852      3127      3125      3220      3218 
dram[2]:      3261      3261      3132      3132      3099      3098      2800      2797      2853      2854      2852      2852      3124      3124      3178      3176 
dram[3]:      3260      3260      3127      3127      3098      3097      2798      2799      2854      2854      2844      2845      3128      3125      3177      3176 
dram[4]:      3260      3260      3126      3126      3055      3056      2857      2852      2853      2853      2845      2844      3120      3117      3178      3178 
dram[5]:      3209      3209      3176      3175      3056      3055      2854      2852      2849      2849      2844      2844      3123      3120      3177      3177 
dram[6]:      3208      3209      3174      3173      3045      3042      2859      2859      2849      2849      2844      2843      3072      3070      3232      3232 
dram[7]:      3203      3204      3178      3177      3045      3043      2856      2857      2817      2816      2898      2897      3072      3071      3231      3230 
dram[8]:      3203      3203      3174      3178      3030      3029      2859      2859      2817      2815      2897      2895      3071      3072      3232      3233 
dram[9]:      3258      3258      3177      3175      3030      3028      2852      2853      2818      2818      2898      2897      3072      3072      3180      3181 
dram[10]:      3256      3257      3172      3171      3031      3033      2853      2850      2819      2818      2863      2863      3124      3124      3181      3181 
total reads: 534332
bank skew: 3261/2797 = 1.17
chip skew: 48596/48560 = 1.00
number of total write accesses:
dram[0]:      1581      1581      1560      1560      1429      1429      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[1]:      1581      1581      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[2]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1549      1549 
dram[3]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1336      1336      1504      1504      1549      1549 
dram[4]:      1632      1632      1509      1509      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[5]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[6]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1453      1453      1600      1600 
dram[7]:      1581      1581      1551      1551      1438      1438      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[8]:      1581      1581      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[9]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1549      1549 
dram[10]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1353      1353      1504      1504      1549      1549 
total reads: 257040
bank skew: 1632/1309 = 1.25
chip skew: 23392/23358 = 1.00
average mf latency per bank:
dram[0]:        853       430       833       409       854       409       922       424       877       414       885       422       846       430       840       422
dram[1]:        857       432       839       420       849       396       920       426       879       413       879       421       846       430       840       422
dram[2]:        851       421       838       422       848       396       920       426       877       412       877       422       851       431       844       427
dram[3]:        847       421       840       420       848       396       919       426       883       414       880       425       852       431       843       430
dram[4]:        847       420       839       423       860       409       909       413       882       413       879       428       848       431       846       427
dram[5]:        857       426       832       408       861       410       910       413       880       414       880       426       847       430       844       429
dram[6]:        858       427       833       409       857       410       908       412       879       413       883       428       855       441       840       421
dram[7]:        851       428       832       408       857       411       915       413       885       427       876       415       854       443       840       421
dram[8]:        849       429       838       410       859       405       914       413       885       427       871       415       855       442       839       421
dram[9]:        843       420       837       407       858       407       910       413       881       421       871       414       854       443       850       431
dram[10]:        843       419       832       408       861       407       909       412       881       423       883       423       847       430       849       433
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2461215 n_nop=2155197 n_act=9177 n_pre=9161 n_req=71920 n_rd=194248 n_write=93432 bw_util=0.2338
n_activity=981114 dram_eff=0.5864
bk0: 12828a 2342888i bk1: 12820a 2347563i bk2: 12724a 2343260i bk3: 12728a 2347675i bk4: 12192a 2353345i bk5: 12188a 2353523i bk6: 11220a 2359313i bk7: 11224a 2361380i bk8: 11404a 2357631i bk9: 11404a 2359716i bk10: 11392a 2356679i bk11: 11380a 2361609i bk12: 12492a 2345779i bk13: 12496a 2349430i bk14: 12880a 2336893i bk15: 12876a 2340860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29392
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2461215 n_nop=2154945 n_act=9279 n_pre=9263 n_req=71932 n_rd=194296 n_write=93432 bw_util=0.2338
n_activity=982365 dram_eff=0.5858
bk0: 12816a 2342904i bk1: 12820a 2346131i bk2: 12528a 2345537i bk3: 12524a 2349325i bk4: 12392a 2350090i bk5: 12400a 2350985i bk6: 11224a 2359698i bk7: 11216a 2361814i bk8: 11408a 2357172i bk9: 11400a 2359565i bk10: 11400a 2356750i bk11: 11408a 2361150i bk12: 12508a 2344778i bk13: 12500a 2348784i bk14: 12880a 2338456i bk15: 12872a 2343023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29083
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2461215 n_nop=2154895 n_act=9234 n_pre=9218 n_req=71967 n_rd=194372 n_write=93496 bw_util=0.2339
n_activity=981289 dram_eff=0.5867
bk0: 13044a 2338551i bk1: 13044a 2344690i bk2: 12528a 2345237i bk3: 12528a 2349677i bk4: 12396a 2349258i bk5: 12392a 2350692i bk6: 11200a 2359028i bk7: 11188a 2361976i bk8: 11412a 2357632i bk9: 11416a 2359856i bk10: 11408a 2357372i bk11: 11408a 2361867i bk12: 12496a 2345094i bk13: 12496a 2348878i bk14: 12712a 2340358i bk15: 12704a 2343770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27719
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2461215 n_nop=2154691 n_act=9416 n_pre=9400 n_req=71927 n_rd=194276 n_write=93432 bw_util=0.2338
n_activity=981691 dram_eff=0.5861
bk0: 13040a 2338787i bk1: 13040a 2342552i bk2: 12508a 2345052i bk3: 12508a 2348342i bk4: 12392a 2348932i bk5: 12388a 2351038i bk6: 11192a 2359777i bk7: 11196a 2362891i bk8: 11416a 2355269i bk9: 11416a 2359321i bk10: 11376a 2359344i bk11: 11380a 2361477i bk12: 12512a 2344209i bk13: 12500a 2346438i bk14: 12708a 2339072i bk15: 12704a 2343243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29224
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2461215 n_nop=2154857 n_act=9275 n_pre=9259 n_req=71956 n_rd=194320 n_write=93504 bw_util=0.2339
n_activity=980842 dram_eff=0.5869
bk0: 13040a 2339404i bk1: 13040a 2344063i bk2: 12504a 2346562i bk3: 12504a 2348344i bk4: 12220a 2349444i bk5: 12224a 2351569i bk6: 11428a 2358286i bk7: 11408a 2359049i bk8: 11412a 2356885i bk9: 11412a 2360039i bk10: 11380a 2359498i bk11: 11376a 2362432i bk12: 12480a 2344924i bk13: 12468a 2349847i bk14: 12712a 2338331i bk15: 12712a 2343700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27752
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2461215 n_nop=2154869 n_act=9327 n_pre=9311 n_req=71927 n_rd=194276 n_write=93432 bw_util=0.2338
n_activity=981878 dram_eff=0.586
bk0: 12836a 2341475i bk1: 12836a 2345625i bk2: 12704a 2345107i bk3: 12700a 2347283i bk4: 12224a 2352279i bk5: 12220a 2353961i bk6: 11416a 2357486i bk7: 11408a 2360291i bk8: 11396a 2355942i bk9: 11396a 2357314i bk10: 11376a 2357491i bk11: 11376a 2362580i bk12: 12492a 2345662i bk13: 12480a 2346674i bk14: 12708a 2340631i bk15: 12708a 2344426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27708
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2461215 n_nop=2154907 n_act=9326 n_pre=9310 n_req=71918 n_rd=194240 n_write=93432 bw_util=0.2338
n_activity=979843 dram_eff=0.5872
bk0: 12832a 2339393i bk1: 12836a 2345627i bk2: 12696a 2342531i bk3: 12692a 2346653i bk4: 12180a 2350217i bk5: 12168a 2353938i bk6: 11436a 2356909i bk7: 11436a 2361020i bk8: 11396a 2356942i bk9: 11396a 2358702i bk10: 11376a 2357369i bk11: 11372a 2362030i bk12: 12288a 2345209i bk13: 12280a 2350199i bk14: 12928a 2337198i bk15: 12928a 2340896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28528
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2461215 n_nop=2154507 n_act=9388 n_pre=9372 n_req=71987 n_rd=194380 n_write=93568 bw_util=0.234
n_activity=980493 dram_eff=0.5874
bk0: 12812a 2339865i bk1: 12816a 2346352i bk2: 12712a 2343082i bk3: 12708a 2347528i bk4: 12180a 2350750i bk5: 12172a 2351651i bk6: 11424a 2357676i bk7: 11428a 2358813i bk8: 11268a 2357950i bk9: 11264a 2358231i bk10: 11592a 2354672i bk11: 11588a 2359859i bk12: 12288a 2347249i bk13: 12284a 2350261i bk14: 12924a 2337632i bk15: 12920a 2340909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27881
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2461215 n_nop=2155017 n_act=9257 n_pre=9241 n_req=71925 n_rd=194268 n_write=93432 bw_util=0.2338
n_activity=980735 dram_eff=0.5867
bk0: 12812a 2343298i bk1: 12812a 2346312i bk2: 12696a 2344760i bk3: 12712a 2346493i bk4: 12120a 2352501i bk5: 12116a 2354739i bk6: 11436a 2355486i bk7: 11436a 2358530i bk8: 11268a 2358235i bk9: 11260a 2360053i bk10: 11588a 2355834i bk11: 11580a 2360558i bk12: 12284a 2345551i bk13: 12288a 2349933i bk14: 12928a 2336439i bk15: 12932a 2341521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28881
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa51c312e0 :  mf: uid=10926392, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5102038), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2461215 n_nop=2154853 n_act=9340 n_pre=9324 n_req=71925 n_rd=194266 n_write=93432 bw_util=0.2338
n_activity=980330 dram_eff=0.5869
bk0: 13032a 2337907i bk1: 13032a 2342979i bk2: 12708a 2344658i bk3: 12698a 2346705i bk4: 12120a 2352534i bk5: 12112a 2353959i bk6: 11408a 2356519i bk7: 11412a 2359506i bk8: 11272a 2358395i bk9: 11272a 2360927i bk10: 11592a 2354860i bk11: 11588a 2358805i bk12: 12288a 2346555i bk13: 12288a 2349961i bk14: 12720a 2339315i bk15: 12724a 2342756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2736
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2461215 n_nop=2154927 n_act=9176 n_pre=9160 n_req=71988 n_rd=194384 n_write=93568 bw_util=0.234
n_activity=981153 dram_eff=0.587
bk0: 13024a 2340555i bk1: 13028a 2344339i bk2: 12688a 2344272i bk3: 12684a 2348668i bk4: 12124a 2352617i bk5: 12132a 2356223i bk6: 11412a 2357393i bk7: 11400a 2360180i bk8: 11276a 2357979i bk9: 11272a 2358636i bk10: 11452a 2357306i bk11: 11452a 2361237i bk12: 12496a 2344385i bk13: 12496a 2347944i bk14: 12724a 2341612i bk15: 12724a 2344194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2761

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35977, Miss = 24283, Miss_rate = 0.675, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[1]: Access = 35932, Miss = 24279, Miss_rate = 0.676, Pending_hits = 1358, Reservation_fails = 0
L2_cache_bank[2]: Access = 35949, Miss = 24289, Miss_rate = 0.676, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[3]: Access = 35938, Miss = 24285, Miss_rate = 0.676, Pending_hits = 1376, Reservation_fails = 1
L2_cache_bank[4]: Access = 35955, Miss = 24299, Miss_rate = 0.676, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[5]: Access = 35947, Miss = 24294, Miss_rate = 0.676, Pending_hits = 1347, Reservation_fails = 1
L2_cache_bank[6]: Access = 35913, Miss = 24286, Miss_rate = 0.676, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[7]: Access = 35912, Miss = 24283, Miss_rate = 0.676, Pending_hits = 1350, Reservation_fails = 0
L2_cache_bank[8]: Access = 35974, Miss = 24294, Miss_rate = 0.675, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[9]: Access = 35983, Miss = 24286, Miss_rate = 0.675, Pending_hits = 1384, Reservation_fails = 0
L2_cache_bank[10]: Access = 35966, Miss = 24288, Miss_rate = 0.675, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[11]: Access = 35949, Miss = 24281, Miss_rate = 0.675, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[12]: Access = 35932, Miss = 24283, Miss_rate = 0.676, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[13]: Access = 35949, Miss = 24277, Miss_rate = 0.675, Pending_hits = 1386, Reservation_fails = 1
L2_cache_bank[14]: Access = 36000, Miss = 24300, Miss_rate = 0.675, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[15]: Access = 36000, Miss = 24295, Miss_rate = 0.675, Pending_hits = 1372, Reservation_fails = 0
L2_cache_bank[16]: Access = 35958, Miss = 24283, Miss_rate = 0.675, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[17]: Access = 35941, Miss = 24284, Miss_rate = 0.676, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[18]: Access = 35940, Miss = 24285, Miss_rate = 0.676, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[19]: Access = 35957, Miss = 24282, Miss_rate = 0.675, Pending_hits = 1363, Reservation_fails = 0
L2_cache_bank[20]: Access = 36000, Miss = 24299, Miss_rate = 0.675, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[21]: Access = 36000, Miss = 24297, Miss_rate = 0.675, Pending_hits = 1331, Reservation_fails = 0
L2_total_cache_accesses = 791072
L2_total_cache_misses = 534332
L2_total_cache_miss_rate = 0.6755
L2_total_cache_pending_hits = 17617
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 238796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.073

icnt_total_pkts_mem_to_simt=2541584
icnt_total_pkts_simt_to_mem=1819232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59093
	minimum = 6
	maximum = 50
Network latency average = 8.46237
	minimum = 6
	maximum = 50
Slowest packet = 1490038
Flit latency average = 6.93553
	minimum = 6
	maximum = 46
Slowest flit = 4106914
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238721
	minimum = 0.0188907 (at node 0)
	maximum = 0.028336 (at node 19)
Accepted packet rate average = 0.0238721
	minimum = 0.0188907 (at node 0)
	maximum = 0.028336 (at node 19)
Injected flit rate average = 0.065795
	minimum = 0.0435307 (at node 0)
	maximum = 0.0872154 (at node 42)
Accepted flit rate average= 0.065795
	minimum = 0.0605734 (at node 0)
	maximum = 0.0908601 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.85156 (17 samples)
	minimum = 6 (17 samples)
	maximum = 53.4706 (17 samples)
Network latency average = 8.62262 (17 samples)
	minimum = 6 (17 samples)
	maximum = 49.2353 (17 samples)
Flit latency average = 7.10501 (17 samples)
	minimum = 6 (17 samples)
	maximum = 45.5882 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.0216788 (17 samples)
	minimum = 0.0171551 (17 samples)
	maximum = 0.0257323 (17 samples)
Accepted packet rate average = 0.0216788 (17 samples)
	minimum = 0.0171551 (17 samples)
	maximum = 0.0257323 (17 samples)
Injected flit rate average = 0.0597501 (17 samples)
	minimum = 0.0395304 (17 samples)
	maximum = 0.0792084 (17 samples)
Accepted flit rate average = 0.0597501 (17 samples)
	minimum = 0.0550097 (17 samples)
	maximum = 0.0825126 (17 samples)
Injected packet size average = 2.75616 (17 samples)
Accepted packet size average = 2.75616 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 10 sec (3070 sec)
gpgpu_simulation_rate = 159749 (inst/sec)
gpgpu_simulation_rate = 1661 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 39360
gpu_sim_insn = 28848876
gpu_ipc =     732.9491
gpu_tot_sim_cycle = 5363549
gpu_tot_sim_insn = 519279768
gpu_tot_ipc =      96.8165
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 17825
partiton_reqs_in_parallel = 865920
partiton_reqs_in_parallel_total    = 29160708
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.5983
partiton_reqs_in_parallel_util = 865920
partiton_reqs_in_parallel_util_total    = 29160708
gpu_sim_cycle_parition_util = 39360
gpu_tot_sim_cycle_parition_util    = 1325489
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 791072
L2_BW  =     111.9877 GB/Sec
L2_BW_total  =      14.8015 GB/Sec
gpu_total_sim_rate=163604

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10426104
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32256
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10422922
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10426104
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
86883, 83494, 83641, 86697, 86897, 83529, 83652, 86676, 24170, 23202, 23276, 16858, 
gpgpu_n_tot_thrd_icount = 599749632
gpgpu_n_tot_w_icount = 18742176
gpgpu_n_stall_shd_mem = 55483
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564912
gpgpu_n_mem_write_global = 272160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13791744
gpgpu_n_store_insn = 8573040
gpgpu_n_shmem_insn = 56795184
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1032192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 473
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:534476	W0_Idle:940944	W0_Scoreboard:56842321	W1:1088640	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7347240	W32:10306296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4519296 {8:564912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37013760 {136:272160,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63764352 {40:136080,136:428832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2177280 {8:272160,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 619 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 5363548 
mrq_lat_table:371513 	59085 	40468 	90686 	109580 	84145 	47164 	24445 	10910 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511704 	300816 	763 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	18 	705604 	29667 	159 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	471022 	92303 	1612 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	75600 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1344 	175 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.624060  7.463918  7.736923  7.714724  7.227963  7.215478  7.681979  7.550347  8.008977  7.771777  7.156199  7.292283  8.111296  8.292021  7.366136  7.572917 
dram[1]:  8.004740  7.881804  7.336811  7.195907  6.927351  6.637108  8.628968  8.557087  7.939502  7.865961  7.102236  7.071542  8.145000  7.803514  7.441521  7.037344 
dram[2]:  8.107982  8.032558  8.164179  7.889423  7.080058  7.068314  8.042593  7.281879  7.927176  7.643836  7.400998  7.049129  8.046128  7.954397  7.134094  6.972106 
dram[3]:  7.801205  7.944785  7.384384  7.577812  6.791899  6.752778  8.579051  7.996317  7.142400  7.427620  7.099359  7.033333  8.092715  7.917342  7.342144  7.021068 
dram[4]:  8.043478  8.068536  7.706897  7.529862  6.925980  6.799145  8.103637  7.649485  7.829824  7.655231  7.587329  7.214984  7.685040  7.803200  7.063560  7.206052 
dram[5]:  7.514074  7.547619  7.848200  7.797822  7.242792  6.936047  8.802372  8.561539  7.077778  7.382450  7.110754  6.911077  8.057755  7.922078  7.204611  6.915629 
dram[6]:  8.036450  7.851393  7.832812  8.019200  6.820917  6.997059  8.092559  7.991039  7.920071  7.583333  7.286184  7.132045  7.256839  7.199095  7.230552  7.070539 
dram[7]:  7.460972  7.712329  7.624620  7.290698  7.439063  7.243531  8.487619  8.223248  7.044944  6.761171  7.371753  7.060653  8.391915  8.188680  7.020605  6.933514 
dram[8]:  8.015822  7.903276  7.641768  7.694785  6.910819  6.800000  8.365853  8.288104  7.727113  7.669580  7.406199  7.402936  7.601911  7.726537  7.355396  7.013718 
dram[9]:  7.693908  7.693908  7.634703  7.517241  7.250000  7.269231  8.305970  8.292365  7.174837  7.105178  7.173776  7.275641  7.971619  7.866557  6.948611  6.950000 
dram[10]:  8.294871  8.283200  7.603945  8.093699  6.744650  6.652602  8.401887  8.225509  7.559381  7.306157  7.496644  7.421927  7.941463  7.727848  7.570348  7.358823 
average row locality = 837996/111194 = 7.536342
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3396      3394      3373      3374      3235      3234      2962      2963      3021      3021      3022      3019      3299      3300      3407      3406 
dram[1]:      3393      3394      3321      3320      3288      3290      2963      2961      3022      3020      3024      3026      3303      3301      3407      3405 
dram[2]:      3453      3453      3321      3321      3289      3288      2957      2954      3023      3024      3026      3026      3300      3300      3363      3361 
dram[3]:      3452      3452      3316      3316      3288      3287      2955      2956      3024      3024      3017      3018      3304      3301      3362      3361 
dram[4]:      3452      3452      3315      3315      3242      3243      3017      3012      3023      3023      3018      3017      3296      3293      3363      3363 
dram[5]:      3398      3398      3368      3367      3243      3242      3014      3012      3019      3019      3017      3017      3299      3296      3362      3362 
dram[6]:      3397      3398      3366      3365      3231      3228      3019      3019      3019      3019      3017      3016      3245      3243      3420      3420 
dram[7]:      3392      3393      3370      3369      3231      3229      3016      3017      2985      2984      3074      3073      3245      3244      3419      3418 
dram[8]:      3392      3392      3366      3370      3215      3214      3019      3019      2985      2983      3073      3071      3244      3245      3420      3421 
dram[9]:      3450      3450      3369      3367      3215      3213      3012      3013      2987      2987      3074      3073      3245      3245      3365      3366 
dram[10]:      3448      3449      3364      3363      3216      3218      3013      3010      2988      2987      3037      3037      3300      3300      3366      3366 
total reads: 565836
bank skew: 3453/2954 = 1.17
chip skew: 51462/51422 = 1.00
number of total write accesses:
dram[0]:      1674      1674      1656      1656      1521      1521      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[1]:      1674      1674      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[2]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1638      1638 
dram[3]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1413      1413      1584      1584      1638      1638 
dram[4]:      1728      1728      1602      1602      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[5]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[6]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1530      1530      1692      1692 
dram[7]:      1674      1674      1647      1647      1530      1530      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[8]:      1674      1674      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[9]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1638      1638 
dram[10]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1431      1431      1584      1584      1638      1638 
total reads: 272160
bank skew: 1728/1386 = 1.25
chip skew: 24768/24732 = 1.00
average mf latency per bank:
dram[0]:        818       419       798       399       817       397       884       413       841       403       848       411       814       420       807       412
dram[1]:        822       421       804       408       812       386       883       415       842       402       842       410       814       420       807       412
dram[2]:        816       410       803       410       811       385       883       415       841       402       840       411       819       420       810       416
dram[3]:        813       410       805       409       811       385       881       415       846       403       843       414       820       420       809       418
dram[4]:        813       409       804       411       823       398       872       402       845       402       842       416       816       420       812       416
dram[5]:        822       415       798       397       823       398       873       402       844       403       843       414       815       420       810       417
dram[6]:        822       416       798       399       820       399       872       401       842       402       846       416       823       430       807       411
dram[7]:        816       416       797       397       820       399       877       403       849       415       839       404       821       432       806       410
dram[8]:        815       417       803       399       822       394       877       402       848       416       835       404       823       432       805       410
dram[9]:        809       409       801       397       821       396       873       403       844       410       835       404       821       432       816       420
dram[10]:        809       408       797       397       824       396       872       402       844       411       846       411       815       420       815       422
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2534299 n_nop=2209641 n_act=10021 n_pre=10005 n_req=76158 n_rd=205704 n_write=98928 bw_util=0.2404
n_activity=1040287 dram_eff=0.5857
bk0: 13584a 2408596i bk1: 13576a 2413093i bk2: 13492a 2408781i bk3: 13496a 2413572i bk4: 12940a 2419068i bk5: 12936a 2419085i bk6: 11848a 2425897i bk7: 11852a 2427805i bk8: 12084a 2424370i bk9: 12084a 2426171i bk10: 12088a 2423448i bk11: 12076a 2428601i bk12: 13196a 2412020i bk13: 13200a 2416087i bk14: 13628a 2402387i bk15: 13624a 2406591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32906
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2534299 n_nop=2209445 n_act=10095 n_pre=10079 n_req=76170 n_rd=205752 n_write=98928 bw_util=0.2404
n_activity=1041796 dram_eff=0.5849
bk0: 13572a 2408486i bk1: 13576a 2411579i bk2: 13284a 2410584i bk3: 13280a 2414834i bk4: 13152a 2415952i bk5: 13160a 2416962i bk6: 11852a 2426461i bk7: 11844a 2429210i bk8: 12088a 2423890i bk9: 12080a 2426451i bk10: 12096a 2423663i bk11: 12104a 2428171i bk12: 13212a 2410992i bk13: 13204a 2415400i bk14: 13628a 2403965i bk15: 13620a 2408480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32133
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2534299 n_nop=2209399 n_act=10040 n_pre=10024 n_req=76209 n_rd=205836 n_write=99000 bw_util=0.2406
n_activity=1040518 dram_eff=0.5859
bk0: 13812a 2404259i bk1: 13812a 2410221i bk2: 13284a 2410519i bk3: 13284a 2415587i bk4: 13156a 2414866i bk5: 13152a 2416305i bk6: 11828a 2425656i bk7: 11816a 2428578i bk8: 12092a 2423942i bk9: 12096a 2426731i bk10: 12104a 2423878i bk11: 12104a 2428892i bk12: 13200a 2411399i bk13: 13200a 2415637i bk14: 13452a 2406357i bk15: 13444a 2409377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31194
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2534299 n_nop=2209235 n_act=10210 n_pre=10194 n_req=76165 n_rd=205732 n_write=98928 bw_util=0.2404
n_activity=1040340 dram_eff=0.5857
bk0: 13808a 2404274i bk1: 13808a 2408213i bk2: 13264a 2410287i bk3: 13264a 2414161i bk4: 13152a 2414476i bk5: 13148a 2416854i bk6: 11820a 2426508i bk7: 11824a 2429910i bk8: 12096a 2421713i bk9: 12096a 2425552i bk10: 12068a 2425582i bk11: 12072a 2428198i bk12: 13216a 2410465i bk13: 13204a 2412651i bk14: 13448a 2404993i bk15: 13444a 2409068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32407
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ffa23a60610 :  mf: uid=11569036, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5363548), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2534299 n_nop=2209314 n_act=10113 n_pre=10097 n_req=76194 n_rd=205775 n_write=99000 bw_util=0.2405
n_activity=1039881 dram_eff=0.5862
bk0: 13808a 2404736i bk1: 13808a 2409755i bk2: 13260a 2412158i bk3: 13260a 2413861i bk4: 12968a 2415002i bk5: 12971a 2417459i bk6: 12068a 2424738i bk7: 12048a 2425796i bk8: 12092a 2423556i bk9: 12092a 2426680i bk10: 12072a 2426038i bk11: 12068a 2429645i bk12: 13184a 2411295i bk13: 13172a 2416355i bk14: 13452a 2404110i bk15: 13452a 2409221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31014
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2534299 n_nop=2209377 n_act=10139 n_pre=10123 n_req=76165 n_rd=205732 n_write=98928 bw_util=0.2404
n_activity=1041086 dram_eff=0.5853
bk0: 13592a 2407055i bk1: 13592a 2411546i bk2: 13472a 2410330i bk3: 13468a 2413412i bk4: 12972a 2418298i bk5: 12968a 2419875i bk6: 12056a 2424195i bk7: 12048a 2427231i bk8: 12076a 2421938i bk9: 12076a 2424143i bk10: 12068a 2424242i bk11: 12068a 2429313i bk12: 13196a 2412042i bk13: 13184a 2413473i bk14: 13448a 2406135i bk15: 13448a 2410448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31055
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2534299 n_nop=2209379 n_act=10160 n_pre=10144 n_req=76154 n_rd=205688 n_write=98928 bw_util=0.2404
n_activity=1038981 dram_eff=0.5864
bk0: 13588a 2405000i bk1: 13592a 2411288i bk2: 13464a 2407885i bk3: 13460a 2412033i bk4: 12924a 2416159i bk5: 12912a 2419803i bk6: 12076a 2423354i bk7: 12076a 2427932i bk8: 12076a 2423467i bk9: 12076a 2425554i bk10: 12068a 2424003i bk11: 12064a 2429282i bk12: 12980a 2411326i bk13: 12972a 2416630i bk14: 13680a 2403069i bk15: 13680a 2406775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31743
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2534299 n_nop=2209019 n_act=10194 n_pre=10178 n_req=76227 n_rd=205836 n_write=99072 bw_util=0.2406
n_activity=1039477 dram_eff=0.5867
bk0: 13568a 2405599i bk1: 13572a 2411988i bk2: 13480a 2408532i bk3: 13476a 2413042i bk4: 12924a 2416603i bk5: 12916a 2417794i bk6: 12064a 2424544i bk7: 12068a 2425622i bk8: 11940a 2424318i bk9: 11936a 2424811i bk10: 12296a 2421402i bk11: 12292a 2426835i bk12: 12980a 2413882i bk13: 12976a 2417062i bk14: 13676a 2403635i bk15: 13672a 2406760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31316
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ffa23a9b5b0 :  mf: uid=11569034, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (5363542), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2534299 n_nop=2209537 n_act=10067 n_pre=10051 n_req=76161 n_rd=205716 n_write=98928 bw_util=0.2404
n_activity=1039701 dram_eff=0.586
bk0: 13568a 2409251i bk1: 13568a 2412517i bk2: 13464a 2410664i bk3: 13480a 2412250i bk4: 12860a 2418292i bk5: 12856a 2420985i bk6: 12076a 2422220i bk7: 12076a 2425694i bk8: 11940a 2425072i bk9: 11932a 2426928i bk10: 12292a 2422448i bk11: 12284a 2426695i bk12: 12976a 2411229i bk13: 12980a 2415957i bk14: 13680a 2402437i bk15: 13684a 2407389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32276
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2534299 n_nop=2209307 n_act=10178 n_pre=10162 n_req=76163 n_rd=205724 n_write=98928 bw_util=0.2404
n_activity=1039732 dram_eff=0.586
bk0: 13800a 2403765i bk1: 13800a 2408299i bk2: 13476a 2410217i bk3: 13468a 2412627i bk4: 12860a 2418502i bk5: 12852a 2420155i bk6: 12048a 2423085i bk7: 12052a 2426192i bk8: 11948a 2425004i bk9: 11948a 2427847i bk10: 12296a 2421336i bk11: 12292a 2425587i bk12: 12980a 2412871i bk13: 12980a 2416851i bk14: 13460a 2405035i bk15: 13464a 2408458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30969
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ffa23ab8c40 :  mf: uid=11569035, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5363546), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2534299 n_nop=2209439 n_act=9978 n_pre=9962 n_req=76230 n_rd=205848 n_write=99072 bw_util=0.2406
n_activity=1040451 dram_eff=0.5861
bk0: 13792a 2406211i bk1: 13796a 2410350i bk2: 13456a 2409970i bk3: 13452a 2414012i bk4: 12864a 2418580i bk5: 12872a 2422079i bk6: 12052a 2424028i bk7: 12040a 2427442i bk8: 11952a 2424958i bk9: 11948a 2425343i bk10: 12148a 2423895i bk11: 12148a 2428126i bk12: 13200a 2410488i bk13: 13200a 2414377i bk14: 13464a 2407931i bk15: 13464a 2410413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3073

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38090, Miss = 25715, Miss_rate = 0.675, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[1]: Access = 38044, Miss = 25711, Miss_rate = 0.676, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[2]: Access = 38062, Miss = 25721, Miss_rate = 0.676, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[3]: Access = 38052, Miss = 25717, Miss_rate = 0.676, Pending_hits = 1388, Reservation_fails = 1
L2_cache_bank[4]: Access = 38070, Miss = 25732, Miss_rate = 0.676, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[5]: Access = 38061, Miss = 25727, Miss_rate = 0.676, Pending_hits = 1361, Reservation_fails = 1
L2_cache_bank[6]: Access = 38025, Miss = 25718, Miss_rate = 0.676, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[7]: Access = 38025, Miss = 25715, Miss_rate = 0.676, Pending_hits = 1361, Reservation_fails = 0
L2_cache_bank[8]: Access = 38089, Miss = 25726, Miss_rate = 0.675, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[9]: Access = 38098, Miss = 25718, Miss_rate = 0.675, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[10]: Access = 38080, Miss = 25720, Miss_rate = 0.675, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[11]: Access = 38062, Miss = 25713, Miss_rate = 0.676, Pending_hits = 1384, Reservation_fails = 0
L2_cache_bank[12]: Access = 38044, Miss = 25714, Miss_rate = 0.676, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[13]: Access = 38062, Miss = 25708, Miss_rate = 0.675, Pending_hits = 1398, Reservation_fails = 1
L2_cache_bank[14]: Access = 38116, Miss = 25732, Miss_rate = 0.675, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[15]: Access = 38116, Miss = 25727, Miss_rate = 0.675, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[16]: Access = 38071, Miss = 25714, Miss_rate = 0.675, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[17]: Access = 38053, Miss = 25715, Miss_rate = 0.676, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[18]: Access = 38053, Miss = 25717, Miss_rate = 0.676, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[19]: Access = 38071, Miss = 25714, Miss_rate = 0.675, Pending_hits = 1380, Reservation_fails = 0
L2_cache_bank[20]: Access = 38116, Miss = 25732, Miss_rate = 0.675, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[21]: Access = 38116, Miss = 25730, Miss_rate = 0.675, Pending_hits = 1341, Reservation_fails = 0
L2_total_cache_accesses = 837576
L2_total_cache_misses = 565836
L2_total_cache_miss_rate = 0.6756
L2_total_cache_pending_hits = 17810
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 253603
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 293809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272009
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 564912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 272160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.075

icnt_total_pkts_mem_to_simt=2690944
icnt_total_pkts_simt_to_mem=1926216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50349
	minimum = 6
	maximum = 40
Network latency average = 8.38181
	minimum = 6
	maximum = 40
Slowest packet = 1590463
Flit latency average = 6.82582
	minimum = 6
	maximum = 36
Slowest flit = 4383971
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236307
	minimum = 0.0186997 (at node 5)
	maximum = 0.0280495 (at node 0)
Accepted packet rate average = 0.0236307
	minimum = 0.0186997 (at node 5)
	maximum = 0.0280495 (at node 0)
Injected flit rate average = 0.0651297
	minimum = 0.0430905 (at node 5)
	maximum = 0.0863335 (at node 42)
Accepted flit rate average= 0.0651297
	minimum = 0.0599609 (at node 5)
	maximum = 0.0899413 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.83223 (18 samples)
	minimum = 6 (18 samples)
	maximum = 52.7222 (18 samples)
Network latency average = 8.60924 (18 samples)
	minimum = 6 (18 samples)
	maximum = 48.7222 (18 samples)
Flit latency average = 7.0895 (18 samples)
	minimum = 6 (18 samples)
	maximum = 45.0556 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.0217872 (18 samples)
	minimum = 0.0172409 (18 samples)
	maximum = 0.0258611 (18 samples)
Accepted packet rate average = 0.0217872 (18 samples)
	minimum = 0.0172409 (18 samples)
	maximum = 0.0258611 (18 samples)
Injected flit rate average = 0.060049 (18 samples)
	minimum = 0.0397282 (18 samples)
	maximum = 0.0796042 (18 samples)
Accepted flit rate average = 0.060049 (18 samples)
	minimum = 0.0552847 (18 samples)
	maximum = 0.0829253 (18 samples)
Injected packet size average = 2.75616 (18 samples)
Accepted packet size average = 2.75616 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 54 sec (3174 sec)
gpgpu_simulation_rate = 163604 (inst/sec)
gpgpu_simulation_rate = 1689 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 19: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 38694
gpu_sim_insn = 28848876
gpu_ipc =     745.5646
gpu_tot_sim_cycle = 5624393
gpu_tot_sim_insn = 548128644
gpu_tot_ipc =      97.4556
gpu_tot_issued_cta = 1216
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 18183
partiton_reqs_in_parallel = 851268
partiton_reqs_in_parallel_total    = 30026628
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4900
partiton_reqs_in_parallel_util = 851268
partiton_reqs_in_parallel_util_total    = 30026628
gpu_sim_cycle_parition_util = 38694
gpu_tot_sim_cycle_parition_util    = 1364849
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 837576
L2_BW  =     113.9152 GB/Sec
L2_BW_total  =      14.8988 GB/Sec
gpu_total_sim_rate=167265

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11005332
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 34048
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0479
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11002150
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11005332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
91710, 88137, 88288, 91507, 91725, 88170, 88299, 91491, 24170, 23202, 23276, 16858, 
gpgpu_n_tot_thrd_icount = 633069056
gpgpu_n_tot_w_icount = 19783408
gpgpu_n_stall_shd_mem = 55534
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596296
gpgpu_n_mem_write_global = 287280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 14557952
gpgpu_n_store_insn = 9049320
gpgpu_n_shmem_insn = 59950472
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 524
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:564680	W0_Idle:956244	W0_Scoreboard:57965786	W1:1149120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7755420	W32:10878868
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4770368 {8:596296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39070080 {136:287280,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67306816 {40:143640,136:452656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2298240 {8:287280,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 598 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 5624392 
mrq_lat_table:393257 	63198 	43049 	95140 	114942 	88435 	49960 	25641 	10998 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	544758 	314231 	798 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	23 	750059 	31695 	175 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	497479 	97158 	1684 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	90720 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1419 	177 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.905465  7.742403  7.983434  7.960961  7.482810  7.470149  7.968804  7.834753  8.286972  8.046154  7.402843  7.541063  8.421824  8.577114  7.606789  7.838192 
dram[1]:  8.293023  8.167939  7.575182  7.432665  7.179523  6.883065  8.930097  8.857418  8.187826  8.113793  7.349530  7.318253  8.455882  8.108150  7.682857  7.274695 
dram[2]:  8.400922  8.324201  8.410048  8.133229  7.335244  7.323319  8.335753  7.561779  8.203833  7.915967  7.652529  7.295490  8.355412  8.235669  7.368201  7.224350 
dram[3]:  8.088758  8.234940  7.623529  7.819005  7.041265  7.001368  8.880077  8.288809  7.382445  7.671010  7.347484  7.280374  8.402597  8.224165  7.556509  7.234247 
dram[4]:  8.335366  8.360856  7.949387  7.770615  7.177143  7.047686  8.401070  7.939292  8.077187  7.901007  7.842282  7.464856  7.987635  8.108320  7.317174  7.461864 
dram[5]:  7.793304  7.827486  8.093415  8.042618  7.500000  7.187410  9.110251  8.866290  7.317263  7.625608  7.359055  7.156202  8.367314  8.229300  7.418540  7.128205 
dram[6]:  8.325039  8.136778  8.077982  8.266041  7.070522  7.250362  8.389680  8.286468  8.140139  7.828619  7.537097  7.380727  7.547761  7.488889  7.489598  7.327002 
dram[7]:  7.739508  7.995516  7.867559  7.529914  7.700461  7.501497  8.791045  8.522604  7.281446  6.993958  7.627388  7.311450  8.703959  8.469011  7.237266  7.149669 
dram[8]:  8.304348  8.189893  7.885075  7.938438  7.161151  7.048159  8.667279  8.588343  7.916239  7.885860  7.662400  7.659200  7.900000  8.026984  7.616361  7.269179 
dram[9]:  7.979562  7.979562  7.877794  7.759178  7.506787  7.526475  8.606947  8.593065  7.411200  7.340729  7.426357  7.529874  8.276596  8.143317  7.180707  7.182065 
dram[10]:  8.591195  8.579278  7.846954  8.341232  6.991573  6.897507  8.704251  8.525362  7.747492  7.519481  7.751645  7.675896  8.248804  8.031055  7.831111  7.616714 
average row locality = 884620/113422 = 7.799369
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3585      3583      3557      3558      3408      3407      3135      3136      3187      3187      3184      3181      3491      3492      3599      3598 
dram[1]:      3582      3583      3502      3501      3464      3466      3136      3134      3188      3186      3187      3189      3495      3493      3599      3597 
dram[2]:      3645      3645      3502      3502      3465      3464      3130      3127      3189      3190      3189      3189      3492      3492      3552      3550 
dram[3]:      3644      3644      3497      3497      3464      3463      3128      3129      3190      3190      3180      3181      3496      3493      3551      3550 
dram[4]:      3644      3644      3496      3496      3416      3417      3193      3188      3189      3189      3181      3180      3488      3485      3552      3552 
dram[5]:      3587      3587      3551      3550      3417      3416      3190      3188      3185      3185      3180      3180      3491      3488      3551      3551 
dram[6]:      3586      3587      3549      3548      3405      3402      3195      3195      3185      3185      3180      3179      3434      3432      3612      3612 
dram[7]:      3581      3582      3553      3552      3405      3403      3192      3193      3149      3148      3240      3239      3434      3433      3611      3610 
dram[8]:      3581      3581      3549      3553      3388      3387      3195      3195      3149      3147      3239      3237      3433      3434      3612      3613 
dram[9]:      3642      3642      3552      3550      3388      3386      3188      3189      3150      3150      3240      3239      3434      3434      3554      3555 
dram[10]:      3640      3641      3547      3546      3389      3391      3189      3186      3151      3150      3201      3201      3492      3492      3555      3555 
total reads: 597340
bank skew: 3645/3127 = 1.17
chip skew: 54326/54286 = 1.00
number of total write accesses:
dram[0]:      1767      1767      1744      1744      1598      1598      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[1]:      1767      1767      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[2]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1731      1731 
dram[3]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1493      1493      1680      1680      1731      1731 
dram[4]:      1824      1824      1687      1687      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[5]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[6]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1623      1623      1788      1788 
dram[7]:      1767      1767      1734      1734      1608      1608      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[8]:      1767      1767      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[9]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1731      1731 
dram[10]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1512      1512      1680      1680      1731      1731 
total reads: 287280
bank skew: 1824/1463 = 1.25
chip skew: 26144/26106 = 1.00
average mf latency per bank:
dram[0]:        787       409       769       390       787       389       848       402       808       393       815       401       780       409       776       401
dram[1]:        790       410       774       399       783       378       847       404       810       392       810       400       781       408       775       401
dram[2]:        785       400       774       401       781       377       847       404       808       392       808       400       785       409       779       405
dram[3]:        782       400       775       399       782       377       845       405       813       393       810       403       787       409       778       408
dram[4]:        781       399       775       402       793       389       836       392       813       393       809       405       782       409       780       406
dram[5]:        791       404       768       388       793       390       838       392       811       394       811       404       782       409       779       407
dram[6]:        791       406       769       390       790       390       836       392       809       392       813       406       789       418       775       400
dram[7]:        785       406       768       388       790       391       842       393       816       405       807       394       788       420       774       400
dram[8]:        783       407       774       390       792       385       841       392       815       405       803       394       790       420       774       400
dram[9]:        778       399       772       388       791       387       837       393       812       399       803       394       788       420       784       409
dram[10]:        778       398       768       388       794       387       837       392       811       401       813       401       782       409       783       411
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7ffa5016fdb0 :  mf: uid=12211677, sid09:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (5624392), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2606147 n_nop=2264149 n_act=10219 n_pre=10203 n_req=80394 n_rd=217152 n_write=104424 bw_util=0.2468
n_activity=1096059 dram_eff=0.5868
bk0: 14340a 2474037i bk1: 14332a 2478964i bk2: 14228a 2474497i bk3: 14232a 2479075i bk4: 13632a 2485373i bk5: 13628a 2485166i bk6: 12540a 2491703i bk7: 12544a 2494212i bk8: 12748a 2490712i bk9: 12748a 2492058i bk10: 12736a 2489799i bk11: 12724a 2494857i bk12: 13964a 2477230i bk13: 13968a 2481201i bk14: 14396a 2467186i bk15: 14392a 2471723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34961
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2606147 n_nop=2263937 n_act=10297 n_pre=10281 n_req=80408 n_rd=217208 n_write=104424 bw_util=0.2468
n_activity=1097874 dram_eff=0.5859
bk0: 14328a 2473601i bk1: 14332a 2477102i bk2: 14008a 2476177i bk3: 14004a 2480636i bk4: 13856a 2481662i bk5: 13864a 2482924i bk6: 12544a 2492788i bk7: 12536a 2495617i bk8: 12752a 2490381i bk9: 12744a 2492928i bk10: 12748a 2490016i bk11: 12756a 2494750i bk12: 13980a 2475785i bk13: 13972a 2480620i bk14: 14396a 2468710i bk15: 14388a 2473561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34029
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ffa180ce590 :  mf: uid=12211680, sid09:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (5624392), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2606147 n_nop=2263900 n_act=10238 n_pre=10222 n_req=80447 n_rd=217291 n_write=104496 bw_util=0.2469
n_activity=1096115 dram_eff=0.5871
bk0: 14580a 2469153i bk1: 14580a 2475185i bk2: 14008a 2475896i bk3: 14007a 2481057i bk4: 13860a 2480749i bk5: 13856a 2482159i bk6: 12520a 2491932i bk7: 12508a 2494994i bk8: 12756a 2490039i bk9: 12760a 2492837i bk10: 12756a 2490233i bk11: 12756a 2495697i bk12: 13968a 2476847i bk13: 13968a 2480653i bk14: 14208a 2471155i bk15: 14200a 2474538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32889
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2606147 n_nop=2263719 n_act=10416 n_pre=10400 n_req=80403 n_rd=217188 n_write=104424 bw_util=0.2468
n_activity=1096253 dram_eff=0.5867
bk0: 14576a 2469391i bk1: 14576a 2473559i bk2: 13988a 2475917i bk3: 13988a 2479991i bk4: 13856a 2480604i bk5: 13852a 2483256i bk6: 12512a 2492790i bk7: 12516a 2495941i bk8: 12760a 2487939i bk9: 12760a 2492120i bk10: 12720a 2491893i bk11: 12724a 2495171i bk12: 13984a 2475466i bk13: 13972a 2477647i bk14: 14204a 2469842i bk15: 14200a 2474107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34142
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ffa181a6cf0 :  mf: uid=12211678, sid09:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (5624388), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2606147 n_nop=2263797 n_act=10311 n_pre=10295 n_req=80436 n_rd=217240 n_write=104504 bw_util=0.2469
n_activity=1095761 dram_eff=0.5873
bk0: 14576a 2469938i bk1: 14576a 2474924i bk2: 13984a 2477653i bk3: 13984a 2479436i bk4: 13664a 2481458i bk5: 13668a 2483736i bk6: 12772a 2490431i bk7: 12752a 2492217i bk8: 12756a 2489901i bk9: 12756a 2492541i bk10: 12724a 2492320i bk11: 12720a 2496243i bk12: 13952a 2476365i bk13: 13940a 2482108i bk14: 14208a 2468863i bk15: 14208a 2474320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32838
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2606147 n_nop=2263861 n_act=10345 n_pre=10329 n_req=80403 n_rd=217188 n_write=104424 bw_util=0.2468
n_activity=1097085 dram_eff=0.5863
bk0: 14348a 2472297i bk1: 14348a 2477146i bk2: 14204a 2475779i bk3: 14200a 2478846i bk4: 13668a 2484418i bk5: 13664a 2485730i bk6: 12760a 2490437i bk7: 12752a 2493431i bk8: 12740a 2487916i bk9: 12740a 2490522i bk10: 12720a 2490395i bk11: 12720a 2495970i bk12: 13964a 2476983i bk13: 13952a 2478884i bk14: 14204a 2471081i bk15: 14204a 2475936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33124
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2606147 n_nop=2263875 n_act=10360 n_pre=10344 n_req=80392 n_rd=217144 n_write=104424 bw_util=0.2468
n_activity=1094616 dram_eff=0.5875
bk0: 14344a 2470421i bk1: 14348a 2476803i bk2: 14196a 2473279i bk3: 14192a 2477384i bk4: 13620a 2481963i bk5: 13608a 2485948i bk6: 12780a 2489236i bk7: 12780a 2494034i bk8: 12740a 2489475i bk9: 12740a 2491409i bk10: 12720a 2490150i bk11: 12716a 2495842i bk12: 13736a 2476390i bk13: 13728a 2481946i bk14: 14448a 2467900i bk15: 14448a 2471543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33695
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2606147 n_nop=2263483 n_act=10402 n_pre=10386 n_req=80469 n_rd=217300 n_write=104576 bw_util=0.247
n_activity=1095307 dram_eff=0.5877
bk0: 14324a 2470777i bk1: 14328a 2477581i bk2: 14212a 2474284i bk3: 14208a 2478831i bk4: 13620a 2482700i bk5: 13612a 2483496i bk6: 12768a 2490583i bk7: 12772a 2492014i bk8: 12596a 2490602i bk9: 12592a 2491264i bk10: 12960a 2487397i bk11: 12956a 2493268i bk12: 13736a 2478852i bk13: 13732a 2482214i bk14: 14444a 2468615i bk15: 14440a 2471380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33246
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2606147 n_nop=2264025 n_act=10271 n_pre=10255 n_req=80399 n_rd=217172 n_write=104424 bw_util=0.2468
n_activity=1095673 dram_eff=0.587
bk0: 14324a 2474208i bk1: 14324a 2478115i bk2: 14196a 2475992i bk3: 14212a 2477939i bk4: 13552a 2484630i bk5: 13548a 2486991i bk6: 12780a 2488179i bk7: 12780a 2491954i bk8: 12596a 2490850i bk9: 12588a 2493270i bk10: 12956a 2488725i bk11: 12948a 2492892i bk12: 13732a 2476297i bk13: 13736a 2481602i bk14: 14448a 2467052i bk15: 14452a 2472292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3427
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa181a6860 :  mf: uid=12211679, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5624391), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2606147 n_nop=2263803 n_act=10382 n_pre=10366 n_req=80399 n_rd=217172 n_write=104424 bw_util=0.2468
n_activity=1095776 dram_eff=0.587
bk0: 14568a 2468903i bk1: 14568a 2473823i bk2: 14208a 2476056i bk3: 14200a 2478228i bk4: 13552a 2484786i bk5: 13544a 2486264i bk6: 12752a 2489174i bk7: 12756a 2492794i bk8: 12600a 2491093i bk9: 12600a 2494380i bk10: 12960a 2487836i bk11: 12956a 2492008i bk12: 13736a 2478122i bk13: 13736a 2482344i bk14: 14216a 2470018i bk15: 14220a 2473639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33013
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2606147 n_nop=2263919 n_act=10182 n_pre=10166 n_req=80470 n_rd=217304 n_write=104576 bw_util=0.247
n_activity=1096418 dram_eff=0.5871
bk0: 14560a 2471458i bk1: 14564a 2475628i bk2: 14188a 2475521i bk3: 14184a 2479553i bk4: 13556a 2484964i bk5: 13564a 2488450i bk6: 12756a 2489851i bk7: 12744a 2493407i bk8: 12604a 2490973i bk9: 12600a 2491761i bk10: 12804a 2490136i bk11: 12804a 2494388i bk12: 13968a 2475338i bk13: 13968a 2479815i bk14: 14220a 2473206i bk15: 14220a 2475606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32811

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40203, Miss = 27146, Miss_rate = 0.675, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[1]: Access = 40156, Miss = 27142, Miss_rate = 0.676, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[2]: Access = 40175, Miss = 27153, Miss_rate = 0.676, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[3]: Access = 40166, Miss = 27149, Miss_rate = 0.676, Pending_hits = 1390, Reservation_fails = 1
L2_cache_bank[4]: Access = 40185, Miss = 27164, Miss_rate = 0.676, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[5]: Access = 40176, Miss = 27159, Miss_rate = 0.676, Pending_hits = 1366, Reservation_fails = 1
L2_cache_bank[6]: Access = 40138, Miss = 27150, Miss_rate = 0.676, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[7]: Access = 40137, Miss = 27147, Miss_rate = 0.676, Pending_hits = 1364, Reservation_fails = 0
L2_cache_bank[8]: Access = 40203, Miss = 27159, Miss_rate = 0.676, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[9]: Access = 40213, Miss = 27151, Miss_rate = 0.675, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[10]: Access = 40194, Miss = 27152, Miss_rate = 0.676, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[11]: Access = 40175, Miss = 27145, Miss_rate = 0.676, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[12]: Access = 40156, Miss = 27146, Miss_rate = 0.676, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[13]: Access = 40175, Miss = 27140, Miss_rate = 0.676, Pending_hits = 1401, Reservation_fails = 1
L2_cache_bank[14]: Access = 40232, Miss = 27165, Miss_rate = 0.675, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[15]: Access = 40232, Miss = 27160, Miss_rate = 0.675, Pending_hits = 1389, Reservation_fails = 0
L2_cache_bank[16]: Access = 40185, Miss = 27146, Miss_rate = 0.676, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[17]: Access = 40166, Miss = 27147, Miss_rate = 0.676, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[18]: Access = 40165, Miss = 27148, Miss_rate = 0.676, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[19]: Access = 40184, Miss = 27145, Miss_rate = 0.676, Pending_hits = 1382, Reservation_fails = 0
L2_cache_bank[20]: Access = 40232, Miss = 27164, Miss_rate = 0.675, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[21]: Access = 40232, Miss = 27162, Miss_rate = 0.675, Pending_hits = 1345, Reservation_fails = 0
L2_total_cache_accesses = 884080
L2_total_cache_misses = 597340
L2_total_cache_miss_rate = 0.6757
L2_total_cache_pending_hits = 17877
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 268536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 310193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 287129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 596296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.077

icnt_total_pkts_mem_to_simt=2840304
icnt_total_pkts_simt_to_mem=2033200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54114
	minimum = 6
	maximum = 42
Network latency average = 8.41789
	minimum = 6
	maximum = 42
Slowest packet = 1677049
Flit latency average = 6.87773
	minimum = 6
	maximum = 38
Slowest flit = 4622579
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0240374
	minimum = 0.0190215 (at node 0)
	maximum = 0.0285323 (at node 7)
Accepted packet rate average = 0.0240374
	minimum = 0.0190215 (at node 0)
	maximum = 0.0285323 (at node 7)
Injected flit rate average = 0.0662507
	minimum = 0.0438322 (at node 0)
	maximum = 0.0878195 (at node 42)
Accepted flit rate average= 0.0662507
	minimum = 0.0609929 (at node 0)
	maximum = 0.0914894 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.81691 (19 samples)
	minimum = 6 (19 samples)
	maximum = 52.1579 (19 samples)
Network latency average = 8.59917 (19 samples)
	minimum = 6 (19 samples)
	maximum = 48.3684 (19 samples)
Flit latency average = 7.07835 (19 samples)
	minimum = 6 (19 samples)
	maximum = 44.6842 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.0219056 (19 samples)
	minimum = 0.0173347 (19 samples)
	maximum = 0.0260016 (19 samples)
Accepted packet rate average = 0.0219056 (19 samples)
	minimum = 0.0173347 (19 samples)
	maximum = 0.0260016 (19 samples)
Injected flit rate average = 0.0603754 (19 samples)
	minimum = 0.0399442 (19 samples)
	maximum = 0.0800366 (19 samples)
Accepted flit rate average = 0.0603754 (19 samples)
	minimum = 0.0555852 (19 samples)
	maximum = 0.083376 (19 samples)
Injected packet size average = 2.75616 (19 samples)
Accepted packet size average = 2.75616 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 37 sec (3277 sec)
gpgpu_simulation_rate = 167265 (inst/sec)
gpgpu_simulation_rate = 1716 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 20: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 39154
gpu_sim_insn = 28848876
gpu_ipc =     736.8054
gpu_tot_sim_cycle = 5885697
gpu_tot_sim_insn = 576977520
gpu_tot_ipc =      98.0304
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 18551
partiton_reqs_in_parallel = 861388
partiton_reqs_in_parallel_total    = 30877896
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.3926
partiton_reqs_in_parallel_util = 861388
partiton_reqs_in_parallel_util_total    = 30877896
gpu_sim_cycle_parition_util = 39154
gpu_tot_sim_cycle_parition_util    = 1403543
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 884080
L2_BW  =     112.5769 GB/Sec
L2_BW_total  =      14.9862 GB/Sec
gpu_total_sim_rate=170703

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11584560
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 35840
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0455
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11581378
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11584560
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
96537, 92777, 92935, 96329, 96552, 92808, 92946, 96308, 24170, 23202, 23276, 16858, 
gpgpu_n_tot_thrd_icount = 666388480
gpgpu_n_tot_w_icount = 20824640
gpgpu_n_stall_shd_mem = 55561
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 627680
gpgpu_n_mem_write_global = 302400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15324160
gpgpu_n_store_insn = 9525600
gpgpu_n_shmem_insn = 63105760
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1146880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 551
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:594495	W0_Idle:971677	W0_Scoreboard:59109294	W1:1209600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8163600	W32:11451440
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5021440 {8:627680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41126400 {136:302400,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70849280 {40:151200,136:476480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419200 {8:302400,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 579 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 5885696 
mrq_lat_table:412392 	65755 	45115 	100522 	121924 	93941 	53305 	27260 	11030 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	573304 	332164 	823 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	794440 	33794 	198 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	524031 	101937 	1737 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	105840 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1495 	179 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.749656  7.479416  7.938920  7.851124  7.330097  7.318560  7.908347  7.807755  7.995161  7.781790  7.283186  7.432229  8.260274  8.376543  7.412844  7.662601 
dram[1]:  8.149059  8.080344  7.403248  7.293334  7.009079  6.707196  8.739602  8.611408  7.983897  7.967845  7.255507  7.163768  8.191553  7.834055  7.581769  7.184244 
dram[2]:  8.212553  8.074334  8.378254  8.093195  7.074607  7.138705  8.195246  7.502333  8.050324  7.713841  7.535061  7.143064  8.224242  8.041481  7.207523  7.022756 
dram[3]:  7.950276  8.152974  7.406504  7.687764  6.884077  6.830594  8.693694  8.124579  7.251462  7.515152  7.186862  7.146589  8.168421  8.007375  7.437751  7.085459 
dram[4]:  8.129944  8.084270  7.874640  7.686357  7.014550  6.915254  8.159802  7.743349  7.985507  7.748437  7.657854  7.293334  7.953079  7.925438  7.106138  7.235677 
dram[5]:  7.688950  7.699453  7.838256  7.858956  7.285714  6.986825  8.951176  8.695958  7.150072  7.496218  7.282545  7.053009  8.210287  8.107623  7.272251  6.971142 
dram[6]:  8.250366  7.871509  7.913352  8.084180  6.916340  7.117093  8.122951  8.004847  8.096405  7.754303  7.358745  7.302670  7.464135  7.347645  7.254151  7.073474 
dram[7]:  7.577389  7.788382  7.700276  7.373016  7.526316  7.285124  8.657343  8.380711  7.130117  6.810056  7.431517  7.145892  8.559677  8.316614  7.098750  7.035935 
dram[8]:  8.089081  7.963225  7.759053  7.764624  6.976096  6.892388  8.484589  8.412563  7.828250  7.750398  7.463018  7.549401  7.768668  7.838995  7.424837  7.039653 
dram[9]:  7.807327  7.807327  7.709544  7.560380  7.305981  7.282940  8.487136  8.503436  7.228148  7.143485  7.313044  7.430044  8.139570  7.992470  7.072519  7.091837 
dram[10]:  8.434017  8.374090  7.702628  8.152269  6.859008  6.773196  8.518072  8.298657  7.697161  7.347891  7.557077  7.534142  7.935672  7.787662  7.668965  7.393617 
average row locality = 931244/121946 = 7.636528
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3774      3772      3749      3750      3595      3594      3292      3293      3357      3357      3358      3355      3667      3668      3786      3785 
dram[1]:      3771      3772      3691      3690      3654      3656      3293      3291      3358      3356      3361      3363      3671      3669      3786      3784 
dram[2]:      3837      3837      3691      3691      3655      3654      3287      3284      3359      3360      3363      3363      3668      3668      3737      3735 
dram[3]:      3836      3836      3686      3686      3654      3653      3285      3286      3360      3360      3353      3354      3672      3669      3736      3735 
dram[4]:      3836      3836      3685      3685      3603      3604      3353      3348      3359      3359      3354      3353      3664      3661      3737      3737 
dram[5]:      3776      3776      3743      3742      3604      3603      3350      3348      3355      3355      3353      3353      3667      3664      3736      3736 
dram[6]:      3775      3776      3741      3740      3591      3588      3355      3355      3355      3355      3353      3352      3607      3605      3800      3800 
dram[7]:      3770      3771      3745      3744      3591      3589      3352      3353      3317      3316      3416      3415      3607      3606      3799      3798 
dram[8]:      3770      3770      3741      3745      3573      3572      3355      3355      3317      3315      3415      3413      3606      3607      3800      3801 
dram[9]:      3834      3834      3744      3742      3573      3571      3348      3349      3319      3319      3416      3415      3607      3607      3739      3740 
dram[10]:      3832      3833      3739      3738      3574      3576      3349      3346      3320      3319      3375      3375      3668      3668      3740      3740 
total reads: 628844
bank skew: 3837/3284 = 1.17
chip skew: 57192/57148 = 1.00
number of total write accesses:
dram[0]:      1860      1860      1840      1840      1690      1690      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[1]:      1860      1860      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[2]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1820      1820 
dram[3]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1570      1570      1760      1760      1820      1820 
dram[4]:      1920      1920      1780      1780      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[5]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[6]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1700      1700      1880      1880 
dram[7]:      1860      1860      1830      1830      1700      1700      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[8]:      1860      1860      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[9]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1820      1820 
dram[10]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1590      1590      1760      1760      1820      1820 
total reads: 302400
bank skew: 1920/1540 = 1.25
chip skew: 27520/27480 = 1.00
average mf latency per bank:
dram[0]:        759       399       741       381       757       379       818       393       779       385       785       391       755       400       749       393
dram[1]:        762       401       746       389       753       369       817       396       780       384       780       391       755       400       748       392
dram[2]:        757       391       745       392       752       368       816       395       779       384       778       391       759       400       752       396
dram[3]:        754       391       747       390       752       368       815       396       784       384       781       394       761       401       751       399
dram[4]:        754       390       746       392       762       380       807       384       783       384       780       396       756       401       753       397
dram[5]:        763       395       740       380       763       380       808       384       781       385       781       394       756       400       751       398
dram[6]:        762       396       741       381       760       380       807       383       780       384       783       396       763       410       748       392
dram[7]:        757       397       740       379       760       381       812       384       786       396       778       385       762       411       747       391
dram[8]:        755       398       745       381       762       376       811       384       785       396       774       386       764       411       747       391
dram[9]:        750       391       744       379       761       378       808       384       782       390       774       385       762       411       756       400
dram[10]:        751       389       740       380       763       378       807       384       782       392       784       392       756       400       755       402
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678849 n_nop=2318387 n_act=10975 n_pre=10959 n_req=84632 n_rd=228608 n_write=109920 bw_util=0.2527
n_activity=1154851 dram_eff=0.5863
bk0: 15096a 2539585i bk1: 15088a 2544543i bk2: 14996a 2539807i bk3: 15000a 2544819i bk4: 14380a 2550546i bk5: 14376a 2551145i bk6: 13168a 2558332i bk7: 13172a 2561433i bk8: 13428a 2556741i bk9: 13428a 2558245i bk10: 13432a 2556249i bk11: 13420a 2561432i bk12: 14668a 2543236i bk13: 14672a 2547446i bk14: 15144a 2532267i bk15: 15140a 2537090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38136
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678849 n_nop=2318139 n_act=11071 n_pre=11055 n_req=84646 n_rd=228664 n_write=109920 bw_util=0.2528
n_activity=1156550 dram_eff=0.5855
bk0: 15084a 2538846i bk1: 15088a 2542751i bk2: 14764a 2541697i bk3: 14760a 2546308i bk4: 14616a 2546683i bk5: 14624a 2548344i bk6: 13172a 2559169i bk7: 13164a 2562472i bk8: 13432a 2556496i bk9: 13424a 2559343i bk10: 13444a 2556001i bk11: 13452a 2561196i bk12: 14684a 2541665i bk13: 14676a 2546622i bk14: 15144a 2534106i bk15: 15136a 2538957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37102
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678849 n_nop=2318109 n_act=11000 n_pre=10984 n_req=84689 n_rd=228756 n_write=110000 bw_util=0.2529
n_activity=1155078 dram_eff=0.5866
bk0: 15348a 2534659i bk1: 15348a 2540824i bk2: 14764a 2541516i bk3: 14764a 2547229i bk4: 14620a 2545901i bk5: 14616a 2547472i bk6: 13148a 2558396i bk7: 13136a 2561945i bk8: 13436a 2556070i bk9: 13440a 2559363i bk10: 13452a 2556755i bk11: 13452a 2561927i bk12: 14672a 2542582i bk13: 14672a 2547352i bk14: 14948a 2536602i bk15: 14940a 2539989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35953
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678849 n_nop=2317909 n_act=11196 n_pre=11180 n_req=84641 n_rd=228644 n_write=109920 bw_util=0.2528
n_activity=1155242 dram_eff=0.5861
bk0: 15344a 2534595i bk1: 15344a 2538675i bk2: 14744a 2541286i bk3: 14744a 2545771i bk4: 14616a 2545915i bk5: 14612a 2548904i bk6: 13140a 2559033i bk7: 13144a 2562751i bk8: 13440a 2554353i bk9: 13440a 2558675i bk10: 13412a 2558352i bk11: 13416a 2561557i bk12: 14688a 2541244i bk13: 14676a 2543989i bk14: 14944a 2535557i bk15: 14940a 2539607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37246
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678849 n_nop=2317991 n_act=11089 n_pre=11073 n_req=84674 n_rd=228696 n_write=110000 bw_util=0.2529
n_activity=1154494 dram_eff=0.5867
bk0: 15344a 2535342i bk1: 15344a 2540242i bk2: 14740a 2542760i bk3: 14740a 2544946i bk4: 14412a 2546862i bk5: 14416a 2549137i bk6: 13412a 2556868i bk7: 13392a 2558520i bk8: 13436a 2556422i bk9: 13436a 2558988i bk10: 13416a 2558799i bk11: 13412a 2562585i bk12: 14656a 2542407i bk13: 14644a 2548247i bk14: 14948a 2533858i bk15: 14948a 2539447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36108
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678849 n_nop=2318075 n_act=11113 n_pre=11097 n_req=84641 n_rd=228644 n_write=109920 bw_util=0.2528
n_activity=1156495 dram_eff=0.5855
bk0: 15104a 2537299i bk1: 15104a 2542713i bk2: 14972a 2541053i bk3: 14968a 2544124i bk4: 14416a 2549716i bk5: 14412a 2551174i bk6: 13400a 2556657i bk7: 13392a 2560291i bk8: 13420a 2554451i bk9: 13420a 2556984i bk10: 13412a 2557313i bk11: 13412a 2562875i bk12: 14668a 2542987i bk13: 14656a 2545527i bk14: 14944a 2536604i bk15: 14944a 2541437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36134
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678849 n_nop=2318069 n_act=11142 n_pre=11126 n_req=84628 n_rd=228592 n_write=109920 bw_util=0.2527
n_activity=1153494 dram_eff=0.5869
bk0: 15100a 2536140i bk1: 15104a 2542471i bk2: 14964a 2538157i bk3: 14960a 2543180i bk4: 14364a 2547272i bk5: 14352a 2551816i bk6: 13420a 2555400i bk7: 13420a 2560761i bk8: 13420a 2555844i bk9: 13420a 2557882i bk10: 13412a 2556250i bk11: 13408a 2562759i bk12: 14428a 2542452i bk13: 14420a 2548285i bk14: 15200a 2532967i bk15: 15200a 2536409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36655
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678849 n_nop=2317653 n_act=11188 n_pre=11172 n_req=84709 n_rd=228756 n_write=110080 bw_util=0.253
n_activity=1154068 dram_eff=0.5872
bk0: 15080a 2535890i bk1: 15084a 2543423i bk2: 14980a 2539504i bk3: 14976a 2544195i bk4: 14364a 2548254i bk5: 14356a 2548956i bk6: 13408a 2556888i bk7: 13412a 2558407i bk8: 13268a 2556951i bk9: 13264a 2557700i bk10: 13664a 2553545i bk11: 13660a 2559581i bk12: 14428a 2544849i bk13: 14424a 2548657i bk14: 15196a 2534080i bk15: 15192a 2536616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36158
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678849 n_nop=2318215 n_act=11055 n_pre=11039 n_req=84635 n_rd=228620 n_write=109920 bw_util=0.2528
n_activity=1154618 dram_eff=0.5864
bk0: 15080a 2539149i bk1: 15080a 2543422i bk2: 14964a 2541546i bk3: 14980a 2543084i bk4: 14292a 2549799i bk5: 14288a 2552629i bk6: 13420a 2554764i bk7: 13420a 2558480i bk8: 13268a 2557185i bk9: 13260a 2559752i bk10: 13660a 2554885i bk11: 13652a 2559030i bk12: 14424a 2542303i bk13: 14428a 2547712i bk14: 15200a 2532346i bk15: 15204a 2537154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37529
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678849 n_nop=2318013 n_act=11152 n_pre=11136 n_req=84637 n_rd=228628 n_write=109920 bw_util=0.2528
n_activity=1154250 dram_eff=0.5866
bk0: 15336a 2534135i bk1: 15336a 2539309i bk2: 14976a 2541098i bk3: 14968a 2543477i bk4: 14292a 2549984i bk5: 14284a 2551936i bk6: 13392a 2555400i bk7: 13396a 2559408i bk8: 13276a 2557224i bk9: 13276a 2560826i bk10: 13664a 2554251i bk11: 13660a 2558488i bk12: 14428a 2544450i bk13: 14428a 2549185i bk14: 14956a 2535452i bk15: 14960a 2539090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36168
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ffa50ed8180 :  mf: uid=12854324, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5885696), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2678849 n_nop=2318087 n_act=10966 n_pre=10950 n_req=84712 n_rd=228766 n_write=110080 bw_util=0.253
n_activity=1155123 dram_eff=0.5867
bk0: 15328a 2536833i bk1: 15332a 2541149i bk2: 14956a 2540913i bk3: 14952a 2545242i bk4: 14296a 2550376i bk5: 14302a 2554535i bk6: 13396a 2555997i bk7: 13384a 2559723i bk8: 13280a 2557252i bk9: 13276a 2557819i bk10: 13500a 2556320i bk11: 13500a 2560725i bk12: 14672a 2541316i bk13: 14672a 2545924i bk14: 14960a 2538522i bk15: 14960a 2541111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35871

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42316, Miss = 28578, Miss_rate = 0.675, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[1]: Access = 42268, Miss = 28574, Miss_rate = 0.676, Pending_hits = 1381, Reservation_fails = 0
L2_cache_bank[2]: Access = 42288, Miss = 28585, Miss_rate = 0.676, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[3]: Access = 42280, Miss = 28581, Miss_rate = 0.676, Pending_hits = 1398, Reservation_fails = 1
L2_cache_bank[4]: Access = 42300, Miss = 28597, Miss_rate = 0.676, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[5]: Access = 42290, Miss = 28592, Miss_rate = 0.676, Pending_hits = 1373, Reservation_fails = 1
L2_cache_bank[6]: Access = 42250, Miss = 28582, Miss_rate = 0.676, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[7]: Access = 42250, Miss = 28579, Miss_rate = 0.676, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[8]: Access = 42318, Miss = 28591, Miss_rate = 0.676, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[9]: Access = 42328, Miss = 28583, Miss_rate = 0.675, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[10]: Access = 42308, Miss = 28584, Miss_rate = 0.676, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[11]: Access = 42288, Miss = 28577, Miss_rate = 0.676, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[12]: Access = 42268, Miss = 28577, Miss_rate = 0.676, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[13]: Access = 42288, Miss = 28571, Miss_rate = 0.676, Pending_hits = 1409, Reservation_fails = 1
L2_cache_bank[14]: Access = 42348, Miss = 28597, Miss_rate = 0.675, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[15]: Access = 42348, Miss = 28592, Miss_rate = 0.675, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[16]: Access = 42298, Miss = 28577, Miss_rate = 0.676, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[17]: Access = 42278, Miss = 28578, Miss_rate = 0.676, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[18]: Access = 42278, Miss = 28580, Miss_rate = 0.676, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[19]: Access = 42298, Miss = 28577, Miss_rate = 0.676, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[20]: Access = 42348, Miss = 28597, Miss_rate = 0.675, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[21]: Access = 42348, Miss = 28595, Miss_rate = 0.675, Pending_hits = 1352, Reservation_fails = 0
L2_total_cache_accesses = 930584
L2_total_cache_misses = 628844
L2_total_cache_miss_rate = 0.6758
L2_total_cache_pending_hits = 18033
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 283380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 302249
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 627680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 302400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.079

icnt_total_pkts_mem_to_simt=2989664
icnt_total_pkts_simt_to_mem=2140184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52587
	minimum = 6
	maximum = 44
Network latency average = 8.40446
	minimum = 6
	maximum = 41
Slowest packet = 1803613
Flit latency average = 6.86334
	minimum = 6
	maximum = 37
Slowest flit = 4971397
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023755
	minimum = 0.018798 (at node 0)
	maximum = 0.0281971 (at node 15)
Accepted packet rate average = 0.023755
	minimum = 0.018798 (at node 0)
	maximum = 0.0281971 (at node 15)
Injected flit rate average = 0.0654724
	minimum = 0.0433172 (at node 0)
	maximum = 0.0867877 (at node 42)
Accepted flit rate average= 0.0654724
	minimum = 0.0602764 (at node 0)
	maximum = 0.0904145 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.80235 (20 samples)
	minimum = 6 (20 samples)
	maximum = 51.75 (20 samples)
Network latency average = 8.58943 (20 samples)
	minimum = 6 (20 samples)
	maximum = 48 (20 samples)
Flit latency average = 7.0676 (20 samples)
	minimum = 6 (20 samples)
	maximum = 44.3 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.0219981 (20 samples)
	minimum = 0.0174078 (20 samples)
	maximum = 0.0261114 (20 samples)
Accepted packet rate average = 0.0219981 (20 samples)
	minimum = 0.0174078 (20 samples)
	maximum = 0.0261114 (20 samples)
Injected flit rate average = 0.0606302 (20 samples)
	minimum = 0.0401128 (20 samples)
	maximum = 0.0803741 (20 samples)
Accepted flit rate average = 0.0606302 (20 samples)
	minimum = 0.0558197 (20 samples)
	maximum = 0.0837279 (20 samples)
Injected packet size average = 2.75616 (20 samples)
Accepted packet size average = 2.75616 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 20 sec (3380 sec)
gpgpu_simulation_rate = 170703 (inst/sec)
gpgpu_simulation_rate = 1741 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 21: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 21 
gpu_sim_cycle = 38942
gpu_sim_insn = 28848876
gpu_ipc =     740.8165
gpu_tot_sim_cycle = 6146789
gpu_tot_sim_insn = 605826396
gpu_tot_ipc =      98.5598
gpu_tot_issued_cta = 1344
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 19297
partiton_reqs_in_parallel = 856724
partiton_reqs_in_parallel_total    = 31739284
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.3029
partiton_reqs_in_parallel_util = 856724
partiton_reqs_in_parallel_util_total    = 31739284
gpu_sim_cycle_parition_util = 38942
gpu_tot_sim_cycle_parition_util    = 1442697
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 930584
L2_BW  =     113.1897 GB/Sec
L2_BW_total  =      15.0668 GB/Sec
gpu_total_sim_rate=174288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12163788
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37632
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0434
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12160606
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12163788
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
101364, 97411, 97582, 101141, 101389, 97452, 97596, 101128, 29015, 27840, 27938, 18057, 
gpgpu_n_tot_thrd_icount = 699707904
gpgpu_n_tot_w_icount = 21865872
gpgpu_n_stall_shd_mem = 55584
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 659064
gpgpu_n_mem_write_global = 317520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16090368
gpgpu_n_store_insn = 10001880
gpgpu_n_shmem_insn = 66261048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1204224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 574
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:625186	W0_Idle:986581	W0_Scoreboard:60232905	W1:1270080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8571780	W32:12024012
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5272512 {8:659064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43182720 {136:317520,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74391744 {40:158760,136:500304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540160 {8:317520,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 562 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 6146788 
mrq_lat_table:433942 	69778 	47619 	104975 	127312 	98465 	56316 	28342 	11119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	606243 	345703 	849 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25 	838756 	35969 	210 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	550098 	107168 	1823 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	120960 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1570 	181 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.005413  7.730719  8.162952  8.074380  7.561475  7.549795  8.170418  8.068254  8.245642  8.029321  7.507246  7.658284  8.542601  8.660606  7.630295  7.881963 
dram[1]:  8.411096  8.341326  7.618858  7.507854  7.237852  6.930233  8.980565  8.851916  8.208202  8.192126  7.480519  7.387465  8.447563  8.086280  7.800525  7.399751 
dram[2]:  8.478261  8.337931  8.575486  8.290462  7.304516  7.369792  8.461667  7.758410  8.301435  7.960245  7.763473  7.366477  8.505953  8.320233  7.419314  7.232962 
dram[3]:  8.211957  8.417828  7.622340  7.906207  7.110553  7.056110  8.934859  8.362438  7.447783  7.712593  7.411765  7.370899  8.424153  8.261560  7.651376  7.278055 
dram[4]:  8.394444  8.348066  8.071831  7.904828  7.242503  7.141388  8.428802  8.006154  8.209779  7.970903  7.888550  7.519650  8.230548  8.202586  7.335427  7.466752 
dram[5]:  7.943624  7.954301  8.059310  8.080221  7.518268  7.214286  9.230496  8.972414  7.346045  7.693787  7.508721  7.276056  8.466666  8.363104  7.484615  7.163190 
dram[6]:  8.513669  8.129121  8.157822  8.307255  7.143041  7.347480  8.391304  8.271428  8.295055  7.952600  7.585903  7.529154  7.708965  7.591033  7.488081  7.304773 
dram[7]:  7.830463  8.044898  7.920054  7.589611  7.763305  7.518318  8.933105  8.652823  7.323319  7.001368  7.662807  7.373259  8.815457  8.570552  7.312500  7.249089 
dram[8]:  8.350283  8.222531  8.001369  7.984972  7.202879  7.117723  8.728643  8.656146  8.023511  7.945652  7.694767  7.782353  8.017217  8.088278  7.661104  7.270402 
dram[9]:  8.066755  8.066755  7.929444  7.778961  7.538356  7.515028  8.760942  8.777403  7.420290  7.335244  7.542735  7.661360  8.391891  8.243362  7.264925  7.302500 
dram[10]:  8.703170  8.642346  7.944218  8.400000  7.083655  6.996188  8.762627  8.541872  7.890601  7.540501  7.787743  7.764531  8.189112  8.039381  7.883941  7.626632 
average row locality = 977868/124226 = 7.871686
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3963      3961      3933      3934      3768      3767      3465      3466      3523      3523      3520      3517      3859      3860      3978      3977 
dram[1]:      3960      3961      3872      3871      3830      3832      3466      3464      3524      3522      3524      3526      3863      3861      3978      3976 
dram[2]:      4029      4029      3872      3872      3831      3830      3460      3457      3525      3526      3526      3526      3860      3860      3926      3924 
dram[3]:      4028      4028      3867      3867      3830      3829      3458      3459      3526      3526      3516      3517      3864      3861      3925      3924 
dram[4]:      4028      4028      3866      3866      3777      3778      3529      3524      3525      3525      3517      3516      3856      3853      3926      3926 
dram[5]:      3965      3965      3926      3925      3778      3777      3526      3524      3521      3521      3516      3516      3859      3856      3925      3925 
dram[6]:      3964      3965      3924      3923      3765      3762      3531      3531      3521      3521      3516      3515      3796      3794      3992      3992 
dram[7]:      3959      3960      3928      3927      3765      3763      3528      3529      3481      3480      3582      3581      3796      3795      3991      3990 
dram[8]:      3959      3959      3924      3928      3746      3745      3531      3531      3481      3479      3581      3579      3795      3796      3992      3993 
dram[9]:      4026      4026      3927      3925      3746      3744      3524      3525      3482      3482      3582      3581      3796      3796      3928      3929 
dram[10]:      4024      4025      3922      3921      3747      3749      3525      3522      3483      3482      3539      3539      3860      3860      3929      3929 
total reads: 660348
bank skew: 4029/3457 = 1.17
chip skew: 60056/60012 = 1.00
number of total write accesses:
dram[0]:      1953      1953      1928      1928      1767      1767      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[1]:      1953      1953      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[2]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1913      1913 
dram[3]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1650      1650      1856      1856      1913      1913 
dram[4]:      2016      2016      1865      1865      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[5]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[6]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1793      1793      1976      1976 
dram[7]:      1953      1953      1917      1917      1778      1778      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[8]:      1953      1953      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[9]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1913      1913 
dram[10]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1671      1671      1856      1856      1913      1913 
total reads: 317520
bank skew: 2016/1617 = 1.25
chip skew: 28896/28854 = 1.00
average mf latency per bank:
dram[0]:        733       391       717       374       733       372       789       385       753       377       759       383       728       391       723       384
dram[1]:        737       392       721       382       729       363       788       387       754       376       754       382       728       391       723       384
dram[2]:        732       383       721       384       728       362       787       386       753       376       752       383       732       391       726       388
dram[3]:        729       383       723       382       728       362       786       387       757       377       754       386       734       391       725       390
dram[4]:        728       382       722       385       738       372       778       376       756       376       753       388       729       391       727       388
dram[5]:        737       387       717       373       739       373       779       376       755       377       754       386       729       391       726       389
dram[6]:        737       388       717       374       736       373       778       375       753       376       757       388       735       400       723       383
dram[7]:        732       388       716       372       736       374       783       376       759       387       751       377       734       401       722       383
dram[8]:        730       389       721       374       738       369       782       376       759       388       747       377       736       401       721       383
dram[9]:        725       382       720       372       737       371       779       376       756       382       748       377       734       402       731       391
dram[10]:        725       381       716       372       739       371       778       375       755       384       757       383       729       391       730       393
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2751157 n_nop=2373355 n_act=11173 n_pre=11157 n_req=88868 n_rd=240056 n_write=115416 bw_util=0.2584
n_activity=1210804 dram_eff=0.5872
bk0: 15852a 2605180i bk1: 15844a 2610794i bk2: 15732a 2605748i bk3: 15736a 2610873i bk4: 15072a 2617060i bk5: 15068a 2617913i bk6: 13860a 2624262i bk7: 13864a 2628493i bk8: 14092a 2623098i bk9: 14092a 2625031i bk10: 14080a 2622918i bk11: 14068a 2628248i bk12: 15436a 2609014i bk13: 15440a 2613388i bk14: 15912a 2597459i bk15: 15908a 2603132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39901
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2751157 n_nop=2373075 n_act=11281 n_pre=11265 n_req=88884 n_rd=240120 n_write=115416 bw_util=0.2585
n_activity=1212258 dram_eff=0.5866
bk0: 15840a 2604667i bk1: 15844a 2609018i bk2: 15488a 2608076i bk3: 15484a 2612608i bk4: 15320a 2612937i bk5: 15328a 2614824i bk6: 13864a 2625648i bk7: 13856a 2629016i bk8: 14096a 2622733i bk9: 14088a 2626009i bk10: 14096a 2622869i bk11: 14104a 2628489i bk12: 15452a 2607529i bk13: 15444a 2612462i bk14: 15912a 2599469i bk15: 15904a 2604358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38918
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2751157 n_nop=2373061 n_act=11202 n_pre=11186 n_req=88927 n_rd=240212 n_write=115496 bw_util=0.2586
n_activity=1210916 dram_eff=0.5875
bk0: 16116a 2600175i bk1: 16116a 2606472i bk2: 15488a 2607148i bk3: 15488a 2614042i bk4: 15324a 2612678i bk5: 15320a 2614072i bk6: 13840a 2624595i bk7: 13828a 2628708i bk8: 14100a 2622723i bk9: 14104a 2625957i bk10: 14104a 2623402i bk11: 14104a 2628739i bk12: 15440a 2608123i bk13: 15440a 2613345i bk14: 15704a 2602025i bk15: 15696a 2605884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37457
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2751157 n_nop=2372833 n_act=11412 n_pre=11396 n_req=88879 n_rd=240100 n_write=115416 bw_util=0.2584
n_activity=1211210 dram_eff=0.587
bk0: 16112a 2599939i bk1: 16112a 2604596i bk2: 15468a 2607271i bk3: 15468a 2612137i bk4: 15320a 2612316i bk5: 15316a 2615637i bk6: 13832a 2626084i bk7: 13836a 2629364i bk8: 14104a 2620905i bk9: 14104a 2625314i bk10: 14064a 2625288i bk11: 14068a 2628341i bk12: 15456a 2606678i bk13: 15444a 2609642i bk14: 15700a 2601051i bk15: 15696a 2605172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38785
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2751157 n_nop=2372931 n_act=11289 n_pre=11273 n_req=88916 n_rd=240160 n_write=115504 bw_util=0.2586
n_activity=1210595 dram_eff=0.5876
bk0: 16112a 2600966i bk1: 16112a 2606089i bk2: 15464a 2608695i bk3: 15464a 2611224i bk4: 15108a 2613642i bk5: 15112a 2615911i bk6: 14116a 2623128i bk7: 14096a 2625065i bk8: 14100a 2622791i bk9: 14100a 2625633i bk10: 14068a 2625482i bk11: 14064a 2629532i bk12: 15424a 2607902i bk13: 15412a 2614112i bk14: 15704a 2599725i bk15: 15704a 2605298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37873
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2751157 n_nop=2373007 n_act=11325 n_pre=11309 n_req=88879 n_rd=240100 n_write=115416 bw_util=0.2584
n_activity=1212404 dram_eff=0.5865
bk0: 15860a 2602935i bk1: 15860a 2609055i bk2: 15704a 2607276i bk3: 15700a 2610388i bk4: 15112a 2616316i bk5: 15108a 2617413i bk6: 14104a 2623251i bk7: 14096a 2627140i bk8: 14084a 2620733i bk9: 14084a 2623671i bk10: 14064a 2624191i bk11: 14064a 2629929i bk12: 15436a 2608593i bk13: 15424a 2611391i bk14: 15700a 2602206i bk15: 15700a 2607403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37801
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2751157 n_nop=2373017 n_act=11346 n_pre=11330 n_req=88866 n_rd=240048 n_write=115416 bw_util=0.2584
n_activity=1209116 dram_eff=0.588
bk0: 15856a 2601884i bk1: 15860a 2608323i bk2: 15696a 2604327i bk3: 15692a 2609319i bk4: 15060a 2614063i bk5: 15048a 2618354i bk6: 14124a 2621776i bk7: 14124a 2627689i bk8: 14084a 2622228i bk9: 14084a 2624658i bk10: 14064a 2622783i bk11: 14060a 2629499i bk12: 15184a 2608038i bk13: 15176a 2614173i bk14: 15968a 2597994i bk15: 15968a 2601487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38595
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2751157 n_nop=2372573 n_act=11398 n_pre=11382 n_req=88951 n_rd=240220 n_write=115584 bw_util=0.2587
n_activity=1210094 dram_eff=0.5881
bk0: 15836a 2601211i bk1: 15840a 2609689i bk2: 15712a 2605849i bk3: 15708a 2610494i bk4: 15060a 2614894i bk5: 15052a 2615458i bk6: 14112a 2623094i bk7: 14116a 2625111i bk8: 13924a 2623335i bk9: 13920a 2624740i bk10: 14328a 2620258i bk11: 14324a 2625871i bk12: 15184a 2610178i bk13: 15180a 2614407i bk14: 15964a 2599466i bk15: 15960a 2602006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37822
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2751157 n_nop=2373155 n_act=11263 n_pre=11247 n_req=88873 n_rd=240076 n_write=115416 bw_util=0.2584
n_activity=1210318 dram_eff=0.5874
bk0: 15836a 2605073i bk1: 15836a 2609508i bk2: 15696a 2607346i bk3: 15712a 2609691i bk4: 14984a 2616622i bk5: 14980a 2619356i bk6: 14124a 2620915i bk7: 14124a 2624957i bk8: 13924a 2623664i bk9: 13916a 2626387i bk10: 14324a 2621451i bk11: 14316a 2625549i bk12: 15180a 2607825i bk13: 15184a 2613730i bk14: 15968a 2597072i bk15: 15972a 2602705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39312
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa33912350 :  mf: uid=13496968, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6146788), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2751157 n_nop=2372955 n_act=11364 n_pre=11348 n_req=88873 n_rd=240074 n_write=115416 bw_util=0.2584
n_activity=1209659 dram_eff=0.5878
bk0: 16104a 2599420i bk1: 16104a 2605204i bk2: 15708a 2607059i bk3: 15698a 2609486i bk4: 14984a 2616598i bk5: 14976a 2618729i bk6: 14096a 2621652i bk7: 14100a 2626155i bk8: 13928a 2623567i bk9: 13928a 2627726i bk10: 14328a 2620446i bk11: 14324a 2625290i bk12: 15184a 2610183i bk13: 15184a 2614990i bk14: 15712a 2600504i bk15: 15716a 2604817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38143
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2751157 n_nop=2373017 n_act=11174 n_pre=11158 n_req=88952 n_rd=240224 n_write=115584 bw_util=0.2587
n_activity=1211107 dram_eff=0.5876
bk0: 16096a 2602690i bk1: 16100a 2607072i bk2: 15688a 2606765i bk3: 15684a 2611654i bk4: 14988a 2616886i bk5: 14996a 2621543i bk6: 14100a 2622238i bk7: 14088a 2626472i bk8: 13932a 2623710i bk9: 13928a 2624608i bk10: 14156a 2623202i bk11: 14156a 2627590i bk12: 15440a 2607108i bk13: 15440a 2611649i bk14: 15716a 2603961i bk15: 15716a 2606403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37644

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44429, Miss = 30009, Miss_rate = 0.675, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[1]: Access = 44380, Miss = 30005, Miss_rate = 0.676, Pending_hits = 1384, Reservation_fails = 0
L2_cache_bank[2]: Access = 44401, Miss = 30017, Miss_rate = 0.676, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[3]: Access = 44394, Miss = 30013, Miss_rate = 0.676, Pending_hits = 1402, Reservation_fails = 1
L2_cache_bank[4]: Access = 44415, Miss = 30029, Miss_rate = 0.676, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[5]: Access = 44405, Miss = 30024, Miss_rate = 0.676, Pending_hits = 1376, Reservation_fails = 1
L2_cache_bank[6]: Access = 44363, Miss = 30014, Miss_rate = 0.677, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[7]: Access = 44362, Miss = 30011, Miss_rate = 0.677, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[8]: Access = 44432, Miss = 30024, Miss_rate = 0.676, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[9]: Access = 44443, Miss = 30016, Miss_rate = 0.675, Pending_hits = 1415, Reservation_fails = 0
L2_cache_bank[10]: Access = 44422, Miss = 30016, Miss_rate = 0.676, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[11]: Access = 44401, Miss = 30009, Miss_rate = 0.676, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[12]: Access = 44380, Miss = 30009, Miss_rate = 0.676, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[13]: Access = 44401, Miss = 30003, Miss_rate = 0.676, Pending_hits = 1414, Reservation_fails = 1
L2_cache_bank[14]: Access = 44464, Miss = 30030, Miss_rate = 0.675, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[15]: Access = 44464, Miss = 30025, Miss_rate = 0.675, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[16]: Access = 44412, Miss = 30009, Miss_rate = 0.676, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[17]: Access = 44391, Miss = 30010, Miss_rate = 0.676, Pending_hits = 1399, Reservation_fails = 0
L2_cache_bank[18]: Access = 44390, Miss = 30011, Miss_rate = 0.676, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[19]: Access = 44411, Miss = 30008, Miss_rate = 0.676, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[20]: Access = 44464, Miss = 30029, Miss_rate = 0.675, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[21]: Access = 44464, Miss = 30027, Miss_rate = 0.675, Pending_hits = 1356, Reservation_fails = 0
L2_total_cache_accesses = 977088
L2_total_cache_misses = 660348
L2_total_cache_miss_rate = 0.6758
L2_total_cache_pending_hits = 18116
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 298297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 342961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 659064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=3139024
icnt_total_pkts_simt_to_mem=2247168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60216
	minimum = 6
	maximum = 54
Network latency average = 8.46639
	minimum = 6
	maximum = 49
Slowest packet = 1863037
Flit latency average = 6.9478
	minimum = 6
	maximum = 45
Slowest flit = 5135097
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238843
	minimum = 0.0189004 (at node 1)
	maximum = 0.0283506 (at node 23)
Accepted packet rate average = 0.0238843
	minimum = 0.0189004 (at node 1)
	maximum = 0.0283506 (at node 23)
Injected flit rate average = 0.0658288
	minimum = 0.0435531 (at node 1)
	maximum = 0.0872602 (at node 42)
Accepted flit rate average= 0.0658288
	minimum = 0.0606045 (at node 1)
	maximum = 0.0909068 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.79282 (21 samples)
	minimum = 6 (21 samples)
	maximum = 51.8571 (21 samples)
Network latency average = 8.58357 (21 samples)
	minimum = 6 (21 samples)
	maximum = 48.0476 (21 samples)
Flit latency average = 7.0619 (21 samples)
	minimum = 6 (21 samples)
	maximum = 44.3333 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.0220879 (21 samples)
	minimum = 0.0174789 (21 samples)
	maximum = 0.026218 (21 samples)
Accepted packet rate average = 0.0220879 (21 samples)
	minimum = 0.0174789 (21 samples)
	maximum = 0.026218 (21 samples)
Injected flit rate average = 0.0608778 (21 samples)
	minimum = 0.0402767 (21 samples)
	maximum = 0.080702 (21 samples)
Accepted flit rate average = 0.0608778 (21 samples)
	minimum = 0.0560476 (21 samples)
	maximum = 0.0840698 (21 samples)
Injected packet size average = 2.75616 (21 samples)
Accepted packet size average = 2.75616 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 56 sec (3476 sec)
gpgpu_simulation_rate = 174288 (inst/sec)
gpgpu_simulation_rate = 1768 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 22: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 39283
gpu_sim_insn = 28848876
gpu_ipc =     734.3857
gpu_tot_sim_cycle = 6408222
gpu_tot_sim_insn = 634675272
gpu_tot_ipc =      99.0408
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 19516
partiton_reqs_in_parallel = 864226
partiton_reqs_in_parallel_total    = 32596008
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2215
partiton_reqs_in_parallel_util = 864226
partiton_reqs_in_parallel_util_total    = 32596008
gpu_sim_cycle_parition_util = 39283
gpu_tot_sim_cycle_parition_util    = 1481639
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 977088
L2_BW  =     112.2072 GB/Sec
L2_BW_total  =      15.1399 GB/Sec
gpu_total_sim_rate=177630

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12743016
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 39424
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0414
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12739834
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12743016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
106191, 102054, 102229, 105955, 106216, 102092, 102243, 105944, 29015, 27840, 27938, 18057, 
gpgpu_n_tot_thrd_icount = 733027328
gpgpu_n_tot_w_icount = 22907104
gpgpu_n_stall_shd_mem = 55619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 690448
gpgpu_n_mem_write_global = 332640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16856576
gpgpu_n_store_insn = 10478160
gpgpu_n_shmem_insn = 69416336
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1261568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 609
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:655131	W0_Idle:1002033	W0_Scoreboard:61374244	W1:1330560	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8979960	W32:12596584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5523584 {8:690448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45239040 {136:332640,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77934208 {40:166320,136:524128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2661120 {8:332640,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 547 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 6408221 
mrq_lat_table:452815 	72244 	49743 	110491 	134518 	104128 	59524 	29884 	11145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	634722 	363706 	871 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25 	883179 	38035 	225 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	576585 	112026 	1862 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	136080 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1646 	183 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.757196  7.510303  8.048429  7.925258  7.453846  7.424010  8.030211  7.935821  8.054653  7.834770  7.390476  7.550765  8.433616  8.543633  7.469388  7.699257 
dram[1]:  8.271028  8.228419  7.495641  7.339025  7.077381  6.765643  8.773928  8.628246  8.116072  8.077037  7.286863  7.183619  8.230027  7.921751  7.681481  7.309048 
dram[2]:  8.235371  8.047014  8.489422  8.200273  7.138055  7.197337  8.298437  7.626437  8.129657  7.816619  7.648383  7.202649  8.375876  8.248619  7.234320  7.000000 
dram[3]:  8.076530  8.331579  7.480100  7.780077  6.928905  6.911628  8.731908  8.082191  7.402985  7.652174  7.183024  7.184350  8.254144  8.039031  7.555006  7.172535 
dram[4]:  8.287958  8.202072  8.017333  7.798963  7.105968  6.929929  8.231118  7.821839  8.069527  7.804006  7.850725  7.460055  8.032302  8.028264  7.141355  7.242891 
dram[5]:  7.779172  7.788945  7.870347  7.889318  7.230483  7.028916  9.046512  8.724359  7.268000  7.591922  7.289367  7.098296  8.316156  8.220386  7.363855  7.017221 
dram[6]:  8.343204  7.928389  8.107142  8.225503  6.962919  7.129902  8.147982  8.111608  8.196993  7.831897  7.564246  7.468966  7.524485  7.416772  7.273574  7.091941 
dram[7]:  7.656366  7.831859  7.782995  7.459854  7.659211  7.319497  8.801292  8.514063  7.201342  6.885751  7.501351  7.179819  8.599411  8.448626  7.180460  7.073613 
dram[8]:  8.171504  7.992258  7.980469  7.964935  6.979469  6.854093  8.477449  8.438081  7.936390  7.772464  7.592339  7.673582  7.825737  7.890541  7.446960  7.125428 
dram[9]:  7.843866  7.843866  7.752213  7.596035  7.408974  7.349873  8.613924  8.629160  7.252703  7.175134  7.491228  7.581967  8.282269  8.143654  7.110465  7.128205 
dram[10]:  8.459893  8.427430  7.865212  8.200803  6.905615  6.826446  8.588328  8.385208  7.791001  7.443828  7.649860  7.586111  7.930943  7.796345  7.673777  7.440389 
average row locality = 1024492/132828 = 7.712922
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4152      4150      4125      4126      3955      3954      3622      3623      3693      3693      3694      3691      4035      4036      4165      4164 
dram[1]:      4149      4150      4061      4060      4020      4022      3623      3621      3694      3692      3698      3700      4039      4037      4165      4163 
dram[2]:      4221      4221      4061      4061      4021      4020      3617      3614      3695      3696      3700      3700      4036      4036      4111      4109 
dram[3]:      4220      4220      4056      4056      4020      4019      3615      3616      3696      3696      3689      3690      4040      4037      4110      4109 
dram[4]:      4220      4220      4055      4055      3964      3965      3689      3684      3695      3695      3690      3689      4032      4029      4111      4111 
dram[5]:      4154      4154      4118      4117      3965      3964      3686      3684      3691      3691      3689      3689      4035      4032      4110      4110 
dram[6]:      4153      4154      4116      4115      3951      3948      3691      3691      3691      3691      3689      3688      3969      3967      4180      4180 
dram[7]:      4148      4149      4120      4119      3951      3949      3688      3689      3649      3648      3758      3757      3969      3968      4179      4178 
dram[8]:      4148      4148      4116      4120      3931      3930      3691      3691      3649      3647      3757      3755      3968      3969      4180      4181 
dram[9]:      4218      4218      4119      4117      3931      3929      3684      3685      3651      3651      3758      3757      3969      3969      4113      4114 
dram[10]:      4216      4217      4114      4113      3932      3934      3685      3682      3652      3651      3713      3713      4036      4036      4114      4114 
total reads: 691852
bank skew: 4221/3614 = 1.17
chip skew: 62922/62874 = 1.00
number of total write accesses:
dram[0]:      2046      2046      2024      2024      1859      1859      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[1]:      2046      2046      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[2]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2002      2002 
dram[3]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1727      1727      1936      1936      2002      2002 
dram[4]:      2112      2112      1958      1958      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[5]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[6]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1870      1870      2068      2068 
dram[7]:      2046      2046      2013      2013      1870      1870      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[8]:      2046      2046      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[9]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2002      2002 
dram[10]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1749      1749      1936      1936      2002      2002 
total reads: 332640
bank skew: 2112/1694 = 1.25
chip skew: 30272/30228 = 1.00
average mf latency per bank:
dram[0]:        710       383       694       366       709       365       764       377       729       370       734       376       707       384       701       377
dram[1]:        713       384       698       374       705       355       763       380       730       369       730       375       707       384       700       377
dram[2]:        709       376       698       376       703       355       762       379       728       369       727       376       711       384       703       380
dram[3]:        706       376       700       375       704       354       761       380       733       369       730       378       712       384       702       382
dram[4]:        705       375       699       377       713       365       754       369       732       369       729       380       708       384       705       380
dram[5]:        714       379       693       365       714       366       755       369       731       370       730       378       708       384       703       381
dram[6]:        714       381       694       366       711       366       754       368       729       369       732       380       714       392       700       376
dram[7]:        709       381       693       365       711       366       758       369       735       379       727       370       713       394       700       375
dram[8]:        707       382       698       367       713       362       758       369       734       380       724       370       715       394       699       376
dram[9]:        703       375       697       365       712       363       754       369       732       375       724       370       713       395       708       383
dram[10]:        703       374       693       365       714       363       754       369       731       376       733       376       708       384       707       385
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824098 n_nop=2427820 n_act=11935 n_pre=11919 n_req=93106 n_rd=251512 n_write=120912 bw_util=0.2637
n_activity=1270032 dram_eff=0.5865
bk0: 16608a 2670507i bk1: 16600a 2676589i bk2: 16500a 2671335i bk3: 16504a 2676578i bk4: 15820a 2682846i bk5: 15816a 2683967i bk6: 14488a 2690831i bk7: 14492a 2695756i bk8: 14772a 2689884i bk9: 14772a 2691691i bk10: 14776a 2689201i bk11: 14764a 2695279i bk12: 16140a 2675325i bk13: 16144a 2680274i bk14: 16660a 2662966i bk15: 16656a 2668674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4268
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824098 n_nop=2427512 n_act=12057 n_pre=12041 n_req=93122 n_rd=251576 n_write=120912 bw_util=0.2638
n_activity=1271406 dram_eff=0.5859
bk0: 16596a 2670343i bk1: 16600a 2675233i bk2: 16244a 2674026i bk3: 16240a 2678064i bk4: 16080a 2678677i bk5: 16088a 2680606i bk6: 14492a 2691900i bk7: 14484a 2695820i bk8: 14776a 2689622i bk9: 14768a 2693110i bk10: 14792a 2689148i bk11: 14800a 2694966i bk12: 16156a 2673400i bk13: 16148a 2679036i bk14: 16660a 2665230i bk15: 16652a 2670409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824098 n_nop=2427470 n_act=11984 n_pre=11968 n_req=93169 n_rd=251676 n_write=121000 bw_util=0.2639
n_activity=1270020 dram_eff=0.5869
bk0: 16884a 2665662i bk1: 16884a 2671869i bk2: 16244a 2673007i bk3: 16244a 2679900i bk4: 16084a 2678330i bk5: 16080a 2679921i bk6: 14468a 2691304i bk7: 14456a 2695514i bk8: 14780a 2689342i bk9: 14784a 2692670i bk10: 14800a 2689919i bk11: 14800a 2695497i bk12: 16144a 2674314i bk13: 16144a 2680265i bk14: 16444a 2667804i bk15: 16436a 2671552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40028
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824098 n_nop=2427266 n_act=12190 n_pre=12174 n_req=93117 n_rd=251556 n_write=120912 bw_util=0.2638
n_activity=1270380 dram_eff=0.5864
bk0: 16880a 2665702i bk1: 16880a 2670329i bk2: 16224a 2672938i bk3: 16224a 2677889i bk4: 16080a 2677733i bk5: 16076a 2681411i bk6: 14460a 2692725i bk7: 14464a 2696097i bk8: 14784a 2687702i bk9: 14784a 2692481i bk10: 14756a 2691907i bk11: 14760a 2694938i bk12: 16160a 2673003i bk13: 16148a 2675947i bk14: 16440a 2666960i bk15: 16436a 2671053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ffa19765b00 :  mf: uid=14139612, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6408221), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824098 n_nop=2427389 n_act=12055 n_pre=12039 n_req=93154 n_rd=251615 n_write=121000 bw_util=0.2639
n_activity=1269325 dram_eff=0.5871
bk0: 16880a 2666584i bk1: 16880a 2671531i bk2: 16220a 2675045i bk3: 16220a 2677490i bk4: 15856a 2679279i bk5: 15859a 2681829i bk6: 14756a 2689353i bk7: 14736a 2691523i bk8: 14780a 2689005i bk9: 14780a 2692291i bk10: 14760a 2692298i bk11: 14756a 2696450i bk12: 16128a 2674144i bk13: 16116a 2680910i bk14: 16444a 2664938i bk15: 16444a 2670672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40834
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824098 n_nop=2427384 n_act=12131 n_pre=12115 n_req=93117 n_rd=251556 n_write=120912 bw_util=0.2638
n_activity=1271773 dram_eff=0.5857
bk0: 16616a 2668598i bk1: 16616a 2674900i bk2: 16472a 2672950i bk3: 16468a 2676164i bk4: 15860a 2682035i bk5: 15856a 2683259i bk6: 14744a 2690015i bk7: 14736a 2693984i bk8: 14764a 2687101i bk9: 14764a 2690530i bk10: 14756a 2690851i bk11: 14756a 2696664i bk12: 16140a 2675256i bk13: 16128a 2678098i bk14: 16440a 2668325i bk15: 16440a 2673340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4049
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824098 n_nop=2427458 n_act=12124 n_pre=12108 n_req=93102 n_rd=251496 n_write=120912 bw_util=0.2637
n_activity=1268068 dram_eff=0.5874
bk0: 16612a 2667491i bk1: 16616a 2674142i bk2: 16464a 2670214i bk3: 16460a 2675447i bk4: 15804a 2679752i bk5: 15792a 2684068i bk6: 14764a 2688172i bk7: 14764a 2694466i bk8: 14764a 2688779i bk9: 14764a 2691604i bk10: 14756a 2689313i bk11: 14752a 2696537i bk12: 15876a 2674542i bk13: 15868a 2680543i bk14: 16720a 2663240i bk15: 16720a 2666935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41377
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824098 n_nop=2426982 n_act=12184 n_pre=12168 n_req=93191 n_rd=251676 n_write=121088 bw_util=0.264
n_activity=1268882 dram_eff=0.5875
bk0: 16592a 2666882i bk1: 16596a 2675275i bk2: 16480a 2671354i bk3: 16476a 2676053i bk4: 15804a 2680938i bk5: 15796a 2681311i bk6: 14752a 2689622i bk7: 14756a 2691907i bk8: 14596a 2689347i bk9: 14592a 2691359i bk10: 15032a 2686682i bk11: 15028a 2692154i bk12: 15876a 2676623i bk13: 15872a 2681505i bk14: 16716a 2665384i bk15: 16712a 2667429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40813
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824098 n_nop=2427572 n_act=12053 n_pre=12037 n_req=93109 n_rd=251524 n_write=120912 bw_util=0.2638
n_activity=1269254 dram_eff=0.5869
bk0: 16592a 2670995i bk1: 16592a 2675110i bk2: 16464a 2673076i bk3: 16480a 2675553i bk4: 15724a 2682516i bk5: 15720a 2685046i bk6: 14764a 2687284i bk7: 14764a 2691881i bk8: 14596a 2690423i bk9: 14588a 2693259i bk10: 15028a 2687763i bk11: 15020a 2692236i bk12: 15872a 2674079i bk13: 15876a 2680533i bk14: 16720a 2662665i bk15: 16724a 2668261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41767
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824098 n_nop=2427386 n_act=12142 n_pre=12126 n_req=93111 n_rd=251532 n_write=120912 bw_util=0.2638
n_activity=1268704 dram_eff=0.5871
bk0: 16872a 2665031i bk1: 16872a 2670585i bk2: 16476a 2672553i bk3: 16468a 2675211i bk4: 15724a 2682487i bk5: 15716a 2684781i bk6: 14736a 2688189i bk7: 14740a 2693161i bk8: 14604a 2690187i bk9: 14604a 2694280i bk10: 15032a 2686880i bk11: 15028a 2692213i bk12: 15876a 2676789i bk13: 15876a 2681826i bk14: 16452a 2666460i bk15: 16456a 2670599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40808
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ffa18e660b0 :  mf: uid=14139611, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6408217), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2824098 n_nop=2427390 n_act=11974 n_pre=11958 n_req=93194 n_rd=251688 n_write=121088 bw_util=0.264
n_activity=1270761 dram_eff=0.5867
bk0: 16864a 2668062i bk1: 16868a 2672539i bk2: 16456a 2672588i bk3: 16452a 2677352i bk4: 15728a 2682976i bk5: 15736a 2687668i bk6: 14740a 2688884i bk7: 14728a 2693590i bk8: 14608a 2690634i bk9: 14604a 2691546i bk10: 14852a 2689772i bk11: 14852a 2694333i bk12: 16144a 2673334i bk13: 16144a 2678139i bk14: 16456a 2669780i bk15: 16456a 2672366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40375

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46542, Miss = 31441, Miss_rate = 0.676, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[1]: Access = 46492, Miss = 31437, Miss_rate = 0.676, Pending_hits = 1391, Reservation_fails = 0
L2_cache_bank[2]: Access = 46514, Miss = 31449, Miss_rate = 0.676, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[3]: Access = 46508, Miss = 31445, Miss_rate = 0.676, Pending_hits = 1411, Reservation_fails = 1
L2_cache_bank[4]: Access = 46530, Miss = 31462, Miss_rate = 0.676, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[5]: Access = 46519, Miss = 31457, Miss_rate = 0.676, Pending_hits = 1383, Reservation_fails = 1
L2_cache_bank[6]: Access = 46475, Miss = 31446, Miss_rate = 0.677, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[7]: Access = 46475, Miss = 31443, Miss_rate = 0.677, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[8]: Access = 46547, Miss = 31456, Miss_rate = 0.676, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[9]: Access = 46558, Miss = 31448, Miss_rate = 0.675, Pending_hits = 1425, Reservation_fails = 0
L2_cache_bank[10]: Access = 46536, Miss = 31448, Miss_rate = 0.676, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[11]: Access = 46514, Miss = 31441, Miss_rate = 0.676, Pending_hits = 1408, Reservation_fails = 0
L2_cache_bank[12]: Access = 46492, Miss = 31440, Miss_rate = 0.676, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[13]: Access = 46514, Miss = 31434, Miss_rate = 0.676, Pending_hits = 1420, Reservation_fails = 1
L2_cache_bank[14]: Access = 46580, Miss = 31462, Miss_rate = 0.675, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[15]: Access = 46580, Miss = 31457, Miss_rate = 0.675, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[16]: Access = 46525, Miss = 31440, Miss_rate = 0.676, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[17]: Access = 46503, Miss = 31441, Miss_rate = 0.676, Pending_hits = 1405, Reservation_fails = 0
L2_cache_bank[18]: Access = 46503, Miss = 31443, Miss_rate = 0.676, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[19]: Access = 46525, Miss = 31440, Miss_rate = 0.676, Pending_hits = 1402, Reservation_fails = 0
L2_cache_bank[20]: Access = 46580, Miss = 31462, Miss_rate = 0.675, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[21]: Access = 46580, Miss = 31460, Miss_rate = 0.675, Pending_hits = 1366, Reservation_fails = 0
L2_total_cache_accesses = 1023592
L2_total_cache_misses = 691852
L2_total_cache_miss_rate = 0.6759
L2_total_cache_pending_hits = 18264
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 313149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17954
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 359345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 332489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 690448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332640
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=3288384
icnt_total_pkts_simt_to_mem=2354152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51789
	minimum = 6
	maximum = 48
Network latency average = 8.39764
	minimum = 6
	maximum = 48
Slowest packet = 1975004
Flit latency average = 6.86823
	minimum = 6
	maximum = 44
Slowest flit = 5443899
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023677
	minimum = 0.0187363 (at node 0)
	maximum = 0.0281045 (at node 3)
Accepted packet rate average = 0.023677
	minimum = 0.0187363 (at node 0)
	maximum = 0.0281045 (at node 3)
Injected flit rate average = 0.0652574
	minimum = 0.043175 (at node 0)
	maximum = 0.0865027 (at node 42)
Accepted flit rate average= 0.0652574
	minimum = 0.0600784 (at node 0)
	maximum = 0.0901176 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.78033 (22 samples)
	minimum = 6 (22 samples)
	maximum = 51.6818 (22 samples)
Network latency average = 8.57512 (22 samples)
	minimum = 6 (22 samples)
	maximum = 48.0455 (22 samples)
Flit latency average = 7.05309 (22 samples)
	minimum = 6 (22 samples)
	maximum = 44.3182 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.0221602 (22 samples)
	minimum = 0.0175361 (22 samples)
	maximum = 0.0263038 (22 samples)
Accepted packet rate average = 0.0221602 (22 samples)
	minimum = 0.0175361 (22 samples)
	maximum = 0.0263038 (22 samples)
Injected flit rate average = 0.0610768 (22 samples)
	minimum = 0.0404084 (22 samples)
	maximum = 0.0809657 (22 samples)
Accepted flit rate average = 0.0610768 (22 samples)
	minimum = 0.0562308 (22 samples)
	maximum = 0.0843447 (22 samples)
Injected packet size average = 2.75616 (22 samples)
Accepted packet size average = 2.75616 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 33 sec (3573 sec)
gpgpu_simulation_rate = 177630 (inst/sec)
gpgpu_simulation_rate = 1793 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 23: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 38796
gpu_sim_insn = 28848876
gpu_ipc =     743.6044
gpu_tot_sim_cycle = 6669168
gpu_tot_sim_insn = 663524148
gpu_tot_ipc =      99.4913
gpu_tot_issued_cta = 1472
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 19981
partiton_reqs_in_parallel = 853512
partiton_reqs_in_parallel_total    = 33460234
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.1451
partiton_reqs_in_parallel_util = 853512
partiton_reqs_in_parallel_util_total    = 33460234
gpu_sim_cycle_parition_util = 38796
gpu_tot_sim_cycle_parition_util    = 1520922
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1023592
L2_BW  =     113.6157 GB/Sec
L2_BW_total  =      15.2085 GB/Sec
gpu_total_sim_rate=180796

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13322244
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41216
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0396
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13319062
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13322244
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
111018, 106692, 106876, 110772, 111043, 106737, 106890, 110758, 29015, 27840, 27938, 18057, 
gpgpu_n_tot_thrd_icount = 766346752
gpgpu_n_tot_w_icount = 23948336
gpgpu_n_stall_shd_mem = 55645
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 721832
gpgpu_n_mem_write_global = 347760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17622784
gpgpu_n_store_insn = 10954440
gpgpu_n_shmem_insn = 72571624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1318912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 635
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:685267	W0_Idle:1017175	W0_Scoreboard:62499052	W1:1391040	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9388140	W32:13169156
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5774656 {8:721832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47295360 {136:347760,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81476672 {40:173880,136:547952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2782080 {8:347760,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 533 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 6669167 
mrq_lat_table:474131 	76234 	52263 	114891 	140048 	108752 	62509 	31058 	11230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	667319 	377579 	905 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26 	927538 	40170 	234 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	602933 	116983 	1941 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	151200 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1721 	185 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.990136  7.739546  8.253213  8.129114  7.666245  7.636020  8.270431  8.174743  8.283430  8.060821  7.595716  7.757866  8.693055  8.804501  7.667844  7.899272 
dram[1]:  8.511169  8.467974  7.692779  7.534772  7.286722  6.969663  9.022691  8.875598  8.321168  8.281977  7.492085  7.387516  8.463513  8.152344  7.881356  7.489068 
dram[2]:  8.477592  8.286609  8.692946  8.402407  7.348341  7.408602  8.542243  7.861386  8.359238  8.042314  7.857538  7.406780  8.634482  8.505435  7.427410  7.191226 
dram[3]:  8.316583  8.575130  7.677262  7.979670  7.135788  7.118255  8.980614  8.323354  7.582447  7.832417  7.387729  7.389034  8.510870  8.292715  7.750303  7.365207 
dram[4]:  8.530928  8.443877  8.218586  7.998726  7.314904  7.135991  8.476969  8.062235  8.274311  8.007023  8.062678  7.668022  8.286093  8.282119  7.350574  7.453380 
dram[5]:  8.012361  8.022277  8.071879  8.091024  7.441320  7.236623  9.301794  8.976377  7.447059  7.772169  7.495364  7.301936  8.573973  8.476965  7.557920  7.208568 
dram[6]:  8.584105  8.163728  8.332031  8.451783  7.170012  7.339782  8.392647  8.355783  8.402655  8.035261  7.773352  7.677069  7.748101  7.639201  7.486827  7.302794 
dram[7]:  7.887941  8.066003  7.983790  7.657895  7.876783  7.532258  9.053968  8.763441  7.377632  7.060453  7.712766  7.387261  8.858176  8.705547  7.375846  7.268075 
dram[8]:  8.410390  8.228717  8.203846  8.187980  7.185935  7.058548  8.726299  8.686454  8.137881  7.972973  7.804845  7.887075  8.052631  8.118037  7.662368  7.336700 
dram[9]:  8.080586  8.080586  7.952795  7.795372  7.621997  7.562108  8.864697  8.880062  7.427814  7.349935  7.702523  7.794355  8.536960  8.396434  7.285877  7.320366 
dram[10]:  8.705263  8.672346  8.087232  8.426877  7.110849  7.030303  8.838759  8.633333  7.990028  7.640327  7.860881  7.796448  8.161669  8.025641  7.869619  7.634845 
average row locality = 1071116/135054 = 7.931020
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4341      4339      4309      4310      4128      4127      3795      3796      3859      3859      3856      3853      4227      4228      4357      4356 
dram[1]:      4338      4339      4242      4241      4196      4198      3796      3794      3860      3858      3861      3863      4231      4229      4357      4355 
dram[2]:      4413      4413      4242      4242      4197      4196      3790      3787      3861      3862      3863      3863      4228      4228      4300      4298 
dram[3]:      4412      4412      4237      4237      4196      4195      3788      3789      3862      3862      3852      3853      4232      4229      4299      4298 
dram[4]:      4412      4412      4236      4236      4138      4139      3865      3860      3861      3861      3853      3852      4224      4221      4300      4300 
dram[5]:      4343      4343      4301      4300      4139      4138      3862      3860      3857      3857      3852      3852      4227      4224      4299      4299 
dram[6]:      4342      4343      4299      4298      4125      4122      3867      3867      3857      3857      3852      3851      4158      4156      4372      4372 
dram[7]:      4337      4338      4303      4302      4125      4123      3864      3865      3813      3812      3924      3923      4158      4157      4371      4370 
dram[8]:      4337      4337      4299      4303      4104      4103      3867      3867      3813      3811      3923      3921      4157      4158      4372      4373 
dram[9]:      4410      4410      4302      4300      4104      4102      3860      3861      3814      3814      3924      3923      4158      4158      4302      4303 
dram[10]:      4408      4409      4297      4296      4105      4107      3861      3858      3815      3814      3877      3877      4228      4228      4303      4303 
total reads: 723356
bank skew: 4413/3787 = 1.17
chip skew: 65786/65738 = 1.00
number of total write accesses:
dram[0]:      2139      2139      2112      2112      1936      1936      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[1]:      2139      2139      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[2]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2095      2095 
dram[3]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1807      1807      2032      2032      2095      2095 
dram[4]:      2208      2208      2043      2043      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[5]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[6]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      1963      1963      2164      2164 
dram[7]:      2139      2139      2100      2100      1948      1948      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[8]:      2139      2139      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[9]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2095      2095 
dram[10]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1830      1830      2032      2032      2095      2095 
total reads: 347760
bank skew: 2208/1771 = 1.25
chip skew: 31648/31602 = 1.00
average mf latency per bank:
dram[0]:        689       376       674       360       689       359       740       370       707       363       712       369       684       376       679       370
dram[1]:        692       377       678       368       685       350       739       372       708       362       708       368       685       376       679       370
dram[2]:        688       369       678       370       684       349       738       372       706       362       705       369       688       376       682       373
dram[3]:        685       369       680       368       684       349       737       373       711       363       708       371       689       377       681       375
dram[4]:        684       368       679       370       693       359       730       362       710       363       707       373       686       377       683       373
dram[5]:        693       372       674       359       694       360       731       362       709       363       708       371       685       376       682       374
dram[6]:        692       374       674       360       691       360       730       362       707       362       710       373       691       384       679       369
dram[7]:        688       373       673       359       691       361       734       362       713       372       705       363       690       386       678       368
dram[8]:        686       375       678       361       693       356       734       362       712       373       702       364       692       385       678       369
dram[9]:        682       368       677       359       692       358       730       362       710       368       702       363       690       386       687       376
dram[10]:        682       367       673       359       694       357       730       362       709       370       711       369       686       376       686       378
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2896135 n_nop=2482517 n_act=12133 n_pre=12117 n_req=97342 n_rd=262960 n_write=126408 bw_util=0.2689
n_activity=1325482 dram_eff=0.5875
bk0: 17364a 2735614i bk1: 17356a 2742337i bk2: 17236a 2736535i bk3: 17240a 2742698i bk4: 16512a 2748869i bk5: 16508a 2750112i bk6: 15180a 2756897i bk7: 15184a 2762069i bk8: 15436a 2756092i bk9: 15436a 2757925i bk10: 15424a 2755487i bk11: 15412a 2761889i bk12: 16908a 2740715i bk13: 16912a 2745880i bk14: 17428a 2728271i bk15: 17424a 2733840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44418
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2896135 n_nop=2482181 n_act=12265 n_pre=12249 n_req=97360 n_rd=263032 n_write=126408 bw_util=0.2689
n_activity=1327289 dram_eff=0.5868
bk0: 17352a 2735891i bk1: 17356a 2741259i bk2: 16968a 2739680i bk3: 16964a 2743979i bk4: 16784a 2745115i bk5: 16792a 2746678i bk6: 15184a 2757828i bk7: 15176a 2762337i bk8: 15440a 2755716i bk9: 15432a 2759486i bk10: 15444a 2755777i bk11: 15452a 2761579i bk12: 16924a 2738372i bk13: 16916a 2744658i bk14: 17428a 2730461i bk15: 17420a 2735760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43418
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ffa19f448c0 :  mf: uid=14782254, sid13:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (6669167), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2896135 n_nop=2482159 n_act=12182 n_pre=12166 n_req=97407 n_rd=263132 n_write=126496 bw_util=0.2691
n_activity=1325584 dram_eff=0.5879
bk0: 17652a 2730708i bk1: 17652a 2737663i bk2: 16968a 2738683i bk3: 16968a 2745490i bk4: 16788a 2744327i bk5: 16784a 2746078i bk6: 15160a 2757370i bk7: 15148a 2762122i bk8: 15444a 2755666i bk9: 15448a 2759027i bk10: 15452a 2756333i bk11: 15452a 2762055i bk12: 16912a 2739030i bk13: 16912a 2745813i bk14: 17200a 2733335i bk15: 17192a 2736951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41565
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2896135 n_nop=2481939 n_act=12396 n_pre=12380 n_req=97355 n_rd=263012 n_write=126408 bw_util=0.2689
n_activity=1326208 dram_eff=0.5873
bk0: 17648a 2731017i bk1: 17648a 2735753i bk2: 16948a 2738678i bk3: 16948a 2743530i bk4: 16784a 2743777i bk5: 16780a 2747756i bk6: 15152a 2758835i bk7: 15156a 2762458i bk8: 15448a 2753646i bk9: 15448a 2759012i bk10: 15408a 2758622i bk11: 15412a 2761715i bk12: 16928a 2738547i bk13: 16916a 2741485i bk14: 17196a 2732051i bk15: 17192a 2736492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43084
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ffa19e32950 :  mf: uid=14782255, sid13:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (6669163), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2896135 n_nop=2482061 n_act=12253 n_pre=12237 n_req=97396 n_rd=263080 n_write=126504 bw_util=0.269
n_activity=1325040 dram_eff=0.588
bk0: 17648a 2731816i bk1: 17648a 2737083i bk2: 16944a 2740974i bk3: 16944a 2743193i bk4: 16552a 2745516i bk5: 16556a 2748361i bk6: 15460a 2755395i bk7: 15440a 2757959i bk8: 15444a 2754998i bk9: 15444a 2758592i bk10: 15412a 2758561i bk11: 15408a 2763173i bk12: 16896a 2739055i bk13: 16884a 2746611i bk14: 17200a 2730320i bk15: 17200a 2735959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42084
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2896135 n_nop=2482057 n_act=12337 n_pre=12321 n_req=97355 n_rd=263012 n_write=126408 bw_util=0.2689
n_activity=1327078 dram_eff=0.5869
bk0: 17372a 2733607i bk1: 17372a 2740850i bk2: 17204a 2738667i bk3: 17200a 2741791i bk4: 16556a 2748479i bk5: 16552a 2749748i bk6: 15448a 2756258i bk7: 15440a 2760020i bk8: 15428a 2752997i bk9: 15428a 2756615i bk10: 15408a 2757290i bk11: 15408a 2763082i bk12: 16908a 2740614i bk13: 16896a 2743289i bk14: 17196a 2733528i bk15: 17196a 2738367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4233
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2896135 n_nop=2482147 n_act=12322 n_pre=12306 n_req=97340 n_rd=262952 n_write=126408 bw_util=0.2689
n_activity=1323737 dram_eff=0.5883
bk0: 17368a 2732886i bk1: 17372a 2739737i bk2: 17196a 2736006i bk3: 17192a 2741314i bk4: 16500a 2746210i bk5: 16488a 2750387i bk6: 15468a 2754182i bk7: 15468a 2760905i bk8: 15428a 2754641i bk9: 15428a 2758072i bk10: 15408a 2755554i bk11: 15404a 2763335i bk12: 16632a 2739518i bk13: 16624a 2746486i bk14: 17488a 2728490i bk15: 17488a 2732145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42979
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2896135 n_nop=2481639 n_act=12390 n_pre=12374 n_req=97433 n_rd=263140 n_write=126592 bw_util=0.2691
n_activity=1324381 dram_eff=0.5885
bk0: 17348a 2732001i bk1: 17352a 2741270i bk2: 17212a 2737334i bk3: 17208a 2742125i bk4: 16500a 2747165i bk5: 16492a 2747726i bk6: 15456a 2755599i bk7: 15460a 2758451i bk8: 15252a 2755286i bk9: 15248a 2757853i bk10: 15696a 2752984i bk11: 15692a 2758438i bk12: 16632a 2742341i bk13: 16628a 2746936i bk14: 17484a 2730396i bk15: 17480a 2732229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42492
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2896135 n_nop=2482261 n_act=12251 n_pre=12235 n_req=97347 n_rd=262980 n_write=126408 bw_util=0.2689
n_activity=1324870 dram_eff=0.5878
bk0: 17348a 2736301i bk1: 17348a 2740926i bk2: 17196a 2738438i bk3: 17212a 2741461i bk4: 16416a 2749005i bk5: 16412a 2751400i bk6: 15468a 2753506i bk7: 15468a 2757954i bk8: 15252a 2756667i bk9: 15244a 2759408i bk10: 15692a 2754125i bk11: 15684a 2758565i bk12: 16628a 2739277i bk13: 16632a 2745920i bk14: 17488a 2727284i bk15: 17492a 2733806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43655
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa19d8eda0 :  mf: uid=14782256, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6669167), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2896135 n_nop=2482065 n_act=12350 n_pre=12334 n_req=97347 n_rd=262978 n_write=126408 bw_util=0.2689
n_activity=1324157 dram_eff=0.5881
bk0: 17640a 2730314i bk1: 17640a 2736145i bk2: 17208a 2738059i bk3: 17198a 2741133i bk4: 16416a 2748937i bk5: 16408a 2751139i bk6: 15440a 2754231i bk7: 15444a 2759616i bk8: 15256a 2756362i bk9: 15256a 2760578i bk10: 15696a 2753122i bk11: 15692a 2758487i bk12: 16632a 2742498i bk13: 16632a 2747748i bk14: 17208a 2731597i bk15: 17212a 2735668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42424
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2896135 n_nop=2482063 n_act=12176 n_pre=12160 n_req=97434 n_rd=263144 n_write=126592 bw_util=0.2691
n_activity=1326645 dram_eff=0.5876
bk0: 17632a 2733703i bk1: 17636a 2738019i bk2: 17188a 2738160i bk3: 17184a 2743571i bk4: 16420a 2749826i bk5: 16428a 2753884i bk6: 15444a 2755012i bk7: 15432a 2759712i bk8: 15260a 2756843i bk9: 15256a 2758008i bk10: 15508a 2756258i bk11: 15508a 2760919i bk12: 16912a 2738667i bk13: 16912a 2743613i bk14: 17212a 2735095i bk15: 17212a 2737946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42114

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48655, Miss = 32872, Miss_rate = 0.676, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[1]: Access = 48604, Miss = 32868, Miss_rate = 0.676, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[2]: Access = 48627, Miss = 32881, Miss_rate = 0.676, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[3]: Access = 48622, Miss = 32877, Miss_rate = 0.676, Pending_hits = 1414, Reservation_fails = 1
L2_cache_bank[4]: Access = 48645, Miss = 32894, Miss_rate = 0.676, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[5]: Access = 48634, Miss = 32889, Miss_rate = 0.676, Pending_hits = 1387, Reservation_fails = 1
L2_cache_bank[6]: Access = 48588, Miss = 32878, Miss_rate = 0.677, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[7]: Access = 48587, Miss = 32875, Miss_rate = 0.677, Pending_hits = 1389, Reservation_fails = 0
L2_cache_bank[8]: Access = 48661, Miss = 32889, Miss_rate = 0.676, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[9]: Access = 48673, Miss = 32881, Miss_rate = 0.676, Pending_hits = 1427, Reservation_fails = 0
L2_cache_bank[10]: Access = 48650, Miss = 32880, Miss_rate = 0.676, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[11]: Access = 48627, Miss = 32873, Miss_rate = 0.676, Pending_hits = 1412, Reservation_fails = 0
L2_cache_bank[12]: Access = 48604, Miss = 32872, Miss_rate = 0.676, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[13]: Access = 48627, Miss = 32866, Miss_rate = 0.676, Pending_hits = 1425, Reservation_fails = 1
L2_cache_bank[14]: Access = 48696, Miss = 32895, Miss_rate = 0.676, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[15]: Access = 48696, Miss = 32890, Miss_rate = 0.675, Pending_hits = 1413, Reservation_fails = 0
L2_cache_bank[16]: Access = 48639, Miss = 32872, Miss_rate = 0.676, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[17]: Access = 48616, Miss = 32873, Miss_rate = 0.676, Pending_hits = 1408, Reservation_fails = 0
L2_cache_bank[18]: Access = 48615, Miss = 32874, Miss_rate = 0.676, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[19]: Access = 48638, Miss = 32871, Miss_rate = 0.676, Pending_hits = 1405, Reservation_fails = 0
L2_cache_bank[20]: Access = 48696, Miss = 32894, Miss_rate = 0.675, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[21]: Access = 48696, Miss = 32892, Miss_rate = 0.675, Pending_hits = 1368, Reservation_fails = 0
L2_total_cache_accesses = 1070096
L2_total_cache_misses = 723356
L2_total_cache_miss_rate = 0.6760
L2_total_cache_pending_hits = 18333
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 328080
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18023
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 375729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 721832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=3437744
icnt_total_pkts_simt_to_mem=2461136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56771
	minimum = 6
	maximum = 44
Network latency average = 8.4425
	minimum = 6
	maximum = 44
Slowest packet = 2097232
Flit latency average = 6.91454
	minimum = 6
	maximum = 40
Slowest flit = 5780572
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239742
	minimum = 0.0189715 (at node 0)
	maximum = 0.0284573 (at node 11)
Accepted packet rate average = 0.0239742
	minimum = 0.0189715 (at node 0)
	maximum = 0.0284573 (at node 11)
Injected flit rate average = 0.0660766
	minimum = 0.043717 (at node 0)
	maximum = 0.0875886 (at node 42)
Accepted flit rate average= 0.0660766
	minimum = 0.0608326 (at node 0)
	maximum = 0.0912489 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.77108 (23 samples)
	minimum = 6 (23 samples)
	maximum = 51.3478 (23 samples)
Network latency average = 8.56936 (23 samples)
	minimum = 6 (23 samples)
	maximum = 47.8696 (23 samples)
Flit latency average = 7.04707 (23 samples)
	minimum = 6 (23 samples)
	maximum = 44.1304 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.022239 (23 samples)
	minimum = 0.0175985 (23 samples)
	maximum = 0.0263974 (23 samples)
Accepted packet rate average = 0.022239 (23 samples)
	minimum = 0.0175985 (23 samples)
	maximum = 0.0263974 (23 samples)
Injected flit rate average = 0.0612942 (23 samples)
	minimum = 0.0405522 (23 samples)
	maximum = 0.0812537 (23 samples)
Accepted flit rate average = 0.0612942 (23 samples)
	minimum = 0.0564309 (23 samples)
	maximum = 0.0846449 (23 samples)
Injected packet size average = 2.75616 (23 samples)
Accepted packet size average = 2.75616 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 10 sec (3670 sec)
gpgpu_simulation_rate = 180796 (inst/sec)
gpgpu_simulation_rate = 1817 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 24: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 39107
gpu_sim_insn = 28848876
gpu_ipc =     737.6909
gpu_tot_sim_cycle = 6930425
gpu_tot_sim_insn = 692373024
gpu_tot_ipc =      99.9034
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 20351
partiton_reqs_in_parallel = 860354
partiton_reqs_in_parallel_total    = 34313746
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.0753
partiton_reqs_in_parallel_util = 860354
partiton_reqs_in_parallel_util_total    = 34313746
gpu_sim_cycle_parition_util = 39107
gpu_tot_sim_cycle_parition_util    = 1559718
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1070096
L2_BW  =     112.7122 GB/Sec
L2_BW_total  =      15.2712 GB/Sec
gpu_total_sim_rate=183799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13901472
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13898290
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13901472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
115845, 111337, 111523, 115591, 115870, 111379, 111537, 115571, 29015, 27840, 27938, 18057, 
gpgpu_n_tot_thrd_icount = 799666176
gpgpu_n_tot_w_icount = 24989568
gpgpu_n_stall_shd_mem = 55683
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 753216
gpgpu_n_mem_write_global = 362880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18388992
gpgpu_n_store_insn = 11430720
gpgpu_n_shmem_insn = 75726912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 673
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:714989	W0_Idle:1032278	W0_Scoreboard:63640629	W1:1451520	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9796320	W32:13741728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6025728 {8:753216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49351680 {136:362880,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85019136 {40:181440,136:571776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2903040 {8:362880,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 520 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 6930424 
mrq_lat_table:493436 	78788 	54298 	120398 	147141 	114223 	65622 	32585 	11249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	695896 	395492 	919 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	971899 	42295 	250 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	629495 	121739 	2007 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	166320 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1797 	187 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.853659  7.569989  8.083133  7.931442  7.471142  7.391608  8.044383  7.957476  8.060976  7.858653  7.501266  7.613111  8.538663  8.551181  7.584358  7.819124 
dram[1]:  8.396274  8.355995  7.522337  7.377528  7.088525  6.772443  8.856488  8.540501  8.161865  8.125683  7.331273  7.270833  8.262358  7.957265  7.731207  7.336216 
dram[2]:  8.354293  8.118684  8.584313  8.291667  7.207778  7.263158  8.386396  7.671523  8.107630  7.760104  7.725260  7.288698  8.418605  8.321839  7.272628  6.995803 
dram[3]:  8.223809  8.383495  7.473804  7.784104  6.936898  6.921024  8.790592  8.069638  7.421446  7.689922  7.286067  7.251534  8.326947  8.065594  7.638030  7.278384 
dram[4]:  8.363196  8.263158  8.060197  7.857485  7.200226  6.987926  8.361463  7.888446  8.052774  7.768929  7.997293  7.644243  8.140000  8.115960  7.186422  7.233189 
dram[5]:  7.837775  7.792627  7.860165  7.896104  7.283753  7.064373  9.127496  8.826152  7.314883  7.693402  7.331265  7.188564  8.384813  8.295542  7.425390  7.101171 
dram[6]:  8.485571  8.033255  8.154878  8.285007  7.064516  7.238312  8.259722  8.157750  8.214088  7.856010  7.644243  7.593830  7.593564  7.440421  7.336921  7.152151 
dram[7]:  7.741123  7.905263  7.816589  7.500000  7.773562  7.382558  8.845238  8.553957  7.261786  6.983294  7.522981  7.191211  8.727397  8.584906  7.296574  7.165090 
dram[8]:  8.302212  8.093413  7.960714  7.984487  7.028986  6.958057  8.544540  8.483595  8.028807  7.874832  7.645202  7.720663  7.893433  7.933998  7.465498  7.108446 
dram[9]:  7.910653  7.910653  7.788126  7.625998  7.514899  7.459172  8.696925  8.660350  7.255266  7.219482  7.551122  7.597239  8.360892  8.188946  7.204103  7.220779 
dram[10]:  8.608479  8.535229  7.930012  8.221402  6.991131  6.901532  8.698389  8.482857  7.808000  7.506410  7.591083  7.552598  7.946342  7.822329  7.713295  7.463087 
average row locality = 1117740/143848 = 7.770285
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4530      4528      4501      4502      4315      4314      3952      3953      4029      4029      4030      4027      4403      4404      4544      4543 
dram[1]:      4527      4528      4431      4430      4386      4388      3953      3951      4030      4028      4035      4037      4407      4405      4544      4542 
dram[2]:      4605      4605      4431      4431      4387      4386      3947      3944      4031      4032      4037      4037      4404      4404      4485      4483 
dram[3]:      4604      4604      4426      4426      4386      4385      3945      3946      4032      4032      4025      4026      4408      4405      4484      4483 
dram[4]:      4604      4604      4425      4425      4325      4326      4025      4020      4031      4031      4026      4025      4400      4397      4485      4485 
dram[5]:      4532      4532      4493      4492      4326      4325      4022      4020      4027      4027      4025      4025      4403      4400      4484      4484 
dram[6]:      4531      4532      4491      4490      4311      4308      4027      4027      4027      4027      4025      4024      4331      4329      4560      4560 
dram[7]:      4526      4527      4495      4494      4311      4309      4024      4025      3981      3980      4100      4099      4331      4330      4559      4558 
dram[8]:      4526      4526      4491      4495      4289      4288      4027      4027      3981      3979      4099      4097      4330      4331      4560      4561 
dram[9]:      4602      4602      4494      4492      4289      4287      4020      4021      3983      3983      4100      4099      4331      4331      4487      4488 
dram[10]:      4600      4601      4489      4488      4290      4292      4021      4018      3984      3983      4051      4051      4404      4404      4488      4488 
total reads: 754860
bank skew: 4605/3944 = 1.17
chip skew: 68652/68600 = 1.00
number of total write accesses:
dram[0]:      2232      2232      2208      2208      2028      2028      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[1]:      2232      2232      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[2]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2184      2184 
dram[3]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1884      1884      2112      2112      2184      2184 
dram[4]:      2304      2304      2136      2136      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[5]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[6]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2040      2040      2256      2256 
dram[7]:      2232      2232      2196      2196      2040      2040      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[8]:      2232      2232      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[9]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2184      2184 
dram[10]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1908      1908      2112      2112      2184      2184 
total reads: 362880
bank skew: 2304/1848 = 1.25
chip skew: 33024/32976 = 1.00
average mf latency per bank:
dram[0]:        670       370       655       354       668       353       719       364       686       357       691       363       667       371       661       364
dram[1]:        673       371       659       361       664       344       718       366       687       356       687       362       667       370       661       364
dram[2]:        669       363       659       363       663       343       718       366       686       356       685       362       670       371       663       367
dram[3]:        666       363       660       362       663       343       716       367       690       357       688       364       672       371       662       369
dram[4]:        665       362       659       364       672       352       709       357       690       357       687       367       668       371       665       367
dram[5]:        673       366       654       353       673       353       710       356       689       358       688       365       667       370       663       368
dram[6]:        673       367       655       354       670       353       709       356       687       356       690       366       673       378       661       363
dram[7]:        669       367       654       353       670       354       714       357       692       366       685       357       673       380       660       362
dram[8]:        666       368       658       355       672       350       713       357       691       367       682       358       674       380       659       363
dram[9]:        663       362       658       353       671       351       710       356       689       362       682       357       672       380       668       370
dram[10]:        663       361       654       353       673       351       709       356       688       363       690       363       668       371       667       372
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2968750 n_nop=2536568 n_act=12939 n_pre=12923 n_req=101580 n_rd=274416 n_write=131904 bw_util=0.2737
n_activity=1385024 dram_eff=0.5867
bk0: 18120a 2800918i bk1: 18112a 2807982i bk2: 18004a 2801591i bk3: 18008a 2808444i bk4: 17260a 2814346i bk5: 17256a 2815592i bk6: 15808a 2823218i bk7: 15812a 2828513i bk8: 16116a 2822088i bk9: 16116a 2824016i bk10: 16120a 2821814i bk11: 16108a 2828519i bk12: 17612a 2806779i bk13: 17616a 2812031i bk14: 18176a 2793540i bk15: 18172a 2799500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46647
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2968750 n_nop=2536212 n_act=13081 n_pre=13065 n_req=101598 n_rd=274488 n_write=131904 bw_util=0.2738
n_activity=1386070 dram_eff=0.5864
bk0: 18108a 2801328i bk1: 18112a 2807005i bk2: 17724a 2805035i bk3: 17720a 2809291i bk4: 17544a 2810282i bk5: 17552a 2811985i bk6: 15812a 2824446i bk7: 15804a 2828715i bk8: 16120a 2822172i bk9: 16112a 2825615i bk10: 16140a 2821920i bk11: 16148a 2828042i bk12: 17628a 2803530i bk13: 17620a 2810777i bk14: 18176a 2795712i bk15: 18168a 2800953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45983
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2968750 n_nop=2536202 n_act=12984 n_pre=12968 n_req=101649 n_rd=274596 n_write=132000 bw_util=0.2739
n_activity=1384528 dram_eff=0.5873
bk0: 18420a 2795475i bk1: 18420a 2803104i bk2: 17724a 2803907i bk3: 17724a 2811421i bk4: 17548a 2809843i bk5: 17544a 2811234i bk6: 15788a 2823583i bk7: 15776a 2828684i bk8: 16124a 2821703i bk9: 16128a 2825132i bk10: 16148a 2822560i bk11: 16148a 2828580i bk12: 17616a 2804938i bk13: 17616a 2812226i bk14: 17940a 2798480i bk15: 17932a 2802153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43908
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2968750 n_nop=2535962 n_act=13216 n_pre=13200 n_req=101593 n_rd=274468 n_write=131904 bw_util=0.2738
n_activity=1385457 dram_eff=0.5866
bk0: 18416a 2796291i bk1: 18416a 2800981i bk2: 17704a 2804135i bk3: 17704a 2808867i bk4: 17544a 2809033i bk5: 17540a 2813436i bk6: 15780a 2825163i bk7: 15784a 2828720i bk8: 16128a 2819717i bk9: 16128a 2825168i bk10: 16100a 2824845i bk11: 16104a 2828389i bk12: 17632a 2804201i bk13: 17620a 2807361i bk14: 17936a 2797208i bk15: 17932a 2801970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45518
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2968750 n_nop=2536152 n_act=13039 n_pre=13023 n_req=101634 n_rd=274536 n_write=132000 bw_util=0.2739
n_activity=1383712 dram_eff=0.5876
bk0: 18416a 2796778i bk1: 18416a 2802133i bk2: 17700a 2806309i bk3: 17700a 2808789i bk4: 17300a 2811211i bk5: 17304a 2814059i bk6: 16100a 2821563i bk7: 16080a 2824430i bk8: 16124a 2821287i bk9: 16124a 2824811i bk10: 16104a 2825019i bk11: 16100a 2829778i bk12: 17600a 2804919i bk13: 17588a 2812583i bk14: 17940a 2795110i bk15: 17940a 2801066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44433
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2968750 n_nop=2536112 n_act=13141 n_pre=13125 n_req=101593 n_rd=274468 n_write=131904 bw_util=0.2738
n_activity=1385839 dram_eff=0.5865
bk0: 18128a 2798622i bk1: 18128a 2806127i bk2: 17972a 2803663i bk3: 17968a 2807202i bk4: 17304a 2813611i bk5: 17300a 2815365i bk6: 16088a 2822555i bk7: 16080a 2826535i bk8: 16108a 2819153i bk9: 16108a 2822730i bk10: 16100a 2823451i bk11: 16100a 2829897i bk12: 17612a 2806533i bk13: 17600a 2809512i bk14: 17936a 2798355i bk15: 17936a 2804159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44722
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2968750 n_nop=2536262 n_act=13100 n_pre=13084 n_req=101576 n_rd=274400 n_write=131904 bw_util=0.2737
n_activity=1382538 dram_eff=0.5878
bk0: 18124a 2798143i bk1: 18128a 2805075i bk2: 17964a 2801004i bk3: 17960a 2806767i bk4: 17244a 2811620i bk5: 17232a 2816426i bk6: 16108a 2820521i bk7: 16108a 2827336i bk8: 16108a 2820796i bk9: 16108a 2824252i bk10: 16100a 2821693i bk11: 16096a 2829664i bk12: 17324a 2805694i bk13: 17316a 2812337i bk14: 18240a 2793253i bk15: 18240a 2797669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45336
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2968750 n_nop=2535738 n_act=13168 n_pre=13152 n_req=101673 n_rd=274596 n_write=132096 bw_util=0.274
n_activity=1382908 dram_eff=0.5882
bk0: 18104a 2796772i bk1: 18108a 2806905i bk2: 17980a 2802178i bk3: 17976a 2807552i bk4: 17244a 2812398i bk5: 17236a 2813242i bk6: 16096a 2821992i bk7: 16100a 2824921i bk8: 15924a 2821530i bk9: 15920a 2824331i bk10: 16400a 2818726i bk11: 16396a 2824381i bk12: 17324a 2808096i bk13: 17320a 2813405i bk14: 18236a 2795843i bk15: 18232a 2797547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44698
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2968750 n_nop=2536320 n_act=13057 n_pre=13041 n_req=101583 n_rd=274428 n_write=131904 bw_util=0.2737
n_activity=1383363 dram_eff=0.5875
bk0: 18104a 2801647i bk1: 18104a 2807153i bk2: 17964a 2803654i bk3: 17980a 2806703i bk4: 17156a 2814484i bk5: 17152a 2817285i bk6: 16108a 2819714i bk7: 16108a 2824570i bk8: 15924a 2823129i bk9: 15916a 2826190i bk10: 16396a 2820319i bk11: 16388a 2824648i bk12: 17320a 2805171i bk13: 17324a 2812075i bk14: 18240a 2791999i bk15: 18244a 2798908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4613
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2968750 n_nop=2536142 n_act=13142 n_pre=13126 n_req=101585 n_rd=274436 n_write=131904 bw_util=0.2737
n_activity=1383017 dram_eff=0.5876
bk0: 18408a 2795368i bk1: 18408a 2801641i bk2: 17976a 2803150i bk3: 17968a 2806482i bk4: 17156a 2814543i bk5: 17148a 2816599i bk6: 16080a 2820347i bk7: 16084a 2825951i bk8: 15932a 2822660i bk9: 15932a 2826735i bk10: 16400a 2819351i bk11: 16396a 2824721i bk12: 17324a 2808937i bk13: 17324a 2813689i bk14: 17948a 2796950i bk15: 17952a 2801144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44792
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ffa1a710060 :  mf: uid=15424900, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6930424), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2968750 n_nop=2536099 n_act=12982 n_pre=12966 n_req=101676 n_rd=274607 n_write=132096 bw_util=0.274
n_activity=1385654 dram_eff=0.587
bk0: 18400a 2798960i bk1: 18404a 2803743i bk2: 17956a 2803665i bk3: 17952a 2808920i bk4: 17160a 2815097i bk5: 17167a 2819887i bk6: 16084a 2821554i bk7: 16072a 2826306i bk8: 15936a 2823113i bk9: 15932a 2824591i bk10: 16204a 2822392i bk11: 16204a 2827136i bk12: 17616a 2804044i bk13: 17616a 2809545i bk14: 17952a 2800359i bk15: 17952a 2803331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44287

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50768, Miss = 34304, Miss_rate = 0.676, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[1]: Access = 50716, Miss = 34300, Miss_rate = 0.676, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[2]: Access = 50740, Miss = 34313, Miss_rate = 0.676, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[3]: Access = 50736, Miss = 34309, Miss_rate = 0.676, Pending_hits = 1417, Reservation_fails = 1
L2_cache_bank[4]: Access = 50760, Miss = 34327, Miss_rate = 0.676, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[5]: Access = 50748, Miss = 34322, Miss_rate = 0.676, Pending_hits = 1395, Reservation_fails = 1
L2_cache_bank[6]: Access = 50700, Miss = 34310, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[7]: Access = 50700, Miss = 34307, Miss_rate = 0.677, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[8]: Access = 50776, Miss = 34321, Miss_rate = 0.676, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[9]: Access = 50788, Miss = 34313, Miss_rate = 0.676, Pending_hits = 1435, Reservation_fails = 0
L2_cache_bank[10]: Access = 50764, Miss = 34312, Miss_rate = 0.676, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[11]: Access = 50740, Miss = 34305, Miss_rate = 0.676, Pending_hits = 1417, Reservation_fails = 0
L2_cache_bank[12]: Access = 50716, Miss = 34303, Miss_rate = 0.676, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[13]: Access = 50740, Miss = 34297, Miss_rate = 0.676, Pending_hits = 1430, Reservation_fails = 1
L2_cache_bank[14]: Access = 50812, Miss = 34327, Miss_rate = 0.676, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[15]: Access = 50812, Miss = 34322, Miss_rate = 0.675, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[16]: Access = 50752, Miss = 34303, Miss_rate = 0.676, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 50728, Miss = 34304, Miss_rate = 0.676, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[18]: Access = 50728, Miss = 34306, Miss_rate = 0.676, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[19]: Access = 50752, Miss = 34303, Miss_rate = 0.676, Pending_hits = 1408, Reservation_fails = 0
L2_cache_bank[20]: Access = 50812, Miss = 34327, Miss_rate = 0.676, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[21]: Access = 50812, Miss = 34325, Miss_rate = 0.676, Pending_hits = 1376, Reservation_fails = 0
L2_total_cache_accesses = 1116600
L2_total_cache_misses = 754860
L2_total_cache_miss_rate = 0.6760
L2_total_cache_pending_hits = 18452
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 342961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 392113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 362729
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.086

icnt_total_pkts_mem_to_simt=3587104
icnt_total_pkts_simt_to_mem=2568120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53527
	minimum = 6
	maximum = 43
Network latency average = 8.40699
	minimum = 6
	maximum = 40
Slowest packet = 2140918
Flit latency average = 6.87291
	minimum = 6
	maximum = 36
Slowest flit = 6103322
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237836
	minimum = 0.0188206 (at node 0)
	maximum = 0.028231 (at node 19)
Accepted packet rate average = 0.0237836
	minimum = 0.0188206 (at node 0)
	maximum = 0.028231 (at node 19)
Injected flit rate average = 0.0655511
	minimum = 0.0433693 (at node 0)
	maximum = 0.086892 (at node 42)
Accepted flit rate average= 0.0655511
	minimum = 0.0603488 (at node 0)
	maximum = 0.0905232 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.76126 (24 samples)
	minimum = 6 (24 samples)
	maximum = 51 (24 samples)
Network latency average = 8.56259 (24 samples)
	minimum = 6 (24 samples)
	maximum = 47.5417 (24 samples)
Flit latency average = 7.03981 (24 samples)
	minimum = 6 (24 samples)
	maximum = 43.7917 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.0223034 (24 samples)
	minimum = 0.0176494 (24 samples)
	maximum = 0.0264738 (24 samples)
Accepted packet rate average = 0.0223034 (24 samples)
	minimum = 0.0176494 (24 samples)
	maximum = 0.0264738 (24 samples)
Injected flit rate average = 0.0614716 (24 samples)
	minimum = 0.0406696 (24 samples)
	maximum = 0.0814886 (24 samples)
Accepted flit rate average = 0.0614716 (24 samples)
	minimum = 0.0565941 (24 samples)
	maximum = 0.0848898 (24 samples)
Injected packet size average = 2.75616 (24 samples)
Accepted packet size average = 2.75616 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 47 sec (3767 sec)
gpgpu_simulation_rate = 183799 (inst/sec)
gpgpu_simulation_rate = 1839 (cycle/sec)
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 25: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 25 
gpu_sim_cycle = 38907
gpu_sim_insn = 28848876
gpu_ipc =     741.4829
gpu_tot_sim_cycle = 7191482
gpu_tot_sim_insn = 721221900
gpu_tot_ipc =     100.2884
gpu_tot_issued_cta = 1600
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 20870
partiton_reqs_in_parallel = 855954
partiton_reqs_in_parallel_total    = 35174100
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.0101
partiton_reqs_in_parallel_util = 855954
partiton_reqs_in_parallel_util_total    = 35174100
gpu_sim_cycle_parition_util = 38907
gpu_tot_sim_cycle_parition_util    = 1598825
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1116600
L2_BW  =     113.2916 GB/Sec
L2_BW_total  =      15.3298 GB/Sec
gpu_total_sim_rate=186651

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14480700
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 44800
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0364
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14477518
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14480700
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
120674, 115966, 116172, 120405, 120703, 116012, 116189, 120398, 33852, 32489, 32597, 22885, 
gpgpu_n_tot_thrd_icount = 832985600
gpgpu_n_tot_w_icount = 26030800
gpgpu_n_stall_shd_mem = 55723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784600
gpgpu_n_mem_write_global = 378000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19155200
gpgpu_n_store_insn = 11907000
gpgpu_n_shmem_insn = 78882200
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:745182	W0_Idle:1047428	W0_Scoreboard:64765172	W1:1512000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10204500	W32:14314300
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6276800 {8:784600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51408000 {136:378000,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88561600 {40:189000,136:595600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3024000 {8:378000,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 508 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 7191481 
mrq_lat_table:515293 	82871 	56925 	124868 	152458 	118574 	68421 	33619 	11335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	729025 	408837 	949 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	1016323 	44364 	260 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	655751 	126802 	2072 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	181440 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1872 	189 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.068728  7.781216  8.271327  8.118605  7.666279  7.585731  8.265027  8.177027  8.271028  8.066406  7.690773  7.803797  8.778065  8.790698  7.767289  8.021542 
dram[1]:  8.618115  8.577345  7.703495  7.557522  7.280777  6.959753  9.058383  8.741329  8.350405  8.314094  7.520097  7.458937  8.476961  8.169268  7.897321  7.501591 
dram[2]:  8.578069  8.339514  8.771502  8.477668  7.401756  7.457964  8.611111  7.887729  8.318121  7.966581  7.917949  7.476997  8.656488  8.558491  7.450161  7.171310 
dram[3]:  8.446010  8.607656  7.637584  7.967328  7.126850  7.110759  8.992559  8.268126  7.604908  7.855513  7.475091  7.440145  8.542032  8.278589  7.817773  7.456008 
dram[4]:  8.587112  8.485849  8.245169  8.041225  7.393296  7.177874  8.588643  8.109947  8.240691  7.955070  8.193076  7.836943  8.374384  8.329657  7.378981  7.426282 
dram[5]:  8.052571  8.006818  8.026528  8.081301  7.477966  7.255483  9.362537  9.058479  7.497579  7.879135  7.520782  7.376499  8.600506  8.510638  7.603939  7.277487 
dram[6]:  8.708282  8.250586  8.361779  8.493284  7.256044  7.432433  8.485636  8.382432  8.402985  8.042857  7.836943  7.786076  7.817862  7.644827  7.533404  7.346432 
dram[7]:  7.954802  8.121107  8.001149  7.682119  7.974638  7.578645  9.077599  8.783286  7.442002  7.160987  7.717258  7.381733  8.942204  8.798942  7.476842  7.329206 
dram[8]:  8.523003  8.311688  8.165493  8.189412  7.219163  7.147219  8.773692  8.712079  8.214286  8.059524  7.840796  7.917086  8.122100  8.143207  7.663430  7.302158 
dram[9]:  8.128814  8.128814  7.972508  7.809203  7.711765  7.655374  8.927954  8.890962  7.434146  7.398058  7.745700  7.792336  8.573454  8.400252  7.365466  7.397872 
dram[10]:  8.835381  8.761267  8.115520  8.408706  7.180723  7.089730  8.929395  8.687237  7.990826  7.687263  7.784191  7.745318  8.177885  8.033058  7.893303  7.641758 
average row locality = 1164364/146092 = 7.970074
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4719      4717      4685      4686      4488      4487      4125      4126      4195      4195      4192      4189      4595      4596      4736      4735 
dram[1]:      4716      4717      4612      4611      4562      4564      4126      4124      4196      4194      4198      4200      4599      4597      4736      4734 
dram[2]:      4797      4797      4612      4612      4563      4562      4120      4117      4197      4198      4200      4200      4596      4596      4674      4672 
dram[3]:      4796      4796      4607      4607      4562      4561      4118      4119      4198      4198      4188      4189      4600      4597      4673      4672 
dram[4]:      4796      4796      4606      4606      4499      4500      4201      4196      4197      4197      4189      4188      4592      4589      4674      4674 
dram[5]:      4721      4721      4676      4675      4500      4499      4198      4196      4193      4193      4188      4188      4595      4592      4673      4673 
dram[6]:      4720      4721      4674      4673      4485      4482      4203      4203      4193      4193      4188      4187      4520      4518      4752      4752 
dram[7]:      4715      4716      4678      4677      4485      4483      4200      4201      4145      4144      4266      4265      4520      4519      4751      4750 
dram[8]:      4715      4715      4674      4678      4462      4461      4203      4203      4145      4143      4265      4263      4519      4520      4752      4753 
dram[9]:      4794      4794      4677      4675      4462      4460      4196      4197      4146      4146      4266      4265      4520      4520      4676      4677 
dram[10]:      4792      4793      4672      4671      4463      4465      4197      4194      4147      4146      4215      4215      4596      4596      4677      4677 
total reads: 786364
bank skew: 4797/4117 = 1.17
chip skew: 71516/71464 = 1.00
number of total write accesses:
dram[0]:      2325      2325      2296      2296      2105      2105      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[1]:      2325      2325      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[2]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2277      2277 
dram[3]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1964      1964      2208      2208      2277      2277 
dram[4]:      2400      2400      2221      2221      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[5]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[6]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2133      2133      2352      2352 
dram[7]:      2325      2325      2283      2283      2118      2118      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[8]:      2325      2325      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[9]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2277      2277 
dram[10]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      1989      1989      2208      2208      2277      2277 
total reads: 378000
bank skew: 2400/1925 = 1.25
chip skew: 34400/34350 = 1.00
average mf latency per bank:
dram[0]:        652       364       638       349       651       348       699       358       668       352       673       357       648       364       643       358
dram[1]:        655       365       642       356       648       339       698       360       669       351       669       356       648       364       643       358
dram[2]:        651       357       642       358       646       339       697       359       668       351       667       357       651       364       645       361
dram[3]:        648       357       643       356       647       338       695       361       672       351       669       358       653       364       644       363
dram[4]:        648       356       642       358       655       347       689       351       671       351       668       360       649       364       647       361
dram[5]:        655       360       638       348       656       348       690       351       670       352       669       359       648       364       645       362
dram[6]:        655       362       638       349       654       348       689       350       668       351       671       360       654       371       643       357
dram[7]:        651       361       637       348       653       349       693       351       674       360       667       352       653       373       642       356
dram[8]:        649       362       642       350       655       345       693       351       673       361       663       352       655       373       642       357
dram[9]:        645       357       641       348       654       347       690       351       671       356       663       352       653       373       650       364
dram[10]:        645       356       637       348       656       346       689       350       670       358       672       357       649       364       649       365
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3040993 n_nop=2591475 n_act=13135 n_pre=13119 n_req=105816 n_rd=285864 n_write=137400 bw_util=0.2784
n_activity=1440873 dram_eff=0.5875
bk0: 18876a 2866690i bk1: 18868a 2874190i bk2: 18740a 2867628i bk3: 18744a 2874664i bk4: 17952a 2881139i bk5: 17948a 2881852i bk6: 16500a 2889675i bk7: 16504a 2895533i bk8: 16780a 2888518i bk9: 16780a 2890692i bk10: 16768a 2888562i bk11: 16756a 2895132i bk12: 18380a 2872437i bk13: 18384a 2877940i bk14: 18944a 2858990i bk15: 18940a 2864976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48016
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3040993 n_nop=2591075 n_act=13295 n_pre=13279 n_req=105836 n_rd=285944 n_write=137400 bw_util=0.2784
n_activity=1441941 dram_eff=0.5872
bk0: 18864a 2866619i bk1: 18868a 2872907i bk2: 18448a 2870755i bk3: 18444a 2875474i bk4: 18248a 2876682i bk5: 18256a 2878649i bk6: 16504a 2890856i bk7: 16496a 2895353i bk8: 16784a 2888779i bk9: 16776a 2892594i bk10: 16792a 2888503i bk11: 16800a 2895094i bk12: 18396a 2869120i bk13: 18388a 2876424i bk14: 18944a 2860838i bk15: 18936a 2866394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47317
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3040993 n_nop=2591097 n_act=13182 n_pre=13166 n_req=105887 n_rd=286052 n_write=137496 bw_util=0.2786
n_activity=1440402 dram_eff=0.5881
bk0: 19188a 2861139i bk1: 19188a 2869104i bk2: 18448a 2869926i bk3: 18448a 2877391i bk4: 18252a 2876434i bk5: 18248a 2877589i bk6: 16480a 2889945i bk7: 16468a 2895711i bk8: 16788a 2888392i bk9: 16792a 2891847i bk10: 16800a 2889199i bk11: 16800a 2895597i bk12: 18384a 2870543i bk13: 18384a 2877618i bk14: 18696a 2864131i bk15: 18688a 2867745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44881
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3040993 n_nop=2590825 n_act=13430 n_pre=13414 n_req=105831 n_rd=285924 n_write=137400 bw_util=0.2784
n_activity=1441314 dram_eff=0.5874
bk0: 19184a 2861190i bk1: 19184a 2866917i bk2: 18428a 2870125i bk3: 18428a 2874904i bk4: 18248a 2875614i bk5: 18244a 2879864i bk6: 16472a 2891614i bk7: 16476a 2894905i bk8: 16792a 2886249i bk9: 16792a 2891708i bk10: 16752a 2891508i bk11: 16756a 2895342i bk12: 18400a 2869545i bk13: 18388a 2873170i bk14: 18692a 2862366i bk15: 18688a 2867579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46845
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ffa3bc1ce50 :  mf: uid=16067543, sid01:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (7191481), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3040993 n_nop=2591027 n_act=13239 n_pre=13223 n_req=105876 n_rd=286000 n_write=137504 bw_util=0.2785
n_activity=1439834 dram_eff=0.5883
bk0: 19184a 2862272i bk1: 19184a 2868208i bk2: 18424a 2872487i bk3: 18424a 2874895i bk4: 17996a 2877782i bk5: 18000a 2880665i bk6: 16804a 2887913i bk7: 16784a 2891402i bk8: 16788a 2887560i bk9: 16788a 2891489i bk10: 16756a 2891675i bk11: 16752a 2896727i bk12: 18368a 2870275i bk13: 18356a 2878520i bk14: 18696a 2860709i bk15: 18696a 2867123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45439
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3040993 n_nop=2590987 n_act=13349 n_pre=13333 n_req=105831 n_rd=285924 n_write=137400 bw_util=0.2784
n_activity=1441888 dram_eff=0.5872
bk0: 18884a 2864184i bk1: 18884a 2872371i bk2: 18704a 2869816i bk3: 18700a 2873335i bk4: 18000a 2880430i bk5: 17996a 2882068i bk6: 16792a 2889046i bk7: 16784a 2893027i bk8: 16772a 2885748i bk9: 16772a 2889443i bk10: 16752a 2890152i bk11: 16752a 2896943i bk12: 18380a 2871768i bk13: 18368a 2875034i bk14: 18692a 2863613i bk15: 18692a 2870311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45861
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3040993 n_nop=2591161 n_act=13296 n_pre=13280 n_req=105814 n_rd=285856 n_write=137400 bw_util=0.2784
n_activity=1438185 dram_eff=0.5886
bk0: 18880a 2863780i bk1: 18884a 2870764i bk2: 18696a 2867118i bk3: 18692a 2872952i bk4: 17940a 2877816i bk5: 17928a 2883132i bk6: 16812a 2887055i bk7: 16812a 2894098i bk8: 16772a 2887203i bk9: 16772a 2890493i bk10: 16752a 2888080i bk11: 16748a 2896676i bk12: 18080a 2871722i bk13: 18072a 2878455i bk14: 19008a 2858597i bk15: 19008a 2863626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46549
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3040993 n_nop=2590597 n_act=13376 n_pre=13360 n_req=105915 n_rd=286060 n_write=137600 bw_util=0.2786
n_activity=1438830 dram_eff=0.5889
bk0: 18860a 2862359i bk1: 18864a 2872724i bk2: 18712a 2868451i bk3: 18708a 2873672i bk4: 17940a 2879005i bk5: 17932a 2879813i bk6: 16800a 2888541i bk7: 16804a 2891295i bk8: 16580a 2887970i bk9: 16576a 2891211i bk10: 17064a 2885028i bk11: 17060a 2891082i bk12: 18080a 2873211i bk13: 18076a 2879184i bk14: 19004a 2861217i bk15: 19000a 2863347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4594
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3040993 n_nop=2591219 n_act=13253 n_pre=13237 n_req=105821 n_rd=285884 n_write=137400 bw_util=0.2784
n_activity=1439049 dram_eff=0.5883
bk0: 18860a 2867328i bk1: 18860a 2873075i bk2: 18696a 2869774i bk3: 18712a 2872880i bk4: 17848a 2881188i bk5: 17844a 2883885i bk6: 16812a 2886012i bk7: 16812a 2891244i bk8: 16580a 2889527i bk9: 16572a 2892704i bk10: 17060a 2886532i bk11: 17052a 2891427i bk12: 18076a 2870792i bk13: 18080a 2877877i bk14: 19008a 2857344i bk15: 19012a 2864509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47067
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa1aada630 :  mf: uid=16067544, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7191481), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3040993 n_nop=2591027 n_act=13350 n_pre=13334 n_req=105821 n_rd=285882 n_write=137400 bw_util=0.2784
n_activity=1438939 dram_eff=0.5883
bk0: 19176a 2860928i bk1: 19176a 2867809i bk2: 18708a 2868778i bk3: 18698a 2872474i bk4: 17848a 2881755i bk5: 17840a 2882899i bk6: 16784a 2886617i bk7: 16788a 2892712i bk8: 16584a 2889276i bk9: 16584a 2893513i bk10: 17064a 2885562i bk11: 17060a 2891344i bk12: 18080a 2874038i bk13: 18080a 2879317i bk14: 18704a 2862040i bk15: 18708a 2866967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46128
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3040993 n_nop=2590969 n_act=13188 n_pre=13172 n_req=105916 n_rd=286064 n_write=137600 bw_util=0.2786
n_activity=1441696 dram_eff=0.5877
bk0: 19168a 2864464i bk1: 19172a 2869913i bk2: 18688a 2869833i bk3: 18684a 2875236i bk4: 17852a 2881831i bk5: 17860a 2886455i bk6: 16788a 2887997i bk7: 16776a 2893088i bk8: 16588a 2889878i bk9: 16584a 2891197i bk10: 16860a 2889052i bk11: 16860a 2893710i bk12: 18384a 2869794i bk13: 18384a 2875474i bk14: 18708a 2865733i bk15: 18708a 2868982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.45559

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52881, Miss = 35735, Miss_rate = 0.676, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[1]: Access = 52828, Miss = 35731, Miss_rate = 0.676, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[2]: Access = 52853, Miss = 35745, Miss_rate = 0.676, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[3]: Access = 52850, Miss = 35741, Miss_rate = 0.676, Pending_hits = 1421, Reservation_fails = 1
L2_cache_bank[4]: Access = 52875, Miss = 35759, Miss_rate = 0.676, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[5]: Access = 52863, Miss = 35754, Miss_rate = 0.676, Pending_hits = 1399, Reservation_fails = 1
L2_cache_bank[6]: Access = 52813, Miss = 35742, Miss_rate = 0.677, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[7]: Access = 52812, Miss = 35739, Miss_rate = 0.677, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[8]: Access = 52890, Miss = 35754, Miss_rate = 0.676, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[9]: Access = 52903, Miss = 35746, Miss_rate = 0.676, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[10]: Access = 52878, Miss = 35744, Miss_rate = 0.676, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[11]: Access = 52853, Miss = 35737, Miss_rate = 0.676, Pending_hits = 1420, Reservation_fails = 0
L2_cache_bank[12]: Access = 52828, Miss = 35735, Miss_rate = 0.676, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[13]: Access = 52853, Miss = 35729, Miss_rate = 0.676, Pending_hits = 1435, Reservation_fails = 1
L2_cache_bank[14]: Access = 52928, Miss = 35760, Miss_rate = 0.676, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 35755, Miss_rate = 0.676, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[16]: Access = 52866, Miss = 35735, Miss_rate = 0.676, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[17]: Access = 52841, Miss = 35736, Miss_rate = 0.676, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[18]: Access = 52840, Miss = 35737, Miss_rate = 0.676, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[19]: Access = 52865, Miss = 35734, Miss_rate = 0.676, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[20]: Access = 52928, Miss = 35759, Miss_rate = 0.676, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[21]: Access = 52928, Miss = 35757, Miss_rate = 0.676, Pending_hits = 1379, Reservation_fails = 0
L2_total_cache_accesses = 1163104
L2_total_cache_misses = 786364
L2_total_cache_miss_rate = 0.6761
L2_total_cache_pending_hits = 18525
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 357888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18215
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 408497
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 377849
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 784600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 378000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.087

icnt_total_pkts_mem_to_simt=3736464
icnt_total_pkts_simt_to_mem=2675104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57237
	minimum = 6
	maximum = 44
Network latency average = 8.44675
	minimum = 6
	maximum = 40
Slowest packet = 2235111
Flit latency average = 6.91467
	minimum = 6
	maximum = 36
Slowest flit = 6173064
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239058
	minimum = 0.0189174 (at node 5)
	maximum = 0.0283761 (at node 0)
Accepted packet rate average = 0.0239058
	minimum = 0.0189174 (at node 5)
	maximum = 0.0283761 (at node 0)
Injected flit rate average = 0.065888
	minimum = 0.0435922 (at node 5)
	maximum = 0.0873387 (at node 42)
Accepted flit rate average= 0.065888
	minimum = 0.060659 (at node 5)
	maximum = 0.0909885 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.7537 (25 samples)
	minimum = 6 (25 samples)
	maximum = 50.72 (25 samples)
Network latency average = 8.55796 (25 samples)
	minimum = 6 (25 samples)
	maximum = 47.24 (25 samples)
Flit latency average = 7.03481 (25 samples)
	minimum = 6 (25 samples)
	maximum = 43.48 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.0223675 (25 samples)
	minimum = 0.0177001 (25 samples)
	maximum = 0.0265499 (25 samples)
Accepted packet rate average = 0.0223675 (25 samples)
	minimum = 0.0177001 (25 samples)
	maximum = 0.0265499 (25 samples)
Injected flit rate average = 0.0616483 (25 samples)
	minimum = 0.0407865 (25 samples)
	maximum = 0.0817226 (25 samples)
Accepted flit rate average = 0.0616483 (25 samples)
	minimum = 0.0567567 (25 samples)
	maximum = 0.0851338 (25 samples)
Injected packet size average = 2.75616 (25 samples)
Accepted packet size average = 2.75616 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 24 sec (3864 sec)
gpgpu_simulation_rate = 186651 (inst/sec)
gpgpu_simulation_rate = 1861 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 26: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39021
gpu_sim_insn = 28848876
gpu_ipc =     739.3167
gpu_tot_sim_cycle = 7452653
gpu_tot_sim_insn = 750070776
gpu_tot_ipc =     100.6448
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 21598
partiton_reqs_in_parallel = 858462
partiton_reqs_in_parallel_total    = 36030054
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.9497
partiton_reqs_in_parallel_util = 858462
partiton_reqs_in_parallel_util_total    = 36030054
gpu_sim_cycle_parition_util = 39021
gpu_tot_sim_cycle_parition_util    = 1637732
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1163104
L2_BW  =     112.9606 GB/Sec
L2_BW_total  =      15.3840 GB/Sec
gpu_total_sim_rate=189459

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15059928
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 46592
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15056746
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15059928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
125501, 120603, 120819, 125216, 125530, 120654, 120836, 125212, 33852, 32489, 32597, 22885, 
gpgpu_n_tot_thrd_icount = 866305024
gpgpu_n_tot_w_icount = 27072032
gpgpu_n_stall_shd_mem = 55753
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 815984
gpgpu_n_mem_write_global = 393120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19921408
gpgpu_n_store_insn = 12383280
gpgpu_n_shmem_insn = 82037488
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1490944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 743
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:775027	W0_Idle:1062933	W0_Scoreboard:65905989	W1:1572480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10612680	W32:14886872
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6527872 {8:815984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 53464320 {136:393120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92104064 {40:196560,136:619424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144960 {8:393120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 497 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 7452652 
mrq_lat_table:534399 	85296 	58991 	130445 	159508 	124147 	71723 	35108 	11371 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	757529 	426818 	968 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	1060672 	46506 	273 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	682332 	131531 	2146 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	196560 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1948 	191 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  7.954397  7.669110  8.094655  7.989011  7.469565  7.396125  8.161039  8.037085  8.210191  7.937192  7.579693  7.685030  8.650735  8.599269  7.652445  7.855769 
dram[1]:  8.465896  8.428079  7.609626  7.488421  7.083669  6.791304  8.927557  8.536685  8.285347  8.229885  7.335617  7.279728  8.289907  7.987556  7.708595  7.344656 
dram[2]:  8.419573  8.198248  8.561974  8.311916  7.252838  7.289419  8.485135  7.805970  8.171103  7.787440  7.791515  7.329533  8.516285  8.404762  7.290616  7.060606 
dram[3]:  8.334076  8.466063  7.596154  7.856354  6.957426  6.915354  8.840845  8.100645  7.559203  7.778046  7.341743  7.342890  8.389548  8.125431  7.660657  7.295959 
dram[4]:  8.446953  8.334076  8.096811  7.872647  7.220942  7.023422  8.475000  7.985112  8.099246  7.795647  8.003750  7.713253  8.176129  8.191638  7.254016  7.268612 
dram[5]:  7.922162  7.879570  7.920218  7.988975  7.267650  7.109278  9.170940  8.914127  7.422811  7.762650  7.367089  7.250283  8.423628  8.301176  7.509356  7.145401 
dram[6]:  8.609871  8.106194  8.195702  8.355248  7.093814  7.209644  8.356680  8.239130  8.207644  7.895833  7.750605  7.740024  7.670000  7.509249  7.421105  7.260571 
dram[7]:  7.814301  7.933911  7.879348  7.550000  7.783937  7.404736  8.932039  8.634048  7.280138  7.068005  7.576212  7.296997  8.726928  8.573913  7.383000  7.201951 
dram[8]:  8.377574  8.181005  8.050000  8.072383  7.115625  6.990788  8.602137  8.545093  8.067430  7.884328  7.726737  7.797860  8.006961  8.026744  7.481256  7.162949 
dram[9]:  7.951116  8.002139  7.835676  7.667725  7.556416  7.487938  8.744565  8.686910  7.307604  7.274083  7.602549  7.663551  8.367272  8.208086  7.270624  7.286290 
dram[10]:  8.657408  8.588978  7.968097  8.238908  7.021583  6.924012  8.745924  8.521854  7.841780  7.542212  7.667459  7.631206  8.013621  7.861916  7.713981  7.482402 
average row locality = 1210988/154746 = 7.825650
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4908      4906      4877      4878      4675      4674      4282      4283      4365      4365      4366      4363      4771      4772      4923      4922 
dram[1]:      4905      4906      4801      4800      4752      4754      4283      4281      4366      4364      4372      4374      4775      4773      4923      4921 
dram[2]:      4989      4989      4801      4801      4753      4752      4277      4274      4367      4368      4374      4374      4772      4772      4859      4857 
dram[3]:      4988      4988      4796      4796      4752      4751      4275      4276      4368      4368      4361      4362      4776      4773      4858      4857 
dram[4]:      4988      4988      4795      4795      4686      4687      4361      4356      4367      4367      4362      4361      4768      4765      4859      4859 
dram[5]:      4910      4910      4868      4867      4687      4686      4358      4356      4363      4363      4361      4361      4771      4768      4858      4858 
dram[6]:      4909      4910      4866      4865      4671      4668      4363      4363      4363      4363      4361      4360      4693      4691      4940      4940 
dram[7]:      4904      4905      4870      4869      4671      4669      4360      4361      4313      4312      4442      4441      4693      4692      4939      4938 
dram[8]:      4904      4904      4866      4870      4647      4646      4363      4363      4313      4311      4441      4439      4692      4693      4940      4941 
dram[9]:      4986      4986      4869      4867      4647      4645      4356      4357      4315      4315      4442      4441      4693      4693      4861      4862 
dram[10]:      4984      4985      4864      4863      4648      4650      4357      4354      4316      4315      4389      4389      4772      4772      4862      4862 
total reads: 817868
bank skew: 4989/4274 = 1.17
chip skew: 74382/74326 = 1.00
number of total write accesses:
dram[0]:      2418      2418      2392      2392      2197      2197      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[1]:      2418      2418      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[2]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2366      2366 
dram[3]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2041      2041      2288      2288      2366      2366 
dram[4]:      2496      2496      2314      2314      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[5]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[6]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2210      2210      2444      2444 
dram[7]:      2418      2418      2379      2379      2210      2210      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[8]:      2418      2418      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[9]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2366      2366 
dram[10]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2067      2067      2288      2288      2366      2366 
total reads: 393120
bank skew: 2496/2002 = 1.25
chip skew: 35776/35724 = 1.00
average mf latency per bank:
dram[0]:        636       358       622       344       634       342       681       353       651       346       655       351       633       359       627       353
dram[1]:        638       359       625       351       630       334       680       355       652       346       651       351       633       359       627       353
dram[2]:        634       352       625       352       629       334       679       354       651       346       649       351       636       359       629       355
dram[3]:        632       352       626       351       629       333       678       356       655       346       651       353       638       360       629       357
dram[4]:        631       351       626       353       638       342       672       346       654       346       651       355       634       359       631       356
dram[5]:        639       355       621       343       638       343       673       346       653       347       652       353       633       359       629       356
dram[6]:        638       356       621       344       636       343       672       345       651       346       654       355       639       366       627       352
dram[7]:        635       356       621       343       635       344       676       346       656       355       649       347       638       368       626       351
dram[8]:        632       357       625       344       637       340       675       346       655       356       646       347       640       367       626       352
dram[9]:        629       351       624       343       636       341       672       346       653       351       646       347       638       368       634       358
dram[10]:        629       350       621       343       638       341       672       346       652       352       654       352       634       359       633       360
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113448 n_nop=2645450 n_act=13899 n_pre=13883 n_req=110054 n_rd=297320 n_write=142896 bw_util=0.2828
n_activity=1499847 dram_eff=0.587
bk0: 19632a 2931605i bk1: 19624a 2939260i bk2: 19508a 2932262i bk3: 19512a 2939601i bk4: 18700a 2946284i bk5: 18696a 2947113i bk6: 17128a 2956099i bk7: 17132a 2962431i bk8: 17460a 2954517i bk9: 17460a 2956764i bk10: 17464a 2954102i bk11: 17452a 2961409i bk12: 19084a 2938396i bk13: 19088a 2943778i bk14: 19692a 2924126i bk15: 19688a 2930100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ffa1b3fe140 :  mf: uid=16710187, sid09:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7452648), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113448 n_nop=2644974 n_act=14097 n_pre=14081 n_req=110074 n_rd=297400 n_write=142896 bw_util=0.2828
n_activity=1500575 dram_eff=0.5868
bk0: 19620a 2931904i bk1: 19624a 2938048i bk2: 19204a 2935967i bk3: 19200a 2940918i bk4: 19008a 2941781i bk5: 19016a 2943753i bk6: 17132a 2957057i bk7: 17124a 2961647i bk8: 17464a 2954970i bk9: 17456a 2959027i bk10: 17488a 2954509i bk11: 17496a 2961002i bk12: 19100a 2934527i bk13: 19092a 2942246i bk14: 19692a 2925940i bk15: 19684a 2931668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49521
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113448 n_nop=2645012 n_act=13968 n_pre=13952 n_req=110129 n_rd=297516 n_write=143000 bw_util=0.283
n_activity=1499395 dram_eff=0.5876
bk0: 19956a 2925908i bk1: 19956a 2934565i bk2: 19204a 2935030i bk3: 19204a 2942342i bk4: 19012a 2941553i bk5: 19008a 2942869i bk6: 17108a 2956180i bk7: 17096a 2962378i bk8: 17468a 2954444i bk9: 17472a 2957802i bk10: 17496a 2955011i bk11: 17496a 2961591i bk12: 19088a 2936213i bk13: 19088a 2943517i bk14: 19436a 2928912i bk15: 19428a 2933015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7ffa1b440440 :  mf: uid=16710188, sid09:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (7452652), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113448 n_nop=2644782 n_act=14204 n_pre=14188 n_req=110069 n_rd=297378 n_write=142896 bw_util=0.2828
n_activity=1500268 dram_eff=0.5869
bk0: 19952a 2926182i bk1: 19952a 2932150i bk2: 19184a 2935755i bk3: 19184a 2940114i bk4: 19008a 2940431i bk5: 19002a 2944620i bk6: 17100a 2957652i bk7: 17104a 2961209i bk8: 17472a 2952326i bk9: 17472a 2957753i bk10: 17444a 2957765i bk11: 17448a 2961763i bk12: 19104a 2934887i bk13: 19092a 2938654i bk14: 19432a 2927325i bk15: 19428a 2932826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49033
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113448 n_nop=2644938 n_act=14035 n_pre=14019 n_req=110114 n_rd=297456 n_write=143000 bw_util=0.2829
n_activity=1498396 dram_eff=0.5879
bk0: 19952a 2927364i bk1: 19952a 2933394i bk2: 19180a 2937754i bk3: 19180a 2940257i bk4: 18744a 2942548i bk5: 18748a 2946252i bk6: 17444a 2954015i bk7: 17424a 2957911i bk8: 17468a 2953539i bk9: 17468a 2957697i bk10: 17448a 2957576i bk11: 17444a 2962988i bk12: 19072a 2936128i bk13: 19060a 2944343i bk14: 19436a 2925696i bk15: 19436a 2932479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47647
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113448 n_nop=2644926 n_act=14131 n_pre=14115 n_req=110069 n_rd=297380 n_write=142896 bw_util=0.2828
n_activity=1500956 dram_eff=0.5867
bk0: 19640a 2929013i bk1: 19640a 2937677i bk2: 19472a 2934764i bk3: 19468a 2938529i bk4: 18748a 2945445i bk5: 18744a 2947449i bk6: 17432a 2954756i bk7: 17424a 2959082i bk8: 17452a 2951452i bk9: 17452a 2955459i bk10: 17444a 2956292i bk11: 17444a 2963061i bk12: 19084a 2937541i bk13: 19072a 2940890i bk14: 19432a 2929033i bk15: 19432a 2935799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48205
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113448 n_nop=2645128 n_act=14068 n_pre=14052 n_req=110050 n_rd=297304 n_write=142896 bw_util=0.2828
n_activity=1497012 dram_eff=0.5881
bk0: 19636a 2928908i bk1: 19640a 2936206i bk2: 19464a 2932186i bk3: 19460a 2938236i bk4: 18684a 2943058i bk5: 18672a 2948837i bk6: 17452a 2953233i bk7: 17452a 2960381i bk8: 17452a 2953217i bk9: 17452a 2956904i bk10: 17444a 2954060i bk11: 17440a 2963091i bk12: 18772a 2937915i bk13: 18764a 2944591i bk14: 19760a 2923385i bk15: 19760a 2928598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48877
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113448 n_nop=2644496 n_act=14174 n_pre=14158 n_req=110155 n_rd=297516 n_write=143104 bw_util=0.283
n_activity=1497832 dram_eff=0.5883
bk0: 19616a 2927435i bk1: 19620a 2937928i bk2: 19480a 2932985i bk3: 19476a 2938561i bk4: 18684a 2944485i bk5: 18676a 2945212i bk6: 17440a 2954748i bk7: 17444a 2957670i bk8: 17252a 2953815i bk9: 17248a 2957528i bk10: 17768a 2951121i bk11: 17764a 2957432i bk12: 18772a 2939179i bk13: 18768a 2945367i bk14: 19756a 2926401i bk15: 19752a 2928364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48132
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113448 n_nop=2645182 n_act=14027 n_pre=14011 n_req=110057 n_rd=297332 n_write=142896 bw_util=0.2828
n_activity=1497584 dram_eff=0.5879
bk0: 19616a 2932326i bk1: 19616a 2938434i bk2: 19464a 2934969i bk3: 19480a 2938743i bk4: 18588a 2946392i bk5: 18584a 2949069i bk6: 17452a 2951994i bk7: 17452a 2957231i bk8: 17252a 2955304i bk9: 17244a 2958647i bk10: 17764a 2952498i bk11: 17756a 2957378i bk12: 18768a 2936609i bk13: 18772a 2943650i bk14: 19760a 2922242i bk15: 19764a 2929608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49351
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113448 n_nop=2644928 n_act=14150 n_pre=14134 n_req=110059 n_rd=297340 n_write=142896 bw_util=0.2828
n_activity=1497683 dram_eff=0.5879
bk0: 19944a 2925569i bk1: 19944a 2932746i bk2: 19476a 2933548i bk3: 19468a 2937559i bk4: 18588a 2947041i bk5: 18580a 2948516i bk6: 17424a 2952650i bk7: 17428a 2958961i bk8: 17260a 2955156i bk9: 17260a 2959788i bk10: 17768a 2951363i bk11: 17764a 2957597i bk12: 18772a 2939836i bk13: 18772a 2945326i bk14: 19444a 2927297i bk15: 19448a 2932104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48376
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3113448 n_nop=2644844 n_act=13994 n_pre=13978 n_req=110158 n_rd=297528 n_write=143104 bw_util=0.2831
n_activity=1500410 dram_eff=0.5873
bk0: 19936a 2929498i bk1: 19940a 2934766i bk2: 19456a 2934862i bk3: 19452a 2940162i bk4: 18592a 2946924i bk5: 18600a 2951636i bk6: 17428a 2954050i bk7: 17416a 2959353i bk8: 17264a 2955804i bk9: 17260a 2957412i bk10: 17556a 2954900i bk11: 17556a 2959871i bk12: 19088a 2935399i bk13: 19088a 2941306i bk14: 19448a 2931052i bk15: 19448a 2934344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47719

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54994, Miss = 37167, Miss_rate = 0.676, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[1]: Access = 54940, Miss = 37163, Miss_rate = 0.676, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[2]: Access = 54966, Miss = 37177, Miss_rate = 0.676, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[3]: Access = 54964, Miss = 37173, Miss_rate = 0.676, Pending_hits = 1428, Reservation_fails = 1
L2_cache_bank[4]: Access = 54990, Miss = 37192, Miss_rate = 0.676, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[5]: Access = 54977, Miss = 37187, Miss_rate = 0.676, Pending_hits = 1408, Reservation_fails = 1
L2_cache_bank[6]: Access = 54925, Miss = 37174, Miss_rate = 0.677, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[7]: Access = 54925, Miss = 37171, Miss_rate = 0.677, Pending_hits = 1408, Reservation_fails = 0
L2_cache_bank[8]: Access = 55005, Miss = 37186, Miss_rate = 0.676, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[9]: Access = 55018, Miss = 37178, Miss_rate = 0.676, Pending_hits = 1448, Reservation_fails = 0
L2_cache_bank[10]: Access = 54992, Miss = 37176, Miss_rate = 0.676, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[11]: Access = 54966, Miss = 37169, Miss_rate = 0.676, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[12]: Access = 54940, Miss = 37166, Miss_rate = 0.676, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[13]: Access = 54966, Miss = 37160, Miss_rate = 0.676, Pending_hits = 1444, Reservation_fails = 1
L2_cache_bank[14]: Access = 55044, Miss = 37192, Miss_rate = 0.676, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[15]: Access = 55044, Miss = 37187, Miss_rate = 0.676, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[16]: Access = 54979, Miss = 37166, Miss_rate = 0.676, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[17]: Access = 54953, Miss = 37167, Miss_rate = 0.676, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[18]: Access = 54953, Miss = 37169, Miss_rate = 0.676, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[19]: Access = 54979, Miss = 37166, Miss_rate = 0.676, Pending_hits = 1417, Reservation_fails = 0
L2_cache_bank[20]: Access = 55044, Miss = 37192, Miss_rate = 0.676, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[21]: Access = 55044, Miss = 37190, Miss_rate = 0.676, Pending_hits = 1387, Reservation_fails = 0
L2_total_cache_accesses = 1209608
L2_total_cache_misses = 817868
L2_total_cache_miss_rate = 0.6761
L2_total_cache_pending_hits = 18675
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 372738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18365
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 424881
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 392969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 815984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.089

icnt_total_pkts_mem_to_simt=3885824
icnt_total_pkts_simt_to_mem=2782088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53893
	minimum = 6
	maximum = 50
Network latency average = 8.40642
	minimum = 6
	maximum = 43
Slowest packet = 2326922
Flit latency average = 6.86453
	minimum = 6
	maximum = 39
Slowest flit = 6418741
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023836
	minimum = 0.0188621 (at node 0)
	maximum = 0.0282932 (at node 7)
Accepted packet rate average = 0.023836
	minimum = 0.0188621 (at node 0)
	maximum = 0.0282932 (at node 7)
Injected flit rate average = 0.0656955
	minimum = 0.0434649 (at node 0)
	maximum = 0.0870835 (at node 42)
Accepted flit rate average= 0.0656955
	minimum = 0.0604818 (at node 0)
	maximum = 0.0907227 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.74544 (26 samples)
	minimum = 6 (26 samples)
	maximum = 50.6923 (26 samples)
Network latency average = 8.55213 (26 samples)
	minimum = 6 (26 samples)
	maximum = 47.0769 (26 samples)
Flit latency average = 7.02826 (26 samples)
	minimum = 6 (26 samples)
	maximum = 43.3077 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.022424 (26 samples)
	minimum = 0.0177448 (26 samples)
	maximum = 0.026617 (26 samples)
Accepted packet rate average = 0.022424 (26 samples)
	minimum = 0.0177448 (26 samples)
	maximum = 0.026617 (26 samples)
Injected flit rate average = 0.0618039 (26 samples)
	minimum = 0.0408895 (26 samples)
	maximum = 0.0819288 (26 samples)
Accepted flit rate average = 0.0618039 (26 samples)
	minimum = 0.0569 (26 samples)
	maximum = 0.0853487 (26 samples)
Injected packet size average = 2.75615 (26 samples)
Accepted packet size average = 2.75615 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 59 sec (3959 sec)
gpgpu_simulation_rate = 189459 (inst/sec)
gpgpu_simulation_rate = 1882 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 27: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 27 
gpu_sim_cycle = 38855
gpu_sim_insn = 28848876
gpu_ipc =     742.4753
gpu_tot_sim_cycle = 7713658
gpu_tot_sim_insn = 778919652
gpu_tot_ipc =     100.9793
gpu_tot_issued_cta = 1728
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 21791
partiton_reqs_in_parallel = 854810
partiton_reqs_in_parallel_total    = 36888516
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.8931
partiton_reqs_in_parallel_util = 854810
partiton_reqs_in_parallel_util_total    = 36888516
gpu_sim_cycle_parition_util = 38855
gpu_tot_sim_cycle_parition_util    = 1676753
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1209608
L2_BW  =     113.4432 GB/Sec
L2_BW_total  =      15.4349 GB/Sec
gpu_total_sim_rate=192278

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15639156
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 48384
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15635974
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15639156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
130328, 125242, 125466, 130031, 130357, 125297, 125483, 130020, 33852, 32489, 32597, 22885, 
gpgpu_n_tot_thrd_icount = 899624448
gpgpu_n_tot_w_icount = 28113264
gpgpu_n_stall_shd_mem = 55797
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 847368
gpgpu_n_mem_write_global = 408240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20687616
gpgpu_n_store_insn = 12859560
gpgpu_n_shmem_insn = 85192776
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1548288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 787
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:805234	W0_Idle:1078327	W0_Scoreboard:67030421	W1:1632960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11020860	W32:15459444
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6778944 {8:847368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55520640 {136:408240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95646528 {40:204120,136:643248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265920 {8:408240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 487 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 7713657 
mrq_lat_table:556007 	89374 	61554 	134884 	165027 	128683 	74404 	36217 	11462 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	790517 	440305 	997 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	1104969 	48696 	285 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	708701 	136470 	2222 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	211680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2023 	193 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.154341  7.865563  8.268641  8.162337  7.649839  7.575532  8.366198  8.240857  8.405779  8.130013  7.755530  7.861866  8.873188  8.821129  7.821904  8.043158 
dram[1]:  8.671608  8.633371  7.777661  7.655602  7.261216  6.964627  9.139860  8.745649  8.460177  8.404523  7.510135  7.453631  8.488453  8.183742  7.878351  7.512291 
dram[2]:  8.627081  8.403243  8.734911  8.483908  7.432653  7.469744  8.693742  8.007362  8.366250  7.978546  7.970131  7.503937  8.737218  8.624413  7.454816  7.237223 
dram[3]:  8.540659  8.674108  7.764211  8.026115  7.133203  7.090555  9.052705  8.305344  7.711982  7.931280  7.516968  7.518100  8.588785  8.322763  7.843260  7.460238 
dram[4]:  8.654788  8.540659  8.267938  8.042530  7.399586  7.199396  8.686122  8.190943  8.273177  7.967857  8.184729  7.891924  8.393143  8.408935  7.432673  7.447421 
dram[5]:  8.121665  8.078556  8.091496  8.160695  7.446875  7.286442  9.388499  9.129604  7.575312  7.915977  7.542565  7.424581  8.623240  8.500000  7.690574  7.308666 
dram[6]:  8.816917  8.307860  8.387277  8.528944  7.271152  7.388601  8.566496  8.447667  8.382206  8.049338  7.929594  7.918951  7.861050  7.698821  7.603568  7.441319 
dram[7]:  8.012645  8.133690  8.050322  7.718686  7.969832  7.586170  9.147541  8.846764  7.430023  7.217105  7.756264  7.474204  8.925466  8.771673  7.565089  7.353787 
dram[8]:  8.582393  8.383682  8.240131  8.244517  7.292482  7.165992  8.814474  8.756863  8.218477  8.055079  7.908246  7.980070  8.200913  8.220824  7.664336  7.342584 
dram[9]:  8.153200  8.204858  8.006390  7.837330  7.738798  7.669556  8.958501  8.900266  7.456398  7.422773  7.782857  7.844470  8.563766  8.403509  7.419960  7.465209 
dram[10]:  8.867579  8.798414  8.139762  8.412094  7.197155  7.098197  8.959840  8.733682  7.991505  7.691589  7.846604  7.810023  8.210056  8.057017  7.880378  7.647658 
average row locality = 1257612/156992 = 8.010675
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5097      5095      5061      5062      4848      4847      4455      4456      4531      4531      4528      4525      4963      4964      5115      5114 
dram[1]:      5094      5095      4982      4981      4928      4930      4456      4454      4532      4530      4535      4537      4967      4965      5115      5113 
dram[2]:      5181      5181      4982      4982      4929      4928      4450      4447      4533      4534      4537      4537      4964      4964      5048      5046 
dram[3]:      5180      5180      4977      4977      4928      4927      4448      4449      4534      4534      4524      4525      4968      4965      5047      5046 
dram[4]:      5180      5180      4976      4976      4860      4861      4537      4532      4533      4533      4525      4524      4960      4957      5048      5048 
dram[5]:      5099      5099      5051      5050      4861      4860      4534      4532      4529      4529      4524      4524      4963      4960      5047      5047 
dram[6]:      5098      5099      5049      5048      4845      4842      4539      4539      4529      4529      4524      4523      4882      4880      5132      5132 
dram[7]:      5093      5094      5053      5052      4845      4843      4536      4537      4477      4476      4608      4607      4882      4881      5131      5130 
dram[8]:      5093      5093      5049      5053      4820      4819      4539      4539      4477      4475      4607      4605      4881      4882      5132      5133 
dram[9]:      5178      5178      5052      5050      4820      4818      4532      4533      4478      4478      4608      4607      4882      4882      5050      5051 
dram[10]:      5176      5177      5047      5046      4821      4823      4533      4530      4479      4478      4553      4553      4964      4964      5051      5051 
total reads: 849372
bank skew: 5181/4447 = 1.17
chip skew: 77246/77190 = 1.00
number of total write accesses:
dram[0]:      2511      2511      2480      2480      2274      2274      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[1]:      2511      2511      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[2]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2459      2459 
dram[3]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2121      2121      2384      2384      2459      2459 
dram[4]:      2592      2592      2399      2399      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[5]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[6]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2303      2303      2540      2540 
dram[7]:      2511      2511      2466      2466      2288      2288      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[8]:      2511      2511      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[9]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2459      2459 
dram[10]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2148      2148      2384      2384      2459      2459 
total reads: 408240
bank skew: 2592/2079 = 1.25
chip skew: 37152/37098 = 1.00
average mf latency per bank:
dram[0]:        621       353       607       340       620       338       663       347       635       342       639       346       616       353       612       348
dram[1]:        623       354       611       346       616       330       662       350       636       341       635       346       617       353       612       348
dram[2]:        619       347       611       348       615       330       662       349       635       341       634       346       620       354       614       350
dram[3]:        617       347       612       346       615       329       660       350       639       342       635       348       621       354       613       352
dram[4]:        616       346       611       348       623       338       654       341       638       341       635       350       618       354       615       350
dram[5]:        623       350       607       339       624       339       655       341       637       342       636       348       617       353       614       351
dram[6]:        623       351       607       340       621       338       655       340       635       341       638       350       622       360       612       347
dram[7]:        619       351       607       339       621       339       658       341       640       349       634       342       622       362       611       346
dram[8]:        617       352       611       340       623       336       658       341       639       350       631       342       623       361       610       347
dram[9]:        614       346       610       338       622       337       655       341       637       346       631       342       621       362       618       353
dram[10]:        614       345       606       339       624       337       655       341       637       347       638       347       618       354       617       355
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3185595 n_nop=2700261 n_act=14095 n_pre=14079 n_req=114290 n_rd=308768 n_write=148392 bw_util=0.287
n_activity=1555732 dram_eff=0.5877
bk0: 20388a 2996970i bk1: 20380a 3005179i bk2: 20244a 2997934i bk3: 20248a 3005545i bk4: 19392a 3013008i bk5: 19388a 3013406i bk6: 17820a 3022731i bk7: 17824a 3029288i bk8: 18124a 3020935i bk9: 18124a 3023187i bk10: 18112a 3020625i bk11: 18100a 3028106i bk12: 19852a 3003784i bk13: 19856a 3009793i bk14: 20460a 2989052i bk15: 20456a 2995602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51729
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ffa1bb3f270 :  mf: uid=17352832, sid15:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7713657), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3185595 n_nop=2699758 n_act=14303 n_pre=14287 n_req=114312 n_rd=308855 n_write=148392 bw_util=0.2871
n_activity=1556674 dram_eff=0.5875
bk0: 20376a 2997319i bk1: 20380a 3004348i bk2: 19928a 3001865i bk3: 19923a 3007234i bk4: 19712a 3008406i bk5: 19720a 3009746i bk6: 17824a 3023626i bk7: 17816a 3027734i bk8: 18128a 3021592i bk9: 18120a 3025874i bk10: 18140a 3021300i bk11: 18148a 3028258i bk12: 19868a 2999901i bk13: 19860a 3007545i bk14: 20460a 2991183i bk15: 20452a 2996822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3185595 n_nop=2699815 n_act=14164 n_pre=14148 n_req=114367 n_rd=308972 n_write=148496 bw_util=0.2872
n_activity=1554977 dram_eff=0.5884
bk0: 20724a 2991559i bk1: 20724a 3000199i bk2: 19928a 3000860i bk3: 19928a 3008615i bk4: 19716a 3008344i bk5: 19712a 3009255i bk6: 17800a 3022463i bk7: 17788a 3029295i bk8: 18132a 3020945i bk9: 18136a 3024041i bk10: 18148a 3021566i bk11: 18148a 3028196i bk12: 19856a 3001351i bk13: 19856a 3009244i bk14: 20192a 2994221i bk15: 20184a 2998641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48485
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3185595 n_nop=2699559 n_act=14412 n_pre=14396 n_req=114307 n_rd=308836 n_write=148392 bw_util=0.2871
n_activity=1556087 dram_eff=0.5877
bk0: 20720a 2991571i bk1: 20720a 2998179i bk2: 19908a 3001422i bk3: 19908a 3005956i bk4: 19712a 3006770i bk5: 19708a 3011099i bk6: 17792a 3024229i bk7: 17796a 3027529i bk8: 18136a 3018651i bk9: 18136a 3024621i bk10: 18096a 3024558i bk11: 18100a 3028722i bk12: 19872a 3000050i bk13: 19860a 3004005i bk14: 20188a 2992869i bk15: 20184a 2997938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5008
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3185595 n_nop=2699721 n_act=14233 n_pre=14217 n_req=114356 n_rd=308920 n_write=148504 bw_util=0.2872
n_activity=1554392 dram_eff=0.5886
bk0: 20720a 2992995i bk1: 20720a 2999106i bk2: 19904a 3003715i bk3: 19904a 3006219i bk4: 19440a 3009213i bk5: 19444a 3012922i bk6: 18148a 3020399i bk7: 18128a 3024734i bk8: 18132a 3020008i bk9: 18132a 3024071i bk10: 18100a 3024234i bk11: 18096a 3029679i bk12: 19840a 3001100i bk13: 19828a 3010017i bk14: 20192a 2991225i bk15: 20192a 2998252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48747
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3185595 n_nop=2699705 n_act=14339 n_pre=14323 n_req=114307 n_rd=308836 n_write=148392 bw_util=0.2871
n_activity=1556662 dram_eff=0.5874
bk0: 20396a 2994601i bk1: 20396a 3003520i bk2: 20204a 3000861i bk3: 20200a 3004127i bk4: 19444a 3011939i bk5: 19440a 3013986i bk6: 18136a 3021100i bk7: 18128a 3025792i bk8: 18116a 3017921i bk9: 18116a 3021640i bk10: 18096a 3022793i bk11: 18096a 3030082i bk12: 19852a 3002877i bk13: 19840a 3006436i bk14: 20188a 2994245i bk15: 20188a 3001338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4945
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3185595 n_nop=2699919 n_act=14270 n_pre=14254 n_req=114288 n_rd=308760 n_write=148392 bw_util=0.287
n_activity=1553021 dram_eff=0.5887
bk0: 20392a 2994221i bk1: 20396a 3002197i bk2: 20196a 2998190i bk3: 20192a 3004348i bk4: 19380a 3009739i bk5: 19368a 3015332i bk6: 18156a 3019657i bk7: 18156a 3027445i bk8: 18116a 3019756i bk9: 18116a 3023175i bk10: 18096a 3020491i bk11: 18092a 3029733i bk12: 19528a 3003314i bk13: 19520a 3010457i bk14: 20528a 2988916i bk15: 20528a 2993965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49873
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7ffa1bb62160 :  mf: uid=17352831, sid15:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (7713654), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3185595 n_nop=2699255 n_act=14384 n_pre=14368 n_req=114397 n_rd=308980 n_write=148608 bw_util=0.2873
n_activity=1553790 dram_eff=0.589
bk0: 20372a 2992724i bk1: 20376a 3003960i bk2: 20212a 2998782i bk3: 20208a 3004357i bk4: 19380a 3011073i bk5: 19372a 3011726i bk6: 18144a 3021118i bk7: 18148a 3024478i bk8: 17908a 3020166i bk9: 17904a 3024200i bk10: 18432a 3017763i bk11: 18428a 3023945i bk12: 19528a 3004687i bk13: 19524a 3011073i bk14: 20524a 2991691i bk15: 20520a 2993528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49292
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3185595 n_nop=2699973 n_act=14229 n_pre=14213 n_req=114295 n_rd=308788 n_write=148392 bw_util=0.287
n_activity=1553385 dram_eff=0.5886
bk0: 20372a 2997515i bk1: 20372a 3004691i bk2: 20196a 3000893i bk3: 20212a 3004892i bk4: 19280a 3012790i bk5: 19276a 3015482i bk6: 18156a 3018235i bk7: 18156a 3023350i bk8: 17908a 3021706i bk9: 17900a 3025402i bk10: 18428a 3019359i bk11: 18420a 3024102i bk12: 19524a 3001635i bk13: 19528a 3009627i bk14: 20528a 2987195i bk15: 20532a 2995119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50454
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3185595 n_nop=2699711 n_act=14360 n_pre=14344 n_req=114295 n_rd=308788 n_write=148392 bw_util=0.287
n_activity=1553879 dram_eff=0.5884
bk0: 20712a 2991158i bk1: 20712a 2998776i bk2: 20208a 2999269i bk3: 20200a 3003722i bk4: 19280a 3013606i bk5: 19272a 3015069i bk6: 18128a 3018963i bk7: 18132a 3025621i bk8: 17912a 3021929i bk9: 17912a 3026689i bk10: 18432a 3017699i bk11: 18428a 3024280i bk12: 19528a 3005381i bk13: 19528a 3011099i bk14: 20200a 2992698i bk15: 20204a 2997634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4943
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3185595 n_nop=2699611 n_act=14204 n_pre=14188 n_req=114398 n_rd=308984 n_write=148608 bw_util=0.2873
n_activity=1556358 dram_eff=0.588
bk0: 20704a 2994801i bk1: 20708a 3000657i bk2: 20188a 3000702i bk3: 20184a 3006128i bk4: 19284a 3013956i bk5: 19292a 3018466i bk6: 18132a 3020098i bk7: 18120a 3025850i bk8: 17916a 3022094i bk9: 17912a 3024518i bk10: 18212a 3021684i bk11: 18212a 3026542i bk12: 19856a 3000731i bk13: 19856a 3006806i bk14: 20204a 2996316i bk15: 20204a 2999395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57107, Miss = 38598, Miss_rate = 0.676, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[1]: Access = 57052, Miss = 38594, Miss_rate = 0.676, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[2]: Access = 57079, Miss = 38609, Miss_rate = 0.676, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[3]: Access = 57078, Miss = 38605, Miss_rate = 0.676, Pending_hits = 1432, Reservation_fails = 1
L2_cache_bank[4]: Access = 57105, Miss = 38624, Miss_rate = 0.676, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[5]: Access = 57092, Miss = 38619, Miss_rate = 0.676, Pending_hits = 1411, Reservation_fails = 1
L2_cache_bank[6]: Access = 57038, Miss = 38606, Miss_rate = 0.677, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[7]: Access = 57037, Miss = 38603, Miss_rate = 0.677, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[8]: Access = 57119, Miss = 38619, Miss_rate = 0.676, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[9]: Access = 57133, Miss = 38611, Miss_rate = 0.676, Pending_hits = 1451, Reservation_fails = 0
L2_cache_bank[10]: Access = 57106, Miss = 38608, Miss_rate = 0.676, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[11]: Access = 57079, Miss = 38601, Miss_rate = 0.676, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[12]: Access = 57052, Miss = 38598, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[13]: Access = 57079, Miss = 38592, Miss_rate = 0.676, Pending_hits = 1447, Reservation_fails = 1
L2_cache_bank[14]: Access = 57160, Miss = 38625, Miss_rate = 0.676, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[15]: Access = 57160, Miss = 38620, Miss_rate = 0.676, Pending_hits = 1435, Reservation_fails = 0
L2_cache_bank[16]: Access = 57093, Miss = 38598, Miss_rate = 0.676, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[17]: Access = 57066, Miss = 38599, Miss_rate = 0.676, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[18]: Access = 57065, Miss = 38600, Miss_rate = 0.676, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[19]: Access = 57092, Miss = 38597, Miss_rate = 0.676, Pending_hits = 1421, Reservation_fails = 0
L2_cache_bank[20]: Access = 57160, Miss = 38624, Miss_rate = 0.676, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[21]: Access = 57160, Miss = 38622, Miss_rate = 0.676, Pending_hits = 1389, Reservation_fails = 0
L2_total_cache_accesses = 1256112
L2_total_cache_misses = 849372
L2_total_cache_miss_rate = 0.6762
L2_total_cache_pending_hits = 18743
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 387670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18433
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 441265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408089
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 847368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.090

icnt_total_pkts_mem_to_simt=4035184
icnt_total_pkts_simt_to_mem=2889072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57549
	minimum = 6
	maximum = 44
Network latency average = 8.4547
	minimum = 6
	maximum = 42
Slowest packet = 2421237
Flit latency average = 6.92505
	minimum = 6
	maximum = 38
Slowest flit = 6673921
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239378
	minimum = 0.0189427 (at node 0)
	maximum = 0.0284141 (at node 15)
Accepted packet rate average = 0.0239378
	minimum = 0.0189427 (at node 0)
	maximum = 0.0284141 (at node 15)
Injected flit rate average = 0.0659762
	minimum = 0.0436506 (at node 0)
	maximum = 0.0874556 (at node 42)
Accepted flit rate average= 0.0659762
	minimum = 0.0607402 (at node 0)
	maximum = 0.0911103 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.73915 (27 samples)
	minimum = 6 (27 samples)
	maximum = 50.4444 (27 samples)
Network latency average = 8.54852 (27 samples)
	minimum = 6 (27 samples)
	maximum = 46.8889 (27 samples)
Flit latency average = 7.02444 (27 samples)
	minimum = 6 (27 samples)
	maximum = 43.1111 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.02248 (27 samples)
	minimum = 0.0177892 (27 samples)
	maximum = 0.0266835 (27 samples)
Accepted packet rate average = 0.02248 (27 samples)
	minimum = 0.0177892 (27 samples)
	maximum = 0.0266835 (27 samples)
Injected flit rate average = 0.0619584 (27 samples)
	minimum = 0.0409918 (27 samples)
	maximum = 0.0821335 (27 samples)
Accepted flit rate average = 0.0619584 (27 samples)
	minimum = 0.0570422 (27 samples)
	maximum = 0.0855621 (27 samples)
Injected packet size average = 2.75615 (27 samples)
Accepted packet size average = 2.75615 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 7 min, 31 sec (4051 sec)
gpgpu_simulation_rate = 192278 (inst/sec)
gpgpu_simulation_rate = 1904 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 28: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 39016
gpu_sim_insn = 28848876
gpu_ipc =     739.4114
gpu_tot_sim_cycle = 7974824
gpu_tot_sim_insn = 807768528
gpu_tot_ipc =     101.2898
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 22242
partiton_reqs_in_parallel = 858352
partiton_reqs_in_parallel_total    = 37743326
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.8404
partiton_reqs_in_parallel_util = 858352
partiton_reqs_in_parallel_util_total    = 37743326
gpu_sim_cycle_parition_util = 39016
gpu_tot_sim_cycle_parition_util    = 1715608
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1256112
L2_BW  =     112.9751 GB/Sec
L2_BW_total  =      15.4821 GB/Sec
gpu_total_sim_rate=195207

========= Core cache stats =========
L1I_cache:

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
	L1I_total_cache_accesses = 16218384
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 50176
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0325
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16215202
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16218384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
135156, 129878, 130113, 134847, 135188, 129930, 130130, 134842, 38689, 37131, 37254, 24084, 
gpgpu_n_tot_thrd_icount = 932943872
gpgpu_n_tot_w_icount = 29154496
gpgpu_n_stall_shd_mem = 55829
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 878752
gpgpu_n_mem_write_global = 423360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 21453824
gpgpu_n_store_insn = 13335840
gpgpu_n_shmem_insn = 88348064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1605632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 819
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:835425	W0_Idle:1094069	W0_Scoreboard:68171140	W1:1693440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11429040	W32:16032016
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7030016 {8:878752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57576960 {136:423360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99188992 {40:211680,136:667072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386880 {8:423360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 477 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 7974823 
mrq_lat_table:575237 	91876 	63686 	140336 	172056 	134068 	77801 	37694 	11482 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	819118 	458195 	1010 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	35 	1149381 	50774 	298 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	735371 	141122 	2284 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	226800 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2099 	195 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.026449  7.680623  8.155209  8.006135  7.513706  7.459677  8.223573  8.087216  8.263095  7.987342  7.631347  7.713170  8.709049  8.621315  7.681862  7.934870 
dram[1]:  8.544962  8.490850  7.670671  7.556213  7.079514  6.771019  9.013315  8.598475  8.353790  8.321342  7.370607  7.333686  8.277475  7.996845  7.779961  7.406922 
dram[2]:  8.494205  8.250768  8.619798  8.402412  7.222328  7.214490  8.593392  7.887981  8.226303  7.811024  7.761211  7.364893  8.543820  8.420819  7.361400  7.130156 
dram[3]:  8.395833  8.484211  7.688755  7.952233  6.975115  6.935839  8.884362  8.206310  7.630769  7.855204  7.421959  7.375401  8.443952  8.142398  7.695351  7.283708 
dram[4]:  8.502110  8.360996  8.180555  7.984359  7.238791  7.040758  8.470085  7.976985  8.158637  7.818694  8.009292  7.773394  8.225108  8.186422  7.368371  7.368371 
dram[5]:  8.012183  7.907815  7.923858  7.987718  7.296660  7.120805  9.184106  8.921493  7.517877  7.822999  7.413979  7.257895  8.533109  8.342481  7.509653  7.131073 
dram[6]:  8.719337  8.169772  8.265890  8.398277  7.119116  7.199223  8.400726  8.270560  8.300240  7.948453  7.790960  7.798643  7.736732  7.584694  7.480715  7.342567 
dram[7]:  7.925628  7.974722  7.901822  7.593385  7.825766  7.438755  9.007792  8.660424  7.406724  7.142260  7.638919  7.359375  8.788416  8.604167  7.416977  7.181572 
dram[8]:  8.425214  8.206036  8.145094  8.149269  7.205681  7.019084  8.609181  8.556104  8.139452  7.910776  7.712882  7.813053  8.071661  8.072747  7.523179  7.236579 
dram[9]:  8.001987  7.986125  7.892821  7.688670  7.608066  7.543590  8.785805  8.731738  7.384865  7.353068  7.630670  7.687704  8.448864  8.279510  7.273832  7.315790 
dram[10]:  8.643777  8.580404  8.001025  8.271474  7.075000  6.982922  8.831847  8.598015  7.907407  7.539735  7.734149  7.682873  7.970650  7.798975  7.745274  7.470250 
average row locality = 1304236/165744 = 7.868979
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5286      5284      5253      5254      5035      5034      4612      4613      4701      4701      4702      4699      5139      5140      5302      5301 
dram[1]:      5283      5284      5171      5170      5118      5120      4613      4611      4702      4700      4709      4711      5143      5141      5302      5300 
dram[2]:      5373      5373      5171      5171      5119      5118      4607      4604      4703      4704      4711      4711      5140      5140      5233      5231 
dram[3]:      5372      5372      5166      5166      5118      5117      4605      4606      4704      4704      4697      4698      5144      5141      5232      5231 
dram[4]:      5372      5372      5165      5165      5047      5048      4697      4692      4703      4703      4698      4697      5136      5133      5233      5233 
dram[5]:      5288      5288      5243      5242      5048      5047      4694      4692      4699      4699      4697      4697      5139      5136      5232      5232 
dram[6]:      5287      5288      5241      5240      5031      5028      4699      4699      4699      4699      4697      4696      5055      5053      5320      5320 
dram[7]:      5282      5283      5245      5244      5031      5029      4696      4697      4645      4644      4784      4783      5055      5054      5319      5318 
dram[8]:      5282      5282      5241      5245      5005      5004      4699      4699      4645      4643      4783      4781      5054      5055      5320      5321 
dram[9]:      5370      5370      5244      5242      5005      5003      4692      4693      4647      4647      4784      4783      5055      5055      5235      5236 
dram[10]:      5368      5369      5239      5238      5006      5008      4693      4690      4648      4647      4727      4727      5140      5140      5236      5236 
total reads: 880876
bank skew: 5373/4604 = 1.17
chip skew: 80112/80052 = 1.00
number of total write accesses:
dram[0]:      2604      2604      2576      2576      2366      2366      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[1]:      2604      2604      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[2]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2548      2548 
dram[3]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2198      2198      2464      2464      2548      2548 
dram[4]:      2688      2688      2492      2492      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[5]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[6]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2380      2380      2632      2632 
dram[7]:      2604      2604      2562      2562      2380      2380      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[8]:      2604      2604      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[9]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2548      2548 
dram[10]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2226      2226      2464      2464      2548      2548 
total reads: 423360
bank skew: 2688/2156 = 1.25
chip skew: 38528/38472 = 1.00
average mf latency per bank:
dram[0]:        606       348       593       335       604       333       648       343       620       337       624       342       604       349       598       343
dram[1]:        609       350       597       341       601       326       647       346       621       337       620       341       604       349       598       343
dram[2]:        605       343       597       343       600       326       647       345       620       337       619       342       607       349       600       346
dram[3]:        603       343       598       342       600       325       645       346       624       337       621       343       608       350       599       348
dram[4]:        602       342       597       343       608       333       640       337       623       337       620       345       605       350       602       346
dram[5]:        609       345       593       335       608       334       640       337       622       338       621       343       604       349       600       347
dram[6]:        609       347       593       335       606       334       640       336       621       337       623       345       609       356       598       343
dram[7]:        605       346       593       334       606       335       643       337       625       345       619       338       609       357       597       342
dram[8]:        603       347       597       336       607       331       643       337       624       346       616       338       610       357       597       342
dram[9]:        600       342       596       334       607       332       640       337       622       341       616       337       608       358       604       348
dram[10]:        600       341       592       334       608       332       640       337       622       343       623       342       605       350       603       350
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3258041 n_nop=2754183 n_act=14881 n_pre=14865 n_req=118528 n_rd=320224 n_write=153888 bw_util=0.291
n_activity=1615461 dram_eff=0.587
bk0: 21144a 3062742i bk1: 21136a 3070439i bk2: 21012a 3062960i bk3: 21016a 3070946i bk4: 20140a 3078234i bk5: 20136a 3078861i bk6: 18448a 3089257i bk7: 18452a 3095504i bk8: 18804a 3086796i bk9: 18804a 3089231i bk10: 18808a 3086952i bk11: 18796a 3094134i bk12: 20556a 3069449i bk13: 20560a 3075636i bk14: 21208a 3054293i bk15: 21204a 3060934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53868
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ffa102598a0 :  mf: uid=17995474, sid25:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7974821), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3258041 n_nop=2753667 n_act=15095 n_pre=15079 n_req=118550 n_rd=320312 n_write=153888 bw_util=0.2911
n_activity=1615704 dram_eff=0.587
bk0: 21132a 3062559i bk1: 21136a 3069717i bk2: 20684a 3067129i bk3: 20680a 3072360i bk4: 20472a 3073242i bk5: 20480a 3074668i bk6: 18452a 3090125i bk7: 18444a 3094197i bk8: 18808a 3087819i bk9: 18800a 3092463i bk10: 18836a 3087289i bk11: 18844a 3093975i bk12: 20572a 3065338i bk13: 20564a 3073190i bk14: 21208a 3056264i bk15: 21200a 3062210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52883
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3258041 n_nop=2753673 n_act=14974 n_pre=14958 n_req=118609 n_rd=320436 n_write=154000 bw_util=0.2912
n_activity=1614513 dram_eff=0.5877
bk0: 21492a 3056686i bk1: 21492a 3065377i bk2: 20684a 3065697i bk3: 20684a 3074184i bk4: 20476a 3073400i bk5: 20472a 3073898i bk6: 18428a 3088966i bk7: 18416a 3095734i bk8: 18812a 3087114i bk9: 18816a 3090278i bk10: 18844a 3087528i bk11: 18844a 3094469i bk12: 20560a 3066834i bk13: 20560a 3075079i bk14: 20932a 3059162i bk15: 20924a 3064025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50617
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7ffa1035f120 :  mf: uid=17995475, sid25:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (7974823), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3258041 n_nop=2753474 n_act=15202 n_pre=15186 n_req=118545 n_rd=320291 n_write=153888 bw_util=0.2911
n_activity=1615089 dram_eff=0.5872
bk0: 21488a 3056362i bk1: 21488a 3063247i bk2: 20664a 3066068i bk3: 20664a 3071147i bk4: 20472a 3071660i bk5: 20467a 3076377i bk6: 18420a 3090243i bk7: 18424a 3094189i bk8: 18816a 3084810i bk9: 18816a 3090722i bk10: 18788a 3090736i bk11: 18792a 3095221i bk12: 20576a 3065881i bk13: 20564a 3069501i bk14: 20928a 3057993i bk15: 20924a 3063002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52184
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3258041 n_nop=2753627 n_act=15027 n_pre=15011 n_req=118594 n_rd=320376 n_write=154000 bw_util=0.2912
n_activity=1613426 dram_eff=0.588
bk0: 21488a 3057599i bk1: 21488a 3064568i bk2: 20660a 3068887i bk3: 20660a 3071862i bk4: 20188a 3074327i bk5: 20192a 3078244i bk6: 18788a 3086470i bk7: 18768a 3090470i bk8: 18812a 3086116i bk9: 18812a 3089786i bk10: 18792a 3090085i bk11: 18788a 3095991i bk12: 20544a 3066869i bk13: 20532a 3075687i bk14: 20932a 3055766i bk15: 20932a 3063458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7ffa101aaa10 :  mf: uid=17995476, sid25:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (7974823), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3258041 n_nop=2753563 n_act=15157 n_pre=15141 n_req=118545 n_rd=320292 n_write=153888 bw_util=0.2911
n_activity=1615742 dram_eff=0.587
bk0: 21152a 3059364i bk1: 21152a 3068771i bk2: 20972a 3065451i bk3: 20968a 3069085i bk4: 20192a 3076932i bk5: 20188a 3079169i bk6: 18776a 3087026i bk7: 18768a 3092068i bk8: 18796a 3084069i bk9: 18796a 3087887i bk10: 18788a 3088972i bk11: 18788a 3096056i bk12: 20556a 3068865i bk13: 20544a 3072272i bk14: 20928a 3059499i bk15: 20928a 3066298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51602
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3258041 n_nop=2753873 n_act=15044 n_pre=15028 n_req=118524 n_rd=320208 n_write=153888 bw_util=0.291
n_activity=1611780 dram_eff=0.5883
bk0: 21148a 3059434i bk1: 21152a 3067287i bk2: 20964a 3063223i bk3: 20960a 3069508i bk4: 20124a 3075263i bk5: 20112a 3080605i bk6: 18796a 3085817i bk7: 18796a 3093427i bk8: 18796a 3085771i bk9: 18796a 3089492i bk10: 18788a 3086563i bk11: 18784a 3096011i bk12: 20220a 3068882i bk13: 20212a 3076461i bk14: 21280a 3053559i bk15: 21280a 3059004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52182
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3258041 n_nop=2753177 n_act=15166 n_pre=15150 n_req=118637 n_rd=320436 n_write=154112 bw_util=0.2913
n_activity=1612524 dram_eff=0.5886
bk0: 21128a 3057754i bk1: 21132a 3069080i bk2: 20980a 3063638i bk3: 20976a 3069616i bk4: 20124a 3076166i bk5: 20116a 3077115i bk6: 18784a 3087474i bk7: 18788a 3090681i bk8: 18580a 3086579i bk9: 18576a 3090678i bk10: 19136a 3083774i bk11: 19132a 3089717i bk12: 20220a 3070844i bk13: 20216a 3077051i bk14: 21276a 3057052i bk15: 21272a 3058492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51051
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3258041 n_nop=2753895 n_act=15019 n_pre=15003 n_req=118531 n_rd=320236 n_write=153888 bw_util=0.291
n_activity=1612072 dram_eff=0.5882
bk0: 21128a 3062595i bk1: 21128a 3070152i bk2: 20964a 3065345i bk3: 20980a 3069699i bk4: 20020a 3078161i bk5: 20016a 3080797i bk6: 18796a 3084244i bk7: 18796a 3089332i bk8: 18580a 3088011i bk9: 18572a 3091605i bk10: 19132a 3085264i bk11: 19124a 3089933i bk12: 20216a 3067654i bk13: 20220a 3075783i bk14: 21280a 3052116i bk15: 21284a 3059859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3258041 n_nop=2753613 n_act=15156 n_pre=15140 n_req=118533 n_rd=320244 n_write=153888 bw_util=0.2911
n_activity=1612796 dram_eff=0.588
bk0: 21480a 3055922i bk1: 21480a 3063238i bk2: 20976a 3063868i bk3: 20968a 3069010i bk4: 20020a 3078799i bk5: 20012a 3080728i bk6: 18768a 3085296i bk7: 18772a 3091599i bk8: 18588a 3088199i bk9: 18588a 3093459i bk10: 19136a 3083674i bk11: 19132a 3090235i bk12: 20220a 3071410i bk13: 20220a 3077460i bk14: 20940a 3057739i bk15: 20944a 3062929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51293
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3258041 n_nop=2753449 n_act=15024 n_pre=15008 n_req=118640 n_rd=320448 n_write=154112 bw_util=0.2913
n_activity=1615182 dram_eff=0.5876
bk0: 21472a 3059528i bk1: 21476a 3065722i bk2: 20956a 3065513i bk3: 20952a 3070837i bk4: 20024a 3079156i bk5: 20032a 3084121i bk6: 18772a 3086456i bk7: 18760a 3091988i bk8: 18592a 3088367i bk9: 18588a 3090621i bk10: 18908a 3087707i bk11: 18908a 3092480i bk12: 20560a 3065977i bk13: 20560a 3072586i bk14: 20944a 3061819i bk15: 20944a 3064645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59220, Miss = 40030, Miss_rate = 0.676, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[1]: Access = 59164, Miss = 40026, Miss_rate = 0.677, Pending_hits = 1420, Reservation_fails = 0
L2_cache_bank[2]: Access = 59192, Miss = 40041, Miss_rate = 0.676, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[3]: Access = 59192, Miss = 40037, Miss_rate = 0.676, Pending_hits = 1439, Reservation_fails = 1
L2_cache_bank[4]: Access = 59220, Miss = 40057, Miss_rate = 0.676, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 59206, Miss = 40052, Miss_rate = 0.676, Pending_hits = 1418, Reservation_fails = 1
L2_cache_bank[6]: Access = 59150, Miss = 40038, Miss_rate = 0.677, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[7]: Access = 59150, Miss = 40035, Miss_rate = 0.677, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[8]: Access = 59234, Miss = 40051, Miss_rate = 0.676, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 59248, Miss = 40043, Miss_rate = 0.676, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[10]: Access = 59220, Miss = 40040, Miss_rate = 0.676, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[11]: Access = 59192, Miss = 40033, Miss_rate = 0.676, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[12]: Access = 59164, Miss = 40029, Miss_rate = 0.677, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[13]: Access = 59192, Miss = 40023, Miss_rate = 0.676, Pending_hits = 1454, Reservation_fails = 1
L2_cache_bank[14]: Access = 59276, Miss = 40057, Miss_rate = 0.676, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[15]: Access = 59276, Miss = 40052, Miss_rate = 0.676, Pending_hits = 1443, Reservation_fails = 0
L2_cache_bank[16]: Access = 59206, Miss = 40029, Miss_rate = 0.676, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[17]: Access = 59178, Miss = 40030, Miss_rate = 0.676, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[18]: Access = 59178, Miss = 40032, Miss_rate = 0.676, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[19]: Access = 59206, Miss = 40029, Miss_rate = 0.676, Pending_hits = 1428, Reservation_fails = 0
L2_cache_bank[20]: Access = 59276, Miss = 40057, Miss_rate = 0.676, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[21]: Access = 59276, Miss = 40055, Miss_rate = 0.676, Pending_hits = 1396, Reservation_fails = 0
L2_total_cache_accesses = 1302616
L2_total_cache_misses = 880876
L2_total_cache_miss_rate = 0.6762
L2_total_cache_pending_hits = 18875
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 402538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18565
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 457649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 423209
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 878752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.091

icnt_total_pkts_mem_to_simt=4184544
icnt_total_pkts_simt_to_mem=2996056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51413
	minimum = 6
	maximum = 46
Network latency average = 8.38879
	minimum = 6
	maximum = 41
Slowest packet = 2512972
Flit latency average = 6.83765
	minimum = 6
	maximum = 37
Slowest flit = 6927170
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023839
	minimum = 0.0188645 (at node 1)
	maximum = 0.0282968 (at node 23)
Accepted packet rate average = 0.023839
	minimum = 0.0188645 (at node 1)
	maximum = 0.0282968 (at node 23)
Injected flit rate average = 0.065704
	minimum = 0.0434705 (at node 1)
	maximum = 0.0870947 (at node 42)
Accepted flit rate average= 0.065704
	minimum = 0.0604896 (at node 1)
	maximum = 0.0907343 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.73111 (28 samples)
	minimum = 6 (28 samples)
	maximum = 50.2857 (28 samples)
Network latency average = 8.54282 (28 samples)
	minimum = 6 (28 samples)
	maximum = 46.6786 (28 samples)
Flit latency average = 7.01776 (28 samples)
	minimum = 6 (28 samples)
	maximum = 42.8929 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.0225286 (28 samples)
	minimum = 0.0178276 (28 samples)
	maximum = 0.0267411 (28 samples)
Accepted packet rate average = 0.0225286 (28 samples)
	minimum = 0.0178276 (28 samples)
	maximum = 0.0267411 (28 samples)
Injected flit rate average = 0.0620922 (28 samples)
	minimum = 0.0410803 (28 samples)
	maximum = 0.0823107 (28 samples)
Accepted flit rate average = 0.0620922 (28 samples)
	minimum = 0.0571653 (28 samples)
	maximum = 0.0857468 (28 samples)
Injected packet size average = 2.75615 (28 samples)
Accepted packet size average = 2.75615 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 58 sec (4138 sec)
gpgpu_simulation_rate = 195207 (inst/sec)
gpgpu_simulation_rate = 1927 (cycle/sec)
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 29: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 38783
gpu_sim_insn = 28848876
gpu_ipc =     743.8536
gpu_tot_sim_cycle = 8235757
gpu_tot_sim_insn = 836617404
gpu_tot_ipc =     101.5835
gpu_tot_issued_cta = 1856
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 22976
partiton_reqs_in_parallel = 853226
partiton_reqs_in_parallel_total    = 38601678
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7907
partiton_reqs_in_parallel_util = 853226
partiton_reqs_in_parallel_util_total    = 38601678
gpu_sim_cycle_parition_util = 38783
gpu_tot_sim_cycle_parition_util    = 1754624
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1302616
L2_BW  =     113.6538 GB/Sec
L2_BW_total  =      15.5268 GB/Sec
gpu_total_sim_rate=197969

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16797612
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51968
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0314
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16794430
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16797612
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
139983, 134516, 134760, 139662, 140015, 134576, 134778, 139651, 38689, 37131, 37254, 24084, 
gpgpu_n_tot_thrd_icount = 966263296
gpgpu_n_tot_w_icount = 30195728
gpgpu_n_stall_shd_mem = 55869
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 910136
gpgpu_n_mem_write_global = 438480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22220032
gpgpu_n_store_insn = 13812120
gpgpu_n_shmem_insn = 91503352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1662976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 859
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:865627	W0_Idle:1109318	W0_Scoreboard:69295339	W1:1753920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11837220	W32:16604588
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7281088 {8:910136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59633280 {136:438480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102731456 {40:219240,136:690896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3507840 {8:438480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 468 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 8235756 
mrq_lat_table:595939 	95753 	66169 	144729 	177683 	138960 	81018 	39016 	11593 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	851310 	472470 	1047 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	39 	1193462 	53179 	312 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	761545 	146227 	2389 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	241920 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2173 	198 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.213065  7.863330  8.317248  8.167338  7.681727  7.627119  8.414868  8.277122  8.445358  8.167046  7.795207  7.877753  8.916384  8.827741  7.839541  8.093688 
dram[1]:  8.736898  8.682253  7.827246  7.712062  7.244444  6.931798  9.211287  8.793233  8.516587  8.484061  7.533123  7.495816  8.480129  8.179275  7.938105  7.563134 
dram[2]:  8.687825  8.441860  8.780731  8.562635  7.389046  7.381132  8.788220  8.076036  8.408187  7.988889  7.926991  7.527311  8.749446  8.625136  7.514445  7.281843 
dram[3]:  8.588477  8.677754  7.845544  8.093973  7.138686  7.098911  9.081606  8.397605  7.789816  8.015608  7.585547  7.538543  8.648412  8.343552  7.865366  7.450092 
dram[4]:  8.695833  8.553279  8.340000  8.142858  7.405015  7.204503  8.666265  8.168181  8.320601  7.978912  8.177548  7.939933  8.427350  8.388298  7.535514  7.535514 
dram[5]:  8.198596  8.093069  8.083083  8.147326  7.463557  7.285579  9.386423  9.121827  7.676282  7.983333  7.577495  7.419959  8.719337  8.527568  7.678095  7.295928 
dram[6]:  8.912759  8.357873  8.444561  8.578109  7.284221  7.365385  8.596177  8.464705  8.462897  8.091216  7.957636  7.965402  7.931141  7.777218  7.650882  7.511395 
dram[7]:  8.111221  8.160839  8.060878  7.750480  7.998956  7.607746  9.208707  8.858375  7.562567  7.296182  7.806830  7.524692  8.994172  8.808219  7.572610  7.348796 
dram[8]:  8.616034  8.394655  8.322680  8.326804  7.371124  7.182248  8.806609  8.753041  8.279860  8.069634  7.881465  7.982533  8.270097  8.271169  7.693744  7.404313 
dram[9]:  8.190383  8.174339  8.051845  7.846453  7.778119  7.712982  8.985000  8.930435  7.539445  7.507431  7.798508  7.856069  8.651345  8.461623  7.426335  7.468519 
dram[10]:  8.838983  8.774974  8.177305  8.450262  7.238820  7.145540  9.031407  8.795593  8.046644  7.678610  7.901207  7.849509  8.169772  7.995947  7.900098  7.623818 
average row locality = 1350860/167942 = 8.043611
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5475      5473      5437      5438      5208      5207      4785      4786      4867      4867      4864      4861      5331      5332      5494      5493 
dram[1]:      5472      5473      5352      5351      5294      5296      4786      4784      4868      4866      4872      4874      5335      5333      5494      5492 
dram[2]:      5565      5565      5352      5352      5295      5294      4780      4777      4869      4870      4874      4874      5332      5332      5422      5420 
dram[3]:      5564      5564      5347      5347      5294      5293      4778      4779      4870      4870      4860      4861      5336      5333      5421      5420 
dram[4]:      5564      5564      5346      5346      5221      5222      4873      4868      4869      4869      4861      4860      5328      5325      5422      5422 
dram[5]:      5477      5477      5426      5425      5222      5221      4870      4868      4865      4865      4860      4860      5331      5328      5421      5421 
dram[6]:      5476      5477      5424      5423      5205      5202      4875      4875      4865      4865      4860      4859      5244      5242      5512      5512 
dram[7]:      5471      5472      5428      5427      5205      5203      4872      4873      4809      4808      4950      4949      5244      5243      5511      5510 
dram[8]:      5471      5471      5424      5428      5178      5177      4875      4875      4809      4807      4949      4947      5243      5244      5512      5513 
dram[9]:      5562      5562      5427      5425      5178      5176      4868      4869      4810      4810      4950      4949      5244      5244      5424      5425 
dram[10]:      5560      5561      5422      5421      5179      5181      4869      4866      4811      4810      4891      4891      5332      5332      5425      5425 
total reads: 912380
bank skew: 5565/4777 = 1.16
chip skew: 82976/82916 = 1.00
number of total write accesses:
dram[0]:      2697      2697      2664      2664      2443      2443      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[1]:      2697      2697      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[2]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2641      2641 
dram[3]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2278      2278      2560      2560      2641      2641 
dram[4]:      2784      2784      2577      2577      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[5]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[6]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2473      2473      2728      2728 
dram[7]:      2697      2697      2649      2649      2458      2458      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[8]:      2697      2697      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[9]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2641      2641 
dram[10]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2307      2307      2560      2560      2641      2641 
total reads: 438480
bank skew: 2784/2233 = 1.25
chip skew: 39904/39846 = 1.00
average mf latency per bank:
dram[0]:        593       344       581       331       592       330       633       339       607       333       610       338       590       345       585       339
dram[1]:        595       345       584       337       588       323       632       341       608       332       607       337       590       344       585       339
dram[2]:        592       339       584       339       587       322       632       340       606       333       605       338       593       345       587       341
dram[3]:        590       338       585       338       588       322       630       341       610       333       607       339       594       345       586       343
dram[4]:        589       338       585       340       595       329       625       333       609       333       607       341       591       345       588       341
dram[5]:        596       341       581       331       596       331       626       333       608       334       607       339       590       344       587       342
dram[6]:        595       342       581       332       594       330       625       332       607       333       609       341       595       351       585       338
dram[7]:        592       342       580       330       593       331       628       333       611       340       605       333       594       352       584       338
dram[8]:        590       343       584       332       595       327       628       333       611       341       602       334       596       352       584       338
dram[9]:        587       338       584       330       594       329       625       333       609       337       602       333       594       353       591       344
dram[10]:        587       337       580       331       596       328       625       332       608       338       610       338       591       345       590       346
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330054 n_nop=2808856 n_act=15079 n_pre=15063 n_req=122764 n_rd=331672 n_write=159384 bw_util=0.2949
n_activity=1670880 dram_eff=0.5878
bk0: 21900a 3128038i bk1: 21892a 3136612i bk2: 21748a 3128456i bk3: 21752a 3137058i bk4: 20832a 3144507i bk5: 20828a 3144789i bk6: 19140a 3155246i bk7: 19144a 3162205i bk8: 19468a 3153007i bk9: 19468a 3155288i bk10: 19456a 3153242i bk11: 19444a 3161011i bk12: 21324a 3134836i bk13: 21328a 3140783i bk14: 21976a 3119191i bk15: 21972a 3126355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5545
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330054 n_nop=2808320 n_act=15299 n_pre=15283 n_req=122788 n_rd=331768 n_write=159384 bw_util=0.295
n_activity=1670901 dram_eff=0.5879
bk0: 21888a 3127589i bk1: 21892a 3135290i bk2: 21408a 3132658i bk3: 21404a 3138297i bk4: 21176a 3138930i bk5: 21184a 3140828i bk6: 19144a 3155899i bk7: 19136a 3160175i bk8: 19472a 3153920i bk9: 19464a 3158764i bk10: 19488a 3153691i bk11: 19496a 3160672i bk12: 21340a 3130389i bk13: 21332a 3138654i bk14: 21976a 3121138i bk15: 21968a 3127180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54541
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330054 n_nop=2808338 n_act=15172 n_pre=15156 n_req=122847 n_rd=331892 n_write=159496 bw_util=0.2951
n_activity=1669640 dram_eff=0.5886
bk0: 22260a 3121387i bk1: 22260a 3130615i bk2: 21408a 3131052i bk3: 21408a 3139752i bk4: 21180a 3139816i bk5: 21176a 3140021i bk6: 19120a 3154766i bk7: 19108a 3162254i bk8: 19476a 3153225i bk9: 19480a 3156421i bk10: 19496a 3153637i bk11: 19496a 3160764i bk12: 21328a 3131756i bk13: 21328a 3140188i bk14: 21688a 3124239i bk15: 21680a 3129186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52033
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330054 n_nop=2808134 n_act=15402 n_pre=15386 n_req=122783 n_rd=331748 n_write=159384 bw_util=0.295
n_activity=1670447 dram_eff=0.588
bk0: 22256a 3121424i bk1: 22256a 3128620i bk2: 21388a 3131670i bk3: 21388a 3137285i bk4: 21176a 3137195i bk5: 21172a 3142561i bk6: 19112a 3156216i bk7: 19116a 3160123i bk8: 19480a 3150727i bk9: 19480a 3156835i bk10: 19440a 3157205i bk11: 19444a 3161686i bk12: 21344a 3130919i bk13: 21332a 3134440i bk14: 21684a 3122857i bk15: 21680a 3128178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5389
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330054 n_nop=2808276 n_act=15225 n_pre=15209 n_req=122836 n_rd=331840 n_write=159504 bw_util=0.2951
n_activity=1668784 dram_eff=0.5889
bk0: 22256a 3122730i bk1: 22256a 3130481i bk2: 21384a 3134204i bk3: 21384a 3137358i bk4: 20884a 3140294i bk5: 20888a 3144710i bk6: 19492a 3151997i bk7: 19472a 3156880i bk8: 19476a 3152014i bk9: 19476a 3155757i bk10: 19444a 3156366i bk11: 19440a 3162770i bk12: 21312a 3132108i bk13: 21300a 3141085i bk14: 21688a 3120780i bk15: 21688a 3128922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5229
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330054 n_nop=2808220 n_act=15359 n_pre=15343 n_req=122783 n_rd=331748 n_write=159384 bw_util=0.295
n_activity=1671406 dram_eff=0.5877
bk0: 21908a 3124842i bk1: 21908a 3134556i bk2: 21704a 3131269i bk3: 21700a 3134733i bk4: 20888a 3142877i bk5: 20884a 3145455i bk6: 19480a 3153086i bk7: 19472a 3158133i bk8: 19460a 3150134i bk9: 19460a 3154417i bk10: 19440a 3155326i bk11: 19440a 3162543i bk12: 21324a 3133936i bk13: 21312a 3137250i bk14: 21684a 3124501i bk15: 21684a 3131736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53168
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330054 n_nop=2808542 n_act=15240 n_pre=15224 n_req=122762 n_rd=331664 n_write=159384 bw_util=0.2949
n_activity=1667173 dram_eff=0.5891
bk0: 21904a 3124074i bk1: 21908a 3132983i bk2: 21696a 3128594i bk3: 21692a 3135392i bk4: 20820a 3141317i bk5: 20808a 3146632i bk6: 19500a 3152024i bk7: 19500a 3159897i bk8: 19460a 3151714i bk9: 19460a 3155413i bk10: 19440a 3152691i bk11: 19436a 3162164i bk12: 20976a 3133908i bk13: 20968a 3142461i bk14: 22048a 3118611i bk15: 22048a 3123939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53724
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330054 n_nop=2807822 n_act=15366 n_pre=15350 n_req=122879 n_rd=331900 n_write=159616 bw_util=0.2952
n_activity=1668247 dram_eff=0.5893
bk0: 21884a 3123144i bk1: 21888a 3135229i bk2: 21712a 3129434i bk3: 21708a 3135565i bk4: 20820a 3142366i bk5: 20812a 3143762i bk6: 19488a 3153425i bk7: 19492a 3156839i bk8: 19236a 3152854i bk9: 19232a 3156987i bk10: 19800a 3149657i bk11: 19796a 3156219i bk12: 20976a 3136010i bk13: 20972a 3142330i bk14: 22044a 3122019i bk15: 22040a 3123919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52481
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330054 n_nop=2808564 n_act=15215 n_pre=15199 n_req=122769 n_rd=331692 n_write=159384 bw_util=0.2949
n_activity=1667494 dram_eff=0.589
bk0: 21884a 3127600i bk1: 21884a 3135701i bk2: 21696a 3130550i bk3: 21712a 3135478i bk4: 20712a 3144099i bk5: 20708a 3147309i bk6: 19500a 3150304i bk7: 19500a 3155581i bk8: 19236a 3153785i bk9: 19228a 3158085i bk10: 19796a 3151546i bk11: 19788a 3156279i bk12: 20972a 3132795i bk13: 20976a 3141371i bk14: 22048a 3117219i bk15: 22052a 3124920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5406
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa10ad1e20 :  mf: uid=18638120, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8235756), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330054 n_nop=2808276 n_act=15360 n_pre=15344 n_req=122769 n_rd=331690 n_write=159384 bw_util=0.2949
n_activity=1667953 dram_eff=0.5888
bk0: 22248a 3121007i bk1: 22248a 3129119i bk2: 21708a 3129608i bk3: 21698a 3134710i bk4: 20712a 3144896i bk5: 20704a 3146705i bk6: 19472a 3151266i bk7: 19476a 3157736i bk8: 19240a 3154270i bk9: 19240a 3159860i bk10: 19800a 3149734i bk11: 19796a 3156284i bk12: 20976a 3136131i bk13: 20976a 3142460i bk14: 21696a 3122709i bk15: 21700a 3128042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52959
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330054 n_nop=2808098 n_act=15226 n_pre=15210 n_req=122880 n_rd=331904 n_write=159616 bw_util=0.2952
n_activity=1670814 dram_eff=0.5884
bk0: 22240a 3124551i bk1: 22244a 3131380i bk2: 21688a 3131287i bk3: 21684a 3136602i bk4: 20716a 3145747i bk5: 20724a 3150525i bk6: 19476a 3152327i bk7: 19464a 3158023i bk8: 19244a 3154375i bk9: 19240a 3157397i bk10: 19564a 3153571i bk11: 19564a 3159068i bk12: 21328a 3130786i bk13: 21328a 3138414i bk14: 21700a 3127114i bk15: 21700a 3129414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52424

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61333, Miss = 41461, Miss_rate = 0.676, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[1]: Access = 61276, Miss = 41457, Miss_rate = 0.677, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[2]: Access = 61305, Miss = 41473, Miss_rate = 0.677, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[3]: Access = 61306, Miss = 41469, Miss_rate = 0.676, Pending_hits = 1442, Reservation_fails = 1
L2_cache_bank[4]: Access = 61335, Miss = 41489, Miss_rate = 0.676, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[5]: Access = 61321, Miss = 41484, Miss_rate = 0.677, Pending_hits = 1422, Reservation_fails = 1
L2_cache_bank[6]: Access = 61263, Miss = 41470, Miss_rate = 0.677, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[7]: Access = 61262, Miss = 41467, Miss_rate = 0.677, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[8]: Access = 61348, Miss = 41484, Miss_rate = 0.676, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[9]: Access = 61363, Miss = 41476, Miss_rate = 0.676, Pending_hits = 1463, Reservation_fails = 0
L2_cache_bank[10]: Access = 61334, Miss = 41472, Miss_rate = 0.676, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[11]: Access = 61305, Miss = 41465, Miss_rate = 0.676, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[12]: Access = 61276, Miss = 41461, Miss_rate = 0.677, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[13]: Access = 61305, Miss = 41455, Miss_rate = 0.676, Pending_hits = 1459, Reservation_fails = 1
L2_cache_bank[14]: Access = 61392, Miss = 41490, Miss_rate = 0.676, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[15]: Access = 61392, Miss = 41485, Miss_rate = 0.676, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[16]: Access = 61320, Miss = 41461, Miss_rate = 0.676, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[17]: Access = 61291, Miss = 41462, Miss_rate = 0.676, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[18]: Access = 61290, Miss = 41463, Miss_rate = 0.677, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[19]: Access = 61319, Miss = 41460, Miss_rate = 0.676, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[20]: Access = 61392, Miss = 41489, Miss_rate = 0.676, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[21]: Access = 61392, Miss = 41487, Miss_rate = 0.676, Pending_hits = 1400, Reservation_fails = 0
L2_total_cache_accesses = 1349120
L2_total_cache_misses = 912380
L2_total_cache_miss_rate = 0.6763
L2_total_cache_pending_hits = 18954
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 417459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 474033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438329
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 910136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.092

icnt_total_pkts_mem_to_simt=4333904
icnt_total_pkts_simt_to_mem=3103040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61832
	minimum = 6
	maximum = 47
Network latency average = 8.48067
	minimum = 6
	maximum = 44
Slowest packet = 2606152
Flit latency average = 6.95927
	minimum = 6
	maximum = 40
Slowest flit = 7183132
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239823
	minimum = 0.0189779 (at node 0)
	maximum = 0.0284668 (at node 3)
Accepted packet rate average = 0.0239823
	minimum = 0.0189779 (at node 0)
	maximum = 0.0284668 (at node 3)
Injected flit rate average = 0.0660987
	minimum = 0.0437316 (at node 0)
	maximum = 0.087618 (at node 42)
Accepted flit rate average= 0.0660987
	minimum = 0.060853 (at node 0)
	maximum = 0.0912795 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.72722 (29 samples)
	minimum = 6 (29 samples)
	maximum = 50.1724 (29 samples)
Network latency average = 8.54067 (29 samples)
	minimum = 6 (29 samples)
	maximum = 46.5862 (29 samples)
Flit latency average = 7.01575 (29 samples)
	minimum = 6 (29 samples)
	maximum = 42.7931 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.0225787 (29 samples)
	minimum = 0.0178672 (29 samples)
	maximum = 0.0268006 (29 samples)
Accepted packet rate average = 0.0225787 (29 samples)
	minimum = 0.0178672 (29 samples)
	maximum = 0.0268006 (29 samples)
Injected flit rate average = 0.0622304 (29 samples)
	minimum = 0.0411718 (29 samples)
	maximum = 0.0824937 (29 samples)
Accepted flit rate average = 0.0622304 (29 samples)
	minimum = 0.0572925 (29 samples)
	maximum = 0.0859376 (29 samples)
Injected packet size average = 2.75615 (29 samples)
Accepted packet size average = 2.75615 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 26 sec (4226 sec)
gpgpu_simulation_rate = 197969 (inst/sec)
gpgpu_simulation_rate = 1948 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 30: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 39347
gpu_sim_insn = 28848876
gpu_ipc =     733.1912
gpu_tot_sim_cycle = 8497254
gpu_tot_sim_insn = 865466280
gpu_tot_ipc =     101.8525
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 23349
partiton_reqs_in_parallel = 865634
partiton_reqs_in_parallel_total    = 39454904
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7451
partiton_reqs_in_parallel_util = 865634
partiton_reqs_in_parallel_util_total    = 39454904
gpu_sim_cycle_parition_util = 39347
gpu_tot_sim_cycle_parition_util    = 1793407
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1349120
L2_BW  =     112.0247 GB/Sec
L2_BW_total  =      15.5677 GB/Sec
gpu_total_sim_rate=200664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17376840
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53760
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17373658
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17376840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
144810, 139164, 139407, 144474, 144842, 139223, 139425, 144466, 38689, 37131, 37254, 24084, 
gpgpu_n_tot_thrd_icount = 999582720
gpgpu_n_tot_w_icount = 31236960
gpgpu_n_stall_shd_mem = 55892
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 941520
gpgpu_n_mem_write_global = 453600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22986240
gpgpu_n_store_insn = 14288400
gpgpu_n_shmem_insn = 94658640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1720320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 882
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:895581	W0_Idle:1124924	W0_Scoreboard:70434889	W1:1814400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12245400	W32:17177160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7532160 {8:941520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61689600 {136:453600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106273920 {40:226800,136:714720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3628800 {8:453600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 460 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 8497253 
mrq_lat_table:615122 	98178 	68240 	150409 	184888 	144240 	84225 	40565 	11617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	879823 	490445 	1063 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41 	1237875 	55254 	326 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	788153 	150942 	2450 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	241920 	15120 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2249 	200 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.074498  7.718721  8.224510  8.098455  7.523719  7.417212  8.222222  8.076838  8.328108  8.031318  7.708637  7.737722  8.798057  8.677317  7.665763  7.871058 
dram[1]:  8.614679  8.546006  7.638140  7.559853  7.088287  6.776107  9.088972  8.632143  8.376126  8.345679  7.342574  7.337290  8.351435  8.036489  7.813996  7.435583 
dram[2]:  8.559960  8.296830  8.707317  8.482438  7.247542  7.240179  8.586493  7.925602  8.256382  7.881356  7.767540  7.395813  8.585880  8.452282  7.371353  7.117848 
dram[3]:  8.466666  8.500000  7.697936  7.974733  7.026863  6.989655  8.922414  8.224745  7.662204  7.889714  7.402806  7.389000  8.527197  8.206445  7.725672  7.324253 
dram[4]:  8.584493  8.417154  8.221443  8.083744  7.254330  7.043363  8.485160  7.987097  8.174726  7.855333  8.014100  7.711900  8.284842  8.198389  7.377876  7.364841 
dram[5]:  8.030390  7.873371  7.942070  8.001914  7.349030  7.156475  9.241294  8.992736  7.540568  7.842827  7.440081  7.278818  8.612051  8.413223  7.509910  7.143102 
dram[6]:  8.779855  8.209709  8.311133  8.435924  7.141187  7.203267  8.458475  8.297991  8.325868  7.994624  7.842887  7.816931  7.734951  7.592946  7.467134  7.351165 
dram[7]:  7.934272  7.905519  7.921402  7.617486  7.862376  7.440487  9.096695  8.744706  7.443540  7.207882  7.741309  7.458128  8.901676  8.706011  7.420732  7.224767 
dram[8]:  8.466934  8.148505  8.197059  8.184932  7.192518  7.031222  8.655414  8.625290  8.202915  7.968410  7.732380  7.842487  8.128572  8.113034  7.586821  7.227311 
dram[9]:  8.001854  7.913840  7.912961  7.678604  7.668288  7.577885  8.842857  8.791716  7.422921  7.407895  7.749232  7.756147  8.520856  8.359916  7.263937  7.302977 
dram[10]:  8.684105  8.607179  8.014381  8.283449  7.070852  6.984942  8.929087  8.705745  7.896440  7.553148  7.744283  7.633197  7.980412  7.834615  7.772600  7.459750 
average row locality = 1397484/176942 = 7.897978
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5664      5662      5629      5630      5395      5394      4942      4943      5037      5037      5038      5035      5507      5508      5681      5680 
dram[1]:      5661      5662      5541      5540      5484      5486      4943      4941      5038      5036      5046      5048      5511      5509      5681      5679 
dram[2]:      5757      5757      5541      5541      5485      5484      4937      4934      5039      5040      5048      5048      5508      5508      5607      5605 
dram[3]:      5756      5756      5536      5536      5484      5483      4935      4936      5040      5040      5033      5034      5512      5509      5606      5605 
dram[4]:      5756      5756      5535      5535      5408      5409      5033      5028      5039      5039      5034      5033      5504      5501      5607      5607 
dram[5]:      5666      5666      5618      5617      5409      5408      5030      5028      5035      5035      5033      5033      5507      5504      5606      5606 
dram[6]:      5665      5666      5616      5615      5391      5388      5035      5035      5035      5035      5033      5032      5417      5415      5700      5700 
dram[7]:      5660      5661      5620      5619      5391      5389      5032      5033      4977      4976      5126      5125      5417      5416      5699      5698 
dram[8]:      5660      5660      5616      5620      5363      5362      5035      5035      4977      4975      5125      5123      5416      5417      5700      5701 
dram[9]:      5754      5754      5619      5617      5363      5361      5028      5029      4979      4979      5126      5125      5417      5417      5609      5610 
dram[10]:      5752      5753      5614      5613      5364      5366      5029      5026      4980      4979      5065      5065      5508      5508      5610      5610 
total reads: 943884
bank skew: 5757/4934 = 1.17
chip skew: 85842/85778 = 1.00
number of total write accesses:
dram[0]:      2790      2790      2760      2760      2535      2535      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[1]:      2790      2790      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[2]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2730      2730 
dram[3]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2355      2355      2640      2640      2730      2730 
dram[4]:      2880      2880      2670      2670      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[5]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[6]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2550      2550      2820      2820 
dram[7]:      2790      2790      2745      2745      2550      2550      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[8]:      2790      2790      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[9]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2730      2730 
dram[10]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2385      2385      2640      2640      2730      2730 
total reads: 453600
bank skew: 2880/2310 = 1.25
chip skew: 41280/41220 = 1.00
average mf latency per bank:
dram[0]:        581       340       569       328       579       326       620       335       594       330       598       334       578       341       573       335
dram[1]:        583       341       572       333       575       319       619       337       595       329       594       333       579       341       573       335
dram[2]:        580       335       572       335       574       318       618       336       594       329       592       334       581       341       575       337
dram[3]:        578       334       573       333       575       318       617       338       597       329       594       335       583       342       574       339
dram[4]:        577       334       572       335       582       325       612       329       596       329       594       337       579       341       576       337
dram[5]:        584       337       568       327       583       327       613       329       595       330       594       335       579       341       575       338
dram[6]:        583       338       568       328       580       326       612       329       594       329       596       337       584       347       573       334
dram[7]:        580       338       568       326       580       327       615       329       598       336       592       330       583       348       572       334
dram[8]:        578       339       572       328       582       323       615       329       598       337       590       330       585       348       572       334
dram[9]:        575       334       571       327       581       325       612       329       596       333       590       330       583       349       579       340
dram[10]:        575       333       568       327       583       324       612       329       595       334       597       334       580       341       578       342
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3403114 n_nop=2863344 n_act=15889 n_pre=15873 n_req=127002 n_rd=343128 n_write=164880 bw_util=0.2986
n_activity=1730273 dram_eff=0.5872
bk0: 22656a 3193994i bk1: 22648a 3202267i bk2: 22516a 3194563i bk3: 22520a 3203320i bk4: 21580a 3210529i bk5: 21576a 3210671i bk6: 19768a 3222111i bk7: 19772a 3228934i bk8: 20148a 3219394i bk9: 20148a 3222004i bk10: 20152a 3219782i bk11: 20140a 3227750i bk12: 22028a 3201287i bk13: 22032a 3207380i bk14: 22724a 3184869i bk15: 22720a 3192090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57394
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3403114 n_nop=2862772 n_act=16127 n_pre=16111 n_req=127026 n_rd=343224 n_write=164880 bw_util=0.2986
n_activity=1730374 dram_eff=0.5873
bk0: 22644a 3193359i bk1: 22648a 3201452i bk2: 22164a 3198066i bk3: 22160a 3204249i bk4: 21936a 3204207i bk5: 21944a 3206433i bk6: 19772a 3222547i bk7: 19764a 3227203i bk8: 20152a 3220651i bk9: 20144a 3225776i bk10: 20184a 3220239i bk11: 20192a 3227389i bk12: 22044a 3196744i bk13: 22036a 3205141i bk14: 22724a 3186714i bk15: 22716a 3193001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56274
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3403114 n_nop=2862822 n_act=15976 n_pre=15960 n_req=127089 n_rd=343356 n_write=165000 bw_util=0.2988
n_activity=1728797 dram_eff=0.5881
bk0: 23028a 3186692i bk1: 23028a 3196175i bk2: 22164a 3196715i bk3: 22164a 3205811i bk4: 21940a 3205427i bk5: 21936a 3206182i bk6: 19748a 3221408i bk7: 19736a 3229260i bk8: 20156a 3219768i bk9: 20160a 3223603i bk10: 20192a 3220083i bk11: 20192a 3227762i bk12: 22032a 3198909i bk13: 22032a 3207011i bk14: 22428a 3189919i bk15: 22420a 3194735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3403114 n_nop=2862614 n_act=16216 n_pre=16200 n_req=127021 n_rd=343204 n_write=164880 bw_util=0.2986
n_activity=1729622 dram_eff=0.5875
bk0: 23024a 3187047i bk1: 23024a 3194641i bk2: 22144a 3197335i bk3: 22144a 3203270i bk4: 21936a 3202597i bk5: 21932a 3208757i bk6: 19740a 3222891i bk7: 19744a 3227156i bk8: 20160a 3217598i bk9: 20160a 3223816i bk10: 20132a 3223525i bk11: 20136a 3228475i bk12: 22048a 3196632i bk13: 22036a 3200434i bk14: 22424a 3188444i bk15: 22420a 3193675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5575
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ffa103ce820 :  mf: uid=19280763, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8497251), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3403114 n_nop=2862728 n_act=16053 n_pre=16037 n_req=127074 n_rd=343296 n_write=165000 bw_util=0.2987
n_activity=1728523 dram_eff=0.5881
bk0: 23024a 3188497i bk1: 23024a 3196031i bk2: 22140a 3200093i bk3: 22140a 3203686i bk4: 21632a 3206134i bk5: 21636a 3210687i bk6: 20132a 3218283i bk7: 20112a 3223367i bk8: 20156a 3218481i bk9: 20156a 3222541i bk10: 20136a 3223300i bk11: 20132a 3229550i bk12: 22016a 3198594i bk13: 22004a 3207758i bk14: 22428a 3186371i bk15: 22428a 3194783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54379
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3403114 n_nop=2862680 n_act=16183 n_pre=16167 n_req=127021 n_rd=343204 n_write=164880 bw_util=0.2986
n_activity=1730545 dram_eff=0.5872
bk0: 22664a 3190413i bk1: 22664a 3200176i bk2: 22472a 3196567i bk3: 22468a 3200381i bk4: 21636a 3208557i bk5: 21632a 3211421i bk6: 20120a 3219655i bk7: 20112a 3225151i bk8: 20140a 3216705i bk9: 20140a 3221239i bk10: 20132a 3222236i bk11: 20132a 3229528i bk12: 22028a 3200432i bk13: 22016a 3203964i bk14: 22424a 3190294i bk15: 22424a 3197419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55023
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3403114 n_nop=2863002 n_act=16068 n_pre=16052 n_req=126998 n_rd=343112 n_write=164880 bw_util=0.2985
n_activity=1726715 dram_eff=0.5884
bk0: 22660a 3189821i bk1: 22664a 3198642i bk2: 22464a 3194038i bk3: 22460a 3201145i bk4: 21564a 3207407i bk5: 21552a 3212653i bk6: 20140a 3218399i bk7: 20140a 3226964i bk8: 20140a 3218093i bk9: 20140a 3222217i bk10: 20132a 3219421i bk11: 20128a 3229218i bk12: 21668a 3200517i bk13: 21660a 3209245i bk14: 22800a 3183913i bk15: 22800a 3190069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55448
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3403114 n_nop=2862334 n_act=16160 n_pre=16144 n_req=127119 n_rd=343356 n_write=165120 bw_util=0.2988
n_activity=1727582 dram_eff=0.5887
bk0: 22640a 3188757i bk1: 22644a 3200824i bk2: 22480a 3194940i bk3: 22476a 3201346i bk4: 21564a 3208317i bk5: 21556a 3209838i bk6: 20128a 3220510i bk7: 20132a 3224092i bk8: 19908a 3219832i bk9: 19904a 3224307i bk10: 20504a 3216300i bk11: 20500a 3223069i bk12: 21668a 3202631i bk13: 21664a 3209249i bk14: 22796a 3187803i bk15: 22792a 3189694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54243
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ffa11245670 :  mf: uid=19280764, sid11:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (8497253), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3403114 n_nop=2863046 n_act=16033 n_pre=16017 n_req=127005 n_rd=343138 n_write=164880 bw_util=0.2986
n_activity=1727004 dram_eff=0.5883
bk0: 22640a 3193497i bk1: 22640a 3201689i bk2: 22464a 3196264i bk3: 22480a 3201392i bk4: 21452a 3210004i bk5: 21446a 3213543i bk6: 20140a 3216772i bk7: 20140a 3222471i bk8: 19908a 3220576i bk9: 19900a 3224720i bk10: 20500a 3218064i bk11: 20492a 3223068i bk12: 21664a 3199395i bk13: 21668a 3208243i bk14: 22800a 3182891i bk15: 22804a 3190535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55808
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3403114 n_nop=2862754 n_act=16174 n_pre=16158 n_req=127007 n_rd=343148 n_write=164880 bw_util=0.2986
n_activity=1726931 dram_eff=0.5884
bk0: 23016a 3186489i bk1: 23016a 3194590i bk2: 22476a 3195184i bk3: 22468a 3199934i bk4: 21452a 3210922i bk5: 21444a 3212785i bk6: 20112a 3217936i bk7: 20116a 3224851i bk8: 19916a 3220776i bk9: 19916a 3226979i bk10: 20504a 3216305i bk11: 20500a 3222824i bk12: 21668a 3202500i bk13: 21668a 3209681i bk14: 22436a 3188454i bk15: 22440a 3193853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54881
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ffa111ae0c0 :  mf: uid=19280762, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8497248), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3403114 n_nop=2862514 n_act=16064 n_pre=16048 n_req=127122 n_rd=343368 n_write=165120 bw_util=0.2988
n_activity=1730093 dram_eff=0.5878
bk0: 23008a 3190252i bk1: 23012a 3197390i bk2: 22456a 3196739i bk3: 22452a 3202222i bk4: 21456a 3211437i bk5: 21464a 3216413i bk6: 20116a 3219217i bk7: 20104a 3225184i bk8: 19920a 3221395i bk9: 19916a 3224229i bk10: 20260a 3220350i bk11: 20260a 3225579i bk12: 22032a 3196682i bk13: 22032a 3204553i bk14: 22440a 3193228i bk15: 22440a 3195132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54328

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63446, Miss = 42893, Miss_rate = 0.676, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[1]: Access = 63388, Miss = 42889, Miss_rate = 0.677, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[2]: Access = 63418, Miss = 42905, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 63420, Miss = 42901, Miss_rate = 0.676, Pending_hits = 1448, Reservation_fails = 1
L2_cache_bank[4]: Access = 63450, Miss = 42922, Miss_rate = 0.676, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[5]: Access = 63435, Miss = 42917, Miss_rate = 0.677, Pending_hits = 1433, Reservation_fails = 1
L2_cache_bank[6]: Access = 63375, Miss = 42902, Miss_rate = 0.677, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 63375, Miss = 42899, Miss_rate = 0.677, Pending_hits = 1428, Reservation_fails = 0
L2_cache_bank[8]: Access = 63463, Miss = 42916, Miss_rate = 0.676, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[9]: Access = 63478, Miss = 42908, Miss_rate = 0.676, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[10]: Access = 63448, Miss = 42904, Miss_rate = 0.676, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[11]: Access = 63418, Miss = 42897, Miss_rate = 0.676, Pending_hits = 1453, Reservation_fails = 0
L2_cache_bank[12]: Access = 63388, Miss = 42892, Miss_rate = 0.677, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[13]: Access = 63418, Miss = 42886, Miss_rate = 0.676, Pending_hits = 1467, Reservation_fails = 1
L2_cache_bank[14]: Access = 63508, Miss = 42922, Miss_rate = 0.676, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[15]: Access = 63508, Miss = 42917, Miss_rate = 0.676, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[16]: Access = 63433, Miss = 42892, Miss_rate = 0.676, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[17]: Access = 63403, Miss = 42893, Miss_rate = 0.677, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[18]: Access = 63403, Miss = 42895, Miss_rate = 0.677, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[19]: Access = 63433, Miss = 42892, Miss_rate = 0.676, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[20]: Access = 63508, Miss = 42922, Miss_rate = 0.676, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[21]: Access = 63508, Miss = 42920, Miss_rate = 0.676, Pending_hits = 1409, Reservation_fails = 0
L2_total_cache_accesses = 1395624
L2_total_cache_misses = 943884
L2_total_cache_miss_rate = 0.6763
L2_total_cache_pending_hits = 19103
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 490417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 941520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 453600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.094

icnt_total_pkts_mem_to_simt=4483264
icnt_total_pkts_simt_to_mem=3210024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52237
	minimum = 6
	maximum = 44
Network latency average = 8.40233
	minimum = 6
	maximum = 44
Slowest packet = 2698968
Flit latency average = 6.86108
	minimum = 6
	maximum = 40
Slowest flit = 7438536
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236385
	minimum = 0.0187058 (at node 0)
	maximum = 0.0280588 (at node 11)
Accepted packet rate average = 0.0236385
	minimum = 0.0187058 (at node 0)
	maximum = 0.0280588 (at node 11)
Injected flit rate average = 0.0651512
	minimum = 0.0431048 (at node 0)
	maximum = 0.086362 (at node 42)
Accepted flit rate average= 0.0651512
	minimum = 0.0599807 (at node 0)
	maximum = 0.089971 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.72039 (30 samples)
	minimum = 6 (30 samples)
	maximum = 49.9667 (30 samples)
Network latency average = 8.53606 (30 samples)
	minimum = 6 (30 samples)
	maximum = 46.5 (30 samples)
Flit latency average = 7.01059 (30 samples)
	minimum = 6 (30 samples)
	maximum = 42.7 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.022614 (30 samples)
	minimum = 0.0178952 (30 samples)
	maximum = 0.0268426 (30 samples)
Accepted packet rate average = 0.022614 (30 samples)
	minimum = 0.0178952 (30 samples)
	maximum = 0.0268426 (30 samples)
Injected flit rate average = 0.0623277 (30 samples)
	minimum = 0.0412362 (30 samples)
	maximum = 0.0826226 (30 samples)
Accepted flit rate average = 0.0623277 (30 samples)
	minimum = 0.0573821 (30 samples)
	maximum = 0.0860721 (30 samples)
Injected packet size average = 2.75615 (30 samples)
Accepted packet size average = 2.75615 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 53 sec (4313 sec)
gpgpu_simulation_rate = 200664 (inst/sec)
gpgpu_simulation_rate = 1970 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 31: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 31 
gpu_sim_cycle = 38952
gpu_sim_insn = 28848876
gpu_ipc =     740.6263
gpu_tot_sim_cycle = 8758356
gpu_tot_sim_insn = 894315156
gpu_tot_ipc =     102.1099
gpu_tot_issued_cta = 1984
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 23881
partiton_reqs_in_parallel = 856944
partiton_reqs_in_parallel_total    = 40320538
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7015
partiton_reqs_in_parallel_util = 856944
partiton_reqs_in_parallel_util_total    = 40320538
gpu_sim_cycle_parition_util = 38952
gpu_tot_sim_cycle_parition_util    = 1832754
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1395624
L2_BW  =     113.1607 GB/Sec
L2_BW_total  =      15.6069 GB/Sec
gpu_total_sim_rate=203207

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17956068
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 55552
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17952886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 55552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17956068
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
149637, 143806, 144054, 149297, 149669, 143867, 144072, 149282, 38689, 37131, 37254, 24084, 
gpgpu_n_tot_thrd_icount = 1032902144
gpgpu_n_tot_w_icount = 32278192
gpgpu_n_stall_shd_mem = 55927
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 972904
gpgpu_n_mem_write_global = 468720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23752448
gpgpu_n_store_insn = 14764680
gpgpu_n_shmem_insn = 97813928
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1777664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 917
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:925732	W0_Idle:1140251	W0_Scoreboard:71558482	W1:1874880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12653580	W32:17749732
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7783232 {8:972904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63745920 {136:468720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109816384 {40:234360,136:738544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3749760 {8:468720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 453 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 8758355 
mrq_lat_table:636198 	102097 	70830 	154935 	190545 	148994 	87195 	41595 	11719 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	912522 	504219 	1094 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45 	1282175 	57442 	338 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	814444 	155969 	2516 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	241920 	30240 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2324 	202 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.249291  7.889792  8.376209  8.249524  7.680751  7.573148  8.400896  8.254126  8.498894  8.199574  7.862282  7.891641  8.992537  8.870663  7.813001  8.019196 
dram[1]:  8.794562  8.725275  7.784206  7.705454  7.242424  6.926324  9.274413  8.814336  8.528302  8.497787  7.494129  7.488759  8.524242  8.207198  7.947464  7.581677 
dram[2]:  8.741430  8.475783  8.857889  8.632383  7.403540  7.396110  8.768421  8.101622  8.426535  8.048167  7.922441  7.547783  8.778356  8.643442  7.514385  7.259478 
dram[3]:  8.647286  8.680934  7.844444  8.107177  7.180257  7.142613  9.106926  8.403587  7.795132  8.022964  7.555446  7.541502  8.701031  8.378351  7.870320  7.454152 
dram[4]:  8.766209  8.597302  8.370553  8.232265  7.409747  7.196319  8.668546  8.165781  8.326111  8.005208  8.171307  7.867010  8.474372  8.387065  7.534091  7.520942 
dram[5]:  8.204695  8.046041  8.090909  8.135721  7.505485  7.310775  9.430675  9.180407  7.673326  7.976116  7.593035  7.430380  8.786458  8.586558  7.653641  7.272574 
dram[6]:  8.961025  8.385797  8.478389  8.587065  7.295637  7.358490  8.641573  8.479603  8.477925  8.128042  7.998952  7.972832  7.901341  7.758232  7.625974  7.508951 
dram[7]:  8.107707  8.078630  8.070093  7.764389  8.024486  7.598330  9.285024  8.930314  7.574148  7.337864  7.898990  7.613437  9.074807  8.878364  7.566151  7.369038 
dram[8]:  8.645545  8.324119  8.347196  8.334942  7.346883  7.183745  8.840230  8.809851  8.334068  8.099678  7.890010  8.001023  8.297787  8.282128  7.746702  7.383906 
dram[9]:  8.177818  8.088849  8.061625  7.825929  7.827719  7.736442  9.029377  8.977804  7.552447  7.537388  7.906977  7.913968  8.692307  8.530507  7.393653  7.445596 
dram[10]:  8.866799  8.789163  8.179147  8.450539  7.223801  7.136842  9.116252  8.891204  8.043617  7.682927  7.900411  7.788462  8.150724  8.003795  7.917356  7.616608 
average row locality = 1444108/179204 = 8.058458
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5853      5851      5813      5814      5568      5567      5115      5116      5203      5203      5200      5197      5699      5700      5873      5872 
dram[1]:      5850      5851      5722      5721      5660      5662      5116      5114      5204      5202      5209      5211      5703      5701      5873      5871 
dram[2]:      5949      5949      5722      5722      5661      5660      5110      5107      5205      5206      5211      5211      5700      5700      5796      5794 
dram[3]:      5948      5948      5717      5717      5660      5659      5108      5109      5206      5206      5196      5197      5704      5701      5795      5794 
dram[4]:      5948      5948      5716      5716      5582      5583      5209      5204      5205      5205      5197      5196      5696      5693      5796      5796 
dram[5]:      5855      5855      5801      5800      5583      5582      5206      5204      5201      5201      5196      5196      5699      5696      5795      5795 
dram[6]:      5854      5855      5799      5798      5565      5562      5211      5211      5201      5201      5196      5195      5606      5604      5892      5892 
dram[7]:      5849      5850      5803      5802      5565      5563      5208      5209      5141      5140      5292      5291      5606      5605      5891      5890 
dram[8]:      5849      5849      5799      5803      5536      5535      5211      5211      5141      5139      5291      5289      5605      5606      5892      5893 
dram[9]:      5946      5946      5802      5800      5536      5534      5204      5205      5142      5142      5292      5291      5606      5606      5798      5799 
dram[10]:      5944      5945      5797      5796      5537      5539      5205      5202      5143      5142      5229      5229      5700      5700      5799      5799 
total reads: 975388
bank skew: 5949/5107 = 1.16
chip skew: 88706/88642 = 1.00
number of total write accesses:
dram[0]:      2883      2883      2848      2848      2612      2612      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[1]:      2883      2883      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[2]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2823      2823 
dram[3]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2435      2435      2736      2736      2823      2823 
dram[4]:      2976      2976      2755      2755      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[5]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[6]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2643      2643      2916      2916 
dram[7]:      2883      2883      2832      2832      2628      2628      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[8]:      2883      2883      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[9]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2823      2823 
dram[10]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2466      2466      2736      2736      2823      2823 
total reads: 468720
bank skew: 2976/2387 = 1.25
chip skew: 42656/42594 = 1.00
average mf latency per bank:
dram[0]:        570       336       558       324       568       323       606       331       582       326       585       330       566       337       562       331
dram[1]:        572       337       561       330       565       316       606       333       583       325       582       329       567       336       561       331
dram[2]:        568       331       561       332       564       316       605       332       582       325       580       330       569       337       564       333
dram[3]:        567       331       562       330       564       315       604       334       585       326       582       331       571       337       563       335
dram[4]:        566       330       561       332       571       322       599       325       584       326       582       333       567       337       565       333
dram[5]:        572       333       558       324       572       323       600       325       583       327       582       331       567       337       563       334
dram[6]:        571       334       558       325       570       323       599       325       582       326       584       333       571       343       561       331
dram[7]:        568       334       557       323       569       324       602       325       586       332       580       326       571       344       561       330
dram[8]:        566       335       561       325       571       320       602       325       586       334       578       326       572       344       560       330
dram[9]:        563       330       560       323       570       322       599       325       584       329       578       326       570       345       567       336
dram[10]:        564       329       557       324       572       321       599       325       583       331       585       330       567       337       566       338
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3475441 n_nop=2918331 n_act=16087 n_pre=16071 n_req=131238 n_rd=354576 n_write=170376 bw_util=0.3021
n_activity=1786188 dram_eff=0.5878
bk0: 23412a 3259860i bk1: 23404a 3268415i bk2: 23252a 3260516i bk3: 23256a 3269625i bk4: 22272a 3277059i bk5: 22268a 3277333i bk6: 20460a 3288643i bk7: 20464a 3295972i bk8: 20812a 3286404i bk9: 20812a 3289132i bk10: 20800a 3286727i bk11: 20788a 3294685i bk12: 22796a 3266846i bk13: 22800a 3273270i bk14: 23492a 3250254i bk15: 23488a 3257856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58394
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ffa118191f0 :  mf: uid=19923408, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8758355), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3475441 n_nop=2917733 n_act=16335 n_pre=16319 n_req=131264 n_rd=354678 n_write=170376 bw_util=0.3022
n_activity=1786513 dram_eff=0.5878
bk0: 23400a 3259011i bk1: 23404a 3267544i bk2: 22888a 3264235i bk3: 22882a 3270330i bk4: 22640a 3270771i bk5: 22648a 3272949i bk6: 20464a 3289148i bk7: 20456a 3293872i bk8: 20816a 3287039i bk9: 20808a 3292412i bk10: 20836a 3286962i bk11: 20844a 3294743i bk12: 22812a 3262348i bk13: 22804a 3271097i bk14: 23492a 3252292i bk15: 23484a 3258398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57491
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3475441 n_nop=2917801 n_act=16174 n_pre=16158 n_req=131327 n_rd=354812 n_write=170496 bw_util=0.3023
n_activity=1784578 dram_eff=0.5887
bk0: 23796a 3252038i bk1: 23796a 3262411i bk2: 22888a 3262947i bk3: 22888a 3271944i bk4: 22644a 3272170i bk5: 22640a 3272410i bk6: 20440a 3287630i bk7: 20428a 3296420i bk8: 20820a 3286345i bk9: 20824a 3290356i bk10: 20844a 3287104i bk11: 20844a 3294908i bk12: 22800a 3264125i bk13: 22800a 3272729i bk14: 23184a 3255771i bk15: 23176a 3260535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54882
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3475441 n_nop=2917561 n_act=16430 n_pre=16414 n_req=131259 n_rd=354660 n_write=170376 bw_util=0.3021
n_activity=1785392 dram_eff=0.5881
bk0: 23792a 3252764i bk1: 23792a 3260635i bk2: 22868a 3263639i bk3: 22868a 3269359i bk4: 22640a 3268766i bk5: 22636a 3275305i bk6: 20432a 3289225i bk7: 20436a 3293640i bk8: 20824a 3284134i bk9: 20824a 3290230i bk10: 20784a 3290351i bk11: 20788a 3295648i bk12: 22816a 3262322i bk13: 22804a 3266371i bk14: 23180a 3254004i bk15: 23176a 3259540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56925
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3475441 n_nop=2917691 n_act=16251 n_pre=16235 n_req=131316 n_rd=354760 n_write=170504 bw_util=0.3023
n_activity=1784308 dram_eff=0.5888
bk0: 23792a 3254041i bk1: 23792a 3262197i bk2: 22864a 3266114i bk3: 22864a 3270035i bk4: 22328a 3272567i bk5: 22332a 3277117i bk6: 20836a 3284846i bk7: 20816a 3290063i bk8: 20820a 3284911i bk9: 20820a 3289458i bk10: 20788a 3290275i bk11: 20784a 3296393i bk12: 22784a 3263898i bk13: 22772a 3273534i bk14: 23184a 3252151i bk15: 23184a 3260656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55372
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3475441 n_nop=2917627 n_act=16397 n_pre=16381 n_req=131259 n_rd=354660 n_write=170376 bw_util=0.3021
n_activity=1786512 dram_eff=0.5878
bk0: 23420a 3256079i bk1: 23420a 3266194i bk2: 23204a 3262723i bk3: 23200a 3266412i bk4: 22332a 3274938i bk5: 22328a 3278130i bk6: 20824a 3286125i bk7: 20816a 3292018i bk8: 20804a 3283142i bk9: 20804a 3287827i bk10: 20784a 3289259i bk11: 20784a 3296546i bk12: 22796a 3265985i bk13: 22784a 3269849i bk14: 23180a 3255807i bk15: 23180a 3262923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56078
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3475441 n_nop=2917973 n_act=16270 n_pre=16254 n_req=131236 n_rd=354568 n_write=170376 bw_util=0.3021
n_activity=1782522 dram_eff=0.589
bk0: 23416a 3255660i bk1: 23420a 3264923i bk2: 23196a 3259858i bk3: 23192a 3267354i bk4: 22260a 3273950i bk5: 22248a 3279436i bk6: 20844a 3284782i bk7: 20844a 3293484i bk8: 20804a 3284660i bk9: 20804a 3289043i bk10: 20784a 3286342i bk11: 20780a 3295952i bk12: 22424a 3266259i bk13: 22416a 3274984i bk14: 23568a 3249738i bk15: 23568a 3255958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56488
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3475441 n_nop=2917273 n_act=16370 n_pre=16354 n_req=131361 n_rd=354820 n_write=170624 bw_util=0.3024
n_activity=1783828 dram_eff=0.5891
bk0: 23396a 3254403i bk1: 23400a 3267315i bk2: 23212a 3261115i bk3: 23208a 3267951i bk4: 22260a 3274596i bk5: 22252a 3276212i bk6: 20832a 3287072i bk7: 20836a 3290993i bk8: 20564a 3286584i bk9: 20560a 3291325i bk10: 21168a 3282749i bk11: 21164a 3289928i bk12: 22424a 3268609i bk13: 22420a 3275508i bk14: 23564a 3253429i bk15: 23560a 3255270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55268
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3475441 n_nop=2918007 n_act=16239 n_pre=16223 n_req=131243 n_rd=354596 n_write=170376 bw_util=0.3021
n_activity=1782828 dram_eff=0.5889
bk0: 23396a 3259311i bk1: 23396a 3267623i bk2: 23196a 3262126i bk3: 23212a 3267771i bk4: 22144a 3276702i bk5: 22140a 3280251i bk6: 20844a 3283296i bk7: 20844a 3288942i bk8: 20564a 3286955i bk9: 20556a 3291329i bk10: 21164a 3284859i bk11: 21156a 3289788i bk12: 22420a 3264887i bk13: 22424a 3274027i bk14: 23568a 3248107i bk15: 23572a 3256085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56731
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3475441 n_nop=2917713 n_act=16386 n_pre=16370 n_req=131243 n_rd=354596 n_write=170376 bw_util=0.3021
n_activity=1782965 dram_eff=0.5889
bk0: 23784a 3252059i bk1: 23784a 3260388i bk2: 23208a 3261391i bk3: 23200a 3266358i bk4: 22144a 3277517i bk5: 22136a 3279644i bk6: 20816a 3284325i bk7: 20820a 3291465i bk8: 20568a 3287734i bk9: 20568a 3293938i bk10: 21168a 3283085i bk11: 21164a 3289702i bk12: 22424a 3268033i bk13: 22424a 3275631i bk14: 23192a 3253900i bk15: 23196a 3259746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55818
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3475441 n_nop=2917477 n_act=16266 n_pre=16250 n_req=131362 n_rd=354824 n_write=170624 bw_util=0.3024
n_activity=1785824 dram_eff=0.5885
bk0: 23776a 3255921i bk1: 23780a 3263072i bk2: 23188a 3262931i bk3: 23184a 3268436i bk4: 22148a 3278248i bk5: 22156a 3283458i bk6: 20820a 3285746i bk7: 20808a 3291858i bk8: 20572a 3287872i bk9: 20568a 3290957i bk10: 20916a 3287116i bk11: 20916a 3292444i bk12: 22800a 3262413i bk13: 22800a 3270569i bk14: 23196a 3258840i bk15: 23196a 3260956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55272

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65559, Miss = 44324, Miss_rate = 0.676, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[1]: Access = 65500, Miss = 44320, Miss_rate = 0.677, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[2]: Access = 65531, Miss = 44337, Miss_rate = 0.677, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[3]: Access = 65534, Miss = 44333, Miss_rate = 0.676, Pending_hits = 1451, Reservation_fails = 1
L2_cache_bank[4]: Access = 65565, Miss = 44354, Miss_rate = 0.676, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[5]: Access = 65550, Miss = 44349, Miss_rate = 0.677, Pending_hits = 1438, Reservation_fails = 1
L2_cache_bank[6]: Access = 65488, Miss = 44334, Miss_rate = 0.677, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[7]: Access = 65487, Miss = 44331, Miss_rate = 0.677, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[8]: Access = 65577, Miss = 44349, Miss_rate = 0.676, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[9]: Access = 65593, Miss = 44341, Miss_rate = 0.676, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[10]: Access = 65562, Miss = 44336, Miss_rate = 0.676, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[11]: Access = 65531, Miss = 44329, Miss_rate = 0.676, Pending_hits = 1458, Reservation_fails = 0
L2_cache_bank[12]: Access = 65500, Miss = 44324, Miss_rate = 0.677, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[13]: Access = 65531, Miss = 44318, Miss_rate = 0.676, Pending_hits = 1472, Reservation_fails = 1
L2_cache_bank[14]: Access = 65624, Miss = 44355, Miss_rate = 0.676, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[15]: Access = 65624, Miss = 44350, Miss_rate = 0.676, Pending_hits = 1458, Reservation_fails = 0
L2_cache_bank[16]: Access = 65547, Miss = 44324, Miss_rate = 0.676, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[17]: Access = 65516, Miss = 44325, Miss_rate = 0.677, Pending_hits = 1450, Reservation_fails = 0
L2_cache_bank[18]: Access = 65515, Miss = 44326, Miss_rate = 0.677, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[19]: Access = 65546, Miss = 44323, Miss_rate = 0.676, Pending_hits = 1442, Reservation_fails = 0
L2_cache_bank[20]: Access = 65624, Miss = 44354, Miss_rate = 0.676, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[21]: Access = 65624, Miss = 44352, Miss_rate = 0.676, Pending_hits = 1412, Reservation_fails = 0
L2_total_cache_accesses = 1442128
L2_total_cache_misses = 975388
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 19180
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447233
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 506801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468569
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.095

icnt_total_pkts_mem_to_simt=4632624
icnt_total_pkts_simt_to_mem=3317008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5795
	minimum = 6
	maximum = 44
Network latency average = 8.45368
	minimum = 6
	maximum = 44
Slowest packet = 2818380
Flit latency average = 6.92881
	minimum = 6
	maximum = 40
Slowest flit = 7768312
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238782
	minimum = 0.0188955 (at node 0)
	maximum = 0.0283433 (at node 19)
Accepted packet rate average = 0.0238782
	minimum = 0.0188955 (at node 0)
	maximum = 0.0283433 (at node 19)
Injected flit rate average = 0.0658119
	minimum = 0.0435419 (at node 0)
	maximum = 0.0872378 (at node 42)
Accepted flit rate average= 0.0658119
	minimum = 0.0605889 (at node 0)
	maximum = 0.0908834 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.71585 (31 samples)
	minimum = 6 (31 samples)
	maximum = 49.7742 (31 samples)
Network latency average = 8.5334 (31 samples)
	minimum = 6 (31 samples)
	maximum = 46.4194 (31 samples)
Flit latency average = 7.00795 (31 samples)
	minimum = 6 (31 samples)
	maximum = 42.6129 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.0226548 (31 samples)
	minimum = 0.0179275 (31 samples)
	maximum = 0.026891 (31 samples)
Accepted packet rate average = 0.0226548 (31 samples)
	minimum = 0.0179275 (31 samples)
	maximum = 0.026891 (31 samples)
Injected flit rate average = 0.0624401 (31 samples)
	minimum = 0.0413106 (31 samples)
	maximum = 0.0827715 (31 samples)
Accepted flit rate average = 0.0624401 (31 samples)
	minimum = 0.0574855 (31 samples)
	maximum = 0.0862273 (31 samples)
Injected packet size average = 2.75615 (31 samples)
Accepted packet size average = 2.75615 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 21 sec (4401 sec)
gpgpu_simulation_rate = 203207 (inst/sec)
gpgpu_simulation_rate = 1990 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 32: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 32 
gpu_sim_cycle = 39286
gpu_sim_insn = 28848876
gpu_ipc =     734.3297
gpu_tot_sim_cycle = 9019792
gpu_tot_sim_insn = 923164032
gpu_tot_ipc =     102.3487
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 24393
partiton_reqs_in_parallel = 864292
partiton_reqs_in_parallel_total    = 41177482
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6611
partiton_reqs_in_parallel_util = 864292
partiton_reqs_in_parallel_util_total    = 41177482
gpu_sim_cycle_parition_util = 39286
gpu_tot_sim_cycle_parition_util    = 1871706
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1442128
L2_BW  =     112.1986 GB/Sec
L2_BW_total  =      15.6432 GB/Sec
gpu_total_sim_rate=205650

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18535296
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0285
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18532114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18535296
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
154464, 148436, 148702, 154107, 154496, 148500, 148719, 154102, 43525, 41773, 41911, 28904, 
gpgpu_n_tot_thrd_icount = 1066221568
gpgpu_n_tot_w_icount = 33319424
gpgpu_n_stall_shd_mem = 55955
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1004288
gpgpu_n_mem_write_global = 483840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24518656
gpgpu_n_store_insn = 15240960
gpgpu_n_shmem_insn = 100969216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 945
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:955717	W0_Idle:1156218	W0_Scoreboard:72701955	W1:1935360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13061760	W32:18322304
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8034304 {8:1004288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65802240 {136:483840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 113358848 {40:241920,136:762368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3870720 {8:483840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 445 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 9019791 
mrq_lat_table:654765 	104451 	72933 	160445 	197660 	154681 	90912 	43138 	11747 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	940879 	522341 	1119 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	46 	1326499 	59606 	353 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	840819 	160900 	2594 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	241920 	45360 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2400 	204 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.102426  7.725792  8.301484  8.166059  7.586547  7.458554  8.345200  8.152792  8.403602  8.103167  7.747059  7.774606  8.895598  8.762096  7.690739  7.925569 
dram[1]:  8.760933  8.660903  7.623150  7.563040  7.178423  6.844937  9.134593  8.661814  8.449414  8.438298  7.414246  7.423077  8.336529  7.997240  7.816926  7.473163 
dram[2]:  8.602241  8.322494  8.767768  8.520428  7.331356  7.299578  8.637989  7.975232  8.335084  7.959880  7.834653  7.451036  8.692000  8.513223  7.429407  7.141366 
dram[3]:  8.593284  8.609345  7.719577  7.950953  7.095980  7.025995  8.914648  8.276231  7.719844  7.951904  7.484331  7.442871  8.567488  8.247628  7.779528  7.360099 
dram[4]:  8.657895  8.451376  8.320342  8.172736  7.318103  7.116513  8.553398  8.044670  8.274244  7.919162  8.084103  7.779862  8.369943  8.287213  7.448074  7.423205 
dram[5]:  8.133453  7.996454  7.972297  8.043283  7.369792  7.163713  9.313748  9.076747  7.604027  7.923077  7.463068  7.324349  8.665005  8.476097  7.561224  7.165189 
dram[6]:  8.850834  8.260074  8.446023  8.501430  7.209362  7.293712  8.509657  8.322141  8.437234  8.051777  7.936556  7.927566  7.775846  7.627469  7.467543  7.418776 
dram[7]:  8.055407  8.027605  7.966964  7.651801  7.865367  7.442004  9.197216  8.919010  7.490403  7.266294  7.818006  7.504647  8.946316  8.724846  7.485173  7.309734 
dram[8]:  8.519849  8.231963  8.273655  8.262037  7.255393  7.077441  8.677243  8.592632  8.259259  8.003077  7.809478  7.930255  8.163304  8.102002  7.579650  7.230708 
dram[9]:  8.043668  7.960242  7.958965  7.709594  7.707608  7.608145  8.953672  8.924549  7.428164  7.442326  7.810445  7.771896  8.567540  8.398221  7.279051  7.327842 
dram[10]:  8.752851  8.728909  8.099001  8.340506  7.139219  7.057047  8.954803  8.743929  7.983640  7.638943  7.814159  7.723032  8.048148  7.851852  7.742385  7.513514 
average row locality = 1490732/187420 = 7.953964
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6042      6040      6005      6006      5755      5754      5272      5273      5373      5373      5374      5371      5875      5876      6060      6059 
dram[1]:      6039      6040      5911      5910      5850      5852      5273      5271      5374      5372      5383      5385      5879      5877      6060      6058 
dram[2]:      6141      6141      5911      5911      5851      5850      5267      5264      5375      5376      5385      5385      5876      5876      5981      5979 
dram[3]:      6140      6140      5906      5906      5850      5849      5265      5266      5376      5376      5369      5370      5880      5877      5980      5979 
dram[4]:      6140      6140      5905      5905      5769      5770      5369      5364      5375      5375      5370      5369      5872      5869      5981      5981 
dram[5]:      6044      6044      5993      5992      5770      5769      5366      5364      5371      5371      5369      5369      5875      5872      5980      5980 
dram[6]:      6043      6044      5991      5990      5751      5748      5371      5371      5371      5371      5369      5368      5779      5777      6080      6080 
dram[7]:      6038      6039      5995      5994      5751      5749      5368      5369      5309      5308      5468      5467      5779      5778      6079      6078 
dram[8]:      6038      6038      5991      5995      5721      5720      5371      5371      5309      5307      5467      5465      5778      5779      6080      6081 
dram[9]:      6138      6138      5994      5992      5721      5719      5364      5365      5311      5311      5468      5467      5779      5779      5983      5984 
dram[10]:      6136      6137      5989      5988      5722      5724      5365      5362      5312      5311      5403      5403      5876      5876      5984      5984 
total reads: 1006892
bank skew: 6141/5264 = 1.17
chip skew: 91572/91504 = 1.00
number of total write accesses:
dram[0]:      2976      2976      2944      2944      2704      2704      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[1]:      2976      2976      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[2]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2912      2912 
dram[3]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2512      2512      2816      2816      2912      2912 
dram[4]:      3072      3072      2848      2848      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[5]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[6]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2720      2720      3008      3008 
dram[7]:      2976      2976      2928      2928      2720      2720      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[8]:      2976      2976      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[9]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      2912      2912 
dram[10]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2544      2544      2816      2816      2912      2912 
total reads: 483840
bank skew: 3072/2464 = 1.25
chip skew: 44032/43968 = 1.00
average mf latency per bank:
dram[0]:        559       333       547       321       557       319       595       327       571       323       574       327       556       334       552       328
dram[1]:        561       334       551       326       553       313       594       330       572       322       571       326       557       333       551       328
dram[2]:        558       328       550       328       552       312       594       329       571       322       569       327       559       334       553       330
dram[3]:        556       327       551       326       553       312       592       330       574       323       571       328       561       334       552       332
dram[4]:        555       327       551       328       560       318       587       322       573       323       570       329       557       334       554       330
dram[5]:        561       329       547       321       560       320       588       322       572       323       571       328       557       334       553       331
dram[6]:        561       331       547       321       558       319       588       322       571       322       573       329       562       339       551       327
dram[7]:        558       331       547       320       558       320       591       322       575       329       569       323       561       341       551       327
dram[8]:        556       332       550       322       559       317       590       322       574       330       567       323       562       340       550       327
dram[9]:        553       327       550       320       559       318       588       322       573       326       567       323       561       341       557       332
dram[10]:        553       326       546       320       560       318       587       322       572       327       573       327       558       334       556       334
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3548388 n_nop=2972846 n_act=16827 n_pre=16811 n_req=135476 n_rd=366032 n_write=175872 bw_util=0.3054
n_activity=1844745 dram_eff=0.5875
bk0: 24168a 3325790i bk1: 24160a 3334183i bk2: 24020a 3326096i bk3: 24024a 3335421i bk4: 23020a 3342493i bk5: 23016a 3343296i bk6: 21088a 3355865i bk7: 21092a 3362812i bk8: 21492a 3353087i bk9: 21492a 3355770i bk10: 21496a 3353148i bk11: 21484a 3361045i bk12: 23500a 3332795i bk13: 23504a 3339573i bk14: 24240a 3315383i bk15: 24236a 3323624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6061
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7ffa11ed2c50 :  mf: uid=20566050, sid01:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9019790), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3548388 n_nop=2972202 n_act=17097 n_pre=17081 n_req=135502 n_rd=366136 n_write=175872 bw_util=0.3055
n_activity=1845408 dram_eff=0.5874
bk0: 24156a 3324513i bk1: 24160a 3333656i bk2: 23644a 3329755i bk3: 23640a 3336139i bk4: 23400a 3336518i bk5: 23408a 3338864i bk6: 21092a 3355473i bk7: 21084a 3360275i bk8: 21496a 3353549i bk9: 21488a 3359048i bk10: 21532a 3353473i bk11: 21540a 3361342i bk12: 23516a 3328404i bk13: 23508a 3337207i bk14: 24240a 3317627i bk15: 24232a 3323945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3548388 n_nop=2972292 n_act=16918 n_pre=16902 n_req=135569 n_rd=366276 n_write=176000 bw_util=0.3056
n_activity=1843473 dram_eff=0.5883
bk0: 24564a 3317570i bk1: 24564a 3328509i bk2: 23644a 3328598i bk3: 23644a 3337856i bk4: 23404a 3337760i bk5: 23400a 3338197i bk6: 21068a 3354386i bk7: 21056a 3363217i bk8: 21500a 3352802i bk9: 21504a 3357009i bk10: 21540a 3353699i bk11: 21540a 3361219i bk12: 23504a 3330469i bk13: 23504a 3339612i bk14: 23924a 3321485i bk15: 23916a 3326169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57039
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7ffa120abb80 :  mf: uid=20566049, sid01:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (9019787), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3548388 n_nop=2972044 n_act=17186 n_pre=17170 n_req=135497 n_rd=366116 n_write=175872 bw_util=0.3055
n_activity=1844487 dram_eff=0.5877
bk0: 24560a 3318147i bk1: 24560a 3326842i bk2: 23624a 3329202i bk3: 23624a 3335446i bk4: 23400a 3334552i bk5: 23396a 3341220i bk6: 21060a 3355555i bk7: 21064a 3360447i bk8: 21504a 3350607i bk9: 21504a 3356992i bk10: 21476a 3356984i bk11: 21480a 3362304i bk12: 23520a 3328443i bk13: 23508a 3332162i bk14: 23920a 3319591i bk15: 23916a 3325199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58899
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ffa11d89a50 :  mf: uid=20566051, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9019791), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3548388 n_nop=2972250 n_act=16969 n_pre=16953 n_req=135554 n_rd=366216 n_write=176000 bw_util=0.3056
n_activity=1843270 dram_eff=0.5883
bk0: 24560a 3319783i bk1: 24560a 3327959i bk2: 23620a 3331784i bk3: 23620a 3336447i bk4: 23076a 3338194i bk5: 23080a 3343030i bk6: 21476a 3351630i bk7: 21456a 3357296i bk8: 21500a 3351130i bk9: 21500a 3355967i bk10: 21480a 3357061i bk11: 21476a 3363035i bk12: 23488a 3330127i bk13: 23476a 3340136i bk14: 23924a 3317869i bk15: 23924a 3326372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57428
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7ffa120c5040 :  mf: uid=20566052, sid01:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (9019791), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3548388 n_nop=2972124 n_act=17147 n_pre=17131 n_req=135497 n_rd=366114 n_write=175872 bw_util=0.3055
n_activity=1845793 dram_eff=0.5873
bk0: 24176a 3321904i bk1: 24176a 3332266i bk2: 23972a 3328324i bk3: 23968a 3332416i bk4: 23080a 3340512i bk5: 23074a 3343814i bk6: 21464a 3352555i bk7: 21456a 3358902i bk8: 21484a 3349618i bk9: 21484a 3354795i bk10: 21476a 3356119i bk11: 21476a 3363383i bk12: 23500a 3332144i bk13: 23488a 3336228i bk14: 23920a 3321495i bk15: 23920a 3328802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58095
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3548388 n_nop=2972520 n_act=16998 n_pre=16982 n_req=135472 n_rd=366016 n_write=175872 bw_util=0.3054
n_activity=1841383 dram_eff=0.5886
bk0: 24172a 3321388i bk1: 24176a 3330674i bk2: 23964a 3325678i bk3: 23960a 3333356i bk4: 23004a 3339877i bk5: 22992a 3345686i bk6: 21484a 3351177i bk7: 21484a 3360408i bk8: 21484a 3351302i bk9: 21484a 3355817i bk10: 21476a 3352990i bk11: 21472a 3363160i bk12: 23116a 3332841i bk13: 23108a 3341425i bk14: 24320a 3315155i bk15: 24320a 3321594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58152
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3548388 n_nop=2971800 n_act=17100 n_pre=17084 n_req=135601 n_rd=366276 n_write=176128 bw_util=0.3057
n_activity=1842299 dram_eff=0.5888
bk0: 24152a 3320175i bk1: 24156a 3333394i bk2: 23980a 3326573i bk3: 23976a 3333747i bk4: 23004a 3340425i bk5: 22996a 3342070i bk6: 21472a 3353699i bk7: 21476a 3357991i bk8: 21236a 3352903i bk9: 21232a 3358378i bk10: 21872a 3349070i bk11: 21868a 3356154i bk12: 23116a 3334673i bk13: 23112a 3341767i bk14: 24316a 3318626i bk15: 24312a 3321442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57365
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3548388 n_nop=2972462 n_act=17013 n_pre=16997 n_req=135479 n_rd=366044 n_write=175872 bw_util=0.3054
n_activity=1842153 dram_eff=0.5884
bk0: 24152a 3325039i bk1: 24152a 3333605i bk2: 23964a 3327793i bk3: 23980a 3333447i bk4: 22884a 3342440i bk5: 22880a 3346593i bk6: 21484a 3350075i bk7: 21484a 3355669i bk8: 21236a 3353580i bk9: 21228a 3357928i bk10: 21868a 3351288i bk11: 21860a 3356614i bk12: 23112a 3331137i bk13: 23116a 3340573i bk14: 24320a 3313383i bk15: 24324a 3321562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5843
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3548388 n_nop=2972156 n_act=17162 n_pre=17146 n_req=135481 n_rd=366052 n_write=175872 bw_util=0.3054
n_activity=1841761 dram_eff=0.5885
bk0: 24552a 3317603i bk1: 24552a 3325692i bk2: 23976a 3327053i bk3: 23968a 3331927i bk4: 22884a 3343017i bk5: 22876a 3345614i bk6: 21456a 3350938i bk7: 21460a 3358092i bk8: 21244a 3353934i bk9: 21244a 3360861i bk10: 21872a 3349345i bk11: 21868a 3356066i bk12: 23116a 3334278i bk13: 23116a 3342112i bk14: 23932a 3319340i bk15: 23936a 3325645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3548388 n_nop=2971980 n_act=17004 n_pre=16988 n_req=135604 n_rd=366288 n_write=176128 bw_util=0.3057
n_activity=1844503 dram_eff=0.5881
bk0: 24544a 3321237i bk1: 24548a 3329161i bk2: 23956a 3328295i bk3: 23952a 3333950i bk4: 22888a 3343877i bk5: 22896a 3349746i bk6: 21460a 3352414i bk7: 21448a 3358442i bk8: 21248a 3354293i bk9: 21244a 3357792i bk10: 21612a 3353322i bk11: 21612a 3359280i bk12: 23504a 3328614i bk13: 23504a 3336722i bk14: 23936a 3324477i bk15: 23936a 3326659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57481

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67672, Miss = 45756, Miss_rate = 0.676, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[1]: Access = 67612, Miss = 45752, Miss_rate = 0.677, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[2]: Access = 67644, Miss = 45769, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[3]: Access = 67648, Miss = 45765, Miss_rate = 0.677, Pending_hits = 1459, Reservation_fails = 1
L2_cache_bank[4]: Access = 67680, Miss = 45787, Miss_rate = 0.677, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[5]: Access = 67664, Miss = 45782, Miss_rate = 0.677, Pending_hits = 1449, Reservation_fails = 1
L2_cache_bank[6]: Access = 67600, Miss = 45766, Miss_rate = 0.677, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[7]: Access = 67600, Miss = 45763, Miss_rate = 0.677, Pending_hits = 1442, Reservation_fails = 0
L2_cache_bank[8]: Access = 67692, Miss = 45781, Miss_rate = 0.676, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[9]: Access = 67708, Miss = 45773, Miss_rate = 0.676, Pending_hits = 1486, Reservation_fails = 0
L2_cache_bank[10]: Access = 67676, Miss = 45768, Miss_rate = 0.676, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[11]: Access = 67644, Miss = 45761, Miss_rate = 0.676, Pending_hits = 1465, Reservation_fails = 0
L2_cache_bank[12]: Access = 67612, Miss = 45755, Miss_rate = 0.677, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[13]: Access = 67644, Miss = 45749, Miss_rate = 0.676, Pending_hits = 1477, Reservation_fails = 1
L2_cache_bank[14]: Access = 67740, Miss = 45787, Miss_rate = 0.676, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[15]: Access = 67740, Miss = 45782, Miss_rate = 0.676, Pending_hits = 1472, Reservation_fails = 0
L2_cache_bank[16]: Access = 67660, Miss = 45755, Miss_rate = 0.676, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[17]: Access = 67628, Miss = 45756, Miss_rate = 0.677, Pending_hits = 1457, Reservation_fails = 0
L2_cache_bank[18]: Access = 67628, Miss = 45758, Miss_rate = 0.677, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[19]: Access = 67660, Miss = 45755, Miss_rate = 0.676, Pending_hits = 1450, Reservation_fails = 0
L2_cache_bank[20]: Access = 67740, Miss = 45787, Miss_rate = 0.676, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[21]: Access = 67740, Miss = 45785, Miss_rate = 0.676, Pending_hits = 1424, Reservation_fails = 0
L2_total_cache_accesses = 1488632
L2_total_cache_misses = 1006892
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 19331
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 462082
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19021
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 483689
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1004288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 483840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.096

icnt_total_pkts_mem_to_simt=4781984
icnt_total_pkts_simt_to_mem=3423992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55994
	minimum = 6
	maximum = 42
Network latency average = 8.43095
	minimum = 6
	maximum = 38
Slowest packet = 2885021
Flit latency average = 6.90601
	minimum = 6
	maximum = 34
Slowest flit = 7951409
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236752
	minimum = 0.0187349 (at node 5)
	maximum = 0.0281023 (at node 0)
Accepted packet rate average = 0.0236752
	minimum = 0.0187349 (at node 5)
	maximum = 0.0281023 (at node 0)
Injected flit rate average = 0.0652524
	minimum = 0.0431717 (at node 5)
	maximum = 0.0864961 (at node 42)
Accepted flit rate average= 0.0652524
	minimum = 0.0600738 (at node 5)
	maximum = 0.0901107 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.71097 (32 samples)
	minimum = 6 (32 samples)
	maximum = 49.5312 (32 samples)
Network latency average = 8.5302 (32 samples)
	minimum = 6 (32 samples)
	maximum = 46.1562 (32 samples)
Flit latency average = 7.00477 (32 samples)
	minimum = 6 (32 samples)
	maximum = 42.3438 (32 samples)
Fragmentation average = 0 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0 (32 samples)
Injected packet rate average = 0.0226867 (32 samples)
	minimum = 0.0179527 (32 samples)
	maximum = 0.0269288 (32 samples)
Accepted packet rate average = 0.0226867 (32 samples)
	minimum = 0.0179527 (32 samples)
	maximum = 0.0269288 (32 samples)
Injected flit rate average = 0.062528 (32 samples)
	minimum = 0.0413687 (32 samples)
	maximum = 0.0828879 (32 samples)
Accepted flit rate average = 0.062528 (32 samples)
	minimum = 0.0575664 (32 samples)
	maximum = 0.0863486 (32 samples)
Injected packet size average = 2.75615 (32 samples)
Accepted packet size average = 2.75615 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 49 sec (4489 sec)
gpgpu_simulation_rate = 205650 (inst/sec)
gpgpu_simulation_rate = 2009 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 33: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 33 
gpu_sim_cycle = 39127
gpu_sim_insn = 28848876
gpu_ipc =     737.3138
gpu_tot_sim_cycle = 9281069
gpu_tot_sim_insn = 952012908
gpu_tot_ipc =     102.5758
gpu_tot_issued_cta = 2112
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 24827
partiton_reqs_in_parallel = 860794
partiton_reqs_in_parallel_total    = 42041774
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6226
partiton_reqs_in_parallel_util = 860794
partiton_reqs_in_parallel_util_total    = 42041774
gpu_sim_cycle_parition_util = 39127
gpu_tot_sim_cycle_parition_util    = 1910992
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1488632
L2_BW  =     112.6546 GB/Sec
L2_BW_total  =      15.6778 GB/Sec
gpu_total_sim_rate=207999

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19114524
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59136
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0276
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19111342
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19114524
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
159291, 153075, 153349, 158922, 159323, 153144, 153366, 158912, 43525, 41773, 41911, 28904, 
gpgpu_n_tot_thrd_icount = 1099540992
gpgpu_n_tot_w_icount = 34360656
gpgpu_n_stall_shd_mem = 55994
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035672
gpgpu_n_mem_write_global = 498960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25284864
gpgpu_n_store_insn = 15717240
gpgpu_n_shmem_insn = 104124504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1892352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 984
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:986141	W0_Idle:1171354	W0_Scoreboard:73827461	W1:1995840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13469940	W32:18894876
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8285376 {8:1035672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67858560 {136:498960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116901312 {40:249480,136:786192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3991680 {8:498960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 439 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 9281068 
mrq_lat_table:675795 	108415 	75422 	164810 	203221 	159480 	93942 	44426 	11845 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	973358 	536328 	1157 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	47 	1370654 	61946 	361 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	867003 	166008 	2686 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	241920 	60480 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2476 	206 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.266666  7.886344  8.444139  8.308108  7.734458  7.605240  8.513860  8.319792  8.564398  8.261616  7.891473  7.919261  9.060545  8.926441  7.829002  8.078720 
dram[1]:  8.930836  8.830009  7.760103  7.699659  7.324013  6.986667  9.287210  8.813466  8.592437  8.581322  7.556997  7.565863  8.498581  8.157130  7.942177  7.610432 
dram[2]:  8.772853  8.490617  8.891625  8.644636  7.478590  7.446488  8.809051  8.140817  8.495327  8.117064  7.980431  7.594041  8.856016  8.676329  7.563891  7.285941 
dram[3]:  8.763838  8.780037  7.857143  8.089686  7.240650  7.169887  9.067045  8.426610  7.859750  8.076999  7.628169  7.586368  8.730806  8.409176  7.901809  7.482056 
dram[4]:  8.828997  8.620689  8.444757  8.297148  7.464560  7.260798  8.726013  8.212852  8.399384  8.060099  8.232017  7.925854  8.548572  8.465095  7.595199  7.570132 
dram[5]:  8.297948  8.159649  8.112092  8.183437  7.516767  7.308528  9.491879  9.253394  7.728734  8.048228  7.606741  7.466912  8.828909  8.639076  7.683417  7.298329 
dram[6]:  9.021338  8.425725  8.587851  8.643462  7.354975  7.440273  8.681867  8.492739  8.544410  8.177000  8.083582  8.074553  7.932250  7.782802  7.616572  7.567393 
dram[7]:  8.219275  8.191190  8.106702  7.789831  8.017464  7.590078  9.374571  9.094444  7.627488  7.388430  7.966507  7.650735  9.090062  8.886640  7.621951  7.433783 
dram[8]:  8.687850  8.397470  8.414835  8.403108  7.400855  7.221017  8.831716  8.746795  8.364865  8.126263  7.957935  8.079612  8.322275  8.260583  7.729596  7.366065 
dram[9]:  8.209162  8.124893  8.098679  7.847993  7.857532  7.757168  9.129464  9.100111  7.549718  7.563910  7.958891  7.920076  8.728628  8.558479  7.412763  7.473941 
dram[10]:  8.924812  8.900656  8.239462  8.481995  7.283432  7.200333  9.130580  8.898803  8.089447  7.760849  7.961127  7.869356  8.208409  7.996438  7.878111  7.661102 
average row locality = 1537356/189724 = 8.103118
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6231      6229      6189      6190      5928      5927      5445      5446      5539      5539      5536      5533      6067      6068      6252      6251 
dram[1]:      6228      6229      6092      6091      6026      6028      5446      5444      5540      5538      5546      5548      6071      6069      6252      6250 
dram[2]:      6333      6333      6092      6092      6027      6026      5440      5437      5541      5542      5548      5548      6068      6068      6170      6168 
dram[3]:      6332      6332      6087      6087      6026      6025      5438      5439      5542      5542      5532      5533      6072      6069      6169      6168 
dram[4]:      6332      6332      6086      6086      5943      5944      5545      5540      5541      5541      5533      5532      6064      6061      6170      6170 
dram[5]:      6233      6233      6176      6175      5944      5943      5542      5540      5537      5537      5532      5532      6067      6064      6169      6169 
dram[6]:      6232      6233      6174      6173      5925      5922      5547      5547      5537      5537      5532      5531      5968      5966      6272      6272 
dram[7]:      6227      6228      6178      6177      5925      5923      5544      5545      5473      5472      5634      5633      5968      5967      6271      6270 
dram[8]:      6227      6227      6174      6178      5894      5893      5547      5547      5473      5471      5633      5631      5967      5968      6272      6273 
dram[9]:      6330      6330      6177      6175      5894      5892      5540      5541      5474      5474      5634      5633      5968      5968      6172      6173 
dram[10]:      6328      6329      6172      6171      5895      5897      5541      5538      5475      5474      5567      5567      6068      6068      6173      6173 
total reads: 1038396
bank skew: 6333/5437 = 1.16
chip skew: 94436/94368 = 1.00
number of total write accesses:
dram[0]:      3069      3069      3032      3032      2781      2781      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[1]:      3069      3069      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[2]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3005      3005 
dram[3]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2592      2592      2912      2912      3005      3005 
dram[4]:      3168      3168      2933      2933      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[5]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[6]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2813      2813      3104      3104 
dram[7]:      3069      3069      3015      3015      2798      2798      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[8]:      3069      3069      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[9]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3005      3005 
dram[10]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2625      2625      2912      2912      3005      3005 
total reads: 498960
bank skew: 3168/2541 = 1.25
chip skew: 45408/45342 = 1.00
average mf latency per bank:
dram[0]:        549       329       538       318       547       316       583       324       560       320       563       323       546       330       541       325
dram[1]:        551       330       541       323       544       310       582       327       561       319       560       322       546       330       541       325
dram[2]:        548       325       541       325       543       310       582       325       560       319       559       323       548       330       543       326
dram[3]:        546       324       542       323       544       309       580       327       563       319       560       324       550       330       542       328
dram[4]:        545       324       541       325       550       316       576       319       563       319       560       326       546       330       544       326
dram[5]:        551       326       538       318       551       317       577       319       562       320       561       324       546       330       543       327
dram[6]:        550       328       538       318       549       317       576       319       560       319       562       326       550       335       541       324
dram[7]:        548       327       537       317       548       318       579       319       564       325       559       319       550       337       540       324
dram[8]:        545       328       541       319       550       314       579       319       564       327       556       320       551       336       540       324
dram[9]:        543       324       540       317       549       316       576       319       562       322       556       319       550       337       547       329
dram[10]:        543       323       537       318       551       315       576       319       562       324       563       323       547       330       546       331
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621040 n_nop=3028154 n_act=17027 n_pre=17011 n_req=139712 n_rd=377480 n_write=181368 bw_util=0.3087
n_activity=1900568 dram_eff=0.5881
bk0: 24924a 3391769i bk1: 24916a 3400760i bk2: 24756a 3392605i bk3: 24760a 3401871i bk4: 23712a 3409838i bk5: 23708a 3410276i bk6: 21780a 3422913i bk7: 21784a 3429969i bk8: 22156a 3419740i bk9: 22156a 3422691i bk10: 22144a 3420339i bk11: 22132a 3428735i bk12: 24268a 3398791i bk13: 24272a 3405503i bk14: 25008a 3380801i bk15: 25004a 3389410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61795
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621040 n_nop=3027478 n_act=17309 n_pre=17293 n_req=139740 n_rd=377592 n_write=181368 bw_util=0.3087
n_activity=1901227 dram_eff=0.588
bk0: 24912a 3390532i bk1: 24916a 3399944i bk2: 24368a 3396029i bk3: 24364a 3402568i bk4: 24104a 3402769i bk5: 24112a 3405685i bk6: 21784a 3422308i bk7: 21776a 3427546i bk8: 22160a 3420856i bk9: 22152a 3426097i bk10: 22184a 3420598i bk11: 22192a 3428874i bk12: 24284a 3393923i bk13: 24276a 3403454i bk14: 25008a 3383642i bk15: 25000a 3389614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60727
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ffa126e0950 :  mf: uid=21208694, sid09:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (9281068), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621040 n_nop=3027584 n_act=17122 n_pre=17106 n_req=139807 n_rd=377732 n_write=181496 bw_util=0.3089
n_activity=1899204 dram_eff=0.5889
bk0: 25332a 3383176i bk1: 25332a 3394810i bk2: 24368a 3394964i bk3: 24368a 3404129i bk4: 24108a 3404767i bk5: 24104a 3405200i bk6: 21760a 3421304i bk7: 21748a 3430456i bk8: 22164a 3419508i bk9: 22168a 3424176i bk10: 22192a 3420618i bk11: 22192a 3428480i bk12: 24272a 3396619i bk13: 24272a 3405793i bk14: 24680a 3386828i bk15: 24672a 3392291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58193
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621040 n_nop=3027312 n_act=17402 n_pre=17386 n_req=139735 n_rd=377572 n_write=181368 bw_util=0.3087
n_activity=1900277 dram_eff=0.5883
bk0: 25328a 3384109i bk1: 25328a 3393129i bk2: 24348a 3395539i bk3: 24348a 3402227i bk4: 24104a 3401368i bk5: 24100a 3407984i bk6: 21752a 3422476i bk7: 21756a 3427419i bk8: 22168a 3417522i bk9: 22168a 3424227i bk10: 22128a 3424157i bk11: 22132a 3429664i bk12: 24288a 3394207i bk13: 24276a 3398127i bk14: 24676a 3385339i bk15: 24672a 3391059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59938
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ffa118dc750 :  mf: uid=21208695, sid09:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (9281064), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621040 n_nop=3027526 n_act=17173 n_pre=17157 n_req=139796 n_rd=377680 n_write=181504 bw_util=0.3089
n_activity=1898902 dram_eff=0.589
bk0: 25328a 3385557i bk1: 25328a 3394317i bk2: 24344a 3398218i bk3: 24344a 3403032i bk4: 23772a 3405016i bk5: 23776a 3410190i bk6: 22180a 3418217i bk7: 22160a 3424330i bk8: 22164a 3417650i bk9: 22164a 3423121i bk10: 22132a 3424142i bk11: 22128a 3430660i bk12: 24256a 3396012i bk13: 24244a 3406463i bk14: 24680a 3383606i bk15: 24680a 3392590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621040 n_nop=3027398 n_act=17359 n_pre=17343 n_req=139735 n_rd=377572 n_write=181368 bw_util=0.3087
n_activity=1901735 dram_eff=0.5878
bk0: 24932a 3387639i bk1: 24932a 3398880i bk2: 24704a 3394397i bk3: 24700a 3398702i bk4: 23776a 3407371i bk5: 23772a 3410976i bk6: 22168a 3419433i bk7: 22160a 3425871i bk8: 22148a 3416677i bk9: 22148a 3421790i bk10: 22128a 3423638i bk11: 22128a 3431021i bk12: 24268a 3398340i bk13: 24256a 3402078i bk14: 24676a 3387062i bk15: 24676a 3394994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621040 n_nop=3027804 n_act=17206 n_pre=17190 n_req=139710 n_rd=377472 n_write=181368 bw_util=0.3087
n_activity=1896921 dram_eff=0.5892
bk0: 24928a 3387611i bk1: 24932a 3396838i bk2: 24696a 3391704i bk3: 24692a 3399654i bk4: 23700a 3406744i bk5: 23688a 3412877i bk6: 22188a 3418160i bk7: 22188a 3427117i bk8: 22148a 3417972i bk9: 22148a 3422327i bk10: 22128a 3420067i bk11: 22124a 3430700i bk12: 23872a 3398458i bk13: 23864a 3407420i bk14: 25088a 3380821i bk15: 25088a 3387166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59331
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621040 n_nop=3027060 n_act=17312 n_pre=17296 n_req=139843 n_rd=377740 n_write=181632 bw_util=0.309
n_activity=1898105 dram_eff=0.5894
bk0: 24908a 3386201i bk1: 24912a 3400032i bk2: 24712a 3392950i bk3: 24708a 3400519i bk4: 23700a 3407287i bk5: 23692a 3408897i bk6: 22176a 3420675i bk7: 22180a 3425297i bk8: 21892a 3419711i bk9: 21888a 3425492i bk10: 22536a 3416081i bk11: 22532a 3423157i bk12: 23872a 3400658i bk13: 23868a 3408219i bk14: 25084a 3384354i bk15: 25080a 3387278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58535
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621040 n_nop=3027734 n_act=17227 n_pre=17211 n_req=139717 n_rd=377500 n_write=181368 bw_util=0.3087
n_activity=1897979 dram_eff=0.5889
bk0: 24908a 3390906i bk1: 24908a 3400236i bk2: 24696a 3393922i bk3: 24712a 3400116i bk4: 23576a 3409274i bk5: 23572a 3413512i bk6: 22188a 3416410i bk7: 22188a 3422349i bk8: 21892a 3420348i bk9: 21884a 3425173i bk10: 22532a 3418151i bk11: 22524a 3423660i bk12: 23868a 3396726i bk13: 23872a 3406706i bk14: 25088a 3378922i bk15: 25092a 3387477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59586
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa52baf1c0 :  mf: uid=21208696, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9281068), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621040 n_nop=3027449 n_act=17370 n_pre=17354 n_req=139717 n_rd=377499 n_write=181368 bw_util=0.3087
n_activity=1897837 dram_eff=0.589
bk0: 25320a 3383609i bk1: 25320a 3392113i bk2: 24708a 3393560i bk3: 24699a 3398378i bk4: 23576a 3410229i bk5: 23568a 3412435i bk6: 22160a 3417750i bk7: 22164a 3425118i bk8: 21896a 3420761i bk9: 21896a 3427827i bk10: 22536a 3416307i bk11: 22532a 3423221i bk12: 23872a 3400532i bk13: 23872a 3407829i bk14: 24688a 3384881i bk15: 24692a 3391782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58983
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3621040 n_nop=3027244 n_act=17218 n_pre=17202 n_req=139844 n_rd=377744 n_write=181632 bw_util=0.309
n_activity=1900151 dram_eff=0.5888
bk0: 25312a 3387490i bk1: 25316a 3395234i bk2: 24688a 3394613i bk3: 24684a 3400474i bk4: 23580a 3410953i bk5: 23588a 3417023i bk6: 22164a 3418954i bk7: 22152a 3425160i bk8: 21900a 3421261i bk9: 21896a 3425001i bk10: 22268a 3420372i bk11: 22268a 3426676i bk12: 24272a 3394234i bk13: 24272a 3402528i bk14: 24692a 3390119i bk15: 24692a 3392414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58537

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69785, Miss = 47187, Miss_rate = 0.676, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[1]: Access = 69724, Miss = 47183, Miss_rate = 0.677, Pending_hits = 1449, Reservation_fails = 0
L2_cache_bank[2]: Access = 69757, Miss = 47201, Miss_rate = 0.677, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[3]: Access = 69762, Miss = 47197, Miss_rate = 0.677, Pending_hits = 1462, Reservation_fails = 1
L2_cache_bank[4]: Access = 69795, Miss = 47219, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[5]: Access = 69779, Miss = 47214, Miss_rate = 0.677, Pending_hits = 1452, Reservation_fails = 1
L2_cache_bank[6]: Access = 69713, Miss = 47198, Miss_rate = 0.677, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[7]: Access = 69712, Miss = 47195, Miss_rate = 0.677, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[8]: Access = 69806, Miss = 47214, Miss_rate = 0.676, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[9]: Access = 69823, Miss = 47206, Miss_rate = 0.676, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[10]: Access = 69790, Miss = 47200, Miss_rate = 0.676, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[11]: Access = 69757, Miss = 47193, Miss_rate = 0.677, Pending_hits = 1469, Reservation_fails = 0
L2_cache_bank[12]: Access = 69724, Miss = 47187, Miss_rate = 0.677, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[13]: Access = 69757, Miss = 47181, Miss_rate = 0.676, Pending_hits = 1482, Reservation_fails = 1
L2_cache_bank[14]: Access = 69856, Miss = 47220, Miss_rate = 0.676, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[15]: Access = 69856, Miss = 47215, Miss_rate = 0.676, Pending_hits = 1475, Reservation_fails = 0
L2_cache_bank[16]: Access = 69774, Miss = 47187, Miss_rate = 0.676, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[17]: Access = 69741, Miss = 47188, Miss_rate = 0.677, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[18]: Access = 69740, Miss = 47189, Miss_rate = 0.677, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[19]: Access = 69773, Miss = 47186, Miss_rate = 0.676, Pending_hits = 1454, Reservation_fails = 0
L2_cache_bank[20]: Access = 69856, Miss = 47219, Miss_rate = 0.676, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[21]: Access = 69856, Miss = 47217, Miss_rate = 0.676, Pending_hits = 1426, Reservation_fails = 0
L2_total_cache_accesses = 1535136
L2_total_cache_misses = 1038396
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 19403
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 477010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19093
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 539569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 498809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1035672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 498960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.097

icnt_total_pkts_mem_to_simt=4931344
icnt_total_pkts_simt_to_mem=3530976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61677
	minimum = 6
	maximum = 52
Network latency average = 8.4869
	minimum = 6
	maximum = 43
Slowest packet = 2978182
Flit latency average = 6.96819
	minimum = 6
	maximum = 39
Slowest flit = 8431470
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237714
	minimum = 0.018811 (at node 0)
	maximum = 0.0282165 (at node 7)
Accepted packet rate average = 0.0237714
	minimum = 0.018811 (at node 0)
	maximum = 0.0282165 (at node 7)
Injected flit rate average = 0.0655176
	minimum = 0.0433471 (at node 0)
	maximum = 0.0868476 (at node 42)
Accepted flit rate average= 0.0655176
	minimum = 0.0603179 (at node 0)
	maximum = 0.0904769 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.70812 (33 samples)
	minimum = 6 (33 samples)
	maximum = 49.6061 (33 samples)
Network latency average = 8.52889 (33 samples)
	minimum = 6 (33 samples)
	maximum = 46.0606 (33 samples)
Flit latency average = 7.00366 (33 samples)
	minimum = 6 (33 samples)
	maximum = 42.2424 (33 samples)
Fragmentation average = 0 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0 (33 samples)
Injected packet rate average = 0.0227196 (33 samples)
	minimum = 0.0179787 (33 samples)
	maximum = 0.0269679 (33 samples)
Accepted packet rate average = 0.0227196 (33 samples)
	minimum = 0.0179787 (33 samples)
	maximum = 0.0269679 (33 samples)
Injected flit rate average = 0.0626186 (33 samples)
	minimum = 0.0414287 (33 samples)
	maximum = 0.0830079 (33 samples)
Accepted flit rate average = 0.0626186 (33 samples)
	minimum = 0.0576498 (33 samples)
	maximum = 0.0864737 (33 samples)
Injected packet size average = 2.75615 (33 samples)
Accepted packet size average = 2.75615 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 17 sec (4577 sec)
gpgpu_simulation_rate = 207999 (inst/sec)
gpgpu_simulation_rate = 2027 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 34: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 34 
gpu_sim_cycle = 39401
gpu_sim_insn = 28848876
gpu_ipc =     732.1864
gpu_tot_sim_cycle = 9542620
gpu_tot_sim_insn = 980861784
gpu_tot_ipc =     102.7875
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 25246
partiton_reqs_in_parallel = 866822
partiton_reqs_in_parallel_total    = 42902568
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5867
partiton_reqs_in_parallel_util = 866822
partiton_reqs_in_parallel_util_total    = 42902568
gpu_sim_cycle_parition_util = 39401
gpu_tot_sim_cycle_parition_util    = 1950119
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1535136
L2_BW  =     111.8711 GB/Sec
L2_BW_total  =      15.7100 GB/Sec
gpu_total_sim_rate=210259

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19693752
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 60928
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0268
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19690570
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60928
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19693752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
164118, 157721, 157996, 163739, 164150, 157782, 158013, 163730, 43525, 41773, 41911, 28904, 
gpgpu_n_tot_thrd_icount = 1132860416
gpgpu_n_tot_w_icount = 35401888
gpgpu_n_stall_shd_mem = 56025
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1067056
gpgpu_n_mem_write_global = 514080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26051072
gpgpu_n_store_insn = 16193520
gpgpu_n_shmem_insn = 107279792
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1949696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1015
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1016232	W0_Idle:1186832	W0_Scoreboard:74967731	W1:2056320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13878120	W32:19467448
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8536448 {8:1067056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69914880 {136:514080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120443776 {40:257040,136:810016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4112640 {8:514080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 432 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 9542619 
mrq_lat_table:694777 	110872 	77504 	170391 	210205 	165081 	97352 	45926 	11872 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1001887 	554282 	1178 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	47 	1414976 	64120 	369 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	893475 	170853 	2753 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	241920 	75600 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2552 	208 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.168797  7.769668  8.400177  8.255208  7.616949  7.445733  8.387755  8.237475  8.437437  8.104808  7.781279  7.792943  8.914093  8.787821  7.750201  7.974295 
dram[1]:  8.763952  8.685404  7.698098  7.602941  7.169267  6.834944  9.195749  8.706568  8.497984  8.504540  7.452127  7.447299  8.368659  8.060209  7.845025  7.506636 
dram[2]:  8.609499  8.373824  8.755409  8.554228  7.335994  7.317675  8.647368  8.003899  8.405783  7.984848  7.865294  7.487088  8.754502  8.520295  7.446021  7.140590 
dram[3]:  8.570929  8.601054  7.764608  7.984550  7.113777  7.058372  8.946623  8.271903  7.814643  8.007597  7.490161  7.464349  8.619403  8.284305  7.776132  7.346034 
dram[4]:  8.692718  8.511304  8.319321  8.180299  7.351263  7.125592  8.579430  8.065134  8.281925  7.976348  8.099613  7.811567  8.461962  8.367181  7.451893  7.451893 
dram[5]:  8.170503  8.026801  7.999156  8.080136  7.436933  7.204473  9.316372  9.112555  7.647006  7.995256  7.483468  7.352063  8.728733  8.532348  7.546326  7.163002 
dram[6]:  8.897864  8.319445  8.446524  8.544635  7.235530  7.303571  8.537994  8.376740  8.452357  8.118497  7.944972  7.951567  7.825823  7.658185  7.479473  7.410591 
dram[7]:  8.082701  8.069924  8.007602  7.669903  7.881786  7.492923  9.226725  9.001068  7.545951  7.292876  7.815118  7.546174  8.950446  8.775510  7.531201  7.330296 
dram[8]:  8.536542  8.235598  8.269633  8.316667  7.287928  7.096108  8.678681  8.616565  8.276447  8.033915  7.792915  7.905991  8.194192  8.136036  7.645289  7.255447 
dram[9]:  8.094293  7.988572  8.013525  7.762490  7.756076  7.635043  9.034335  8.987193  7.459532  7.446140  7.865261  7.800000  8.609152  8.385329  7.303710  7.338509 
dram[10]:  8.751342  8.697778  8.119109  8.391497  7.165998  7.076801  9.016060  8.796238  7.984601  7.659280  7.818519  7.718464  8.052310  7.880546  7.792251  7.549521 
average row locality = 1583980/198406 = 7.983529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6420      6418      6381      6382      6115      6114      5602      5603      5709      5709      5710      5707      6243      6244      6439      6438 
dram[1]:      6417      6418      6281      6280      6216      6218      5603      5601      5710      5708      5720      5722      6247      6245      6439      6437 
dram[2]:      6525      6525      6281      6281      6217      6216      5597      5594      5711      5712      5722      5722      6244      6244      6355      6353 
dram[3]:      6524      6524      6276      6276      6216      6215      5595      5596      5712      5712      5705      5706      6248      6245      6354      6353 
dram[4]:      6524      6524      6275      6275      6130      6131      5705      5700      5711      5711      5706      5705      6240      6237      6355      6355 
dram[5]:      6422      6422      6368      6367      6131      6130      5702      5700      5707      5707      5705      5705      6243      6240      6354      6354 
dram[6]:      6421      6422      6366      6365      6111      6108      5707      5707      5707      5707      5705      5704      6141      6139      6460      6460 
dram[7]:      6416      6417      6370      6369      6111      6109      5704      5705      5641      5640      5810      5809      6141      6140      6459      6458 
dram[8]:      6416      6416      6366      6370      6079      6078      5707      5707      5641      5639      5809      5807      6140      6141      6460      6461 
dram[9]:      6522      6522      6369      6367      6079      6077      5700      5701      5643      5643      5810      5809      6141      6141      6357      6358 
dram[10]:      6520      6521      6364      6363      6080      6082      5701      5698      5644      5643      5741      5741      6244      6244      6358      6358 
total reads: 1069900
bank skew: 6525/5594 = 1.17
chip skew: 97302/97230 = 1.00
number of total write accesses:
dram[0]:      3162      3162      3128      3128      2873      2873      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[1]:      3162      3162      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[2]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3094      3094 
dram[3]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2669      2669      2992      2992      3094      3094 
dram[4]:      3264      3264      3026      3026      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[5]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[6]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2890      2890      3196      3196 
dram[7]:      3162      3162      3111      3111      2890      2890      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[8]:      3162      3162      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[9]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3094      3094 
dram[10]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2703      2703      2992      2992      3094      3094 
total reads: 514080
bank skew: 3264/2618 = 1.25
chip skew: 46784/46716 = 1.00
average mf latency per bank:
dram[0]:        539       326       528       315       537       313       573       321       550       317       553       320       537       327       532       322
dram[1]:        541       327       532       320       534       307       572       324       551       316       550       319       538       327       532       322
dram[2]:        538       322       531       322       533       306       572       322       550       316       549       320       540       327       534       323
dram[3]:        537       321       532       320       533       306       570       324       553       317       550       321       541       328       533       325
dram[4]:        535       321       531       322       540       313       566       316       553       317       550       323       538       327       535       323
dram[5]:        542       323       528       315       540       314       567       316       552       317       551       321       538       327       533       324
dram[6]:        541       324       528       315       538       313       566       316       550       316       552       322       542       333       532       321
dram[7]:        538       324       528       314       538       314       569       316       554       322       549       317       541       334       531       321
dram[8]:        536       325       531       316       539       311       569       316       554       324       546       317       543       334       531       321
dram[9]:        534       321       530       314       539       312       566       316       552       319       547       316       541       335       538       326
dram[10]:        534       320       528       315       540       312       566       316       552       321       553       320       538       328       536       327
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3694201 n_nop=3082847 n_act=17785 n_pre=17769 n_req=143950 n_rd=388936 n_write=186864 bw_util=0.3117
n_activity=1959667 dram_eff=0.5877
bk0: 25680a 3457324i bk1: 25672a 3466422i bk2: 25524a 3458582i bk3: 25528a 3467927i bk4: 24460a 3475720i bk5: 24456a 3476261i bk6: 22408a 3489709i bk7: 22412a 3497145i bk8: 22836a 3486659i bk9: 22836a 3489571i bk10: 22840a 3487168i bk11: 22828a 3496139i bk12: 24972a 3465134i bk13: 24976a 3472489i bk14: 25756a 3446841i bk15: 25752a 3455458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63633
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3694201 n_nop=3082123 n_act=18091 n_pre=18075 n_req=143978 n_rd=389048 n_write=186864 bw_util=0.3118
n_activity=1960417 dram_eff=0.5875
bk0: 25668a 3456168i bk1: 25672a 3466095i bk2: 25124a 3461815i bk3: 25120a 3468392i bk4: 24864a 3468520i bk5: 24872a 3471413i bk6: 22412a 3489307i bk7: 22404a 3494897i bk8: 22840a 3487686i bk9: 22832a 3493252i bk10: 22880a 3487473i bk11: 22888a 3495951i bk12: 24988a 3460551i bk13: 24980a 3470339i bk14: 25756a 3449301i bk15: 25748a 3455478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62275
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3694201 n_nop=3082173 n_act=17924 n_pre=17908 n_req=144049 n_rd=389196 n_write=187000 bw_util=0.3119
n_activity=1958476 dram_eff=0.5884
bk0: 26100a 3448641i bk1: 26100a 3460315i bk2: 25124a 3461475i bk3: 25124a 3470621i bk4: 24868a 3470556i bk5: 24864a 3471289i bk6: 22388a 3487901i bk7: 22376a 3497444i bk8: 22844a 3486433i bk9: 22848a 3491079i bk10: 22888a 3487146i bk11: 22888a 3495660i bk12: 24976a 3463500i bk13: 24976a 3472784i bk14: 25420a 3452829i bk15: 25412a 3457807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59859
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3694201 n_nop=3081909 n_act=18208 n_pre=18192 n_req=143973 n_rd=389028 n_write=186864 bw_util=0.3118
n_activity=1959113 dram_eff=0.5879
bk0: 26096a 3449388i bk1: 26096a 3458779i bk2: 25104a 3460998i bk3: 25104a 3467924i bk4: 24864a 3466800i bk5: 24860a 3473713i bk6: 22380a 3489299i bk7: 22384a 3494726i bk8: 22848a 3484502i bk9: 22848a 3491440i bk10: 22820a 3491077i bk11: 22824a 3496820i bk12: 24992a 3460755i bk13: 24980a 3464590i bk14: 25416a 3450611i bk15: 25412a 3456843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61608
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ffa12cef120 :  mf: uid=21851339, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9542617), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3694201 n_nop=3082159 n_act=17961 n_pre=17945 n_req=144034 n_rd=389136 n_write=187000 bw_util=0.3119
n_activity=1958117 dram_eff=0.5885
bk0: 26096a 3451362i bk1: 26096a 3460649i bk2: 25100a 3464064i bk3: 25100a 3469035i bk4: 24520a 3470835i bk5: 24524a 3476228i bk6: 22820a 3484733i bk7: 22800a 3491259i bk8: 22844a 3484161i bk9: 22844a 3490176i bk10: 22824a 3490851i bk11: 22820a 3497810i bk12: 24960a 3462830i bk13: 24948a 3473318i bk14: 25420a 3449789i bk15: 25420a 3458654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60134
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3694201 n_nop=3082039 n_act=18143 n_pre=18127 n_req=143973 n_rd=389028 n_write=186864 bw_util=0.3118
n_activity=1960654 dram_eff=0.5874
bk0: 25688a 3453427i bk1: 25688a 3464999i bk2: 25472a 3459951i bk3: 25468a 3464543i bk4: 24524a 3473413i bk5: 24520a 3476816i bk6: 22808a 3486050i bk7: 22800a 3493148i bk8: 22828a 3483320i bk9: 22828a 3488902i bk10: 22820a 3490333i bk11: 22820a 3498289i bk12: 24972a 3464890i bk13: 24960a 3468675i bk14: 25416a 3452755i bk15: 25416a 3460971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61046
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3694201 n_nop=3082437 n_act=17998 n_pre=17982 n_req=143946 n_rd=388920 n_write=186864 bw_util=0.3117
n_activity=1955835 dram_eff=0.5888
bk0: 25684a 3453487i bk1: 25688a 3462909i bk2: 25464a 3457058i bk3: 25460a 3466061i bk4: 24444a 3472571i bk5: 24432a 3479064i bk6: 22828a 3484729i bk7: 22828a 3494331i bk8: 22828a 3484734i bk9: 22828a 3489655i bk10: 22820a 3486592i bk11: 22816a 3497999i bk12: 24564a 3464971i bk13: 24556a 3474217i bk14: 25840a 3447128i bk15: 25840a 3452779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6094
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3694201 n_nop=3081701 n_act=18092 n_pre=18076 n_req=144083 n_rd=389196 n_write=187136 bw_util=0.312
n_activity=1957155 dram_eff=0.5889
bk0: 25664a 3451749i bk1: 25668a 3466008i bk2: 25480a 3458566i bk3: 25476a 3466476i bk4: 24444a 3473356i bk5: 24436a 3475188i bk6: 22816a 3487563i bk7: 22820a 3492659i bk8: 22564a 3486583i bk9: 22560a 3492155i bk10: 23240a 3482596i bk11: 23236a 3489827i bk12: 24564a 3467047i bk13: 24560a 3475300i bk14: 25836a 3449955i bk15: 25832a 3453066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60256
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ffa12b9ce20 :  mf: uid=21851340, sid15:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (9542619), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3694201 n_nop=3082344 n_act=18031 n_pre=18015 n_req=143953 n_rd=388947 n_write=186864 bw_util=0.3117
n_activity=1957621 dram_eff=0.5883
bk0: 25664a 3456843i bk1: 25664a 3466322i bk2: 25464a 3459533i bk3: 25480a 3466486i bk4: 24316a 3475671i bk5: 24311a 3479717i bk6: 22828a 3483378i bk7: 22828a 3489314i bk8: 22564a 3487137i bk9: 22556a 3492419i bk10: 23236a 3484540i bk11: 23228a 3490463i bk12: 24560a 3463329i bk13: 24564a 3473727i bk14: 25840a 3444973i bk15: 25844a 3452926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61208
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3694201 n_nop=3082089 n_act=18154 n_pre=18138 n_req=143955 n_rd=388956 n_write=186864 bw_util=0.3117
n_activity=1956889 dram_eff=0.5885
bk0: 26088a 3449094i bk1: 26088a 3457716i bk2: 25476a 3459190i bk3: 25468a 3464015i bk4: 24316a 3476340i bk5: 24308a 3478955i bk6: 22800a 3484477i bk7: 22804a 3492314i bk8: 22572a 3487387i bk9: 22572a 3494832i bk10: 23240a 3483034i bk11: 23236a 3490153i bk12: 24564a 3467196i bk13: 24564a 3474353i bk14: 25428a 3450942i bk15: 25432a 3457456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60685
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ffa12e7b8d0 :  mf: uid=21851338, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9542614), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3694201 n_nop=3081833 n_act=18020 n_pre=18004 n_req=144086 n_rd=389208 n_write=187136 bw_util=0.312
n_activity=1959684 dram_eff=0.5882
bk0: 26080a 3453283i bk1: 26084a 3461349i bk2: 25456a 3460375i bk3: 25452a 3466660i bk4: 24320a 3476934i bk5: 24328a 3483192i bk6: 22804a 3486059i bk7: 22792a 3492492i bk8: 22576a 3488126i bk9: 22572a 3492292i bk10: 22964a 3487319i bk11: 22964a 3493340i bk12: 24976a 3460533i bk13: 24976a 3469608i bk14: 25432a 3456185i bk15: 25432a 3458430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60056

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71898, Miss = 48619, Miss_rate = 0.676, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[1]: Access = 71836, Miss = 48615, Miss_rate = 0.677, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[2]: Access = 71870, Miss = 48633, Miss_rate = 0.677, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[3]: Access = 71876, Miss = 48629, Miss_rate = 0.677, Pending_hits = 1469, Reservation_fails = 1
L2_cache_bank[4]: Access = 71910, Miss = 48652, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[5]: Access = 71893, Miss = 48647, Miss_rate = 0.677, Pending_hits = 1461, Reservation_fails = 1
L2_cache_bank[6]: Access = 71825, Miss = 48630, Miss_rate = 0.677, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[7]: Access = 71825, Miss = 48627, Miss_rate = 0.677, Pending_hits = 1454, Reservation_fails = 0
L2_cache_bank[8]: Access = 71921, Miss = 48646, Miss_rate = 0.676, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[9]: Access = 71938, Miss = 48638, Miss_rate = 0.676, Pending_hits = 1498, Reservation_fails = 0
L2_cache_bank[10]: Access = 71904, Miss = 48632, Miss_rate = 0.676, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[11]: Access = 71870, Miss = 48625, Miss_rate = 0.677, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[12]: Access = 71836, Miss = 48618, Miss_rate = 0.677, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[13]: Access = 71870, Miss = 48612, Miss_rate = 0.676, Pending_hits = 1489, Reservation_fails = 1
L2_cache_bank[14]: Access = 71972, Miss = 48652, Miss_rate = 0.676, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[15]: Access = 71972, Miss = 48647, Miss_rate = 0.676, Pending_hits = 1484, Reservation_fails = 0
L2_cache_bank[16]: Access = 71887, Miss = 48618, Miss_rate = 0.676, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[17]: Access = 71853, Miss = 48619, Miss_rate = 0.677, Pending_hits = 1468, Reservation_fails = 0
L2_cache_bank[18]: Access = 71853, Miss = 48621, Miss_rate = 0.677, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[19]: Access = 71887, Miss = 48618, Miss_rate = 0.676, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[20]: Access = 71972, Miss = 48652, Miss_rate = 0.676, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[21]: Access = 71972, Miss = 48650, Miss_rate = 0.676, Pending_hits = 1433, Reservation_fails = 0
L2_total_cache_accesses = 1581640
L2_total_cache_misses = 1069900
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 19549
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 491864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 555953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 513929
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1067056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 514080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.098

icnt_total_pkts_mem_to_simt=5080704
icnt_total_pkts_simt_to_mem=3637960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5408
	minimum = 6
	maximum = 48
Network latency average = 8.41715
	minimum = 6
	maximum = 39
Slowest packet = 3071005
Flit latency average = 6.88675
	minimum = 6
	maximum = 35
Slowest flit = 8470286
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236061
	minimum = 0.0186802 (at node 0)
	maximum = 0.0280203 (at node 15)
Accepted packet rate average = 0.0236061
	minimum = 0.0186802 (at node 0)
	maximum = 0.0280203 (at node 15)
Injected flit rate average = 0.0650619
	minimum = 0.0430457 (at node 0)
	maximum = 0.0862437 (at node 42)
Accepted flit rate average= 0.0650619
	minimum = 0.0598985 (at node 0)
	maximum = 0.0898477 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.7032 (34 samples)
	minimum = 6 (34 samples)
	maximum = 49.5588 (34 samples)
Network latency average = 8.5256 (34 samples)
	minimum = 6 (34 samples)
	maximum = 45.8529 (34 samples)
Flit latency average = 7.00022 (34 samples)
	minimum = 6 (34 samples)
	maximum = 42.0294 (34 samples)
Fragmentation average = 0 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0 (34 samples)
Injected packet rate average = 0.0227456 (34 samples)
	minimum = 0.0179993 (34 samples)
	maximum = 0.0269988 (34 samples)
Accepted packet rate average = 0.0227456 (34 samples)
	minimum = 0.0179993 (34 samples)
	maximum = 0.0269988 (34 samples)
Injected flit rate average = 0.0626905 (34 samples)
	minimum = 0.0414762 (34 samples)
	maximum = 0.0831031 (34 samples)
Accepted flit rate average = 0.0626905 (34 samples)
	minimum = 0.0577159 (34 samples)
	maximum = 0.086573 (34 samples)
Injected packet size average = 2.75615 (34 samples)
Accepted packet size average = 2.75615 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 45 sec (4665 sec)
gpgpu_simulation_rate = 210259 (inst/sec)
gpgpu_simulation_rate = 2045 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 35: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 35 
gpu_sim_cycle = 38838
gpu_sim_insn = 28848876
gpu_ipc =     742.8002
gpu_tot_sim_cycle = 9803608
gpu_tot_sim_insn = 1009710660
gpu_tot_ipc =     102.9938
gpu_tot_issued_cta = 2240
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 25693
partiton_reqs_in_parallel = 854436
partiton_reqs_in_parallel_total    = 43769390
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5518
partiton_reqs_in_parallel_util = 854436
partiton_reqs_in_parallel_util_total    = 43769390
gpu_sim_cycle_parition_util = 38838
gpu_tot_sim_cycle_parition_util    = 1989520
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1581640
L2_BW  =     113.4928 GB/Sec
L2_BW_total  =      15.7413 GB/Sec
gpu_total_sim_rate=212436

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272980
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 62720
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0260
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20269798
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20272980
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
168945, 162353, 162643, 168551, 168983, 162417, 162664, 168549, 48362, 46411, 46567, 30103, 
gpgpu_n_tot_thrd_icount = 1166179840
gpgpu_n_tot_w_icount = 36443120
gpgpu_n_stall_shd_mem = 56053
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098440
gpgpu_n_mem_write_global = 529200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26817280
gpgpu_n_store_insn = 16669800
gpgpu_n_shmem_insn = 110435080
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2007040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1043
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1046755	W0_Idle:1201921	W0_Scoreboard:76091130	W1:2116800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14286300	W32:20040020
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8787520 {8:1098440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71971200 {136:529200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123986240 {40:264600,136:833840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4233600 {8:529200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 426 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 9803607 
mrq_lat_table:716204 	114876 	79994 	174912 	215737 	169558 	100194 	47170 	11959 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1034725 	567920 	1206 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	51 	1459344 	66214 	407 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	919852 	175791 	2822 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	241920 	90720 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2627 	210 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.324051  7.921285  8.534904  8.389365  7.756507  7.583744  8.546923  8.395441  8.589108  8.254044  7.917507  7.929293  9.086832  8.959548  7.880668  8.105565 
dram[1]:  8.923982  8.844843  7.827474  7.731825  7.306264  6.968289  9.339581  8.849530  8.632835  8.639442  7.586842  7.581946  8.521467  8.211206  7.963023  7.636083 
dram[2]:  8.770235  8.532599  8.888579  8.686933  7.474684  7.456196  8.808533  8.160077  8.557199  8.133083  8.002775  7.622026  8.925961  8.689781  7.572762  7.265870 
dram[3]:  8.731369  8.761739  7.894390  8.115352  7.250192  7.194212  9.109796  8.430279  7.946887  8.140713  7.625664  7.599647  8.773480  8.436669  7.904143  7.472350 
dram[4]:  8.854130  8.671256  8.451413  8.311903  7.489499  7.261550  8.742195  8.223697  8.416101  8.109345  8.239006  7.949262  8.631006  8.535426  7.590484  7.578660 
dram[5]:  8.325738  8.180763  8.130942  8.212300  7.575980  7.341251  9.484153  9.279144  7.778475  8.128397  7.618921  7.486534  8.883395  8.686131  7.673501  7.277487 
dram[6]:  9.058769  8.475945  8.580106  8.678539  7.372909  7.441673  8.700400  8.537856  8.587129  8.236467  8.083489  8.090141  7.987135  7.817800  7.619924  7.539045 
dram[7]:  8.237260  8.224354  8.139399  7.800000  8.025152  7.632838  9.393939  9.166842  7.675360  7.420869  7.954955  7.684073  9.103617  8.928092  7.660246  7.458364 
dram[8]:  8.694885  8.391489  8.402586  8.449740  7.425222  7.231496  8.842159  8.779575  8.392330  8.149952  7.932614  8.046491  8.344086  8.285587  7.787001  7.383073 
dram[9]:  8.250614  8.143896  8.145364  7.893117  7.897678  7.775614  9.200424  9.152953  7.587555  7.560673  8.005440  7.939748  8.761054  8.536205  7.418445  7.464724 
dram[10]:  8.913275  8.859279  8.265479  8.539877  7.302067  7.211931  9.182011  8.960744  8.099621  7.774135  7.956960  7.856239  8.203273  8.030354  7.920260  7.688784 
average row locality = 1630604/200658 = 8.126285
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6609      6607      6565      6566      6288      6287      5775      5776      5875      5875      5872      5869      6435      6436      6631      6630 
dram[1]:      6606      6607      6462      6461      6392      6394      5776      5774      5876      5874      5883      5885      6439      6437      6631      6629 
dram[2]:      6717      6717      6462      6462      6393      6392      5770      5767      5877      5878      5885      5885      6436      6436      6544      6542 
dram[3]:      6716      6716      6457      6457      6392      6391      5768      5769      5878      5878      5868      5869      6440      6437      6543      6542 
dram[4]:      6716      6716      6456      6456      6304      6305      5881      5876      5877      5877      5869      5868      6432      6429      6544      6544 
dram[5]:      6611      6611      6551      6550      6305      6304      5878      5876      5873      5873      5868      5868      6435      6432      6543      6543 
dram[6]:      6610      6611      6549      6548      6285      6282      5883      5883      5873      5873      5868      5867      6330      6328      6652      6652 
dram[7]:      6605      6606      6553      6552      6285      6283      5880      5881      5805      5804      5976      5975      6330      6329      6651      6650 
dram[8]:      6605      6605      6549      6553      6252      6251      5883      5883      5805      5803      5975      5973      6329      6330      6652      6653 
dram[9]:      6714      6714      6552      6550      6252      6250      5876      5877      5806      5806      5976      5975      6330      6330      6546      6547 
dram[10]:      6712      6713      6547      6546      6253      6255      5877      5874      5807      5806      5905      5905      6436      6436      6547      6547 
total reads: 1101404
bank skew: 6717/5767 = 1.16
chip skew: 100166/100094 = 1.00
number of total write accesses:
dram[0]:      3255      3255      3216      3216      2950      2950      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[1]:      3255      3255      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[2]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3187      3187 
dram[3]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2749      2749      3088      3088      3187      3187 
dram[4]:      3360      3360      3111      3111      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[5]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[6]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      2983      2983      3292      3292 
dram[7]:      3255      3255      3198      3198      2968      2968      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[8]:      3255      3255      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[9]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3187      3187 
dram[10]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2784      2784      3088      3088      3187      3187 
total reads: 529200
bank skew: 3360/2695 = 1.25
chip skew: 48160/48090 = 1.00
average mf latency per bank:
dram[0]:        530       323       520       313       528       311       563       318       541       314       544       317       527       324       523       319
dram[1]:        532       324       523       317       525       305       562       321       542       313       541       316       528       324       523       319
dram[2]:        529       319       522       319       524       304       562       319       541       313       539       317       530       324       525       320
dram[3]:        528       318       524       317       525       304       560       321       544       314       541       318       531       324       524       322
dram[4]:        527       318       523       319       531       310       556       313       543       314       541       320       528       324       526       320
dram[5]:        533       320       520       312       532       311       556       313       542       314       541       318       528       324       524       321
dram[6]:        532       321       520       313       530       311       556       313       541       313       543       319       532       329       523       318
dram[7]:        529       321       519       312       530       312       559       313       545       319       539       314       531       330       522       318
dram[8]:        527       322       523       313       531       309       559       313       544       321       537       314       533       330       522       318
dram[9]:        525       318       522       312       530       310       556       313       543       316       537       314       531       331       528       322
dram[10]:        525       317       519       312       532       309       556       313       542       318       543       317       528       324       527       324
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3766316 n_nop=3137622 n_act=17983 n_pre=17967 n_req=148186 n_rd=400384 n_write=192360 bw_util=0.3148
n_activity=2015193 dram_eff=0.5883
bk0: 26436a 3522610i bk1: 26428a 3532489i bk2: 26260a 3524317i bk3: 26264a 3533851i bk4: 25152a 3542480i bk5: 25148a 3542843i bk6: 23100a 3555940i bk7: 23104a 3563963i bk8: 23500a 3553287i bk9: 23500a 3556165i bk10: 23488a 3553418i bk11: 23476a 3562669i bk12: 25740a 3530306i bk13: 25744a 3538274i bk14: 26524a 3511885i bk15: 26520a 3520978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64439
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3766316 n_nop=3136862 n_act=18303 n_pre=18287 n_req=148216 n_rd=400504 n_write=192360 bw_util=0.3148
n_activity=2016573 dram_eff=0.588
bk0: 26424a 3521575i bk1: 26428a 3532339i bk2: 25848a 3527380i bk3: 25844a 3534633i bk4: 25568a 3535005i bk5: 25576a 3538347i bk6: 23104a 3555873i bk7: 23096a 3561659i bk8: 23504a 3553991i bk9: 23496a 3559849i bk10: 23532a 3553955i bk11: 23540a 3562768i bk12: 25756a 3525981i bk13: 25748a 3535842i bk14: 26524a 3514446i bk15: 26516a 3520680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.632
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7ffa135739f0 :  mf: uid=22493982, sid25:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (9803607), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3766316 n_nop=3136940 n_act=18122 n_pre=18106 n_req=148287 n_rd=400652 n_write=192496 bw_util=0.315
n_activity=2013907 dram_eff=0.5891
bk0: 26868a 3513934i bk1: 26868a 3525974i bk2: 25848a 3527295i bk3: 25848a 3536820i bk4: 25572a 3537051i bk5: 25568a 3537618i bk6: 23080a 3554166i bk7: 23068a 3563689i bk8: 23508a 3552386i bk9: 23512a 3557689i bk10: 23540a 3553433i bk11: 23540a 3562381i bk12: 25744a 3528800i bk13: 25744a 3538523i bk14: 26176a 3518410i bk15: 26168a 3523208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60547
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3766316 n_nop=3136660 n_act=18414 n_pre=18398 n_req=148211 n_rd=400484 n_write=192360 bw_util=0.3148
n_activity=2014609 dram_eff=0.5885
bk0: 26864a 3514974i bk1: 26864a 3524889i bk2: 25828a 3526777i bk3: 25828a 3533651i bk4: 25568a 3533051i bk5: 25564a 3540285i bk6: 23072a 3555717i bk7: 23076a 3561304i bk8: 23512a 3550638i bk9: 23512a 3557993i bk10: 23472a 3557671i bk11: 23476a 3564029i bk12: 25760a 3525627i bk13: 25748a 3529624i bk14: 26172a 3515945i bk15: 26168a 3522677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62393
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7ffa134d4310 :  mf: uid=22493983, sid25:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (9803603), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3766316 n_nop=3136906 n_act=18161 n_pre=18145 n_req=148276 n_rd=400600 n_write=192504 bw_util=0.315
n_activity=2014370 dram_eff=0.5889
bk0: 26864a 3516743i bk1: 26864a 3526952i bk2: 25824a 3529898i bk3: 25824a 3535127i bk4: 25216a 3537492i bk5: 25220a 3542548i bk6: 23524a 3550920i bk7: 23504a 3557664i bk8: 23508a 3550601i bk9: 23508a 3556695i bk10: 23476a 3557183i bk11: 23472a 3564872i bk12: 25728a 3528022i bk13: 25716a 3539305i bk14: 26176a 3515049i bk15: 26176a 3524209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60898
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3766316 n_nop=3136786 n_act=18351 n_pre=18335 n_req=148211 n_rd=400484 n_write=192360 bw_util=0.3148
n_activity=2016441 dram_eff=0.588
bk0: 26444a 3518744i bk1: 26444a 3531410i bk2: 26204a 3525625i bk3: 26200a 3530158i bk4: 25220a 3539688i bk5: 25216a 3543695i bk6: 23512a 3552439i bk7: 23504a 3559523i bk8: 23492a 3549697i bk9: 23492a 3555263i bk10: 23472a 3556774i bk11: 23472a 3565248i bk12: 25740a 3530011i bk13: 25728a 3533848i bk14: 26172a 3518104i bk15: 26172a 3526427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62014
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3766316 n_nop=3137196 n_act=18200 n_pre=18184 n_req=148184 n_rd=400376 n_write=192360 bw_util=0.3148
n_activity=2011680 dram_eff=0.5893
bk0: 26440a 3519071i bk1: 26444a 3528907i bk2: 26196a 3522995i bk3: 26192a 3532290i bk4: 25140a 3539193i bk5: 25128a 3545635i bk6: 23532a 3550684i bk7: 23532a 3560927i bk8: 23492a 3551246i bk9: 23492a 3555907i bk10: 23472a 3552899i bk11: 23468a 3565025i bk12: 25320a 3530364i bk13: 25312a 3540231i bk14: 26608a 3512489i bk15: 26608a 3518141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61717
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3766316 n_nop=3136436 n_act=18298 n_pre=18282 n_req=148325 n_rd=400660 n_write=192640 bw_util=0.3151
n_activity=2012814 dram_eff=0.5895
bk0: 26420a 3517111i bk1: 26424a 3532024i bk2: 26212a 3524470i bk3: 26208a 3532538i bk4: 25140a 3539676i bk5: 25132a 3541793i bk6: 23520a 3553543i bk7: 23524a 3559056i bk8: 23220a 3552511i bk9: 23216a 3558736i bk10: 23904a 3548823i bk11: 23900a 3556392i bk12: 25320a 3532399i bk13: 25316a 3540904i bk14: 26604a 3515252i bk15: 26600a 3518556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.612
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3766316 n_nop=3137090 n_act=18239 n_pre=18223 n_req=148191 n_rd=400404 n_write=192360 bw_util=0.3148
n_activity=2013628 dram_eff=0.5888
bk0: 26420a 3522326i bk1: 26420a 3532178i bk2: 26196a 3525366i bk3: 26212a 3532723i bk4: 25008a 3542188i bk5: 25004a 3545967i bk6: 23532a 3549263i bk7: 23532a 3555337i bk8: 23220a 3553413i bk9: 23212a 3558960i bk10: 23900a 3550730i bk11: 23892a 3557164i bk12: 25316a 3528411i bk13: 25320a 3539584i bk14: 26608a 3509989i bk15: 26612a 3518135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62151
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa392d6e90 :  mf: uid=22493984, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9803607), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3766316 n_nop=3136842 n_act=18364 n_pre=18348 n_req=148191 n_rd=400402 n_write=192360 bw_util=0.3148
n_activity=2012486 dram_eff=0.5891
bk0: 26856a 3514402i bk1: 26856a 3523678i bk2: 26208a 3524806i bk3: 26198a 3530166i bk4: 25008a 3543036i bk5: 25000a 3545738i bk6: 23504a 3550322i bk7: 23508a 3559022i bk8: 23224a 3553728i bk9: 23224a 3561156i bk10: 23904a 3549146i bk11: 23900a 3556416i bk12: 25320a 3532380i bk13: 25320a 3539769i bk14: 26184a 3516257i bk15: 26188a 3523131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61624
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3766316 n_nop=3136580 n_act=18224 n_pre=18208 n_req=148326 n_rd=400664 n_write=192640 bw_util=0.3151
n_activity=2015209 dram_eff=0.5888
bk0: 26848a 3518626i bk1: 26852a 3526832i bk2: 26188a 3526366i bk3: 26184a 3532787i bk4: 25012a 3543588i bk5: 25020a 3549565i bk6: 23508a 3552500i bk7: 23496a 3558673i bk8: 23228a 3554598i bk9: 23224a 3558750i bk10: 23620a 3553603i bk11: 23620a 3559881i bk12: 25744a 3525510i bk13: 25744a 3535025i bk14: 26188a 3521995i bk15: 26188a 3523670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61103

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74011, Miss = 50050, Miss_rate = 0.676, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[1]: Access = 73948, Miss = 50046, Miss_rate = 0.677, Pending_hits = 1459, Reservation_fails = 0
L2_cache_bank[2]: Access = 73983, Miss = 50065, Miss_rate = 0.677, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[3]: Access = 73990, Miss = 50061, Miss_rate = 0.677, Pending_hits = 1472, Reservation_fails = 1
L2_cache_bank[4]: Access = 74025, Miss = 50084, Miss_rate = 0.677, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[5]: Access = 74008, Miss = 50079, Miss_rate = 0.677, Pending_hits = 1464, Reservation_fails = 1
L2_cache_bank[6]: Access = 73938, Miss = 50062, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[7]: Access = 73937, Miss = 50059, Miss_rate = 0.677, Pending_hits = 1458, Reservation_fails = 0
L2_cache_bank[8]: Access = 74035, Miss = 50079, Miss_rate = 0.676, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[9]: Access = 74053, Miss = 50071, Miss_rate = 0.676, Pending_hits = 1501, Reservation_fails = 0
L2_cache_bank[10]: Access = 74018, Miss = 50064, Miss_rate = 0.676, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[11]: Access = 73983, Miss = 50057, Miss_rate = 0.677, Pending_hits = 1481, Reservation_fails = 0
L2_cache_bank[12]: Access = 73948, Miss = 50050, Miss_rate = 0.677, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[13]: Access = 73983, Miss = 50044, Miss_rate = 0.676, Pending_hits = 1493, Reservation_fails = 1
L2_cache_bank[14]: Access = 74088, Miss = 50085, Miss_rate = 0.676, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[15]: Access = 74088, Miss = 50080, Miss_rate = 0.676, Pending_hits = 1487, Reservation_fails = 0
L2_cache_bank[16]: Access = 74001, Miss = 50050, Miss_rate = 0.676, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[17]: Access = 73966, Miss = 50051, Miss_rate = 0.677, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[18]: Access = 73965, Miss = 50052, Miss_rate = 0.677, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[19]: Access = 74000, Miss = 50049, Miss_rate = 0.676, Pending_hits = 1463, Reservation_fails = 0
L2_cache_bank[20]: Access = 74088, Miss = 50084, Miss_rate = 0.676, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[21]: Access = 74088, Miss = 50082, Miss_rate = 0.676, Pending_hits = 1435, Reservation_fails = 0
L2_total_cache_accesses = 1628144
L2_total_cache_misses = 1101404
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 19616
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 506797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 572337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 529049
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1098440
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 529200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.099

icnt_total_pkts_mem_to_simt=5230064
icnt_total_pkts_simt_to_mem=3744944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57107
	minimum = 6
	maximum = 48
Network latency average = 8.44738
	minimum = 6
	maximum = 47
Slowest packet = 3211328
Flit latency average = 6.91768
	minimum = 6
	maximum = 43
Slowest flit = 8851052
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239483
	minimum = 0.018951 (at node 1)
	maximum = 0.0284265 (at node 23)
Accepted packet rate average = 0.0239483
	minimum = 0.018951 (at node 1)
	maximum = 0.0284265 (at node 23)
Injected flit rate average = 0.0660051
	minimum = 0.0436697 (at node 1)
	maximum = 0.0874939 (at node 42)
Accepted flit rate average= 0.0660051
	minimum = 0.0607668 (at node 1)
	maximum = 0.0911502 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.69942 (35 samples)
	minimum = 6 (35 samples)
	maximum = 49.5143 (35 samples)
Network latency average = 8.52337 (35 samples)
	minimum = 6 (35 samples)
	maximum = 45.8857 (35 samples)
Flit latency average = 6.99786 (35 samples)
	minimum = 6 (35 samples)
	maximum = 42.0571 (35 samples)
Fragmentation average = 0 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0 (35 samples)
Injected packet rate average = 0.02278 (35 samples)
	minimum = 0.0180265 (35 samples)
	maximum = 0.0270396 (35 samples)
Accepted packet rate average = 0.02278 (35 samples)
	minimum = 0.0180265 (35 samples)
	maximum = 0.0270396 (35 samples)
Injected flit rate average = 0.0627852 (35 samples)
	minimum = 0.0415389 (35 samples)
	maximum = 0.0832285 (35 samples)
Accepted flit rate average = 0.0627852 (35 samples)
	minimum = 0.0578031 (35 samples)
	maximum = 0.0867037 (35 samples)
Injected packet size average = 2.75615 (35 samples)
Accepted packet size average = 2.75615 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 13 sec (4753 sec)
gpgpu_simulation_rate = 212436 (inst/sec)
gpgpu_simulation_rate = 2062 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 36: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 36 
gpu_sim_cycle = 39227
gpu_sim_insn = 28848876
gpu_ipc =     735.4341
gpu_tot_sim_cycle = 10064985
gpu_tot_sim_insn = 1038559536
gpu_tot_ipc =     103.1854
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 26121
partiton_reqs_in_parallel = 862994
partiton_reqs_in_parallel_total    = 44623826
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5193
partiton_reqs_in_parallel_util = 862994
partiton_reqs_in_parallel_util_total    = 44623826
gpu_sim_cycle_parition_util = 39227
gpu_tot_sim_cycle_parition_util    = 2028358
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1628144
L2_BW  =     112.3674 GB/Sec
L2_BW_total  =      15.7705 GB/Sec
gpu_total_sim_rate=214534

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20852208
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 64512
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0253
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20849026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20852208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
173772, 166992, 167290, 173361, 173810, 167070, 167311, 173356, 48362, 46411, 46567, 30103, 
gpgpu_n_tot_thrd_icount = 1199499264
gpgpu_n_tot_w_icount = 37484352
gpgpu_n_stall_shd_mem = 56100
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129824
gpgpu_n_mem_write_global = 544320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27583488
gpgpu_n_store_insn = 17146080
gpgpu_n_shmem_insn = 113590368
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2064384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1090
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1076723	W0_Idle:1217364	W0_Scoreboard:77230800	W1:2177280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14694480	W32:20612592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9038592 {8:1129824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74027520 {136:544320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127528704 {40:272160,136:857664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4354560 {8:544320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 421 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 10064984 
mrq_lat_table:735450 	117323 	82129 	180489 	222871 	174936 	103357 	48677 	11996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1063330 	585798 	1227 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	53 	1503661 	68391 	415 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	946335 	180622 	2892 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	241920 	105840 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2703 	212 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.188862  7.809084  8.376872  8.294893  7.631917  7.457680  8.425944  8.314231  8.435728  8.091568  7.853357  7.809315  8.946935  8.842676  7.744487  7.967918 
dram[1]:  8.781818  8.737295  7.705238  7.638760  7.150625  6.874294  9.231177  8.746734  8.558005  8.580770  7.498736  7.443980  8.397425  8.050206  7.858025  7.525499 
dram[2]:  8.659148  8.419984  8.760000  8.584495  7.351209  7.333836  8.690310  8.074281  8.437618  7.978552  7.934937  7.532149  8.763441  8.541485  7.427617  7.150107 
dram[3]:  8.593699  8.651085  7.743711  7.962813  7.098468  7.036153  8.975232  8.315488  7.831579  8.028777  7.508044  7.483544  8.650751  8.331346  7.809524  7.376843 
dram[4]:  8.768189  8.593699  8.360781  8.241841  7.335638  7.133682  8.619324  8.127621  8.304186  7.984794  8.128323  7.826125  8.486111  8.367294  7.422107  7.433135 
dram[5]:  8.164119  8.015798  8.010375  8.048116  7.462500  7.263118  9.338220  9.088685  7.619983  8.002690  7.501692  7.389167  8.707925  8.567923  7.590288  7.191948 
dram[6]:  8.971706  8.386777  8.489848  8.568745  7.236902  7.278839  8.563340  8.409990  8.481939  8.134002  7.995492  8.016274  7.844955  7.673355  7.457330  7.392625 
dram[7]:  8.068417  8.043616  7.942247  7.604546  7.896438  7.514984  9.291667  9.002018  7.543815  7.256198  7.826012  7.570833  8.987782  8.804789  7.583828  7.401883 
dram[8]:  8.594915  8.279183  8.266063  8.338039  7.283295  7.091455  8.713867  8.671526  8.307474  8.046746  7.858996  7.953590  8.193659  8.138723  7.646971  7.246634 
dram[9]:  8.063813  7.976905  8.011173  7.785881  7.774035  7.659109  9.088685  9.043611  7.462192  7.424345  7.900869  7.798283  8.677858  8.418134  7.304379  7.337244 
dram[10]:  8.794567  8.699412  8.110752  8.409053  7.168182  7.094453  9.034448  8.843254  8.029250  7.717926  7.822397  7.754553  8.042763  7.893463  7.824863  7.558912 
average row locality = 1677228/209600 = 8.002042
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6798      6796      6757      6758      6475      6474      5932      5933      6045      6045      6046      6043      6611      6612      6818      6817 
dram[1]:      6795      6796      6651      6650      6582      6584      5933      5931      6046      6044      6057      6059      6615      6613      6818      6816 
dram[2]:      6909      6909      6651      6651      6583      6582      5927      5924      6047      6048      6059      6059      6612      6612      6729      6727 
dram[3]:      6908      6908      6646      6646      6582      6581      5925      5926      6048      6048      6041      6042      6616      6613      6728      6727 
dram[4]:      6908      6908      6645      6645      6491      6492      6041      6036      6047      6047      6042      6041      6608      6605      6729      6729 
dram[5]:      6800      6800      6743      6742      6492      6491      6038      6036      6043      6043      6041      6041      6611      6608      6728      6728 
dram[6]:      6799      6800      6741      6740      6471      6468      6043      6043      6043      6043      6041      6040      6503      6501      6840      6840 
dram[7]:      6794      6795      6745      6744      6471      6469      6040      6041      5973      5972      6152      6151      6503      6502      6839      6838 
dram[8]:      6794      6794      6741      6745      6437      6436      6043      6043      5973      5971      6151      6149      6502      6503      6840      6841 
dram[9]:      6906      6906      6744      6742      6437      6435      6036      6037      5975      5975      6152      6151      6503      6503      6731      6732 
dram[10]:      6904      6905      6739      6738      6438      6440      6037      6034      5976      5975      6079      6079      6612      6612      6732      6732 
total reads: 1132908
bank skew: 6909/5924 = 1.17
chip skew: 103032/102956 = 1.00
number of total write accesses:
dram[0]:      3348      3348      3312      3312      3042      3042      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[1]:      3348      3348      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[2]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3276      3276 
dram[3]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2826      2826      3168      3168      3276      3276 
dram[4]:      3456      3456      3204      3204      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[5]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[6]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3060      3060      3384      3384 
dram[7]:      3348      3348      3294      3294      3060      3060      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[8]:      3348      3348      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[9]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3276      3276 
dram[10]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2862      2862      3168      3168      3276      3276 
total reads: 544320
bank skew: 3456/2772 = 1.25
chip skew: 49536/49464 = 1.00
average mf latency per bank:
dram[0]:        522       320       511       310       519       308       553       315       532       311       535       315       520       321       515       316
dram[1]:        524       321       515       314       516       302       553       318       533       310       532       314       520       321       515       316
dram[2]:        521       316       514       316       515       302       553       317       532       311       531       315       522       321       517       318
dram[3]:        519       316       515       315       516       301       551       318       535       311       532       315       524       322       516       319
dram[4]:        518       315       514       317       522       307       547       311       535       311       532       317       520       321       518       318
dram[5]:        524       317       511       310       523       309       548       310       533       312       532       315       521       321       516       319
dram[6]:        523       319       511       310       521       308       547       310       532       311       534       317       524       326       514       315
dram[7]:        521       318       511       309       520       309       550       311       536       317       531       311       524       328       514       315
dram[8]:        519       319       514       310       522       306       549       311       535       318       528       311       525       327       514       315
dram[9]:        516       315       514       309       521       307       547       311       534       314       529       311       523       329       520       320
dram[10]:        517       314       511       309       523       306       547       310       533       315       535       315       521       322       519       322
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839153 n_nop=3191911 n_act=18781 n_pre=18765 n_req=152424 n_rd=411840 n_write=197856 bw_util=0.3176
n_activity=2074616 dram_eff=0.5878
bk0: 27192a 3588160i bk1: 27184a 3598090i bk2: 27028a 3589733i bk3: 27032a 3599599i bk4: 25900a 3608234i bk5: 25896a 3608865i bk6: 23728a 3622887i bk7: 23732a 3630871i bk8: 24180a 3620168i bk9: 24180a 3622478i bk10: 24184a 3619876i bk11: 24172a 3629224i bk12: 26444a 3596378i bk13: 26448a 3604968i bk14: 27272a 3577285i bk15: 27268a 3586820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65797
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839153 n_nop=3191163 n_act=19095 n_pre=19079 n_req=152454 n_rd=411960 n_write=197856 bw_util=0.3177
n_activity=2075843 dram_eff=0.5875
bk0: 27180a 3586837i bk1: 27184a 3598346i bk2: 26604a 3592856i bk3: 26600a 3600296i bk4: 26328a 3600322i bk5: 26336a 3603811i bk6: 23732a 3622413i bk7: 23724a 3628320i bk8: 24184a 3620783i bk9: 24176a 3626785i bk10: 24228a 3620441i bk11: 24236a 3629574i bk12: 26460a 3592105i bk13: 26452a 3602170i bk14: 27272a 3579914i bk15: 27264a 3586228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64753
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839153 n_nop=3191217 n_act=18918 n_pre=18902 n_req=152529 n_rd=412116 n_write=198000 bw_util=0.3178
n_activity=2072650 dram_eff=0.5887
bk0: 27636a 3579123i bk1: 27636a 3591726i bk2: 26604a 3593115i bk3: 26604a 3602459i bk4: 26332a 3602531i bk5: 26328a 3603138i bk6: 23708a 3620938i bk7: 23696a 3630590i bk8: 24188a 3618723i bk9: 24192a 3623874i bk10: 24236a 3619801i bk11: 24236a 3629084i bk12: 26448a 3594758i bk13: 26448a 3604666i bk14: 26916a 3583824i bk15: 26908a 3588703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62095
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839153 n_nop=3190889 n_act=19242 n_pre=19226 n_req=152449 n_rd=411940 n_write=197856 bw_util=0.3177
n_activity=2073845 dram_eff=0.5881
bk0: 27632a 3579936i bk1: 27632a 3590769i bk2: 26584a 3592080i bk3: 26584a 3599169i bk4: 26328a 3598113i bk5: 26324a 3605586i bk6: 23700a 3622030i bk7: 23704a 3628020i bk8: 24192a 3616811i bk9: 24192a 3624454i bk10: 24164a 3624395i bk11: 24168a 3630630i bk12: 26464a 3591859i bk13: 26452a 3595957i bk14: 26912a 3581169i bk15: 26908a 3588422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63972
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ffa13c5acb0 :  mf: uid=23136627, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10064982), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839153 n_nop=3191183 n_act=18965 n_pre=18949 n_req=152514 n_rd=412056 n_write=198000 bw_util=0.3178
n_activity=2073929 dram_eff=0.5883
bk0: 27632a 3582453i bk1: 27632a 3592823i bk2: 26580a 3595418i bk3: 26580a 3601246i bk4: 25964a 3603042i bk5: 25968a 3608207i bk6: 24164a 3617657i bk7: 24144a 3624664i bk8: 24188a 3617049i bk9: 24188a 3623182i bk10: 24168a 3623464i bk11: 24164a 3631408i bk12: 26432a 3594112i bk13: 26420a 3605756i bk14: 26916a 3580283i bk15: 26916a 3589799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62333
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839153 n_nop=3191011 n_act=19181 n_pre=19165 n_req=152449 n_rd=411940 n_write=197856 bw_util=0.3177
n_activity=2075944 dram_eff=0.5875
bk0: 27200a 3584244i bk1: 27200a 3596876i bk2: 26972a 3591119i bk3: 26968a 3595589i bk4: 25968a 3604963i bk5: 25964a 3609370i bk6: 24152a 3619130i bk7: 24144a 3626405i bk8: 24172a 3616267i bk9: 24172a 3621923i bk10: 24164a 3623703i bk11: 24164a 3632304i bk12: 26444a 3596136i bk13: 26432a 3600485i bk14: 26912a 3583531i bk15: 26912a 3591963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63351
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839153 n_nop=3191477 n_act=19006 n_pre=18990 n_req=152420 n_rd=411824 n_write=197856 bw_util=0.3176
n_activity=2070996 dram_eff=0.5888
bk0: 27196a 3584746i bk1: 27200a 3594905i bk2: 26964a 3588612i bk3: 26960a 3598391i bk4: 25884a 3604519i bk5: 25872a 3611166i bk6: 24172a 3617418i bk7: 24172a 3627681i bk8: 24172a 3617686i bk9: 24172a 3622653i bk10: 24164a 3619346i bk11: 24160a 3632084i bk12: 26012a 3596831i bk13: 26004a 3606794i bk14: 27360a 3577778i bk15: 27360a 3583512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63086
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839153 n_nop=3190625 n_act=19142 n_pre=19126 n_req=152565 n_rd=412116 n_write=198144 bw_util=0.3179
n_activity=2071916 dram_eff=0.5891
bk0: 27176a 3582818i bk1: 27180a 3597290i bk2: 26980a 3589405i bk3: 26976a 3597682i bk4: 25884a 3605131i bk5: 25876a 3607281i bk6: 24160a 3620210i bk7: 24164a 3625810i bk8: 23892a 3619060i bk9: 23888a 3624821i bk10: 24608a 3615392i bk11: 24604a 3622807i bk12: 26012a 3598850i bk13: 26008a 3607364i bk14: 27356a 3580851i bk15: 27352a 3584147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62611
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ffa13a729a0 :  mf: uid=23136628, sid03:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (10064984), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839153 n_nop=3191372 n_act=19045 n_pre=19029 n_req=152427 n_rd=411851 n_write=197856 bw_util=0.3176
n_activity=2072815 dram_eff=0.5883
bk0: 27176a 3587986i bk1: 27176a 3598001i bk2: 26964a 3591042i bk3: 26980a 3598553i bk4: 25748a 3607950i bk5: 25743a 3611287i bk6: 24172a 3615738i bk7: 24172a 3621947i bk8: 23892a 3620249i bk9: 23884a 3625410i bk10: 24604a 3617225i bk11: 24596a 3624094i bk12: 26008a 3594385i bk13: 26012a 3605908i bk14: 27360a 3575673i bk15: 27364a 3583788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63506
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839153 n_nop=3191069 n_act=19192 n_pre=19176 n_req=152429 n_rd=411860 n_write=197856 bw_util=0.3176
n_activity=2071558 dram_eff=0.5887
bk0: 27624a 3579559i bk1: 27624a 3589243i bk2: 26976a 3589732i bk3: 26968a 3595499i bk4: 25748a 3608889i bk5: 25740a 3611599i bk6: 24144a 3617088i bk7: 24148a 3625840i bk8: 23900a 3620354i bk9: 23900a 3627797i bk10: 24608a 3615825i bk11: 24604a 3623170i bk12: 26012a 3598708i bk13: 26012a 3606200i bk14: 26924a 3581591i bk15: 26928a 3588837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63041
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ffa13d53e50 :  mf: uid=23136626, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10064979), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3839153 n_nop=3190829 n_act=19034 n_pre=19018 n_req=152568 n_rd=412128 n_write=198144 bw_util=0.3179
n_activity=2074551 dram_eff=0.5883
bk0: 27616a 3584126i bk1: 27620a 3592509i bk2: 26956a 3591800i bk3: 26952a 3598325i bk4: 25752a 3608950i bk5: 25760a 3614938i bk6: 24148a 3618692i bk7: 24136a 3625196i bk8: 23904a 3621036i bk9: 23900a 3625164i bk10: 24316a 3619863i bk11: 24316a 3626721i bk12: 26448a 3591095i bk13: 26448a 3601171i bk14: 26928a 3587686i bk15: 26928a 3589561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62857

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76124, Miss = 51482, Miss_rate = 0.676, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[1]: Access = 76060, Miss = 51478, Miss_rate = 0.677, Pending_hits = 1467, Reservation_fails = 0
L2_cache_bank[2]: Access = 76096, Miss = 51497, Miss_rate = 0.677, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[3]: Access = 76104, Miss = 51493, Miss_rate = 0.677, Pending_hits = 1482, Reservation_fails = 1
L2_cache_bank[4]: Access = 76140, Miss = 51517, Miss_rate = 0.677, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[5]: Access = 76122, Miss = 51512, Miss_rate = 0.677, Pending_hits = 1474, Reservation_fails = 1
L2_cache_bank[6]: Access = 76050, Miss = 51494, Miss_rate = 0.677, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[7]: Access = 76050, Miss = 51491, Miss_rate = 0.677, Pending_hits = 1465, Reservation_fails = 0
L2_cache_bank[8]: Access = 76150, Miss = 51511, Miss_rate = 0.676, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[9]: Access = 76168, Miss = 51503, Miss_rate = 0.676, Pending_hits = 1508, Reservation_fails = 0
L2_cache_bank[10]: Access = 76132, Miss = 51496, Miss_rate = 0.676, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[11]: Access = 76096, Miss = 51489, Miss_rate = 0.677, Pending_hits = 1488, Reservation_fails = 0
L2_cache_bank[12]: Access = 76060, Miss = 51481, Miss_rate = 0.677, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[13]: Access = 76096, Miss = 51475, Miss_rate = 0.676, Pending_hits = 1496, Reservation_fails = 1
L2_cache_bank[14]: Access = 76204, Miss = 51517, Miss_rate = 0.676, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[15]: Access = 76204, Miss = 51512, Miss_rate = 0.676, Pending_hits = 1496, Reservation_fails = 0
L2_cache_bank[16]: Access = 76114, Miss = 51481, Miss_rate = 0.676, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[17]: Access = 76078, Miss = 51482, Miss_rate = 0.677, Pending_hits = 1479, Reservation_fails = 0
L2_cache_bank[18]: Access = 76078, Miss = 51484, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[19]: Access = 76114, Miss = 51481, Miss_rate = 0.676, Pending_hits = 1472, Reservation_fails = 0
L2_cache_bank[20]: Access = 76204, Miss = 51517, Miss_rate = 0.676, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[21]: Access = 76204, Miss = 51515, Miss_rate = 0.676, Pending_hits = 1443, Reservation_fails = 0
L2_total_cache_accesses = 1674648
L2_total_cache_misses = 1132908
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 19751
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 521662
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 588721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 544320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.100

icnt_total_pkts_mem_to_simt=5379424
icnt_total_pkts_simt_to_mem=3851928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54076
	minimum = 6
	maximum = 46
Network latency average = 8.40973
	minimum = 6
	maximum = 41
Slowest packet = 3313838
Flit latency average = 6.87
	minimum = 6
	maximum = 37
Slowest flit = 9133754
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237108
	minimum = 0.0187631 (at node 0)
	maximum = 0.0281446 (at node 3)
Accepted packet rate average = 0.0237108
	minimum = 0.0187631 (at node 0)
	maximum = 0.0281446 (at node 3)
Injected flit rate average = 0.0653505
	minimum = 0.0432366 (at node 0)
	maximum = 0.0866262 (at node 42)
Accepted flit rate average= 0.0653505
	minimum = 0.0601642 (at node 0)
	maximum = 0.0902463 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.69502 (36 samples)
	minimum = 6 (36 samples)
	maximum = 49.4167 (36 samples)
Network latency average = 8.52021 (36 samples)
	minimum = 6 (36 samples)
	maximum = 45.75 (36 samples)
Flit latency average = 6.99431 (36 samples)
	minimum = 6 (36 samples)
	maximum = 41.9167 (36 samples)
Fragmentation average = 0 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0 (36 samples)
Injected packet rate average = 0.0228059 (36 samples)
	minimum = 0.018047 (36 samples)
	maximum = 0.0270703 (36 samples)
Accepted packet rate average = 0.0228059 (36 samples)
	minimum = 0.018047 (36 samples)
	maximum = 0.0270703 (36 samples)
Injected flit rate average = 0.0628564 (36 samples)
	minimum = 0.0415861 (36 samples)
	maximum = 0.0833229 (36 samples)
Accepted flit rate average = 0.0628564 (36 samples)
	minimum = 0.0578687 (36 samples)
	maximum = 0.0868021 (36 samples)
Injected packet size average = 2.75615 (36 samples)
Accepted packet size average = 2.75615 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 41 sec (4841 sec)
gpgpu_simulation_rate = 214534 (inst/sec)
gpgpu_simulation_rate = 2079 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 37: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 37 
gpu_sim_cycle = 38883
gpu_sim_insn = 28848876
gpu_ipc =     741.9406
gpu_tot_sim_cycle = 10326018
gpu_tot_sim_insn = 1067408412
gpu_tot_ipc =     103.3708
gpu_tot_issued_cta = 2368
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 26781
partiton_reqs_in_parallel = 855426
partiton_reqs_in_parallel_total    = 45486820
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4879
partiton_reqs_in_parallel_util = 855426
partiton_reqs_in_parallel_util_total    = 45486820
gpu_sim_cycle_parition_util = 38883
gpu_tot_sim_cycle_parition_util    = 2067585
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1674648
L2_BW  =     113.3615 GB/Sec
L2_BW_total  =      15.7987 GB/Sec
gpu_total_sim_rate=216556

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21431436
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 66304
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0246
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21428254
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21431436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
178599, 171632, 171937, 178178, 178637, 171704, 171958, 178173, 48362, 46411, 46567, 30103, 
gpgpu_n_tot_thrd_icount = 1232818688
gpgpu_n_tot_w_icount = 38525584
gpgpu_n_stall_shd_mem = 56138
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1161208
gpgpu_n_mem_write_global = 559440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28349696
gpgpu_n_store_insn = 17622360
gpgpu_n_shmem_insn = 116745656
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2121728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1106975	W0_Idle:1232555	W0_Scoreboard:78355136	W1:2237760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15102660	W32:21185164
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9289664 {8:1161208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 76083840 {136:559440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 131071168 {40:279720,136:881488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4475520 {8:559440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 415 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 10326017 
mrq_lat_table:756428 	121266 	84660 	184827 	228500 	179594 	106513 	49982 	12082 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1095851 	599749 	1259 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	53 	1547866 	70676 	429 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	972441 	185815 	2977 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	241920 	120960 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2778 	214 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.335732  7.952708  8.504112  8.421824  7.763911  7.588190  8.576629  8.464083  8.579046  8.232495  7.982518  7.938261  9.110407  9.005366  7.867769  8.104489 
dram[1]:  8.933162  8.888321  7.827533  7.760736  7.279883  7.000701  9.386792  8.899602  8.685606  8.708452  7.626355  7.571192  8.556499  8.206194  7.969559  7.636762 
dram[2]:  8.811415  8.570395  8.885865  8.709983  7.482397  7.464873  8.842885  8.222426  8.580916  8.118584  8.065256  7.659966  8.925532  8.701815  7.547322  7.278839 
dram[3]:  8.745484  8.803306  7.866252  8.086331  7.227207  7.164276  9.110998  8.449481  7.956635  8.140195  7.636211  7.611529  8.796507  8.475589  7.942857  7.496356 
dram[4]:  8.921273  8.745484  8.485738  8.352601  7.466108  7.262222  8.773422  8.277978  8.431067  8.110521  8.260200  7.956332  8.646049  8.526271  7.552864  7.552864 
dram[5]:  8.310757  8.161189  8.134965  8.172878  7.594113  7.392911  9.496895  9.245968  7.744088  8.114160  7.629816  7.516501  8.854002  8.713420  7.722222  7.310590 
dram[6]:  9.124234  8.535189  8.630653  8.695358  7.366717  7.409091  8.716999  8.562500  8.609389  8.260361  8.126673  8.147585  7.984591  7.799525  7.589892  7.524696 
dram[7]:  8.214342  8.189317  8.066510  7.727137  8.032020  7.647381  9.450051  9.158683  7.666100  7.364898  7.958227  7.701320  9.132653  8.949091  7.717328  7.512509 
dram[8]:  8.744967  8.426839  8.405383  8.463875  7.412977  7.219331  8.868599  8.825961  8.432711  8.156420  7.991438  8.086655  8.349449  8.294019  7.780903  7.377544 
dram[9]:  8.211257  8.123569  8.135754  7.909440  7.907980  7.792135  9.245968  9.200602  7.583193  7.532554  8.033563  7.930331  8.821685  8.560869  7.412824  7.467344 
dram[10]:  8.947899  8.852036  8.235811  8.535212  7.296769  7.222305  9.191382  8.981391  8.152665  7.826540  7.953247  7.884979  8.198697  8.047961  7.945946  7.679104 
average row locality = 1723852/211838 = 8.137596
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6987      6985      6941      6942      6648      6647      6105      6106      6211      6211      6208      6205      6803      6804      7010      7009 
dram[1]:      6984      6985      6832      6831      6758      6760      6106      6104      6212      6210      6220      6222      6807      6805      7010      7008 
dram[2]:      7101      7101      6832      6832      6759      6758      6100      6097      6213      6214      6222      6222      6804      6804      6918      6916 
dram[3]:      7100      7100      6827      6827      6758      6757      6098      6099      6214      6214      6204      6205      6808      6805      6917      6916 
dram[4]:      7100      7100      6826      6826      6665      6666      6217      6212      6213      6213      6205      6204      6800      6797      6918      6918 
dram[5]:      6989      6989      6926      6925      6666      6665      6214      6212      6209      6209      6204      6204      6803      6800      6917      6917 
dram[6]:      6988      6989      6924      6923      6645      6642      6219      6219      6209      6209      6204      6203      6692      6690      7032      7032 
dram[7]:      6983      6984      6928      6927      6645      6643      6216      6217      6137      6136      6318      6317      6692      6691      7031      7030 
dram[8]:      6983      6983      6924      6928      6610      6609      6219      6219      6137      6135      6317      6315      6691      6692      7032      7033 
dram[9]:      7098      7098      6927      6925      6610      6608      6212      6213      6138      6138      6318      6317      6692      6692      6920      6921 
dram[10]:      7096      7097      6922      6921      6611      6613      6213      6210      6139      6138      6243      6243      6804      6804      6921      6921 
total reads: 1164412
bank skew: 7101/6097 = 1.16
chip skew: 105896/105820 = 1.00
number of total write accesses:
dram[0]:      3441      3441      3400      3400      3119      3119      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[1]:      3441      3441      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[2]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3369      3369 
dram[3]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2906      2906      3264      3264      3369      3369 
dram[4]:      3552      3552      3289      3289      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[5]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[6]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3153      3153      3480      3480 
dram[7]:      3441      3441      3381      3381      3138      3138      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[8]:      3441      3441      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[9]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3369      3369 
dram[10]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      2943      2943      3264      3264      3369      3369 
total reads: 559440
bank skew: 3552/2849 = 1.25
chip skew: 50912/50838 = 1.00
average mf latency per bank:
dram[0]:        514       318       504       308       512       306       544       313       524       309       527       312       511       318       507       313
dram[1]:        516       318       507       312       509       300       544       315       524       308       524       311       512       318       507       314
dram[2]:        513       314       506       314       508       300       543       314       524       308       522       312       513       318       508       315
dram[3]:        512       313       508       312       509       299       542       315       526       309       524       312       515       319       507       317
dram[4]:        510       313       507       314       514       305       538       308       526       309       523       314       512       318       510       315
dram[5]:        516       315       504       307       515       307       538       308       525       309       524       312       512       318       508       316
dram[6]:        515       316       504       308       513       306       538       308       524       308       526       314       516       323       506       313
dram[7]:        513       316       504       307       513       307       541       308       527       314       522       308       515       324       506       312
dram[8]:        511       317       507       308       514       304       540       308       527       315       520       309       517       324       506       312
dram[9]:        509       313       506       307       513       305       538       308       526       311       520       308       515       325       512       317
dram[10]:        509       312       503       307       515       304       538       308       525       313       526       312       512       319       511       319
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3911352 n_nop=3246774 n_act=18977 n_pre=18961 n_req=156660 n_rd=423288 n_write=203352 bw_util=0.3204
n_activity=2130336 dram_eff=0.5883
bk0: 27948a 3653851i bk1: 27940a 3664004i bk2: 27764a 3655442i bk3: 27768a 3665465i bk4: 26592a 3675032i bk5: 26588a 3675142i bk6: 24420a 3688986i bk7: 24424a 3697547i bk8: 24844a 3686898i bk9: 24844a 3688980i bk10: 24832a 3686356i bk11: 24820a 3696000i bk12: 27212a 3661857i bk13: 27216a 3670838i bk14: 28040a 3642317i bk15: 28036a 3652193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66858
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3911352 n_nop=3245998 n_act=19301 n_pre=19285 n_req=156692 n_rd=423416 n_write=203352 bw_util=0.3205
n_activity=2131625 dram_eff=0.5881
bk0: 27936a 3652188i bk1: 27940a 3664478i bk2: 27328a 3658821i bk3: 27324a 3666392i bk4: 27032a 3666452i bk5: 27040a 3670356i bk6: 24424a 3688692i bk7: 24416a 3694963i bk8: 24848a 3687208i bk9: 24840a 3693228i bk10: 24880a 3687006i bk11: 24888a 3696361i bk12: 27228a 3657345i bk13: 27220a 3667890i bk14: 28040a 3644877i bk15: 28032a 3651648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3911352 n_nop=3246072 n_act=19114 n_pre=19098 n_req=156767 n_rd=423572 n_write=203496 bw_util=0.3206
n_activity=2128131 dram_eff=0.5893
bk0: 28404a 3644474i bk1: 28404a 3657500i bk2: 27328a 3659051i bk3: 27328a 3668653i bk4: 27036a 3669284i bk5: 27032a 3669621i bk6: 24400a 3687083i bk7: 24388a 3697399i bk8: 24852a 3685382i bk9: 24856a 3690366i bk10: 24888a 3686379i bk11: 24888a 3696052i bk12: 27216a 3660175i bk13: 27216a 3670832i bk14: 27672a 3649256i bk15: 27664a 3654503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63012
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3911352 n_nop=3245716 n_act=19452 n_pre=19436 n_req=156687 n_rd=423396 n_write=203352 bw_util=0.3205
n_activity=2129371 dram_eff=0.5887
bk0: 28400a 3645165i bk1: 28400a 3656417i bk2: 27308a 3657837i bk3: 27308a 3665319i bk4: 27032a 3664269i bk5: 27028a 3672175i bk6: 24392a 3688546i bk7: 24396a 3694698i bk8: 24856a 3682828i bk9: 24856a 3691150i bk10: 24816a 3691195i bk11: 24820a 3697343i bk12: 27232a 3657427i bk13: 27220a 3661495i bk14: 27668a 3646405i bk15: 27664a 3653551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64814
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3911352 n_nop=3246010 n_act=19167 n_pre=19151 n_req=156756 n_rd=423520 n_write=203504 bw_util=0.3206
n_activity=2129609 dram_eff=0.5889
bk0: 28400a 3647974i bk1: 28400a 3658491i bk2: 27304a 3661526i bk3: 27304a 3667272i bk4: 26660a 3669319i bk5: 26664a 3674556i bk6: 24868a 3683745i bk7: 24848a 3691364i bk8: 24852a 3683355i bk9: 24852a 3689814i bk10: 24820a 3690123i bk11: 24816a 3698102i bk12: 27200a 3659397i bk13: 27188a 3671922i bk14: 27672a 3645738i bk15: 27672a 3655752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63182
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3911352 n_nop=3245846 n_act=19387 n_pre=19371 n_req=156687 n_rd=423396 n_write=203352 bw_util=0.3205
n_activity=2131309 dram_eff=0.5881
bk0: 27956a 3649437i bk1: 27956a 3662879i bk2: 27704a 3656806i bk3: 27700a 3661743i bk4: 26664a 3671525i bk5: 26660a 3675898i bk6: 24856a 3685632i bk7: 24848a 3692560i bk8: 24836a 3682330i bk9: 24836a 3688541i bk10: 24816a 3690563i bk11: 24816a 3698973i bk12: 27212a 3661825i bk13: 27200a 3665673i bk14: 27668a 3648775i bk15: 27668a 3657640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6444
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3911352 n_nop=3246320 n_act=19208 n_pre=19192 n_req=156658 n_rd=423280 n_write=203352 bw_util=0.3204
n_activity=2126617 dram_eff=0.5893
bk0: 27952a 3650108i bk1: 27956a 3660940i bk2: 27696a 3654772i bk3: 27692a 3664218i bk4: 26580a 3670908i bk5: 26568a 3677811i bk6: 24876a 3683597i bk7: 24876a 3694174i bk8: 24836a 3684314i bk9: 24836a 3688966i bk10: 24816a 3685467i bk11: 24812a 3698672i bk12: 26768a 3662275i bk13: 26760a 3672719i bk14: 28128a 3642967i bk15: 28128a 3648754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6415
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3911352 n_nop=3245440 n_act=19350 n_pre=19334 n_req=156807 n_rd=423580 n_write=203648 bw_util=0.3207
n_activity=2127684 dram_eff=0.5896
bk0: 27932a 3648383i bk1: 27936a 3663214i bk2: 27712a 3655481i bk3: 27708a 3663512i bk4: 26580a 3671727i bk5: 26572a 3673876i bk6: 24864a 3686608i bk7: 24868a 3692364i bk8: 24548a 3685409i bk9: 24544a 3691737i bk10: 25272a 3681582i bk11: 25268a 3689144i bk12: 26768a 3664417i bk13: 26764a 3672908i bk14: 28124a 3646213i bk15: 28120a 3649606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63631
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3911352 n_nop=3246222 n_act=19243 n_pre=19227 n_req=156665 n_rd=423308 n_write=203352 bw_util=0.3204
n_activity=2128407 dram_eff=0.5889
bk0: 27932a 3653852i bk1: 27932a 3663755i bk2: 27696a 3657053i bk3: 27712a 3664626i bk4: 26440a 3674184i bk5: 26436a 3677973i bk6: 24876a 3681799i bk7: 24876a 3688382i bk8: 24548a 3686566i bk9: 24540a 3691772i bk10: 25268a 3683718i bk11: 25260a 3690687i bk12: 26764a 3659317i bk13: 26768a 3672335i bk14: 28128a 3640698i bk15: 28132a 3649135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64614
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7ffa083a59a0 :  mf: uid=23779272, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10326017), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3911352 n_nop=3245909 n_act=19400 n_pre=19384 n_req=156665 n_rd=423307 n_write=203352 bw_util=0.3204
n_activity=2127437 dram_eff=0.5891
bk0: 28392a 3644634i bk1: 28392a 3655301i bk2: 27708a 3655644i bk3: 27699a 3661564i bk4: 26440a 3675859i bk5: 26432a 3677897i bk6: 24848a 3683150i bk7: 24852a 3692506i bk8: 24552a 3686828i bk9: 24552a 3694816i bk10: 25272a 3682025i bk11: 25268a 3689538i bk12: 26768a 3664158i bk13: 26768a 3671787i bk14: 27680a 3646631i bk15: 27684a 3654436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63974
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3911352 n_nop=3245656 n_act=19240 n_pre=19224 n_req=156808 n_rd=423584 n_write=203648 bw_util=0.3207
n_activity=2129784 dram_eff=0.589
bk0: 28384a 3649530i bk1: 28388a 3658423i bk2: 27688a 3657538i bk3: 27684a 3664444i bk4: 26444a 3675678i bk5: 26452a 3681371i bk6: 24852a 3684813i bk7: 24840a 3691900i bk8: 24556a 3687300i bk9: 24552a 3691692i bk10: 24972a 3686483i bk11: 24972a 3693390i bk12: 27216a 3656166i bk13: 27216a 3666663i bk14: 27684a 3652754i bk15: 27684a 3654942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63973

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78237, Miss = 52913, Miss_rate = 0.676, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[1]: Access = 78172, Miss = 52909, Miss_rate = 0.677, Pending_hits = 1470, Reservation_fails = 0
L2_cache_bank[2]: Access = 78209, Miss = 52929, Miss_rate = 0.677, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[3]: Access = 78218, Miss = 52925, Miss_rate = 0.677, Pending_hits = 1484, Reservation_fails = 1
L2_cache_bank[4]: Access = 78255, Miss = 52949, Miss_rate = 0.677, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[5]: Access = 78237, Miss = 52944, Miss_rate = 0.677, Pending_hits = 1477, Reservation_fails = 1
L2_cache_bank[6]: Access = 78163, Miss = 52926, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[7]: Access = 78162, Miss = 52923, Miss_rate = 0.677, Pending_hits = 1469, Reservation_fails = 0
L2_cache_bank[8]: Access = 78264, Miss = 52944, Miss_rate = 0.676, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[9]: Access = 78283, Miss = 52936, Miss_rate = 0.676, Pending_hits = 1510, Reservation_fails = 0
L2_cache_bank[10]: Access = 78246, Miss = 52928, Miss_rate = 0.676, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[11]: Access = 78209, Miss = 52921, Miss_rate = 0.677, Pending_hits = 1491, Reservation_fails = 0
L2_cache_bank[12]: Access = 78172, Miss = 52913, Miss_rate = 0.677, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[13]: Access = 78209, Miss = 52907, Miss_rate = 0.676, Pending_hits = 1500, Reservation_fails = 1
L2_cache_bank[14]: Access = 78320, Miss = 52950, Miss_rate = 0.676, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[15]: Access = 78320, Miss = 52945, Miss_rate = 0.676, Pending_hits = 1499, Reservation_fails = 0
L2_cache_bank[16]: Access = 78228, Miss = 52913, Miss_rate = 0.676, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[17]: Access = 78191, Miss = 52914, Miss_rate = 0.677, Pending_hits = 1481, Reservation_fails = 0
L2_cache_bank[18]: Access = 78190, Miss = 52915, Miss_rate = 0.677, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[19]: Access = 78227, Miss = 52912, Miss_rate = 0.676, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[20]: Access = 78320, Miss = 52949, Miss_rate = 0.676, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[21]: Access = 78320, Miss = 52947, Miss_rate = 0.676, Pending_hits = 1446, Reservation_fails = 0
L2_total_cache_accesses = 1721152
L2_total_cache_misses = 1164412
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 19808
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 536605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 605105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 559289
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1161208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.101

icnt_total_pkts_mem_to_simt=5528784
icnt_total_pkts_simt_to_mem=3958912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60504
	minimum = 6
	maximum = 52
Network latency average = 8.46921
	minimum = 6
	maximum = 44
Slowest packet = 3351802
Flit latency average = 6.9558
	minimum = 6
	maximum = 40
Slowest flit = 9298942
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239206
	minimum = 0.0189291 (at node 0)
	maximum = 0.0283936 (at node 11)
Accepted packet rate average = 0.0239206
	minimum = 0.0189291 (at node 0)
	maximum = 0.0283936 (at node 11)
Injected flit rate average = 0.0659287
	minimum = 0.0436192 (at node 0)
	maximum = 0.0873926 (at node 42)
Accepted flit rate average= 0.0659287
	minimum = 0.0606965 (at node 0)
	maximum = 0.0910447 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.69258 (37 samples)
	minimum = 6 (37 samples)
	maximum = 49.4865 (37 samples)
Network latency average = 8.51883 (37 samples)
	minimum = 6 (37 samples)
	maximum = 45.7027 (37 samples)
Flit latency average = 6.99327 (37 samples)
	minimum = 6 (37 samples)
	maximum = 41.8649 (37 samples)
Fragmentation average = 0 (37 samples)
	minimum = 0 (37 samples)
	maximum = 0 (37 samples)
Injected packet rate average = 0.022836 (37 samples)
	minimum = 0.0180708 (37 samples)
	maximum = 0.0271061 (37 samples)
Accepted packet rate average = 0.022836 (37 samples)
	minimum = 0.0180708 (37 samples)
	maximum = 0.0271061 (37 samples)
Injected flit rate average = 0.0629395 (37 samples)
	minimum = 0.041641 (37 samples)
	maximum = 0.0834329 (37 samples)
Accepted flit rate average = 0.0629395 (37 samples)
	minimum = 0.0579451 (37 samples)
	maximum = 0.0869168 (37 samples)
Injected packet size average = 2.75615 (37 samples)
Accepted packet size average = 2.75615 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 9 sec (4929 sec)
gpgpu_simulation_rate = 216556 (inst/sec)
gpgpu_simulation_rate = 2094 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 38: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 38 
gpu_sim_cycle = 39194
gpu_sim_insn = 28848876
gpu_ipc =     736.0534
gpu_tot_sim_cycle = 10587362
gpu_tot_sim_insn = 1096257288
gpu_tot_ipc =     103.5440
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 27152
partiton_reqs_in_parallel = 862268
partiton_reqs_in_parallel_total    = 46342246
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4586
partiton_reqs_in_parallel_util = 862268
partiton_reqs_in_parallel_util_total    = 46342246
gpu_sim_cycle_parition_util = 39194
gpu_tot_sim_cycle_parition_util    = 2106468
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1721152
L2_BW  =     112.4620 GB/Sec
L2_BW_total  =      15.8250 GB/Sec
gpu_total_sim_rate=218464

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22010664
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 68096
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0240
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22007482
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 68096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22010664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
183426, 176279, 176584, 182989, 183464, 176344, 176605, 182991, 48362, 46411, 46567, 30103, 
gpgpu_n_tot_thrd_icount = 1266138112
gpgpu_n_tot_w_icount = 39566816
gpgpu_n_stall_shd_mem = 56174
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1192592
gpgpu_n_mem_write_global = 574560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29115904
gpgpu_n_store_insn = 18098640
gpgpu_n_shmem_insn = 119900944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2179072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1164
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1137063	W0_Idle:1247677	W0_Scoreboard:79493902	W1:2298240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15510840	W32:21757736
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9540736 {8:1192592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78140160 {136:574560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 134613632 {40:287280,136:905312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4596480 {8:574560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 410 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 10587361 
mrq_lat_table:775437 	123712 	86751 	190495 	235593 	185169 	109728 	51490 	12101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1124494 	617597 	1272 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	53 	1592144 	72898 	433 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	998970 	190611 	3036 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	241920 	136080 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2854 	216 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.206897  7.798980  8.369291  8.291732  7.599092  7.446257  8.429358  8.323370  8.389136  8.121552  7.932375  7.824020  8.976521  8.892334  7.739381  7.985884 
dram[1]:  8.826876  8.813169  7.769231  7.693787  7.183916  6.909886  9.263104  8.766221  8.596715  8.634280  7.540931  7.500399  8.395935  8.003876  7.869692  7.542456 
dram[2]:  8.676447  8.435620  8.823579  8.654742  7.375449  7.327389  8.729088  8.066784  8.435989  8.000000  7.998298  7.572925  8.816397  8.603333  7.432090  7.187883 
dram[3]:  8.641390  8.696343  7.782934  7.931350  7.114266  7.064649  8.948343  8.279531  7.873016  8.075407  7.548387  7.500801  8.649917  8.333333  7.828021  7.373603 
dram[4]:  8.836834  8.655064  8.371176  8.271281  7.343044  7.151064  8.623627  8.155979  8.309524  7.992366  8.140000  7.865546  8.507832  8.380991  7.447814  7.447814 
dram[5]:  8.233666  8.078431  8.032600  8.019682  7.485523  7.305797  9.357853  9.120155  7.620550  7.982203  7.554480  7.410926  8.748305  8.600000  7.597122  7.198364 
dram[6]:  9.008410  8.447949  8.501605  8.576518  7.259019  7.277858  8.570518  8.394831  8.493237  8.176215  8.027444  8.033477  7.862150  7.675285  7.478864  7.407001 
dram[7]:  8.129081  8.092971  7.931886  7.612069  7.872457  7.523560  9.332012  9.054808  7.554197  7.280440  7.861475  7.617157  9.005352  8.785030  7.631542  7.415808 
dram[8]:  8.606110  8.279969  8.301724  8.370459  7.300438  7.107473  8.761861  8.721296  8.365523  8.086388  7.919075  8.010025  8.246732  8.154281  7.659333  7.277815 
dram[9]:  8.084257  7.966497  7.996981  7.761172  7.765941  7.633792  9.067437  9.094686  7.488691  7.440610  7.946147  7.834967  8.695090  8.461861  7.315097  7.377095 
dram[10]:  8.847897  8.728651  8.115708  8.424821  7.211552  7.140815  9.085907  8.868992  8.069626  7.745196  7.917785  7.851913  8.084573  7.929339  7.842613  7.556509 
average row locality = 1770476/220610 = 8.025366
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7176      7174      7133      7134      6835      6834      6262      6263      6381      6381      6382      6379      6979      6980      7197      7196 
dram[1]:      7173      7174      7021      7020      6948      6950      6263      6261      6382      6380      6394      6396      6983      6981      7197      7195 
dram[2]:      7293      7293      7021      7021      6949      6948      6257      6254      6383      6384      6396      6396      6980      6980      7103      7101 
dram[3]:      7292      7292      7016      7016      6948      6947      6255      6256      6384      6384      6377      6378      6984      6981      7102      7101 
dram[4]:      7292      7292      7015      7015      6852      6853      6377      6372      6383      6383      6378      6377      6976      6973      7103      7103 
dram[5]:      7178      7178      7118      7117      6853      6852      6374      6372      6379      6379      6377      6377      6979      6976      7102      7102 
dram[6]:      7177      7178      7116      7115      6831      6828      6379      6379      6379      6379      6377      6376      6865      6863      7220      7220 
dram[7]:      7172      7173      7120      7119      6831      6829      6376      6377      6305      6304      6494      6493      6865      6864      7219      7218 
dram[8]:      7172      7172      7116      7120      6795      6794      6379      6379      6305      6303      6493      6491      6864      6865      7220      7221 
dram[9]:      7290      7290      7119      7117      6795      6793      6372      6373      6307      6307      6494      6493      6865      6865      7105      7106 
dram[10]:      7288      7289      7114      7113      6796      6798      6373      6370      6308      6307      6417      6417      6980      6980      7106      7106 
total reads: 1195916
bank skew: 7293/6254 = 1.17
chip skew: 108762/108682 = 1.00
number of total write accesses:
dram[0]:      3534      3534      3496      3496      3211      3211      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[1]:      3534      3534      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[2]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3458      3458 
dram[3]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      2983      2983      3344      3344      3458      3458 
dram[4]:      3648      3648      3382      3382      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[5]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[6]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3230      3230      3572      3572 
dram[7]:      3534      3534      3477      3477      3230      3230      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[8]:      3534      3534      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[9]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3458      3458 
dram[10]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3021      3021      3344      3344      3458      3458 
total reads: 574560
bank skew: 3648/2926 = 1.25
chip skew: 52288/52212 = 1.00
average mf latency per bank:
dram[0]:        506       315       496       305       504       303       536       310       516       307       519       310       504       316       500       311
dram[1]:        508       316       499       310       501       298       535       313       516       306       516       309       505       316       499       311
dram[2]:        505       311       499       311       500       297       535       311       516       306       514       309       507       316       501       312
dram[3]:        504       311       500       310       501       297       533       313       518       306       516       310       508       317       500       314
dram[4]:        503       310       499       312       506       303       530       306       518       306       515       312       505       316       502       312
dram[5]:        508       312       496       305       507       304       530       306       517       307       516       310       505       316       501       313
dram[6]:        508       314       496       305       505       303       530       305       516       306       518       311       509       321       499       310
dram[7]:        505       313       496       304       505       304       533       306       519       311       515       306       508       322       499       310
dram[8]:        503       314       499       306       506       301       532       306       519       313       512       306       510       322       498       310
dram[9]:        501       310       498       304       505       302       530       306       518       309       513       306       508       323       505       314
dram[10]:        501       309       496       305       507       302       530       306       517       310       518       309       505       317       503       316
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3984128 n_nop=3300938 n_act=19807 n_pre=19791 n_req=160898 n_rd=434744 n_write=208848 bw_util=0.3231
n_activity=2190211 dram_eff=0.5877
bk0: 28704a 3719704i bk1: 28696a 3729784i bk2: 28532a 3720892i bk3: 28536a 3731191i bk4: 27340a 3740634i bk5: 27336a 3740832i bk6: 25048a 3755637i bk7: 25052a 3764174i bk8: 25524a 3753212i bk9: 25524a 3755783i bk10: 25528a 3752868i bk11: 25516a 3762619i bk12: 27916a 3728207i bk13: 27920a 3737360i bk14: 28788a 3707828i bk15: 28784a 3717660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68276
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3984128 n_nop=3300278 n_act=20073 n_pre=20057 n_req=160930 n_rd=434872 n_write=208848 bw_util=0.3231
n_activity=2191221 dram_eff=0.5875
bk0: 28692a 3717881i bk1: 28696a 3730365i bk2: 28084a 3724496i bk3: 28080a 3731918i bk4: 27792a 3732256i bk5: 27800a 3736256i bk6: 25052a 3755509i bk7: 25044a 3762004i bk8: 25528a 3753729i bk9: 25520a 3760219i bk10: 25576a 3753642i bk11: 25584a 3763051i bk12: 27932a 3723316i bk13: 27924a 3733852i bk14: 28788a 3710519i bk15: 28780a 3717438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3984128 n_nop=3300316 n_act=19896 n_pre=19880 n_req=161009 n_rd=435036 n_write=209000 bw_util=0.3233
n_activity=2187726 dram_eff=0.5888
bk0: 29172a 3709861i bk1: 29172a 3723234i bk2: 28084a 3724737i bk3: 28084a 3734935i bk4: 27796a 3735011i bk5: 27792a 3735116i bk6: 25028a 3753703i bk7: 25016a 3764273i bk8: 25532a 3751868i bk9: 25536a 3757066i bk10: 25584a 3752850i bk11: 25584a 3762876i bk12: 27920a 3726412i bk13: 27920a 3737734i bk14: 28412a 3714680i bk15: 28404a 3720163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64412
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3984128 n_nop=3299904 n_act=20270 n_pre=20254 n_req=160925 n_rd=434852 n_write=208848 bw_util=0.3231
n_activity=2188659 dram_eff=0.5882
bk0: 29168a 3710518i bk1: 29168a 3722121i bk2: 28064a 3723421i bk3: 28064a 3731042i bk4: 27792a 3730155i bk5: 27788a 3737657i bk6: 25020a 3755120i bk7: 25024a 3761182i bk8: 25536a 3749094i bk9: 25536a 3757835i bk10: 25508a 3757414i bk11: 25512a 3763805i bk12: 27936a 3723434i bk13: 27924a 3727806i bk14: 28408a 3711969i bk15: 28404a 3719071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66233
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ffa089e7770 :  mf: uid=24421916, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10587361), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3984128 n_nop=3300244 n_act=19963 n_pre=19947 n_req=160994 n_rd=434974 n_write=209000 bw_util=0.3233
n_activity=2188944 dram_eff=0.5884
bk0: 29168a 3713391i bk1: 29168a 3724225i bk2: 28060a 3726806i bk3: 28060a 3733345i bk4: 27408a 3734652i bk5: 27410a 3740109i bk6: 25508a 3749920i bk7: 25488a 3757911i bk8: 25532a 3749614i bk9: 25532a 3756108i bk10: 25512a 3756699i bk11: 25508a 3764783i bk12: 27904a 3725260i bk13: 27892a 3738012i bk14: 28412a 3711438i bk15: 28412a 3721734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64651
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3984128 n_nop=3300070 n_act=20187 n_pre=20171 n_req=160925 n_rd=434852 n_write=208848 bw_util=0.3231
n_activity=2190802 dram_eff=0.5876
bk0: 28712a 3715380i bk1: 28712a 3728912i bk2: 28472a 3722618i bk3: 28468a 3727229i bk4: 27412a 3737646i bk5: 27408a 3741797i bk6: 25496a 3751984i bk7: 25488a 3759145i bk8: 25516a 3748306i bk9: 25516a 3755033i bk10: 25508a 3757353i bk11: 25508a 3765669i bk12: 27916a 3728460i bk13: 27904a 3732202i bk14: 28408a 3714439i bk15: 28408a 3723535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.659
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3984128 n_nop=3300532 n_act=20018 n_pre=20002 n_req=160894 n_rd=434728 n_write=208848 bw_util=0.3231
n_activity=2185591 dram_eff=0.5889
bk0: 28708a 3715828i bk1: 28712a 3727000i bk2: 28464a 3720180i bk3: 28460a 3729995i bk4: 27324a 3736540i bk5: 27312a 3743357i bk6: 25516a 3749862i bk7: 25516a 3760773i bk8: 25516a 3750563i bk9: 25516a 3755337i bk10: 25508a 3752033i bk11: 25504a 3765532i bk12: 27460a 3728605i bk13: 27452a 3739001i bk14: 28880a 3708542i bk15: 28880a 3713960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65559
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3984128 n_nop=3299656 n_act=20150 n_pre=20134 n_req=161047 n_rd=435036 n_write=209152 bw_util=0.3234
n_activity=2187148 dram_eff=0.5891
bk0: 28688a 3714171i bk1: 28692a 3728847i bk2: 28480a 3720859i bk3: 28476a 3729046i bk4: 27324a 3737262i bk5: 27316a 3739835i bk6: 25504a 3752999i bk7: 25508a 3759245i bk8: 25220a 3751789i bk9: 25216a 3758441i bk10: 25976a 3747928i bk11: 25972a 3755578i bk12: 27460a 3730926i bk13: 27456a 3739423i bk14: 28876a 3711627i bk15: 28872a 3715323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65114
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3984128 n_nop=3300494 n_act=20023 n_pre=20007 n_req=160901 n_rd=434756 n_write=208848 bw_util=0.3231
n_activity=2188200 dram_eff=0.5882
bk0: 28688a 3719310i bk1: 28688a 3729732i bk2: 28464a 3722587i bk3: 28480a 3730510i bk4: 27180a 3739999i bk5: 27176a 3744153i bk6: 25516a 3748348i bk7: 25516a 3755298i bk8: 25220a 3752891i bk9: 25212a 3758504i bk10: 25972a 3750235i bk11: 25964a 3757252i bk12: 27456a 3725403i bk13: 27460a 3739027i bk14: 28880a 3706114i bk15: 28884a 3714788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65985
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3984128 n_nop=3300076 n_act=20228 n_pre=20212 n_req=160903 n_rd=434764 n_write=208848 bw_util=0.3231
n_activity=2186814 dram_eff=0.5886
bk0: 29160a 3710284i bk1: 29160a 3720805i bk2: 28476a 3720780i bk3: 28468a 3727227i bk4: 27180a 3741620i bk5: 27172a 3743890i bk6: 25488a 3749361i bk7: 25492a 3759284i bk8: 25228a 3753361i bk9: 25228a 3761606i bk10: 25976a 3748335i bk11: 25972a 3756075i bk12: 27460a 3730280i bk13: 27460a 3738808i bk14: 28420a 3712124i bk15: 28424a 3720193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65183
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ffa08a4b8e0 :  mf: uid=24421915, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10587357), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3984128 n_nop=3299952 n_act=19996 n_pre=19980 n_req=161050 n_rd=435048 n_write=209152 bw_util=0.3234
n_activity=2188855 dram_eff=0.5886
bk0: 29152a 3715102i bk1: 29156a 3724074i bk2: 28456a 3723043i bk3: 28452a 3730228i bk4: 27184a 3741772i bk5: 27192a 3747764i bk6: 25492a 3751377i bk7: 25480a 3758484i bk8: 25232a 3753626i bk9: 25228a 3758034i bk10: 25668a 3753178i bk11: 25668a 3760203i bk12: 27920a 3722197i bk13: 27920a 3733014i bk14: 28424a 3718257i bk15: 28424a 3720543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65422

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80350, Miss = 54345, Miss_rate = 0.676, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[1]: Access = 80284, Miss = 54341, Miss_rate = 0.677, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[2]: Access = 80322, Miss = 54361, Miss_rate = 0.677, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[3]: Access = 80332, Miss = 54357, Miss_rate = 0.677, Pending_hits = 1492, Reservation_fails = 1
L2_cache_bank[4]: Access = 80370, Miss = 54382, Miss_rate = 0.677, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[5]: Access = 80351, Miss = 54377, Miss_rate = 0.677, Pending_hits = 1484, Reservation_fails = 1
L2_cache_bank[6]: Access = 80275, Miss = 54358, Miss_rate = 0.677, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[7]: Access = 80275, Miss = 54355, Miss_rate = 0.677, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[8]: Access = 80379, Miss = 54376, Miss_rate = 0.676, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[9]: Access = 80398, Miss = 54368, Miss_rate = 0.676, Pending_hits = 1518, Reservation_fails = 0
L2_cache_bank[10]: Access = 80360, Miss = 54360, Miss_rate = 0.676, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[11]: Access = 80322, Miss = 54353, Miss_rate = 0.677, Pending_hits = 1499, Reservation_fails = 0
L2_cache_bank[12]: Access = 80284, Miss = 54344, Miss_rate = 0.677, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[13]: Access = 80322, Miss = 54338, Miss_rate = 0.677, Pending_hits = 1507, Reservation_fails = 1
L2_cache_bank[14]: Access = 80436, Miss = 54382, Miss_rate = 0.676, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[15]: Access = 80436, Miss = 54377, Miss_rate = 0.676, Pending_hits = 1505, Reservation_fails = 0
L2_cache_bank[16]: Access = 80341, Miss = 54344, Miss_rate = 0.676, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[17]: Access = 80303, Miss = 54345, Miss_rate = 0.677, Pending_hits = 1487, Reservation_fails = 0
L2_cache_bank[18]: Access = 80303, Miss = 54347, Miss_rate = 0.677, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[19]: Access = 80341, Miss = 54344, Miss_rate = 0.676, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[20]: Access = 80436, Miss = 54382, Miss_rate = 0.676, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[21]: Access = 80436, Miss = 54380, Miss_rate = 0.676, Pending_hits = 1452, Reservation_fails = 0
L2_total_cache_accesses = 1767656
L2_total_cache_misses = 1195916
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 19942
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 551471
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 621489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 574409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1192592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 574560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.101

icnt_total_pkts_mem_to_simt=5678144
icnt_total_pkts_simt_to_mem=4065896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54323
	minimum = 6
	maximum = 44
Network latency average = 8.41743
	minimum = 6
	maximum = 44
Slowest packet = 3443300
Flit latency average = 6.88275
	minimum = 6
	maximum = 40
Slowest flit = 9490731
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237308
	minimum = 0.0187789 (at node 0)
	maximum = 0.0281683 (at node 19)
Accepted packet rate average = 0.0237308
	minimum = 0.0187789 (at node 0)
	maximum = 0.0281683 (at node 19)
Injected flit rate average = 0.0654056
	minimum = 0.043273 (at node 0)
	maximum = 0.0866992 (at node 42)
Accepted flit rate average= 0.0654056
	minimum = 0.0602148 (at node 0)
	maximum = 0.0903223 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.68865 (38 samples)
	minimum = 6 (38 samples)
	maximum = 49.3421 (38 samples)
Network latency average = 8.51616 (38 samples)
	minimum = 6 (38 samples)
	maximum = 45.6579 (38 samples)
Flit latency average = 6.99036 (38 samples)
	minimum = 6 (38 samples)
	maximum = 41.8158 (38 samples)
Fragmentation average = 0 (38 samples)
	minimum = 0 (38 samples)
	maximum = 0 (38 samples)
Injected packet rate average = 0.0228595 (38 samples)
	minimum = 0.0180895 (38 samples)
	maximum = 0.027134 (38 samples)
Accepted packet rate average = 0.0228595 (38 samples)
	minimum = 0.0180895 (38 samples)
	maximum = 0.027134 (38 samples)
Injected flit rate average = 0.0630044 (38 samples)
	minimum = 0.041684 (38 samples)
	maximum = 0.0835188 (38 samples)
Accepted flit rate average = 0.0630044 (38 samples)
	minimum = 0.0580049 (38 samples)
	maximum = 0.0870064 (38 samples)
Injected packet size average = 2.75615 (38 samples)
Accepted packet size average = 2.75615 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 38 sec (5018 sec)
gpgpu_simulation_rate = 218464 (inst/sec)
gpgpu_simulation_rate = 2109 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 39: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 39 
gpu_sim_cycle = 38716
gpu_sim_insn = 28848876
gpu_ipc =     745.1409
gpu_tot_sim_cycle = 10848228
gpu_tot_sim_insn = 1125106164
gpu_tot_ipc =     103.7134
gpu_tot_issued_cta = 2496
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 27883
partiton_reqs_in_parallel = 851752
partiton_reqs_in_parallel_total    = 47204514
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4299
partiton_reqs_in_parallel_util = 851752
partiton_reqs_in_parallel_util_total    = 47204514
gpu_sim_cycle_parition_util = 38716
gpu_tot_sim_cycle_parition_util    = 2145662
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1767656
L2_BW  =     113.8505 GB/Sec
L2_BW_total  =      15.8508 GB/Sec
gpu_total_sim_rate=220349

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22589892
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69888
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 68256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22586710
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22589892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
188255, 180915, 181231, 187812, 188294, 180980, 181256, 187816, 53203, 51055, 51229, 34935, 
gpgpu_n_tot_thrd_icount = 1299457536
gpgpu_n_tot_w_icount = 40608048
gpgpu_n_stall_shd_mem = 56221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1223976
gpgpu_n_mem_write_global = 589680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29882112
gpgpu_n_store_insn = 18574920
gpgpu_n_shmem_insn = 123056232
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1211
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1167304	W0_Idle:1262951	W0_Scoreboard:80618901	W1:2358720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15919020	W32:22330308
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9791808 {8:1223976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80196480 {136:589680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138156096 {40:294840,136:929136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4717440 {8:589680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 405 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 10848227 
mrq_lat_table:796693 	127680 	89240 	194804 	241167 	189829 	112815 	52644 	12228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1157008 	631543 	1316 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	55 	1636334 	75198 	445 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1025122 	195743 	3136 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	241920 	151200 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2928 	219 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.346241  7.935018  8.489876  8.412037  7.723931  7.569853  8.572207  8.465471  8.524692  8.255338  8.055230  7.946325  9.131670  9.046888  7.856228  8.103524 
dram[1]:  8.970613  8.956805  7.885440  7.798245  7.306731  7.030040  9.410768  8.911237  8.717764  8.755435  7.662162  7.621344  8.546699  8.151306  7.986975  7.647955 
dram[2]:  8.820895  8.578304  8.943001  8.773849  7.500000  7.451521  8.873941  8.207137  8.571809  8.132885  8.122157  7.694334  8.970414  8.755775  7.545581  7.300337 
dram[3]:  8.785603  8.840945  7.899259  8.048302  7.236426  7.186348  9.094503  8.421429  7.991735  8.194915  7.670128  7.622222  8.802653  8.483613  7.942857  7.476552 
dram[4]:  8.982400  8.799373  8.489650  8.389457  7.466763  7.273047  8.769719  8.298713  8.429817  8.111577  8.265060  7.989185  8.659592  8.531778  7.571928  7.571928 
dram[5]:  8.373191  8.216742  8.150787  8.137828  7.610456  7.429188  9.508358  9.269415  7.738191  8.101425  7.676259  7.531765  8.901846  8.752475  7.711237  7.310856 
dram[6]:  9.153206  8.589063  8.621428  8.696557  7.382247  7.401292  8.716216  8.539276  8.614082  8.281919  8.151953  8.158029  8.006945  7.818388  7.604667  7.532291 
dram[7]:  8.267871  8.231461  8.049629  7.728307  8.000775  7.649110  9.482353  9.203615  7.670161  7.395023  7.987013  7.741148  9.158871  8.937123  7.747552  7.530931 
dram[8]:  8.748407  8.419924  8.420930  8.489843  7.423495  7.228814  8.908840  8.868011  8.484389  8.204487  8.044971  8.136477  8.394822  8.301600  7.786367  7.402138 
dram[9]:  8.224175  8.105415  8.115011  7.878172  7.892829  7.759666  9.216396  9.243786  7.603517  7.555202  8.072190  7.960356  8.846547  8.611618  7.417921  7.490332 
dram[10]:  8.993589  8.873518  8.246773  8.557920  7.333811  7.262411  9.234957  9.016791  8.186747  7.848185  8.042358  7.976112  8.232738  8.076103  7.969141  7.681303 
average row locality = 1817100/222816 = 8.155159
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7365      7363      7317      7318      7008      7007      6435      6436      6547      6547      6544      6541      7171      7172      7389      7388 
dram[1]:      7362      7363      7202      7201      7124      7126      6436      6434      6548      6546      6557      6559      7175      7173      7389      7387 
dram[2]:      7485      7485      7202      7202      7125      7124      6430      6427      6549      6550      6559      6559      7172      7172      7292      7290 
dram[3]:      7484      7484      7197      7197      7124      7123      6428      6429      6550      6550      6540      6541      7176      7173      7291      7290 
dram[4]:      7484      7484      7196      7196      7026      7027      6553      6548      6549      6549      6541      6540      7168      7165      7292      7292 
dram[5]:      7367      7367      7301      7300      7027      7026      6550      6548      6545      6545      6540      6540      7171      7168      7291      7291 
dram[6]:      7366      7367      7299      7298      7005      7002      6555      6555      6545      6545      6540      6539      7054      7052      7412      7412 
dram[7]:      7361      7362      7303      7302      7005      7003      6552      6553      6469      6468      6660      6659      7054      7053      7411      7410 
dram[8]:      7361      7361      7299      7303      6968      6967      6555      6555      6469      6467      6659      6657      7053      7054      7412      7413 
dram[9]:      7482      7482      7302      7300      6968      6966      6548      6549      6470      6470      6660      6659      7054      7054      7294      7295 
dram[10]:      7480      7481      7297      7296      6969      6971      6549      6546      6471      6470      6581      6581      7172      7172      7295      7295 
total reads: 1227420
bank skew: 7485/6427 = 1.16
chip skew: 111626/111546 = 1.00
number of total write accesses:
dram[0]:      3627      3627      3584      3584      3288      3288      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[1]:      3627      3627      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[2]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3551      3551 
dram[3]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3063      3063      3440      3440      3551      3551 
dram[4]:      3744      3744      3467      3467      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[5]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[6]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3323      3323      3668      3668 
dram[7]:      3627      3627      3564      3564      3308      3308      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[8]:      3627      3627      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[9]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3551      3551 
dram[10]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3102      3102      3440      3440      3551      3551 
total reads: 589680
bank skew: 3744/3003 = 1.25
chip skew: 53664/53586 = 1.00
average mf latency per bank:
dram[0]:        499       313       490       303       497       301       528       308       508       304       511       307       496       314       493       309
dram[1]:        501       313       493       307       494       296       527       310       509       303       508       306       497       313       492       309
dram[2]:        498       309       492       309       493       295       527       309       508       304       507       307       499       313       494       310
dram[3]:        497       308       493       308       494       295       525       311       511       304       508       307       500       314       493       312
dram[4]:        496       308       492       309       499       301       522       303       511       304       508       309       497       313       495       310
dram[5]:        501       310       489       303       500       302       522       303       510       305       508       307       497       313       493       311
dram[6]:        500       311       490       303       498       301       522       303       508       304       510       309       501       318       492       308
dram[7]:        498       311       489       302       498       302       524       303       512       309       507       304       500       319       492       308
dram[8]:        496       312       492       304       499       299       524       304       511       310       505       304       502       319       491       308
dram[9]:        494       308       492       302       498       300       522       303       510       306       505       304       500       320       497       312
dram[10]:        494       307       489       303       500       300       521       303       510       308       510       307       498       314       496       314
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056017 n_nop=3355487 n_act=20005 n_pre=19989 n_req=165134 n_rd=446192 n_write=214344 bw_util=0.3257
n_activity=2245684 dram_eff=0.5883
bk0: 29460a 3784753i bk1: 29452a 3795543i bk2: 29268a 3786450i bk3: 29272a 3796835i bk4: 28032a 3806764i bk5: 28028a 3806835i bk6: 25740a 3821720i bk7: 25744a 3830361i bk8: 26188a 3819080i bk9: 26188a 3821829i bk10: 26176a 3818968i bk11: 26164a 3829045i bk12: 28684a 3793336i bk13: 28688a 3802464i bk14: 29556a 3772512i bk15: 29552a 3782983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69096
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7ffa090d6530 :  mf: uid=25064560, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10848227), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056017 n_nop=3354804 n_act=20279 n_pre=20263 n_req=165168 n_rd=446327 n_write=214344 bw_util=0.3258
n_activity=2246681 dram_eff=0.5881
bk0: 29448a 3782866i bk1: 29452a 3796079i bk2: 28808a 3789685i bk3: 28803a 3797514i bk4: 28496a 3798120i bk5: 28504a 3802428i bk6: 25744a 3821838i bk7: 25736a 3828079i bk8: 26192a 3819834i bk9: 26184a 3826573i bk10: 26228a 3819798i bk11: 26236a 3829325i bk12: 28700a 3788351i bk13: 28692a 3798840i bk14: 29556a 3775409i bk15: 29548a 3781977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68367
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056017 n_nop=3354857 n_act=20094 n_pre=20078 n_req=165247 n_rd=446492 n_write=214496 bw_util=0.3259
n_activity=2243202 dram_eff=0.5893
bk0: 29940a 3774557i bk1: 29940a 3788961i bk2: 28808a 3790274i bk3: 28808a 3800826i bk4: 28500a 3800889i bk5: 28496a 3801169i bk6: 25720a 3819535i bk7: 25708a 3830458i bk8: 26196a 3817880i bk9: 26200a 3823357i bk10: 26236a 3818801i bk11: 26236a 3829210i bk12: 28688a 3791475i bk13: 28688a 3803155i bk14: 29168a 3779747i bk15: 29160a 3785461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6513
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056017 n_nop=3354433 n_act=20474 n_pre=20458 n_req=165163 n_rd=446308 n_write=214344 bw_util=0.3258
n_activity=2244337 dram_eff=0.5887
bk0: 29936a 3775261i bk1: 29936a 3787629i bk2: 28788a 3789061i bk3: 28788a 3796331i bk4: 28496a 3796098i bk5: 28492a 3804050i bk6: 25712a 3821358i bk7: 25716a 3827165i bk8: 26200a 3815276i bk9: 26200a 3824091i bk10: 26160a 3823750i bk11: 26164a 3830383i bk12: 28704a 3788294i bk13: 28692a 3792944i bk14: 29164a 3777164i bk15: 29160a 3783999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67159
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056017 n_nop=3354767 n_act=20161 n_pre=20145 n_req=165236 n_rd=446440 n_write=214504 bw_util=0.3259
n_activity=2244205 dram_eff=0.589
bk0: 29936a 3778592i bk1: 29936a 3789651i bk2: 28784a 3792152i bk3: 28784a 3799110i bk4: 28104a 3800535i bk5: 28108a 3806222i bk6: 26212a 3815352i bk7: 26192a 3824036i bk8: 26196a 3815517i bk9: 26196a 3822413i bk10: 26164a 3823070i bk11: 26160a 3830985i bk12: 28672a 3790489i bk13: 28660a 3803064i bk14: 29168a 3776647i bk15: 29168a 3786751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65359
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056017 n_nop=3354603 n_act=20389 n_pre=20373 n_req=165163 n_rd=446308 n_write=214344 bw_util=0.3258
n_activity=2246233 dram_eff=0.5882
bk0: 29468a 3780163i bk1: 29468a 3794444i bk2: 29204a 3788304i bk3: 29200a 3792346i bk4: 28108a 3803763i bk5: 28104a 3808105i bk6: 26200a 3817910i bk7: 26192a 3825158i bk8: 26180a 3814314i bk9: 26180a 3820948i bk10: 26160a 3823564i bk11: 26160a 3832110i bk12: 28684a 3793395i bk13: 28672a 3797568i bk14: 29164a 3779336i bk15: 29164a 3788723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66807
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056017 n_nop=3355069 n_act=20218 n_pre=20202 n_req=165132 n_rd=446184 n_write=214344 bw_util=0.3257
n_activity=2241301 dram_eff=0.5894
bk0: 29464a 3780932i bk1: 29468a 3792451i bk2: 29196a 3785798i bk3: 29192a 3795740i bk4: 28020a 3802613i bk5: 28008a 3809393i bk6: 26220a 3815592i bk7: 26220a 3826452i bk8: 26180a 3816167i bk9: 26180a 3820857i bk10: 26160a 3818115i bk11: 26156a 3831851i bk12: 28216a 3793601i bk13: 28208a 3804555i bk14: 29648a 3773393i bk15: 29648a 3778790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66479
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056017 n_nop=3354173 n_act=20352 n_pre=20336 n_req=165289 n_rd=446500 n_write=214656 bw_util=0.326
n_activity=2242964 dram_eff=0.5895
bk0: 29444a 3779642i bk1: 29448a 3794508i bk2: 29212a 3786528i bk3: 29208a 3794605i bk4: 28020a 3803121i bk5: 28012a 3805620i bk6: 26208a 3818683i bk7: 26212a 3825428i bk8: 25876a 3817668i bk9: 25872a 3824442i bk10: 26640a 3813999i bk11: 26636a 3821819i bk12: 28216a 3795973i bk13: 28212a 3805079i bk14: 29644a 3776630i bk15: 29640a 3780522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65853
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056017 n_nop=3355035 n_act=20221 n_pre=20205 n_req=165139 n_rd=446212 n_write=214344 bw_util=0.3257
n_activity=2243300 dram_eff=0.5889
bk0: 29444a 3784100i bk1: 29444a 3795297i bk2: 29196a 3788019i bk3: 29212a 3796208i bk4: 27872a 3806122i bk5: 27868a 3810566i bk6: 26220a 3814098i bk7: 26220a 3821253i bk8: 25876a 3818790i bk9: 25868a 3824851i bk10: 26636a 3816314i bk11: 26628a 3823154i bk12: 28212a 3790290i bk13: 28216a 3804465i bk14: 29648a 3770758i bk15: 29652a 3780103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66849
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056017 n_nop=3354613 n_act=20432 n_pre=20416 n_req=165139 n_rd=446212 n_write=214344 bw_util=0.3257
n_activity=2242458 dram_eff=0.5891
bk0: 29928a 3775182i bk1: 29928a 3786287i bk2: 29208a 3786156i bk3: 29200a 3792791i bk4: 27872a 3807633i bk5: 27864a 3810185i bk6: 26192a 3815303i bk7: 26196a 3825563i bk8: 25880a 3819446i bk9: 25880a 3827585i bk10: 26640a 3814518i bk11: 26636a 3822398i bk12: 28216a 3795403i bk13: 28216a 3804331i bk14: 29176a 3776840i bk15: 29180a 3785591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66136
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056017 n_nop=3354489 n_act=20192 n_pre=20176 n_req=165290 n_rd=446504 n_write=214656 bw_util=0.326
n_activity=2244378 dram_eff=0.5892
bk0: 29920a 3780085i bk1: 29924a 3789369i bk2: 29188a 3788516i bk3: 29184a 3795621i bk4: 27876a 3808016i bk5: 27884a 3814247i bk6: 26196a 3817274i bk7: 26184a 3824669i bk8: 25884a 3819930i bk9: 25880a 3824282i bk10: 26324a 3819287i bk11: 26324a 3826540i bk12: 28688a 3787289i bk13: 28688a 3798502i bk14: 29180a 3783366i bk15: 29180a 3785455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66216

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82463, Miss = 55776, Miss_rate = 0.676, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[1]: Access = 82396, Miss = 55772, Miss_rate = 0.677, Pending_hits = 1481, Reservation_fails = 0
L2_cache_bank[2]: Access = 82435, Miss = 55793, Miss_rate = 0.677, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[3]: Access = 82446, Miss = 55789, Miss_rate = 0.677, Pending_hits = 1496, Reservation_fails = 1
L2_cache_bank[4]: Access = 82485, Miss = 55814, Miss_rate = 0.677, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[5]: Access = 82466, Miss = 55809, Miss_rate = 0.677, Pending_hits = 1488, Reservation_fails = 1
L2_cache_bank[6]: Access = 82388, Miss = 55790, Miss_rate = 0.677, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[7]: Access = 82387, Miss = 55787, Miss_rate = 0.677, Pending_hits = 1481, Reservation_fails = 0
L2_cache_bank[8]: Access = 82493, Miss = 55809, Miss_rate = 0.677, Pending_hits = 348, Reservation_fails = 0
L2_cache_bank[9]: Access = 82513, Miss = 55801, Miss_rate = 0.676, Pending_hits = 1521, Reservation_fails = 0
L2_cache_bank[10]: Access = 82474, Miss = 55792, Miss_rate = 0.676, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[11]: Access = 82435, Miss = 55785, Miss_rate = 0.677, Pending_hits = 1502, Reservation_fails = 0
L2_cache_bank[12]: Access = 82396, Miss = 55776, Miss_rate = 0.677, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[13]: Access = 82435, Miss = 55770, Miss_rate = 0.677, Pending_hits = 1512, Reservation_fails = 1
L2_cache_bank[14]: Access = 82552, Miss = 55815, Miss_rate = 0.676, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[15]: Access = 82552, Miss = 55810, Miss_rate = 0.676, Pending_hits = 1508, Reservation_fails = 0
L2_cache_bank[16]: Access = 82455, Miss = 55776, Miss_rate = 0.676, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[17]: Access = 82416, Miss = 55777, Miss_rate = 0.677, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[18]: Access = 82415, Miss = 55778, Miss_rate = 0.677, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[19]: Access = 82454, Miss = 55775, Miss_rate = 0.676, Pending_hits = 1484, Reservation_fails = 0
L2_cache_bank[20]: Access = 82552, Miss = 55814, Miss_rate = 0.676, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[21]: Access = 82552, Miss = 55812, Miss_rate = 0.676, Pending_hits = 1456, Reservation_fails = 0
L2_total_cache_accesses = 1814160
L2_total_cache_misses = 1227420
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 20020
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 566393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19710
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 637873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 589529
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1223976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 589680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.102

icnt_total_pkts_mem_to_simt=5827504
icnt_total_pkts_simt_to_mem=4172880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60859
	minimum = 6
	maximum = 48
Network latency average = 8.47584
	minimum = 6
	maximum = 44
Slowest packet = 3536215
Flit latency average = 6.94986
	minimum = 6
	maximum = 42
Slowest flit = 9927296
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0240238
	minimum = 0.0190107 (at node 5)
	maximum = 0.0285161 (at node 0)
Accepted packet rate average = 0.0240238
	minimum = 0.0190107 (at node 5)
	maximum = 0.0285161 (at node 0)
Injected flit rate average = 0.0662131
	minimum = 0.0438073 (at node 5)
	maximum = 0.0877696 (at node 42)
Accepted flit rate average= 0.0662131
	minimum = 0.0609583 (at node 5)
	maximum = 0.0914374 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.6866 (39 samples)
	minimum = 6 (39 samples)
	maximum = 49.3077 (39 samples)
Network latency average = 8.51513 (39 samples)
	minimum = 6 (39 samples)
	maximum = 45.6154 (39 samples)
Flit latency average = 6.98932 (39 samples)
	minimum = 6 (39 samples)
	maximum = 41.8205 (39 samples)
Fragmentation average = 0 (39 samples)
	minimum = 0 (39 samples)
	maximum = 0 (39 samples)
Injected packet rate average = 0.0228894 (39 samples)
	minimum = 0.0181131 (39 samples)
	maximum = 0.0271695 (39 samples)
Accepted packet rate average = 0.0228894 (39 samples)
	minimum = 0.0181131 (39 samples)
	maximum = 0.0271695 (39 samples)
Injected flit rate average = 0.0630866 (39 samples)
	minimum = 0.0417384 (39 samples)
	maximum = 0.0836278 (39 samples)
Accepted flit rate average = 0.0630866 (39 samples)
	minimum = 0.0580806 (39 samples)
	maximum = 0.08712 (39 samples)
Injected packet size average = 2.75615 (39 samples)
Accepted packet size average = 2.75615 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 25 min, 6 sec (5106 sec)
gpgpu_simulation_rate = 220349 (inst/sec)
gpgpu_simulation_rate = 2124 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 40: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 40 
gpu_sim_cycle = 39322
gpu_sim_insn = 28848876
gpu_ipc =     733.6574
gpu_tot_sim_cycle = 11109700
gpu_tot_sim_insn = 1153955040
gpu_tot_ipc =     103.8691
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 50
gpu_stall_icnt2sh    = 28390
partiton_reqs_in_parallel = 865084
partiton_reqs_in_parallel_total    = 48056266
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4035
partiton_reqs_in_parallel_util = 865084
partiton_reqs_in_parallel_util_total    = 48056266
gpu_sim_cycle_parition_util = 39322
gpu_tot_sim_cycle_parition_util    = 2184378
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1814160
L2_BW  =     112.0959 GB/Sec
L2_BW_total  =      15.8745 GB/Sec
gpu_total_sim_rate=222128

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23169120
	L1I_total_cache_misses = 3182
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0228
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23165938
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3182
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23169120
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
193082, 185555, 185878, 192626, 193121, 185616, 185903, 192630, 53203, 51055, 51229, 34935, 
gpgpu_n_tot_thrd_icount = 1332776960
gpgpu_n_tot_w_icount = 41649280
gpgpu_n_stall_shd_mem = 56254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1255360
gpgpu_n_mem_write_global = 604800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30648320
gpgpu_n_store_insn = 19051200
gpgpu_n_shmem_insn = 126211520
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1244
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 53566
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1197208	W0_Idle:1278748	W0_Scoreboard:81760008	W1:2419200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:16327200	W32:22902880
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10042880 {8:1255360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82252800 {136:604800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141698560 {40:302400,136:952960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4838400 {8:604800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 470 
maxdqlatency = 0 
maxmflatency = 21000 
averagemflatency = 401 
max_icnt2mem_latency = 20733 
max_icnt2sh_latency = 11109699 
mrq_lat_table:815855 	130158 	91300 	200398 	248220 	195366 	116047 	54127 	12253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1185667 	649369 	1335 	21 	86 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	1680728 	77298 	454 	0 	78302 	0 	5 	4 	29 	78 	216 	15810 	7684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1051543 	200625 	3217 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	28 	6048 	9044 	60480 	120960 	241920 	166320 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3004 	221 	3 	1 	2 	6 	102 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     67639     67635     75859     76334     75871     76342     75885     76344     76161     76647     75852     75852     75879     76338     75875     76340 
dram[1]:     67640     67623     75867     76329     75861     76343     75882     76350     76163     76645     75844     76325     75868     76329     75881     76348 
dram[2]:     67638     68090     75870     76342     75866     76329     75880     76334     76161     76647     75857     76314     75868     76340     75880     76348 
dram[3]:     67637     68101     75872     76340     75860     76339     75885     76344     76161     76650     75849     76343     75871     76334     75883     76355 
dram[4]:     67637     68090     75875     76338     75857     75864     75874     76337     76161     76644     75842     76332     75867     76341     75880     76350 
dram[5]:     67642     68103     75856     76317     75858     75855     75882     76350     76163     76643     75856     76337     75879     76335     75879     76346 
dram[6]:     67645     68099     75867     76330     75857     76324     75879     76344     76161     76646     75834     76321     75870     76337     75884     76348 
dram[7]:     67645     68105     75857     76318     75859     76340     75880     76337     76165     76650     75845     76322     75876     76346     75876     76352 
dram[8]:     67643     68102     75872     76336     75865     76335     75882     76343     76163     76657     75839     76332     75871     76331     75872     76348 
dram[9]:     67632     68090     75867     76322     75861     76333     75876     76337     76162     76650     75848     76306     75879     76349     75870     75863 
dram[10]:     67640     68097     75862     76326     75858     76339     75879     76347     76162     76657     75843     75850     75866     76341     75856     75865 
average row accesses per activate:
dram[0]:  8.235209  7.789910  8.425452  8.363229  7.624369  7.478076  8.447162  8.303004  8.390017  8.122031  7.940515  7.862261  9.003314  8.937500  7.745380  7.990819 
dram[1]:  8.840000  8.840784  7.783226  7.700422  7.166335  6.871665  9.309914  8.799818  8.646905  8.652705  7.567712  7.494697  8.381650  8.021402  7.913287  7.567893 
dram[2]:  8.678975  8.412710  8.867207  8.663766  7.417696  7.361470  8.701170  8.073517  8.492294  8.045418  7.952572  7.575038  8.864600  8.659761  7.446082  7.157115 
dram[3]:  8.645646  8.711044  7.796296  7.926140  7.119157  7.062704  9.007456  8.332759  7.910686  8.078176  7.573405  7.504951  8.676776  8.399536  7.878101  7.400133 
dram[4]:  8.913313  8.632684  8.445216  8.323194  7.329420  7.157114  8.597571  8.154733  8.384615  8.077361  8.150537  7.850996  8.540880  8.380402  7.461074  7.431150 
dram[5]:  8.260806  8.042796  8.029517  7.994265  7.495763  7.314266  9.375591  9.131797  7.632794  7.976669  7.614374  7.441843  8.756648  8.670391  7.624143  7.232271 
dram[6]:  9.100080  8.478195  8.538285  8.610039  7.259081  7.266987  8.547414  8.395428  8.576989  8.228216  8.043265  8.035889  7.877687  7.688133  7.518200  7.439424 
dram[7]:  8.137184  8.091170  7.945157  7.639726  7.886076  7.531294  9.386364  9.086160  7.563566  7.280597  7.906030  7.647727  9.021222  8.810946  7.695799  7.467455 
dram[8]:  8.669230  8.305085  8.334081  8.362069  7.275433  7.064516  8.727993  8.689746  8.433017  8.082022  7.923862  8.023052  8.269260  8.155794  7.691266  7.296724 
dram[9]:  8.068676  7.935217  8.053430  7.836964  7.781643  7.633261  9.114995  9.141144  7.478161  7.432597  7.974723  7.843823  8.768152  8.515224  7.344121  7.374005 
dram[10]:  8.896445  8.741838  8.167766  8.451858  7.181694  7.115020  9.049315  8.860465  8.133333  7.745238  7.928970  7.841358  8.074294  7.915514  7.880936  7.574932 
average row locality = 1863724/231730 = 8.042653
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7554      7552      7509      7510      7195      7194      6592      6593      6717      6717      6718      6715      7347      7348      7576      7575 
dram[1]:      7551      7552      7391      7390      7314      7316      6593      6591      6718      6716      6731      6733      7351      7349      7576      7574 
dram[2]:      7677      7677      7391      7391      7315      7314      6587      6584      6719      6720      6733      6733      7348      7348      7477      7475 
dram[3]:      7676      7676      7386      7386      7314      7313      6585      6586      6720      6720      6713      6714      7352      7349      7476      7475 
dram[4]:      7676      7676      7385      7385      7213      7214      6713      6708      6719      6719      6714      6713      7344      7341      7477      7477 
dram[5]:      7556      7556      7493      7492      7214      7213      6710      6708      6715      6715      6713      6713      7347      7344      7476      7476 
dram[6]:      7555      7556      7491      7490      7191      7188      6715      6715      6715      6715      6713      6712      7227      7225      7600      7600 
dram[7]:      7550      7551      7495      7494      7191      7189      6712      6713      6637      6636      6836      6835      7227      7226      7599      7598 
dram[8]:      7550      7550      7491      7495      7153      7152      6715      6715      6637      6635      6835      6833      7226      7227      7600      7601 
dram[9]:      7674      7674      7494      7492      7153      7151      6708      6709      6639      6639      6836      6835      7227      7227      7479      7480 
dram[10]:      7672      7673      7489      7488      7154      7156      6709      6706      6640      6639      6755      6755      7348      7348      7480      7480 
total reads: 1258924
bank skew: 7677/6584 = 1.17
chip skew: 114492/114408 = 1.00
number of total write accesses:
dram[0]:      3720      3720      3680      3680      3380      3380      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[1]:      3720      3720      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[2]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3640      3640 
dram[3]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3140      3140      3520      3520      3640      3640 
dram[4]:      3840      3840      3560      3560      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[5]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[6]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3400      3400      3760      3760 
dram[7]:      3720      3720      3660      3660      3400      3400      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[8]:      3720      3720      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[9]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3640      3640 
dram[10]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3180      3180      3520      3520      3640      3640 
total reads: 604800
bank skew: 3840/3080 = 1.25
chip skew: 55040/54960 = 1.00
average mf latency per bank:
dram[0]:        492       310       483       301       489       299       521       306       501       302       504       305       490       312       486       307
dram[1]:        494       311       486       305       487       294       520       308       502       301       501       304       491       311       486       307
dram[2]:        492       307       485       307       486       293       520       307       501       302       500       305       493       311       487       308
dram[3]:        490       306       486       305       487       293       518       309       504       302       501       305       494       312       486       310
dram[4]:        489       306       485       307       492       298       514       301       504       302       501       307       491       312       488       308
dram[5]:        494       308       483       301       493       300       515       301       503       303       501       305       491       312       487       309
dram[6]:        493       309       483       301       491       299       515       301       501       302       503       307       495       316       485       306
dram[7]:        491       309       482       300       491       300       517       301       505       307       500       302       494       317       485       306
dram[8]:        489       310       485       302       492       297       517       302       504       308       498       302       496       317       485       306
dram[9]:        487       306       485       300       491       298       515       301       503       304       498       302       494       318       491       309
dram[10]:        488       305       482       301       493       297       514       301       503       306       503       305       492       312       489       312
maximum mf latency per bank:
dram[0]:      20984     20807     20968     10650     20975     20921     20982     20643     20970     10676     20969     20785     20975     10683     20978     10618
dram[1]:      20988     20934     20960     20660     20969     10605     20993     20794     20975     10664     20979     20791     20980     10638     20965     10606
dram[2]:      20981     10636     20966     20813     20979     10588     20982     20791     20970     10686     20974     20920     20980     10641     20966     20677
dram[3]:      20989     10622     20978     20779     20971     10590     21000     20920     20974     10647     20971     20662     20965     10574     20963     20779
dram[4]:      20982     10618     20966     20894     20975     20685     20990     10654     20978     10657     20975     20807     20978     10680     20970     20794
dram[5]:      20988     20635     20965     10624     20977     20807     20991     10665     20978     10650     20971     20792     20967     10599     20974     20920
dram[6]:      20972     20783     20968     10687     20979     20788     20982     10676     20988     10673     20975     20921     20994     20648     20968     10657
dram[7]:      20992     20793     20981     10662     20975     20921     21000     10652     20979     20668     20968     10619     20962     20802     20975     10599
dram[8]:      20974     20920     20975     10661     20967     20668     20972     10634     20969     20793     20978     10663     20967     20794     20965     10619
dram[9]:      20979     10641     20972     10639     20976     20788     20999     10637     20977     20792     20966     10653     20974     20920     20974     20675
dram[10]:      20975     10625     20959     10644     20970     20794     20971     10669     20974     20920     20975     20647     20968     10666     20964     20790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4129031 n_nop=3409965 n_act=20797 n_pre=20781 n_req=169372 n_rd=457648 n_write=219840 bw_util=0.3282
n_activity=2305371 dram_eff=0.5877
bk0: 30216a 3850741i bk1: 30208a 3861197i bk2: 30036a 3852206i bk3: 30040a 3863081i bk4: 28780a 3872510i bk5: 28776a 3872735i bk6: 26368a 3888551i bk7: 26372a 3897442i bk8: 26868a 3885697i bk9: 26868a 3888460i bk10: 26872a 3885631i bk11: 26860a 3896072i bk12: 29388a 3859562i bk13: 29392a 3869011i bk14: 30304a 3838094i bk15: 30300a 3848946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70367
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4129031 n_nop=3409229 n_act=21097 n_pre=21081 n_req=169406 n_rd=457784 n_write=219840 bw_util=0.3282
n_activity=2305960 dram_eff=0.5877
bk0: 30204a 3848473i bk1: 30208a 3862216i bk2: 29564a 3855338i bk3: 29560a 3863322i bk4: 29256a 3863991i bk5: 29264a 3867779i bk6: 26372a 3888353i bk7: 26364a 3894973i bk8: 26872a 3886428i bk9: 26864a 3893723i bk10: 26924a 3886539i bk11: 26932a 3895905i bk12: 29404a 3854763i bk13: 29396a 3865312i bk14: 30304a 3841233i bk15: 30296a 3847736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6964
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4129031 n_nop=3409275 n_act=20908 n_pre=20892 n_req=169489 n_rd=457956 n_write=220000 bw_util=0.3284
n_activity=2302449 dram_eff=0.5889
bk0: 30708a 3839812i bk1: 30708a 3854669i bk2: 29564a 3856233i bk3: 29564a 3866939i bk4: 29260a 3866648i bk5: 29256a 3867095i bk6: 26348a 3886323i bk7: 26336a 3897376i bk8: 26876a 3884515i bk9: 26880a 3890035i bk10: 26932a 3885292i bk11: 26932a 3896006i bk12: 29392a 3858010i bk13: 29392a 3870053i bk14: 29908a 3845454i bk15: 29900a 3850864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66585
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4129031 n_nop=3408887 n_act=21278 n_pre=21262 n_req=169401 n_rd=457764 n_write=219840 bw_util=0.3282
n_activity=2303429 dram_eff=0.5883
bk0: 30704a 3840663i bk1: 30704a 3853933i bk2: 29544a 3854792i bk3: 29544a 3862053i bk4: 29256a 3861734i bk5: 29252a 3869849i bk6: 26340a 3888169i bk7: 26344a 3894297i bk8: 26880a 3881912i bk9: 26880a 3891078i bk10: 26852a 3890450i bk11: 26856a 3897222i bk12: 29408a 3854287i bk13: 29396a 3859325i bk14: 29904a 3842849i bk15: 29900a 3849768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68575
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7ffa0934bf40 :  mf: uid=25707203, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (11109697), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4129031 n_nop=3409221 n_act=20965 n_pre=20949 n_req=169474 n_rd=457896 n_write=220000 bw_util=0.3284
n_activity=2303142 dram_eff=0.5887
bk0: 30704a 3844601i bk1: 30704a 3855377i bk2: 29540a 3857961i bk3: 29540a 3865355i bk4: 28852a 3866520i bk5: 28856a 3871956i bk6: 26852a 3881847i bk7: 26832a 3890870i bk8: 26876a 3882085i bk9: 26876a 3889295i bk10: 26856a 3889695i bk11: 26852a 3897917i bk12: 29376a 3856641i bk13: 29364a 3869445i bk14: 29908a 3842552i bk15: 29908a 3852547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66761
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4129031 n_nop=3409025 n_act=21209 n_pre=21193 n_req=169401 n_rd=457764 n_write=219840 bw_util=0.3282
n_activity=2305658 dram_eff=0.5878
bk0: 30224a 3845899i bk1: 30224a 3860220i bk2: 29972a 3853732i bk3: 29968a 3857902i bk4: 28856a 3869501i bk5: 28852a 3874226i bk6: 26840a 3884697i bk7: 26832a 3892450i bk8: 26860a 3880908i bk9: 26860a 3887565i bk10: 26852a 3890397i bk11: 26852a 3898799i bk12: 29388a 3859884i bk13: 29376a 3864571i bk14: 29904a 3845155i bk15: 29904a 3854701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67899
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4129031 n_nop=3409559 n_act=21008 n_pre=20992 n_req=169368 n_rd=457632 n_write=219840 bw_util=0.3282
n_activity=2300592 dram_eff=0.589
bk0: 30220a 3846999i bk1: 30224a 3858599i bk2: 29964a 3851844i bk3: 29960a 3862110i bk4: 28764a 3868648i bk5: 28752a 3875514i bk6: 26860a 3882290i bk7: 26860a 3893443i bk8: 26860a 3883227i bk9: 26860a 3887496i bk10: 26852a 3884798i bk11: 26848a 3898751i bk12: 28908a 3859817i bk13: 28900a 3871267i bk14: 30400a 3839045i bk15: 30400a 3844502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67839
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4129031 n_nop=3408639 n_act=21146 n_pre=21130 n_req=169529 n_rd=457956 n_write=220160 bw_util=0.3285
n_activity=2302282 dram_eff=0.5891
bk0: 30200a 3845327i bk1: 30204a 3860302i bk2: 29980a 3851697i bk3: 29976a 3860094i bk4: 28764a 3868851i bk5: 28756a 3871240i bk6: 26848a 3885359i bk7: 26852a 3892460i bk8: 26548a 3884577i bk9: 26544a 3891294i bk10: 27344a 3880666i bk11: 27340a 3888366i bk12: 28908a 3862736i bk13: 28904a 3871921i bk14: 30396a 3842676i bk15: 30392a 3846499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67113
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7ffa099aafe0 :  mf: uid=25707204, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (11109699), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4129031 n_nop=3409435 n_act=21057 n_pre=21041 n_req=169375 n_rd=457658 n_write=219840 bw_util=0.3282
n_activity=2302377 dram_eff=0.5885
bk0: 30200a 3849866i bk1: 30200a 3861173i bk2: 29964a 3853922i bk3: 29980a 3862026i bk4: 28612a 3871940i bk5: 28606a 3876616i bk6: 26860a 3880763i bk7: 26860a 3888060i bk8: 26548a 3885390i bk9: 26540a 3891588i bk10: 27340a 3882815i bk11: 27332a 3889756i bk12: 28904a 3856362i bk13: 28908a 3871180i bk14: 30400a 3836386i bk15: 30404a 3845297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68221
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4129031 n_nop=3409063 n_act=21238 n_pre=21222 n_req=169377 n_rd=457668 n_write=219840 bw_util=0.3282
n_activity=2302301 dram_eff=0.5885
bk0: 30696a 3840737i bk1: 30696a 3851759i bk2: 29976a 3851994i bk3: 29968a 3859069i bk4: 28612a 3873673i bk5: 28604a 3876225i bk6: 26832a 3882062i bk7: 26836a 3892613i bk8: 26556a 3886303i bk9: 26556a 3894189i bk10: 27344a 3881117i bk11: 27340a 3889460i bk12: 28908a 3861885i bk13: 28908a 3871236i bk14: 29916a 3842378i bk15: 29920a 3851619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67204
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7ffa09a41e70 :  mf: uid=25707202, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (11109694), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4129031 n_nop=3408863 n_act=21028 n_pre=21012 n_req=169532 n_rd=457968 n_write=220160 bw_util=0.3285
n_activity=2303661 dram_eff=0.5887
bk0: 30688a 3845623i bk1: 30692a 3855308i bk2: 29956a 3854133i bk3: 29952a 3861710i bk4: 28616a 3873606i bk5: 28624a 3880001i bk6: 26836a 3884016i bk7: 26824a 3891217i bk8: 26560a 3886494i bk9: 26556a 3890799i bk10: 27020a 3885902i bk11: 27020a 3893350i bk12: 29392a 3853359i bk13: 29392a 3865087i bk14: 29920a 3849246i bk15: 29920a 3851456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67605

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84576, Miss = 57208, Miss_rate = 0.676, Pending_hits = 337, Reservation_fails = 0
L2_cache_bank[1]: Access = 84508, Miss = 57204, Miss_rate = 0.677, Pending_hits = 1487, Reservation_fails = 0
L2_cache_bank[2]: Access = 84548, Miss = 57225, Miss_rate = 0.677, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[3]: Access = 84560, Miss = 57221, Miss_rate = 0.677, Pending_hits = 1505, Reservation_fails = 1
L2_cache_bank[4]: Access = 84600, Miss = 57247, Miss_rate = 0.677, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[5]: Access = 84580, Miss = 57242, Miss_rate = 0.677, Pending_hits = 1495, Reservation_fails = 1
L2_cache_bank[6]: Access = 84500, Miss = 57222, Miss_rate = 0.677, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[7]: Access = 84500, Miss = 57219, Miss_rate = 0.677, Pending_hits = 1488, Reservation_fails = 0
L2_cache_bank[8]: Access = 84608, Miss = 57241, Miss_rate = 0.677, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[9]: Access = 84628, Miss = 57233, Miss_rate = 0.676, Pending_hits = 1530, Reservation_fails = 0
L2_cache_bank[10]: Access = 84588, Miss = 57224, Miss_rate = 0.677, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[11]: Access = 84548, Miss = 57217, Miss_rate = 0.677, Pending_hits = 1509, Reservation_fails = 0
L2_cache_bank[12]: Access = 84508, Miss = 57207, Miss_rate = 0.677, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[13]: Access = 84548, Miss = 57201, Miss_rate = 0.677, Pending_hits = 1518, Reservation_fails = 1
L2_cache_bank[14]: Access = 84668, Miss = 57247, Miss_rate = 0.676, Pending_hits = 343, Reservation_fails = 0
L2_cache_bank[15]: Access = 84668, Miss = 57242, Miss_rate = 0.676, Pending_hits = 1516, Reservation_fails = 0
L2_cache_bank[16]: Access = 84568, Miss = 57207, Miss_rate = 0.676, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[17]: Access = 84528, Miss = 57208, Miss_rate = 0.677, Pending_hits = 1496, Reservation_fails = 0
L2_cache_bank[18]: Access = 84528, Miss = 57210, Miss_rate = 0.677, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[19]: Access = 84568, Miss = 57207, Miss_rate = 0.676, Pending_hits = 1491, Reservation_fails = 0
L2_cache_bank[20]: Access = 84668, Miss = 57247, Miss_rate = 0.676, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[21]: Access = 84668, Miss = 57245, Miss_rate = 0.676, Pending_hits = 1463, Reservation_fails = 0
L2_total_cache_accesses = 1860664
L2_total_cache_misses = 1258924
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 20157
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 581256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19847
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 604649
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1255360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 604800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.103

icnt_total_pkts_mem_to_simt=5976864
icnt_total_pkts_simt_to_mem=4279864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54442
	minimum = 6
	maximum = 46
Network latency average = 8.41734
	minimum = 6
	maximum = 41
Slowest packet = 3630368
Flit latency average = 6.88264
	minimum = 6
	maximum = 38
Slowest flit = 10062586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236535
	minimum = 0.0187177 (at node 0)
	maximum = 0.0280766 (at node 7)
Accepted packet rate average = 0.0236535
	minimum = 0.0187177 (at node 0)
	maximum = 0.0280766 (at node 7)
Injected flit rate average = 0.0651926
	minimum = 0.0431322 (at node 0)
	maximum = 0.0864169 (at node 42)
Accepted flit rate average= 0.0651926
	minimum = 0.0600188 (at node 0)
	maximum = 0.0900282 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.68305 (40 samples)
	minimum = 6 (40 samples)
	maximum = 49.225 (40 samples)
Network latency average = 8.51269 (40 samples)
	minimum = 6 (40 samples)
	maximum = 45.5 (40 samples)
Flit latency average = 6.98666 (40 samples)
	minimum = 6 (40 samples)
	maximum = 41.725 (40 samples)
Fragmentation average = 0 (40 samples)
	minimum = 0 (40 samples)
	maximum = 0 (40 samples)
Injected packet rate average = 0.0229085 (40 samples)
	minimum = 0.0181282 (40 samples)
	maximum = 0.0271921 (40 samples)
Accepted packet rate average = 0.0229085 (40 samples)
	minimum = 0.0181282 (40 samples)
	maximum = 0.0271921 (40 samples)
Injected flit rate average = 0.0631393 (40 samples)
	minimum = 0.0417732 (40 samples)
	maximum = 0.0836976 (40 samples)
Accepted flit rate average = 0.0631393 (40 samples)
	minimum = 0.058129 (40 samples)
	maximum = 0.0871927 (40 samples)
Injected packet size average = 2.75615 (40 samples)
Accepted packet size average = 2.75615 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 35 sec (5195 sec)
gpgpu_simulation_rate = 222128 (inst/sec)
gpgpu_simulation_rate = 2138 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 66226 Tlb_hit: 62679 Tlb_miss: 3547 Tlb_hit_rate: 0.946441
Shader1: Tlb_access: 66812 Tlb_hit: 63029 Tlb_miss: 3783 Tlb_hit_rate: 0.943378
Shader2: Tlb_access: 66812 Tlb_hit: 62995 Tlb_miss: 3817 Tlb_hit_rate: 0.942870
Shader3: Tlb_access: 66812 Tlb_hit: 63139 Tlb_miss: 3673 Tlb_hit_rate: 0.945025
Shader4: Tlb_access: 66812 Tlb_hit: 63138 Tlb_miss: 3674 Tlb_hit_rate: 0.945010
Shader5: Tlb_access: 66812 Tlb_hit: 63091 Tlb_miss: 3721 Tlb_hit_rate: 0.944306
Shader6: Tlb_access: 66812 Tlb_hit: 63044 Tlb_miss: 3768 Tlb_hit_rate: 0.943603
Shader7: Tlb_access: 66812 Tlb_hit: 63133 Tlb_miss: 3679 Tlb_hit_rate: 0.944935
Shader8: Tlb_access: 66812 Tlb_hit: 63150 Tlb_miss: 3662 Tlb_hit_rate: 0.945189
Shader9: Tlb_access: 66812 Tlb_hit: 63102 Tlb_miss: 3710 Tlb_hit_rate: 0.944471
Shader10: Tlb_access: 66812 Tlb_hit: 63049 Tlb_miss: 3763 Tlb_hit_rate: 0.943678
Shader11: Tlb_access: 66812 Tlb_hit: 63261 Tlb_miss: 3551 Tlb_hit_rate: 0.946851
Shader12: Tlb_access: 66812 Tlb_hit: 63262 Tlb_miss: 3550 Tlb_hit_rate: 0.946866
Shader13: Tlb_access: 66226 Tlb_hit: 62644 Tlb_miss: 3582 Tlb_hit_rate: 0.945912
Shader14: Tlb_access: 66226 Tlb_hit: 62583 Tlb_miss: 3643 Tlb_hit_rate: 0.944991
Shader15: Tlb_access: 66076 Tlb_hit: 62482 Tlb_miss: 3594 Tlb_hit_rate: 0.945608
Shader16: Tlb_access: 66076 Tlb_hit: 62507 Tlb_miss: 3569 Tlb_hit_rate: 0.945986
Shader17: Tlb_access: 66076 Tlb_hit: 62385 Tlb_miss: 3691 Tlb_hit_rate: 0.944140
Shader18: Tlb_access: 66076 Tlb_hit: 62328 Tlb_miss: 3748 Tlb_hit_rate: 0.943277
Shader19: Tlb_access: 66226 Tlb_hit: 62673 Tlb_miss: 3553 Tlb_hit_rate: 0.946350
Shader20: Tlb_access: 66226 Tlb_hit: 62676 Tlb_miss: 3550 Tlb_hit_rate: 0.946396
Shader21: Tlb_access: 66226 Tlb_hit: 62651 Tlb_miss: 3575 Tlb_hit_rate: 0.946018
Shader22: Tlb_access: 66226 Tlb_hit: 62605 Tlb_miss: 3621 Tlb_hit_rate: 0.945324
Shader23: Tlb_access: 66076 Tlb_hit: 62490 Tlb_miss: 3586 Tlb_hit_rate: 0.945729
Shader24: Tlb_access: 66076 Tlb_hit: 62520 Tlb_miss: 3556 Tlb_hit_rate: 0.946183
Shader25: Tlb_access: 66076 Tlb_hit: 62377 Tlb_miss: 3699 Tlb_hit_rate: 0.944019
Shader26: Tlb_access: 66076 Tlb_hit: 62353 Tlb_miss: 3723 Tlb_hit_rate: 0.943656
Shader27: Tlb_access: 66226 Tlb_hit: 62686 Tlb_miss: 3540 Tlb_hit_rate: 0.946547
Tlb_tot_access: 1860160 Tlb_tot_hit: 1758032, Tlb_tot_miss: 102128, Tlb_tot_hit_rate: 0.945097
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader1: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader2: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader3: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader4: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader5: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader6: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader7: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader8: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader9: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader10: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader11: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader12: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader13: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader14: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader15: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader16: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader17: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader18: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader19: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader20: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader21: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader22: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader23: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader24: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader25: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader26: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader27: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Tlb_tot_valiate: 28672 Tlb_invalidate: 26880, Tlb_tot_evict: 0, Tlb_tot_evict page: 26880
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3547 Page_hit: 2798 Page_miss: 749 Page_hit_rate: 0.788836
Shader1: Page_table_access:3783 Page_hit: 2701 Page_miss: 1082 Page_hit_rate: 0.713984
Shader2: Page_table_access:3817 Page_hit: 2735 Page_miss: 1082 Page_hit_rate: 0.716531
Shader3: Page_table_access:3673 Page_hit: 2532 Page_miss: 1141 Page_hit_rate: 0.689355
Shader4: Page_table_access:3674 Page_hit: 2533 Page_miss: 1141 Page_hit_rate: 0.689439
Shader5: Page_table_access:3721 Page_hit: 2609 Page_miss: 1112 Page_hit_rate: 0.701156
Shader6: Page_table_access:3768 Page_hit: 2656 Page_miss: 1112 Page_hit_rate: 0.704883
Shader7: Page_table_access:3679 Page_hit: 2597 Page_miss: 1082 Page_hit_rate: 0.705898
Shader8: Page_table_access:3662 Page_hit: 2580 Page_miss: 1082 Page_hit_rate: 0.704533
Shader9: Page_table_access:3710 Page_hit: 2957 Page_miss: 753 Page_hit_rate: 0.797035
Shader10: Page_table_access:3763 Page_hit: 3010 Page_miss: 753 Page_hit_rate: 0.799894
Shader11: Page_table_access:3551 Page_hit: 2799 Page_miss: 752 Page_hit_rate: 0.788229
Shader12: Page_table_access:3550 Page_hit: 2798 Page_miss: 752 Page_hit_rate: 0.788169
Shader13: Page_table_access:3582 Page_hit: 2830 Page_miss: 752 Page_hit_rate: 0.790061
Shader14: Page_table_access:3643 Page_hit: 2891 Page_miss: 752 Page_hit_rate: 0.793577
Shader15: Page_table_access:3594 Page_hit: 2842 Page_miss: 752 Page_hit_rate: 0.790762
Shader16: Page_table_access:3569 Page_hit: 2817 Page_miss: 752 Page_hit_rate: 0.789297
Shader17: Page_table_access:3691 Page_hit: 2943 Page_miss: 748 Page_hit_rate: 0.797345
Shader18: Page_table_access:3748 Page_hit: 3000 Page_miss: 748 Page_hit_rate: 0.800427
Shader19: Page_table_access:3553 Page_hit: 2805 Page_miss: 748 Page_hit_rate: 0.789474
Shader20: Page_table_access:3550 Page_hit: 2802 Page_miss: 748 Page_hit_rate: 0.789296
Shader21: Page_table_access:3575 Page_hit: 2827 Page_miss: 748 Page_hit_rate: 0.790769
Shader22: Page_table_access:3621 Page_hit: 2873 Page_miss: 748 Page_hit_rate: 0.793427
Shader23: Page_table_access:3586 Page_hit: 2838 Page_miss: 748 Page_hit_rate: 0.791411
Shader24: Page_table_access:3556 Page_hit: 2808 Page_miss: 748 Page_hit_rate: 0.789651
Shader25: Page_table_access:3699 Page_hit: 2951 Page_miss: 748 Page_hit_rate: 0.797783
Shader26: Page_table_access:3723 Page_hit: 2975 Page_miss: 748 Page_hit_rate: 0.799087
Shader27: Page_table_access:3540 Page_hit: 2791 Page_miss: 749 Page_hit_rate: 0.788418
Page_talbe_tot_access: 102128 Page_tot_hit: 78298, Page_tot_miss 23830, Page_tot_hit_rate: 0.766665 Page_tot_fault: 65 Page_tot_pending: 23765
Total_memory_access_page_fault: 65, Average_latency: 582366.625000
========================================Page threshing statistics==============================
Page_validate: 1024 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.521981
[0-25]: 0.229014, [26-50]: 0.009391, [51-75]: 0.761596, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   895326 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(454.541534)
F:   223546----T:   228187 	 St: c0000000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   228187----T:   233702 	 St: c0007000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   233702----T:   238343 	 St: c0010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   238343----T:   243858 	 St: c0017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   243858----T:   246463 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246463----T:   254703 	 St: c0021000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254703----T:   257308 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   257308----T:   265548 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   265548----T:   268153 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   268153----T:   276393 	 St: c0031000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   276393----T:   278998 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   278998----T:   287238 	 St: c0221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   287238----T:   289843 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   289843----T:   298083 	 St: c0041000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   298083----T:   300688 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   300688----T:   308928 	 St: c0231000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   308928----T:   311533 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   311533----T:   319773 	 St: c0051000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   319773----T:   322378 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   322378----T:   330618 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   330618----T:   333223 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   333223----T:   341463 	 St: c0061000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   341463----T:   344068 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   344068----T:   352308 	 St: c0251000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   352308----T:   354913 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   354913----T:   363153 	 St: c0071000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   363153----T:   365758 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   365758----T:   373998 	 St: c0261000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   373998----T:   376603 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   376603----T:   384843 	 St: c0081000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   384843----T:   387448 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   387448----T:   395688 	 St: c0271000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   395688----T:   398293 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   398293----T:   406533 	 St: c0091000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   406533----T:   409138 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   409138----T:   417378 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   417378----T:   419983 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   419983----T:   428223 	 St: c00a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   428223----T:   430828 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   430828----T:   439068 	 St: c0291000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   439068----T:   441673 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   441673----T:   449913 	 St: c00b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   449913----T:   452518 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   452518----T:   460758 	 St: c02a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   460758----T:   463363 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   463363----T:   471603 	 St: c00c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   471603----T:   474208 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   474208----T:   482448 	 St: c02b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   482448----T:   485053 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   485053----T:   493293 	 St: c00d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   493293----T:   495898 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   495898----T:   504138 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   504138----T:   506743 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   506743----T:   514983 	 St: c00e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   514983----T:   517588 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   517588----T:   525828 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   525828----T:   528433 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528433----T:   536673 	 St: c00f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   536673----T:   539278 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   539278----T:   547518 	 St: c02e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   547518----T:   550123 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   550123----T:   558363 	 St: c0101000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   558363----T:   560968 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   560968----T:   569208 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   569208----T:   571813 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   571813----T:   580053 	 St: c0111000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   580053----T:   582658 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   582658----T:   590898 	 St: c0301000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   590898----T:   593503 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   593503----T:   601743 	 St: c0121000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   601743----T:   604348 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   604348----T:   612588 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   612588----T:   615193 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   615193----T:   623433 	 St: c0131000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   623433----T:   626038 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   626038----T:   634278 	 St: c0321000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   634278----T:   636883 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   636883----T:   645123 	 St: c0141000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   645123----T:   647728 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   647728----T:   655968 	 St: c0331000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   655968----T:   658573 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   658573----T:   666813 	 St: c0151000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   666813----T:   669418 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   669418----T:   677658 	 St: c0341000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   677658----T:   680263 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   680263----T:   688503 	 St: c0161000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   688503----T:   691108 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   691108----T:   699348 	 St: c0351000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   699348----T:   701953 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   701953----T:   710193 	 St: c0171000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   710193----T:   712798 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   712798----T:   721038 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   721038----T:   723643 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   723643----T:   731883 	 St: c0181000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   731883----T:   734488 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   734488----T:   742728 	 St: c0371000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   742728----T:   745333 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   745333----T:   753573 	 St: c0191000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   753573----T:   756178 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   756178----T:   764418 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   764418----T:   767023 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   767023----T:   775263 	 St: c01a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   775263----T:   777868 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   777868----T:   786108 	 St: c0391000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   786108----T:   788713 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   788713----T:   796953 	 St: c01b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   796953----T:   799558 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   799558----T:   807798 	 St: c03a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   807798----T:   810403 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   810403----T:   818643 	 St: c01c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   818643----T:   821248 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   821248----T:   829488 	 St: c03b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   829488----T:   832093 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   832093----T:   840333 	 St: c01d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   840333----T:   842938 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   842938----T:   851178 	 St: c03c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   851178----T:   853783 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   853783----T:   862023 	 St: c01e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   862023----T:   864628 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   864628----T:   872868 	 St: c03d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   872868----T:   875473 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   875473----T:   883713 	 St: c01f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   883713----T:   886318 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   886318----T:   894558 	 St: c03e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1117476----T:  1170904 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(36.075626)
F:  1117860----T:  1121290 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1121290----T:  1123895 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1123895----T:  1130307 	 St: c0205000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1155600----T:  1158686 	 St: c03f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1158686----T:  1166008 	 St: c03f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1393054----T:  1434658 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(28.091829)
F:  1656808----T:  1698682 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(28.274139)
F:  1920832----T:  1962127 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(27.883186)
F:  2184277----T:  2225899 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(28.103983)
F:  2448049----T:  2489407 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(27.925726)
F:  2711557----T:  2750981 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(26.619852)
F:  2973131----T:  3012126 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(26.330183)
F:  3234276----T:  3273441 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(26.444969)
F:  3495591----T:  3534388 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.196489)
F:  3756538----T:  3795989 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(26.638083)
F:  4018139----T:  4057078 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(26.292370)
F:  4279228----T:  4318715 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(26.662390)
F:  4540865----T:  4579688 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(26.214045)
F:  4801838----T:  4840927 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(26.393654)
F:  5063077----T:  5102039 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(26.307899)
F:  5324189----T:  5363549 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(26.576637)
F:  5585699----T:  5624393 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(26.126942)
F:  5846543----T:  5885697 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(26.437542)
F:  6107847----T:  6146789 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(26.294395)
F:  6368939----T:  6408222 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(26.524645)
F:  6630372----T:  6669168 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(26.195814)
F:  6891318----T:  6930425 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(26.405807)
F:  7152575----T:  7191482 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(26.270763)
F:  7413632----T:  7452653 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.347738)
F:  7674803----T:  7713658 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(26.235651)
F:  7935808----T:  7974824 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(26.344362)
F:  8196974----T:  8235757 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(26.187037)
F:  8457907----T:  8497254 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(26.567860)
F:  8719404----T:  8758356 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(26.301147)
F:  8980506----T:  9019792 	 	 	 Kl: 32 	 Sm: 0 	 T: kernel_launch(26.526670)
F:  9241942----T:  9281069 	 	 	 Kl: 33 	 Sm: 0 	 T: kernel_launch(26.419312)
F:  9503219----T:  9542620 	 	 	 Kl: 34 	 Sm: 0 	 T: kernel_launch(26.604321)
F:  9764770----T:  9803608 	 	 	 Kl: 35 	 Sm: 0 	 T: kernel_launch(26.224173)
F: 10025758----T: 10064985 	 	 	 Kl: 36 	 Sm: 0 	 T: kernel_launch(26.486834)
F: 10287135----T: 10326018 	 	 	 Kl: 37 	 Sm: 0 	 T: kernel_launch(26.254559)
F: 10548168----T: 10587362 	 	 	 Kl: 38 	 Sm: 0 	 T: kernel_launch(26.464552)
F: 10809512----T: 10848228 	 	 	 Kl: 39 	 Sm: 0 	 T: kernel_launch(26.141796)
F: 11070378----T: 11109700 	 	 	 Kl: 40 	 Sm: 0 	 T: kernel_launch(26.550980)
F: 11109700----T: 11112305 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11109700----T: 11117940 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11120545----T: 11123150 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11120545----T: 11128785 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11131390----T: 11133995 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11131390----T: 11147085 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 11149690----T: 11152295 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11149690----T: 11180413 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 11183018----T: 11185623 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11183018----T: 11243854 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 11246459----T: 11249064 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11246459----T: 11367548 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 11370153----T: 11372758 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11370153----T: 11378393 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11380998----T: 11383603 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11380998----T: 11389238 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 11391843----T: 11394448 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11391843----T: 11407538 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 11410143----T: 11412748 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11410143----T: 11440866 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 11443471----T: 11446076 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11443471----T: 11504307 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 11506912----T: 11509517 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11506912----T: 11597873 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2223700(cycle), 1501.485474(us)
Tot_kernel_exec_time_and_fault_time: 6555625(cycle), 4426.485352(us)
Tot_memcpy_h2d_time: 693867(cycle), 468.512482(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 693867(cycle), 468.512482(us)
Tot_devicesync_time: 490778(cycle), 331.382843(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 490778(cycle), 331.382843(us)
GPGPU-Sim: *** exit detected ***
