   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_LPC177x_8x.c"
  12              		.text
  13              		.align	1
  14              		.p2align 2,,3
  15              		.global	SystemCoreClockUpdate
  16              		.syntax unified
  17              		.thumb
  18              		.thumb_func
  19              		.fpu softvfp
  21              	SystemCoreClockUpdate:
  22              		@ args = 0, pretend = 0, frame = 0
  23              		@ frame_needed = 0, uses_anonymous_args = 0
  24              		@ link register save eliminated.
  25 0000 6D4B     		ldr	r3, .L63
  26 0002 70B4     		push	{r4, r5, r6}
  27 0004 D3F80421 		ldr	r2, [r3, #260]
  28 0008 D105     		lsls	r1, r2, #23
  29 000a 42D4     		bmi	.L2
  30 000c D3F80C21 		ldr	r2, [r3, #268]
  31 0010 D207     		lsls	r2, r2, #31
  32 0012 58D4     		bmi	.L3
  33 0014 D3F80421 		ldr	r2, [r3, #260]
  34 0018 12F01F02 		ands	r2, r2, #31
  35 001c 06D0     		beq	.L8
  36              	.L61:
  37 001e D3F80431 		ldr	r3, [r3, #260]
  38 0022 664A     		ldr	r2, .L63+4
  39 0024 03F01F03 		and	r3, r3, #31
  40 0028 B2FBF3F2 		udiv	r2, r2, r3
  41              	.L8:
  42 002c 644B     		ldr	r3, .L63+8
  43 002e 6248     		ldr	r0, .L63
  44 0030 1A60     		str	r2, [r3]
  45 0032 D0F8A811 		ldr	r1, [r0, #424]
  46 0036 11F01F01 		ands	r1, r1, #31
  47 003a 06D0     		beq	.L9
  48 003c D0F8A801 		ldr	r0, [r0, #424]
  49 0040 5E49     		ldr	r1, .L63+4
  50 0042 00F01F00 		and	r0, r0, #31
  51 0046 B1FBF0F1 		udiv	r1, r1, r0
  52              	.L9:
  53 004a 5B48     		ldr	r0, .L63
  54 004c 5960     		str	r1, [r3, #4]
  55 004e D0F80011 		ldr	r1, [r0, #256]
  56 0052 01F00101 		and	r1, r1, #1
  57 0056 0131     		adds	r1, r1, #1
  58 0058 B2FBF1F2 		udiv	r2, r2, r1
  59 005c 9A60     		str	r2, [r3, #8]
  60 005e 564A     		ldr	r2, .L63
  61 0060 D2F80811 		ldr	r1, [r2, #264]
  62 0064 C805     		lsls	r0, r1, #23
  63 0066 22D4     		bmi	.L59
  64              	.L16:
  65 0068 D2F80811 		ldr	r1, [r2, #264]
  66 006c 11F40071 		ands	r1, r1, #512
  67 0070 5DD0     		beq	.L20
  68 0072 70BC     		pop	{r4, r5, r6}
  69 0074 D2F80C11 		ldr	r1, [r2, #268]
  70 0078 C907     		lsls	r1, r1, #31
  71 007a 4CBF     		ite	mi
  72 007c D2F8A810 		ldrmi	r1, [r2, #168]
  73 0080 D2F88810 		ldrpl	r1, [r2, #136]
  74 0084 4D4A     		ldr	r2, .L63+4
  75 0086 01F01F01 		and	r1, r1, #31
  76 008a 01FB0222 		mla	r2, r1, r2, r2
  77 008e DA60     		str	r2, [r3, #12]
  78 0090 7047     		bx	lr
  79              	.L2:
  80 0092 D3F88820 		ldr	r2, [r3, #136]
  81 0096 D505     		lsls	r5, r2, #23
  82 0098 1FD4     		bmi	.L60
  83              	.L10:
  84 009a 0022     		movs	r2, #0
  85 009c 484B     		ldr	r3, .L63+8
  86 009e C3E90022 		strd	r2, r2, [r3]
  87 00a2 9A60     		str	r2, [r3, #8]
  88              	.L6:
  89 00a4 444A     		ldr	r2, .L63
  90 00a6 D2F80811 		ldr	r1, [r2, #264]
  91 00aa C805     		lsls	r0, r1, #23
  92 00ac DCD5     		bpl	.L16
  93              	.L59:
  94 00ae D2F80821 		ldr	r2, [r2, #264]
  95 00b2 02F01F02 		and	r2, r2, #31
  96 00b6 042A     		cmp	r2, #4
  97 00b8 5DD0     		beq	.L18
  98 00ba 062A     		cmp	r2, #6
  99 00bc 5BD0     		beq	.L18
 100 00be 70BC     		pop	{r4, r5, r6}
 101 00c0 0022     		movs	r2, #0
 102 00c2 DA60     		str	r2, [r3, #12]
 103 00c4 7047     		bx	lr
 104              	.L3:
 105 00c6 D3F8A021 		ldr	r2, [r3, #416]
 106 00ca 5606     		lsls	r6, r2, #25
 107 00cc E5D5     		bpl	.L10
 108 00ce D3F80421 		ldr	r2, [r3, #260]
 109 00d2 12F01F02 		ands	r2, r2, #31
 110 00d6 A9D0     		beq	.L8
 111 00d8 A1E7     		b	.L61
 112              	.L60:
 113 00da D3F80C21 		ldr	r2, [r3, #268]
 114 00de 12F00102 		ands	r2, r2, #1
 115 00e2 27D1     		bne	.L11
 116 00e4 D3F88840 		ldr	r4, [r3, #136]
 117 00e8 D3F80411 		ldr	r1, [r3, #260]
 118 00ec 04F01F04 		and	r4, r4, #31
 119 00f0 D3F8A801 		ldr	r0, [r3, #424]
 120 00f4 661C     		adds	r6, r4, #1
 121 00f6 11F01F04 		ands	r4, r1, #31
 122 00fa 00F01F00 		and	r0, r0, #31
 123 00fe D3F80031 		ldr	r3, [r3, #256]
 124 0102 4BD0     		beq	.L22
 125 0104 2D4D     		ldr	r5, .L63+4
 126 0106 03F00101 		and	r1, r3, #1
 127 010a 05FB06F3 		mul	r3, r5, r6
 128 010e B3FBF4F4 		udiv	r4, r3, r4
 129 0112 0131     		adds	r1, r1, #1
 130 0114 B4FBF1F1 		udiv	r1, r4, r1
 131              	.L12:
 132 0118 294B     		ldr	r3, .L63+8
 133 011a 1C60     		str	r4, [r3]
 134 011c 20B1     		cbz	r0, .L13
 135 011e 274A     		ldr	r2, .L63+4
 136 0120 02FB06F2 		mul	r2, r2, r6
 137 0124 B2FBF0F2 		udiv	r2, r2, r0
 138              	.L13:
 139 0128 C3E90121 		strd	r2, r1, [r3, #4]
 140 012c BAE7     		b	.L6
 141              	.L20:
 142 012e D960     		str	r1, [r3, #12]
 143 0130 70BC     		pop	{r4, r5, r6}
 144 0132 7047     		bx	lr
 145              	.L11:
 146 0134 D3F8A021 		ldr	r2, [r3, #416]
 147 0138 5406     		lsls	r4, r2, #25
 148 013a AED5     		bpl	.L10
 149 013c D3F88800 		ldr	r0, [r3, #136]
 150 0140 D3F80421 		ldr	r2, [r3, #260]
 151 0144 D3F8A811 		ldr	r1, [r3, #424]
 152 0148 00F01F00 		and	r0, r0, #31
 153 014c 12F01F02 		ands	r2, r2, #31
 154 0150 00F10100 		add	r0, r0, #1
 155 0154 01F01F01 		and	r1, r1, #31
 156 0158 D3F80031 		ldr	r3, [r3, #256]
 157 015c 21D1     		bne	.L62
 158 015e 1446     		mov	r4, r2
 159              	.L14:
 160 0160 174B     		ldr	r3, .L63+8
 161 0162 1C60     		str	r4, [r3]
 162 0164 21B1     		cbz	r1, .L15
 163 0166 154C     		ldr	r4, .L63+4
 164 0168 04FB00F0 		mul	r0, r4, r0
 165 016c B0FBF1F1 		udiv	r1, r0, r1
 166              	.L15:
 167 0170 C3E90112 		strd	r1, r2, [r3, #4]
 168 0174 96E7     		b	.L6
 169              	.L18:
 170 0176 1049     		ldr	r1, .L63
 171 0178 104A     		ldr	r2, .L63+4
 172 017a D1F88840 		ldr	r4, [r1, #136]
 173 017e D1F80801 		ldr	r0, [r1, #264]
 174 0182 04F01F04 		and	r4, r4, #31
 175 0186 04FB0222 		mla	r2, r4, r2, r2
 176 018a 70BC     		pop	{r4, r5, r6}
 177 018c 00F01F00 		and	r0, r0, #31
 178 0190 B2FBF0F2 		udiv	r2, r2, r0
 179 0194 D1F80C11 		ldr	r1, [r1, #268]
 180 0198 DA60     		str	r2, [r3, #12]
 181 019a 7047     		bx	lr
 182              	.L22:
 183 019c 1146     		mov	r1, r2
 184 019e 1446     		mov	r4, r2
 185 01a0 BAE7     		b	.L12
 186              	.L62:
 187 01a2 064C     		ldr	r4, .L63+4
 188 01a4 03F00103 		and	r3, r3, #1
 189 01a8 04FB00F4 		mul	r4, r4, r0
 190 01ac B4FBF2F4 		udiv	r4, r4, r2
 191 01b0 5A1C     		adds	r2, r3, #1
 192 01b2 B4FBF2F2 		udiv	r2, r4, r2
 193 01b6 D3E7     		b	.L14
 194              	.L64:
 195              		.align	2
 196              	.L63:
 197 01b8 00C00F40 		.word	1074774016
 198 01bc 001BB700 		.word	12000000
 199 01c0 00000000 		.word	.LANCHOR0
 201              		.align	1
 202              		.p2align 2,,3
 203              		.global	SystemInit
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 207              		.fpu softvfp
 209              	SystemInit:
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		@ link register save eliminated.
 213 01c4 1E4B     		ldr	r3, .L73
 214 01c6 2121     		movs	r1, #33
 215 01c8 1A46     		mov	r2, r3
 216 01ca 30B4     		push	{r4, r5}
 217 01cc C3F8A011 		str	r1, [r3, #416]
 218              	.L66:
 219 01d0 D2F8A031 		ldr	r3, [r2, #416]
 220 01d4 5906     		lsls	r1, r3, #25
 221 01d6 FBD5     		bpl	.L66
 222 01d8 0121     		movs	r1, #1
 223 01da 0925     		movs	r5, #9
 224 01dc AA24     		movs	r4, #170
 225 01de 5520     		movs	r0, #85
 226 01e0 174B     		ldr	r3, .L73
 227 01e2 C2F80C11 		str	r1, [r2, #268]
 228 01e6 C2F88450 		str	r5, [r2, #132]
 229 01ea C2F88010 		str	r1, [r2, #128]
 230 01ee C2F88C40 		str	r4, [r2, #140]
 231 01f2 C2F88C00 		str	r0, [r2, #140]
 232              	.L67:
 233 01f6 D3F88820 		ldr	r2, [r3, #136]
 234 01fa 5205     		lsls	r2, r2, #21
 235 01fc FBD5     		bpl	.L67
 236 01fe 0121     		movs	r1, #1
 237 0200 0022     		movs	r2, #0
 238 0202 40F20115 		movw	r5, #257
 239 0206 40F20120 		movw	r0, #513
 240 020a 45F23A04 		movw	r4, #20538
 241 020e C3F80451 		str	r5, [r3, #260]
 242 0212 C3F80801 		str	r0, [r3, #264]
 243 0216 C3F80011 		str	r1, [r3, #256]
 244 021a C3F8A811 		str	r1, [r3, #424]
 245 021e C3F8C420 		str	r2, [r3, #196]
 246 0222 C3F8C821 		str	r2, [r3, #456]
 247 0226 D3F8B011 		ldr	r1, [r3, #432]
 248 022a 0648     		ldr	r0, .L73+4
 249 022c 41F00301 		orr	r1, r1, #3
 250 0230 C3F8B011 		str	r1, [r3, #432]
 251 0234 1C60     		str	r4, [r3]
 252 0236 8260     		str	r2, [r0, #8]
 253 0238 30BC     		pop	{r4, r5}
 254 023a FFF7FEBF 		b	SystemCoreClockUpdate
 255              	.L74:
 256 023e 00BF     		.align	2
 257              	.L73:
 258 0240 00C00F40 		.word	1074774016
 259 0244 00ED00E0 		.word	-536810240
 261              		.global	USBClock
 262              		.global	EMCClock
 263              		.global	PeripheralClock
 264              		.global	SystemCoreClock
 265              		.data
 266              		.align	2
 267              		.set	.LANCHOR0,. + 0
 270              	SystemCoreClock:
 271 0000 000E2707 		.word	120000000
 274              	PeripheralClock:
 275 0004 000E2707 		.word	120000000
 278              	EMCClock:
 279 0008 00879303 		.word	60000000
 282              	USBClock:
 283 000c 006CDC02 		.word	48000000
 284              		.ident	"GCC: (GNU Tools for Arm Embedded Processors 7-2018-q3-update) 7.3.1 20180622 (release) [AR
DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_LPC177x_8x.c
     /tmp/ccxAZqE8.s:13     .text:0000000000000000 $t
     /tmp/ccxAZqE8.s:21     .text:0000000000000000 SystemCoreClockUpdate
     /tmp/ccxAZqE8.s:197    .text:00000000000001b8 $d
     /tmp/ccxAZqE8.s:201    .text:00000000000001c4 $t
     /tmp/ccxAZqE8.s:209    .text:00000000000001c4 SystemInit
     /tmp/ccxAZqE8.s:258    .text:0000000000000240 $d
     /tmp/ccxAZqE8.s:282    .data:000000000000000c USBClock
     /tmp/ccxAZqE8.s:278    .data:0000000000000008 EMCClock
     /tmp/ccxAZqE8.s:274    .data:0000000000000004 PeripheralClock
     /tmp/ccxAZqE8.s:270    .data:0000000000000000 SystemCoreClock
     /tmp/ccxAZqE8.s:266    .data:0000000000000000 $d

NO UNDEFINED SYMBOLS
