
                               Synplify Pro (R) 

               Version T-2022.09M-SP2-1 for win64 - Jun 27, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
Hostname:    ASTR-ETS-001
Date:        Fri Mar  8 10:29:36 2024
Version:     T-2022.09M-SP2-1

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Ux2FPGA_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel from server ASTR-ETS-001 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

use_module_idb is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "C:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA.srr"
Running: synthesis in foreground

Running Ux2FPGA_syn|synthesis

Running Flow: compile (Compile) on Ux2FPGA_syn|synthesis
# Fri Mar  8 10:29:36 2024

Running Flow: compile_flow (Compile Process) on Ux2FPGA_syn|synthesis
# Fri Mar  8 10:29:36 2024

Running: compiler (Compile Input) on Ux2FPGA_syn|synthesis
# Fri Mar  8 10:29:36 2024
Copied C:\MicroSemiProj\DMCI_Ux2\synthesis\synwork\Ux2FPGA_comp.srs to C:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA.srs

compiler completed
# Fri Mar  8 10:29:50 2024

Return Code: 0
Run Time:00h:00m:13s

Running: multi_srs_gen (Multi-srs Generator) on Ux2FPGA_syn|synthesis
# Fri Mar  8 10:29:50 2024

multi_srs_gen completed
# Fri Mar  8 10:29:51 2024

Return Code: 0
Run Time:00h:00m:01s
Copied C:\MicroSemiProj\DMCI_Ux2\synthesis\synwork\Ux2FPGA_mult.srs to C:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA.srs
Complete: Compile Process on Ux2FPGA_syn|synthesis

Running: premap (Premap) on Ux2FPGA_syn|synthesis
# Fri Mar  8 10:29:51 2024

premap completed with warnings
# Fri Mar  8 10:29:53 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on Ux2FPGA_syn|synthesis

Running Flow: map (Map) on Ux2FPGA_syn|synthesis
# Fri Mar  8 10:29:53 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Ux2FPGA_syn|synthesis
# Fri Mar  8 10:29:53 2024
Copied C:\MicroSemiProj\DMCI_Ux2\synthesis\synwork\Ux2FPGA_m.srm to C:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:30:00 2024

Return Code: 1
Run Time:00h:00m:07s
Complete: Map on Ux2FPGA_syn|synthesis
Complete: Logic Synthesis on Ux2FPGA_syn|synthesis
TCL script complete: "Ux2FPGA_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
