# Vivado ä»¿çœŸæ“ä½œæŒ‡å— - è¯¦ç»†æ­¥éª¤

## ğŸ“Œ æ ¸å¿ƒè¦ç‚¹

**ä»¿çœŸ Top æ¨¡å—**: ä½¿ç”¨ **Testbench**ï¼ˆä»¥ `tb_` å¼€å¤´çš„æ–‡ä»¶ï¼‰  
**ç»¼åˆ Top æ¨¡å—**: ä½¿ç”¨å®é™…çš„ RTL è®¾è®¡æ¨¡å—

---

## ğŸ¯ æ¨èæ–¹æ¡ˆï¼šä½¿ç”¨ Vivado GUI è¿è¡Œä»¿çœŸ

### æ­¥éª¤ 1: å¯åŠ¨ Vivado

```cmd
D:\Xilinx\Vivado\2021.2\bin\vivado.bat
```

æˆ–è€…åœ¨å¼€å§‹èœå•æœç´¢ "Vivado"

---

### æ­¥éª¤ 2: åœ¨ TCL Console ä¸­è¿è¡Œä»¿çœŸ

Vivado æ‰“å¼€åï¼Œåœ¨åº•éƒ¨çš„ **Tcl Console** çª—å£ä¸­è¾“å…¥ï¼š

```tcl
# åˆ‡æ¢åˆ°é¡¹ç›®ç›®å½•
cd D:/FPGAhanjia/Hetero_SoC_2026

# æ–¹æ³•ä¸€ï¼šè¿è¡Œ Day 14 å®Œæ•´ç³»ç»Ÿæµ‹è¯•ï¼ˆæ¨èä»è¿™ä¸ªå¼€å§‹ï¼‰
source sim/scripts/run_day14_sim.tcl
```

**è¿™ä¸ªè„šæœ¬ä¼šè‡ªåŠ¨**ï¼š
1. ç¼–è¯‘æ‰€æœ‰ RTL æ–‡ä»¶
2. ç¼–è¯‘ testbench `tb_day14_full_integration.sv`
3. è®¾ç½® `tb_day14_full_integration` ä¸º Top æ¨¡å—
4. è¿è¡Œä»¿çœŸ
5. ç”Ÿæˆæ³¢å½¢æ–‡ä»¶

---

### æ­¥éª¤ 3: æŸ¥çœ‹ä»¿çœŸç»“æœ

ä»¿çœŸå®Œæˆåï¼Œæ£€æŸ¥ Tcl Console çš„è¾“å‡ºï¼š

âœ… **æˆåŠŸæ ‡å¿—**:
```
âœ… RTL compilation completed
âœ… Elaboration completed
âœ… Simulation completed
```

âŒ **å¤±è´¥æ ‡å¿—**:
```
ERROR: Compilation failed!
ERROR: Elaboration failed!
```

---

## ğŸ“‹ æ‰€æœ‰å¯ç”¨çš„æµ‹è¯•

| æµ‹è¯•ç¼–å· | Testbench æ–‡ä»¶ | æµ‹è¯•å†…å®¹ | è„šæœ¬è·¯å¾„ |
|---------|---------------|---------|----------|
| Day 14 | `tb_day14_full_integration.sv` | å®Œæ•´ç³»ç»Ÿé›†æˆæµ‹è¯• | `sim/scripts/run_day14_sim.tcl` |
| Day 15 | `tb_day15_hsm.sv` | ç¡¬ä»¶å®‰å…¨æ¨¡å—æµ‹è¯• | `sim/scripts/run_day15_sim.tcl` |
| Day 16 | `tb_day16_acl.sv` | ACL é˜²ç«å¢™æµ‹è¯• | `sim/scripts/run_day16_sim.tcl` |
| Day 17 | `tb_day17_fastpath.sv` | é›¶æ‹·è´å¿«é€Ÿé€šé“æµ‹è¯• | `sim/scripts/run_day17_sim.tcl` |

---

## ğŸ”§ æ–¹æ¡ˆäºŒï¼šæ‰‹åŠ¨åˆ›å»º Vivado ä»¿çœŸé¡¹ç›®ï¼ˆå¦‚æœ TCL è„šæœ¬å¤±è´¥ï¼‰

### 1. åˆ›å»ºæ–°é¡¹ç›®

1. æ‰“å¼€ Vivado
2. **File â†’ Project â†’ New...**
3. é¡¹ç›®åç§°: `Hetero_SoC_Sim`
4. é¡¹ç›®ä½ç½®: `D:\FPGAhanjia\Hetero_SoC_2026\sim`
5. é¡¹ç›®ç±»å‹: **RTL Project**
6. âœ… å‹¾é€‰ **Do not specify sources at this time**
7. é€‰æ‹©å¼€å‘æ¿æˆ–å™¨ä»¶ï¼ˆä¾‹å¦‚ï¼šZynq-7020ï¼‰
8. **Finish**

---

### 2. æ·»åŠ æºæ–‡ä»¶

#### a) æ·»åŠ  RTL è®¾è®¡æ–‡ä»¶

1. **Flow Navigator â†’ PROJECT MANAGER â†’ Add Sources**
2. é€‰æ‹© **Add or create design sources**
3. **Add Directories**
4. æ·»åŠ ä»¥ä¸‹ç›®å½•ï¼š
   ```
   D:\FPGAhanjia\Hetero_SoC_2026\rtl\inc
   D:\FPGAhanjia\Hetero_SoC_2026\rtl\core
   D:\FPGAhanjia\Hetero_SoC_2026\rtl\core\crypto
   D:\FPGAhanjia\Hetero_SoC_2026\rtl\core\parser
   D:\FPGAhanjia\Hetero_SoC_2026\rtl\core\tx
   D:\FPGAhanjia\Hetero_SoC_2026\rtl\core\dma
   D:\FPGAhanjia\Hetero_SoC_2026\rtl\core\pbm
   D:\FPGAhanjia\Hetero_SoC_2026\rtl\flow
   D:\FPGAhanjia\Hetero_SoC_2026\rtl\top
   ```
5. âœ… å‹¾é€‰ **Scan and add RTL include files**
6. âœ… å‹¾é€‰ **Copy sources into project**ï¼ˆå¯é€‰ï¼‰
7. **Finish**

#### b) æ·»åŠ ä»¿çœŸæ–‡ä»¶

1. **Flow Navigator â†’ PROJECT MANAGER â†’ Add Sources**
2. é€‰æ‹© **Add or create simulation sources**
3. **Add Files**
4. é€‰æ‹©ä»¿çœŸæ–‡ä»¶ï¼ˆä»è¿™ä¸€ä¸ªå¼€å§‹ï¼‰ï¼š
   ```
   D:\FPGAhanjia\Hetero_SoC_2026\tb\tb_day14_full_integration.sv
   ```
5. **Finish**

---

### 3. è®¾ç½®ä»¿çœŸ Top æ¨¡å—

1. åœ¨ **Sources** çª—å£ä¸­
2. æ‰¾åˆ° **Simulation Sources â†’ sim_1**
3. å³é”®ç‚¹å‡» `tb_day14_full_integration`
4. é€‰æ‹© **Set as Top**

---

### 4. è¿è¡Œä»¿çœŸ

1. **Flow Navigator â†’ SIMULATION â†’ Run Simulation**
2. é€‰æ‹© **Run Behavioral Simulation**
3. ç­‰å¾…ç¼–è¯‘å’Œä»¿çœŸå¯åŠ¨

---

### 5. æŸ¥çœ‹æ³¢å½¢

ä»¿çœŸå¯åŠ¨åä¼šè‡ªåŠ¨æ‰“å¼€æ³¢å½¢çª—å£ã€‚

**æ·»åŠ å…³é”®ä¿¡å·åˆ°æ³¢å½¢**ï¼š
1. åœ¨ **Scope** çª—å£ä¸­å±•å¼€ `tb_day14_full_integration`
2. é€‰æ‹©æ„Ÿå…´è¶£çš„ä¿¡å·
3. å³é”® â†’ **Add to Wave Window**
4. ç‚¹å‡»å·¥å…·æ çš„ **Run All** æˆ– **Run for 10us**

---

## ğŸ› å¸¸è§é—®é¢˜æ’æŸ¥

### é—®é¢˜ 1: "ERROR: File not found"
**è§£å†³**: æ£€æŸ¥æ–‡ä»¶è·¯å¾„ï¼Œç¡®ä¿ä½¿ç”¨æ­£æ–œæ  `/` è€Œä¸æ˜¯åæ–œæ  `\`

### é—®é¢˜ 2: "Top module not set"
**è§£å†³**: 
- ä»¿çœŸæ—¶å¿…é¡»è®¾ç½® testbench ä¸º top
- å³é”® testbench æ–‡ä»¶ â†’ Set as Top

### é—®é¢˜ 3: "Compilation failed"
**è§£å†³**: 
1. æŸ¥çœ‹ **Messages** çª—å£çš„é”™è¯¯ä¿¡æ¯
2. ç¡®è®¤æ‰€æœ‰ä¾èµ–æ–‡ä»¶éƒ½å·²æ·»åŠ 
3. ç¡®è®¤ `pkg_axi_stream.sv` åœ¨æœ€å…ˆç¼–è¯‘ï¼ˆpackage æ–‡ä»¶ï¼‰

### é—®é¢˜ 4: ä»¿çœŸå¡ä½ä¸åŠ¨
**è§£å†³**:
- æ£€æŸ¥ testbench æ˜¯å¦æœ‰ `$finish;` è¯­å¥
- è®¾ç½®ä»¿çœŸæ—¶é—´é™åˆ¶ï¼š**Simulation Settings â†’ xsim.simulate.runtime = 10us**

---

## âœ… éªŒè¯ä»¿çœŸæˆåŠŸçš„æ ‡å¿—

### Day 14 æµ‹è¯•åº”è¯¥çœ‹åˆ°ï¼š
```verilog
[INFO] Starting Day 14 Full Integration Test
[INFO] DMA Write Transaction Started
[INFO] Crypto Engine Processing
[INFO] TX Stack Checksum Calculated
[PASS] Payload Encrypted Correctly
[PASS] Checksum Valid
[PASS] No Malformed Packets
```

### æ³¢å½¢æ£€æŸ¥è¦ç‚¹ï¼š
- âœ… AXI æ¡æ‰‹ä¿¡å·æ­£å¸¸ï¼ˆvalid & readyï¼‰
- âœ… æ•°æ®æµæŒ‰é¢„æœŸä¼ è¾“
- âœ… çŠ¶æ€æœºè½¬æ¢æ­£ç¡®
- âœ… åŠ å¯†å‰åæ•°æ®å‘ç”Ÿå˜åŒ–

---

## ğŸ“ ä»¿çœŸè¾“å‡ºæ–‡ä»¶

ä»¿çœŸè¿è¡Œåä¼šç”Ÿæˆï¼š
- `xsim.dir/` - ç¼–è¯‘è¾“å‡º
- `*.wdb` - æ³¢å½¢æ•°æ®åº“æ–‡ä»¶
- `*.log` - ä»¿çœŸæ—¥å¿—
- `*.vcd` - VCD æ³¢å½¢æ–‡ä»¶ï¼ˆå¦‚æœ testbench ä¸­å¯ç”¨ï¼‰

---

## ğŸš€ å¿«é€Ÿå¼€å§‹å‘½ä»¤

**æœ€ç®€å•çš„æ–¹å¼ï¼ˆæ¨èï¼‰**ï¼š

```cmd
# 1. æ‰“å¼€å‘½ä»¤æç¤ºç¬¦
cd D:\FPGAhanjia\Hetero_SoC_2026

# 2. å¯åŠ¨ Vivado
D:\Xilinx\Vivado\2021.2\bin\vivado.bat

# 3. åœ¨ Vivado çš„ Tcl Console è¾“å…¥ï¼š
cd D:/FPGAhanjia/Hetero_SoC_2026
source sim/scripts/run_day14_sim.tcl
```

---

**ç¥ä»¿çœŸæˆåŠŸï¼** ğŸ‰

æœ‰ä»»ä½•é—®é¢˜è¯·å‘Šè¯‰æˆ‘ã€‚
