
RTOSDemo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000029a4  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000438  20070000  000829a4  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000194  20070438  00082ddc  00010438  2**2
                  ALLOC
  3 .stack        00002004  200705cc  00082f70  00010438  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010438  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010461  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000aa42  00000000  00000000  000104bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001f39  00000000  00000000  0001aefe  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005060  00000000  00000000  0001ce37  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000df8  00000000  00000000  00021e97  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000ca8  00000000  00000000  00022c8f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00018a9d  00000000  00000000  00023937  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000fbce  00000000  00000000  0003c3d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00066442  00000000  00000000  0004bfa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002d84  00000000  00000000  000b23e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	200725d0 	.word	0x200725d0
   80004:	0008129d 	.word	0x0008129d
   80008:	00081295 	.word	0x00081295
   8000c:	00081295 	.word	0x00081295
   80010:	00081295 	.word	0x00081295
   80014:	00081295 	.word	0x00081295
   80018:	00081295 	.word	0x00081295
	...
   8002c:	00081601 	.word	0x00081601
   80030:	00081295 	.word	0x00081295
   80034:	00000000 	.word	0x00000000
   80038:	000816bd 	.word	0x000816bd
   8003c:	00081701 	.word	0x00081701
   80040:	00081295 	.word	0x00081295
   80044:	00081295 	.word	0x00081295
   80048:	00081295 	.word	0x00081295
   8004c:	00082545 	.word	0x00082545
   80050:	00082305 	.word	0x00082305
   80054:	00081295 	.word	0x00081295
   80058:	00081295 	.word	0x00081295
   8005c:	00081295 	.word	0x00081295
   80060:	00081295 	.word	0x00081295
   80064:	00081295 	.word	0x00081295
   80068:	00000000 	.word	0x00000000
   8006c:	00080dad 	.word	0x00080dad
   80070:	00080dc5 	.word	0x00080dc5
   80074:	00080ddd 	.word	0x00080ddd
   80078:	00080df5 	.word	0x00080df5
	...
   80084:	000825ed 	.word	0x000825ed
   80088:	00081295 	.word	0x00081295
   8008c:	00081295 	.word	0x00081295
   80090:	00081295 	.word	0x00081295
   80094:	00081295 	.word	0x00081295
   80098:	00081295 	.word	0x00081295
   8009c:	00081295 	.word	0x00081295
   800a0:	00081295 	.word	0x00081295
   800a4:	00000000 	.word	0x00000000
   800a8:	00081295 	.word	0x00081295
   800ac:	00081295 	.word	0x00081295
   800b0:	00081295 	.word	0x00081295
   800b4:	00081295 	.word	0x00081295
   800b8:	00081295 	.word	0x00081295
   800bc:	00081295 	.word	0x00081295
   800c0:	00081295 	.word	0x00081295
   800c4:	00081295 	.word	0x00081295
   800c8:	00081295 	.word	0x00081295
   800cc:	00081295 	.word	0x00081295
   800d0:	00081295 	.word	0x00081295
   800d4:	00081295 	.word	0x00081295
   800d8:	00081295 	.word	0x00081295
   800dc:	00081295 	.word	0x00081295
   800e0:	00081295 	.word	0x00081295
   800e4:	00081295 	.word	0x00081295
   800e8:	00081295 	.word	0x00081295
   800ec:	00081fad 	.word	0x00081fad
   800f0:	00081f21 	.word	0x00081f21

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070438 	.word	0x20070438
   80110:	00000000 	.word	0x00000000
   80114:	000829a4 	.word	0x000829a4

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	000829a4 	.word	0x000829a4
   8013c:	2007043c 	.word	0x2007043c
   80140:	000829a4 	.word	0x000829a4
   80144:	00000000 	.word	0x00000000

00080148 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ			BOARD_FREQ_MAINCK_XTAL			//!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ		BOARD_FREQ_MAINCK_BYPASS		//!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
   80148:	b580      	push	{r7, lr}
   8014a:	b082      	sub	sp, #8
   8014c:	af00      	add	r7, sp, #0
   8014e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80150:	687b      	ldr	r3, [r7, #4]
   80152:	2b07      	cmp	r3, #7
   80154:	d82e      	bhi.n	801b4 <osc_enable+0x6c>
   80156:	a201      	add	r2, pc, #4	; (adr r2, 8015c <osc_enable+0x14>)
   80158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8015c:	000801b5 	.word	0x000801b5
   80160:	0008017d 	.word	0x0008017d
   80164:	00080185 	.word	0x00080185
   80168:	0008018d 	.word	0x0008018d
   8016c:	00080195 	.word	0x00080195
   80170:	0008019d 	.word	0x0008019d
   80174:	000801a5 	.word	0x000801a5
   80178:	000801ad 	.word	0x000801ad
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   8017c:	2000      	movs	r0, #0
   8017e:	4b0f      	ldr	r3, [pc, #60]	; (801bc <osc_enable+0x74>)
   80180:	4798      	blx	r3
		break;
   80182:	e017      	b.n	801b4 <osc_enable+0x6c>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   80184:	2001      	movs	r0, #1
   80186:	4b0d      	ldr	r3, [pc, #52]	; (801bc <osc_enable+0x74>)
   80188:	4798      	blx	r3
		break;
   8018a:	e013      	b.n	801b4 <osc_enable+0x6c>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   8018c:	2000      	movs	r0, #0
   8018e:	4b0c      	ldr	r3, [pc, #48]	; (801c0 <osc_enable+0x78>)
   80190:	4798      	blx	r3
		break;
   80192:	e00f      	b.n	801b4 <osc_enable+0x6c>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   80194:	2010      	movs	r0, #16
   80196:	4b0a      	ldr	r3, [pc, #40]	; (801c0 <osc_enable+0x78>)
   80198:	4798      	blx	r3
		break;
   8019a:	e00b      	b.n	801b4 <osc_enable+0x6c>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   8019c:	2020      	movs	r0, #32
   8019e:	4b08      	ldr	r3, [pc, #32]	; (801c0 <osc_enable+0x78>)
   801a0:	4798      	blx	r3
		break;
   801a2:	e007      	b.n	801b4 <osc_enable+0x6c>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL);
   801a4:	2000      	movs	r0, #0
   801a6:	4b07      	ldr	r3, [pc, #28]	; (801c4 <osc_enable+0x7c>)
   801a8:	4798      	blx	r3
		break;
   801aa:	e003      	b.n	801b4 <osc_enable+0x6c>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS);
   801ac:	2001      	movs	r0, #1
   801ae:	4b05      	ldr	r3, [pc, #20]	; (801c4 <osc_enable+0x7c>)
   801b0:	4798      	blx	r3
		break;
   801b2:	bf00      	nop
	}
}
   801b4:	3708      	adds	r7, #8
   801b6:	46bd      	mov	sp, r7
   801b8:	bd80      	pop	{r7, pc}
   801ba:	bf00      	nop
   801bc:	00080e91 	.word	0x00080e91
   801c0:	00080f01 	.word	0x00080f01
   801c4:	00080fa1 	.word	0x00080fa1

000801c8 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
   801c8:	b580      	push	{r7, lr}
   801ca:	b082      	sub	sp, #8
   801cc:	af00      	add	r7, sp, #0
   801ce:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   801d0:	687b      	ldr	r3, [r7, #4]
   801d2:	2b07      	cmp	r3, #7
   801d4:	d826      	bhi.n	80224 <osc_is_ready+0x5c>
   801d6:	a201      	add	r2, pc, #4	; (adr r2, 801dc <osc_is_ready+0x14>)
   801d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   801dc:	000801fd 	.word	0x000801fd
   801e0:	00080201 	.word	0x00080201
   801e4:	00080201 	.word	0x00080201
   801e8:	00080213 	.word	0x00080213
   801ec:	00080213 	.word	0x00080213
   801f0:	00080213 	.word	0x00080213
   801f4:	00080213 	.word	0x00080213
   801f8:	00080213 	.word	0x00080213
	case OSC_SLCK_32K_RC:
		return 1;
   801fc:	2301      	movs	r3, #1
   801fe:	e012      	b.n	80226 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
   80200:	4b0b      	ldr	r3, [pc, #44]	; (80230 <osc_is_ready+0x68>)
   80202:	4798      	blx	r3
   80204:	4603      	mov	r3, r0
   80206:	2b00      	cmp	r3, #0
   80208:	bf0c      	ite	eq
   8020a:	2300      	moveq	r3, #0
   8020c:	2301      	movne	r3, #1
   8020e:	b2db      	uxtb	r3, r3
   80210:	e009      	b.n	80226 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80212:	4b08      	ldr	r3, [pc, #32]	; (80234 <osc_is_ready+0x6c>)
   80214:	4798      	blx	r3
   80216:	4603      	mov	r3, r0
   80218:	2b00      	cmp	r3, #0
   8021a:	bf0c      	ite	eq
   8021c:	2300      	moveq	r3, #0
   8021e:	2301      	movne	r3, #1
   80220:	b2db      	uxtb	r3, r3
   80222:	e000      	b.n	80226 <osc_is_ready+0x5e>
	}

	return 0;
   80224:	2300      	movs	r3, #0
}
   80226:	4618      	mov	r0, r3
   80228:	3708      	adds	r7, #8
   8022a:	46bd      	mov	sp, r7
   8022c:	bd80      	pop	{r7, pc}
   8022e:	bf00      	nop
   80230:	00080ecd 	.word	0x00080ecd
   80234:	0008100d 	.word	0x0008100d

00080238 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80238:	b480      	push	{r7}
   8023a:	b083      	sub	sp, #12
   8023c:	af00      	add	r7, sp, #0
   8023e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80240:	687b      	ldr	r3, [r7, #4]
   80242:	2b07      	cmp	r3, #7
   80244:	d825      	bhi.n	80292 <osc_get_rate+0x5a>
   80246:	a201      	add	r2, pc, #4	; (adr r2, 8024c <osc_get_rate+0x14>)
   80248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8024c:	0008026d 	.word	0x0008026d
   80250:	00080273 	.word	0x00080273
   80254:	00080279 	.word	0x00080279
   80258:	0008027f 	.word	0x0008027f
   8025c:	00080283 	.word	0x00080283
   80260:	00080287 	.word	0x00080287
   80264:	0008028b 	.word	0x0008028b
   80268:	0008028f 	.word	0x0008028f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   8026c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80270:	e010      	b.n	80294 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   80272:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80276:	e00d      	b.n	80294 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   80278:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8027c:	e00a      	b.n	80294 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   8027e:	4b08      	ldr	r3, [pc, #32]	; (802a0 <osc_get_rate+0x68>)
   80280:	e008      	b.n	80294 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   80282:	4b08      	ldr	r3, [pc, #32]	; (802a4 <osc_get_rate+0x6c>)
   80284:	e006      	b.n	80294 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   80286:	4b08      	ldr	r3, [pc, #32]	; (802a8 <osc_get_rate+0x70>)
   80288:	e004      	b.n	80294 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   8028a:	4b07      	ldr	r3, [pc, #28]	; (802a8 <osc_get_rate+0x70>)
   8028c:	e002      	b.n	80294 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   8028e:	4b06      	ldr	r3, [pc, #24]	; (802a8 <osc_get_rate+0x70>)
   80290:	e000      	b.n	80294 <osc_get_rate+0x5c>
#endif
	}

	return 0;
   80292:	2300      	movs	r3, #0
}
   80294:	4618      	mov	r0, r3
   80296:	370c      	adds	r7, #12
   80298:	46bd      	mov	sp, r7
   8029a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8029e:	4770      	bx	lr
   802a0:	003d0900 	.word	0x003d0900
   802a4:	007a1200 	.word	0x007a1200
   802a8:	00b71b00 	.word	0x00b71b00

000802ac <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   802ac:	b580      	push	{r7, lr}
   802ae:	b082      	sub	sp, #8
   802b0:	af00      	add	r7, sp, #0
   802b2:	4603      	mov	r3, r0
   802b4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   802b6:	bf00      	nop
   802b8:	79fb      	ldrb	r3, [r7, #7]
   802ba:	4618      	mov	r0, r3
   802bc:	4b05      	ldr	r3, [pc, #20]	; (802d4 <osc_wait_ready+0x28>)
   802be:	4798      	blx	r3
   802c0:	4603      	mov	r3, r0
   802c2:	f083 0301 	eor.w	r3, r3, #1
   802c6:	b2db      	uxtb	r3, r3
   802c8:	2b00      	cmp	r3, #0
   802ca:	d1f5      	bne.n	802b8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   802cc:	3708      	adds	r7, #8
   802ce:	46bd      	mov	sp, r7
   802d0:	bd80      	pop	{r7, pc}
   802d2:	bf00      	nop
   802d4:	000801c9 	.word	0x000801c9

000802d8 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   802d8:	b580      	push	{r7, lr}
   802da:	b086      	sub	sp, #24
   802dc:	af00      	add	r7, sp, #0
   802de:	60f8      	str	r0, [r7, #12]
   802e0:	607a      	str	r2, [r7, #4]
   802e2:	603b      	str	r3, [r7, #0]
   802e4:	460b      	mov	r3, r1
   802e6:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   802e8:	687b      	ldr	r3, [r7, #4]
   802ea:	2b00      	cmp	r3, #0
   802ec:	d107      	bne.n	802fe <pll_config_init+0x26>
   802ee:	683b      	ldr	r3, [r7, #0]
   802f0:	2b00      	cmp	r3, #0
   802f2:	d104      	bne.n	802fe <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   802f4:	68fb      	ldr	r3, [r7, #12]
   802f6:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   802fa:	601a      	str	r2, [r3, #0]
   802fc:	e019      	b.n	80332 <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   802fe:	7afb      	ldrb	r3, [r7, #11]
   80300:	4618      	mov	r0, r3
   80302:	4b0d      	ldr	r3, [pc, #52]	; (80338 <pll_config_init+0x60>)
   80304:	4798      	blx	r3
   80306:	4602      	mov	r2, r0
   80308:	687b      	ldr	r3, [r7, #4]
   8030a:	fbb2 f3f3 	udiv	r3, r2, r3
   8030e:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);
		
		vco_hz *= ul_mul;
   80310:	697b      	ldr	r3, [r7, #20]
   80312:	683a      	ldr	r2, [r7, #0]
   80314:	fb02 f303 	mul.w	r3, r2, r3
   80318:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);
	
		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   8031a:	683b      	ldr	r3, [r7, #0]
   8031c:	3b01      	subs	r3, #1
   8031e:	041a      	lsls	r2, r3, #16
   80320:	4b06      	ldr	r3, [pc, #24]	; (8033c <pll_config_init+0x64>)
   80322:	4013      	ands	r3, r2
   80324:	687a      	ldr	r2, [r7, #4]
   80326:	b2d2      	uxtb	r2, r2
   80328:	4313      	orrs	r3, r2
   8032a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   8032e:	68fb      	ldr	r3, [r7, #12]
   80330:	601a      	str	r2, [r3, #0]
	}
}
   80332:	3718      	adds	r7, #24
   80334:	46bd      	mov	sp, r7
   80336:	bd80      	pop	{r7, pc}
   80338:	00080239 	.word	0x00080239
   8033c:	07ff0000 	.word	0x07ff0000

00080340 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   80340:	b580      	push	{r7, lr}
   80342:	b082      	sub	sp, #8
   80344:	af00      	add	r7, sp, #0
   80346:	6078      	str	r0, [r7, #4]
   80348:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);
	
	if (ul_pll_id == PLLA_ID) {
   8034a:	683b      	ldr	r3, [r7, #0]
   8034c:	2b00      	cmp	r3, #0
   8034e:	d108      	bne.n	80362 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   80350:	4b08      	ldr	r3, [pc, #32]	; (80374 <pll_enable+0x34>)
   80352:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80354:	4b08      	ldr	r3, [pc, #32]	; (80378 <pll_enable+0x38>)
   80356:	687a      	ldr	r2, [r7, #4]
   80358:	6812      	ldr	r2, [r2, #0]
   8035a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   8035e:	629a      	str	r2, [r3, #40]	; 0x28
   80360:	e005      	b.n	8036e <pll_enable+0x2e>
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   80362:	4b05      	ldr	r3, [pc, #20]	; (80378 <pll_enable+0x38>)
   80364:	687a      	ldr	r2, [r7, #4]
   80366:	6812      	ldr	r2, [r2, #0]
   80368:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   8036c:	61da      	str	r2, [r3, #28]
	}
}
   8036e:	3708      	adds	r7, #8
   80370:	46bd      	mov	sp, r7
   80372:	bd80      	pop	{r7, pc}
   80374:	00081029 	.word	0x00081029
   80378:	400e0600 	.word	0x400e0600

0008037c <pll_is_locked>:
	else
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   8037c:	b580      	push	{r7, lr}
   8037e:	b082      	sub	sp, #8
   80380:	af00      	add	r7, sp, #0
   80382:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);
	
	if (ul_pll_id == PLLA_ID)
   80384:	687b      	ldr	r3, [r7, #4]
   80386:	2b00      	cmp	r3, #0
   80388:	d103      	bne.n	80392 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   8038a:	4b05      	ldr	r3, [pc, #20]	; (803a0 <pll_is_locked+0x24>)
   8038c:	4798      	blx	r3
   8038e:	4603      	mov	r3, r0
   80390:	e002      	b.n	80398 <pll_is_locked+0x1c>
	else
		return pmc_is_locked_upll();
   80392:	4b04      	ldr	r3, [pc, #16]	; (803a4 <pll_is_locked+0x28>)
   80394:	4798      	blx	r3
   80396:	4603      	mov	r3, r0
}
   80398:	4618      	mov	r0, r3
   8039a:	3708      	adds	r7, #8
   8039c:	46bd      	mov	sp, r7
   8039e:	bd80      	pop	{r7, pc}
   803a0:	00081041 	.word	0x00081041
   803a4:	0008105d 	.word	0x0008105d

000803a8 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   803a8:	b580      	push	{r7, lr}
   803aa:	b082      	sub	sp, #8
   803ac:	af00      	add	r7, sp, #0
   803ae:	4603      	mov	r3, r0
   803b0:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   803b2:	79fb      	ldrb	r3, [r7, #7]
   803b4:	3b03      	subs	r3, #3
   803b6:	2b04      	cmp	r3, #4
   803b8:	d808      	bhi.n	803cc <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   803ba:	79fb      	ldrb	r3, [r7, #7]
   803bc:	4618      	mov	r0, r3
   803be:	4b05      	ldr	r3, [pc, #20]	; (803d4 <pll_enable_source+0x2c>)
   803c0:	4798      	blx	r3
		osc_wait_ready(e_src);
   803c2:	79fb      	ldrb	r3, [r7, #7]
   803c4:	4618      	mov	r0, r3
   803c6:	4b04      	ldr	r3, [pc, #16]	; (803d8 <pll_enable_source+0x30>)
   803c8:	4798      	blx	r3
		break;
   803ca:	e000      	b.n	803ce <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   803cc:	bf00      	nop
	}
}
   803ce:	3708      	adds	r7, #8
   803d0:	46bd      	mov	sp, r7
   803d2:	bd80      	pop	{r7, pc}
   803d4:	00080149 	.word	0x00080149
   803d8:	000802ad 	.word	0x000802ad

000803dc <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   803dc:	b580      	push	{r7, lr}
   803de:	b082      	sub	sp, #8
   803e0:	af00      	add	r7, sp, #0
   803e2:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   803e4:	bf00      	nop
   803e6:	6878      	ldr	r0, [r7, #4]
   803e8:	4b04      	ldr	r3, [pc, #16]	; (803fc <pll_wait_for_lock+0x20>)
   803ea:	4798      	blx	r3
   803ec:	4603      	mov	r3, r0
   803ee:	2b00      	cmp	r3, #0
   803f0:	d0f9      	beq.n	803e6 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   803f2:	2300      	movs	r3, #0
}
   803f4:	4618      	mov	r0, r3
   803f6:	3708      	adds	r7, #8
   803f8:	46bd      	mov	sp, r7
   803fa:	bd80      	pop	{r7, pc}
   803fc:	0008037d 	.word	0x0008037d

00080400 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   80400:	b580      	push	{r7, lr}
   80402:	af00      	add	r7, sp, #0
    case SYSCLK_SRC_MAINCK_BYPASS:
		return OSC_MAINCK_BYPASS_HZ;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		return pll_get_default_rate(0);	
   80404:	2006      	movs	r0, #6
   80406:	4b04      	ldr	r3, [pc, #16]	; (80418 <sysclk_get_main_hz+0x18>)
   80408:	4798      	blx	r3
   8040a:	4602      	mov	r2, r0
   8040c:	4613      	mov	r3, r2
   8040e:	00db      	lsls	r3, r3, #3
   80410:	1a9b      	subs	r3, r3, r2
   80412:	005b      	lsls	r3, r3, #1
	
	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   80414:	4618      	mov	r0, r3
   80416:	bd80      	pop	{r7, pc}
   80418:	00080239 	.word	0x00080239

0008041c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   8041c:	b580      	push	{r7, lr}
   8041e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() / ((CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos) + 1);
   80420:	4b02      	ldr	r3, [pc, #8]	; (8042c <sysclk_get_cpu_hz+0x10>)
   80422:	4798      	blx	r3
   80424:	4603      	mov	r3, r0
   80426:	085b      	lsrs	r3, r3, #1
}
   80428:	4618      	mov	r0, r3
   8042a:	bd80      	pop	{r7, pc}
   8042c:	00080401 	.word	0x00080401

00080430 <sysclk_init>:
	pll_disable(1);
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80430:	b590      	push	{r4, r7, lr}
   80432:	b083      	sub	sp, #12
   80434:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80436:	4b10      	ldr	r3, [pc, #64]	; (80478 <sysclk_init+0x48>)
   80438:	4798      	blx	r3
   8043a:	4603      	mov	r3, r0
   8043c:	4618      	mov	r0, r3
   8043e:	4b0f      	ldr	r3, [pc, #60]	; (8047c <sysclk_init+0x4c>)
   80440:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
		break;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		pll_enable_source(CONFIG_PLL0_SOURCE);
   80442:	2006      	movs	r0, #6
   80444:	4b0e      	ldr	r3, [pc, #56]	; (80480 <sysclk_init+0x50>)
   80446:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   80448:	1d3b      	adds	r3, r7, #4
   8044a:	4618      	mov	r0, r3
   8044c:	2106      	movs	r1, #6
   8044e:	2201      	movs	r2, #1
   80450:	230e      	movs	r3, #14
   80452:	4c0c      	ldr	r4, [pc, #48]	; (80484 <sysclk_init+0x54>)
   80454:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   80456:	1d3b      	adds	r3, r7, #4
   80458:	4618      	mov	r0, r3
   8045a:	2100      	movs	r1, #0
   8045c:	4b0a      	ldr	r3, [pc, #40]	; (80488 <sysclk_init+0x58>)
   8045e:	4798      	blx	r3
		pll_wait_for_lock(0);
   80460:	2000      	movs	r0, #0
   80462:	4b0a      	ldr	r3, [pc, #40]	; (8048c <sysclk_init+0x5c>)
   80464:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80466:	2010      	movs	r0, #16
   80468:	4b09      	ldr	r3, [pc, #36]	; (80490 <sysclk_init+0x60>)
   8046a:	4798      	blx	r3
		break;
   8046c:	bf00      	nop
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
		break;
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8046e:	4b09      	ldr	r3, [pc, #36]	; (80494 <sysclk_init+0x64>)
   80470:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   80472:	370c      	adds	r7, #12
   80474:	46bd      	mov	sp, r7
   80476:	bd90      	pop	{r4, r7, pc}
   80478:	0008041d 	.word	0x0008041d
   8047c:	000814c5 	.word	0x000814c5
   80480:	000803a9 	.word	0x000803a9
   80484:	000802d9 	.word	0x000802d9
   80488:	00080341 	.word	0x00080341
   8048c:	000803dd 	.word	0x000803dd
   80490:	00080e0d 	.word	0x00080e0d
   80494:	00081345 	.word	0x00081345

00080498 <board_init>:
#include "gpio.h"
#include "asf.h"


void board_init(void)
{
   80498:	b580      	push	{r7, lr}
   8049a:	af00      	add	r7, sp, #0
	uint32_t wdt_mode, wdt_timer;	// Values used in initializing WDT.

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8049c:	4b2e      	ldr	r3, [pc, #184]	; (80558 <board_init+0xc0>)
   8049e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   804a2:	605a      	str	r2, [r3, #4]
#endif

	/*Configure CAN related pins*/
#ifdef CONF_BOARD_CAN0
	/* Configure the CAN0 TX and RX pins. */
	gpio_configure_pin(PIN_CAN0_RX_IDX, PIN_CAN0_RX_FLAGS);
   804a4:	2001      	movs	r0, #1
   804a6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804aa:	4b2c      	ldr	r3, [pc, #176]	; (8055c <board_init+0xc4>)
   804ac:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_TX_IDX, PIN_CAN0_TX_FLAGS);
   804ae:	2000      	movs	r0, #0
   804b0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804b4:	4b29      	ldr	r3, [pc, #164]	; (8055c <board_init+0xc4>)
   804b6:	4798      	blx	r3
	/* Configure the transiver0 RS & EN pins. */
	gpio_configure_pin(PIN_CAN0_TR_RS_IDX, PIN_CAN0_TR_RS_FLAGS);
   804b8:	2034      	movs	r0, #52	; 0x34
   804ba:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804be:	4b27      	ldr	r3, [pc, #156]	; (8055c <board_init+0xc4>)
   804c0:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_TR_EN_IDX, PIN_CAN0_TR_EN_FLAGS);
   804c2:	2035      	movs	r0, #53	; 0x35
   804c4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804c8:	4b24      	ldr	r3, [pc, #144]	; (8055c <board_init+0xc4>)
   804ca:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_CAN1
	/* Configure the CAN1 TX and RX pin. */
	gpio_configure_pin(PIN_CAN1_RX_IDX, PIN_CAN1_RX_FLAGS);
   804cc:	202f      	movs	r0, #47	; 0x2f
   804ce:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804d2:	4b22      	ldr	r3, [pc, #136]	; (8055c <board_init+0xc4>)
   804d4:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN1_TX_IDX, PIN_CAN1_TX_FLAGS);
   804d6:	202e      	movs	r0, #46	; 0x2e
   804d8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   804dc:	4b1f      	ldr	r3, [pc, #124]	; (8055c <board_init+0xc4>)
   804de:	4798      	blx	r3
	/* Configure the transiver1 RS & EN pins. */
	gpio_configure_pin(PIN_CAN1_TR_RS_IDX, PIN_CAN1_TR_RS_FLAGS);
   804e0:	208f      	movs	r0, #143	; 0x8f
   804e2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804e6:	4b1d      	ldr	r3, [pc, #116]	; (8055c <board_init+0xc4>)
   804e8:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN1_TR_EN_IDX, PIN_CAN1_TR_EN_FLAGS);
   804ea:	2090      	movs	r0, #144	; 0x90
   804ec:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804f0:	4b1a      	ldr	r3, [pc, #104]	; (8055c <board_init+0xc4>)
   804f2:	4798      	blx	r3
#endif


	/* Configure Power LED */
	gpio_configure_pin(LED3_GPIO, LED3_FLAGS);
   804f4:	2057      	movs	r0, #87	; 0x57
   804f6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   804fa:	4b18      	ldr	r3, [pc, #96]	; (8055c <board_init+0xc4>)
   804fc:	4798      	blx	r3
	gpio_set_pin_high(LED3_GPIO); /* Turned on by default */
   804fe:	2057      	movs	r0, #87	; 0x57
   80500:	4b17      	ldr	r3, [pc, #92]	; (80560 <board_init+0xc8>)
   80502:	4798      	blx	r3

	/* Configure User LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80504:	203b      	movs	r0, #59	; 0x3b
   80506:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8050a:	4b14      	ldr	r3, [pc, #80]	; (8055c <board_init+0xc4>)
   8050c:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8050e:	2055      	movs	r0, #85	; 0x55
   80510:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80514:	4b11      	ldr	r3, [pc, #68]	; (8055c <board_init+0xc4>)
   80516:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80518:	2056      	movs	r0, #86	; 0x56
   8051a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8051e:	4b0f      	ldr	r3, [pc, #60]	; (8055c <board_init+0xc4>)
   80520:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80522:	2087      	movs	r0, #135	; 0x87
   80524:	490f      	ldr	r1, [pc, #60]	; (80564 <board_init+0xcc>)
   80526:	4b0d      	ldr	r3, [pc, #52]	; (8055c <board_init+0xc4>)
   80528:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8052a:	2037      	movs	r0, #55	; 0x37
   8052c:	490e      	ldr	r1, [pc, #56]	; (80568 <board_init+0xd0>)
   8052e:	4b0b      	ldr	r3, [pc, #44]	; (8055c <board_init+0xc4>)
   80530:	4798      	blx	r3
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
   80532:	200a      	movs	r0, #10
   80534:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80538:	4b08      	ldr	r3, [pc, #32]	; (8055c <board_init+0xc4>)
   8053a:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
   8053c:	200b      	movs	r0, #11
   8053e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80542:	4b06      	ldr	r3, [pc, #24]	; (8055c <board_init+0xc4>)
   80544:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM3312 enable pin */
	gpio_configure_pin(PIN_USART0_EN_IDX, PIN_USART0_EN_FLAGS);
   80546:	208e      	movs	r0, #142	; 0x8e
   80548:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   8054c:	4b03      	ldr	r3, [pc, #12]	; (8055c <board_init+0xc4>)
   8054e:	4798      	blx	r3
	gpio_set_pin_low(PIN_USART0_EN_IDX);
   80550:	208e      	movs	r0, #142	; 0x8e
   80552:	4b06      	ldr	r3, [pc, #24]	; (8056c <board_init+0xd4>)
   80554:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NANDIO_6, PIN_EBI_NANDIO_6_FLAGS);
	gpio_configure_pin(PIN_EBI_NANDIO_7, PIN_EBI_NANDIO_7_FLAGS);
	gpio_configure_pin(PIN_NF_CE_IDX, PIN_NF_CE_FLAGS);
	gpio_configure_pin(PIN_NF_RB_IDX, PIN_NF_RB_FLAGS);
#endif
}
   80556:	bd80      	pop	{r7, pc}
   80558:	400e1a50 	.word	0x400e1a50
   8055c:	00080bcd 	.word	0x00080bcd
   80560:	00080b05 	.word	0x00080b05
   80564:	28000079 	.word	0x28000079
   80568:	28000059 	.word	0x28000059
   8056c:	00080b39 	.word	0x00080b39

00080570 <can_enable_interrupt>:
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be enabled.
 */
void can_enable_interrupt(Can *p_can, uint32_t dw_mask)
{
   80570:	b480      	push	{r7}
   80572:	b083      	sub	sp, #12
   80574:	af00      	add	r7, sp, #0
   80576:	6078      	str	r0, [r7, #4]
   80578:	6039      	str	r1, [r7, #0]
	p_can->CAN_IER = dw_mask;
   8057a:	687b      	ldr	r3, [r7, #4]
   8057c:	683a      	ldr	r2, [r7, #0]
   8057e:	605a      	str	r2, [r3, #4]
}
   80580:	370c      	adds	r7, #12
   80582:	46bd      	mov	sp, r7
   80584:	f85d 7b04 	ldr.w	r7, [sp], #4
   80588:	4770      	bx	lr
   8058a:	bf00      	nop

0008058c <can_disable_interrupt>:
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be disabled.
 */
void can_disable_interrupt(Can *p_can, uint32_t dw_mask)
{
   8058c:	b480      	push	{r7}
   8058e:	b083      	sub	sp, #12
   80590:	af00      	add	r7, sp, #0
   80592:	6078      	str	r0, [r7, #4]
   80594:	6039      	str	r1, [r7, #0]
	p_can->CAN_IDR = dw_mask;
   80596:	687b      	ldr	r3, [r7, #4]
   80598:	683a      	ldr	r2, [r7, #0]
   8059a:	609a      	str	r2, [r3, #8]
}
   8059c:	370c      	adds	r7, #12
   8059e:	46bd      	mov	sp, r7
   805a0:	f85d 7b04 	ldr.w	r7, [sp], #4
   805a4:	4770      	bx	lr
   805a6:	bf00      	nop

000805a8 <can_get_status>:
 * \param p_can Pointer to a CAN peripheral instance.
 *
 * \retval CAN status.
 */
uint32_t can_get_status(Can *p_can)
{
   805a8:	b480      	push	{r7}
   805aa:	b083      	sub	sp, #12
   805ac:	af00      	add	r7, sp, #0
   805ae:	6078      	str	r0, [r7, #4]
	return (p_can->CAN_SR);
   805b0:	687b      	ldr	r3, [r7, #4]
   805b2:	691b      	ldr	r3, [r3, #16]
}
   805b4:	4618      	mov	r0, r3
   805b6:	370c      	adds	r7, #12
   805b8:	46bd      	mov	sp, r7
   805ba:	f85d 7b04 	ldr.w	r7, [sp], #4
   805be:	4770      	bx	lr

000805c0 <can_global_send_transfer_cmd>:
 *
 * \param p_can   Pointer to a CAN peripheral instance.
 * \param uc_mask Mask for mailboxes that are requested to transfer.
 */
void can_global_send_transfer_cmd(Can *p_can, uint8_t uc_mask)
{
   805c0:	b480      	push	{r7}
   805c2:	b085      	sub	sp, #20
   805c4:	af00      	add	r7, sp, #0
   805c6:	6078      	str	r0, [r7, #4]
   805c8:	460b      	mov	r3, r1
   805ca:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_reg;

	ul_reg = p_can->CAN_TCR & ((uint32_t) ~GLOBAL_MAILBOX_MASK);
   805cc:	687b      	ldr	r3, [r7, #4]
   805ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   805d0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
   805d4:	60fb      	str	r3, [r7, #12]
	p_can->CAN_TCR = ul_reg | uc_mask;
   805d6:	78fa      	ldrb	r2, [r7, #3]
   805d8:	68fb      	ldr	r3, [r7, #12]
   805da:	431a      	orrs	r2, r3
   805dc:	687b      	ldr	r3, [r7, #4]
   805de:	625a      	str	r2, [r3, #36]	; 0x24
}
   805e0:	3714      	adds	r7, #20
   805e2:	46bd      	mov	sp, r7
   805e4:	f85d 7b04 	ldr.w	r7, [sp], #4
   805e8:	4770      	bx	lr
   805ea:	bf00      	nop

000805ec <can_mailbox_get_status>:
 * \param uc_index Indicate which mailbox is to be read.
 *
 * \retval The mailbox status.
 */
uint32_t can_mailbox_get_status(Can *p_can, uint8_t uc_index)
{
   805ec:	b480      	push	{r7}
   805ee:	b083      	sub	sp, #12
   805f0:	af00      	add	r7, sp, #0
   805f2:	6078      	str	r0, [r7, #4]
   805f4:	460b      	mov	r3, r1
   805f6:	70fb      	strb	r3, [r7, #3]
	return (p_can->CAN_MB[uc_index].CAN_MSR);
   805f8:	78fb      	ldrb	r3, [r7, #3]
   805fa:	687a      	ldr	r2, [r7, #4]
   805fc:	015b      	lsls	r3, r3, #5
   805fe:	4413      	add	r3, r2
   80600:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80604:	681b      	ldr	r3, [r3, #0]
}
   80606:	4618      	mov	r0, r3
   80608:	370c      	adds	r7, #12
   8060a:	46bd      	mov	sp, r7
   8060c:	f85d 7b04 	ldr.w	r7, [sp], #4
   80610:	4770      	bx	lr
   80612:	bf00      	nop

00080614 <can_mailbox_send_transfer_cmd>:
 *
 * \param p_can   Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_send_transfer_cmd(Can *p_can, can_mb_conf_t *p_mailbox)
{
   80614:	b480      	push	{r7}
   80616:	b085      	sub	sp, #20
   80618:	af00      	add	r7, sp, #0
   8061a:	6078      	str	r0, [r7, #4]
   8061c:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   8061e:	683b      	ldr	r3, [r7, #0]
   80620:	681b      	ldr	r3, [r3, #0]
   80622:	73fb      	strb	r3, [r7, #15]

	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
   80624:	7bfb      	ldrb	r3, [r7, #15]
			CAN_MCR_MDLC(p_mailbox->uc_length);;
   80626:	683a      	ldr	r2, [r7, #0]
   80628:	7992      	ldrb	r2, [r2, #6]
   8062a:	0412      	lsls	r2, r2, #16
   8062c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
{
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;

	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
   80630:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   80634:	6879      	ldr	r1, [r7, #4]
   80636:	015b      	lsls	r3, r3, #5
   80638:	440b      	add	r3, r1
   8063a:	f503 7306 	add.w	r3, r3, #536	; 0x218
   8063e:	605a      	str	r2, [r3, #4]
			CAN_MCR_MDLC(p_mailbox->uc_length);;
}
   80640:	3714      	adds	r7, #20
   80642:	46bd      	mov	sp, r7
   80644:	f85d 7b04 	ldr.w	r7, [sp], #4
   80648:	4770      	bx	lr
   8064a:	bf00      	nop

0008064c <can_mailbox_init>:
 *
 * \param p_can    Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_init(Can *p_can, can_mb_conf_t *p_mailbox)
{
   8064c:	b480      	push	{r7}
   8064e:	b085      	sub	sp, #20
   80650:	af00      	add	r7, sp, #0
   80652:	6078      	str	r0, [r7, #4]
   80654:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   80656:	683b      	ldr	r3, [r7, #0]
   80658:	681b      	ldr	r3, [r3, #0]
   8065a:	73fb      	strb	r3, [r7, #15]
	/* Check the object type of the mailbox. If it's used to disable the
	 * mailbox, reset the whole mailbox. */
	if (!p_mailbox->uc_obj_type) {
   8065c:	683b      	ldr	r3, [r7, #0]
   8065e:	791b      	ldrb	r3, [r3, #4]
   80660:	2b00      	cmp	r3, #0
   80662:	d12e      	bne.n	806c2 <can_mailbox_init+0x76>
		p_can->CAN_MB[uc_index].CAN_MMR = 0;
   80664:	7bfb      	ldrb	r3, [r7, #15]
   80666:	687a      	ldr	r2, [r7, #4]
   80668:	3310      	adds	r3, #16
   8066a:	015b      	lsls	r3, r3, #5
   8066c:	4413      	add	r3, r2
   8066e:	2200      	movs	r2, #0
   80670:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MAM = 0;
   80672:	7bfb      	ldrb	r3, [r7, #15]
   80674:	687a      	ldr	r2, [r7, #4]
   80676:	3310      	adds	r3, #16
   80678:	015b      	lsls	r3, r3, #5
   8067a:	4413      	add	r3, r2
   8067c:	2200      	movs	r2, #0
   8067e:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MID = 0;
   80680:	7bfb      	ldrb	r3, [r7, #15]
   80682:	687a      	ldr	r2, [r7, #4]
   80684:	015b      	lsls	r3, r3, #5
   80686:	4413      	add	r3, r2
   80688:	f503 7302 	add.w	r3, r3, #520	; 0x208
   8068c:	2200      	movs	r2, #0
   8068e:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MDL = 0;
   80690:	7bfb      	ldrb	r3, [r7, #15]
   80692:	687a      	ldr	r2, [r7, #4]
   80694:	015b      	lsls	r3, r3, #5
   80696:	4413      	add	r3, r2
   80698:	f503 7304 	add.w	r3, r3, #528	; 0x210
   8069c:	2200      	movs	r2, #0
   8069e:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MDH = 0;
   806a0:	7bfb      	ldrb	r3, [r7, #15]
   806a2:	687a      	ldr	r2, [r7, #4]
   806a4:	015b      	lsls	r3, r3, #5
   806a6:	4413      	add	r3, r2
   806a8:	f503 7306 	add.w	r3, r3, #536	; 0x218
   806ac:	2200      	movs	r2, #0
   806ae:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
   806b0:	7bfb      	ldrb	r3, [r7, #15]
   806b2:	687a      	ldr	r2, [r7, #4]
   806b4:	015b      	lsls	r3, r3, #5
   806b6:	4413      	add	r3, r2
   806b8:	f503 7306 	add.w	r3, r3, #536	; 0x218
   806bc:	2200      	movs	r2, #0
   806be:	605a      	str	r2, [r3, #4]
		return;
   806c0:	e04e      	b.n	80760 <can_mailbox_init+0x114>
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   806c2:	7bfb      	ldrb	r3, [r7, #15]
   806c4:	7bfa      	ldrb	r2, [r7, #15]
   806c6:	6879      	ldr	r1, [r7, #4]
   806c8:	3210      	adds	r2, #16
   806ca:	0152      	lsls	r2, r2, #5
   806cc:	440a      	add	r2, r1
   806ce:	6812      	ldr	r2, [r2, #0]
   806d0:	f422 2170 	bic.w	r1, r2, #983040	; 0xf0000
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);
   806d4:	683a      	ldr	r2, [r7, #0]
   806d6:	79d2      	ldrb	r2, [r2, #7]
   806d8:	0412      	lsls	r2, r2, #16
		return;
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
			~CAN_MMR_PRIOR_Msk) |
   806da:	430a      	orrs	r2, r1
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
		return;
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   806dc:	6879      	ldr	r1, [r7, #4]
   806de:	3310      	adds	r3, #16
   806e0:	015b      	lsls	r3, r3, #5
   806e2:	440b      	add	r3, r1
   806e4:	601a      	str	r2, [r3, #0]
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);

	/* Set the message ID and message acceptance mask for the mailbox in
	 * other modes. */
	if (p_mailbox->uc_id_ver) {
   806e6:	683b      	ldr	r3, [r7, #0]
   806e8:	795b      	ldrb	r3, [r3, #5]
   806ea:	2b00      	cmp	r3, #0
   806ec:	d015      	beq.n	8071a <can_mailbox_init+0xce>
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk |
   806ee:	7bfb      	ldrb	r3, [r7, #15]
   806f0:	683a      	ldr	r2, [r7, #0]
   806f2:	68d2      	ldr	r2, [r2, #12]
   806f4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   806f8:	6879      	ldr	r1, [r7, #4]
   806fa:	3310      	adds	r3, #16
   806fc:	015b      	lsls	r3, r3, #5
   806fe:	440b      	add	r3, r1
   80700:	605a      	str	r2, [r3, #4]
				CAN_MAM_MIDE;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
   80702:	7bfb      	ldrb	r3, [r7, #15]
   80704:	683a      	ldr	r2, [r7, #0]
   80706:	6912      	ldr	r2, [r2, #16]
   80708:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   8070c:	6879      	ldr	r1, [r7, #4]
   8070e:	015b      	lsls	r3, r3, #5
   80710:	440b      	add	r3, r1
   80712:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80716:	601a      	str	r2, [r3, #0]
   80718:	e010      	b.n	8073c <can_mailbox_init+0xf0>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
   8071a:	7bfb      	ldrb	r3, [r7, #15]
   8071c:	683a      	ldr	r2, [r7, #0]
   8071e:	68d2      	ldr	r2, [r2, #12]
   80720:	6879      	ldr	r1, [r7, #4]
   80722:	3310      	adds	r3, #16
   80724:	015b      	lsls	r3, r3, #5
   80726:	440b      	add	r3, r1
   80728:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   8072a:	7bfb      	ldrb	r3, [r7, #15]
   8072c:	683a      	ldr	r2, [r7, #0]
   8072e:	6912      	ldr	r2, [r2, #16]
   80730:	6879      	ldr	r1, [r7, #4]
   80732:	015b      	lsls	r3, r3, #5
   80734:	440b      	add	r3, r1
   80736:	f503 7302 	add.w	r3, r3, #520	; 0x208
   8073a:	601a      	str	r2, [r3, #0]
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   8073c:	7bfb      	ldrb	r3, [r7, #15]
   8073e:	7bfa      	ldrb	r2, [r7, #15]
   80740:	6879      	ldr	r1, [r7, #4]
   80742:	3210      	adds	r2, #16
   80744:	0152      	lsls	r2, r2, #5
   80746:	440a      	add	r2, r1
   80748:	6812      	ldr	r2, [r2, #0]
   8074a:	f022 61e0 	bic.w	r1, r2, #117440512	; 0x7000000
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
   8074e:	683a      	ldr	r2, [r7, #0]
   80750:	7912      	ldrb	r2, [r2, #4]
   80752:	0612      	lsls	r2, r2, #24
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
			~CAN_MMR_MOT_Msk) |
   80754:	430a      	orrs	r2, r1
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   80756:	6879      	ldr	r1, [r7, #4]
   80758:	3310      	adds	r3, #16
   8075a:	015b      	lsls	r3, r3, #5
   8075c:	440b      	add	r3, r1
   8075e:	601a      	str	r2, [r3, #0]
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
}
   80760:	3714      	adds	r7, #20
   80762:	46bd      	mov	sp, r7
   80764:	f85d 7b04 	ldr.w	r7, [sp], #4
   80768:	4770      	bx	lr
   8076a:	bf00      	nop

0008076c <can_mailbox_read>:
 * \retval Different CAN mailbox transfer status.
 *
 * \note Read the mailbox status before calling this function.
 */
uint32_t can_mailbox_read(Can *p_can, can_mb_conf_t *p_mailbox)
{
   8076c:	b580      	push	{r7, lr}
   8076e:	b086      	sub	sp, #24
   80770:	af00      	add	r7, sp, #0
   80772:	6078      	str	r0, [r7, #4]
   80774:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;
	uint8_t uc_index;
	uint32_t ul_retval;

	ul_retval = 0;
   80776:	2300      	movs	r3, #0
   80778:	617b      	str	r3, [r7, #20]
	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   8077a:	683b      	ldr	r3, [r7, #0]
   8077c:	681b      	ldr	r3, [r3, #0]
   8077e:	74fb      	strb	r3, [r7, #19]
	ul_status = p_mailbox->ul_status;
   80780:	683b      	ldr	r3, [r7, #0]
   80782:	689b      	ldr	r3, [r3, #8]
   80784:	60fb      	str	r3, [r7, #12]

	/* Check whether there is overwriting happening in Receive with
	 * Overwrite mode,
	 * or there're messages lost in Receive mode. */
	if ((ul_status & CAN_MSR_MRDY) && (ul_status & CAN_MSR_MMI)) {
   80786:	68fb      	ldr	r3, [r7, #12]
   80788:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   8078c:	2b00      	cmp	r3, #0
   8078e:	d006      	beq.n	8079e <can_mailbox_read+0x32>
   80790:	68fb      	ldr	r3, [r7, #12]
   80792:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80796:	2b00      	cmp	r3, #0
   80798:	d001      	beq.n	8079e <can_mailbox_read+0x32>
		ul_retval = CAN_MAILBOX_RX_OVER;
   8079a:	2302      	movs	r3, #2
   8079c:	617b      	str	r3, [r7, #20]
	}

	/* Read the message family ID. */
	p_mailbox->ul_fid = p_can->CAN_MB[uc_index].CAN_MFID &
   8079e:	7cfb      	ldrb	r3, [r7, #19]
   807a0:	687a      	ldr	r2, [r7, #4]
   807a2:	015b      	lsls	r3, r3, #5
   807a4:	4413      	add	r3, r2
   807a6:	f503 7302 	add.w	r3, r3, #520	; 0x208
   807aa:	685b      	ldr	r3, [r3, #4]
   807ac:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   807b0:	683b      	ldr	r3, [r7, #0]
   807b2:	615a      	str	r2, [r3, #20]
			CAN_MFID_MFID_Msk;

	/* Read received data length. */
	p_mailbox->uc_length
		= (ul_status & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos;
   807b4:	68fb      	ldr	r3, [r7, #12]
   807b6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
   807ba:	0c1b      	lsrs	r3, r3, #16
   807bc:	b2da      	uxtb	r2, r3
   807be:	683b      	ldr	r3, [r7, #0]
   807c0:	719a      	strb	r2, [r3, #6]

	/* Read received data. */
	p_mailbox->ul_datal = p_can->CAN_MB[uc_index].CAN_MDL;
   807c2:	7cfb      	ldrb	r3, [r7, #19]
   807c4:	687a      	ldr	r2, [r7, #4]
   807c6:	015b      	lsls	r3, r3, #5
   807c8:	4413      	add	r3, r2
   807ca:	f503 7304 	add.w	r3, r3, #528	; 0x210
   807ce:	685a      	ldr	r2, [r3, #4]
   807d0:	683b      	ldr	r3, [r7, #0]
   807d2:	619a      	str	r2, [r3, #24]
	if (p_mailbox->uc_length > 4) {
   807d4:	683b      	ldr	r3, [r7, #0]
   807d6:	799b      	ldrb	r3, [r3, #6]
   807d8:	2b04      	cmp	r3, #4
   807da:	d908      	bls.n	807ee <can_mailbox_read+0x82>
		p_mailbox->ul_datah = p_can->CAN_MB[uc_index].CAN_MDH;
   807dc:	7cfb      	ldrb	r3, [r7, #19]
   807de:	687a      	ldr	r2, [r7, #4]
   807e0:	015b      	lsls	r3, r3, #5
   807e2:	4413      	add	r3, r2
   807e4:	f503 7306 	add.w	r3, r3, #536	; 0x218
   807e8:	681a      	ldr	r2, [r3, #0]
   807ea:	683b      	ldr	r3, [r7, #0]
   807ec:	61da      	str	r2, [r3, #28]
	}

	/* Read the mailbox status again to check whether the software needs to
	 * re-read mailbox data register. */
	p_mailbox->ul_status = p_can->CAN_MB[uc_index].CAN_MSR;
   807ee:	7cfb      	ldrb	r3, [r7, #19]
   807f0:	687a      	ldr	r2, [r7, #4]
   807f2:	015b      	lsls	r3, r3, #5
   807f4:	4413      	add	r3, r2
   807f6:	f503 7304 	add.w	r3, r3, #528	; 0x210
   807fa:	681a      	ldr	r2, [r3, #0]
   807fc:	683b      	ldr	r3, [r7, #0]
   807fe:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
   80800:	683b      	ldr	r3, [r7, #0]
   80802:	689b      	ldr	r3, [r3, #8]
   80804:	60fb      	str	r3, [r7, #12]
	if (ul_status & CAN_MSR_MMI) {
   80806:	68fb      	ldr	r3, [r7, #12]
   80808:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   8080c:	2b00      	cmp	r3, #0
   8080e:	d003      	beq.n	80818 <can_mailbox_read+0xac>
		ul_retval |= CAN_MAILBOX_RX_NEED_RD_AGAIN;
   80810:	697b      	ldr	r3, [r7, #20]
   80812:	f043 0304 	orr.w	r3, r3, #4
   80816:	617b      	str	r3, [r7, #20]
	} else {
		ul_retval |= CAN_MAILBOX_TRANSFER_OK;
	}

	/* Enable next receive process. */
	can_mailbox_send_transfer_cmd(p_can, p_mailbox);
   80818:	6878      	ldr	r0, [r7, #4]
   8081a:	6839      	ldr	r1, [r7, #0]
   8081c:	4b03      	ldr	r3, [pc, #12]	; (8082c <can_mailbox_read+0xc0>)
   8081e:	4798      	blx	r3

	return ul_retval;
   80820:	697b      	ldr	r3, [r7, #20]
}
   80822:	4618      	mov	r0, r3
   80824:	3718      	adds	r7, #24
   80826:	46bd      	mov	sp, r7
   80828:	bd80      	pop	{r7, pc}
   8082a:	bf00      	nop
   8082c:	00080615 	.word	0x00080615

00080830 <can_mailbox_write>:
 * \note After calling this function, the mailbox message won't be sent out
 *until
 * can_mailbox_send_transfer_cmd() is called.
 */
uint32_t can_mailbox_write(Can *p_can, can_mb_conf_t *p_mailbox)
{
   80830:	b580      	push	{r7, lr}
   80832:	b084      	sub	sp, #16
   80834:	af00      	add	r7, sp, #0
   80836:	6078      	str	r0, [r7, #4]
   80838:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   8083a:	683b      	ldr	r3, [r7, #0]
   8083c:	681b      	ldr	r3, [r3, #0]
   8083e:	73fb      	strb	r3, [r7, #15]
	/* Read the mailbox status firstly to check whether the mailbox is ready
	 *or not. */
	p_mailbox->ul_status = can_mailbox_get_status(p_can, uc_index);
   80840:	7bfb      	ldrb	r3, [r7, #15]
   80842:	6878      	ldr	r0, [r7, #4]
   80844:	4619      	mov	r1, r3
   80846:	4b27      	ldr	r3, [pc, #156]	; (808e4 <can_mailbox_write+0xb4>)
   80848:	4798      	blx	r3
   8084a:	4602      	mov	r2, r0
   8084c:	683b      	ldr	r3, [r7, #0]
   8084e:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
   80850:	683b      	ldr	r3, [r7, #0]
   80852:	689b      	ldr	r3, [r3, #8]
   80854:	60bb      	str	r3, [r7, #8]
	if (!(ul_status & CAN_MSR_MRDY)) {
   80856:	68bb      	ldr	r3, [r7, #8]
   80858:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   8085c:	2b00      	cmp	r3, #0
   8085e:	d101      	bne.n	80864 <can_mailbox_write+0x34>
		return CAN_MAILBOX_NOT_READY;
   80860:	2301      	movs	r3, #1
   80862:	e03b      	b.n	808dc <can_mailbox_write+0xac>
	}

	/* Write transmit identifier. */
	if (p_mailbox->uc_id_ver) {
   80864:	683b      	ldr	r3, [r7, #0]
   80866:	795b      	ldrb	r3, [r3, #5]
   80868:	2b00      	cmp	r3, #0
   8086a:	d00b      	beq.n	80884 <can_mailbox_write+0x54>
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
   8086c:	7bfb      	ldrb	r3, [r7, #15]
   8086e:	683a      	ldr	r2, [r7, #0]
   80870:	6912      	ldr	r2, [r2, #16]
   80872:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80876:	6879      	ldr	r1, [r7, #4]
   80878:	015b      	lsls	r3, r3, #5
   8087a:	440b      	add	r3, r1
   8087c:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80880:	601a      	str	r2, [r3, #0]
   80882:	e008      	b.n	80896 <can_mailbox_write+0x66>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   80884:	7bfb      	ldrb	r3, [r7, #15]
   80886:	683a      	ldr	r2, [r7, #0]
   80888:	6912      	ldr	r2, [r2, #16]
   8088a:	6879      	ldr	r1, [r7, #4]
   8088c:	015b      	lsls	r3, r3, #5
   8088e:	440b      	add	r3, r1
   80890:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80894:	601a      	str	r2, [r3, #0]
	}

	/* Write transmit data into mailbox data register. */
	p_can->CAN_MB[uc_index].CAN_MDL = p_mailbox->ul_datal;
   80896:	7bfb      	ldrb	r3, [r7, #15]
   80898:	683a      	ldr	r2, [r7, #0]
   8089a:	6992      	ldr	r2, [r2, #24]
   8089c:	6879      	ldr	r1, [r7, #4]
   8089e:	015b      	lsls	r3, r3, #5
   808a0:	440b      	add	r3, r1
   808a2:	f503 7304 	add.w	r3, r3, #528	; 0x210
   808a6:	605a      	str	r2, [r3, #4]
	if (p_mailbox->uc_length > 4) {
   808a8:	683b      	ldr	r3, [r7, #0]
   808aa:	799b      	ldrb	r3, [r3, #6]
   808ac:	2b04      	cmp	r3, #4
   808ae:	d908      	bls.n	808c2 <can_mailbox_write+0x92>
		p_can->CAN_MB[uc_index].CAN_MDH = p_mailbox->ul_datah;
   808b0:	7bfb      	ldrb	r3, [r7, #15]
   808b2:	683a      	ldr	r2, [r7, #0]
   808b4:	69d2      	ldr	r2, [r2, #28]
   808b6:	6879      	ldr	r1, [r7, #4]
   808b8:	015b      	lsls	r3, r3, #5
   808ba:	440b      	add	r3, r1
   808bc:	f503 7306 	add.w	r3, r3, #536	; 0x218
   808c0:	601a      	str	r2, [r3, #0]
	}

	/* Write transmit data length into mailbox control register. */
	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MDLC(p_mailbox->uc_length);
   808c2:	7bfb      	ldrb	r3, [r7, #15]
   808c4:	683a      	ldr	r2, [r7, #0]
   808c6:	7992      	ldrb	r2, [r2, #6]
   808c8:	0412      	lsls	r2, r2, #16
   808ca:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   808ce:	6879      	ldr	r1, [r7, #4]
   808d0:	015b      	lsls	r3, r3, #5
   808d2:	440b      	add	r3, r1
   808d4:	f503 7306 	add.w	r3, r3, #536	; 0x218
   808d8:	605a      	str	r2, [r3, #4]

	return CAN_MAILBOX_TRANSFER_OK;
   808da:	2300      	movs	r3, #0
}
   808dc:	4618      	mov	r0, r3
   808de:	3710      	adds	r7, #16
   808e0:	46bd      	mov	sp, r7
   808e2:	bd80      	pop	{r7, pc}
   808e4:	000805ed 	.word	0x000805ed

000808e8 <can_reset_all_mailbox>:
 * \brief Reset the eight mailboxes.
 *
 * \param p_can Pointer to a CAN peripheral instance.
 */
void can_reset_all_mailbox(Can *p_can)
{
   808e8:	b580      	push	{r7, lr}
   808ea:	b08c      	sub	sp, #48	; 0x30
   808ec:	af00      	add	r7, sp, #0
   808ee:	6078      	str	r0, [r7, #4]
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;
   808f0:	2300      	movs	r3, #0
   808f2:	743b      	strb	r3, [r7, #16]

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   808f4:	2300      	movs	r3, #0
   808f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   808fa:	e00d      	b.n	80918 <can_reset_all_mailbox+0x30>
		mb_config_t.ul_mb_idx = i;
   808fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80900:	60fb      	str	r3, [r7, #12]
		can_mailbox_init(p_can, &mb_config_t);
   80902:	f107 030c 	add.w	r3, r7, #12
   80906:	6878      	ldr	r0, [r7, #4]
   80908:	4619      	mov	r1, r3
   8090a:	4b07      	ldr	r3, [pc, #28]	; (80928 <can_reset_all_mailbox+0x40>)
   8090c:	4798      	blx	r3
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   8090e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80912:	3301      	adds	r3, #1
   80914:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   80918:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   8091c:	2b07      	cmp	r3, #7
   8091e:	d9ed      	bls.n	808fc <can_reset_all_mailbox+0x14>
		mb_config_t.ul_mb_idx = i;
		can_mailbox_init(p_can, &mb_config_t);
	}
}
   80920:	3730      	adds	r7, #48	; 0x30
   80922:	46bd      	mov	sp, r7
   80924:	bd80      	pop	{r7, pc}
   80926:	bf00      	nop
   80928:	0008064d 	.word	0x0008064d

0008092c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
   8092c:	b480      	push	{r7}
   8092e:	b085      	sub	sp, #20
   80930:	af00      	add	r7, sp, #0
   80932:	60f8      	str	r0, [r7, #12]
   80934:	60b9      	str	r1, [r7, #8]
   80936:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80938:	687b      	ldr	r3, [r7, #4]
   8093a:	2b00      	cmp	r3, #0
   8093c:	d003      	beq.n	80946 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
   8093e:	68fb      	ldr	r3, [r7, #12]
   80940:	68ba      	ldr	r2, [r7, #8]
   80942:	665a      	str	r2, [r3, #100]	; 0x64
   80944:	e002      	b.n	8094c <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80946:	68fb      	ldr	r3, [r7, #12]
   80948:	68ba      	ldr	r2, [r7, #8]
   8094a:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
   8094c:	3714      	adds	r7, #20
   8094e:	46bd      	mov	sp, r7
   80950:	f85d 7b04 	ldr.w	r7, [sp], #4
   80954:	4770      	bx	lr
   80956:	bf00      	nop

00080958 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
   80958:	b480      	push	{r7}
   8095a:	b087      	sub	sp, #28
   8095c:	af00      	add	r7, sp, #0
   8095e:	60f8      	str	r0, [r7, #12]
   80960:	60b9      	str	r1, [r7, #8]
   80962:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80964:	68fb      	ldr	r3, [r7, #12]
   80966:	687a      	ldr	r2, [r7, #4]
   80968:	645a      	str	r2, [r3, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8096a:	68bb      	ldr	r3, [r7, #8]
   8096c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80970:	d01f      	beq.n	809b2 <pio_set_peripheral+0x5a>
   80972:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80976:	d805      	bhi.n	80984 <pio_set_peripheral+0x2c>
   80978:	2b00      	cmp	r3, #0
   8097a:	d027      	beq.n	809cc <pio_set_peripheral+0x74>
   8097c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80980:	d00a      	beq.n	80998 <pio_set_peripheral+0x40>
   80982:	e01f      	b.n	809c4 <pio_set_peripheral+0x6c>
   80984:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80988:	d020      	beq.n	809cc <pio_set_peripheral+0x74>
   8098a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   8098e:	d01d      	beq.n	809cc <pio_set_peripheral+0x74>
   80990:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80994:	d01a      	beq.n	809cc <pio_set_peripheral+0x74>
   80996:	e015      	b.n	809c4 <pio_set_peripheral+0x6c>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80998:	68fb      	ldr	r3, [r7, #12]
   8099a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   8099c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8099e:	68fb      	ldr	r3, [r7, #12]
   809a0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   809a2:	687b      	ldr	r3, [r7, #4]
   809a4:	43d9      	mvns	r1, r3
   809a6:	697b      	ldr	r3, [r7, #20]
   809a8:	400b      	ands	r3, r1
   809aa:	401a      	ands	r2, r3
   809ac:	68fb      	ldr	r3, [r7, #12]
   809ae:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   809b0:	e008      	b.n	809c4 <pio_set_peripheral+0x6c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   809b2:	68fb      	ldr	r3, [r7, #12]
   809b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   809b6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   809b8:	687a      	ldr	r2, [r7, #4]
   809ba:	697b      	ldr	r3, [r7, #20]
   809bc:	431a      	orrs	r2, r3
   809be:	68fb      	ldr	r3, [r7, #12]
   809c0:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   809c2:	bf00      	nop
#else
#error "Unsupported device"
#endif

	// Remove the pins from under the control of PIO
	p_pio->PIO_PDR = ul_mask;
   809c4:	68fb      	ldr	r3, [r7, #12]
   809c6:	687a      	ldr	r2, [r7, #4]
   809c8:	605a      	str	r2, [r3, #4]
   809ca:	e000      	b.n	809ce <pio_set_peripheral+0x76>
		// other types are invalid in this function
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
   809cc:	bf00      	nop
#error "Unsupported device"
#endif

	// Remove the pins from under the control of PIO
	p_pio->PIO_PDR = ul_mask;
}
   809ce:	371c      	adds	r7, #28
   809d0:	46bd      	mov	sp, r7
   809d2:	f85d 7b04 	ldr.w	r7, [sp], #4
   809d6:	4770      	bx	lr

000809d8 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   809d8:	b580      	push	{r7, lr}
   809da:	b084      	sub	sp, #16
   809dc:	af00      	add	r7, sp, #0
   809de:	60f8      	str	r0, [r7, #12]
   809e0:	60b9      	str	r1, [r7, #8]
   809e2:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
   809e4:	68f8      	ldr	r0, [r7, #12]
   809e6:	68b9      	ldr	r1, [r7, #8]
   809e8:	4b18      	ldr	r3, [pc, #96]	; (80a4c <pio_set_input+0x74>)
   809ea:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   809ec:	687b      	ldr	r3, [r7, #4]
   809ee:	f003 0301 	and.w	r3, r3, #1
   809f2:	68f8      	ldr	r0, [r7, #12]
   809f4:	68b9      	ldr	r1, [r7, #8]
   809f6:	461a      	mov	r2, r3
   809f8:	4b15      	ldr	r3, [pc, #84]	; (80a50 <pio_set_input+0x78>)
   809fa:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   809fc:	687b      	ldr	r3, [r7, #4]
   809fe:	f003 030a 	and.w	r3, r3, #10
   80a02:	2b00      	cmp	r3, #0
   80a04:	d003      	beq.n	80a0e <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
   80a06:	68fb      	ldr	r3, [r7, #12]
   80a08:	68ba      	ldr	r2, [r7, #8]
   80a0a:	621a      	str	r2, [r3, #32]
   80a0c:	e002      	b.n	80a14 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80a0e:	68fb      	ldr	r3, [r7, #12]
   80a10:	68ba      	ldr	r2, [r7, #8]
   80a12:	625a      	str	r2, [r3, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80a14:	687b      	ldr	r3, [r7, #4]
   80a16:	f003 0302 	and.w	r3, r3, #2
   80a1a:	2b00      	cmp	r3, #0
   80a1c:	d004      	beq.n	80a28 <pio_set_input+0x50>
		p_pio->PIO_SCIFSR = ul_mask;
   80a1e:	68fb      	ldr	r3, [r7, #12]
   80a20:	68ba      	ldr	r2, [r7, #8]
   80a22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   80a26:	e008      	b.n	80a3a <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80a28:	687b      	ldr	r3, [r7, #4]
   80a2a:	f003 0308 	and.w	r3, r3, #8
   80a2e:	2b00      	cmp	r3, #0
   80a30:	d003      	beq.n	80a3a <pio_set_input+0x62>
			p_pio->PIO_SCIFSR = ul_mask;
   80a32:	68fb      	ldr	r3, [r7, #12]
   80a34:	68ba      	ldr	r2, [r7, #8]
   80a36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80a3a:	68fb      	ldr	r3, [r7, #12]
   80a3c:	68ba      	ldr	r2, [r7, #8]
   80a3e:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
   80a40:	68fb      	ldr	r3, [r7, #12]
   80a42:	68ba      	ldr	r2, [r7, #8]
   80a44:	601a      	str	r2, [r3, #0]
}
   80a46:	3710      	adds	r7, #16
   80a48:	46bd      	mov	sp, r7
   80a4a:	bd80      	pop	{r7, pc}
   80a4c:	00080ab9 	.word	0x00080ab9
   80a50:	0008092d 	.word	0x0008092d

00080a54 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80a54:	b580      	push	{r7, lr}
   80a56:	b084      	sub	sp, #16
   80a58:	af00      	add	r7, sp, #0
   80a5a:	60f8      	str	r0, [r7, #12]
   80a5c:	60b9      	str	r1, [r7, #8]
   80a5e:	607a      	str	r2, [r7, #4]
   80a60:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
   80a62:	68f8      	ldr	r0, [r7, #12]
   80a64:	68b9      	ldr	r1, [r7, #8]
   80a66:	4b12      	ldr	r3, [pc, #72]	; (80ab0 <pio_set_output+0x5c>)
   80a68:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   80a6a:	68f8      	ldr	r0, [r7, #12]
   80a6c:	68b9      	ldr	r1, [r7, #8]
   80a6e:	69ba      	ldr	r2, [r7, #24]
   80a70:	4b10      	ldr	r3, [pc, #64]	; (80ab4 <pio_set_output+0x60>)
   80a72:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80a74:	683b      	ldr	r3, [r7, #0]
   80a76:	2b00      	cmp	r3, #0
   80a78:	d003      	beq.n	80a82 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
   80a7a:	68fb      	ldr	r3, [r7, #12]
   80a7c:	68ba      	ldr	r2, [r7, #8]
   80a7e:	651a      	str	r2, [r3, #80]	; 0x50
   80a80:	e002      	b.n	80a88 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80a82:	68fb      	ldr	r3, [r7, #12]
   80a84:	68ba      	ldr	r2, [r7, #8]
   80a86:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80a88:	687b      	ldr	r3, [r7, #4]
   80a8a:	2b00      	cmp	r3, #0
   80a8c:	d003      	beq.n	80a96 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
   80a8e:	68fb      	ldr	r3, [r7, #12]
   80a90:	68ba      	ldr	r2, [r7, #8]
   80a92:	631a      	str	r2, [r3, #48]	; 0x30
   80a94:	e002      	b.n	80a9c <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80a96:	68fb      	ldr	r3, [r7, #12]
   80a98:	68ba      	ldr	r2, [r7, #8]
   80a9a:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80a9c:	68fb      	ldr	r3, [r7, #12]
   80a9e:	68ba      	ldr	r2, [r7, #8]
   80aa0:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
   80aa2:	68fb      	ldr	r3, [r7, #12]
   80aa4:	68ba      	ldr	r2, [r7, #8]
   80aa6:	601a      	str	r2, [r3, #0]
}
   80aa8:	3710      	adds	r7, #16
   80aaa:	46bd      	mov	sp, r7
   80aac:	bd80      	pop	{r7, pc}
   80aae:	bf00      	nop
   80ab0:	00080ab9 	.word	0x00080ab9
   80ab4:	0008092d 	.word	0x0008092d

00080ab8 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
   80ab8:	b480      	push	{r7}
   80aba:	b083      	sub	sp, #12
   80abc:	af00      	add	r7, sp, #0
   80abe:	6078      	str	r0, [r7, #4]
   80ac0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
   80ac2:	687b      	ldr	r3, [r7, #4]
   80ac4:	683a      	ldr	r2, [r7, #0]
   80ac6:	645a      	str	r2, [r3, #68]	; 0x44
}
   80ac8:	370c      	adds	r7, #12
   80aca:	46bd      	mov	sp, r7
   80acc:	f85d 7b04 	ldr.w	r7, [sp], #4
   80ad0:	4770      	bx	lr
   80ad2:	bf00      	nop

00080ad4 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
   80ad4:	b480      	push	{r7}
   80ad6:	b083      	sub	sp, #12
   80ad8:	af00      	add	r7, sp, #0
   80ada:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
   80adc:	687b      	ldr	r3, [r7, #4]
   80ade:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
   80ae0:	4618      	mov	r0, r3
   80ae2:	370c      	adds	r7, #12
   80ae4:	46bd      	mov	sp, r7
   80ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
   80aea:	4770      	bx	lr

00080aec <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
   80aec:	b480      	push	{r7}
   80aee:	b083      	sub	sp, #12
   80af0:	af00      	add	r7, sp, #0
   80af2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
   80af4:	687b      	ldr	r3, [r7, #4]
   80af6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
   80af8:	4618      	mov	r0, r3
   80afa:	370c      	adds	r7, #12
   80afc:	46bd      	mov	sp, r7
   80afe:	f85d 7b04 	ldr.w	r7, [sp], #4
   80b02:	4770      	bx	lr

00080b04 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
   80b04:	b480      	push	{r7}
   80b06:	b085      	sub	sp, #20
   80b08:	af00      	add	r7, sp, #0
   80b0a:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80b0c:	687b      	ldr	r3, [r7, #4]
   80b0e:	095b      	lsrs	r3, r3, #5
   80b10:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80b14:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80b18:	025b      	lsls	r3, r3, #9
   80b1a:	60fb      	str	r3, [r7, #12]
	// Value to be driven on the I/O line: 1.
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   80b1c:	687b      	ldr	r3, [r7, #4]
   80b1e:	f003 031f 	and.w	r3, r3, #31
   80b22:	2201      	movs	r2, #1
   80b24:	fa02 f303 	lsl.w	r3, r2, r3
   80b28:	461a      	mov	r2, r3
   80b2a:	68fb      	ldr	r3, [r7, #12]
   80b2c:	631a      	str	r2, [r3, #48]	; 0x30
}
   80b2e:	3714      	adds	r7, #20
   80b30:	46bd      	mov	sp, r7
   80b32:	f85d 7b04 	ldr.w	r7, [sp], #4
   80b36:	4770      	bx	lr

00080b38 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
   80b38:	b480      	push	{r7}
   80b3a:	b085      	sub	sp, #20
   80b3c:	af00      	add	r7, sp, #0
   80b3e:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80b40:	687b      	ldr	r3, [r7, #4]
   80b42:	095b      	lsrs	r3, r3, #5
   80b44:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80b48:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80b4c:	025b      	lsls	r3, r3, #9
   80b4e:	60fb      	str	r3, [r7, #12]
	// Value to be driven on the I/O line: 0.
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   80b50:	687b      	ldr	r3, [r7, #4]
   80b52:	f003 031f 	and.w	r3, r3, #31
   80b56:	2201      	movs	r2, #1
   80b58:	fa02 f303 	lsl.w	r3, r2, r3
   80b5c:	461a      	mov	r2, r3
   80b5e:	68fb      	ldr	r3, [r7, #12]
   80b60:	635a      	str	r2, [r3, #52]	; 0x34
}
   80b62:	3714      	adds	r7, #20
   80b64:	46bd      	mov	sp, r7
   80b66:	f85d 7b04 	ldr.w	r7, [sp], #4
   80b6a:	4770      	bx	lr

00080b6c <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
   80b6c:	b480      	push	{r7}
   80b6e:	b085      	sub	sp, #20
   80b70:	af00      	add	r7, sp, #0
   80b72:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80b74:	687b      	ldr	r3, [r7, #4]
   80b76:	095b      	lsrs	r3, r3, #5
   80b78:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80b7c:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80b80:	025b      	lsls	r3, r3, #9
   80b82:	60fb      	str	r3, [r7, #12]
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
   80b84:	68fb      	ldr	r3, [r7, #12]
   80b86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   80b88:	687b      	ldr	r3, [r7, #4]
   80b8a:	f003 031f 	and.w	r3, r3, #31
   80b8e:	2101      	movs	r1, #1
   80b90:	fa01 f303 	lsl.w	r3, r1, r3
   80b94:	4013      	ands	r3, r2
   80b96:	2b00      	cmp	r3, #0
   80b98:	d009      	beq.n	80bae <pio_toggle_pin+0x42>
		// Value to be driven on the I/O line: 0.
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   80b9a:	687b      	ldr	r3, [r7, #4]
   80b9c:	f003 031f 	and.w	r3, r3, #31
   80ba0:	2201      	movs	r2, #1
   80ba2:	fa02 f303 	lsl.w	r3, r2, r3
   80ba6:	461a      	mov	r2, r3
   80ba8:	68fb      	ldr	r3, [r7, #12]
   80baa:	635a      	str	r2, [r3, #52]	; 0x34
   80bac:	e008      	b.n	80bc0 <pio_toggle_pin+0x54>
	} else {
		// Value to be driven on the I/O line: 1.
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   80bae:	687b      	ldr	r3, [r7, #4]
   80bb0:	f003 031f 	and.w	r3, r3, #31
   80bb4:	2201      	movs	r2, #1
   80bb6:	fa02 f303 	lsl.w	r3, r2, r3
   80bba:	461a      	mov	r2, r3
   80bbc:	68fb      	ldr	r3, [r7, #12]
   80bbe:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
   80bc0:	3714      	adds	r7, #20
   80bc2:	46bd      	mov	sp, r7
   80bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
   80bc8:	4770      	bx	lr
   80bca:	bf00      	nop

00080bcc <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80bcc:	b590      	push	{r4, r7, lr}
   80bce:	b087      	sub	sp, #28
   80bd0:	af02      	add	r7, sp, #8
   80bd2:	6078      	str	r0, [r7, #4]
   80bd4:	6039      	str	r1, [r7, #0]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80bd6:	687b      	ldr	r3, [r7, #4]
   80bd8:	095b      	lsrs	r3, r3, #5
   80bda:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80bde:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80be2:	025b      	lsls	r3, r3, #9
   80be4:	60fb      	str	r3, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80be6:	683b      	ldr	r3, [r7, #0]
   80be8:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   80bec:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80bf0:	d048      	beq.n	80c84 <pio_configure_pin+0xb8>
   80bf2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80bf6:	d806      	bhi.n	80c06 <pio_configure_pin+0x3a>
   80bf8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80bfc:	d00a      	beq.n	80c14 <pio_configure_pin+0x48>
   80bfe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80c02:	d023      	beq.n	80c4c <pio_configure_pin+0x80>
   80c04:	e070      	b.n	80ce8 <pio_configure_pin+0x11c>
   80c06:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80c0a:	d047      	beq.n	80c9c <pio_configure_pin+0xd0>
   80c0c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80c10:	d044      	beq.n	80c9c <pio_configure_pin+0xd0>
   80c12:	e069      	b.n	80ce8 <pio_configure_pin+0x11c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80c14:	687b      	ldr	r3, [r7, #4]
   80c16:	f003 031f 	and.w	r3, r3, #31
   80c1a:	2201      	movs	r2, #1
   80c1c:	fa02 f303 	lsl.w	r3, r2, r3
   80c20:	68f8      	ldr	r0, [r7, #12]
   80c22:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80c26:	461a      	mov	r2, r3
   80c28:	4b33      	ldr	r3, [pc, #204]	; (80cf8 <pio_configure_pin+0x12c>)
   80c2a:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   80c2c:	687b      	ldr	r3, [r7, #4]
   80c2e:	f003 031f 	and.w	r3, r3, #31
   80c32:	2201      	movs	r2, #1
   80c34:	fa02 f303 	lsl.w	r3, r2, r3
   80c38:	461a      	mov	r2, r3
   80c3a:	683b      	ldr	r3, [r7, #0]
   80c3c:	f003 0301 	and.w	r3, r3, #1
   80c40:	68f8      	ldr	r0, [r7, #12]
   80c42:	4611      	mov	r1, r2
   80c44:	461a      	mov	r2, r3
   80c46:	4b2d      	ldr	r3, [pc, #180]	; (80cfc <pio_configure_pin+0x130>)
   80c48:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   80c4a:	e04f      	b.n	80cec <pio_configure_pin+0x120>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80c4c:	687b      	ldr	r3, [r7, #4]
   80c4e:	f003 031f 	and.w	r3, r3, #31
   80c52:	2201      	movs	r2, #1
   80c54:	fa02 f303 	lsl.w	r3, r2, r3
   80c58:	68f8      	ldr	r0, [r7, #12]
   80c5a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80c5e:	461a      	mov	r2, r3
   80c60:	4b25      	ldr	r3, [pc, #148]	; (80cf8 <pio_configure_pin+0x12c>)
   80c62:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   80c64:	687b      	ldr	r3, [r7, #4]
   80c66:	f003 031f 	and.w	r3, r3, #31
   80c6a:	2201      	movs	r2, #1
   80c6c:	fa02 f303 	lsl.w	r3, r2, r3
   80c70:	461a      	mov	r2, r3
   80c72:	683b      	ldr	r3, [r7, #0]
   80c74:	f003 0301 	and.w	r3, r3, #1
   80c78:	68f8      	ldr	r0, [r7, #12]
   80c7a:	4611      	mov	r1, r2
   80c7c:	461a      	mov	r2, r3
   80c7e:	4b1f      	ldr	r3, [pc, #124]	; (80cfc <pio_configure_pin+0x130>)
   80c80:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   80c82:	e033      	b.n	80cec <pio_configure_pin+0x120>
				(ul_flags & PIO_PULLUP));
		break;
#     endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80c84:	687b      	ldr	r3, [r7, #4]
   80c86:	f003 031f 	and.w	r3, r3, #31
   80c8a:	2201      	movs	r2, #1
   80c8c:	fa02 f303 	lsl.w	r3, r2, r3
   80c90:	68f8      	ldr	r0, [r7, #12]
   80c92:	4619      	mov	r1, r3
   80c94:	683a      	ldr	r2, [r7, #0]
   80c96:	4b1a      	ldr	r3, [pc, #104]	; (80d00 <pio_configure_pin+0x134>)
   80c98:	4798      	blx	r3
		break;
   80c9a:	e027      	b.n	80cec <pio_configure_pin+0x120>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80c9c:	687b      	ldr	r3, [r7, #4]
   80c9e:	f003 031f 	and.w	r3, r3, #31
   80ca2:	2201      	movs	r2, #1
   80ca4:	fa02 f303 	lsl.w	r3, r2, r3
   80ca8:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80caa:	683b      	ldr	r3, [r7, #0]
   80cac:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80cb0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80cb4:	bf14      	ite	ne
   80cb6:	2300      	movne	r3, #0
   80cb8:	2301      	moveq	r3, #1
   80cba:	b2db      	uxtb	r3, r3
   80cbc:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   80cbe:	683b      	ldr	r3, [r7, #0]
   80cc0:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80cc4:	2b00      	cmp	r3, #0
   80cc6:	bf0c      	ite	eq
   80cc8:	2300      	moveq	r3, #0
   80cca:	2301      	movne	r3, #1
   80ccc:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   80cce:	6838      	ldr	r0, [r7, #0]
   80cd0:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80cd4:	2800      	cmp	r0, #0
   80cd6:	bf0c      	ite	eq
   80cd8:	2000      	moveq	r0, #0
   80cda:	2001      	movne	r0, #1
   80cdc:	b2c0      	uxtb	r0, r0
   80cde:	9000      	str	r0, [sp, #0]
   80ce0:	68f8      	ldr	r0, [r7, #12]
   80ce2:	4c08      	ldr	r4, [pc, #32]	; (80d04 <pio_configure_pin+0x138>)
   80ce4:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80ce6:	e001      	b.n	80cec <pio_configure_pin+0x120>

	default:
		return 0;
   80ce8:	2300      	movs	r3, #0
   80cea:	e000      	b.n	80cee <pio_configure_pin+0x122>
	}

	return 1;
   80cec:	2301      	movs	r3, #1
}
   80cee:	4618      	mov	r0, r3
   80cf0:	3714      	adds	r7, #20
   80cf2:	46bd      	mov	sp, r7
   80cf4:	bd90      	pop	{r4, r7, pc}
   80cf6:	bf00      	nop
   80cf8:	00080959 	.word	0x00080959
   80cfc:	0008092d 	.word	0x0008092d
   80d00:	000809d9 	.word	0x000809d9
   80d04:	00080a55 	.word	0x00080a55

00080d08 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80d08:	b580      	push	{r7, lr}
   80d0a:	b084      	sub	sp, #16
   80d0c:	af00      	add	r7, sp, #0
   80d0e:	6078      	str	r0, [r7, #4]
   80d10:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80d12:	6878      	ldr	r0, [r7, #4]
   80d14:	4b22      	ldr	r3, [pc, #136]	; (80da0 <pio_handler_process+0x98>)
   80d16:	4798      	blx	r3
   80d18:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
   80d1a:	6878      	ldr	r0, [r7, #4]
   80d1c:	4b21      	ldr	r3, [pc, #132]	; (80da4 <pio_handler_process+0x9c>)
   80d1e:	4798      	blx	r3
   80d20:	4603      	mov	r3, r0
   80d22:	68fa      	ldr	r2, [r7, #12]
   80d24:	4013      	ands	r3, r2
   80d26:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
   80d28:	68fb      	ldr	r3, [r7, #12]
   80d2a:	2b00      	cmp	r3, #0
   80d2c:	d035      	beq.n	80d9a <pio_handler_process+0x92>
		/* Find triggering source */
		i = 0;
   80d2e:	2300      	movs	r3, #0
   80d30:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
   80d32:	e02f      	b.n	80d94 <pio_handler_process+0x8c>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80d34:	4a1c      	ldr	r2, [pc, #112]	; (80da8 <pio_handler_process+0xa0>)
   80d36:	68bb      	ldr	r3, [r7, #8]
   80d38:	011b      	lsls	r3, r3, #4
   80d3a:	4413      	add	r3, r2
   80d3c:	681a      	ldr	r2, [r3, #0]
   80d3e:	683b      	ldr	r3, [r7, #0]
   80d40:	429a      	cmp	r2, r3
   80d42:	d124      	bne.n	80d8e <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80d44:	4a18      	ldr	r2, [pc, #96]	; (80da8 <pio_handler_process+0xa0>)
   80d46:	68bb      	ldr	r3, [r7, #8]
   80d48:	011b      	lsls	r3, r3, #4
   80d4a:	4413      	add	r3, r2
   80d4c:	685a      	ldr	r2, [r3, #4]
   80d4e:	68fb      	ldr	r3, [r7, #12]
   80d50:	4013      	ands	r3, r2
   80d52:	2b00      	cmp	r3, #0
   80d54:	d01b      	beq.n	80d8e <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80d56:	4a14      	ldr	r2, [pc, #80]	; (80da8 <pio_handler_process+0xa0>)
   80d58:	68bb      	ldr	r3, [r7, #8]
   80d5a:	011b      	lsls	r3, r3, #4
   80d5c:	4413      	add	r3, r2
   80d5e:	3308      	adds	r3, #8
   80d60:	685b      	ldr	r3, [r3, #4]
   80d62:	4911      	ldr	r1, [pc, #68]	; (80da8 <pio_handler_process+0xa0>)
   80d64:	68ba      	ldr	r2, [r7, #8]
   80d66:	0112      	lsls	r2, r2, #4
   80d68:	440a      	add	r2, r1
   80d6a:	6811      	ldr	r1, [r2, #0]
   80d6c:	480e      	ldr	r0, [pc, #56]	; (80da8 <pio_handler_process+0xa0>)
   80d6e:	68ba      	ldr	r2, [r7, #8]
   80d70:	0112      	lsls	r2, r2, #4
   80d72:	4402      	add	r2, r0
   80d74:	6852      	ldr	r2, [r2, #4]
   80d76:	4608      	mov	r0, r1
   80d78:	4611      	mov	r1, r2
   80d7a:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80d7c:	4a0a      	ldr	r2, [pc, #40]	; (80da8 <pio_handler_process+0xa0>)
   80d7e:	68bb      	ldr	r3, [r7, #8]
   80d80:	011b      	lsls	r3, r3, #4
   80d82:	4413      	add	r3, r2
   80d84:	685b      	ldr	r3, [r3, #4]
   80d86:	43db      	mvns	r3, r3
   80d88:	68fa      	ldr	r2, [r7, #12]
   80d8a:	4013      	ands	r3, r2
   80d8c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
   80d8e:	68bb      	ldr	r3, [r7, #8]
   80d90:	3301      	adds	r3, #1
   80d92:	60bb      	str	r3, [r7, #8]

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80d94:	68fb      	ldr	r3, [r7, #12]
   80d96:	2b00      	cmp	r3, #0
   80d98:	d1cc      	bne.n	80d34 <pio_handler_process+0x2c>
				}
			}
			i++;
		}
	}
}
   80d9a:	3710      	adds	r7, #16
   80d9c:	46bd      	mov	sp, r7
   80d9e:	bd80      	pop	{r7, pc}
   80da0:	00080ad5 	.word	0x00080ad5
   80da4:	00080aed 	.word	0x00080aed
   80da8:	20070454 	.word	0x20070454

00080dac <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80dac:	b580      	push	{r7, lr}
   80dae:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
   80db0:	4802      	ldr	r0, [pc, #8]	; (80dbc <PIOA_Handler+0x10>)
   80db2:	210b      	movs	r1, #11
   80db4:	4b02      	ldr	r3, [pc, #8]	; (80dc0 <PIOA_Handler+0x14>)
   80db6:	4798      	blx	r3
}
   80db8:	bd80      	pop	{r7, pc}
   80dba:	bf00      	nop
   80dbc:	400e0e00 	.word	0x400e0e00
   80dc0:	00080d09 	.word	0x00080d09

00080dc4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80dc4:	b580      	push	{r7, lr}
   80dc6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
   80dc8:	4802      	ldr	r0, [pc, #8]	; (80dd4 <PIOB_Handler+0x10>)
   80dca:	210c      	movs	r1, #12
   80dcc:	4b02      	ldr	r3, [pc, #8]	; (80dd8 <PIOB_Handler+0x14>)
   80dce:	4798      	blx	r3
}
   80dd0:	bd80      	pop	{r7, pc}
   80dd2:	bf00      	nop
   80dd4:	400e1000 	.word	0x400e1000
   80dd8:	00080d09 	.word	0x00080d09

00080ddc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80ddc:	b580      	push	{r7, lr}
   80dde:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
   80de0:	4802      	ldr	r0, [pc, #8]	; (80dec <PIOC_Handler+0x10>)
   80de2:	210d      	movs	r1, #13
   80de4:	4b02      	ldr	r3, [pc, #8]	; (80df0 <PIOC_Handler+0x14>)
   80de6:	4798      	blx	r3
}
   80de8:	bd80      	pop	{r7, pc}
   80dea:	bf00      	nop
   80dec:	400e1200 	.word	0x400e1200
   80df0:	00080d09 	.word	0x00080d09

00080df4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80df4:	b580      	push	{r7, lr}
   80df6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
   80df8:	4802      	ldr	r0, [pc, #8]	; (80e04 <PIOD_Handler+0x10>)
   80dfa:	210e      	movs	r1, #14
   80dfc:	4b02      	ldr	r3, [pc, #8]	; (80e08 <PIOD_Handler+0x14>)
   80dfe:	4798      	blx	r3
}
   80e00:	bd80      	pop	{r7, pc}
   80e02:	bf00      	nop
   80e04:	400e1400 	.word	0x400e1400
   80e08:	00080d09 	.word	0x00080d09

00080e0c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   80e0c:	b480      	push	{r7}
   80e0e:	b085      	sub	sp, #20
   80e10:	af00      	add	r7, sp, #0
   80e12:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80e14:	4b1d      	ldr	r3, [pc, #116]	; (80e8c <pmc_switch_mck_to_pllack+0x80>)
   80e16:	4a1d      	ldr	r2, [pc, #116]	; (80e8c <pmc_switch_mck_to_pllack+0x80>)
   80e18:	6b12      	ldr	r2, [r2, #48]	; 0x30
   80e1a:	f022 0170 	bic.w	r1, r2, #112	; 0x70
   80e1e:	687a      	ldr	r2, [r7, #4]
   80e20:	430a      	orrs	r2, r1
   80e22:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80e24:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e28:	60fb      	str	r3, [r7, #12]
   80e2a:	e007      	b.n	80e3c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80e2c:	68fb      	ldr	r3, [r7, #12]
   80e2e:	2b00      	cmp	r3, #0
   80e30:	d101      	bne.n	80e36 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   80e32:	2301      	movs	r3, #1
   80e34:	e023      	b.n	80e7e <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   80e36:	68fb      	ldr	r3, [r7, #12]
   80e38:	3b01      	subs	r3, #1
   80e3a:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80e3c:	4b13      	ldr	r3, [pc, #76]	; (80e8c <pmc_switch_mck_to_pllack+0x80>)
   80e3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80e40:	f003 0308 	and.w	r3, r3, #8
   80e44:	2b00      	cmp	r3, #0
   80e46:	d0f1      	beq.n	80e2c <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80e48:	4b10      	ldr	r3, [pc, #64]	; (80e8c <pmc_switch_mck_to_pllack+0x80>)
   80e4a:	4a10      	ldr	r2, [pc, #64]	; (80e8c <pmc_switch_mck_to_pllack+0x80>)
   80e4c:	6b12      	ldr	r2, [r2, #48]	; 0x30
   80e4e:	f022 0203 	bic.w	r2, r2, #3
   80e52:	f042 0202 	orr.w	r2, r2, #2
   80e56:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80e58:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e5c:	60fb      	str	r3, [r7, #12]
   80e5e:	e007      	b.n	80e70 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80e60:	68fb      	ldr	r3, [r7, #12]
   80e62:	2b00      	cmp	r3, #0
   80e64:	d101      	bne.n	80e6a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   80e66:	2301      	movs	r3, #1
   80e68:	e009      	b.n	80e7e <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   80e6a:	68fb      	ldr	r3, [r7, #12]
   80e6c:	3b01      	subs	r3, #1
   80e6e:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80e70:	4b06      	ldr	r3, [pc, #24]	; (80e8c <pmc_switch_mck_to_pllack+0x80>)
   80e72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80e74:	f003 0308 	and.w	r3, r3, #8
   80e78:	2b00      	cmp	r3, #0
   80e7a:	d0f1      	beq.n	80e60 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80e7c:	2300      	movs	r3, #0
}
   80e7e:	4618      	mov	r0, r3
   80e80:	3714      	adds	r7, #20
   80e82:	46bd      	mov	sp, r7
   80e84:	f85d 7b04 	ldr.w	r7, [sp], #4
   80e88:	4770      	bx	lr
   80e8a:	bf00      	nop
   80e8c:	400e0600 	.word	0x400e0600

00080e90 <pmc_switch_sclk_to_32kxtal>:
 * power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   80e90:	b480      	push	{r7}
   80e92:	b083      	sub	sp, #12
   80e94:	af00      	add	r7, sp, #0
   80e96:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   80e98:	687b      	ldr	r3, [r7, #4]
   80e9a:	2b01      	cmp	r3, #1
   80e9c:	d107      	bne.n	80eae <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY(SUPC_KEY_VALUE) |
   80e9e:	4a0a      	ldr	r2, [pc, #40]	; (80ec8 <pmc_switch_sclk_to_32kxtal+0x38>)
   80ea0:	4b09      	ldr	r3, [pc, #36]	; (80ec8 <pmc_switch_sclk_to_32kxtal+0x38>)
   80ea2:	689b      	ldr	r3, [r3, #8]
   80ea4:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   80ea8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   80eac:	6093      	str	r3, [r2, #8]
				SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR |= SUPC_CR_KEY(SUPC_KEY_VALUE) | SUPC_CR_XTALSEL;
   80eae:	4a06      	ldr	r2, [pc, #24]	; (80ec8 <pmc_switch_sclk_to_32kxtal+0x38>)
   80eb0:	4b05      	ldr	r3, [pc, #20]	; (80ec8 <pmc_switch_sclk_to_32kxtal+0x38>)
   80eb2:	681b      	ldr	r3, [r3, #0]
   80eb4:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   80eb8:	f043 0308 	orr.w	r3, r3, #8
   80ebc:	6013      	str	r3, [r2, #0]
}
   80ebe:	370c      	adds	r7, #12
   80ec0:	46bd      	mov	sp, r7
   80ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
   80ec6:	4770      	bx	lr
   80ec8:	400e1a10 	.word	0x400e1a10

00080ecc <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   80ecc:	b480      	push	{r7}
   80ece:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   80ed0:	4b09      	ldr	r3, [pc, #36]	; (80ef8 <pmc_osc_is_ready_32kxtal+0x2c>)
   80ed2:	695b      	ldr	r3, [r3, #20]
   80ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   80ed8:	2b00      	cmp	r3, #0
   80eda:	d007      	beq.n	80eec <pmc_osc_is_ready_32kxtal+0x20>
   80edc:	4b07      	ldr	r3, [pc, #28]	; (80efc <pmc_osc_is_ready_32kxtal+0x30>)
   80ede:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80ee0:	f003 0380 	and.w	r3, r3, #128	; 0x80
   80ee4:	2b00      	cmp	r3, #0
   80ee6:	d001      	beq.n	80eec <pmc_osc_is_ready_32kxtal+0x20>
   80ee8:	2301      	movs	r3, #1
   80eea:	e000      	b.n	80eee <pmc_osc_is_ready_32kxtal+0x22>
   80eec:	2300      	movs	r3, #0
}
   80eee:	4618      	mov	r0, r3
   80ef0:	46bd      	mov	sp, r7
   80ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
   80ef6:	4770      	bx	lr
   80ef8:	400e1a10 	.word	0x400e1a10
   80efc:	400e0600 	.word	0x400e0600

00080f00 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   80f00:	b480      	push	{r7}
   80f02:	b085      	sub	sp, #20
   80f04:	af00      	add	r7, sp, #0
   80f06:	6078      	str	r0, [r7, #4]
	uint32_t ul_needXTEN = 0;
   80f08:	2300      	movs	r3, #0
   80f0a:	60fb      	str	r3, [r7, #12]

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
   80f0c:	4b21      	ldr	r3, [pc, #132]	; (80f94 <pmc_switch_mainck_to_fastrc+0x94>)
   80f0e:	6a1b      	ldr	r3, [r3, #32]
   80f10:	f003 0301 	and.w	r3, r3, #1
   80f14:	2b00      	cmp	r3, #0
   80f16:	d00e      	beq.n	80f36 <pmc_switch_mainck_to_fastrc+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   80f18:	4a1e      	ldr	r2, [pc, #120]	; (80f94 <pmc_switch_mainck_to_fastrc+0x94>)
   80f1a:	4b1e      	ldr	r3, [pc, #120]	; (80f94 <pmc_switch_mainck_to_fastrc+0x94>)
   80f1c:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
   80f1e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80f22:	f023 0378 	bic.w	r3, r3, #120	; 0x78
   80f26:	6879      	ldr	r1, [r7, #4]
   80f28:	430b      	orrs	r3, r1
   80f2a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80f2e:	f043 0308 	orr.w	r3, r3, #8
{
	uint32_t ul_needXTEN = 0;

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   80f32:	6213      	str	r3, [r2, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   80f34:	e00b      	b.n	80f4e <pmc_switch_mainck_to_fastrc+0x4e>
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
   80f36:	2301      	movs	r3, #1
   80f38:	60fb      	str	r3, [r7, #12]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   80f3a:	4a16      	ldr	r2, [pc, #88]	; (80f94 <pmc_switch_mainck_to_fastrc+0x94>)
   80f3c:	4b15      	ldr	r3, [pc, #84]	; (80f94 <pmc_switch_mainck_to_fastrc+0x94>)
   80f3e:	6a19      	ldr	r1, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
   80f40:	4b15      	ldr	r3, [pc, #84]	; (80f98 <pmc_switch_mainck_to_fastrc+0x98>)
   80f42:	400b      	ands	r3, r1
   80f44:	6879      	ldr	r1, [r7, #4]
   80f46:	4319      	orrs	r1, r3
   80f48:	4b14      	ldr	r3, [pc, #80]	; (80f9c <pmc_switch_mainck_to_fastrc+0x9c>)
   80f4a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   80f4c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   80f4e:	bf00      	nop
   80f50:	4b10      	ldr	r3, [pc, #64]	; (80f94 <pmc_switch_mainck_to_fastrc+0x94>)
   80f52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80f54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   80f58:	2b00      	cmp	r3, #0
   80f5a:	d0f9      	beq.n	80f50 <pmc_switch_mainck_to_fastrc+0x50>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | PMC_CKGR_MOR_KEY_VALUE;
   80f5c:	4a0d      	ldr	r2, [pc, #52]	; (80f94 <pmc_switch_mainck_to_fastrc+0x94>)
   80f5e:	4b0d      	ldr	r3, [pc, #52]	; (80f94 <pmc_switch_mainck_to_fastrc+0x94>)
   80f60:	6a1b      	ldr	r3, [r3, #32]
   80f62:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   80f66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   80f6a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80f6e:	6213      	str	r3, [r2, #32]

	/* Disable xtal oscillator */
	if (ul_needXTEN) {
   80f70:	68fb      	ldr	r3, [r7, #12]
   80f72:	2b00      	cmp	r3, #0
   80f74:	d009      	beq.n	80f8a <pmc_switch_mainck_to_fastrc+0x8a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80f76:	4a07      	ldr	r2, [pc, #28]	; (80f94 <pmc_switch_mainck_to_fastrc+0x94>)
   80f78:	4b06      	ldr	r3, [pc, #24]	; (80f94 <pmc_switch_mainck_to_fastrc+0x94>)
   80f7a:	6a1b      	ldr	r3, [r3, #32]
   80f7c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80f80:	f023 0301 	bic.w	r3, r3, #1
   80f84:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80f88:	6213      	str	r3, [r2, #32]
				PMC_CKGR_MOR_KEY_VALUE;
	}
}
   80f8a:	3714      	adds	r7, #20
   80f8c:	46bd      	mov	sp, r7
   80f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
   80f92:	4770      	bx	lr
   80f94:	400e0600 	.word	0x400e0600
   80f98:	ffc8c086 	.word	0xffc8c086
   80f9c:	00373f09 	.word	0x00373f09

00080fa0 <pmc_switch_mainck_to_xtal>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass)
{
   80fa0:	b480      	push	{r7}
   80fa2:	b083      	sub	sp, #12
   80fa4:	af00      	add	r7, sp, #0
   80fa6:	6078      	str	r0, [r7, #4]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80fa8:	687b      	ldr	r3, [r7, #4]
   80faa:	2b00      	cmp	r3, #0
   80fac:	d008      	beq.n	80fc0 <pmc_switch_mainck_to_xtal+0x20>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80fae:	4912      	ldr	r1, [pc, #72]	; (80ff8 <pmc_switch_mainck_to_xtal+0x58>)
   80fb0:	4b11      	ldr	r3, [pc, #68]	; (80ff8 <pmc_switch_mainck_to_xtal+0x58>)
   80fb2:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   80fb4:	4a11      	ldr	r2, [pc, #68]	; (80ffc <pmc_switch_mainck_to_xtal+0x5c>)
   80fb6:	401a      	ands	r2, r3
   80fb8:	4b11      	ldr	r3, [pc, #68]	; (81000 <pmc_switch_mainck_to_xtal+0x60>)
   80fba:	4313      	orrs	r3, r2
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80fbc:	620b      	str	r3, [r1, #32]
   80fbe:	e016      	b.n	80fee <pmc_switch_mainck_to_xtal+0x4e>
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80fc0:	490d      	ldr	r1, [pc, #52]	; (80ff8 <pmc_switch_mainck_to_xtal+0x58>)
   80fc2:	4b0d      	ldr	r3, [pc, #52]	; (80ff8 <pmc_switch_mainck_to_xtal+0x58>)
   80fc4:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   80fc6:	4a0f      	ldr	r2, [pc, #60]	; (81004 <pmc_switch_mainck_to_xtal+0x64>)
   80fc8:	401a      	ands	r2, r3
   80fca:	4b0f      	ldr	r3, [pc, #60]	; (81008 <pmc_switch_mainck_to_xtal+0x68>)
   80fcc:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80fce:	620b      	str	r3, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80fd0:	bf00      	nop
   80fd2:	4b09      	ldr	r3, [pc, #36]	; (80ff8 <pmc_switch_mainck_to_xtal+0x58>)
   80fd4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80fd6:	f003 0301 	and.w	r3, r3, #1
   80fda:	2b00      	cmp	r3, #0
   80fdc:	d0f9      	beq.n	80fd2 <pmc_switch_mainck_to_xtal+0x32>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   80fde:	4a06      	ldr	r2, [pc, #24]	; (80ff8 <pmc_switch_mainck_to_xtal+0x58>)
   80fe0:	4b05      	ldr	r3, [pc, #20]	; (80ff8 <pmc_switch_mainck_to_xtal+0x58>)
   80fe2:	6a1b      	ldr	r3, [r3, #32]
   80fe4:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80fe8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80fec:	6213      	str	r3, [r2, #32]
	}
}
   80fee:	370c      	adds	r7, #12
   80ff0:	46bd      	mov	sp, r7
   80ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
   80ff6:	4770      	bx	lr
   80ff8:	400e0600 	.word	0x400e0600
   80ffc:	fec8fffc 	.word	0xfec8fffc
   81000:	01370002 	.word	0x01370002
   81004:	ffc8c0fc 	.word	0xffc8c0fc
   81008:	00373f01 	.word	0x00373f01

0008100c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   8100c:	b480      	push	{r7}
   8100e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81010:	4b04      	ldr	r3, [pc, #16]	; (81024 <pmc_osc_is_ready_mainck+0x18>)
   81012:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81014:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   81018:	4618      	mov	r0, r3
   8101a:	46bd      	mov	sp, r7
   8101c:	f85d 7b04 	ldr.w	r7, [sp], #4
   81020:	4770      	bx	lr
   81022:	bf00      	nop
   81024:	400e0600 	.word	0x400e0600

00081028 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   81028:	b480      	push	{r7}
   8102a:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   8102c:	4b03      	ldr	r3, [pc, #12]	; (8103c <pmc_disable_pllack+0x14>)
   8102e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81032:	629a      	str	r2, [r3, #40]	; 0x28
}
   81034:	46bd      	mov	sp, r7
   81036:	f85d 7b04 	ldr.w	r7, [sp], #4
   8103a:	4770      	bx	lr
   8103c:	400e0600 	.word	0x400e0600

00081040 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   81040:	b480      	push	{r7}
   81042:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81044:	4b04      	ldr	r3, [pc, #16]	; (81058 <pmc_is_locked_pllack+0x18>)
   81046:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81048:	f003 0302 	and.w	r3, r3, #2
}
   8104c:	4618      	mov	r0, r3
   8104e:	46bd      	mov	sp, r7
   81050:	f85d 7b04 	ldr.w	r7, [sp], #4
   81054:	4770      	bx	lr
   81056:	bf00      	nop
   81058:	400e0600 	.word	0x400e0600

0008105c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   8105c:	b480      	push	{r7}
   8105e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   81060:	4b04      	ldr	r3, [pc, #16]	; (81074 <pmc_is_locked_upll+0x18>)
   81062:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81064:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   81068:	4618      	mov	r0, r3
   8106a:	46bd      	mov	sp, r7
   8106c:	f85d 7b04 	ldr.w	r7, [sp], #4
   81070:	4770      	bx	lr
   81072:	bf00      	nop
   81074:	400e0600 	.word	0x400e0600

00081078 <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
   81078:	b480      	push	{r7}
   8107a:	b083      	sub	sp, #12
   8107c:	af00      	add	r7, sp, #0
   8107e:	6078      	str	r0, [r7, #4]
   81080:	460b      	mov	r3, r1
   81082:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
   81084:	887b      	ldrh	r3, [r7, #2]
   81086:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
   8108a:	687b      	ldr	r3, [r7, #4]
   8108c:	601a      	str	r2, [r3, #0]
#endif
	return 0;
   8108e:	2300      	movs	r3, #0
}
   81090:	4618      	mov	r0, r3
   81092:	370c      	adds	r7, #12
   81094:	46bd      	mov	sp, r7
   81096:	f85d 7b04 	ldr.w	r7, [sp], #4
   8109a:	4770      	bx	lr

0008109c <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
   8109c:	b480      	push	{r7}
   8109e:	b085      	sub	sp, #20
   810a0:	af00      	add	r7, sp, #0
   810a2:	6078      	str	r0, [r7, #4]
   810a4:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
   810a6:	687b      	ldr	r3, [r7, #4]
   810a8:	681b      	ldr	r3, [r3, #0]
   810aa:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
   810ac:	68fa      	ldr	r2, [r7, #12]
   810ae:	683b      	ldr	r3, [r7, #0]
   810b0:	4313      	orrs	r3, r2
   810b2:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM)
	temp |= g_wobits_in_rtt_mr;
#endif
	p_rtt->RTT_MR = temp;
   810b4:	687b      	ldr	r3, [r7, #4]
   810b6:	68fa      	ldr	r2, [r7, #12]
   810b8:	601a      	str	r2, [r3, #0]
}
   810ba:	3714      	adds	r7, #20
   810bc:	46bd      	mov	sp, r7
   810be:	f85d 7b04 	ldr.w	r7, [sp], #4
   810c2:	4770      	bx	lr

000810c4 <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
   810c4:	b480      	push	{r7}
   810c6:	b085      	sub	sp, #20
   810c8:	af00      	add	r7, sp, #0
   810ca:	6078      	str	r0, [r7, #4]
   810cc:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
   810ce:	2300      	movs	r3, #0
   810d0:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
   810d2:	687b      	ldr	r3, [r7, #4]
   810d4:	681b      	ldr	r3, [r3, #0]
   810d6:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
   810d8:	683b      	ldr	r3, [r7, #0]
   810da:	43db      	mvns	r3, r3
   810dc:	68fa      	ldr	r2, [r7, #12]
   810de:	4013      	ands	r3, r2
   810e0:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM)
	temp |= g_wobits_in_rtt_mr;
#endif
	p_rtt->RTT_MR = temp;
   810e2:	687b      	ldr	r3, [r7, #4]
   810e4:	68fa      	ldr	r2, [r7, #12]
   810e6:	601a      	str	r2, [r3, #0]
}
   810e8:	3714      	adds	r7, #20
   810ea:	46bd      	mov	sp, r7
   810ec:	f85d 7b04 	ldr.w	r7, [sp], #4
   810f0:	4770      	bx	lr
   810f2:	bf00      	nop

000810f4 <rtt_read_timer_value>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
   810f4:	b480      	push	{r7}
   810f6:	b083      	sub	sp, #12
   810f8:	af00      	add	r7, sp, #0
   810fa:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_VR;
   810fc:	687b      	ldr	r3, [r7, #4]
   810fe:	689b      	ldr	r3, [r3, #8]
}
   81100:	4618      	mov	r0, r3
   81102:	370c      	adds	r7, #12
   81104:	46bd      	mov	sp, r7
   81106:	f85d 7b04 	ldr.w	r7, [sp], #4
   8110a:	4770      	bx	lr

0008110c <rtt_get_status>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
   8110c:	b480      	push	{r7}
   8110e:	b083      	sub	sp, #12
   81110:	af00      	add	r7, sp, #0
   81112:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
   81114:	687b      	ldr	r3, [r7, #4]
   81116:	68db      	ldr	r3, [r3, #12]
}
   81118:	4618      	mov	r0, r3
   8111a:	370c      	adds	r7, #12
   8111c:	46bd      	mov	sp, r7
   8111e:	f85d 7b04 	ldr.w	r7, [sp], #4
   81122:	4770      	bx	lr

00081124 <rtt_write_alarm_time>:
 *
 * \retval 0 Configuration is done.
 * \retval 1 Parameter error.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
   81124:	b580      	push	{r7, lr}
   81126:	b084      	sub	sp, #16
   81128:	af00      	add	r7, sp, #0
   8112a:	6078      	str	r0, [r7, #4]
   8112c:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	if (ul_alarm_time == 0) {
   8112e:	683b      	ldr	r3, [r7, #0]
   81130:	2b00      	cmp	r3, #0
   81132:	d101      	bne.n	81138 <rtt_write_alarm_time+0x14>
		return 1;
   81134:	2301      	movs	r3, #1
   81136:	e016      	b.n	81166 <rtt_write_alarm_time+0x42>
	}

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
   81138:	687b      	ldr	r3, [r7, #4]
   8113a:	681b      	ldr	r3, [r3, #0]
   8113c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   81140:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
   81142:	480b      	ldr	r0, [pc, #44]	; (81170 <rtt_write_alarm_time+0x4c>)
   81144:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   81148:	4b0a      	ldr	r3, [pc, #40]	; (81174 <rtt_write_alarm_time+0x50>)
   8114a:	4798      	blx	r3

	/* Alarm time = ALMV + 1 */
	p_rtt->RTT_AR = ul_alarm_time - 1;
   8114c:	683b      	ldr	r3, [r7, #0]
   8114e:	1e5a      	subs	r2, r3, #1
   81150:	687b      	ldr	r3, [r7, #4]
   81152:	605a      	str	r2, [r3, #4]

	if (flag) {
   81154:	68fb      	ldr	r3, [r7, #12]
   81156:	2b00      	cmp	r3, #0
   81158:	d004      	beq.n	81164 <rtt_write_alarm_time+0x40>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
   8115a:	4805      	ldr	r0, [pc, #20]	; (81170 <rtt_write_alarm_time+0x4c>)
   8115c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   81160:	4b05      	ldr	r3, [pc, #20]	; (81178 <rtt_write_alarm_time+0x54>)
   81162:	4798      	blx	r3
	}

	return 0;
   81164:	2300      	movs	r3, #0
}
   81166:	4618      	mov	r0, r3
   81168:	3710      	adds	r7, #16
   8116a:	46bd      	mov	sp, r7
   8116c:	bd80      	pop	{r7, pc}
   8116e:	bf00      	nop
   81170:	400e1a30 	.word	0x400e1a30
   81174:	000810c5 	.word	0x000810c5
   81178:	0008109d 	.word	0x0008109d

0008117c <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
   8117c:	b480      	push	{r7}
   8117e:	b083      	sub	sp, #12
   81180:	af00      	add	r7, sp, #0
   81182:	6078      	str	r0, [r7, #4]
   81184:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
   81186:	687b      	ldr	r3, [r7, #4]
   81188:	683a      	ldr	r2, [r7, #0]
   8118a:	60da      	str	r2, [r3, #12]
}
   8118c:	370c      	adds	r7, #12
   8118e:	46bd      	mov	sp, r7
   81190:	f85d 7b04 	ldr.w	r7, [sp], #4
   81194:	4770      	bx	lr
   81196:	bf00      	nop

00081198 <usart_get_interrupt_mask>:
 * \param p_usart Pointer to a USART peripheral.
 *
 * \return The interrupt mask value.
 */
uint32_t usart_get_interrupt_mask(Usart *p_usart)
{
   81198:	b480      	push	{r7}
   8119a:	b083      	sub	sp, #12
   8119c:	af00      	add	r7, sp, #0
   8119e:	6078      	str	r0, [r7, #4]
	return p_usart->US_IMR;
   811a0:	687b      	ldr	r3, [r7, #4]
   811a2:	691b      	ldr	r3, [r3, #16]
}
   811a4:	4618      	mov	r0, r3
   811a6:	370c      	adds	r7, #12
   811a8:	46bd      	mov	sp, r7
   811aa:	f85d 7b04 	ldr.w	r7, [sp], #4
   811ae:	4770      	bx	lr

000811b0 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
   811b0:	b480      	push	{r7}
   811b2:	b083      	sub	sp, #12
   811b4:	af00      	add	r7, sp, #0
   811b6:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
   811b8:	687b      	ldr	r3, [r7, #4]
   811ba:	695b      	ldr	r3, [r3, #20]
}
   811bc:	4618      	mov	r0, r3
   811be:	370c      	adds	r7, #12
   811c0:	46bd      	mov	sp, r7
   811c2:	f85d 7b04 	ldr.w	r7, [sp], #4
   811c6:	4770      	bx	lr

000811c8 <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
   811c8:	b480      	push	{r7}
   811ca:	b085      	sub	sp, #20
   811cc:	af00      	add	r7, sp, #0
   811ce:	6078      	str	r0, [r7, #4]
   811d0:	6039      	str	r1, [r7, #0]
	uint32_t timeout = USART_DEFAULT_TIMEOUT;
   811d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   811d6:	60fb      	str	r3, [r7, #12]

	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   811d8:	e006      	b.n	811e8 <usart_putchar+0x20>
		if (!timeout--) {
   811da:	68fb      	ldr	r3, [r7, #12]
   811dc:	1e5a      	subs	r2, r3, #1
   811de:	60fa      	str	r2, [r7, #12]
   811e0:	2b00      	cmp	r3, #0
   811e2:	d101      	bne.n	811e8 <usart_putchar+0x20>
			return 1;
   811e4:	2301      	movs	r3, #1
   811e6:	e00b      	b.n	81200 <usart_putchar+0x38>
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
	uint32_t timeout = USART_DEFAULT_TIMEOUT;

	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   811e8:	687b      	ldr	r3, [r7, #4]
   811ea:	695b      	ldr	r3, [r3, #20]
   811ec:	f003 0302 	and.w	r3, r3, #2
   811f0:	2b00      	cmp	r3, #0
   811f2:	d0f2      	beq.n	811da <usart_putchar+0x12>
		if (!timeout--) {
			return 1;
		}
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   811f4:	683b      	ldr	r3, [r7, #0]
   811f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
   811fa:	687b      	ldr	r3, [r7, #4]
   811fc:	61da      	str	r2, [r3, #28]

	return 0;
   811fe:	2300      	movs	r3, #0
}
   81200:	4618      	mov	r0, r3
   81202:	3714      	adds	r7, #20
   81204:	46bd      	mov	sp, r7
   81206:	f85d 7b04 	ldr.w	r7, [sp], #4
   8120a:	4770      	bx	lr

0008120c <usart_getchar>:
 *
 * \retval 0 Data has been received.
 * \retval 1 on failure.
 */
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
   8120c:	b480      	push	{r7}
   8120e:	b085      	sub	sp, #20
   81210:	af00      	add	r7, sp, #0
   81212:	6078      	str	r0, [r7, #4]
   81214:	6039      	str	r1, [r7, #0]
	uint32_t timeout = USART_DEFAULT_TIMEOUT;
   81216:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   8121a:	60fb      	str	r3, [r7, #12]

	/* If the receiver is empty, wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   8121c:	e006      	b.n	8122c <usart_getchar+0x20>
		if (!timeout--) {
   8121e:	68fb      	ldr	r3, [r7, #12]
   81220:	1e5a      	subs	r2, r3, #1
   81222:	60fa      	str	r2, [r7, #12]
   81224:	2b00      	cmp	r3, #0
   81226:	d101      	bne.n	8122c <usart_getchar+0x20>
			return 1;
   81228:	2301      	movs	r3, #1
   8122a:	e00c      	b.n	81246 <usart_getchar+0x3a>
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
	uint32_t timeout = USART_DEFAULT_TIMEOUT;

	/* If the receiver is empty, wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   8122c:	687b      	ldr	r3, [r7, #4]
   8122e:	695b      	ldr	r3, [r3, #20]
   81230:	f003 0301 	and.w	r3, r3, #1
   81234:	2b00      	cmp	r3, #0
   81236:	d0f2      	beq.n	8121e <usart_getchar+0x12>
			return 1;
		}
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   81238:	687b      	ldr	r3, [r7, #4]
   8123a:	699b      	ldr	r3, [r3, #24]
   8123c:	f3c3 0208 	ubfx	r2, r3, #0, #9
   81240:	683b      	ldr	r3, [r7, #0]
   81242:	601a      	str	r2, [r3, #0]

	return 0;
   81244:	2300      	movs	r3, #0
}
   81246:	4618      	mov	r0, r3
   81248:	3714      	adds	r7, #20
   8124a:	46bd      	mov	sp, r7
   8124c:	f85d 7b04 	ldr.w	r7, [sp], #4
   81250:	4770      	bx	lr
   81252:	bf00      	nop

00081254 <wdt_restart>:

/**
 * \brief Restart the watchdog timer.
 */
void wdt_restart(Wdt *p_wdt)
{
   81254:	b480      	push	{r7}
   81256:	b083      	sub	sp, #12
   81258:	af00      	add	r7, sp, #0
   8125a:	6078      	str	r0, [r7, #4]
	if (p_wdt == WDT) {
   8125c:	687a      	ldr	r2, [r7, #4]
   8125e:	4b05      	ldr	r3, [pc, #20]	; (81274 <wdt_restart+0x20>)
   81260:	429a      	cmp	r2, r3
   81262:	d102      	bne.n	8126a <wdt_restart+0x16>
		p_wdt->WDT_CR = WDT_KEY_PASSWORD | WDT_CR_WDRSTT;
   81264:	687b      	ldr	r3, [r7, #4]
   81266:	4a04      	ldr	r2, [pc, #16]	; (81278 <wdt_restart+0x24>)
   81268:	601a      	str	r2, [r3, #0]
#if (SAM4C || SAM4CM || SAM4CP)
	else {
		p_wdt->WDT_CR = RSWDT_CR_KEY(0xC4u) | RSWDT_CR_WDRSTT;
	}
#endif
}
   8126a:	370c      	adds	r7, #12
   8126c:	46bd      	mov	sp, r7
   8126e:	f85d 7b04 	ldr.w	r7, [sp], #4
   81272:	4770      	bx	lr
   81274:	400e1a50 	.word	0x400e1a50
   81278:	a5000001 	.word	0xa5000001

0008127c <wdt_get_status>:
 * \brief Check the watchdog timer status.
 *
 * \return Bitmask of watchdog timer status.
 */
uint32_t wdt_get_status(Wdt *p_wdt)
{
   8127c:	b480      	push	{r7}
   8127e:	b083      	sub	sp, #12
   81280:	af00      	add	r7, sp, #0
   81282:	6078      	str	r0, [r7, #4]
	return p_wdt->WDT_SR;
   81284:	687b      	ldr	r3, [r7, #4]
   81286:	689b      	ldr	r3, [r3, #8]
}
   81288:	4618      	mov	r0, r3
   8128a:	370c      	adds	r7, #12
   8128c:	46bd      	mov	sp, r7
   8128e:	f85d 7b04 	ldr.w	r7, [sp], #4
   81292:	4770      	bx	lr

00081294 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81294:	b480      	push	{r7}
   81296:	af00      	add	r7, sp, #0
	while (1) {
	}
   81298:	e7fe      	b.n	81298 <Dummy_Handler+0x4>
   8129a:	bf00      	nop

0008129c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   8129c:	b580      	push	{r7, lr}
   8129e:	b082      	sub	sp, #8
   812a0:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   812a2:	4b1e      	ldr	r3, [pc, #120]	; (8131c <Reset_Handler+0x80>)
   812a4:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   812a6:	4b1e      	ldr	r3, [pc, #120]	; (81320 <Reset_Handler+0x84>)
   812a8:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   812aa:	687a      	ldr	r2, [r7, #4]
   812ac:	683b      	ldr	r3, [r7, #0]
   812ae:	429a      	cmp	r2, r3
   812b0:	d00c      	beq.n	812cc <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   812b2:	e007      	b.n	812c4 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   812b4:	683b      	ldr	r3, [r7, #0]
   812b6:	1d1a      	adds	r2, r3, #4
   812b8:	603a      	str	r2, [r7, #0]
   812ba:	687a      	ldr	r2, [r7, #4]
   812bc:	1d11      	adds	r1, r2, #4
   812be:	6079      	str	r1, [r7, #4]
   812c0:	6812      	ldr	r2, [r2, #0]
   812c2:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   812c4:	683a      	ldr	r2, [r7, #0]
   812c6:	4b17      	ldr	r3, [pc, #92]	; (81324 <Reset_Handler+0x88>)
   812c8:	429a      	cmp	r2, r3
   812ca:	d3f3      	bcc.n	812b4 <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   812cc:	4b16      	ldr	r3, [pc, #88]	; (81328 <Reset_Handler+0x8c>)
   812ce:	603b      	str	r3, [r7, #0]
   812d0:	e004      	b.n	812dc <Reset_Handler+0x40>
		*pDest++ = 0;
   812d2:	683b      	ldr	r3, [r7, #0]
   812d4:	1d1a      	adds	r2, r3, #4
   812d6:	603a      	str	r2, [r7, #0]
   812d8:	2200      	movs	r2, #0
   812da:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   812dc:	683a      	ldr	r2, [r7, #0]
   812de:	4b13      	ldr	r3, [pc, #76]	; (8132c <Reset_Handler+0x90>)
   812e0:	429a      	cmp	r2, r3
   812e2:	d3f6      	bcc.n	812d2 <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   812e4:	4b12      	ldr	r3, [pc, #72]	; (81330 <Reset_Handler+0x94>)
   812e6:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   812e8:	4a12      	ldr	r2, [pc, #72]	; (81334 <Reset_Handler+0x98>)
   812ea:	687b      	ldr	r3, [r7, #4]
   812ec:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   812f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   812f4:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   812f6:	687b      	ldr	r3, [r7, #4]
   812f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   812fc:	d309      	bcc.n	81312 <Reset_Handler+0x76>
   812fe:	687a      	ldr	r2, [r7, #4]
   81300:	4b0d      	ldr	r3, [pc, #52]	; (81338 <Reset_Handler+0x9c>)
   81302:	429a      	cmp	r2, r3
   81304:	d805      	bhi.n	81312 <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   81306:	4b0b      	ldr	r3, [pc, #44]	; (81334 <Reset_Handler+0x98>)
   81308:	4a0a      	ldr	r2, [pc, #40]	; (81334 <Reset_Handler+0x98>)
   8130a:	6892      	ldr	r2, [r2, #8]
   8130c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   81310:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   81312:	4b0a      	ldr	r3, [pc, #40]	; (8133c <Reset_Handler+0xa0>)
   81314:	4798      	blx	r3

	/* Branch to main function */
	main();
   81316:	4b0a      	ldr	r3, [pc, #40]	; (81340 <Reset_Handler+0xa4>)
   81318:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   8131a:	e7fe      	b.n	8131a <Reset_Handler+0x7e>
   8131c:	000829a4 	.word	0x000829a4
   81320:	20070000 	.word	0x20070000
   81324:	20070438 	.word	0x20070438
   81328:	20070438 	.word	0x20070438
   8132c:	200705cc 	.word	0x200705cc
   81330:	00080000 	.word	0x00080000
   81334:	e000ed00 	.word	0xe000ed00
   81338:	200fffff 	.word	0x200fffff
   8133c:	000826bd 	.word	0x000826bd
   81340:	000822b1 	.word	0x000822b1

00081344 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   81344:	b480      	push	{r7}
   81346:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   81348:	4b56      	ldr	r3, [pc, #344]	; (814a4 <SystemCoreClockUpdate+0x160>)
   8134a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8134c:	f003 0303 	and.w	r3, r3, #3
   81350:	2b03      	cmp	r3, #3
   81352:	f200 808a 	bhi.w	8146a <SystemCoreClockUpdate+0x126>
   81356:	a101      	add	r1, pc, #4	; (adr r1, 8135c <SystemCoreClockUpdate+0x18>)
   81358:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
   8135c:	0008136d 	.word	0x0008136d
   81360:	0008138d 	.word	0x0008138d
   81364:	000813dd 	.word	0x000813dd
   81368:	000813dd 	.word	0x000813dd
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   8136c:	4b4e      	ldr	r3, [pc, #312]	; (814a8 <SystemCoreClockUpdate+0x164>)
   8136e:	695b      	ldr	r3, [r3, #20]
   81370:	f003 0380 	and.w	r3, r3, #128	; 0x80
   81374:	2b00      	cmp	r3, #0
   81376:	d004      	beq.n	81382 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   81378:	4b4c      	ldr	r3, [pc, #304]	; (814ac <SystemCoreClockUpdate+0x168>)
   8137a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8137e:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   81380:	e073      	b.n	8146a <SystemCoreClockUpdate+0x126>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   81382:	4b4a      	ldr	r3, [pc, #296]	; (814ac <SystemCoreClockUpdate+0x168>)
   81384:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   81388:	601a      	str	r2, [r3, #0]
		}
		break;
   8138a:	e06e      	b.n	8146a <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8138c:	4b45      	ldr	r3, [pc, #276]	; (814a4 <SystemCoreClockUpdate+0x160>)
   8138e:	6a1b      	ldr	r3, [r3, #32]
   81390:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   81394:	2b00      	cmp	r3, #0
   81396:	d003      	beq.n	813a0 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81398:	4b44      	ldr	r3, [pc, #272]	; (814ac <SystemCoreClockUpdate+0x168>)
   8139a:	4a45      	ldr	r2, [pc, #276]	; (814b0 <SystemCoreClockUpdate+0x16c>)
   8139c:	601a      	str	r2, [r3, #0]
   8139e:	e01c      	b.n	813da <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   813a0:	4b42      	ldr	r3, [pc, #264]	; (814ac <SystemCoreClockUpdate+0x168>)
   813a2:	4a44      	ldr	r2, [pc, #272]	; (814b4 <SystemCoreClockUpdate+0x170>)
   813a4:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   813a6:	4b3f      	ldr	r3, [pc, #252]	; (814a4 <SystemCoreClockUpdate+0x160>)
   813a8:	6a1b      	ldr	r3, [r3, #32]
   813aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
   813ae:	2b10      	cmp	r3, #16
   813b0:	d004      	beq.n	813bc <SystemCoreClockUpdate+0x78>
   813b2:	2b20      	cmp	r3, #32
   813b4:	d008      	beq.n	813c8 <SystemCoreClockUpdate+0x84>
   813b6:	2b00      	cmp	r3, #0
   813b8:	d00e      	beq.n	813d8 <SystemCoreClockUpdate+0x94>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   813ba:	e00e      	b.n	813da <SystemCoreClockUpdate+0x96>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   813bc:	4b3b      	ldr	r3, [pc, #236]	; (814ac <SystemCoreClockUpdate+0x168>)
   813be:	681b      	ldr	r3, [r3, #0]
   813c0:	005a      	lsls	r2, r3, #1
   813c2:	4b3a      	ldr	r3, [pc, #232]	; (814ac <SystemCoreClockUpdate+0x168>)
   813c4:	601a      	str	r2, [r3, #0]
				break;
   813c6:	e008      	b.n	813da <SystemCoreClockUpdate+0x96>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   813c8:	4b38      	ldr	r3, [pc, #224]	; (814ac <SystemCoreClockUpdate+0x168>)
   813ca:	681a      	ldr	r2, [r3, #0]
   813cc:	4613      	mov	r3, r2
   813ce:	005b      	lsls	r3, r3, #1
   813d0:	441a      	add	r2, r3
   813d2:	4b36      	ldr	r3, [pc, #216]	; (814ac <SystemCoreClockUpdate+0x168>)
   813d4:	601a      	str	r2, [r3, #0]
				break;
   813d6:	e000      	b.n	813da <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   813d8:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
   813da:	e046      	b.n	8146a <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   813dc:	4b31      	ldr	r3, [pc, #196]	; (814a4 <SystemCoreClockUpdate+0x160>)
   813de:	6a1b      	ldr	r3, [r3, #32]
   813e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   813e4:	2b00      	cmp	r3, #0
   813e6:	d003      	beq.n	813f0 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   813e8:	4b30      	ldr	r3, [pc, #192]	; (814ac <SystemCoreClockUpdate+0x168>)
   813ea:	4a31      	ldr	r2, [pc, #196]	; (814b0 <SystemCoreClockUpdate+0x16c>)
   813ec:	601a      	str	r2, [r3, #0]
   813ee:	e01c      	b.n	8142a <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   813f0:	4b2e      	ldr	r3, [pc, #184]	; (814ac <SystemCoreClockUpdate+0x168>)
   813f2:	4a30      	ldr	r2, [pc, #192]	; (814b4 <SystemCoreClockUpdate+0x170>)
   813f4:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   813f6:	4b2b      	ldr	r3, [pc, #172]	; (814a4 <SystemCoreClockUpdate+0x160>)
   813f8:	6a1b      	ldr	r3, [r3, #32]
   813fa:	f003 0370 	and.w	r3, r3, #112	; 0x70
   813fe:	2b10      	cmp	r3, #16
   81400:	d004      	beq.n	8140c <SystemCoreClockUpdate+0xc8>
   81402:	2b20      	cmp	r3, #32
   81404:	d008      	beq.n	81418 <SystemCoreClockUpdate+0xd4>
   81406:	2b00      	cmp	r3, #0
   81408:	d00e      	beq.n	81428 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   8140a:	e00e      	b.n	8142a <SystemCoreClockUpdate+0xe6>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8140c:	4b27      	ldr	r3, [pc, #156]	; (814ac <SystemCoreClockUpdate+0x168>)
   8140e:	681b      	ldr	r3, [r3, #0]
   81410:	005a      	lsls	r2, r3, #1
   81412:	4b26      	ldr	r3, [pc, #152]	; (814ac <SystemCoreClockUpdate+0x168>)
   81414:	601a      	str	r2, [r3, #0]
				break;
   81416:	e008      	b.n	8142a <SystemCoreClockUpdate+0xe6>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81418:	4b24      	ldr	r3, [pc, #144]	; (814ac <SystemCoreClockUpdate+0x168>)
   8141a:	681a      	ldr	r2, [r3, #0]
   8141c:	4613      	mov	r3, r2
   8141e:	005b      	lsls	r3, r3, #1
   81420:	441a      	add	r2, r3
   81422:	4b22      	ldr	r3, [pc, #136]	; (814ac <SystemCoreClockUpdate+0x168>)
   81424:	601a      	str	r2, [r3, #0]
				break;
   81426:	e000      	b.n	8142a <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   81428:	bf00      	nop
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8142a:	4b1e      	ldr	r3, [pc, #120]	; (814a4 <SystemCoreClockUpdate+0x160>)
   8142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8142e:	f003 0303 	and.w	r3, r3, #3
   81432:	2b02      	cmp	r3, #2
   81434:	d115      	bne.n	81462 <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81436:	4b1b      	ldr	r3, [pc, #108]	; (814a4 <SystemCoreClockUpdate+0x160>)
   81438:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   8143a:	4b1f      	ldr	r3, [pc, #124]	; (814b8 <SystemCoreClockUpdate+0x174>)
   8143c:	4013      	ands	r3, r2
   8143e:	0c1b      	lsrs	r3, r3, #16
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   81440:	3301      	adds	r3, #1
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81442:	4a1a      	ldr	r2, [pc, #104]	; (814ac <SystemCoreClockUpdate+0x168>)
   81444:	6812      	ldr	r2, [r2, #0]
   81446:	fb02 f203 	mul.w	r2, r2, r3
   8144a:	4b18      	ldr	r3, [pc, #96]	; (814ac <SystemCoreClockUpdate+0x168>)
   8144c:	601a      	str	r2, [r3, #0]
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8144e:	4b17      	ldr	r3, [pc, #92]	; (814ac <SystemCoreClockUpdate+0x168>)
   81450:	681a      	ldr	r2, [r3, #0]
   81452:	4b14      	ldr	r3, [pc, #80]	; (814a4 <SystemCoreClockUpdate+0x160>)
   81454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   81456:	b2db      	uxtb	r3, r3
   81458:	fbb2 f2f3 	udiv	r2, r2, r3
   8145c:	4b13      	ldr	r3, [pc, #76]	; (814ac <SystemCoreClockUpdate+0x168>)
   8145e:	601a      	str	r2, [r3, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   81460:	e002      	b.n	81468 <SystemCoreClockUpdate+0x124>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   81462:	4b12      	ldr	r3, [pc, #72]	; (814ac <SystemCoreClockUpdate+0x168>)
   81464:	4a15      	ldr	r2, [pc, #84]	; (814bc <SystemCoreClockUpdate+0x178>)
   81466:	601a      	str	r2, [r3, #0]
		}
		break;
   81468:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8146a:	4b0e      	ldr	r3, [pc, #56]	; (814a4 <SystemCoreClockUpdate+0x160>)
   8146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8146e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81472:	2b70      	cmp	r3, #112	; 0x70
   81474:	d108      	bne.n	81488 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   81476:	4b0d      	ldr	r3, [pc, #52]	; (814ac <SystemCoreClockUpdate+0x168>)
   81478:	681a      	ldr	r2, [r3, #0]
   8147a:	4b11      	ldr	r3, [pc, #68]	; (814c0 <SystemCoreClockUpdate+0x17c>)
   8147c:	fba3 1302 	umull	r1, r3, r3, r2
   81480:	085a      	lsrs	r2, r3, #1
   81482:	4b0a      	ldr	r3, [pc, #40]	; (814ac <SystemCoreClockUpdate+0x168>)
   81484:	601a      	str	r2, [r3, #0]
   81486:	e009      	b.n	8149c <SystemCoreClockUpdate+0x158>
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81488:	4b08      	ldr	r3, [pc, #32]	; (814ac <SystemCoreClockUpdate+0x168>)
   8148a:	681a      	ldr	r2, [r3, #0]
   8148c:	4b05      	ldr	r3, [pc, #20]	; (814a4 <SystemCoreClockUpdate+0x160>)
   8148e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81490:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81494:	091b      	lsrs	r3, r3, #4
   81496:	40da      	lsrs	r2, r3
   81498:	4b04      	ldr	r3, [pc, #16]	; (814ac <SystemCoreClockUpdate+0x168>)
   8149a:	601a      	str	r2, [r3, #0]
			                          PMC_MCKR_PRES_Pos);
	}
}
   8149c:	46bd      	mov	sp, r7
   8149e:	f85d 7b04 	ldr.w	r7, [sp], #4
   814a2:	4770      	bx	lr
   814a4:	400e0600 	.word	0x400e0600
   814a8:	400e1a10 	.word	0x400e1a10
   814ac:	20070000 	.word	0x20070000
   814b0:	00b71b00 	.word	0x00b71b00
   814b4:	003d0900 	.word	0x003d0900
   814b8:	07ff0000 	.word	0x07ff0000
   814bc:	0e4e1c00 	.word	0x0e4e1c00
   814c0:	aaaaaaab 	.word	0xaaaaaaab

000814c4 <system_init_flash>:

/** 
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
   814c4:	b480      	push	{r7}
   814c6:	b083      	sub	sp, #12
   814c8:	af00      	add	r7, sp, #0
   814ca:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   814cc:	687a      	ldr	r2, [r7, #4]
   814ce:	4b1f      	ldr	r3, [pc, #124]	; (8154c <system_init_flash+0x88>)
   814d0:	429a      	cmp	r2, r3
   814d2:	d806      	bhi.n	814e2 <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   814d4:	4b1e      	ldr	r3, [pc, #120]	; (81550 <system_init_flash+0x8c>)
   814d6:	2200      	movs	r2, #0
   814d8:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   814da:	4b1e      	ldr	r3, [pc, #120]	; (81554 <system_init_flash+0x90>)
   814dc:	2200      	movs	r2, #0
   814de:	601a      	str	r2, [r3, #0]
   814e0:	e02e      	b.n	81540 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   814e2:	687a      	ldr	r2, [r7, #4]
   814e4:	4b1c      	ldr	r3, [pc, #112]	; (81558 <system_init_flash+0x94>)
   814e6:	429a      	cmp	r2, r3
   814e8:	d808      	bhi.n	814fc <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   814ea:	4b19      	ldr	r3, [pc, #100]	; (81550 <system_init_flash+0x8c>)
   814ec:	f44f 7280 	mov.w	r2, #256	; 0x100
   814f0:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   814f2:	4b18      	ldr	r3, [pc, #96]	; (81554 <system_init_flash+0x90>)
   814f4:	f44f 7280 	mov.w	r2, #256	; 0x100
   814f8:	601a      	str	r2, [r3, #0]
   814fa:	e021      	b.n	81540 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   814fc:	687a      	ldr	r2, [r7, #4]
   814fe:	4b17      	ldr	r3, [pc, #92]	; (8155c <system_init_flash+0x98>)
   81500:	429a      	cmp	r2, r3
   81502:	d808      	bhi.n	81516 <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   81504:	4b12      	ldr	r3, [pc, #72]	; (81550 <system_init_flash+0x8c>)
   81506:	f44f 7200 	mov.w	r2, #512	; 0x200
   8150a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   8150c:	4b11      	ldr	r3, [pc, #68]	; (81554 <system_init_flash+0x90>)
   8150e:	f44f 7200 	mov.w	r2, #512	; 0x200
   81512:	601a      	str	r2, [r3, #0]
   81514:	e014      	b.n	81540 <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   81516:	687a      	ldr	r2, [r7, #4]
   81518:	4b11      	ldr	r3, [pc, #68]	; (81560 <system_init_flash+0x9c>)
   8151a:	429a      	cmp	r2, r3
   8151c:	d808      	bhi.n	81530 <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   8151e:	4b0c      	ldr	r3, [pc, #48]	; (81550 <system_init_flash+0x8c>)
   81520:	f44f 7240 	mov.w	r2, #768	; 0x300
   81524:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   81526:	4b0b      	ldr	r3, [pc, #44]	; (81554 <system_init_flash+0x90>)
   81528:	f44f 7240 	mov.w	r2, #768	; 0x300
   8152c:	601a      	str	r2, [r3, #0]
   8152e:	e007      	b.n	81540 <system_init_flash+0x7c>
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   81530:	4b07      	ldr	r3, [pc, #28]	; (81550 <system_init_flash+0x8c>)
   81532:	f44f 6280 	mov.w	r2, #1024	; 0x400
   81536:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   81538:	4b06      	ldr	r3, [pc, #24]	; (81554 <system_init_flash+0x90>)
   8153a:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8153e:	601a      	str	r2, [r3, #0]
	}
}
   81540:	370c      	adds	r7, #12
   81542:	46bd      	mov	sp, r7
   81544:	f85d 7b04 	ldr.w	r7, [sp], #4
   81548:	4770      	bx	lr
   8154a:	bf00      	nop
   8154c:	0157529f 	.word	0x0157529f
   81550:	400e0a00 	.word	0x400e0a00
   81554:	400e0c00 	.word	0x400e0c00
   81558:	0206cc7f 	.word	0x0206cc7f
   8155c:	0328b73f 	.word	0x0328b73f
   81560:	04a62f7f 	.word	0x04a62f7f

00081564 <vListInsertEnd>:
	pxItem->pvContainer = NULL;
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   81564:	b480      	push	{r7}
   81566:	b085      	sub	sp, #20
   81568:	af00      	add	r7, sp, #0
   8156a:	6078      	str	r0, [r7, #4]
   8156c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
   8156e:	687b      	ldr	r3, [r7, #4]
   81570:	685b      	ldr	r3, [r3, #4]
   81572:	60fb      	str	r3, [r7, #12]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
   81574:	683b      	ldr	r3, [r7, #0]
   81576:	68fa      	ldr	r2, [r7, #12]
   81578:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
   8157a:	68fb      	ldr	r3, [r7, #12]
   8157c:	689a      	ldr	r2, [r3, #8]
   8157e:	683b      	ldr	r3, [r7, #0]
   81580:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
   81582:	68fb      	ldr	r3, [r7, #12]
   81584:	689b      	ldr	r3, [r3, #8]
   81586:	683a      	ldr	r2, [r7, #0]
   81588:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
   8158a:	68fb      	ldr	r3, [r7, #12]
   8158c:	683a      	ldr	r2, [r7, #0]
   8158e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81590:	683b      	ldr	r3, [r7, #0]
   81592:	687a      	ldr	r2, [r7, #4]
   81594:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   81596:	687b      	ldr	r3, [r7, #4]
   81598:	681b      	ldr	r3, [r3, #0]
   8159a:	1c5a      	adds	r2, r3, #1
   8159c:	687b      	ldr	r3, [r7, #4]
   8159e:	601a      	str	r2, [r3, #0]
}
   815a0:	3714      	adds	r7, #20
   815a2:	46bd      	mov	sp, r7
   815a4:	f85d 7b04 	ldr.w	r7, [sp], #4
   815a8:	4770      	bx	lr
   815aa:	bf00      	nop

000815ac <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
   815ac:	b480      	push	{r7}
   815ae:	b085      	sub	sp, #20
   815b0:	af00      	add	r7, sp, #0
   815b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
   815b4:	687b      	ldr	r3, [r7, #4]
   815b6:	691b      	ldr	r3, [r3, #16]
   815b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   815ba:	687b      	ldr	r3, [r7, #4]
   815bc:	685b      	ldr	r3, [r3, #4]
   815be:	687a      	ldr	r2, [r7, #4]
   815c0:	6892      	ldr	r2, [r2, #8]
   815c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   815c4:	687b      	ldr	r3, [r7, #4]
   815c6:	689b      	ldr	r3, [r3, #8]
   815c8:	687a      	ldr	r2, [r7, #4]
   815ca:	6852      	ldr	r2, [r2, #4]
   815cc:	605a      	str	r2, [r3, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   815ce:	68fb      	ldr	r3, [r7, #12]
   815d0:	685a      	ldr	r2, [r3, #4]
   815d2:	687b      	ldr	r3, [r7, #4]
   815d4:	429a      	cmp	r2, r3
   815d6:	d103      	bne.n	815e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   815d8:	687b      	ldr	r3, [r7, #4]
   815da:	689a      	ldr	r2, [r3, #8]
   815dc:	68fb      	ldr	r3, [r7, #12]
   815de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
   815e0:	687b      	ldr	r3, [r7, #4]
   815e2:	2200      	movs	r2, #0
   815e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
   815e6:	68fb      	ldr	r3, [r7, #12]
   815e8:	681b      	ldr	r3, [r3, #0]
   815ea:	1e5a      	subs	r2, r3, #1
   815ec:	68fb      	ldr	r3, [r7, #12]
   815ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   815f0:	68fb      	ldr	r3, [r7, #12]
   815f2:	681b      	ldr	r3, [r3, #0]
}
   815f4:	4618      	mov	r0, r3
   815f6:	3714      	adds	r7, #20
   815f8:	46bd      	mov	sp, r7
   815fa:	f85d 7b04 	ldr.w	r7, [sp], #4
   815fe:	4770      	bx	lr

00081600 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   81600:	4b07      	ldr	r3, [pc, #28]	; (81620 <pxCurrentTCBConst2>)
   81602:	6819      	ldr	r1, [r3, #0]
   81604:	6808      	ldr	r0, [r1, #0]
   81606:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8160a:	f380 8809 	msr	PSP, r0
   8160e:	f3bf 8f6f 	isb	sy
   81612:	f04f 0000 	mov.w	r0, #0
   81616:	f380 8811 	msr	BASEPRI, r0
   8161a:	f04e 0e0d 	orr.w	lr, lr, #13
   8161e:	4770      	bx	lr

00081620 <pxCurrentTCBConst2>:
   81620:	200704cc 	.word	0x200704cc

00081624 <vPortEnterCritical>:
	__asm volatile( "isb" );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   81624:	b580      	push	{r7, lr}
   81626:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
   81628:	4b0c      	ldr	r3, [pc, #48]	; (8165c <vPortEnterCritical+0x38>)
   8162a:	4798      	blx	r3
	uxCriticalNesting++;
   8162c:	4b0c      	ldr	r3, [pc, #48]	; (81660 <vPortEnterCritical+0x3c>)
   8162e:	681b      	ldr	r3, [r3, #0]
   81630:	1c5a      	adds	r2, r3, #1
   81632:	4b0b      	ldr	r3, [pc, #44]	; (81660 <vPortEnterCritical+0x3c>)
   81634:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
   81636:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
   8163a:	f3bf 8f6f 	isb	sy
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API 
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   8163e:	4b08      	ldr	r3, [pc, #32]	; (81660 <vPortEnterCritical+0x3c>)
   81640:	681b      	ldr	r3, [r3, #0]
   81642:	2b01      	cmp	r3, #1
   81644:	d108      	bne.n	81658 <vPortEnterCritical+0x34>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   81646:	4b07      	ldr	r3, [pc, #28]	; (81664 <vPortEnterCritical+0x40>)
   81648:	681b      	ldr	r3, [r3, #0]
   8164a:	f003 031f 	and.w	r3, r3, #31
   8164e:	2b00      	cmp	r3, #0
   81650:	d002      	beq.n	81658 <vPortEnterCritical+0x34>
   81652:	4b02      	ldr	r3, [pc, #8]	; (8165c <vPortEnterCritical+0x38>)
   81654:	4798      	blx	r3
   81656:	e7fe      	b.n	81656 <vPortEnterCritical+0x32>
	}
}
   81658:	bd80      	pop	{r7, pc}
   8165a:	bf00      	nop
   8165c:	000816a1 	.word	0x000816a1
   81660:	20070004 	.word	0x20070004
   81664:	e000ed04 	.word	0xe000ed04

00081668 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   81668:	b580      	push	{r7, lr}
   8166a:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   8166c:	4b09      	ldr	r3, [pc, #36]	; (81694 <vPortExitCritical+0x2c>)
   8166e:	681b      	ldr	r3, [r3, #0]
   81670:	2b00      	cmp	r3, #0
   81672:	d102      	bne.n	8167a <vPortExitCritical+0x12>
   81674:	4b08      	ldr	r3, [pc, #32]	; (81698 <vPortExitCritical+0x30>)
   81676:	4798      	blx	r3
   81678:	e7fe      	b.n	81678 <vPortExitCritical+0x10>
	uxCriticalNesting--;
   8167a:	4b06      	ldr	r3, [pc, #24]	; (81694 <vPortExitCritical+0x2c>)
   8167c:	681b      	ldr	r3, [r3, #0]
   8167e:	1e5a      	subs	r2, r3, #1
   81680:	4b04      	ldr	r3, [pc, #16]	; (81694 <vPortExitCritical+0x2c>)
   81682:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   81684:	4b03      	ldr	r3, [pc, #12]	; (81694 <vPortExitCritical+0x2c>)
   81686:	681b      	ldr	r3, [r3, #0]
   81688:	2b00      	cmp	r3, #0
   8168a:	d102      	bne.n	81692 <vPortExitCritical+0x2a>
	{
		portENABLE_INTERRUPTS();
   8168c:	2000      	movs	r0, #0
   8168e:	4b03      	ldr	r3, [pc, #12]	; (8169c <vPortExitCritical+0x34>)
   81690:	4798      	blx	r3
	}
}
   81692:	bd80      	pop	{r7, pc}
   81694:	20070004 	.word	0x20070004
   81698:	000816a1 	.word	0x000816a1
   8169c:	000816b5 	.word	0x000816b5

000816a0 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )
{
	__asm volatile														\
   816a0:	f3ef 8011 	mrs	r0, BASEPRI
   816a4:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   816a8:	f381 8811 	msr	BASEPRI, r1
   816ac:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
   816ae:	2300      	movs	r3, #0
}
   816b0:	4618      	mov	r0, r3
   816b2:	bf00      	nop

000816b4 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )
{
	__asm volatile													\
   816b4:	f380 8811 	msr	BASEPRI, r0
   816b8:	4770      	bx	lr
   816ba:	bf00      	nop

000816bc <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   816bc:	f3ef 8009 	mrs	r0, PSP
   816c0:	f3bf 8f6f 	isb	sy
   816c4:	4b0d      	ldr	r3, [pc, #52]	; (816fc <pxCurrentTCBConst>)
   816c6:	681a      	ldr	r2, [r3, #0]
   816c8:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   816cc:	6010      	str	r0, [r2, #0]
   816ce:	e92d 4008 	stmdb	sp!, {r3, lr}
   816d2:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   816d6:	f380 8811 	msr	BASEPRI, r0
   816da:	f000 fa93 	bl	81c04 <vTaskSwitchContext>
   816de:	f04f 0000 	mov.w	r0, #0
   816e2:	f380 8811 	msr	BASEPRI, r0
   816e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   816ea:	6819      	ldr	r1, [r3, #0]
   816ec:	6808      	ldr	r0, [r1, #0]
   816ee:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   816f2:	f380 8809 	msr	PSP, r0
   816f6:	f3bf 8f6f 	isb	sy
   816fa:	4770      	bx	lr

000816fc <pxCurrentTCBConst>:
   816fc:	200704cc 	.word	0x200704cc

00081700 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )				// This is the actual subroutine that handles the Systick interrupt.
{
   81700:	b580      	push	{r7, lr}
   81702:	af00      	add	r7, sp, #0
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   81704:	4b07      	ldr	r3, [pc, #28]	; (81724 <SysTick_Handler+0x24>)
   81706:	4798      	blx	r3
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )		// xTaskIncrementTick is contained in tasks.c, it increments the tick
   81708:	4b07      	ldr	r3, [pc, #28]	; (81728 <SysTick_Handler+0x28>)
   8170a:	4798      	blx	r3
   8170c:	4603      	mov	r3, r0
   8170e:	2b00      	cmp	r3, #0
   81710:	d003      	beq.n	8171a <SysTick_Handler+0x1a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81712:	4b06      	ldr	r3, [pc, #24]	; (8172c <SysTick_Handler+0x2c>)
   81714:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81718:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   8171a:	2000      	movs	r0, #0
   8171c:	4b04      	ldr	r3, [pc, #16]	; (81730 <SysTick_Handler+0x30>)
   8171e:	4798      	blx	r3
}
   81720:	bd80      	pop	{r7, pc}
   81722:	bf00      	nop
   81724:	000816a1 	.word	0x000816a1
   81728:	00081a89 	.word	0x00081a89
   8172c:	e000ed04 	.word	0xe000ed04
   81730:	000816b5 	.word	0x000816b5

00081734 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   81734:	b580      	push	{r7, lr}
   81736:	b082      	sub	sp, #8
   81738:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
   8173a:	f3ef 8305 	mrs	r3, IPSR
   8173e:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   81740:	687b      	ldr	r3, [r7, #4]
   81742:	2b0f      	cmp	r3, #15
   81744:	d90c      	bls.n	81760 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   81746:	4a0d      	ldr	r2, [pc, #52]	; (8177c <vPortValidateInterruptPriority+0x48>)
   81748:	687b      	ldr	r3, [r7, #4]
   8174a:	4413      	add	r3, r2
   8174c:	781b      	ldrb	r3, [r3, #0]
   8174e:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   81750:	4b0b      	ldr	r3, [pc, #44]	; (81780 <vPortValidateInterruptPriority+0x4c>)
   81752:	781b      	ldrb	r3, [r3, #0]
   81754:	78fa      	ldrb	r2, [r7, #3]
   81756:	429a      	cmp	r2, r3
   81758:	d202      	bcs.n	81760 <vPortValidateInterruptPriority+0x2c>
   8175a:	4b0a      	ldr	r3, [pc, #40]	; (81784 <vPortValidateInterruptPriority+0x50>)
   8175c:	4798      	blx	r3
   8175e:	e7fe      	b.n	8175e <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   81760:	4b09      	ldr	r3, [pc, #36]	; (81788 <vPortValidateInterruptPriority+0x54>)
   81762:	681b      	ldr	r3, [r3, #0]
   81764:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   81768:	4b08      	ldr	r3, [pc, #32]	; (8178c <vPortValidateInterruptPriority+0x58>)
   8176a:	681b      	ldr	r3, [r3, #0]
   8176c:	429a      	cmp	r2, r3
   8176e:	d902      	bls.n	81776 <vPortValidateInterruptPriority+0x42>
   81770:	4b04      	ldr	r3, [pc, #16]	; (81784 <vPortValidateInterruptPriority+0x50>)
   81772:	4798      	blx	r3
   81774:	e7fe      	b.n	81774 <vPortValidateInterruptPriority+0x40>
	}
   81776:	3708      	adds	r7, #8
   81778:	46bd      	mov	sp, r7
   8177a:	bd80      	pop	{r7, pc}
   8177c:	e000e3f0 	.word	0xe000e3f0
   81780:	200704c4 	.word	0x200704c4
   81784:	000816a1 	.word	0x000816a1
   81788:	e000ed0c 	.word	0xe000ed0c
   8178c:	200704c8 	.word	0x200704c8

00081790 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
   81790:	b580      	push	{r7, lr}
   81792:	b088      	sub	sp, #32
   81794:	af00      	add	r7, sp, #0
   81796:	60f8      	str	r0, [r7, #12]
   81798:	60b9      	str	r1, [r7, #8]
   8179a:	607a      	str	r2, [r7, #4]
   8179c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   8179e:	68fb      	ldr	r3, [r7, #12]
   817a0:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   817a2:	69bb      	ldr	r3, [r7, #24]
   817a4:	2b00      	cmp	r3, #0
   817a6:	d102      	bne.n	817ae <xQueueGenericSendFromISR+0x1e>
   817a8:	4b33      	ldr	r3, [pc, #204]	; (81878 <xQueueGenericSendFromISR+0xe8>)
   817aa:	4798      	blx	r3
   817ac:	e7fe      	b.n	817ac <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   817ae:	68bb      	ldr	r3, [r7, #8]
   817b0:	2b00      	cmp	r3, #0
   817b2:	d103      	bne.n	817bc <xQueueGenericSendFromISR+0x2c>
   817b4:	69bb      	ldr	r3, [r7, #24]
   817b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   817b8:	2b00      	cmp	r3, #0
   817ba:	d101      	bne.n	817c0 <xQueueGenericSendFromISR+0x30>
   817bc:	2301      	movs	r3, #1
   817be:	e000      	b.n	817c2 <xQueueGenericSendFromISR+0x32>
   817c0:	2300      	movs	r3, #0
   817c2:	2b00      	cmp	r3, #0
   817c4:	d102      	bne.n	817cc <xQueueGenericSendFromISR+0x3c>
   817c6:	4b2c      	ldr	r3, [pc, #176]	; (81878 <xQueueGenericSendFromISR+0xe8>)
   817c8:	4798      	blx	r3
   817ca:	e7fe      	b.n	817ca <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   817cc:	683b      	ldr	r3, [r7, #0]
   817ce:	2b02      	cmp	r3, #2
   817d0:	d103      	bne.n	817da <xQueueGenericSendFromISR+0x4a>
   817d2:	69bb      	ldr	r3, [r7, #24]
   817d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   817d6:	2b01      	cmp	r3, #1
   817d8:	d101      	bne.n	817de <xQueueGenericSendFromISR+0x4e>
   817da:	2301      	movs	r3, #1
   817dc:	e000      	b.n	817e0 <xQueueGenericSendFromISR+0x50>
   817de:	2300      	movs	r3, #0
   817e0:	2b00      	cmp	r3, #0
   817e2:	d102      	bne.n	817ea <xQueueGenericSendFromISR+0x5a>
   817e4:	4b24      	ldr	r3, [pc, #144]	; (81878 <xQueueGenericSendFromISR+0xe8>)
   817e6:	4798      	blx	r3
   817e8:	e7fe      	b.n	817e8 <xQueueGenericSendFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   817ea:	4b24      	ldr	r3, [pc, #144]	; (8187c <xQueueGenericSendFromISR+0xec>)
   817ec:	4798      	blx	r3
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   817ee:	4b22      	ldr	r3, [pc, #136]	; (81878 <xQueueGenericSendFromISR+0xe8>)
   817f0:	4798      	blx	r3
   817f2:	6178      	str	r0, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   817f4:	69bb      	ldr	r3, [r7, #24]
   817f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   817f8:	69bb      	ldr	r3, [r7, #24]
   817fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   817fc:	429a      	cmp	r2, r3
   817fe:	d302      	bcc.n	81806 <xQueueGenericSendFromISR+0x76>
   81800:	683b      	ldr	r3, [r7, #0]
   81802:	2b02      	cmp	r3, #2
   81804:	d12d      	bne.n	81862 <xQueueGenericSendFromISR+0xd2>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			if( prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition ) != pdFALSE )
   81806:	69b8      	ldr	r0, [r7, #24]
   81808:	68b9      	ldr	r1, [r7, #8]
   8180a:	683a      	ldr	r2, [r7, #0]
   8180c:	4b1c      	ldr	r3, [pc, #112]	; (81880 <xQueueGenericSendFromISR+0xf0>)
   8180e:	4798      	blx	r3
   81810:	4603      	mov	r3, r0
   81812:	2b00      	cmp	r3, #0
   81814:	d005      	beq.n	81822 <xQueueGenericSendFromISR+0x92>
			{
				/* This is a special case that can only be executed if a task
				holds multiple mutexes and then gives the mutexes back in an
				order that is different to that in which they were taken. */
				if( pxHigherPriorityTaskWoken != NULL )
   81816:	687b      	ldr	r3, [r7, #4]
   81818:	2b00      	cmp	r3, #0
   8181a:	d002      	beq.n	81822 <xQueueGenericSendFromISR+0x92>
				{
					*pxHigherPriorityTaskWoken = pdTRUE;
   8181c:	687b      	ldr	r3, [r7, #4]
   8181e:	2201      	movs	r2, #1
   81820:	601a      	str	r2, [r3, #0]
				}
			}

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   81822:	69bb      	ldr	r3, [r7, #24]
   81824:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   81826:	f1b3 3fff 	cmp.w	r3, #4294967295
   8182a:	d112      	bne.n	81852 <xQueueGenericSendFromISR+0xc2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   8182c:	69bb      	ldr	r3, [r7, #24]
   8182e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   81830:	2b00      	cmp	r3, #0
   81832:	d013      	beq.n	8185c <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81834:	69bb      	ldr	r3, [r7, #24]
   81836:	3324      	adds	r3, #36	; 0x24
   81838:	4618      	mov	r0, r3
   8183a:	4b12      	ldr	r3, [pc, #72]	; (81884 <xQueueGenericSendFromISR+0xf4>)
   8183c:	4798      	blx	r3
   8183e:	4603      	mov	r3, r0
   81840:	2b00      	cmp	r3, #0
   81842:	d00b      	beq.n	8185c <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
   81844:	687b      	ldr	r3, [r7, #4]
   81846:	2b00      	cmp	r3, #0
   81848:	d008      	beq.n	8185c <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
   8184a:	687b      	ldr	r3, [r7, #4]
   8184c:	2201      	movs	r2, #1
   8184e:	601a      	str	r2, [r3, #0]
   81850:	e004      	b.n	8185c <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   81852:	69bb      	ldr	r3, [r7, #24]
   81854:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   81856:	1c5a      	adds	r2, r3, #1
   81858:	69bb      	ldr	r3, [r7, #24]
   8185a:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
   8185c:	2301      	movs	r3, #1
   8185e:	61fb      	str	r3, [r7, #28]
   81860:	e001      	b.n	81866 <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   81862:	2300      	movs	r3, #0
   81864:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   81866:	6978      	ldr	r0, [r7, #20]
   81868:	4b07      	ldr	r3, [pc, #28]	; (81888 <xQueueGenericSendFromISR+0xf8>)
   8186a:	4798      	blx	r3

	return xReturn;
   8186c:	69fb      	ldr	r3, [r7, #28]
}
   8186e:	4618      	mov	r0, r3
   81870:	3720      	adds	r7, #32
   81872:	46bd      	mov	sp, r7
   81874:	bd80      	pop	{r7, pc}
   81876:	bf00      	nop
   81878:	000816a1 	.word	0x000816a1
   8187c:	00081735 	.word	0x00081735
   81880:	00081955 	.word	0x00081955
   81884:	00081d01 	.word	0x00081d01
   81888:	000816b5 	.word	0x000816b5

0008188c <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
   8188c:	b580      	push	{r7, lr}
   8188e:	b088      	sub	sp, #32
   81890:	af00      	add	r7, sp, #0
   81892:	60f8      	str	r0, [r7, #12]
   81894:	60b9      	str	r1, [r7, #8]
   81896:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   81898:	68fb      	ldr	r3, [r7, #12]
   8189a:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   8189c:	69bb      	ldr	r3, [r7, #24]
   8189e:	2b00      	cmp	r3, #0
   818a0:	d102      	bne.n	818a8 <xQueueReceiveFromISR+0x1c>
   818a2:	4b27      	ldr	r3, [pc, #156]	; (81940 <xQueueReceiveFromISR+0xb4>)
   818a4:	4798      	blx	r3
   818a6:	e7fe      	b.n	818a6 <xQueueReceiveFromISR+0x1a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   818a8:	68bb      	ldr	r3, [r7, #8]
   818aa:	2b00      	cmp	r3, #0
   818ac:	d103      	bne.n	818b6 <xQueueReceiveFromISR+0x2a>
   818ae:	69bb      	ldr	r3, [r7, #24]
   818b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   818b2:	2b00      	cmp	r3, #0
   818b4:	d101      	bne.n	818ba <xQueueReceiveFromISR+0x2e>
   818b6:	2301      	movs	r3, #1
   818b8:	e000      	b.n	818bc <xQueueReceiveFromISR+0x30>
   818ba:	2300      	movs	r3, #0
   818bc:	2b00      	cmp	r3, #0
   818be:	d102      	bne.n	818c6 <xQueueReceiveFromISR+0x3a>
   818c0:	4b1f      	ldr	r3, [pc, #124]	; (81940 <xQueueReceiveFromISR+0xb4>)
   818c2:	4798      	blx	r3
   818c4:	e7fe      	b.n	818c4 <xQueueReceiveFromISR+0x38>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   818c6:	4b1f      	ldr	r3, [pc, #124]	; (81944 <xQueueReceiveFromISR+0xb8>)
   818c8:	4798      	blx	r3

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   818ca:	4b1d      	ldr	r3, [pc, #116]	; (81940 <xQueueReceiveFromISR+0xb4>)
   818cc:	4798      	blx	r3
   818ce:	6178      	str	r0, [r7, #20]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   818d0:	69bb      	ldr	r3, [r7, #24]
   818d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   818d4:	2b00      	cmp	r3, #0
   818d6:	d028      	beq.n	8192a <xQueueReceiveFromISR+0x9e>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
   818d8:	69b8      	ldr	r0, [r7, #24]
   818da:	68b9      	ldr	r1, [r7, #8]
   818dc:	4b1a      	ldr	r3, [pc, #104]	; (81948 <xQueueReceiveFromISR+0xbc>)
   818de:	4798      	blx	r3
			--( pxQueue->uxMessagesWaiting );
   818e0:	69bb      	ldr	r3, [r7, #24]
   818e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   818e4:	1e5a      	subs	r2, r3, #1
   818e6:	69bb      	ldr	r3, [r7, #24]
   818e8:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
   818ea:	69bb      	ldr	r3, [r7, #24]
   818ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   818ee:	f1b3 3fff 	cmp.w	r3, #4294967295
   818f2:	d112      	bne.n	8191a <xQueueReceiveFromISR+0x8e>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   818f4:	69bb      	ldr	r3, [r7, #24]
   818f6:	691b      	ldr	r3, [r3, #16]
   818f8:	2b00      	cmp	r3, #0
   818fa:	d013      	beq.n	81924 <xQueueReceiveFromISR+0x98>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   818fc:	69bb      	ldr	r3, [r7, #24]
   818fe:	3310      	adds	r3, #16
   81900:	4618      	mov	r0, r3
   81902:	4b12      	ldr	r3, [pc, #72]	; (8194c <xQueueReceiveFromISR+0xc0>)
   81904:	4798      	blx	r3
   81906:	4603      	mov	r3, r0
   81908:	2b00      	cmp	r3, #0
   8190a:	d00b      	beq.n	81924 <xQueueReceiveFromISR+0x98>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
   8190c:	687b      	ldr	r3, [r7, #4]
   8190e:	2b00      	cmp	r3, #0
   81910:	d008      	beq.n	81924 <xQueueReceiveFromISR+0x98>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   81912:	687b      	ldr	r3, [r7, #4]
   81914:	2201      	movs	r2, #1
   81916:	601a      	str	r2, [r3, #0]
   81918:	e004      	b.n	81924 <xQueueReceiveFromISR+0x98>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
   8191a:	69bb      	ldr	r3, [r7, #24]
   8191c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   8191e:	1c5a      	adds	r2, r3, #1
   81920:	69bb      	ldr	r3, [r7, #24]
   81922:	645a      	str	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
   81924:	2301      	movs	r3, #1
   81926:	61fb      	str	r3, [r7, #28]
   81928:	e001      	b.n	8192e <xQueueReceiveFromISR+0xa2>
		}
		else
		{
			xReturn = pdFAIL;
   8192a:	2300      	movs	r3, #0
   8192c:	61fb      	str	r3, [r7, #28]
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   8192e:	6978      	ldr	r0, [r7, #20]
   81930:	4b07      	ldr	r3, [pc, #28]	; (81950 <xQueueReceiveFromISR+0xc4>)
   81932:	4798      	blx	r3

	return xReturn;
   81934:	69fb      	ldr	r3, [r7, #28]
}
   81936:	4618      	mov	r0, r3
   81938:	3720      	adds	r7, #32
   8193a:	46bd      	mov	sp, r7
   8193c:	bd80      	pop	{r7, pc}
   8193e:	bf00      	nop
   81940:	000816a1 	.word	0x000816a1
   81944:	00081735 	.word	0x00081735
   81948:	00081a39 	.word	0x00081a39
   8194c:	00081d01 	.word	0x00081d01
   81950:	000816b5 	.word	0x000816b5

00081954 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   81954:	b580      	push	{r7, lr}
   81956:	b086      	sub	sp, #24
   81958:	af00      	add	r7, sp, #0
   8195a:	60f8      	str	r0, [r7, #12]
   8195c:	60b9      	str	r1, [r7, #8]
   8195e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   81960:	2300      	movs	r3, #0
   81962:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   81964:	68fb      	ldr	r3, [r7, #12]
   81966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81968:	2b00      	cmp	r3, #0
   8196a:	d10d      	bne.n	81988 <prvCopyDataToQueue+0x34>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   8196c:	68fb      	ldr	r3, [r7, #12]
   8196e:	681b      	ldr	r3, [r3, #0]
   81970:	2b00      	cmp	r3, #0
   81972:	d152      	bne.n	81a1a <prvCopyDataToQueue+0xc6>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   81974:	68fb      	ldr	r3, [r7, #12]
   81976:	685b      	ldr	r3, [r3, #4]
   81978:	4618      	mov	r0, r3
   8197a:	4b2d      	ldr	r3, [pc, #180]	; (81a30 <prvCopyDataToQueue+0xdc>)
   8197c:	4798      	blx	r3
   8197e:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
   81980:	68fb      	ldr	r3, [r7, #12]
   81982:	2200      	movs	r2, #0
   81984:	605a      	str	r2, [r3, #4]
   81986:	e048      	b.n	81a1a <prvCopyDataToQueue+0xc6>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   81988:	687b      	ldr	r3, [r7, #4]
   8198a:	2b00      	cmp	r3, #0
   8198c:	d11a      	bne.n	819c4 <prvCopyDataToQueue+0x70>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
   8198e:	68fb      	ldr	r3, [r7, #12]
   81990:	689a      	ldr	r2, [r3, #8]
   81992:	68fb      	ldr	r3, [r7, #12]
   81994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81996:	4610      	mov	r0, r2
   81998:	68b9      	ldr	r1, [r7, #8]
   8199a:	461a      	mov	r2, r3
   8199c:	4b25      	ldr	r3, [pc, #148]	; (81a34 <prvCopyDataToQueue+0xe0>)
   8199e:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   819a0:	68fb      	ldr	r3, [r7, #12]
   819a2:	689a      	ldr	r2, [r3, #8]
   819a4:	68fb      	ldr	r3, [r7, #12]
   819a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   819a8:	441a      	add	r2, r3
   819aa:	68fb      	ldr	r3, [r7, #12]
   819ac:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   819ae:	68fb      	ldr	r3, [r7, #12]
   819b0:	689a      	ldr	r2, [r3, #8]
   819b2:	68fb      	ldr	r3, [r7, #12]
   819b4:	685b      	ldr	r3, [r3, #4]
   819b6:	429a      	cmp	r2, r3
   819b8:	d32f      	bcc.n	81a1a <prvCopyDataToQueue+0xc6>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   819ba:	68fb      	ldr	r3, [r7, #12]
   819bc:	681a      	ldr	r2, [r3, #0]
   819be:	68fb      	ldr	r3, [r7, #12]
   819c0:	609a      	str	r2, [r3, #8]
   819c2:	e02a      	b.n	81a1a <prvCopyDataToQueue+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   819c4:	68fb      	ldr	r3, [r7, #12]
   819c6:	68da      	ldr	r2, [r3, #12]
   819c8:	68fb      	ldr	r3, [r7, #12]
   819ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   819cc:	4610      	mov	r0, r2
   819ce:	68b9      	ldr	r1, [r7, #8]
   819d0:	461a      	mov	r2, r3
   819d2:	4b18      	ldr	r3, [pc, #96]	; (81a34 <prvCopyDataToQueue+0xe0>)
   819d4:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
   819d6:	68fb      	ldr	r3, [r7, #12]
   819d8:	68da      	ldr	r2, [r3, #12]
   819da:	68fb      	ldr	r3, [r7, #12]
   819dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   819de:	425b      	negs	r3, r3
   819e0:	441a      	add	r2, r3
   819e2:	68fb      	ldr	r3, [r7, #12]
   819e4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   819e6:	68fb      	ldr	r3, [r7, #12]
   819e8:	68da      	ldr	r2, [r3, #12]
   819ea:	68fb      	ldr	r3, [r7, #12]
   819ec:	681b      	ldr	r3, [r3, #0]
   819ee:	429a      	cmp	r2, r3
   819f0:	d207      	bcs.n	81a02 <prvCopyDataToQueue+0xae>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   819f2:	68fb      	ldr	r3, [r7, #12]
   819f4:	685a      	ldr	r2, [r3, #4]
   819f6:	68fb      	ldr	r3, [r7, #12]
   819f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   819fa:	425b      	negs	r3, r3
   819fc:	441a      	add	r2, r3
   819fe:	68fb      	ldr	r3, [r7, #12]
   81a00:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   81a02:	687b      	ldr	r3, [r7, #4]
   81a04:	2b02      	cmp	r3, #2
   81a06:	d108      	bne.n	81a1a <prvCopyDataToQueue+0xc6>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   81a08:	68fb      	ldr	r3, [r7, #12]
   81a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   81a0c:	2b00      	cmp	r3, #0
   81a0e:	d004      	beq.n	81a1a <prvCopyDataToQueue+0xc6>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
   81a10:	68fb      	ldr	r3, [r7, #12]
   81a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   81a14:	1e5a      	subs	r2, r3, #1
   81a16:	68fb      	ldr	r3, [r7, #12]
   81a18:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
   81a1a:	68fb      	ldr	r3, [r7, #12]
   81a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   81a1e:	1c5a      	adds	r2, r3, #1
   81a20:	68fb      	ldr	r3, [r7, #12]
   81a22:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   81a24:	697b      	ldr	r3, [r7, #20]
}
   81a26:	4618      	mov	r0, r3
   81a28:	3718      	adds	r7, #24
   81a2a:	46bd      	mov	sp, r7
   81a2c:	bd80      	pop	{r7, pc}
   81a2e:	bf00      	nop
   81a30:	00081e09 	.word	0x00081e09
   81a34:	00082775 	.word	0x00082775

00081a38 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   81a38:	b580      	push	{r7, lr}
   81a3a:	b082      	sub	sp, #8
   81a3c:	af00      	add	r7, sp, #0
   81a3e:	6078      	str	r0, [r7, #4]
   81a40:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   81a42:	687b      	ldr	r3, [r7, #4]
   81a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81a46:	2b00      	cmp	r3, #0
   81a48:	d019      	beq.n	81a7e <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
   81a4a:	687b      	ldr	r3, [r7, #4]
   81a4c:	68da      	ldr	r2, [r3, #12]
   81a4e:	687b      	ldr	r3, [r7, #4]
   81a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81a52:	441a      	add	r2, r3
   81a54:	687b      	ldr	r3, [r7, #4]
   81a56:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   81a58:	687b      	ldr	r3, [r7, #4]
   81a5a:	68da      	ldr	r2, [r3, #12]
   81a5c:	687b      	ldr	r3, [r7, #4]
   81a5e:	685b      	ldr	r3, [r3, #4]
   81a60:	429a      	cmp	r2, r3
   81a62:	d303      	bcc.n	81a6c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
   81a64:	687b      	ldr	r3, [r7, #4]
   81a66:	681a      	ldr	r2, [r3, #0]
   81a68:	687b      	ldr	r3, [r7, #4]
   81a6a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
   81a6c:	687b      	ldr	r3, [r7, #4]
   81a6e:	68da      	ldr	r2, [r3, #12]
   81a70:	687b      	ldr	r3, [r7, #4]
   81a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81a74:	6838      	ldr	r0, [r7, #0]
   81a76:	4611      	mov	r1, r2
   81a78:	461a      	mov	r2, r3
   81a7a:	4b02      	ldr	r3, [pc, #8]	; (81a84 <prvCopyDataFromQueue+0x4c>)
   81a7c:	4798      	blx	r3
	}
}
   81a7e:	3708      	adds	r7, #8
   81a80:	46bd      	mov	sp, r7
   81a82:	bd80      	pop	{r7, pc}
   81a84:	00082775 	.word	0x00082775

00081a88 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   81a88:	b580      	push	{r7, lr}
   81a8a:	b086      	sub	sp, #24
   81a8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   81a8e:	2300      	movs	r3, #0
   81a90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   81a92:	4b4d      	ldr	r3, [pc, #308]	; (81bc8 <xTaskIncrementTick+0x140>)
   81a94:	681b      	ldr	r3, [r3, #0]
   81a96:	2b00      	cmp	r3, #0
   81a98:	f040 8086 	bne.w	81ba8 <xTaskIncrementTick+0x120>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
   81a9c:	4b4b      	ldr	r3, [pc, #300]	; (81bcc <xTaskIncrementTick+0x144>)
   81a9e:	681b      	ldr	r3, [r3, #0]
   81aa0:	1c5a      	adds	r2, r3, #1
   81aa2:	4b4a      	ldr	r3, [pc, #296]	; (81bcc <xTaskIncrementTick+0x144>)
   81aa4:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   81aa6:	4b49      	ldr	r3, [pc, #292]	; (81bcc <xTaskIncrementTick+0x144>)
   81aa8:	681b      	ldr	r3, [r3, #0]
   81aaa:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
   81aac:	693b      	ldr	r3, [r7, #16]
   81aae:	2b00      	cmp	r3, #0
   81ab0:	d118      	bne.n	81ae4 <xTaskIncrementTick+0x5c>
			{
				taskSWITCH_DELAYED_LISTS();
   81ab2:	4b47      	ldr	r3, [pc, #284]	; (81bd0 <xTaskIncrementTick+0x148>)
   81ab4:	681b      	ldr	r3, [r3, #0]
   81ab6:	681b      	ldr	r3, [r3, #0]
   81ab8:	2b00      	cmp	r3, #0
   81aba:	d002      	beq.n	81ac2 <xTaskIncrementTick+0x3a>
   81abc:	4b45      	ldr	r3, [pc, #276]	; (81bd4 <xTaskIncrementTick+0x14c>)
   81abe:	4798      	blx	r3
   81ac0:	e7fe      	b.n	81ac0 <xTaskIncrementTick+0x38>
   81ac2:	4b43      	ldr	r3, [pc, #268]	; (81bd0 <xTaskIncrementTick+0x148>)
   81ac4:	681b      	ldr	r3, [r3, #0]
   81ac6:	60fb      	str	r3, [r7, #12]
   81ac8:	4b43      	ldr	r3, [pc, #268]	; (81bd8 <xTaskIncrementTick+0x150>)
   81aca:	681a      	ldr	r2, [r3, #0]
   81acc:	4b40      	ldr	r3, [pc, #256]	; (81bd0 <xTaskIncrementTick+0x148>)
   81ace:	601a      	str	r2, [r3, #0]
   81ad0:	4b41      	ldr	r3, [pc, #260]	; (81bd8 <xTaskIncrementTick+0x150>)
   81ad2:	68fa      	ldr	r2, [r7, #12]
   81ad4:	601a      	str	r2, [r3, #0]
   81ad6:	4b41      	ldr	r3, [pc, #260]	; (81bdc <xTaskIncrementTick+0x154>)
   81ad8:	681b      	ldr	r3, [r3, #0]
   81ada:	1c5a      	adds	r2, r3, #1
   81adc:	4b3f      	ldr	r3, [pc, #252]	; (81bdc <xTaskIncrementTick+0x154>)
   81ade:	601a      	str	r2, [r3, #0]
   81ae0:	4b3f      	ldr	r3, [pc, #252]	; (81be0 <xTaskIncrementTick+0x158>)
   81ae2:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
   81ae4:	4b3f      	ldr	r3, [pc, #252]	; (81be4 <xTaskIncrementTick+0x15c>)
   81ae6:	681b      	ldr	r3, [r3, #0]
   81ae8:	693a      	ldr	r2, [r7, #16]
   81aea:	429a      	cmp	r2, r3
   81aec:	d34d      	bcc.n	81b8a <xTaskIncrementTick+0x102>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   81aee:	4b38      	ldr	r3, [pc, #224]	; (81bd0 <xTaskIncrementTick+0x148>)
   81af0:	681b      	ldr	r3, [r3, #0]
   81af2:	681b      	ldr	r3, [r3, #0]
   81af4:	2b00      	cmp	r3, #0
   81af6:	d101      	bne.n	81afc <xTaskIncrementTick+0x74>
   81af8:	2301      	movs	r3, #1
   81afa:	e000      	b.n	81afe <xTaskIncrementTick+0x76>
   81afc:	2300      	movs	r3, #0
   81afe:	2b00      	cmp	r3, #0
   81b00:	d004      	beq.n	81b0c <xTaskIncrementTick+0x84>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
   81b02:	4b38      	ldr	r3, [pc, #224]	; (81be4 <xTaskIncrementTick+0x15c>)
   81b04:	f04f 32ff 	mov.w	r2, #4294967295
   81b08:	601a      	str	r2, [r3, #0]
						break;
   81b0a:	e03e      	b.n	81b8a <xTaskIncrementTick+0x102>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   81b0c:	4b30      	ldr	r3, [pc, #192]	; (81bd0 <xTaskIncrementTick+0x148>)
   81b0e:	681b      	ldr	r3, [r3, #0]
   81b10:	68db      	ldr	r3, [r3, #12]
   81b12:	68db      	ldr	r3, [r3, #12]
   81b14:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   81b16:	68bb      	ldr	r3, [r7, #8]
   81b18:	685b      	ldr	r3, [r3, #4]
   81b1a:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
   81b1c:	693a      	ldr	r2, [r7, #16]
   81b1e:	687b      	ldr	r3, [r7, #4]
   81b20:	429a      	cmp	r2, r3
   81b22:	d203      	bcs.n	81b2c <xTaskIncrementTick+0xa4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
   81b24:	4b2f      	ldr	r3, [pc, #188]	; (81be4 <xTaskIncrementTick+0x15c>)
   81b26:	687a      	ldr	r2, [r7, #4]
   81b28:	601a      	str	r2, [r3, #0]
							break;
   81b2a:	e02e      	b.n	81b8a <xTaskIncrementTick+0x102>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   81b2c:	68bb      	ldr	r3, [r7, #8]
   81b2e:	3304      	adds	r3, #4
   81b30:	4618      	mov	r0, r3
   81b32:	4b2d      	ldr	r3, [pc, #180]	; (81be8 <xTaskIncrementTick+0x160>)
   81b34:	4798      	blx	r3

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   81b36:	68bb      	ldr	r3, [r7, #8]
   81b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   81b3a:	2b00      	cmp	r3, #0
   81b3c:	d004      	beq.n	81b48 <xTaskIncrementTick+0xc0>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   81b3e:	68bb      	ldr	r3, [r7, #8]
   81b40:	3318      	adds	r3, #24
   81b42:	4618      	mov	r0, r3
   81b44:	4b28      	ldr	r3, [pc, #160]	; (81be8 <xTaskIncrementTick+0x160>)
   81b46:	4798      	blx	r3
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
   81b48:	68bb      	ldr	r3, [r7, #8]
   81b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81b4c:	2201      	movs	r2, #1
   81b4e:	409a      	lsls	r2, r3
   81b50:	4b26      	ldr	r3, [pc, #152]	; (81bec <xTaskIncrementTick+0x164>)
   81b52:	681b      	ldr	r3, [r3, #0]
   81b54:	431a      	orrs	r2, r3
   81b56:	4b25      	ldr	r3, [pc, #148]	; (81bec <xTaskIncrementTick+0x164>)
   81b58:	601a      	str	r2, [r3, #0]
   81b5a:	68bb      	ldr	r3, [r7, #8]
   81b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   81b5e:	4613      	mov	r3, r2
   81b60:	009b      	lsls	r3, r3, #2
   81b62:	4413      	add	r3, r2
   81b64:	009b      	lsls	r3, r3, #2
   81b66:	4a22      	ldr	r2, [pc, #136]	; (81bf0 <xTaskIncrementTick+0x168>)
   81b68:	441a      	add	r2, r3
   81b6a:	68bb      	ldr	r3, [r7, #8]
   81b6c:	3304      	adds	r3, #4
   81b6e:	4610      	mov	r0, r2
   81b70:	4619      	mov	r1, r3
   81b72:	4b20      	ldr	r3, [pc, #128]	; (81bf4 <xTaskIncrementTick+0x16c>)
   81b74:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81b76:	68bb      	ldr	r3, [r7, #8]
   81b78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   81b7a:	4b1f      	ldr	r3, [pc, #124]	; (81bf8 <xTaskIncrementTick+0x170>)
   81b7c:	681b      	ldr	r3, [r3, #0]
   81b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81b80:	429a      	cmp	r2, r3
   81b82:	d301      	bcc.n	81b88 <xTaskIncrementTick+0x100>
							{
								xSwitchRequired = pdTRUE;
   81b84:	2301      	movs	r3, #1
   81b86:	617b      	str	r3, [r7, #20]
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
   81b88:	e7b1      	b.n	81aee <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   81b8a:	4b1b      	ldr	r3, [pc, #108]	; (81bf8 <xTaskIncrementTick+0x170>)
   81b8c:	681b      	ldr	r3, [r3, #0]
   81b8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   81b90:	4917      	ldr	r1, [pc, #92]	; (81bf0 <xTaskIncrementTick+0x168>)
   81b92:	4613      	mov	r3, r2
   81b94:	009b      	lsls	r3, r3, #2
   81b96:	4413      	add	r3, r2
   81b98:	009b      	lsls	r3, r3, #2
   81b9a:	440b      	add	r3, r1
   81b9c:	681b      	ldr	r3, [r3, #0]
   81b9e:	2b01      	cmp	r3, #1
   81ba0:	d907      	bls.n	81bb2 <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
   81ba2:	2301      	movs	r3, #1
   81ba4:	617b      	str	r3, [r7, #20]
   81ba6:	e004      	b.n	81bb2 <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   81ba8:	4b14      	ldr	r3, [pc, #80]	; (81bfc <xTaskIncrementTick+0x174>)
   81baa:	681b      	ldr	r3, [r3, #0]
   81bac:	1c5a      	adds	r2, r3, #1
   81bae:	4b13      	ldr	r3, [pc, #76]	; (81bfc <xTaskIncrementTick+0x174>)
   81bb0:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   81bb2:	4b13      	ldr	r3, [pc, #76]	; (81c00 <xTaskIncrementTick+0x178>)
   81bb4:	681b      	ldr	r3, [r3, #0]
   81bb6:	2b00      	cmp	r3, #0
   81bb8:	d001      	beq.n	81bbe <xTaskIncrementTick+0x136>
		{
			xSwitchRequired = pdTRUE;
   81bba:	2301      	movs	r3, #1
   81bbc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   81bbe:	697b      	ldr	r3, [r7, #20]
}
   81bc0:	4618      	mov	r0, r3
   81bc2:	3718      	adds	r7, #24
   81bc4:	46bd      	mov	sp, r7
   81bc6:	bd80      	pop	{r7, pc}
   81bc8:	20070564 	.word	0x20070564
   81bcc:	20070550 	.word	0x20070550
   81bd0:	20070534 	.word	0x20070534
   81bd4:	000816a1 	.word	0x000816a1
   81bd8:	20070538 	.word	0x20070538
   81bdc:	20070560 	.word	0x20070560
   81be0:	00081dc1 	.word	0x00081dc1
   81be4:	20070008 	.word	0x20070008
   81be8:	000815ad 	.word	0x000815ad
   81bec:	20070554 	.word	0x20070554
   81bf0:	200704d0 	.word	0x200704d0
   81bf4:	00081565 	.word	0x00081565
   81bf8:	200704cc 	.word	0x200704cc
   81bfc:	20070558 	.word	0x20070558
   81c00:	2007055c 	.word	0x2007055c

00081c04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   81c04:	b580      	push	{r7, lr}
   81c06:	b084      	sub	sp, #16
   81c08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   81c0a:	4b34      	ldr	r3, [pc, #208]	; (81cdc <vTaskSwitchContext+0xd8>)
   81c0c:	681b      	ldr	r3, [r3, #0]
   81c0e:	2b00      	cmp	r3, #0
   81c10:	d003      	beq.n	81c1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   81c12:	4b33      	ldr	r3, [pc, #204]	; (81ce0 <vTaskSwitchContext+0xdc>)
   81c14:	2201      	movs	r2, #1
   81c16:	601a      	str	r2, [r3, #0]
   81c18:	e05c      	b.n	81cd4 <vTaskSwitchContext+0xd0>
	}
	else
	{
		xYieldPending = pdFALSE;
   81c1a:	4b31      	ldr	r3, [pc, #196]	; (81ce0 <vTaskSwitchContext+0xdc>)
   81c1c:	2200      	movs	r2, #0
   81c1e:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
   81c20:	4b30      	ldr	r3, [pc, #192]	; (81ce4 <vTaskSwitchContext+0xe0>)
   81c22:	681b      	ldr	r3, [r3, #0]
   81c24:	681a      	ldr	r2, [r3, #0]
   81c26:	4b2f      	ldr	r3, [pc, #188]	; (81ce4 <vTaskSwitchContext+0xe0>)
   81c28:	681b      	ldr	r3, [r3, #0]
   81c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81c2c:	429a      	cmp	r2, r3
   81c2e:	d808      	bhi.n	81c42 <vTaskSwitchContext+0x3e>
   81c30:	4b2c      	ldr	r3, [pc, #176]	; (81ce4 <vTaskSwitchContext+0xe0>)
   81c32:	681a      	ldr	r2, [r3, #0]
   81c34:	4b2b      	ldr	r3, [pc, #172]	; (81ce4 <vTaskSwitchContext+0xe0>)
   81c36:	681b      	ldr	r3, [r3, #0]
   81c38:	3334      	adds	r3, #52	; 0x34
   81c3a:	4610      	mov	r0, r2
   81c3c:	4619      	mov	r1, r3
   81c3e:	4b2a      	ldr	r3, [pc, #168]	; (81ce8 <vTaskSwitchContext+0xe4>)
   81c40:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
   81c42:	4b28      	ldr	r3, [pc, #160]	; (81ce4 <vTaskSwitchContext+0xe0>)
   81c44:	681b      	ldr	r3, [r3, #0]
   81c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81c48:	4618      	mov	r0, r3
   81c4a:	4928      	ldr	r1, [pc, #160]	; (81cec <vTaskSwitchContext+0xe8>)
   81c4c:	2214      	movs	r2, #20
   81c4e:	4b28      	ldr	r3, [pc, #160]	; (81cf0 <vTaskSwitchContext+0xec>)
   81c50:	4798      	blx	r3
   81c52:	4603      	mov	r3, r0
   81c54:	2b00      	cmp	r3, #0
   81c56:	d008      	beq.n	81c6a <vTaskSwitchContext+0x66>
   81c58:	4b22      	ldr	r3, [pc, #136]	; (81ce4 <vTaskSwitchContext+0xe0>)
   81c5a:	681a      	ldr	r2, [r3, #0]
   81c5c:	4b21      	ldr	r3, [pc, #132]	; (81ce4 <vTaskSwitchContext+0xe0>)
   81c5e:	681b      	ldr	r3, [r3, #0]
   81c60:	3334      	adds	r3, #52	; 0x34
   81c62:	4610      	mov	r0, r2
   81c64:	4619      	mov	r1, r3
   81c66:	4b20      	ldr	r3, [pc, #128]	; (81ce8 <vTaskSwitchContext+0xe4>)
   81c68:	4798      	blx	r3

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
   81c6a:	4b22      	ldr	r3, [pc, #136]	; (81cf4 <vTaskSwitchContext+0xf0>)
   81c6c:	681b      	ldr	r3, [r3, #0]
   81c6e:	607b      	str	r3, [r7, #4]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
   81c70:	687b      	ldr	r3, [r7, #4]
   81c72:	fab3 f383 	clz	r3, r3
   81c76:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
   81c78:	78fb      	ldrb	r3, [r7, #3]
   81c7a:	f1c3 031f 	rsb	r3, r3, #31
   81c7e:	60fb      	str	r3, [r7, #12]
   81c80:	491d      	ldr	r1, [pc, #116]	; (81cf8 <vTaskSwitchContext+0xf4>)
   81c82:	68fa      	ldr	r2, [r7, #12]
   81c84:	4613      	mov	r3, r2
   81c86:	009b      	lsls	r3, r3, #2
   81c88:	4413      	add	r3, r2
   81c8a:	009b      	lsls	r3, r3, #2
   81c8c:	440b      	add	r3, r1
   81c8e:	681b      	ldr	r3, [r3, #0]
   81c90:	2b00      	cmp	r3, #0
   81c92:	d102      	bne.n	81c9a <vTaskSwitchContext+0x96>
   81c94:	4b19      	ldr	r3, [pc, #100]	; (81cfc <vTaskSwitchContext+0xf8>)
   81c96:	4798      	blx	r3
   81c98:	e7fe      	b.n	81c98 <vTaskSwitchContext+0x94>
   81c9a:	68fa      	ldr	r2, [r7, #12]
   81c9c:	4613      	mov	r3, r2
   81c9e:	009b      	lsls	r3, r3, #2
   81ca0:	4413      	add	r3, r2
   81ca2:	009b      	lsls	r3, r3, #2
   81ca4:	4a14      	ldr	r2, [pc, #80]	; (81cf8 <vTaskSwitchContext+0xf4>)
   81ca6:	4413      	add	r3, r2
   81ca8:	60bb      	str	r3, [r7, #8]
   81caa:	68bb      	ldr	r3, [r7, #8]
   81cac:	685b      	ldr	r3, [r3, #4]
   81cae:	685a      	ldr	r2, [r3, #4]
   81cb0:	68bb      	ldr	r3, [r7, #8]
   81cb2:	605a      	str	r2, [r3, #4]
   81cb4:	68bb      	ldr	r3, [r7, #8]
   81cb6:	685a      	ldr	r2, [r3, #4]
   81cb8:	68bb      	ldr	r3, [r7, #8]
   81cba:	3308      	adds	r3, #8
   81cbc:	429a      	cmp	r2, r3
   81cbe:	d104      	bne.n	81cca <vTaskSwitchContext+0xc6>
   81cc0:	68bb      	ldr	r3, [r7, #8]
   81cc2:	685b      	ldr	r3, [r3, #4]
   81cc4:	685a      	ldr	r2, [r3, #4]
   81cc6:	68bb      	ldr	r3, [r7, #8]
   81cc8:	605a      	str	r2, [r3, #4]
   81cca:	68bb      	ldr	r3, [r7, #8]
   81ccc:	685b      	ldr	r3, [r3, #4]
   81cce:	68da      	ldr	r2, [r3, #12]
   81cd0:	4b04      	ldr	r3, [pc, #16]	; (81ce4 <vTaskSwitchContext+0xe0>)
   81cd2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   81cd4:	3710      	adds	r7, #16
   81cd6:	46bd      	mov	sp, r7
   81cd8:	bd80      	pop	{r7, pc}
   81cda:	bf00      	nop
   81cdc:	20070564 	.word	0x20070564
   81ce0:	2007055c 	.word	0x2007055c
   81ce4:	200704cc 	.word	0x200704cc
   81ce8:	000822f1 	.word	0x000822f1
   81cec:	00082958 	.word	0x00082958
   81cf0:	0008270d 	.word	0x0008270d
   81cf4:	20070554 	.word	0x20070554
   81cf8:	200704d0 	.word	0x200704d0
   81cfc:	000816a1 	.word	0x000816a1

00081d00 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   81d00:	b580      	push	{r7, lr}
   81d02:	b084      	sub	sp, #16
   81d04:	af00      	add	r7, sp, #0
   81d06:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   81d08:	687b      	ldr	r3, [r7, #4]
   81d0a:	68db      	ldr	r3, [r3, #12]
   81d0c:	68db      	ldr	r3, [r3, #12]
   81d0e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
   81d10:	68bb      	ldr	r3, [r7, #8]
   81d12:	2b00      	cmp	r3, #0
   81d14:	d102      	bne.n	81d1c <xTaskRemoveFromEventList+0x1c>
   81d16:	4b21      	ldr	r3, [pc, #132]	; (81d9c <xTaskRemoveFromEventList+0x9c>)
   81d18:	4798      	blx	r3
   81d1a:	e7fe      	b.n	81d1a <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   81d1c:	68bb      	ldr	r3, [r7, #8]
   81d1e:	3318      	adds	r3, #24
   81d20:	4618      	mov	r0, r3
   81d22:	4b1f      	ldr	r3, [pc, #124]	; (81da0 <xTaskRemoveFromEventList+0xa0>)
   81d24:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   81d26:	4b1f      	ldr	r3, [pc, #124]	; (81da4 <xTaskRemoveFromEventList+0xa4>)
   81d28:	681b      	ldr	r3, [r3, #0]
   81d2a:	2b00      	cmp	r3, #0
   81d2c:	d11c      	bne.n	81d68 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81d2e:	68bb      	ldr	r3, [r7, #8]
   81d30:	3304      	adds	r3, #4
   81d32:	4618      	mov	r0, r3
   81d34:	4b1a      	ldr	r3, [pc, #104]	; (81da0 <xTaskRemoveFromEventList+0xa0>)
   81d36:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
   81d38:	68bb      	ldr	r3, [r7, #8]
   81d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81d3c:	2201      	movs	r2, #1
   81d3e:	409a      	lsls	r2, r3
   81d40:	4b19      	ldr	r3, [pc, #100]	; (81da8 <xTaskRemoveFromEventList+0xa8>)
   81d42:	681b      	ldr	r3, [r3, #0]
   81d44:	431a      	orrs	r2, r3
   81d46:	4b18      	ldr	r3, [pc, #96]	; (81da8 <xTaskRemoveFromEventList+0xa8>)
   81d48:	601a      	str	r2, [r3, #0]
   81d4a:	68bb      	ldr	r3, [r7, #8]
   81d4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   81d4e:	4613      	mov	r3, r2
   81d50:	009b      	lsls	r3, r3, #2
   81d52:	4413      	add	r3, r2
   81d54:	009b      	lsls	r3, r3, #2
   81d56:	4a15      	ldr	r2, [pc, #84]	; (81dac <xTaskRemoveFromEventList+0xac>)
   81d58:	441a      	add	r2, r3
   81d5a:	68bb      	ldr	r3, [r7, #8]
   81d5c:	3304      	adds	r3, #4
   81d5e:	4610      	mov	r0, r2
   81d60:	4619      	mov	r1, r3
   81d62:	4b13      	ldr	r3, [pc, #76]	; (81db0 <xTaskRemoveFromEventList+0xb0>)
   81d64:	4798      	blx	r3
   81d66:	e005      	b.n	81d74 <xTaskRemoveFromEventList+0x74>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   81d68:	68bb      	ldr	r3, [r7, #8]
   81d6a:	3318      	adds	r3, #24
   81d6c:	4811      	ldr	r0, [pc, #68]	; (81db4 <xTaskRemoveFromEventList+0xb4>)
   81d6e:	4619      	mov	r1, r3
   81d70:	4b0f      	ldr	r3, [pc, #60]	; (81db0 <xTaskRemoveFromEventList+0xb0>)
   81d72:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   81d74:	68bb      	ldr	r3, [r7, #8]
   81d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   81d78:	4b0f      	ldr	r3, [pc, #60]	; (81db8 <xTaskRemoveFromEventList+0xb8>)
   81d7a:	681b      	ldr	r3, [r3, #0]
   81d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81d7e:	429a      	cmp	r2, r3
   81d80:	d905      	bls.n	81d8e <xTaskRemoveFromEventList+0x8e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   81d82:	2301      	movs	r3, #1
   81d84:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   81d86:	4b0d      	ldr	r3, [pc, #52]	; (81dbc <xTaskRemoveFromEventList+0xbc>)
   81d88:	2201      	movs	r2, #1
   81d8a:	601a      	str	r2, [r3, #0]
   81d8c:	e001      	b.n	81d92 <xTaskRemoveFromEventList+0x92>
	}
	else
	{
		xReturn = pdFALSE;
   81d8e:	2300      	movs	r3, #0
   81d90:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   81d92:	68fb      	ldr	r3, [r7, #12]
}
   81d94:	4618      	mov	r0, r3
   81d96:	3710      	adds	r7, #16
   81d98:	46bd      	mov	sp, r7
   81d9a:	bd80      	pop	{r7, pc}
   81d9c:	000816a1 	.word	0x000816a1
   81da0:	000815ad 	.word	0x000815ad
   81da4:	20070564 	.word	0x20070564
   81da8:	20070554 	.word	0x20070554
   81dac:	200704d0 	.word	0x200704d0
   81db0:	00081565 	.word	0x00081565
   81db4:	2007053c 	.word	0x2007053c
   81db8:	200704cc 	.word	0x200704cc
   81dbc:	2007055c 	.word	0x2007055c

00081dc0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   81dc0:	b480      	push	{r7}
   81dc2:	b083      	sub	sp, #12
   81dc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   81dc6:	4b0e      	ldr	r3, [pc, #56]	; (81e00 <prvResetNextTaskUnblockTime+0x40>)
   81dc8:	681b      	ldr	r3, [r3, #0]
   81dca:	681b      	ldr	r3, [r3, #0]
   81dcc:	2b00      	cmp	r3, #0
   81dce:	d101      	bne.n	81dd4 <prvResetNextTaskUnblockTime+0x14>
   81dd0:	2301      	movs	r3, #1
   81dd2:	e000      	b.n	81dd6 <prvResetNextTaskUnblockTime+0x16>
   81dd4:	2300      	movs	r3, #0
   81dd6:	2b00      	cmp	r3, #0
   81dd8:	d004      	beq.n	81de4 <prvResetNextTaskUnblockTime+0x24>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   81dda:	4b0a      	ldr	r3, [pc, #40]	; (81e04 <prvResetNextTaskUnblockTime+0x44>)
   81ddc:	f04f 32ff 	mov.w	r2, #4294967295
   81de0:	601a      	str	r2, [r3, #0]
   81de2:	e008      	b.n	81df6 <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   81de4:	4b06      	ldr	r3, [pc, #24]	; (81e00 <prvResetNextTaskUnblockTime+0x40>)
   81de6:	681b      	ldr	r3, [r3, #0]
   81de8:	68db      	ldr	r3, [r3, #12]
   81dea:	68db      	ldr	r3, [r3, #12]
   81dec:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
   81dee:	687b      	ldr	r3, [r7, #4]
   81df0:	685a      	ldr	r2, [r3, #4]
   81df2:	4b04      	ldr	r3, [pc, #16]	; (81e04 <prvResetNextTaskUnblockTime+0x44>)
   81df4:	601a      	str	r2, [r3, #0]
	}
}
   81df6:	370c      	adds	r7, #12
   81df8:	46bd      	mov	sp, r7
   81dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
   81dfe:	4770      	bx	lr
   81e00:	20070534 	.word	0x20070534
   81e04:	20070008 	.word	0x20070008

00081e08 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   81e08:	b580      	push	{r7, lr}
   81e0a:	b084      	sub	sp, #16
   81e0c:	af00      	add	r7, sp, #0
   81e0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
   81e10:	687b      	ldr	r3, [r7, #4]
   81e12:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   81e14:	2300      	movs	r3, #0
   81e16:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   81e18:	687b      	ldr	r3, [r7, #4]
   81e1a:	2b00      	cmp	r3, #0
   81e1c:	d056      	beq.n	81ecc <xTaskPriorityDisinherit+0xc4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
   81e1e:	68bb      	ldr	r3, [r7, #8]
   81e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   81e22:	2b00      	cmp	r3, #0
   81e24:	d102      	bne.n	81e2c <xTaskPriorityDisinherit+0x24>
   81e26:	4b2c      	ldr	r3, [pc, #176]	; (81ed8 <xTaskPriorityDisinherit+0xd0>)
   81e28:	4798      	blx	r3
   81e2a:	e7fe      	b.n	81e2a <xTaskPriorityDisinherit+0x22>
			( pxTCB->uxMutexesHeld )--;
   81e2c:	68bb      	ldr	r3, [r7, #8]
   81e2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   81e30:	1e5a      	subs	r2, r3, #1
   81e32:	68bb      	ldr	r3, [r7, #8]
   81e34:	645a      	str	r2, [r3, #68]	; 0x44

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   81e36:	68bb      	ldr	r3, [r7, #8]
   81e38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   81e3a:	68bb      	ldr	r3, [r7, #8]
   81e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   81e3e:	429a      	cmp	r2, r3
   81e40:	d044      	beq.n	81ecc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   81e42:	68bb      	ldr	r3, [r7, #8]
   81e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   81e46:	2b00      	cmp	r3, #0
   81e48:	d140      	bne.n	81ecc <xTaskPriorityDisinherit+0xc4>
				{
					/* The holding task must be the running task to be able to give
					the mutex back.  Remove the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   81e4a:	68bb      	ldr	r3, [r7, #8]
   81e4c:	3304      	adds	r3, #4
   81e4e:	4618      	mov	r0, r3
   81e50:	4b22      	ldr	r3, [pc, #136]	; (81edc <xTaskPriorityDisinherit+0xd4>)
   81e52:	4798      	blx	r3
   81e54:	4603      	mov	r3, r0
   81e56:	2b00      	cmp	r3, #0
   81e58:	d115      	bne.n	81e86 <xTaskPriorityDisinherit+0x7e>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   81e5a:	68bb      	ldr	r3, [r7, #8]
   81e5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   81e5e:	4920      	ldr	r1, [pc, #128]	; (81ee0 <xTaskPriorityDisinherit+0xd8>)
   81e60:	4613      	mov	r3, r2
   81e62:	009b      	lsls	r3, r3, #2
   81e64:	4413      	add	r3, r2
   81e66:	009b      	lsls	r3, r3, #2
   81e68:	440b      	add	r3, r1
   81e6a:	681b      	ldr	r3, [r3, #0]
   81e6c:	2b00      	cmp	r3, #0
   81e6e:	d10a      	bne.n	81e86 <xTaskPriorityDisinherit+0x7e>
   81e70:	68bb      	ldr	r3, [r7, #8]
   81e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81e74:	2201      	movs	r2, #1
   81e76:	fa02 f303 	lsl.w	r3, r2, r3
   81e7a:	43da      	mvns	r2, r3
   81e7c:	4b19      	ldr	r3, [pc, #100]	; (81ee4 <xTaskPriorityDisinherit+0xdc>)
   81e7e:	681b      	ldr	r3, [r3, #0]
   81e80:	401a      	ands	r2, r3
   81e82:	4b18      	ldr	r3, [pc, #96]	; (81ee4 <xTaskPriorityDisinherit+0xdc>)
   81e84:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the new
					ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   81e86:	68bb      	ldr	r3, [r7, #8]
   81e88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   81e8a:	68bb      	ldr	r3, [r7, #8]
   81e8c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   81e8e:	68bb      	ldr	r3, [r7, #8]
   81e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81e92:	f1c3 0205 	rsb	r2, r3, #5
   81e96:	68bb      	ldr	r3, [r7, #8]
   81e98:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   81e9a:	68bb      	ldr	r3, [r7, #8]
   81e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81e9e:	2201      	movs	r2, #1
   81ea0:	409a      	lsls	r2, r3
   81ea2:	4b10      	ldr	r3, [pc, #64]	; (81ee4 <xTaskPriorityDisinherit+0xdc>)
   81ea4:	681b      	ldr	r3, [r3, #0]
   81ea6:	431a      	orrs	r2, r3
   81ea8:	4b0e      	ldr	r3, [pc, #56]	; (81ee4 <xTaskPriorityDisinherit+0xdc>)
   81eaa:	601a      	str	r2, [r3, #0]
   81eac:	68bb      	ldr	r3, [r7, #8]
   81eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   81eb0:	4613      	mov	r3, r2
   81eb2:	009b      	lsls	r3, r3, #2
   81eb4:	4413      	add	r3, r2
   81eb6:	009b      	lsls	r3, r3, #2
   81eb8:	4a09      	ldr	r2, [pc, #36]	; (81ee0 <xTaskPriorityDisinherit+0xd8>)
   81eba:	441a      	add	r2, r3
   81ebc:	68bb      	ldr	r3, [r7, #8]
   81ebe:	3304      	adds	r3, #4
   81ec0:	4610      	mov	r0, r2
   81ec2:	4619      	mov	r1, r3
   81ec4:	4b08      	ldr	r3, [pc, #32]	; (81ee8 <xTaskPriorityDisinherit+0xe0>)
   81ec6:	4798      	blx	r3

					/* Return true to indicate that a context switch is required.
					This is only actually required in the corner case whereby
					multiple mutexes were held and the mutexes were given back
					in an order different to that in which they were taken. */
					xReturn = pdTRUE;
   81ec8:	2301      	movs	r3, #1
   81eca:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   81ecc:	68fb      	ldr	r3, [r7, #12]
	}
   81ece:	4618      	mov	r0, r3
   81ed0:	3710      	adds	r7, #16
   81ed2:	46bd      	mov	sp, r7
   81ed4:	bd80      	pop	{r7, pc}
   81ed6:	bf00      	nop
   81ed8:	000816a1 	.word	0x000816a1
   81edc:	000815ad 	.word	0x000815ad
   81ee0:	200704d0 	.word	0x200704d0
   81ee4:	20070554 	.word	0x20070554
   81ee8:	00081565 	.word	0x00081565

00081eec <NVIC_DisableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to disable
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
   81eec:	b480      	push	{r7}
   81eee:	b083      	sub	sp, #12
   81ef0:	af00      	add	r7, sp, #0
   81ef2:	4603      	mov	r3, r0
   81ef4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   81ef6:	4b09      	ldr	r3, [pc, #36]	; (81f1c <NVIC_DisableIRQ+0x30>)
   81ef8:	f997 2007 	ldrsb.w	r2, [r7, #7]
   81efc:	0952      	lsrs	r2, r2, #5
   81efe:	79f9      	ldrb	r1, [r7, #7]
   81f00:	f001 011f 	and.w	r1, r1, #31
   81f04:	2001      	movs	r0, #1
   81f06:	fa00 f101 	lsl.w	r1, r0, r1
   81f0a:	3220      	adds	r2, #32
   81f0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   81f10:	370c      	adds	r7, #12
   81f12:	46bd      	mov	sp, r7
   81f14:	f85d 7b04 	ldr.w	r7, [sp], #4
   81f18:	4770      	bx	lr
   81f1a:	bf00      	nop
   81f1c:	e000e100 	.word	0xe000e100

00081f20 <CAN1_Handler>:

/**
 * \brief Default interrupt handler for CAN 1.
 */
void CAN1_Handler(void)
{
   81f20:	b580      	push	{r7, lr}
   81f22:	b082      	sub	sp, #8
   81f24:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	ul_status = can_get_status(CAN1);
   81f26:	481a      	ldr	r0, [pc, #104]	; (81f90 <CAN1_Handler+0x70>)
   81f28:	4b1a      	ldr	r3, [pc, #104]	; (81f94 <CAN1_Handler+0x74>)
   81f2a:	4798      	blx	r3
   81f2c:	6038      	str	r0, [r7, #0]
	if (ul_status & GLOBAL_MAILBOX_MASK) {
   81f2e:	683b      	ldr	r3, [r7, #0]
   81f30:	b2db      	uxtb	r3, r3
   81f32:	2b00      	cmp	r3, #0
   81f34:	d028      	beq.n	81f88 <CAN1_Handler+0x68>
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   81f36:	2300      	movs	r3, #0
   81f38:	71fb      	strb	r3, [r7, #7]
   81f3a:	e022      	b.n	81f82 <CAN1_Handler+0x62>
			ul_status = can_mailbox_get_status(CAN1, i);
   81f3c:	79fb      	ldrb	r3, [r7, #7]
   81f3e:	4814      	ldr	r0, [pc, #80]	; (81f90 <CAN1_Handler+0x70>)
   81f40:	4619      	mov	r1, r3
   81f42:	4b15      	ldr	r3, [pc, #84]	; (81f98 <CAN1_Handler+0x78>)
   81f44:	4798      	blx	r3
   81f46:	6038      	str	r0, [r7, #0]
			
			if ((ul_status & CAN_MSR_MRDY) == CAN_MSR_MRDY) {
   81f48:	683b      	ldr	r3, [r7, #0]
   81f4a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   81f4e:	2b00      	cmp	r3, #0
   81f50:	d014      	beq.n	81f7c <CAN1_Handler+0x5c>
				can1_mailbox.ul_mb_idx = i;
   81f52:	79fa      	ldrb	r2, [r7, #7]
   81f54:	4b11      	ldr	r3, [pc, #68]	; (81f9c <CAN1_Handler+0x7c>)
   81f56:	601a      	str	r2, [r3, #0]
				can1_mailbox.ul_status = ul_status;
   81f58:	4b10      	ldr	r3, [pc, #64]	; (81f9c <CAN1_Handler+0x7c>)
   81f5a:	683a      	ldr	r2, [r7, #0]
   81f5c:	609a      	str	r2, [r3, #8]
				can_mailbox_read(CAN1, &can1_mailbox);
   81f5e:	480c      	ldr	r0, [pc, #48]	; (81f90 <CAN1_Handler+0x70>)
   81f60:	490e      	ldr	r1, [pc, #56]	; (81f9c <CAN1_Handler+0x7c>)
   81f62:	4b0f      	ldr	r3, [pc, #60]	; (81fa0 <CAN1_Handler+0x80>)
   81f64:	4798      	blx	r3
				g_ul_recv_status = 1;
   81f66:	4b0f      	ldr	r3, [pc, #60]	; (81fa4 <CAN1_Handler+0x84>)
   81f68:	2201      	movs	r2, #1
   81f6a:	601a      	str	r2, [r3, #0]
				
				// Decode CAN Message
				decode_can_msg(&can1_mailbox, CAN1);
   81f6c:	480b      	ldr	r0, [pc, #44]	; (81f9c <CAN1_Handler+0x7c>)
   81f6e:	4908      	ldr	r1, [pc, #32]	; (81f90 <CAN1_Handler+0x70>)
   81f70:	4b0d      	ldr	r3, [pc, #52]	; (81fa8 <CAN1_Handler+0x88>)
   81f72:	4798      	blx	r3
				//assert(g_ul_recv_status); ***Implement assert here.
				g_ul_recv_status = 0;
   81f74:	4b0b      	ldr	r3, [pc, #44]	; (81fa4 <CAN1_Handler+0x84>)
   81f76:	2200      	movs	r2, #0
   81f78:	601a      	str	r2, [r3, #0]
				break;
   81f7a:	e005      	b.n	81f88 <CAN1_Handler+0x68>
{
	uint32_t ul_status;

	ul_status = can_get_status(CAN1);
	if (ul_status & GLOBAL_MAILBOX_MASK) {
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   81f7c:	79fb      	ldrb	r3, [r7, #7]
   81f7e:	3301      	adds	r3, #1
   81f80:	71fb      	strb	r3, [r7, #7]
   81f82:	79fb      	ldrb	r3, [r7, #7]
   81f84:	2b07      	cmp	r3, #7
   81f86:	d9d9      	bls.n	81f3c <CAN1_Handler+0x1c>
				g_ul_recv_status = 0;
				break;
			}
		}
	}
}
   81f88:	3708      	adds	r7, #8
   81f8a:	46bd      	mov	sp, r7
   81f8c:	bd80      	pop	{r7, pc}
   81f8e:	bf00      	nop
   81f90:	400b8000 	.word	0x400b8000
   81f94:	000805a9 	.word	0x000805a9
   81f98:	000805ed 	.word	0x000805ed
   81f9c:	20070574 	.word	0x20070574
   81fa0:	0008076d 	.word	0x0008076d
   81fa4:	20070568 	.word	0x20070568
   81fa8:	00082031 	.word	0x00082031

00081fac <CAN0_Handler>:
/************************************************************************/
/* Default Interrupt Handler for CAN0								    */
/************************************************************************/

void CAN0_Handler(void)
{
   81fac:	b580      	push	{r7, lr}
   81fae:	b082      	sub	sp, #8
   81fb0:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	ul_status = can_get_status(CAN0);
   81fb2:	4818      	ldr	r0, [pc, #96]	; (82014 <CAN0_Handler+0x68>)
   81fb4:	4b18      	ldr	r3, [pc, #96]	; (82018 <CAN0_Handler+0x6c>)
   81fb6:	4798      	blx	r3
   81fb8:	6038      	str	r0, [r7, #0]
	if (ul_status & GLOBAL_MAILBOX_MASK) {
   81fba:	683b      	ldr	r3, [r7, #0]
   81fbc:	b2db      	uxtb	r3, r3
   81fbe:	2b00      	cmp	r3, #0
   81fc0:	d025      	beq.n	8200e <CAN0_Handler+0x62>
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   81fc2:	2300      	movs	r3, #0
   81fc4:	71fb      	strb	r3, [r7, #7]
   81fc6:	e01f      	b.n	82008 <CAN0_Handler+0x5c>
			ul_status = can_mailbox_get_status(CAN0, i);
   81fc8:	79fb      	ldrb	r3, [r7, #7]
   81fca:	4812      	ldr	r0, [pc, #72]	; (82014 <CAN0_Handler+0x68>)
   81fcc:	4619      	mov	r1, r3
   81fce:	4b13      	ldr	r3, [pc, #76]	; (8201c <CAN0_Handler+0x70>)
   81fd0:	4798      	blx	r3
   81fd2:	6038      	str	r0, [r7, #0]
			
			if ((ul_status & CAN_MSR_MRDY) == CAN_MSR_MRDY) {
   81fd4:	683b      	ldr	r3, [r7, #0]
   81fd6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   81fda:	2b00      	cmp	r3, #0
   81fdc:	d011      	beq.n	82002 <CAN0_Handler+0x56>
				can0_mailbox.ul_mb_idx = i;
   81fde:	79fa      	ldrb	r2, [r7, #7]
   81fe0:	4b0f      	ldr	r3, [pc, #60]	; (82020 <CAN0_Handler+0x74>)
   81fe2:	601a      	str	r2, [r3, #0]
				can0_mailbox.ul_status = ul_status;
   81fe4:	4b0e      	ldr	r3, [pc, #56]	; (82020 <CAN0_Handler+0x74>)
   81fe6:	683a      	ldr	r2, [r7, #0]
   81fe8:	609a      	str	r2, [r3, #8]
				can_mailbox_read(CAN0, &can0_mailbox);
   81fea:	480a      	ldr	r0, [pc, #40]	; (82014 <CAN0_Handler+0x68>)
   81fec:	490c      	ldr	r1, [pc, #48]	; (82020 <CAN0_Handler+0x74>)
   81fee:	4b0d      	ldr	r3, [pc, #52]	; (82024 <CAN0_Handler+0x78>)
   81ff0:	4798      	blx	r3
				g_ul_recv_status = 1;
   81ff2:	4b0d      	ldr	r3, [pc, #52]	; (82028 <CAN0_Handler+0x7c>)
   81ff4:	2201      	movs	r2, #1
   81ff6:	601a      	str	r2, [r3, #0]
				
				// Decode CAN Message
				decode_can_msg(&can0_mailbox, CAN0);
   81ff8:	4809      	ldr	r0, [pc, #36]	; (82020 <CAN0_Handler+0x74>)
   81ffa:	4906      	ldr	r1, [pc, #24]	; (82014 <CAN0_Handler+0x68>)
   81ffc:	4b0b      	ldr	r3, [pc, #44]	; (8202c <CAN0_Handler+0x80>)
   81ffe:	4798      	blx	r3
				//assert(g_ul_recv_status); ***implement assert here.
				break;
   82000:	e005      	b.n	8200e <CAN0_Handler+0x62>
{
	uint32_t ul_status;

	ul_status = can_get_status(CAN0);
	if (ul_status & GLOBAL_MAILBOX_MASK) {
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   82002:	79fb      	ldrb	r3, [r7, #7]
   82004:	3301      	adds	r3, #1
   82006:	71fb      	strb	r3, [r7, #7]
   82008:	79fb      	ldrb	r3, [r7, #7]
   8200a:	2b07      	cmp	r3, #7
   8200c:	d9dc      	bls.n	81fc8 <CAN0_Handler+0x1c>
				//assert(g_ul_recv_status); ***implement assert here.
				break;
			}
		}
	}
}
   8200e:	3708      	adds	r7, #8
   82010:	46bd      	mov	sp, r7
   82012:	bd80      	pop	{r7, pc}
   82014:	400b4000 	.word	0x400b4000
   82018:	000805a9 	.word	0x000805a9
   8201c:	000805ed 	.word	0x000805ed
   82020:	2007059c 	.word	0x2007059c
   82024:	0008076d 	.word	0x0008076d
   82028:	20070568 	.word	0x20070568
   8202c:	00082031 	.word	0x00082031

00082030 <decode_can_msg>:
/* Decode CAN Message													*/
/* Performs a prescribed action depending on the message received       */
/************************************************************************/

void decode_can_msg(can_mb_conf_t *p_mailbox, Can* controller)
{
   82030:	b580      	push	{r7, lr}
   82032:	b084      	sub	sp, #16
   82034:	af00      	add	r7, sp, #0
   82036:	6078      	str	r0, [r7, #4]
   82038:	6039      	str	r1, [r7, #0]
	//assert(g_ul_recv_status);		// Only decode if a message was received.	***Asserts here.
	//assert(controller);				// CAN0 or CAN1 are nonzero.
	uint32_t ul_data_incom = p_mailbox->ul_datal;
   8203a:	687b      	ldr	r3, [r7, #4]
   8203c:	699b      	ldr	r3, [r3, #24]
   8203e:	60fb      	str	r3, [r7, #12]
	if(controller == CAN0)
   82040:	683a      	ldr	r2, [r7, #0]
   82042:	4b31      	ldr	r3, [pc, #196]	; (82108 <decode_can_msg+0xd8>)
   82044:	429a      	cmp	r2, r3
   82046:	d103      	bne.n	82050 <decode_can_msg+0x20>
		pio_toggle_pin(LED0_GPIO);
   82048:	203b      	movs	r0, #59	; 0x3b
   8204a:	4b30      	ldr	r3, [pc, #192]	; (8210c <decode_can_msg+0xdc>)
   8204c:	4798      	blx	r3
   8204e:	e002      	b.n	82056 <decode_can_msg+0x26>
	else
		pio_toggle_pin(LED1_GPIO);
   82050:	2055      	movs	r0, #85	; 0x55
   82052:	4b2e      	ldr	r3, [pc, #184]	; (8210c <decode_can_msg+0xdc>)
   82054:	4798      	blx	r3
	if (ul_data_incom == COMMAND_OUT)
   82056:	68fb      	ldr	r3, [r7, #12]
   82058:	f1b3 3f01 	cmp.w	r3, #16843009	; 0x1010101
   8205c:	d102      	bne.n	82064 <decode_can_msg+0x34>
		pio_toggle_pin(LED0_GPIO);
   8205e:	203b      	movs	r0, #59	; 0x3b
   82060:	4b2a      	ldr	r3, [pc, #168]	; (8210c <decode_can_msg+0xdc>)
   82062:	4798      	blx	r3
	if (ul_data_incom == COMMAND_IN)
   82064:	68fa      	ldr	r2, [r7, #12]
   82066:	f241 1311 	movw	r3, #4369	; 0x1111
   8206a:	429a      	cmp	r2, r3
   8206c:	d103      	bne.n	82076 <decode_can_msg+0x46>
		pio_toggle_pin(LED1_GPIO);
   8206e:	2055      	movs	r0, #85	; 0x55
   82070:	4b26      	ldr	r3, [pc, #152]	; (8210c <decode_can_msg+0xdc>)
   82072:	4798      	blx	r3
   82074:	e043      	b.n	820fe <decode_can_msg+0xce>

	else if ((ul_data_incom == COMMAND_IN) & (controller == CAN0)) 
   82076:	68fa      	ldr	r2, [r7, #12]
   82078:	f241 1311 	movw	r3, #4369	; 0x1111
   8207c:	429a      	cmp	r2, r3
   8207e:	bf14      	ite	ne
   82080:	2300      	movne	r3, #0
   82082:	2301      	moveq	r3, #1
   82084:	b2da      	uxtb	r2, r3
   82086:	6839      	ldr	r1, [r7, #0]
   82088:	4b1f      	ldr	r3, [pc, #124]	; (82108 <decode_can_msg+0xd8>)
   8208a:	4299      	cmp	r1, r3
   8208c:	bf14      	ite	ne
   8208e:	2300      	movne	r3, #0
   82090:	2301      	moveq	r3, #1
   82092:	b2db      	uxtb	r3, r3
   82094:	4013      	ands	r3, r2
   82096:	b2db      	uxtb	r3, r3
   82098:	2b00      	cmp	r3, #0
   8209a:	d005      	beq.n	820a8 <decode_can_msg+0x78>
	{
		// Command has been received, respond.
		pio_toggle_pin(LED0_GPIO);
   8209c:	203b      	movs	r0, #59	; 0x3b
   8209e:	4b1b      	ldr	r3, [pc, #108]	; (8210c <decode_can_msg+0xdc>)
   820a0:	4798      	blx	r3
		command_in();
   820a2:	4b1b      	ldr	r3, [pc, #108]	; (82110 <decode_can_msg+0xe0>)
   820a4:	4798      	blx	r3
   820a6:	e02a      	b.n	820fe <decode_can_msg+0xce>
	}
	else if ((ul_data_incom == COMMAND_OUT) & (controller == CAN1))
   820a8:	68fb      	ldr	r3, [r7, #12]
   820aa:	f1b3 3f01 	cmp.w	r3, #16843009	; 0x1010101
   820ae:	bf14      	ite	ne
   820b0:	2300      	movne	r3, #0
   820b2:	2301      	moveq	r3, #1
   820b4:	b2da      	uxtb	r2, r3
   820b6:	6839      	ldr	r1, [r7, #0]
   820b8:	4b16      	ldr	r3, [pc, #88]	; (82114 <decode_can_msg+0xe4>)
   820ba:	4299      	cmp	r1, r3
   820bc:	bf14      	ite	ne
   820be:	2300      	movne	r3, #0
   820c0:	2301      	moveq	r3, #1
   820c2:	b2db      	uxtb	r3, r3
   820c4:	4013      	ands	r3, r2
   820c6:	b2db      	uxtb	r3, r3
   820c8:	2b00      	cmp	r3, #0
   820ca:	d003      	beq.n	820d4 <decode_can_msg+0xa4>
	{
		pio_toggle_pin(LED2_GPIO);	// LED2 indicates the response to the command
   820cc:	2056      	movs	r0, #86	; 0x56
   820ce:	4b0f      	ldr	r3, [pc, #60]	; (8210c <decode_can_msg+0xdc>)
   820d0:	4798      	blx	r3
   820d2:	e014      	b.n	820fe <decode_can_msg+0xce>
	}								// has been received.
	else if ((ul_data_incom == HK_TRANSMIT) & (controller == CAN1))
   820d4:	68fa      	ldr	r2, [r7, #12]
   820d6:	4b10      	ldr	r3, [pc, #64]	; (82118 <decode_can_msg+0xe8>)
   820d8:	429a      	cmp	r2, r3
   820da:	bf14      	ite	ne
   820dc:	2300      	movne	r3, #0
   820de:	2301      	moveq	r3, #1
   820e0:	b2da      	uxtb	r2, r3
   820e2:	6839      	ldr	r1, [r7, #0]
   820e4:	4b0b      	ldr	r3, [pc, #44]	; (82114 <decode_can_msg+0xe4>)
   820e6:	4299      	cmp	r1, r3
   820e8:	bf14      	ite	ne
   820ea:	2300      	movne	r3, #0
   820ec:	2301      	moveq	r3, #1
   820ee:	b2db      	uxtb	r3, r3
   820f0:	4013      	ands	r3, r2
   820f2:	b2db      	uxtb	r3, r3
   820f4:	2b00      	cmp	r3, #0
   820f6:	d002      	beq.n	820fe <decode_can_msg+0xce>
	{
		pio_toggle_pin(LED3_GPIO);	// LED3 indicates housekeeping has been received.
   820f8:	2057      	movs	r0, #87	; 0x57
   820fa:	4b04      	ldr	r3, [pc, #16]	; (8210c <decode_can_msg+0xdc>)
   820fc:	4798      	blx	r3
	}
	return;
   820fe:	bf00      	nop
}
   82100:	3710      	adds	r7, #16
   82102:	46bd      	mov	sp, r7
   82104:	bd80      	pop	{r7, pc}
   82106:	bf00      	nop
   82108:	400b4000 	.word	0x400b4000
   8210c:	00080b6d 	.word	0x00080b6d
   82110:	00082171 	.word	0x00082171
   82114:	400b8000 	.word	0x400b8000
   82118:	12345678 	.word	0x12345678

0008211c <reset_mailbox_conf>:
/************************************************************************/
/* RESET MAILBOX CONFIGURE STRUCTURE                                    */
/************************************************************************/

void reset_mailbox_conf(can_mb_conf_t *p_mailbox)
{
   8211c:	b480      	push	{r7}
   8211e:	b083      	sub	sp, #12
   82120:	af00      	add	r7, sp, #0
   82122:	6078      	str	r0, [r7, #4]
	p_mailbox->ul_mb_idx = 0;
   82124:	687b      	ldr	r3, [r7, #4]
   82126:	2200      	movs	r2, #0
   82128:	601a      	str	r2, [r3, #0]
	p_mailbox->uc_obj_type = 0;
   8212a:	687b      	ldr	r3, [r7, #4]
   8212c:	2200      	movs	r2, #0
   8212e:	711a      	strb	r2, [r3, #4]
	p_mailbox->uc_id_ver = 0;
   82130:	687b      	ldr	r3, [r7, #4]
   82132:	2200      	movs	r2, #0
   82134:	715a      	strb	r2, [r3, #5]
	p_mailbox->uc_length = 0;
   82136:	687b      	ldr	r3, [r7, #4]
   82138:	2200      	movs	r2, #0
   8213a:	719a      	strb	r2, [r3, #6]
	p_mailbox->uc_tx_prio = 0;
   8213c:	687b      	ldr	r3, [r7, #4]
   8213e:	2200      	movs	r2, #0
   82140:	71da      	strb	r2, [r3, #7]
	p_mailbox->ul_status = 0;
   82142:	687b      	ldr	r3, [r7, #4]
   82144:	2200      	movs	r2, #0
   82146:	609a      	str	r2, [r3, #8]
	p_mailbox->ul_id_msk = 0;
   82148:	687b      	ldr	r3, [r7, #4]
   8214a:	2200      	movs	r2, #0
   8214c:	60da      	str	r2, [r3, #12]
	p_mailbox->ul_id = 0;
   8214e:	687b      	ldr	r3, [r7, #4]
   82150:	2200      	movs	r2, #0
   82152:	611a      	str	r2, [r3, #16]
	p_mailbox->ul_fid = 0;
   82154:	687b      	ldr	r3, [r7, #4]
   82156:	2200      	movs	r2, #0
   82158:	615a      	str	r2, [r3, #20]
	p_mailbox->ul_datal = 0;
   8215a:	687b      	ldr	r3, [r7, #4]
   8215c:	2200      	movs	r2, #0
   8215e:	619a      	str	r2, [r3, #24]
	p_mailbox->ul_datah = 0;
   82160:	687b      	ldr	r3, [r7, #4]
   82162:	2200      	movs	r2, #0
   82164:	61da      	str	r2, [r3, #28]
}
   82166:	370c      	adds	r7, #12
   82168:	46bd      	mov	sp, r7
   8216a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8216e:	4770      	bx	lr

00082170 <command_in>:
/************************************************************************/
/*				RESPOND TO THE COMMAND FROM CAN0 AND SEND TO CAN1       */
/************************************************************************/

void command_in(void)
{
   82170:	b580      	push	{r7, lr}
   82172:	af00      	add	r7, sp, #0
	pio_toggle_pin(LED0_GPIO);
   82174:	203b      	movs	r0, #59	; 0x3b
   82176:	4b2d      	ldr	r3, [pc, #180]	; (8222c <command_in+0xbc>)
   82178:	4798      	blx	r3
	
	can_disable_interrupt(CAN0, CAN_IER_MB0);
   8217a:	482d      	ldr	r0, [pc, #180]	; (82230 <command_in+0xc0>)
   8217c:	2101      	movs	r1, #1
   8217e:	4b2d      	ldr	r3, [pc, #180]	; (82234 <command_in+0xc4>)
   82180:	4798      	blx	r3
	NVIC_DisableIRQ(CAN0_IRQn);
   82182:	202b      	movs	r0, #43	; 0x2b
   82184:	4b2c      	ldr	r3, [pc, #176]	; (82238 <command_in+0xc8>)
   82186:	4798      	blx	r3
	
	can_reset_all_mailbox(CAN0);
   82188:	4829      	ldr	r0, [pc, #164]	; (82230 <command_in+0xc0>)
   8218a:	4b2c      	ldr	r3, [pc, #176]	; (8223c <command_in+0xcc>)
   8218c:	4798      	blx	r3
	can_reset_all_mailbox(CAN1);
   8218e:	482c      	ldr	r0, [pc, #176]	; (82240 <command_in+0xd0>)
   82190:	4b2a      	ldr	r3, [pc, #168]	; (8223c <command_in+0xcc>)
   82192:	4798      	blx	r3

	/* Init CAN1 Mailbox 0 to Reception Mailbox. */
	reset_mailbox_conf(&can0_mailbox);
   82194:	482b      	ldr	r0, [pc, #172]	; (82244 <command_in+0xd4>)
   82196:	4b2c      	ldr	r3, [pc, #176]	; (82248 <command_in+0xd8>)
   82198:	4798      	blx	r3
	can1_mailbox.ul_mb_idx = 1;
   8219a:	4b2c      	ldr	r3, [pc, #176]	; (8224c <command_in+0xdc>)
   8219c:	2201      	movs	r2, #1
   8219e:	601a      	str	r2, [r3, #0]
	can1_mailbox.uc_obj_type = CAN_MB_RX_MODE;
   821a0:	4b2a      	ldr	r3, [pc, #168]	; (8224c <command_in+0xdc>)
   821a2:	2201      	movs	r2, #1
   821a4:	711a      	strb	r2, [r3, #4]
	can1_mailbox.ul_id_msk = CAN_MAM_MIDvA_Msk | CAN_MAM_MIDvB_Msk;
   821a6:	4b29      	ldr	r3, [pc, #164]	; (8224c <command_in+0xdc>)
   821a8:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
   821ac:	60da      	str	r2, [r3, #12]
	can1_mailbox.ul_id = CAN_MID_MIDvA(7);
   821ae:	4b27      	ldr	r3, [pc, #156]	; (8224c <command_in+0xdc>)
   821b0:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
   821b4:	611a      	str	r2, [r3, #16]
	can_mailbox_init(CAN1, &can1_mailbox);
   821b6:	4822      	ldr	r0, [pc, #136]	; (82240 <command_in+0xd0>)
   821b8:	4924      	ldr	r1, [pc, #144]	; (8224c <command_in+0xdc>)
   821ba:	4b25      	ldr	r3, [pc, #148]	; (82250 <command_in+0xe0>)
   821bc:	4798      	blx	r3

	/* Init CAN0 Mailbox 0 to Transmit Mailbox. */
	reset_mailbox_conf(&can0_mailbox);
   821be:	4821      	ldr	r0, [pc, #132]	; (82244 <command_in+0xd4>)
   821c0:	4b21      	ldr	r3, [pc, #132]	; (82248 <command_in+0xd8>)
   821c2:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 1;
   821c4:	4b1f      	ldr	r3, [pc, #124]	; (82244 <command_in+0xd4>)
   821c6:	2201      	movs	r2, #1
   821c8:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   821ca:	4b1e      	ldr	r3, [pc, #120]	; (82244 <command_in+0xd4>)
   821cc:	2203      	movs	r2, #3
   821ce:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = 15;
   821d0:	4b1c      	ldr	r3, [pc, #112]	; (82244 <command_in+0xd4>)
   821d2:	220f      	movs	r2, #15
   821d4:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   821d6:	4b1b      	ldr	r3, [pc, #108]	; (82244 <command_in+0xd4>)
   821d8:	2200      	movs	r2, #0
   821da:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   821dc:	4b19      	ldr	r3, [pc, #100]	; (82244 <command_in+0xd4>)
   821de:	2200      	movs	r2, #0
   821e0:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   821e2:	4813      	ldr	r0, [pc, #76]	; (82230 <command_in+0xc0>)
   821e4:	4917      	ldr	r1, [pc, #92]	; (82244 <command_in+0xd4>)
   821e6:	4b1a      	ldr	r3, [pc, #104]	; (82250 <command_in+0xe0>)
   821e8:	4798      	blx	r3

	/* Write transmit information into mailbox. */
	can0_mailbox.ul_id = CAN_MID_MIDvA(7);
   821ea:	4b16      	ldr	r3, [pc, #88]	; (82244 <command_in+0xd4>)
   821ec:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
   821f0:	611a      	str	r2, [r3, #16]
	can0_mailbox.ul_datal = COMMAND_OUT;
   821f2:	4b14      	ldr	r3, [pc, #80]	; (82244 <command_in+0xd4>)
   821f4:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
   821f8:	619a      	str	r2, [r3, #24]
	can0_mailbox.ul_datah = CAN_MSG_DUMMY_DATA;
   821fa:	4b12      	ldr	r3, [pc, #72]	; (82244 <command_in+0xd4>)
   821fc:	4a15      	ldr	r2, [pc, #84]	; (82254 <command_in+0xe4>)
   821fe:	61da      	str	r2, [r3, #28]
	can0_mailbox.uc_length = MAX_CAN_FRAME_DATA_LEN;
   82200:	4b10      	ldr	r3, [pc, #64]	; (82244 <command_in+0xd4>)
   82202:	2208      	movs	r2, #8
   82204:	719a      	strb	r2, [r3, #6]
	can_mailbox_write(CAN0, &can0_mailbox);
   82206:	480a      	ldr	r0, [pc, #40]	; (82230 <command_in+0xc0>)
   82208:	490e      	ldr	r1, [pc, #56]	; (82244 <command_in+0xd4>)
   8220a:	4b13      	ldr	r3, [pc, #76]	; (82258 <command_in+0xe8>)
   8220c:	4798      	blx	r3

	/* Enable CAN1 mailbox 0 interrupt. */
	can_enable_interrupt(CAN1, CAN_IER_MB1);
   8220e:	480c      	ldr	r0, [pc, #48]	; (82240 <command_in+0xd0>)
   82210:	2102      	movs	r1, #2
   82212:	4b12      	ldr	r3, [pc, #72]	; (8225c <command_in+0xec>)
   82214:	4798      	blx	r3

	/* Send out the information in the mailbox. */
	can_global_send_transfer_cmd(CAN0, CAN_TCR_MB1);
   82216:	4806      	ldr	r0, [pc, #24]	; (82230 <command_in+0xc0>)
   82218:	2102      	movs	r1, #2
   8221a:	4b11      	ldr	r3, [pc, #68]	; (82260 <command_in+0xf0>)
   8221c:	4798      	blx	r3

	while (!g_ul_recv_status) {
   8221e:	bf00      	nop
   82220:	4b10      	ldr	r3, [pc, #64]	; (82264 <command_in+0xf4>)
   82222:	681b      	ldr	r3, [r3, #0]
   82224:	2b00      	cmp	r3, #0
   82226:	d0fb      	beq.n	82220 <command_in+0xb0>
	}
}
   82228:	bd80      	pop	{r7, pc}
   8222a:	bf00      	nop
   8222c:	00080b6d 	.word	0x00080b6d
   82230:	400b4000 	.word	0x400b4000
   82234:	0008058d 	.word	0x0008058d
   82238:	00081eed 	.word	0x00081eed
   8223c:	000808e9 	.word	0x000808e9
   82240:	400b8000 	.word	0x400b8000
   82244:	2007059c 	.word	0x2007059c
   82248:	0008211d 	.word	0x0008211d
   8224c:	20070574 	.word	0x20070574
   82250:	0008064d 	.word	0x0008064d
   82254:	55aaaa55 	.word	0x55aaaa55
   82258:	00080831 	.word	0x00080831
   8225c:	00080571 	.word	0x00080571
   82260:	000805c1 	.word	0x000805c1
   82264:	20070568 	.word	0x20070568

00082268 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field
 */
static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
   82268:	b480      	push	{r7}
   8226a:	b085      	sub	sp, #20
   8226c:	af00      	add	r7, sp, #0
   8226e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
   82270:	687b      	ldr	r3, [r7, #4]
   82272:	f003 0307 	and.w	r3, r3, #7
   82276:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
   82278:	4b0c      	ldr	r3, [pc, #48]	; (822ac <NVIC_SetPriorityGrouping+0x44>)
   8227a:	68db      	ldr	r3, [r3, #12]
   8227c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
   8227e:	68ba      	ldr	r2, [r7, #8]
   82280:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
   82284:	4013      	ands	r3, r2
   82286:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
   82288:	68fb      	ldr	r3, [r7, #12]
   8228a:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
   8228c:	68bb      	ldr	r3, [r7, #8]
   8228e:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
   82290:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
   82294:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   82298:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
   8229a:	4b04      	ldr	r3, [pc, #16]	; (822ac <NVIC_SetPriorityGrouping+0x44>)
   8229c:	68ba      	ldr	r2, [r7, #8]
   8229e:	60da      	str	r2, [r3, #12]
}
   822a0:	3714      	adds	r7, #20
   822a2:	46bd      	mov	sp, r7
   822a4:	f85d 7b04 	ldr.w	r7, [sp], #4
   822a8:	4770      	bx	lr
   822aa:	bf00      	nop
   822ac:	e000ed00 	.word	0xe000ed00

000822b0 <main>:

/* See the documentation page for this demo on the FreeRTOS.org web site for
full information - including hardware setup requirements. */

int main(void)
{
   822b0:	b580      	push	{r7, lr}
   822b2:	af00      	add	r7, sp, #0
	/* Prepare the hardware to run this demo. */
	prvSetupHardware();
   822b4:	4b02      	ldr	r3, [pc, #8]	; (822c0 <main+0x10>)
   822b6:	4798      	blx	r3
		can_test1();
	}
#endif
#if PROGRAM_CHOICE == 5
	{
		rtt_test0();
   822b8:	4b02      	ldr	r3, [pc, #8]	; (822c4 <main+0x14>)
   822ba:	4798      	blx	r3
	{
		main_full();
	}
#endif
	{
		while (1){}
   822bc:	e7fe      	b.n	822bc <main+0xc>
   822be:	bf00      	nop
   822c0:	000822c9 	.word	0x000822c9
   822c4:	000825b5 	.word	0x000825b5

000822c8 <prvSetupHardware>:
	return 0;
}
/*-----------------------------------------------------------*/

static void prvSetupHardware(void)
{
   822c8:	b580      	push	{r7, lr}
   822ca:	af00      	add	r7, sp, #0
	extern void SystemCoreClockUpdate(void);

	/* ASF function to setup clocking. */
	sysclk_init();
   822cc:	4b04      	ldr	r3, [pc, #16]	; (822e0 <prvSetupHardware+0x18>)
   822ce:	4798      	blx	r3

	/* Ensure all priority bits are assigned as preemption priority bits. */
	NVIC_SetPriorityGrouping(0);
   822d0:	2000      	movs	r0, #0
   822d2:	4b04      	ldr	r3, [pc, #16]	; (822e4 <prvSetupHardware+0x1c>)
   822d4:	4798      	blx	r3

	/* Atmel library function to setup for the evaluation kit being used. */
	board_init();
   822d6:	4b04      	ldr	r3, [pc, #16]	; (822e8 <prvSetupHardware+0x20>)
   822d8:	4798      	blx	r3

	/* Perform any configuration necessary to use the ParTest LED output
	functions. */
	vParTestInitialise();
   822da:	4b04      	ldr	r3, [pc, #16]	; (822ec <prvSetupHardware+0x24>)
   822dc:	4798      	blx	r3
}
   822de:	bd80      	pop	{r7, pc}
   822e0:	00080431 	.word	0x00080431
   822e4:	00082269 	.word	0x00082269
   822e8:	00080499 	.word	0x00080499
   822ec:	0008232d 	.word	0x0008232d

000822f0 <vApplicationStackOverflowHook>:
	memory allocated by the kernel to any task that has since been deleted. */
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook(TaskHandle_t pxTask, char *pcTaskName)
{
   822f0:	b580      	push	{r7, lr}
   822f2:	b082      	sub	sp, #8
   822f4:	af00      	add	r7, sp, #0
   822f6:	6078      	str	r0, [r7, #4]
   822f8:	6039      	str	r1, [r7, #0]
	(void)pxTask;

	/* Run time stack overflow checking is performed if
	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
   822fa:	4b01      	ldr	r3, [pc, #4]	; (82300 <vApplicationStackOverflowHook+0x10>)
   822fc:	4798      	blx	r3
	for (;;);
   822fe:	e7fe      	b.n	822fe <vApplicationStackOverflowHook+0xe>
   82300:	000816a1 	.word	0x000816a1

00082304 <WDT_Handler>:
/*-----------------------------------------------------------*/

/*---------------CUSTOM INTERRUPT HANDLERS-------------------*/

void WDT_Handler(void)
{
   82304:	b580      	push	{r7, lr}
   82306:	af00      	add	r7, sp, #0
	/* Clear status bit to acknowledge interrupt by dummy read. */
	wdt_get_status(WDT);
   82308:	4804      	ldr	r0, [pc, #16]	; (8231c <WDT_Handler+0x18>)
   8230a:	4b05      	ldr	r3, [pc, #20]	; (82320 <WDT_Handler+0x1c>)
   8230c:	4798      	blx	r3
	gpio_toggle_pin(LED1_GPIO);
   8230e:	2055      	movs	r0, #85	; 0x55
   82310:	4b04      	ldr	r3, [pc, #16]	; (82324 <WDT_Handler+0x20>)
   82312:	4798      	blx	r3
	/* Restart the WDT counter. */
	wdt_restart(WDT);
   82314:	4801      	ldr	r0, [pc, #4]	; (8231c <WDT_Handler+0x18>)
   82316:	4b04      	ldr	r3, [pc, #16]	; (82328 <WDT_Handler+0x24>)
   82318:	4798      	blx	r3
}
   8231a:	bd80      	pop	{r7, pc}
   8231c:	400e1a50 	.word	0x400e1a50
   82320:	0008127d 	.word	0x0008127d
   82324:	00080b6d 	.word	0x00080b6d
   82328:	00081255 	.word	0x00081255

0008232c <vParTestInitialise>:
static const uint32_t ulLED[] = { LED2_GPIO, LED0_GPIO, LED1_GPIO };

/*-----------------------------------------------------------*/

void vParTestInitialise( void )
{
   8232c:	b580      	push	{r7, lr}
   8232e:	b082      	sub	sp, #8
   82330:	af00      	add	r7, sp, #0
unsigned long ul;

	for( ul = 0; ul < partestNUM_LEDS; ul++ )
   82332:	2300      	movs	r3, #0
   82334:	607b      	str	r3, [r7, #4]
   82336:	e00f      	b.n	82358 <vParTestInitialise+0x2c>
	{
		/* Configure the LED, before ensuring it starts in the off state. */
		gpio_configure_pin( ulLED[ ul ],  ( PIO_OUTPUT_1 | PIO_DEFAULT ) );
   82338:	4b0a      	ldr	r3, [pc, #40]	; (82364 <vParTestInitialise+0x38>)
   8233a:	687a      	ldr	r2, [r7, #4]
   8233c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   82340:	4618      	mov	r0, r3
   82342:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82346:	4b08      	ldr	r3, [pc, #32]	; (82368 <vParTestInitialise+0x3c>)
   82348:	4798      	blx	r3
		vParTestSetLED( ul, pdFALSE );
   8234a:	6878      	ldr	r0, [r7, #4]
   8234c:	2100      	movs	r1, #0
   8234e:	4b07      	ldr	r3, [pc, #28]	; (8236c <vParTestInitialise+0x40>)
   82350:	4798      	blx	r3

void vParTestInitialise( void )
{
unsigned long ul;

	for( ul = 0; ul < partestNUM_LEDS; ul++ )
   82352:	687b      	ldr	r3, [r7, #4]
   82354:	3301      	adds	r3, #1
   82356:	607b      	str	r3, [r7, #4]
   82358:	687b      	ldr	r3, [r7, #4]
   8235a:	2b02      	cmp	r3, #2
   8235c:	d9ec      	bls.n	82338 <vParTestInitialise+0xc>
	{
		/* Configure the LED, before ensuring it starts in the off state. */
		gpio_configure_pin( ulLED[ ul ],  ( PIO_OUTPUT_1 | PIO_DEFAULT ) );
		vParTestSetLED( ul, pdFALSE );
	}
}
   8235e:	3708      	adds	r7, #8
   82360:	46bd      	mov	sp, r7
   82362:	bd80      	pop	{r7, pc}
   82364:	0008296c 	.word	0x0008296c
   82368:	00080bcd 	.word	0x00080bcd
   8236c:	00082371 	.word	0x00082371

00082370 <vParTestSetLED>:
/*-----------------------------------------------------------*/

void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
   82370:	b580      	push	{r7, lr}
   82372:	b082      	sub	sp, #8
   82374:	af00      	add	r7, sp, #0
   82376:	6078      	str	r0, [r7, #4]
   82378:	6039      	str	r1, [r7, #0]
	if( uxLED < partestNUM_LEDS )
   8237a:	687b      	ldr	r3, [r7, #4]
   8237c:	2b02      	cmp	r3, #2
   8237e:	d823      	bhi.n	823c8 <vParTestSetLED+0x58>
	{
		if( uxLED == partstsINVERTED_LED )
   82380:	687b      	ldr	r3, [r7, #4]
   82382:	2b00      	cmp	r3, #0
   82384:	d106      	bne.n	82394 <vParTestSetLED+0x24>
		{
			xValue = !xValue;
   82386:	683b      	ldr	r3, [r7, #0]
   82388:	2b00      	cmp	r3, #0
   8238a:	bf14      	ite	ne
   8238c:	2300      	movne	r3, #0
   8238e:	2301      	moveq	r3, #1
   82390:	b2db      	uxtb	r3, r3
   82392:	603b      	str	r3, [r7, #0]
		}

		if( xValue != pdFALSE )
   82394:	683b      	ldr	r3, [r7, #0]
   82396:	2b00      	cmp	r3, #0
   82398:	d00b      	beq.n	823b2 <vParTestSetLED+0x42>
		{
			/* Turn the LED on. */
			taskENTER_CRITICAL();
   8239a:	4b0d      	ldr	r3, [pc, #52]	; (823d0 <vParTestSetLED+0x60>)
   8239c:	4798      	blx	r3
			{
				gpio_set_pin_low( ulLED[ uxLED ]);
   8239e:	4b0d      	ldr	r3, [pc, #52]	; (823d4 <vParTestSetLED+0x64>)
   823a0:	687a      	ldr	r2, [r7, #4]
   823a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   823a6:	4618      	mov	r0, r3
   823a8:	4b0b      	ldr	r3, [pc, #44]	; (823d8 <vParTestSetLED+0x68>)
   823aa:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   823ac:	4b0b      	ldr	r3, [pc, #44]	; (823dc <vParTestSetLED+0x6c>)
   823ae:	4798      	blx	r3
   823b0:	e00a      	b.n	823c8 <vParTestSetLED+0x58>
		}
		else
		{
			/* Turn the LED off. */
			taskENTER_CRITICAL();
   823b2:	4b07      	ldr	r3, [pc, #28]	; (823d0 <vParTestSetLED+0x60>)
   823b4:	4798      	blx	r3
			{
				gpio_set_pin_high( ulLED[ uxLED ]);
   823b6:	4b07      	ldr	r3, [pc, #28]	; (823d4 <vParTestSetLED+0x64>)
   823b8:	687a      	ldr	r2, [r7, #4]
   823ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   823be:	4618      	mov	r0, r3
   823c0:	4b07      	ldr	r3, [pc, #28]	; (823e0 <vParTestSetLED+0x70>)
   823c2:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   823c4:	4b05      	ldr	r3, [pc, #20]	; (823dc <vParTestSetLED+0x6c>)
   823c6:	4798      	blx	r3
		}
	}
}
   823c8:	3708      	adds	r7, #8
   823ca:	46bd      	mov	sp, r7
   823cc:	bd80      	pop	{r7, pc}
   823ce:	bf00      	nop
   823d0:	00081625 	.word	0x00081625
   823d4:	0008296c 	.word	0x0008296c
   823d8:	00080b39 	.word	0x00080b39
   823dc:	00081669 	.word	0x00081669
   823e0:	00080b05 	.word	0x00080b05

000823e4 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   823e4:	b480      	push	{r7}
   823e6:	b083      	sub	sp, #12
   823e8:	af00      	add	r7, sp, #0
   823ea:	4603      	mov	r3, r0
   823ec:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   823ee:	4b08      	ldr	r3, [pc, #32]	; (82410 <NVIC_EnableIRQ+0x2c>)
   823f0:	f997 2007 	ldrsb.w	r2, [r7, #7]
   823f4:	0952      	lsrs	r2, r2, #5
   823f6:	79f9      	ldrb	r1, [r7, #7]
   823f8:	f001 011f 	and.w	r1, r1, #31
   823fc:	2001      	movs	r0, #1
   823fe:	fa00 f101 	lsl.w	r1, r0, r1
   82402:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   82406:	370c      	adds	r7, #12
   82408:	46bd      	mov	sp, r7
   8240a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8240e:	4770      	bx	lr
   82410:	e000e100 	.word	0xe000e100

00082414 <NVIC_DisableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to disable
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
   82414:	b480      	push	{r7}
   82416:	b083      	sub	sp, #12
   82418:	af00      	add	r7, sp, #0
   8241a:	4603      	mov	r3, r0
   8241c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   8241e:	4b09      	ldr	r3, [pc, #36]	; (82444 <NVIC_DisableIRQ+0x30>)
   82420:	f997 2007 	ldrsb.w	r2, [r7, #7]
   82424:	0952      	lsrs	r2, r2, #5
   82426:	79f9      	ldrb	r1, [r7, #7]
   82428:	f001 011f 	and.w	r1, r1, #31
   8242c:	2001      	movs	r0, #1
   8242e:	fa00 f101 	lsl.w	r1, r0, r1
   82432:	3220      	adds	r2, #32
   82434:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   82438:	370c      	adds	r7, #12
   8243a:	46bd      	mov	sp, r7
   8243c:	f85d 7b04 	ldr.w	r7, [sp], #4
   82440:	4770      	bx	lr
   82442:	bf00      	nop
   82444:	e000e100 	.word	0xe000e100

00082448 <NVIC_ClearPendingIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the interrupt for clear pending
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
   82448:	b480      	push	{r7}
   8244a:	b083      	sub	sp, #12
   8244c:	af00      	add	r7, sp, #0
   8244e:	4603      	mov	r3, r0
   82450:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   82452:	4b09      	ldr	r3, [pc, #36]	; (82478 <NVIC_ClearPendingIRQ+0x30>)
   82454:	f997 2007 	ldrsb.w	r2, [r7, #7]
   82458:	0952      	lsrs	r2, r2, #5
   8245a:	79f9      	ldrb	r1, [r7, #7]
   8245c:	f001 011f 	and.w	r1, r1, #31
   82460:	2001      	movs	r0, #1
   82462:	fa00 f101 	lsl.w	r1, r0, r1
   82466:	3260      	adds	r2, #96	; 0x60
   82468:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   8246c:	370c      	adds	r7, #12
   8246e:	46bd      	mov	sp, r7
   82470:	f85d 7b04 	ldr.w	r7, [sp], #4
   82474:	4770      	bx	lr
   82476:	bf00      	nop
   82478:	e000e100 	.word	0xe000e100

0008247c <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
   8247c:	b480      	push	{r7}
   8247e:	b083      	sub	sp, #12
   82480:	af00      	add	r7, sp, #0
   82482:	4603      	mov	r3, r0
   82484:	6039      	str	r1, [r7, #0]
   82486:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
   82488:	f997 3007 	ldrsb.w	r3, [r7, #7]
   8248c:	2b00      	cmp	r3, #0
   8248e:	da0b      	bge.n	824a8 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   82490:	490d      	ldr	r1, [pc, #52]	; (824c8 <NVIC_SetPriority+0x4c>)
   82492:	79fb      	ldrb	r3, [r7, #7]
   82494:	f003 030f 	and.w	r3, r3, #15
   82498:	3b04      	subs	r3, #4
   8249a:	683a      	ldr	r2, [r7, #0]
   8249c:	b2d2      	uxtb	r2, r2
   8249e:	0112      	lsls	r2, r2, #4
   824a0:	b2d2      	uxtb	r2, r2
   824a2:	440b      	add	r3, r1
   824a4:	761a      	strb	r2, [r3, #24]
   824a6:	e009      	b.n	824bc <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   824a8:	4908      	ldr	r1, [pc, #32]	; (824cc <NVIC_SetPriority+0x50>)
   824aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
   824ae:	683a      	ldr	r2, [r7, #0]
   824b0:	b2d2      	uxtb	r2, r2
   824b2:	0112      	lsls	r2, r2, #4
   824b4:	b2d2      	uxtb	r2, r2
   824b6:	440b      	add	r3, r1
   824b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
   824bc:	370c      	adds	r7, #12
   824be:	46bd      	mov	sp, r7
   824c0:	f85d 7b04 	ldr.w	r7, [sp], #4
   824c4:	4770      	bx	lr
   824c6:	bf00      	nop
   824c8:	e000ed00 	.word	0xe000ed00
   824cc:	e000e100 	.word	0xe000e100

000824d0 <configure_rtt>:
/*					RTT CONFIGURATION FUNCTION				            */
/*		Configure the RTT to generate a one second tick, which triggers */
/*		the RTTINC interrupt.
/************************************************************************/
static void configure_rtt(void)
{
   824d0:	b580      	push	{r7, lr}
   824d2:	b082      	sub	sp, #8
   824d4:	af00      	add	r7, sp, #0
	uint32_t ul_previous_time;

	/* Configure RTT for a 1 second tick interrupt */
	rtt_init(RTT, 32768);
   824d6:	4813      	ldr	r0, [pc, #76]	; (82524 <configure_rtt+0x54>)
   824d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   824dc:	4b12      	ldr	r3, [pc, #72]	; (82528 <configure_rtt+0x58>)
   824de:	4798      	blx	r3

	ul_previous_time = rtt_read_timer_value(RTT);
   824e0:	4810      	ldr	r0, [pc, #64]	; (82524 <configure_rtt+0x54>)
   824e2:	4b12      	ldr	r3, [pc, #72]	; (8252c <configure_rtt+0x5c>)
   824e4:	4798      	blx	r3
   824e6:	6078      	str	r0, [r7, #4]
	while (ul_previous_time == rtt_read_timer_value(RTT));
   824e8:	bf00      	nop
   824ea:	480e      	ldr	r0, [pc, #56]	; (82524 <configure_rtt+0x54>)
   824ec:	4b0f      	ldr	r3, [pc, #60]	; (8252c <configure_rtt+0x5c>)
   824ee:	4798      	blx	r3
   824f0:	4602      	mov	r2, r0
   824f2:	687b      	ldr	r3, [r7, #4]
   824f4:	429a      	cmp	r2, r3
   824f6:	d0f8      	beq.n	824ea <configure_rtt+0x1a>

	/* Enable RTT interrupt */
	NVIC_DisableIRQ(RTT_IRQn);
   824f8:	2003      	movs	r0, #3
   824fa:	4b0d      	ldr	r3, [pc, #52]	; (82530 <configure_rtt+0x60>)
   824fc:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
   824fe:	2003      	movs	r0, #3
   82500:	4b0c      	ldr	r3, [pc, #48]	; (82534 <configure_rtt+0x64>)
   82502:	4798      	blx	r3
	NVIC_SetPriority(RTT_IRQn, 0);
   82504:	2003      	movs	r0, #3
   82506:	2100      	movs	r1, #0
   82508:	4b0b      	ldr	r3, [pc, #44]	; (82538 <configure_rtt+0x68>)
   8250a:	4798      	blx	r3
	NVIC_EnableIRQ(RTT_IRQn);
   8250c:	2003      	movs	r0, #3
   8250e:	4b0b      	ldr	r3, [pc, #44]	; (8253c <configure_rtt+0x6c>)
   82510:	4798      	blx	r3
	rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
   82512:	4804      	ldr	r0, [pc, #16]	; (82524 <configure_rtt+0x54>)
   82514:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   82518:	4b09      	ldr	r3, [pc, #36]	; (82540 <configure_rtt+0x70>)
   8251a:	4798      	blx	r3
}
   8251c:	3708      	adds	r7, #8
   8251e:	46bd      	mov	sp, r7
   82520:	bd80      	pop	{r7, pc}
   82522:	bf00      	nop
   82524:	400e1a30 	.word	0x400e1a30
   82528:	00081079 	.word	0x00081079
   8252c:	000810f5 	.word	0x000810f5
   82530:	00082415 	.word	0x00082415
   82534:	00082449 	.word	0x00082449
   82538:	0008247d 	.word	0x0008247d
   8253c:	000823e5 	.word	0x000823e5
   82540:	0008109d 	.word	0x0008109d

00082544 <RTT_Handler>:

/************************************************************************/
/*					REAL-TIME TIMER INTERRUPT HANDLER                   */
/************************************************************************/
void RTT_Handler(void)
{
   82544:	b580      	push	{r7, lr}
   82546:	b082      	sub	sp, #8
   82548:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Get RTT status */
	ul_status = rtt_get_status(RTT); // Reading the status register clears the interrupt requests.
   8254a:	4812      	ldr	r0, [pc, #72]	; (82594 <RTT_Handler+0x50>)
   8254c:	4b12      	ldr	r3, [pc, #72]	; (82598 <RTT_Handler+0x54>)
   8254e:	4798      	blx	r3
   82550:	6078      	str	r0, [r7, #4]

	/* Time has changed*/
	pio_toggle_pin(LED0_GPIO);
   82552:	203b      	movs	r0, #59	; 0x3b
   82554:	4b11      	ldr	r3, [pc, #68]	; (8259c <RTT_Handler+0x58>)
   82556:	4798      	blx	r3
		
	/* Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
   82558:	687b      	ldr	r3, [r7, #4]
   8255a:	f003 0301 	and.w	r3, r3, #1
   8255e:	2b00      	cmp	r3, #0
   82560:	d015      	beq.n	8258e <RTT_Handler+0x4a>
		g_uc_alarmed = 1;
   82562:	4b0f      	ldr	r3, [pc, #60]	; (825a0 <RTT_Handler+0x5c>)
   82564:	2201      	movs	r2, #1
   82566:	701a      	strb	r2, [r3, #0]
		pio_toggle_pin(LED1_GPIO);
   82568:	2055      	movs	r0, #85	; 0x55
   8256a:	4b0c      	ldr	r3, [pc, #48]	; (8259c <RTT_Handler+0x58>)
   8256c:	4798      	blx	r3
		rtt_init(RTT, 32768);
   8256e:	4809      	ldr	r0, [pc, #36]	; (82594 <RTT_Handler+0x50>)
   82570:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   82574:	4b0b      	ldr	r3, [pc, #44]	; (825a4 <RTT_Handler+0x60>)
   82576:	4798      	blx	r3
		rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
   82578:	4806      	ldr	r0, [pc, #24]	; (82594 <RTT_Handler+0x50>)
   8257a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   8257e:	4b0a      	ldr	r3, [pc, #40]	; (825a8 <RTT_Handler+0x64>)
   82580:	4798      	blx	r3
		rtt_write_alarm_time(RTT, g_ul_new_alarm);
   82582:	4b0a      	ldr	r3, [pc, #40]	; (825ac <RTT_Handler+0x68>)
   82584:	681b      	ldr	r3, [r3, #0]
   82586:	4803      	ldr	r0, [pc, #12]	; (82594 <RTT_Handler+0x50>)
   82588:	4619      	mov	r1, r3
   8258a:	4b09      	ldr	r3, [pc, #36]	; (825b0 <RTT_Handler+0x6c>)
   8258c:	4798      	blx	r3
	}
}
   8258e:	3708      	adds	r7, #8
   82590:	46bd      	mov	sp, r7
   82592:	bd80      	pop	{r7, pc}
   82594:	400e1a30 	.word	0x400e1a30
   82598:	0008110d 	.word	0x0008110d
   8259c:	00080b6d 	.word	0x00080b6d
   825a0:	200705c4 	.word	0x200705c4
   825a4:	00081079 	.word	0x00081079
   825a8:	0008109d 	.word	0x0008109d
   825ac:	200705c8 	.word	0x200705c8
   825b0:	00081125 	.word	0x00081125

000825b4 <rtt_test0>:

int rtt_test0(void)
{
   825b4:	b580      	push	{r7, lr}
   825b6:	af00      	add	r7, sp, #0
	/* Configure RTT */
	configure_rtt();
   825b8:	4b07      	ldr	r3, [pc, #28]	; (825d8 <rtt_test0+0x24>)
   825ba:	4798      	blx	r3
	
	/* Configure Alarm */
	g_ul_new_alarm = 5;
   825bc:	4b07      	ldr	r3, [pc, #28]	; (825dc <rtt_test0+0x28>)
   825be:	2205      	movs	r2, #5
   825c0:	601a      	str	r2, [r3, #0]
	g_uc_alarmed = 0;
   825c2:	4b07      	ldr	r3, [pc, #28]	; (825e0 <rtt_test0+0x2c>)
   825c4:	2200      	movs	r2, #0
   825c6:	701a      	strb	r2, [r3, #0]
	rtt_write_alarm_time(RTT, g_ul_new_alarm);
   825c8:	4b04      	ldr	r3, [pc, #16]	; (825dc <rtt_test0+0x28>)
   825ca:	681b      	ldr	r3, [r3, #0]
   825cc:	4805      	ldr	r0, [pc, #20]	; (825e4 <rtt_test0+0x30>)
   825ce:	4619      	mov	r1, r3
   825d0:	4b05      	ldr	r3, [pc, #20]	; (825e8 <rtt_test0+0x34>)
   825d2:	4798      	blx	r3
	/* The RTT tick interrupt will now go off every 1 second and the 
	*  RTT Alarm interrupt will go off however many seconds are defined by
	*  g_ul_new_alarm.
	*/
	while(1) { }
   825d4:	e7fe      	b.n	825d4 <rtt_test0+0x20>
   825d6:	bf00      	nop
   825d8:	000824d1 	.word	0x000824d1
   825dc:	200705c8 	.word	0x200705c8
   825e0:	200705c4 	.word	0x200705c4
   825e4:	400e1a30 	.word	0x400e1a30
   825e8:	00081125 	.word	0x00081125

000825ec <USART0_Handler>:
 * inside an interrupt service routine.  The serial driver used here is *not*
 * intended to represent an efficient implementation.  Real applications should
 * make use of the USARTS peripheral DMA channel (PDC).
 */
void USART0_Handler( void )
{
   825ec:	b590      	push	{r4, r7, lr}
   825ee:	b087      	sub	sp, #28
   825f0:	af00      	add	r7, sp, #0
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
   825f2:	2300      	movs	r3, #0
   825f4:	60fb      	str	r3, [r7, #12]
uint8_t ucChar;
uint32_t ulChar;
uint32_t ulUSARTStatus, ulUSARTMask;

	ulUSARTStatus = usart_get_status( serUSART_PORT );
   825f6:	4826      	ldr	r0, [pc, #152]	; (82690 <USART0_Handler+0xa4>)
   825f8:	4b26      	ldr	r3, [pc, #152]	; (82694 <USART0_Handler+0xa8>)
   825fa:	4798      	blx	r3
   825fc:	6178      	str	r0, [r7, #20]
	ulUSARTMask = usart_get_interrupt_mask( serUSART_PORT );
   825fe:	4824      	ldr	r0, [pc, #144]	; (82690 <USART0_Handler+0xa4>)
   82600:	4b25      	ldr	r3, [pc, #148]	; (82698 <USART0_Handler+0xac>)
   82602:	4798      	blx	r3
   82604:	6138      	str	r0, [r7, #16]
	ulUSARTStatus &= ulUSARTMask;
   82606:	697a      	ldr	r2, [r7, #20]
   82608:	693b      	ldr	r3, [r7, #16]
   8260a:	4013      	ands	r3, r2
   8260c:	617b      	str	r3, [r7, #20]

	if( ( ulUSARTStatus & US_CSR_TXRDY ) != 0UL )
   8260e:	697b      	ldr	r3, [r7, #20]
   82610:	f003 0302 	and.w	r3, r3, #2
   82614:	2b00      	cmp	r3, #0
   82616:	d017      	beq.n	82648 <USART0_Handler+0x5c>
	{
		/* The interrupt was caused by the TX register becoming empty.  Are
		there any more characters to transmit? */
		if( xQueueReceiveFromISR( xCharsForTx, &ucChar, &xHigherPriorityTaskWoken ) == pdTRUE )
   82618:	4b20      	ldr	r3, [pc, #128]	; (8269c <USART0_Handler+0xb0>)
   8261a:	6819      	ldr	r1, [r3, #0]
   8261c:	f107 020b 	add.w	r2, r7, #11
   82620:	f107 030c 	add.w	r3, r7, #12
   82624:	4608      	mov	r0, r1
   82626:	4611      	mov	r1, r2
   82628:	461a      	mov	r2, r3
   8262a:	4b1d      	ldr	r3, [pc, #116]	; (826a0 <USART0_Handler+0xb4>)
   8262c:	4798      	blx	r3
   8262e:	4603      	mov	r3, r0
   82630:	2b01      	cmp	r3, #1
   82632:	d105      	bne.n	82640 <USART0_Handler+0x54>
		{
			/* A character was retrieved from the queue so can be sent to the
			USART now. */
			usart_putchar( serUSART_PORT, ( uint32_t ) ucChar );
   82634:	7afb      	ldrb	r3, [r7, #11]
   82636:	4816      	ldr	r0, [pc, #88]	; (82690 <USART0_Handler+0xa4>)
   82638:	4619      	mov	r1, r3
   8263a:	4b1a      	ldr	r3, [pc, #104]	; (826a4 <USART0_Handler+0xb8>)
   8263c:	4798      	blx	r3
   8263e:	e003      	b.n	82648 <USART0_Handler+0x5c>
		}
		else
		{
			usart_disable_interrupt( serUSART_PORT, US_IER_TXRDY );
   82640:	4813      	ldr	r0, [pc, #76]	; (82690 <USART0_Handler+0xa4>)
   82642:	2102      	movs	r1, #2
   82644:	4b18      	ldr	r3, [pc, #96]	; (826a8 <USART0_Handler+0xbc>)
   82646:	4798      	blx	r3
		}
	}

	if( ( ulUSARTStatus & US_CSR_RXRDY ) != 0UL )
   82648:	697b      	ldr	r3, [r7, #20]
   8264a:	f003 0301 	and.w	r3, r3, #1
   8264e:	2b00      	cmp	r3, #0
   82650:	d013      	beq.n	8267a <USART0_Handler+0x8e>
	{
		/* A character has been received on the USART, send it to the Rx
		handler task. */
		usart_getchar( serUSART_PORT, &ulChar );
   82652:	1d3b      	adds	r3, r7, #4
   82654:	480e      	ldr	r0, [pc, #56]	; (82690 <USART0_Handler+0xa4>)
   82656:	4619      	mov	r1, r3
   82658:	4b14      	ldr	r3, [pc, #80]	; (826ac <USART0_Handler+0xc0>)
   8265a:	4798      	blx	r3
		ucChar = ( uint8_t ) ( ulChar & 0xffUL );
   8265c:	687b      	ldr	r3, [r7, #4]
   8265e:	b2db      	uxtb	r3, r3
   82660:	72fb      	strb	r3, [r7, #11]
		xQueueSendFromISR( xRxedChars, &ucChar, &xHigherPriorityTaskWoken );
   82662:	4b13      	ldr	r3, [pc, #76]	; (826b0 <USART0_Handler+0xc4>)
   82664:	6819      	ldr	r1, [r3, #0]
   82666:	f107 020b 	add.w	r2, r7, #11
   8266a:	f107 030c 	add.w	r3, r7, #12
   8266e:	4608      	mov	r0, r1
   82670:	4611      	mov	r1, r2
   82672:	461a      	mov	r2, r3
   82674:	2300      	movs	r3, #0
   82676:	4c0f      	ldr	r4, [pc, #60]	; (826b4 <USART0_Handler+0xc8>)
   82678:	47a0      	blx	r4
	the unblocked task has a priority equal to or higher than the currently
	running task (the task this ISR interrupted), then xHigherPriorityTaskWoken
	will have automatically been set to pdTRUE within the queue send or receive
	function.  portEND_SWITCHING_ISR() will then ensure that this ISR returns
	directly to the higher priority unblocked task. */
	portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
   8267a:	68fb      	ldr	r3, [r7, #12]
   8267c:	2b00      	cmp	r3, #0
   8267e:	d003      	beq.n	82688 <USART0_Handler+0x9c>
   82680:	4b0d      	ldr	r3, [pc, #52]	; (826b8 <USART0_Handler+0xcc>)
   82682:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   82686:	601a      	str	r2, [r3, #0]
}
   82688:	371c      	adds	r7, #28
   8268a:	46bd      	mov	sp, r7
   8268c:	bd90      	pop	{r4, r7, pc}
   8268e:	bf00      	nop
   82690:	40098000 	.word	0x40098000
   82694:	000811b1 	.word	0x000811b1
   82698:	00081199 	.word	0x00081199
   8269c:	20070570 	.word	0x20070570
   826a0:	0008188d 	.word	0x0008188d
   826a4:	000811c9 	.word	0x000811c9
   826a8:	0008117d 	.word	0x0008117d
   826ac:	0008120d 	.word	0x0008120d
   826b0:	2007056c 	.word	0x2007056c
   826b4:	00081791 	.word	0x00081791
   826b8:	e000ed04 	.word	0xe000ed04

000826bc <__libc_init_array>:
   826bc:	b570      	push	{r4, r5, r6, lr}
   826be:	4e0f      	ldr	r6, [pc, #60]	; (826fc <__libc_init_array+0x40>)
   826c0:	4d0f      	ldr	r5, [pc, #60]	; (82700 <__libc_init_array+0x44>)
   826c2:	1b76      	subs	r6, r6, r5
   826c4:	10b6      	asrs	r6, r6, #2
   826c6:	d007      	beq.n	826d8 <__libc_init_array+0x1c>
   826c8:	3d04      	subs	r5, #4
   826ca:	2400      	movs	r4, #0
   826cc:	3401      	adds	r4, #1
   826ce:	f855 3f04 	ldr.w	r3, [r5, #4]!
   826d2:	4798      	blx	r3
   826d4:	42a6      	cmp	r6, r4
   826d6:	d1f9      	bne.n	826cc <__libc_init_array+0x10>
   826d8:	4e0a      	ldr	r6, [pc, #40]	; (82704 <__libc_init_array+0x48>)
   826da:	4d0b      	ldr	r5, [pc, #44]	; (82708 <__libc_init_array+0x4c>)
   826dc:	f000 f950 	bl	82980 <_init>
   826e0:	1b76      	subs	r6, r6, r5
   826e2:	10b6      	asrs	r6, r6, #2
   826e4:	d008      	beq.n	826f8 <__libc_init_array+0x3c>
   826e6:	3d04      	subs	r5, #4
   826e8:	2400      	movs	r4, #0
   826ea:	3401      	adds	r4, #1
   826ec:	f855 3f04 	ldr.w	r3, [r5, #4]!
   826f0:	4798      	blx	r3
   826f2:	42a6      	cmp	r6, r4
   826f4:	d1f9      	bne.n	826ea <__libc_init_array+0x2e>
   826f6:	bd70      	pop	{r4, r5, r6, pc}
   826f8:	bd70      	pop	{r4, r5, r6, pc}
   826fa:	bf00      	nop
   826fc:	0008298c 	.word	0x0008298c
   82700:	0008298c 	.word	0x0008298c
   82704:	00082994 	.word	0x00082994
   82708:	0008298c 	.word	0x0008298c

0008270c <memcmp>:
   8270c:	2a03      	cmp	r2, #3
   8270e:	b470      	push	{r4, r5, r6}
   82710:	d928      	bls.n	82764 <memcmp+0x58>
   82712:	ea40 0301 	orr.w	r3, r0, r1
   82716:	079b      	lsls	r3, r3, #30
   82718:	d013      	beq.n	82742 <memcmp+0x36>
   8271a:	7805      	ldrb	r5, [r0, #0]
   8271c:	780c      	ldrb	r4, [r1, #0]
   8271e:	42a5      	cmp	r5, r4
   82720:	d124      	bne.n	8276c <memcmp+0x60>
   82722:	3a01      	subs	r2, #1
   82724:	2300      	movs	r3, #0
   82726:	e005      	b.n	82734 <memcmp+0x28>
   82728:	f810 5f01 	ldrb.w	r5, [r0, #1]!
   8272c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   82730:	42a5      	cmp	r5, r4
   82732:	d11b      	bne.n	8276c <memcmp+0x60>
   82734:	4293      	cmp	r3, r2
   82736:	f103 0301 	add.w	r3, r3, #1
   8273a:	d1f5      	bne.n	82728 <memcmp+0x1c>
   8273c:	2000      	movs	r0, #0
   8273e:	bc70      	pop	{r4, r5, r6}
   82740:	4770      	bx	lr
   82742:	460c      	mov	r4, r1
   82744:	4603      	mov	r3, r0
   82746:	6825      	ldr	r5, [r4, #0]
   82748:	681e      	ldr	r6, [r3, #0]
   8274a:	4621      	mov	r1, r4
   8274c:	42ae      	cmp	r6, r5
   8274e:	4618      	mov	r0, r3
   82750:	f104 0404 	add.w	r4, r4, #4
   82754:	f103 0304 	add.w	r3, r3, #4
   82758:	d104      	bne.n	82764 <memcmp+0x58>
   8275a:	3a04      	subs	r2, #4
   8275c:	2a03      	cmp	r2, #3
   8275e:	4618      	mov	r0, r3
   82760:	4621      	mov	r1, r4
   82762:	d8f0      	bhi.n	82746 <memcmp+0x3a>
   82764:	2a00      	cmp	r2, #0
   82766:	d1d8      	bne.n	8271a <memcmp+0xe>
   82768:	4610      	mov	r0, r2
   8276a:	e7e8      	b.n	8273e <memcmp+0x32>
   8276c:	1b28      	subs	r0, r5, r4
   8276e:	bc70      	pop	{r4, r5, r6}
   82770:	4770      	bx	lr
   82772:	bf00      	nop

00082774 <memcpy>:
   82774:	4684      	mov	ip, r0
   82776:	ea41 0300 	orr.w	r3, r1, r0
   8277a:	f013 0303 	ands.w	r3, r3, #3
   8277e:	d149      	bne.n	82814 <memcpy+0xa0>
   82780:	3a40      	subs	r2, #64	; 0x40
   82782:	d323      	bcc.n	827cc <memcpy+0x58>
   82784:	680b      	ldr	r3, [r1, #0]
   82786:	6003      	str	r3, [r0, #0]
   82788:	684b      	ldr	r3, [r1, #4]
   8278a:	6043      	str	r3, [r0, #4]
   8278c:	688b      	ldr	r3, [r1, #8]
   8278e:	6083      	str	r3, [r0, #8]
   82790:	68cb      	ldr	r3, [r1, #12]
   82792:	60c3      	str	r3, [r0, #12]
   82794:	690b      	ldr	r3, [r1, #16]
   82796:	6103      	str	r3, [r0, #16]
   82798:	694b      	ldr	r3, [r1, #20]
   8279a:	6143      	str	r3, [r0, #20]
   8279c:	698b      	ldr	r3, [r1, #24]
   8279e:	6183      	str	r3, [r0, #24]
   827a0:	69cb      	ldr	r3, [r1, #28]
   827a2:	61c3      	str	r3, [r0, #28]
   827a4:	6a0b      	ldr	r3, [r1, #32]
   827a6:	6203      	str	r3, [r0, #32]
   827a8:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   827aa:	6243      	str	r3, [r0, #36]	; 0x24
   827ac:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   827ae:	6283      	str	r3, [r0, #40]	; 0x28
   827b0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   827b2:	62c3      	str	r3, [r0, #44]	; 0x2c
   827b4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   827b6:	6303      	str	r3, [r0, #48]	; 0x30
   827b8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   827ba:	6343      	str	r3, [r0, #52]	; 0x34
   827bc:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   827be:	6383      	str	r3, [r0, #56]	; 0x38
   827c0:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   827c2:	63c3      	str	r3, [r0, #60]	; 0x3c
   827c4:	3040      	adds	r0, #64	; 0x40
   827c6:	3140      	adds	r1, #64	; 0x40
   827c8:	3a40      	subs	r2, #64	; 0x40
   827ca:	d2db      	bcs.n	82784 <memcpy+0x10>
   827cc:	3230      	adds	r2, #48	; 0x30
   827ce:	d30b      	bcc.n	827e8 <memcpy+0x74>
   827d0:	680b      	ldr	r3, [r1, #0]
   827d2:	6003      	str	r3, [r0, #0]
   827d4:	684b      	ldr	r3, [r1, #4]
   827d6:	6043      	str	r3, [r0, #4]
   827d8:	688b      	ldr	r3, [r1, #8]
   827da:	6083      	str	r3, [r0, #8]
   827dc:	68cb      	ldr	r3, [r1, #12]
   827de:	60c3      	str	r3, [r0, #12]
   827e0:	3010      	adds	r0, #16
   827e2:	3110      	adds	r1, #16
   827e4:	3a10      	subs	r2, #16
   827e6:	d2f3      	bcs.n	827d0 <memcpy+0x5c>
   827e8:	320c      	adds	r2, #12
   827ea:	d305      	bcc.n	827f8 <memcpy+0x84>
   827ec:	f851 3b04 	ldr.w	r3, [r1], #4
   827f0:	f840 3b04 	str.w	r3, [r0], #4
   827f4:	3a04      	subs	r2, #4
   827f6:	d2f9      	bcs.n	827ec <memcpy+0x78>
   827f8:	3204      	adds	r2, #4
   827fa:	d008      	beq.n	8280e <memcpy+0x9a>
   827fc:	07d2      	lsls	r2, r2, #31
   827fe:	bf1c      	itt	ne
   82800:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82804:	f800 3b01 	strbne.w	r3, [r0], #1
   82808:	d301      	bcc.n	8280e <memcpy+0x9a>
   8280a:	880b      	ldrh	r3, [r1, #0]
   8280c:	8003      	strh	r3, [r0, #0]
   8280e:	4660      	mov	r0, ip
   82810:	4770      	bx	lr
   82812:	bf00      	nop
   82814:	2a08      	cmp	r2, #8
   82816:	d313      	bcc.n	82840 <memcpy+0xcc>
   82818:	078b      	lsls	r3, r1, #30
   8281a:	d0b1      	beq.n	82780 <memcpy+0xc>
   8281c:	f010 0303 	ands.w	r3, r0, #3
   82820:	d0ae      	beq.n	82780 <memcpy+0xc>
   82822:	f1c3 0304 	rsb	r3, r3, #4
   82826:	1ad2      	subs	r2, r2, r3
   82828:	07db      	lsls	r3, r3, #31
   8282a:	bf1c      	itt	ne
   8282c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82830:	f800 3b01 	strbne.w	r3, [r0], #1
   82834:	d3a4      	bcc.n	82780 <memcpy+0xc>
   82836:	f831 3b02 	ldrh.w	r3, [r1], #2
   8283a:	f820 3b02 	strh.w	r3, [r0], #2
   8283e:	e79f      	b.n	82780 <memcpy+0xc>
   82840:	3a04      	subs	r2, #4
   82842:	d3d9      	bcc.n	827f8 <memcpy+0x84>
   82844:	3a01      	subs	r2, #1
   82846:	f811 3b01 	ldrb.w	r3, [r1], #1
   8284a:	f800 3b01 	strb.w	r3, [r0], #1
   8284e:	d2f9      	bcs.n	82844 <memcpy+0xd0>
   82850:	780b      	ldrb	r3, [r1, #0]
   82852:	7003      	strb	r3, [r0, #0]
   82854:	784b      	ldrb	r3, [r1, #1]
   82856:	7043      	strb	r3, [r0, #1]
   82858:	788b      	ldrb	r3, [r1, #2]
   8285a:	7083      	strb	r3, [r0, #2]
   8285c:	4660      	mov	r0, ip
   8285e:	4770      	bx	lr

00082860 <register_fini>:
   82860:	4b02      	ldr	r3, [pc, #8]	; (8286c <register_fini+0xc>)
   82862:	b113      	cbz	r3, 8286a <register_fini+0xa>
   82864:	4802      	ldr	r0, [pc, #8]	; (82870 <register_fini+0x10>)
   82866:	f000 b805 	b.w	82874 <atexit>
   8286a:	4770      	bx	lr
   8286c:	00000000 	.word	0x00000000
   82870:	00082881 	.word	0x00082881

00082874 <atexit>:
   82874:	4601      	mov	r1, r0
   82876:	2000      	movs	r0, #0
   82878:	4602      	mov	r2, r0
   8287a:	4603      	mov	r3, r0
   8287c:	f000 b818 	b.w	828b0 <__register_exitproc>

00082880 <__libc_fini_array>:
   82880:	b538      	push	{r3, r4, r5, lr}
   82882:	4d09      	ldr	r5, [pc, #36]	; (828a8 <__libc_fini_array+0x28>)
   82884:	4c09      	ldr	r4, [pc, #36]	; (828ac <__libc_fini_array+0x2c>)
   82886:	1b64      	subs	r4, r4, r5
   82888:	10a4      	asrs	r4, r4, #2
   8288a:	bf18      	it	ne
   8288c:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   82890:	d005      	beq.n	8289e <__libc_fini_array+0x1e>
   82892:	3c01      	subs	r4, #1
   82894:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   82898:	4798      	blx	r3
   8289a:	2c00      	cmp	r4, #0
   8289c:	d1f9      	bne.n	82892 <__libc_fini_array+0x12>
   8289e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   828a2:	f000 b877 	b.w	82994 <_fini>
   828a6:	bf00      	nop
   828a8:	000829a0 	.word	0x000829a0
   828ac:	000829a4 	.word	0x000829a4

000828b0 <__register_exitproc>:
   828b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   828b2:	4c27      	ldr	r4, [pc, #156]	; (82950 <__register_exitproc+0xa0>)
   828b4:	b085      	sub	sp, #20
   828b6:	6826      	ldr	r6, [r4, #0]
   828b8:	4607      	mov	r7, r0
   828ba:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   828be:	2c00      	cmp	r4, #0
   828c0:	d040      	beq.n	82944 <__register_exitproc+0x94>
   828c2:	6865      	ldr	r5, [r4, #4]
   828c4:	2d1f      	cmp	r5, #31
   828c6:	dd1e      	ble.n	82906 <__register_exitproc+0x56>
   828c8:	4822      	ldr	r0, [pc, #136]	; (82954 <__register_exitproc+0xa4>)
   828ca:	b918      	cbnz	r0, 828d4 <__register_exitproc+0x24>
   828cc:	f04f 30ff 	mov.w	r0, #4294967295
   828d0:	b005      	add	sp, #20
   828d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   828d4:	f44f 70c8 	mov.w	r0, #400	; 0x190
   828d8:	9103      	str	r1, [sp, #12]
   828da:	9202      	str	r2, [sp, #8]
   828dc:	9301      	str	r3, [sp, #4]
   828de:	f3af 8000 	nop.w
   828e2:	9903      	ldr	r1, [sp, #12]
   828e4:	4604      	mov	r4, r0
   828e6:	9a02      	ldr	r2, [sp, #8]
   828e8:	9b01      	ldr	r3, [sp, #4]
   828ea:	2800      	cmp	r0, #0
   828ec:	d0ee      	beq.n	828cc <__register_exitproc+0x1c>
   828ee:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   828f2:	2000      	movs	r0, #0
   828f4:	6025      	str	r5, [r4, #0]
   828f6:	6060      	str	r0, [r4, #4]
   828f8:	4605      	mov	r5, r0
   828fa:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   828fe:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   82902:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   82906:	b93f      	cbnz	r7, 82918 <__register_exitproc+0x68>
   82908:	1c6b      	adds	r3, r5, #1
   8290a:	2000      	movs	r0, #0
   8290c:	3502      	adds	r5, #2
   8290e:	6063      	str	r3, [r4, #4]
   82910:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   82914:	b005      	add	sp, #20
   82916:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82918:	2601      	movs	r6, #1
   8291a:	40ae      	lsls	r6, r5
   8291c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   82920:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   82924:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   82928:	2f02      	cmp	r7, #2
   8292a:	ea42 0206 	orr.w	r2, r2, r6
   8292e:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   82932:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   82936:	d1e7      	bne.n	82908 <__register_exitproc+0x58>
   82938:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   8293c:	431e      	orrs	r6, r3
   8293e:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   82942:	e7e1      	b.n	82908 <__register_exitproc+0x58>
   82944:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   82948:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8294c:	e7b9      	b.n	828c2 <__register_exitproc+0x12>
   8294e:	bf00      	nop
   82950:	0008297c 	.word	0x0008297c
   82954:	00000000 	.word	0x00000000

00082958 <ucExpectedStackBytes.5295>:
   82958:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
   82968:	a5a5a5a5                                ....

0008296c <ulLED>:
   8296c:	00000056 0000003b 00000055 00000043     V...;...U...C...

0008297c <_global_impure_ptr>:
   8297c:	20070010                                ... 

00082980 <_init>:
   82980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82982:	bf00      	nop
   82984:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82986:	bc08      	pop	{r3}
   82988:	469e      	mov	lr, r3
   8298a:	4770      	bx	lr

0008298c <__init_array_start>:
   8298c:	00082861 	.word	0x00082861

00082990 <__frame_dummy_init_array_entry>:
   82990:	00080119                                ....

00082994 <_fini>:
   82994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82996:	bf00      	nop
   82998:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8299a:	bc08      	pop	{r3}
   8299c:	469e      	mov	lr, r3
   8299e:	4770      	bx	lr

000829a0 <__fini_array_start>:
   829a0:	000800f5 	.word	0x000800f5
