#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b5cd325fe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b5cd326170 .scope module, "sum4_tb" "sum4_tb" 3 1;
 .timescale 0 0;
v000001b5cd2f2a20_0 .var "input_1", 31 0;
v000001b5cd2f2ac0_0 .net "output_32", 31 0, v000001b5cd2f2980_0;  1 drivers
S_000001b5cd2f27f0 .scope module, "dut" "sum4" 3 6, 4 1 0, S_000001b5cd326170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input_1";
    .port_info 1 /OUTPUT 32 "output_32";
v000001b5cd2f3230_0 .net "input_1", 31 0, v000001b5cd2f2a20_0;  1 drivers
v000001b5cd2f2980_0 .var "output_32", 31 0;
E_000001b5cd19cc10 .event anyedge, v000001b5cd2f3230_0;
    .scope S_000001b5cd2f27f0;
T_0 ;
    %wait E_000001b5cd19cc10;
    %load/vec4 v000001b5cd2f3230_0;
    %addi 4, 0, 32;
    %store/vec4 v000001b5cd2f2980_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b5cd326170;
T_1 ;
    %vpi_call/w 3 12 "$dumpfile", "sum4_tb.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b5cd326170 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b5cd2f2a20_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001b5cd2f2a20_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001b5cd2f2a20_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000001b5cd2f2a20_0, 0, 32;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sum4_tb.sv";
    "sum4.sv";
