#Generated by  MIG Version 1.8
#Coregen 14.4 - Build Number P.49d on Thu Apr 25 16:21:07 2013
#FPGA Part  xc7k160t-fbg484-1


IO Bank,Pin Number,Signal Name,IO Standard,Direction,Slew Rate,DiffPair Type,DiffPair Signal
33,AB13,ddr3_dq[0],SSTL15_T_DCI,INOUT,FAST,,
33,U13,ddr3_dq[1],SSTL15_T_DCI,INOUT,FAST,,
33,V12,ddr3_dq[2],SSTL15_T_DCI,INOUT,FAST,,
33,V13,ddr3_dq[3],SSTL15_T_DCI,INOUT,FAST,,
33,W12,ddr3_dq[4],SSTL15_T_DCI,INOUT,FAST,,
33,AB11,ddr3_dq[5],SSTL15_T_DCI,INOUT,FAST,,
33,AB12,ddr3_dq[6],SSTL15_T_DCI,INOUT,FAST,,
33,AA11,ddr3_dq[7],SSTL15_T_DCI,INOUT,FAST,,
33,W6,ddr3_addr[13],SSTL15,OUT,FAST,,
33,T9,ddr3_addr[12],SSTL15,OUT,FAST,,
33,AB6,ddr3_addr[11],SSTL15,OUT,FAST,,
33,W10,ddr3_addr[10],SSTL15,OUT,FAST,,
33,AB7,ddr3_addr[9],SSTL15,OUT,FAST,,
33,AA5,ddr3_addr[8],SSTL15,OUT,FAST,,
33,AA6,ddr3_addr[7],SSTL15,OUT,FAST,,
33,U6,ddr3_addr[6],SSTL15,OUT,FAST,,
33,U7,ddr3_addr[5],SSTL15,OUT,FAST,,
33,V7,ddr3_addr[4],SSTL15,OUT,FAST,,
33,W7,ddr3_addr[3],SSTL15,OUT,FAST,,
33,AB8,ddr3_addr[2],SSTL15,OUT,FAST,,
33,T8,ddr3_addr[1],SSTL15,OUT,FAST,,
33,V9,ddr3_addr[0],SSTL15,OUT,FAST,,
33,Y9,ddr3_ba[2],SSTL15,OUT,FAST,,
33,U10,ddr3_ba[1],SSTL15,OUT,FAST,,
33,U8,ddr3_ba[0],SSTL15,OUT,FAST,,
33,AB10,ddr3_ras_n,SSTL15,OUT,FAST,,
33,AA10,ddr3_cas_n,SSTL15,OUT,FAST,,
33,V8,ddr3_we_n,SSTL15,OUT,FAST,,
33,Y6,ddr3_reset_n,LVCMOS15,OUT,FAST,,
33,W9,ddr3_cke[0],SSTL15,OUT,FAST,,
33,Y11,ddr3_odt[0],SSTL15,OUT,FAST,,
33,Y8,sys_clk_p,DIFF_SSTL15,IN,,P,sys_clk_n
33,Y7,sys_clk_n,DIFF_SSTL15,IN,,N,sys_clk_p
33,Y13,ddr3_dqs_p[0],DIFF_SSTL15_T_DCI,INOUT,FAST,P,ddr3_dqs_n[0]
33,AA13,ddr3_dqs_n[0],DIFF_SSTL15_T_DCI,INOUT,FAST,N,ddr3_dqs_p[0]
33,AA9,ddr3_ck_p[0],DIFF_SSTL15,OUT,FAST,P,ddr3_ck_n[0]
33,AA8,ddr3_ck_n[0],DIFF_SSTL15,OUT,FAST,N,ddr3_ck_p[0]
