git clone --depth 1 --no-tags https://github.com/parnianf/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/549467182
git clone --depth 1 --no-tags https://github.com/gjghlinix/uart.git f:/verilog_sva_gh_scraper/data/full_repos/548857279
git clone --depth 1 --no-tags https://github.com/Bariona/RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/554250340
git clone --depth 1 --no-tags https://github.com/Alifathysalama/-SPI-Slave-with-dual-port-RAM..git f:/verilog_sva_gh_scraper/data/full_repos/554299790
git clone --depth 1 --no-tags https://github.com/zijie-tang/MIPS32-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/552558508
git clone --depth 1 --no-tags https://github.com/mat1221-hub/Basic-Logic-Gate-Verilog-code-with-Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/552657732
git clone --depth 1 --no-tags https://github.com/sbaldzenka/xyloni_examples.git f:/verilog_sva_gh_scraper/data/full_repos/552904508
git clone --depth 1 --no-tags https://github.com/PavanDheeraj/Pavan_Mixed_Signal_Marathon.git f:/verilog_sva_gh_scraper/data/full_repos/546073579
git clone --depth 1 --no-tags https://github.com/sammy17/bombs-n-balloons.git f:/verilog_sva_gh_scraper/data/full_repos/547048169
git clone --depth 1 --no-tags https://github.com/NickCao/experiments.git f:/verilog_sva_gh_scraper/data/full_repos/554776011
git clone --depth 1 --no-tags https://github.com/UlkeiSzabolcs/Verilog_IEEE_754_Natural_Logarithm.git f:/verilog_sva_gh_scraper/data/full_repos/554836087
git clone --depth 1 --no-tags https://github.com/LBL-ICS/FP-Modules-ChiselHCL-VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/546168002
git clone --depth 1 --no-tags https://github.com/Vexoben/RISCV-CPU-for-Course.git f:/verilog_sva_gh_scraper/data/full_repos/555386727
git clone --depth 1 --no-tags https://github.com/planBisme/8bits_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/546009663
git clone --depth 1 --no-tags https://github.com/PSR0001/eSim_hackathon.git f:/verilog_sva_gh_scraper/data/full_repos/547739530
git clone --depth 1 --no-tags https://github.com/Integralsat/youtube_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/552344613
git clone --depth 1 --no-tags https://github.com/Nagarjun444/halfadder-using-nandgates.git f:/verilog_sva_gh_scraper/data/full_repos/553059316
git clone --depth 1 --no-tags https://github.com/yeodowon/RAM.git f:/verilog_sva_gh_scraper/data/full_repos/552704949
git clone --depth 1 --no-tags https://github.com/JerryGJX/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/552810204
git clone --depth 1 --no-tags https://github.com/WSJ20010912/CourseDesign_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/548836837
git clone --depth 1 --no-tags https://github.com/hypnotic2402/iiitb_mux.git f:/verilog_sva_gh_scraper/data/full_repos/547409132
git clone --depth 1 --no-tags https://github.com/saisudhirs/DDCO_L-A.git f:/verilog_sva_gh_scraper/data/full_repos/548395758
git clone --depth 1 --no-tags https://github.com/VegaMario/FP-Modules-ChiselHCL-VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/546198721
git clone --depth 1 --no-tags https://github.com/Theparia/Restoring-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/546038456
git clone --depth 1 --no-tags https://github.com/Theparia/Pipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/546120663
git clone --depth 1 --no-tags https://github.com/whoni159789/FND_4bit_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/546453671
git clone --depth 1 --no-tags https://github.com/jeronimopenha/tang_nano_9k_stream_interface_api.git f:/verilog_sva_gh_scraper/data/full_repos/546157914
git clone --depth 1 --no-tags https://github.com/rubankumard/esim_mxd_soc_crkt.git f:/verilog_sva_gh_scraper/data/full_repos/547889398
git clone --depth 1 --no-tags https://github.com/NiranjanK26/ECEA_HDLTP.git f:/verilog_sva_gh_scraper/data/full_repos/547773533
git clone --depth 1 --no-tags https://github.com/HeinrichCJ/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/548142118
git clone --depth 1 --no-tags https://github.com/CH0CC/IC.git f:/verilog_sva_gh_scraper/data/full_repos/548235938
git clone --depth 1 --no-tags https://github.com/vova-oveychick/Labs_aparat_priskor.git f:/verilog_sva_gh_scraper/data/full_repos/549222529
git clone --depth 1 --no-tags https://github.com/MariamFarouk26/UART_TX.git f:/verilog_sva_gh_scraper/data/full_repos/549207320
git clone --depth 1 --no-tags https://github.com/RanaElGahawy/Random-Batterns.git f:/verilog_sva_gh_scraper/data/full_repos/549487250
git clone --depth 1 --no-tags https://github.com/tejedof/Tarea1_ISDIGI.git f:/verilog_sva_gh_scraper/data/full_repos/548993390
git clone --depth 1 --no-tags https://github.com/mridul21harish/VLSI-Design.git f:/verilog_sva_gh_scraper/data/full_repos/546557502
git clone --depth 1 --no-tags https://github.com/matthew-setiawan/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/547211061
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/counter_up_down.git f:/verilog_sva_gh_scraper/data/full_repos/549636697
git clone --depth 1 --no-tags https://github.com/kingyeonsu/AXI4_BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/554037501
git clone --depth 1 --no-tags https://github.com/Rilwan292/-8-bit-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/554036456
git clone --depth 1 --no-tags https://github.com/NadeeshaDiw/Single-Cycle-8-bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/554142395
git clone --depth 1 --no-tags https://github.com/JorgeMarinN/3LFCC_AC3E_Tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/555464411
git clone --depth 1 --no-tags https://github.com/brad-herring/MUX4X1.git f:/verilog_sva_gh_scraper/data/full_repos/555011202
git clone --depth 1 --no-tags https://github.com/saramostafa2001/Register_File.git f:/verilog_sva_gh_scraper/data/full_repos/555424444
git clone --depth 1 --no-tags https://github.com/Esenju/Counter-basic-design.git f:/verilog_sva_gh_scraper/data/full_repos/552398401
git clone --depth 1 --no-tags https://github.com/lillian039/RISCV-CPU-2022.git f:/verilog_sva_gh_scraper/data/full_repos/552366333
git clone --depth 1 --no-tags https://github.com/calebemicael/desafio-cass-roadshow.git f:/verilog_sva_gh_scraper/data/full_repos/551392112
git clone --depth 1 --no-tags https://github.com/CameronSettles/Multicycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/551062263
git clone --depth 1 --no-tags https://github.com/bchyes/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/555755602
git clone --depth 1 --no-tags https://github.com/DongbeomSon/dld_assigns.git f:/verilog_sva_gh_scraper/data/full_repos/550907861
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/552785808
git clone --depth 1 --no-tags https://github.com/Mkeshishian/3650Project0.git f:/verilog_sva_gh_scraper/data/full_repos/553344096
git clone --depth 1 --no-tags https://github.com/abhirathsujith/Mux-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/554362271
git clone --depth 1 --no-tags https://github.com/leb1973/FND_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/555963196
git clone --depth 1 --no-tags https://github.com/rlee56800/CS3650_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/551139651
git clone --depth 1 --no-tags https://github.com/clracho/FPGA-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/550476246
git clone --depth 1 --no-tags https://github.com/emanazakria/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/550419940
git clone --depth 1 --no-tags https://github.com/whoni159789/4bit_Full_Adder_Substractor.git f:/verilog_sva_gh_scraper/data/full_repos/554889321
git clone --depth 1 --no-tags https://github.com/zainawin/AA.git f:/verilog_sva_gh_scraper/data/full_repos/547020012
git clone --depth 1 --no-tags https://github.com/cheng0719/FPGA-final-project_-basketball-arcade.git f:/verilog_sva_gh_scraper/data/full_repos/546546635
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ho-arithmetic.git f:/verilog_sva_gh_scraper/data/full_repos/545781914
git clone --depth 1 --no-tags https://github.com/HellinSun/Design-Verification-Practical.git f:/verilog_sva_gh_scraper/data/full_repos/554176920
git clone --depth 1 --no-tags https://github.com/JP2821/Projeto_IHS_Entrega.git f:/verilog_sva_gh_scraper/data/full_repos/554158137
git clone --depth 1 --no-tags https://github.com/Greenking1014/VSLI_Project.git f:/verilog_sva_gh_scraper/data/full_repos/553890747
git clone --depth 1 --no-tags https://github.com/Kang9609/MicroBlaze_TickGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/554696217
git clone --depth 1 --no-tags https://github.com/pruthvisa78/handwritten-digits-inference-engine.git f:/verilog_sva_gh_scraper/data/full_repos/553408160
git clone --depth 1 --no-tags https://github.com/tabrown3/snes-rom-reader.git f:/verilog_sva_gh_scraper/data/full_repos/553196514
git clone --depth 1 --no-tags https://github.com/gcourchinoux/fpga_.git f:/verilog_sva_gh_scraper/data/full_repos/552904868
git clone --depth 1 --no-tags https://github.com/harshk-99/single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/552715579
git clone --depth 1 --no-tags https://github.com/jefersonseverino/projeto_ihs.git f:/verilog_sva_gh_scraper/data/full_repos/553762854
git clone --depth 1 --no-tags https://github.com/PrinceG10/Scrambler.git f:/verilog_sva_gh_scraper/data/full_repos/554094012
git clone --depth 1 --no-tags https://github.com/noemiabril/zx128_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/554955301
git clone --depth 1 --no-tags https://github.com/rad68/fifo.git f:/verilog_sva_gh_scraper/data/full_repos/555457741
git clone --depth 1 --no-tags https://github.com/Prabhatatha/Final_Year_Project_MIPS_PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/552049444
git clone --depth 1 --no-tags https://github.com/caokaiming/Logic-Design-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/545795392
git clone --depth 1 --no-tags https://github.com/parnianf/Restoring-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/546038457
git clone --depth 1 --no-tags https://github.com/M4D-A/Salsa20.git f:/verilog_sva_gh_scraper/data/full_repos/546164743
git clone --depth 1 --no-tags https://github.com/whoni159789/FSM_LightStand.git f:/verilog_sva_gh_scraper/data/full_repos/551152065
git clone --depth 1 --no-tags https://github.com/bengs17/EC-311-LAB-1.git f:/verilog_sva_gh_scraper/data/full_repos/551561840
git clone --depth 1 --no-tags https://github.com/Kang9609/FSM_LightState.git f:/verilog_sva_gh_scraper/data/full_repos/550743997
git clone --depth 1 --no-tags https://github.com/nktkengo/openPDK.git f:/verilog_sva_gh_scraper/data/full_repos/552241362
git clone --depth 1 --no-tags https://github.com/AkiChen891/Vivado-Digital-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/551787332
git clone --depth 1 --no-tags https://github.com/vovazaichenko22/mathlab1.git f:/verilog_sva_gh_scraper/data/full_repos/556034363
git clone --depth 1 --no-tags https://github.com/sanhorizon777/CLA_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/547419691
git clone --depth 1 --no-tags https://github.com/horiaradu1/Computer-Engineering-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/547542398
git clone --depth 1 --no-tags https://github.com/kylebhill/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/546355766
git clone --depth 1 --no-tags https://github.com/hyogyeom/bcdtofnd.git f:/verilog_sva_gh_scraper/data/full_repos/546461175
git clone --depth 1 --no-tags https://github.com/johney1994/BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546453113
git clone --depth 1 --no-tags https://github.com/Steel-Shadow/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/546666473
git clone --depth 1 --no-tags https://github.com/sllk/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/549611476
git clone --depth 1 --no-tags https://github.com/shorokshomali/SWITCH-PACKET-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/549648306
git clone --depth 1 --no-tags https://github.com/Cizzorz3/Half_adder_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/549498296
git clone --depth 1 --no-tags https://github.com/RanaElGahawy/Digital-Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/548874639
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_TimeClock.git f:/verilog_sva_gh_scraper/data/full_repos/550147958
git clone --depth 1 --no-tags https://github.com/manuka03/5S_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/555982659
git clone --depth 1 --no-tags https://github.com/Gurusatwik/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/554146473
git clone --depth 1 --no-tags https://github.com/e9riffs/caravel_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/552240454
git clone --depth 1 --no-tags https://github.com/MatheusPaixaoG/microwave-in-quartus.git f:/verilog_sva_gh_scraper/data/full_repos/551633588
git clone --depth 1 --no-tags https://github.com/eroscupid88/cme433.git f:/verilog_sva_gh_scraper/data/full_repos/551233355
git clone --depth 1 --no-tags https://github.com/Code-Jiugae/pwm_led.git f:/verilog_sva_gh_scraper/data/full_repos/551177138
