0.6
2019.2
Nov  6 2019
21:57:16
E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/alu_test/alu_test.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/alu_test/alu_test.srcs/sources_1/imports/new/Alu.v,1702209877,verilog,,E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/alu_test/alu_test.srcs/sources_1/imports/new/test_Alu.v,E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/macro.vh,Alu,,,../../../../../riscv/riscv.srcs/sources_1/new,,,,,
E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/alu_test/alu_test.srcs/sources_1/imports/new/test_Alu.v,1702211592,verilog,,,E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/macro.vh,Alu_tb,,,../../../../../riscv/riscv.srcs/sources_1/new,,,,,
E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/macro.vh,1702209916,verilog,,,,,,,,,,,,
