<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>UART2CC26X2_HWAttrs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">UART2CC26X2_HWAttrs Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>UART2CC26X2 Hardware attributes.  
 <a href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_u_a_r_t2_c_c26_x2_8h_source.html">UART2CC26X2.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2bcfd701cd4bb7563fb528df723f8bb0"><td class="memItemLeft" align="right" valign="top">UART2_BASE_HWATTRS volatile tDMAControlTable *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#a2bcfd701cd4bb7563fb528df723f8bb0">dmaTxTableEntryPri</a></td></tr>
<tr class="separator:a2bcfd701cd4bb7563fb528df723f8bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf693d719dba98ede5784dd9e8967755"><td class="memItemLeft" align="right" valign="top">volatile tDMAControlTable *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#aaf693d719dba98ede5784dd9e8967755">dmaRxTableEntryPri</a></td></tr>
<tr class="separator:aaf693d719dba98ede5784dd9e8967755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4314c8e61d26d516790b1f0cd09d24"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#a3e4314c8e61d26d516790b1f0cd09d24">txChannelMask</a></td></tr>
<tr class="separator:a3e4314c8e61d26d516790b1f0cd09d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a427d0f2cd882d933d27d771b1eff12ba"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#a427d0f2cd882d933d27d771b1eff12ba">rxChannelMask</a></td></tr>
<tr class="separator:a427d0f2cd882d933d27d771b1eff12ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade598213e7ad59d9577c8afec81127f1"><td class="memItemLeft" align="right" valign="top">PowerCC26XX_Resource&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#ade598213e7ad59d9577c8afec81127f1">powerId</a></td></tr>
<tr class="separator:ade598213e7ad59d9577c8afec81127f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace97291a4880b7555e7c2590d43704dc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#ace97291a4880b7555e7c2590d43704dc">txPinMux</a></td></tr>
<tr class="separator:ace97291a4880b7555e7c2590d43704dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe6f5b0aa940dd1847e340f7f7565e5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#a9fe6f5b0aa940dd1847e340f7f7565e5">rxPinMux</a></td></tr>
<tr class="separator:a9fe6f5b0aa940dd1847e340f7f7565e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063b05b02a7e1110028dcd9aa279a6fa"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#a063b05b02a7e1110028dcd9aa279a6fa">ctsPinMux</a></td></tr>
<tr class="separator:a063b05b02a7e1110028dcd9aa279a6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b3d41dca46fb72676b14a00aee750d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#a18b3d41dca46fb72676b14a00aee750d">rtsPinMux</a></td></tr>
<tr class="separator:a18b3d41dca46fb72676b14a00aee750d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb9e413f39c690a1d97553e07daddfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_u_a_r_t2_c_c26_x2_8h.html#a3b7c870d3160947ef3d83541b2af8ff5">UART2CC26X2_FifoThreshold</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#acdb9e413f39c690a1d97553e07daddfa">txIntFifoThr</a></td></tr>
<tr class="separator:acdb9e413f39c690a1d97553e07daddfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea958fa1871facda7ad35d4a290303ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_u_a_r_t2_c_c26_x2_8h.html#a3b7c870d3160947ef3d83541b2af8ff5">UART2CC26X2_FifoThreshold</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#aea958fa1871facda7ad35d4a290303ca">rxIntFifoThr</a></td></tr>
<tr class="separator:aea958fa1871facda7ad35d4a290303ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART2CC26X2 Hardware attributes. </p>
<p>The fields, baseAddr and intNum are used by driverlib APIs and therefore must be populated by driverlib macro definitions. These definitions are found under the device family in:</p><ul>
<li>inc/hw_memmap.h</li>
<li>inc/hw_ints.h</li>
<li>driverlib/uart.h</li>
</ul>
<p>intPriority is the UART peripheral's interrupt priority, as defined by the underlying OS. It is passed unmodified to the underlying OS's interrupt handler creation code, so you need to refer to the OS documentation for usage. For example, for SYS/BIOS applications, refer to the ti.sysbios.family.arm.m3.Hwi documentation for SYS/BIOS usage of interrupt priorities. If the driver uses the ti.dpl interface instead of making OS calls directly, then the HwiP port handles the interrupt priority in an OS specific way. In the case of the SYS/BIOS port, intPriority is passed unmodified to Hwi_create(). The CC26x2 uses three of the priority bits, meaning ~0 has the same effect as (7 &lt;&lt; 5). </p><pre class="fragment">  (7 &lt;&lt; 5) will apply the lowest priority.
  (1 &lt;&lt; 5) will apply the highest priority.
</pre><p>Setting the priority to 0 is not supported by this driver. HWI's with priority 0 ignore the HWI dispatcher to support zero-latency interrupts, thus invalidating the critical sections in this driver.</p>
<p>A sample structure is shown below: </p><div class="fragment"><div class="line"><span class="keyword">const</span> <a class="code" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html">UART2CC26X2_HWAttrs</a> uartCC26X2HWAttrs[] = {</div><div class="line">    {</div><div class="line">        .baseAddr     = UARTA0_BASE,</div><div class="line">        .intNum       = INT_UART0_COMB,</div><div class="line">        .intPriority  = (~0),</div><div class="line">        .flowControl  = <a class="code" href="_u_a_r_t2_8h.html#ac5f6195c8ac1d8153e1c6a9ef5516dc0">UART2_FLOWCTRL_NONE</a>,</div><div class="line">        .rxPin        = IOID_2,</div><div class="line">        .txPin        = IOID_3,</div><div class="line">        .ctsPin       = <a class="code" href="_g_p_i_o_8h.html#af57edde67444c166b414c15047ff7b44">GPIO_INVALID_INDEX</a>,</div><div class="line">        .rtsPin       = <a class="code" href="_g_p_i_o_8h.html#af57edde67444c166b414c15047ff7b44">GPIO_INVALID_INDEX</a>,</div><div class="line">        .<a class="code" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#a427d0f2cd882d933d27d771b1eff12ba">rxChannelMask</a>  = 1 &lt;&lt; UDMA_CHAN_UART0_RX,</div><div class="line">        .<a class="code" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#a3e4314c8e61d26d516790b1f0cd09d24">txChannelMask</a>  = 1 &lt;&lt; UDMA_CHAN_UART0_TX,</div><div class="line">        .<a class="code" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#acdb9e413f39c690a1d97553e07daddfa">txIntFifoThr</a> = <a class="code" href="_u_a_r_t2_c_c26_x2_8h.html#a3b7c870d3160947ef3d83541b2af8ff5a9a16475ac223f297234aff04348bcb16">UART2CC26X2_FIFO_THRESHOLD_1_8</a>,</div><div class="line">        .<a class="code" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#aea958fa1871facda7ad35d4a290303ca">rxIntFifoThr</a> = <a class="code" href="_u_a_r_t2_c_c26_x2_8h.html#a3b7c870d3160947ef3d83541b2af8ff5a7c214e280886b359c9d19d56a581a297">UART2CC26X2_FIFO_THRESHOLD_4_8</a>,</div><div class="line">    },</div><div class="line">    {</div><div class="line">        .baseAddr     = UART1_BASE,</div><div class="line">        .intNum       = INT_UART1_COMB,</div><div class="line">        .intPriority  = (~0),</div><div class="line">        .flowControl  = <a class="code" href="_u_a_r_t2_8h.html#ac5f6195c8ac1d8153e1c6a9ef5516dc0">UART2_FLOWCTRL_NONE</a>,</div><div class="line">        .rxPin        = <a class="code" href="_g_p_i_o_8h.html#af57edde67444c166b414c15047ff7b44">GPIO_INVALID_INDEX</a>,</div><div class="line">        .txPin        = <a class="code" href="_g_p_i_o_8h.html#af57edde67444c166b414c15047ff7b44">GPIO_INVALID_INDEX</a>,</div><div class="line">        .ctsPin       = <a class="code" href="_g_p_i_o_8h.html#af57edde67444c166b414c15047ff7b44">GPIO_INVALID_INDEX</a>,</div><div class="line">        .rtsPin       = <a class="code" href="_g_p_i_o_8h.html#af57edde67444c166b414c15047ff7b44">GPIO_INVALID_INDEX</a>,</div><div class="line">        .<a class="code" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#a427d0f2cd882d933d27d771b1eff12ba">rxChannelMask</a>  = 1 &lt;&lt; UDMA_CHAN_UART1_RX,</div><div class="line">        .<a class="code" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#a3e4314c8e61d26d516790b1f0cd09d24">txChannelMask</a>  = 1 &lt;&lt; UDMA_CHAN_UART1_TX,</div><div class="line">        .<a class="code" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#acdb9e413f39c690a1d97553e07daddfa">txIntFifoThr</a> = <a class="code" href="_u_a_r_t2_c_c26_x2_8h.html#a3b7c870d3160947ef3d83541b2af8ff5a9a16475ac223f297234aff04348bcb16">UART2CC26X2_FIFO_THRESHOLD_1_8</a>,</div><div class="line">        .<a class="code" href="struct_u_a_r_t2_c_c26_x2___h_w_attrs.html#aea958fa1871facda7ad35d4a290303ca">rxIntFifoThr</a> = <a class="code" href="_u_a_r_t2_c_c26_x2_8h.html#a3b7c870d3160947ef3d83541b2af8ff5a7c214e280886b359c9d19d56a581a297">UART2CC26X2_FIFO_THRESHOLD_4_8</a>,</div><div class="line">    },</div><div class="line">};</div></div><!-- fragment --><p>To enable flow control, the .ctsPin and/or .rtsPin must be assigned. In addition, .flowControl must be set to UART2_FLOWCTRL_HARDWARE. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a2bcfd701cd4bb7563fb528df723f8bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bcfd701cd4bb7563fb528df723f8bb0">&sect;&nbsp;</a></span>dmaTxTableEntryPri</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART2_BASE_HWATTRS volatile tDMAControlTable* UART2CC26X2_HWAttrs::dmaTxTableEntryPri</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>uDMA controlTable primary TX entry </p>

</div>
</div>
<a id="aaf693d719dba98ede5784dd9e8967755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf693d719dba98ede5784dd9e8967755">&sect;&nbsp;</a></span>dmaRxTableEntryPri</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile tDMAControlTable* UART2CC26X2_HWAttrs::dmaRxTableEntryPri</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>uDMA controlTable primary RX entry </p>

</div>
</div>
<a id="a3e4314c8e61d26d516790b1f0cd09d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e4314c8e61d26d516790b1f0cd09d24">&sect;&nbsp;</a></span>txChannelMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t UART2CC26X2_HWAttrs::txChannelMask</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for uDMA TX channel number (1 &lt;&lt; channel number) </p>

</div>
</div>
<a id="a427d0f2cd882d933d27d771b1eff12ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a427d0f2cd882d933d27d771b1eff12ba">&sect;&nbsp;</a></span>rxChannelMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t UART2CC26X2_HWAttrs::rxChannelMask</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for uDMA RX channel number (1 &lt;&lt; channel number) </p>

</div>
</div>
<a id="ade598213e7ad59d9577c8afec81127f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade598213e7ad59d9577c8afec81127f1">&sect;&nbsp;</a></span>powerId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PowerCC26XX_Resource UART2CC26X2_HWAttrs::powerId</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Power driver ID of the UART instance </p>

</div>
</div>
<a id="ace97291a4880b7555e7c2590d43704dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace97291a4880b7555e7c2590d43704dc">&sect;&nbsp;</a></span>txPinMux</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UART2CC26X2_HWAttrs::txPinMux</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX PIN mux value </p>

</div>
</div>
<a id="a9fe6f5b0aa940dd1847e340f7f7565e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe6f5b0aa940dd1847e340f7f7565e5">&sect;&nbsp;</a></span>rxPinMux</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UART2CC26X2_HWAttrs::rxPinMux</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX PIN mux value </p>

</div>
</div>
<a id="a063b05b02a7e1110028dcd9aa279a6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a063b05b02a7e1110028dcd9aa279a6fa">&sect;&nbsp;</a></span>ctsPinMux</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UART2CC26X2_HWAttrs::ctsPinMux</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTS PIN mux value for flow control </p>

</div>
</div>
<a id="a18b3d41dca46fb72676b14a00aee750d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b3d41dca46fb72676b14a00aee750d">&sect;&nbsp;</a></span>rtsPinMux</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t UART2CC26X2_HWAttrs::rtsPinMux</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTS PIN mux value for flow control </p>

</div>
</div>
<a id="acdb9e413f39c690a1d97553e07daddfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdb9e413f39c690a1d97553e07daddfa">&sect;&nbsp;</a></span>txIntFifoThr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_u_a_r_t2_c_c26_x2_8h.html#a3b7c870d3160947ef3d83541b2af8ff5">UART2CC26X2_FifoThreshold</a> UART2CC26X2_HWAttrs::txIntFifoThr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART TX interrupt FIFO threshold select </p>

</div>
</div>
<a id="aea958fa1871facda7ad35d4a290303ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea958fa1871facda7ad35d4a290303ca">&sect;&nbsp;</a></span>rxIntFifoThr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_u_a_r_t2_c_c26_x2_8h.html#a3b7c870d3160947ef3d83541b2af8ff5">UART2CC26X2_FifoThreshold</a> UART2CC26X2_HWAttrs::rxIntFifoThr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART RX interrupt FIFO threshold select </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="_u_a_r_t2_c_c26_x2_8h_source.html">UART2CC26X2.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2023</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
