$comment
	File created using the following command:
		vcd file ShiftRegister_Demo.msim.vcd -direction
$end
$date
	Fri Mar 22 10:23:42 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module shiftregister4_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " dataIn [3] $end
$var wire 1 # dataIn [2] $end
$var wire 1 $ dataIn [1] $end
$var wire 1 % dataIn [0] $end
$var wire 1 & dataOut [3] $end
$var wire 1 ' dataOut [2] $end
$var wire 1 ( dataOut [1] $end
$var wire 1 ) dataOut [0] $end
$var wire 1 * loadEn $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var wire 1 . devoe $end
$var wire 1 / devclrn $end
$var wire 1 0 devpor $end
$var wire 1 1 ww_devoe $end
$var wire 1 2 ww_devclrn $end
$var wire 1 3 ww_devpor $end
$var wire 1 4 ww_clk $end
$var wire 1 5 ww_loadEn $end
$var wire 1 6 ww_dataIn [3] $end
$var wire 1 7 ww_dataIn [2] $end
$var wire 1 8 ww_dataIn [1] $end
$var wire 1 9 ww_dataIn [0] $end
$var wire 1 : ww_dataOut [3] $end
$var wire 1 ; ww_dataOut [2] $end
$var wire 1 < ww_dataOut [1] $end
$var wire 1 = ww_dataOut [0] $end
$var wire 1 > \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ? \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 @ \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 A \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 B \dataOut[0]~output_o\ $end
$var wire 1 C \dataOut[1]~output_o\ $end
$var wire 1 D \dataOut[2]~output_o\ $end
$var wire 1 E \dataOut[3]~output_o\ $end
$var wire 1 F \clk~input_o\ $end
$var wire 1 G \clk~inputclkctrl_outclk\ $end
$var wire 1 H \dataIn[0]~input_o\ $end
$var wire 1 I \loadEn~input_o\ $end
$var wire 1 J \s_shiftReg~0_combout\ $end
$var wire 1 K \dataIn[1]~input_o\ $end
$var wire 1 L \s_shiftReg~1_combout\ $end
$var wire 1 M \dataIn[2]~input_o\ $end
$var wire 1 N \s_shiftReg~2_combout\ $end
$var wire 1 O \dataIn[3]~input_o\ $end
$var wire 1 P \s_shiftReg~3_combout\ $end
$var wire 1 Q s_shiftReg [3] $end
$var wire 1 R s_shiftReg [2] $end
$var wire 1 S s_shiftReg [1] $end
$var wire 1 T s_shiftReg [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1*
0+
1,
x-
1.
1/
10
11
12
13
14
15
0B
0C
0D
0E
1F
1G
0H
1I
0J
0K
0L
0M
0N
0O
0P
0"
0#
0$
0%
06
07
08
09
0Q
0R
0S
0T
1>
1?
1@
1A
0&
0'
0(
0)
0:
0;
0<
0=
$end
#5000
0!
04
0F
0A
0G
#10000
1#
1$
18
17
1M
1K
1L
1N
#15000
1!
14
1F
1A
1G
1S
1R
1D
1C
1;
1<
1(
1'
#20000
0!
0*
04
05
0I
0F
0A
1J
0L
1P
0G
#30000
1!
14
1F
1A
1G
1T
0S
1Q
0N
1L
1E
0C
1B
1:
0<
1=
1)
0(
1&
#40000
0!
04
0F
0A
0G
#60000
1!
14
1F
1A
1G
1S
0R
0P
1N
0D
1C
0;
1<
1(
0'
#70000
0#
0$
08
07
0M
0K
#75000
0!
04
0F
0A
0G
#80000
1!
14
1F
1A
1G
1R
0Q
1P
0E
1D
0:
1;
1'
0&
#95000
0!
04
0F
0A
0G
#115000
1!
14
1F
1A
1G
1Q
1E
1:
1&
#120000
0!
04
0F
0A
0G
#135000
1!
14
1F
1A
1G
#140000
0!
04
0F
0A
0G
#150000
1!
14
1F
1A
1G
#165000
0!
04
0F
0A
0G
#175000
1!
14
1F
1A
1G
#185000
0!
04
0F
0A
0G
#190000
1!
14
1F
1A
1G
#205000
0!
04
0F
0A
0G
#210000
1!
14
1F
1A
1G
#235000
0!
04
0F
0A
0G
#260000
1!
14
1F
1A
1G
#270000
0!
04
0F
0A
0G
#275000
1!
14
1F
1A
1G
#280000
0!
04
0F
0A
0G
#320000
1!
14
1F
1A
1G
#325000
0!
04
0F
0A
0G
#330000
1!
14
1F
1A
1G
#345000
0!
04
0F
0A
0G
#360000
1!
14
1F
1A
1G
#365000
0!
04
0F
0A
0G
#370000
1!
14
1F
1A
1G
#385000
0!
04
0F
0A
0G
#390000
1!
14
1F
1A
1G
#410000
0!
04
0F
0A
0G
#425000
1!
14
1F
1A
1G
#445000
0!
04
0F
0A
0G
#455000
1!
14
1F
1A
1G
#470000
0!
04
0F
0A
0G
#475000
1!
14
1F
1A
1G
#480000
0!
04
0F
0A
0G
#500000
1!
14
1F
1A
1G
#515000
0!
04
0F
0A
0G
#540000
1!
14
1F
1A
1G
#545000
0!
04
0F
0A
0G
#560000
1!
14
1F
1A
1G
#575000
0!
04
0F
0A
0G
#580000
1!
14
1F
1A
1G
#595000
0!
04
0F
0A
0G
#600000
1!
14
1F
1A
1G
#605000
0!
04
0F
0A
0G
#610000
1!
14
1F
1A
1G
#630000
0!
04
0F
0A
0G
#635000
1!
14
1F
1A
1G
#640000
0!
04
0F
0A
0G
#645000
1!
14
1F
1A
1G
#650000
0!
04
0F
0A
0G
#655000
1!
14
1F
1A
1G
#675000
0!
04
0F
0A
0G
#690000
1!
14
1F
1A
1G
#695000
0!
04
0F
0A
0G
#700000
1!
14
1F
1A
1G
#705000
0!
04
0F
0A
0G
#710000
1!
14
1F
1A
1G
#720000
0!
04
0F
0A
0G
#735000
1!
14
1F
1A
1G
#755000
0!
04
0F
0A
0G
#770000
1!
14
1F
1A
1G
#780000
0!
04
0F
0A
0G
#795000
1!
14
1F
1A
1G
#800000
0!
04
0F
0A
0G
#810000
1!
14
1F
1A
1G
#815000
0!
04
0F
0A
0G
#830000
1!
14
1F
1A
1G
#845000
0!
04
0F
0A
0G
#850000
1!
14
1F
1A
1G
#875000
0!
04
0F
0A
0G
#880000
1!
14
1F
1A
1G
#885000
0!
04
0F
0A
0G
#895000
1!
14
1F
1A
1G
#915000
0!
04
0F
0A
0G
#925000
1!
14
1F
1A
1G
#945000
0!
04
0F
0A
0G
#950000
1!
14
1F
1A
1G
#965000
0!
04
0F
0A
0G
#975000
1!
14
1F
1A
1G
#980000
0!
04
0F
0A
0G
#995000
1!
14
1F
1A
1G
#1000000
