$date
	Mon Dec  8 14:36:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fibonacci_tb $end
$var wire 16 ! fib [15:0] $end
$var reg 4 " n [3:0] $end
$var integer 32 # i [31:0] $end
$scope module dut $end
$var wire 4 $ n [3:0] $end
$var reg 16 % a [15:0] $end
$var reg 16 & b [15:0] $end
$var reg 16 ' fib [15:0] $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0 '
bx &
bx %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 !
b1 '
b1 "
b1 $
b1 #
#20
b11 (
b1 &
b1 %
b10 "
b10 $
b10 #
#30
b10 &
b10 !
b10 '
b100 (
b1 %
b11 "
b11 $
b11 #
#40
b11 !
b11 '
b101 (
b11 &
b10 %
b100 "
b100 $
b100 #
#50
b101 !
b101 '
b110 (
b101 &
b11 %
b101 "
b101 $
b101 #
#60
b1000 !
b1000 '
b111 (
b1000 &
b101 %
b110 "
b110 $
b110 #
#70
b1101 !
b1101 '
b1000 (
b1101 &
b1000 %
b111 "
b111 $
b111 #
#80
b10101 !
b10101 '
b1001 (
b10101 &
b1101 %
b1000 "
b1000 $
b1000 #
#90
b100010 !
b100010 '
b1010 (
b100010 &
b10101 %
b1001 "
b1001 $
b1001 #
#100
b110111 !
b110111 '
b1011 (
b110111 &
b100010 %
b1010 "
b1010 $
b1010 #
#110
b1011001 !
b1011001 '
b1100 (
b1011001 &
b110111 %
b1011 "
b1011 $
b1011 #
#120
b10010000 !
b10010000 '
b1101 (
b10010000 &
b1011001 %
b1100 "
b1100 $
b1100 #
#130
b11101001 !
b11101001 '
b1110 (
b11101001 &
b10010000 %
b1101 "
b1101 $
b1101 #
#140
b101111001 !
b101111001 '
b1111 (
b101111001 &
b11101001 %
b1110 "
b1110 $
b1110 #
#150
b1001100010 !
b1001100010 '
b10000 (
b1001100010 &
b101111001 %
b1111 "
b1111 $
b1111 #
#160
b10000 #
