{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 15:31:31 2018 " "Info: Processing started: Mon Mar 19 15:31:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LVDS_tx -c LVDS_tx --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LVDS_tx -c LVDS_tx --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk7 " "Info: Assuming node \"clk7\" is an undefined clock" {  } { { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk7" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk7 register counter\[2\] register tx3_out~reg0 341.65 MHz 2.927 ns Internal " "Info: Clock \"clk7\" has Internal fmax of 341.65 MHz between source register \"counter\[2\]\" and destination register \"tx3_out~reg0\" (period= 2.927 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.688 ns + Longest register register " "Info: + Longest register to register delay is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[2\] 1 REG LCFF_X49_Y4_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y4_N9; Fanout = 9; REG Node = 'counter\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[2] } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.521 ns) 0.930 ns tx0_out~0 2 COMB LCCOMB_X49_Y4_N4 6 " "Info: 2: + IC(0.409 ns) + CELL(0.521 ns) = 0.930 ns; Loc. = LCCOMB_X49_Y4_N4; Fanout = 6; COMB Node = 'tx0_out~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { counter[2] tx0_out~0 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.319 ns) 1.604 ns Mux3~3 3 COMB LCCOMB_X49_Y4_N30 1 " "Info: 3: + IC(0.355 ns) + CELL(0.319 ns) = 1.604 ns; Loc. = LCCOMB_X49_Y4_N30; Fanout = 1; COMB Node = 'Mux3~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { tx0_out~0 Mux3~3 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.521 ns) 2.592 ns Mux3~4 4 COMB LCCOMB_X48_Y4_N8 1 " "Info: 4: + IC(0.467 ns) + CELL(0.521 ns) = 2.592 ns; Loc. = LCCOMB_X48_Y4_N8; Fanout = 1; COMB Node = 'Mux3~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { Mux3~3 Mux3~4 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.688 ns tx3_out~reg0 5 REG LCFF_X48_Y4_N9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.688 ns; Loc. = LCFF_X48_Y4_N9; Fanout = 1; REG Node = 'tx3_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux3~4 tx3_out~reg0 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns ( 54.20 % ) " "Info: Total cell delay = 1.457 ns ( 54.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 45.80 % ) " "Info: Total interconnect delay = 1.231 ns ( 45.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { counter[2] tx0_out~0 Mux3~3 Mux3~4 tx3_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { counter[2] {} tx0_out~0 {} Mux3~3 {} Mux3~4 {} tx3_out~reg0 {} } { 0.000ns 0.409ns 0.355ns 0.467ns 0.000ns } { 0.000ns 0.521ns 0.319ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk7 destination 2.864 ns + Shortest register " "Info: + Shortest clock path from clock \"clk7\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk7 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk7 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk7~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk7~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk7 clk7~clkctrl } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns tx3_out~reg0 3 REG LCFF_X48_Y4_N9 1 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X48_Y4_N9; Fanout = 1; REG Node = 'tx3_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk7~clkctrl tx3_out~reg0 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk7 clk7~clkctrl tx3_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk7 {} clk7~combout {} clk7~clkctrl {} tx3_out~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk7 source 2.864 ns - Longest register " "Info: - Longest clock path from clock \"clk7\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk7 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk7 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk7~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk7~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk7 clk7~clkctrl } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns counter\[2\] 3 REG LCFF_X49_Y4_N9 9 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X49_Y4_N9; Fanout = 9; REG Node = 'counter\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk7~clkctrl counter[2] } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk7 clk7~clkctrl counter[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk7 {} clk7~combout {} clk7~clkctrl {} counter[2] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk7 clk7~clkctrl tx3_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk7 {} clk7~combout {} clk7~clkctrl {} tx3_out~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk7 clk7~clkctrl counter[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk7 {} clk7~combout {} clk7~clkctrl {} counter[2] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { counter[2] tx0_out~0 Mux3~3 Mux3~4 tx3_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { counter[2] {} tx0_out~0 {} Mux3~3 {} Mux3~4 {} tx3_out~reg0 {} } { 0.000ns 0.409ns 0.355ns 0.467ns 0.000ns } { 0.000ns 0.521ns 0.319ns 0.521ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk7 clk7~clkctrl tx3_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk7 {} clk7~combout {} clk7~clkctrl {} tx3_out~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk7 clk7~clkctrl counter[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk7 {} clk7~combout {} clk7~clkctrl {} counter[2] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tx2_out~reg0 tx2_in\[4\] clk7 5.358 ns register " "Info: tsu for register \"tx2_out~reg0\" (data pin = \"tx2_in\[4\]\", clock pin = \"clk7\") is 5.358 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.260 ns + Longest pin register " "Info: + Longest pin to register delay is 8.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns tx2_in\[4\] 1 PIN PIN_Y21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_Y21; Fanout = 1; PIN Node = 'tx2_in\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx2_in[4] } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.204 ns) + CELL(0.521 ns) 6.619 ns Mux2~1 2 COMB LCCOMB_X49_Y4_N16 1 " "Info: 2: + IC(5.204 ns) + CELL(0.521 ns) = 6.619 ns; Loc. = LCCOMB_X49_Y4_N16; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { tx2_in[4] Mux2~1 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.319 ns) 7.233 ns Mux2~2 3 COMB LCCOMB_X49_Y4_N10 1 " "Info: 3: + IC(0.295 ns) + CELL(0.319 ns) = 7.233 ns; Loc. = LCCOMB_X49_Y4_N10; Fanout = 1; COMB Node = 'Mux2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.614 ns" { Mux2~1 Mux2~2 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 7.702 ns Mux2~3 4 COMB LCCOMB_X49_Y4_N28 1 " "Info: 4: + IC(0.291 ns) + CELL(0.178 ns) = 7.702 ns; Loc. = LCCOMB_X49_Y4_N28; Fanout = 1; COMB Node = 'Mux2~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Mux2~2 Mux2~3 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 8.164 ns Mux2~4 5 COMB LCCOMB_X49_Y4_N20 1 " "Info: 5: + IC(0.284 ns) + CELL(0.178 ns) = 8.164 ns; Loc. = LCCOMB_X49_Y4_N20; Fanout = 1; COMB Node = 'Mux2~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Mux2~3 Mux2~4 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.260 ns tx2_out~reg0 6 REG LCFF_X49_Y4_N21 1 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 8.260 ns; Loc. = LCFF_X49_Y4_N21; Fanout = 1; REG Node = 'tx2_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux2~4 tx2_out~reg0 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 26.46 % ) " "Info: Total cell delay = 2.186 ns ( 26.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.074 ns ( 73.54 % ) " "Info: Total interconnect delay = 6.074 ns ( 73.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.260 ns" { tx2_in[4] Mux2~1 Mux2~2 Mux2~3 Mux2~4 tx2_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.260 ns" { tx2_in[4] {} tx2_in[4]~combout {} Mux2~1 {} Mux2~2 {} Mux2~3 {} Mux2~4 {} tx2_out~reg0 {} } { 0.000ns 0.000ns 5.204ns 0.295ns 0.291ns 0.284ns 0.000ns } { 0.000ns 0.894ns 0.521ns 0.319ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk7 destination 2.864 ns - Shortest register " "Info: - Shortest clock path from clock \"clk7\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk7 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk7 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk7~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk7~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk7 clk7~clkctrl } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns tx2_out~reg0 3 REG LCFF_X49_Y4_N21 1 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X49_Y4_N21; Fanout = 1; REG Node = 'tx2_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk7~clkctrl tx2_out~reg0 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk7 clk7~clkctrl tx2_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk7 {} clk7~combout {} clk7~clkctrl {} tx2_out~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.260 ns" { tx2_in[4] Mux2~1 Mux2~2 Mux2~3 Mux2~4 tx2_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.260 ns" { tx2_in[4] {} tx2_in[4]~combout {} Mux2~1 {} Mux2~2 {} Mux2~3 {} Mux2~4 {} tx2_out~reg0 {} } { 0.000ns 0.000ns 5.204ns 0.295ns 0.291ns 0.284ns 0.000ns } { 0.000ns 0.894ns 0.521ns 0.319ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk7 clk7~clkctrl tx2_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk7 {} clk7~combout {} clk7~clkctrl {} tx2_out~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk7 tx1_out tx1_out~reg0 7.515 ns register " "Info: tco from clock \"clk7\" to destination pin \"tx1_out\" through register \"tx1_out~reg0\" is 7.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk7 source 2.864 ns + Longest register " "Info: + Longest clock path from clock \"clk7\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk7 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk7 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk7~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk7~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk7 clk7~clkctrl } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns tx1_out~reg0 3 REG LCFF_X49_Y4_N27 1 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X49_Y4_N27; Fanout = 1; REG Node = 'tx1_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk7~clkctrl tx1_out~reg0 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk7 clk7~clkctrl tx1_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk7 {} clk7~combout {} clk7~clkctrl {} tx1_out~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.374 ns + Longest register pin " "Info: + Longest register to pin delay is 4.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx1_out~reg0 1 REG LCFF_X49_Y4_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y4_N27; Fanout = 1; REG Node = 'tx1_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx1_out~reg0 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(2.996 ns) 4.374 ns tx1_out 2 PIN PIN_R16 0 " "Info: 2: + IC(1.378 ns) + CELL(2.996 ns) = 4.374 ns; Loc. = PIN_R16; Fanout = 0; PIN Node = 'tx1_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.374 ns" { tx1_out~reg0 tx1_out } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.996 ns ( 68.50 % ) " "Info: Total cell delay = 2.996 ns ( 68.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.378 ns ( 31.50 % ) " "Info: Total interconnect delay = 1.378 ns ( 31.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.374 ns" { tx1_out~reg0 tx1_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.374 ns" { tx1_out~reg0 {} tx1_out {} } { 0.000ns 1.378ns } { 0.000ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk7 clk7~clkctrl tx1_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk7 {} clk7~combout {} clk7~clkctrl {} tx1_out~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.374 ns" { tx1_out~reg0 tx1_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.374 ns" { tx1_out~reg0 {} tx1_out {} } { 0.000ns 1.378ns } { 0.000ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk7 txc 4.944 ns Longest " "Info: Longest tpd from source pin \"clk7\" to destination pin \"txc\" is 4.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk7 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk7 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(2.840 ns) 4.944 ns txc 2 PIN PIN_J1 0 " "Info: 2: + IC(1.078 ns) + CELL(2.840 ns) = 4.944 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'txc'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.918 ns" { clk7 txc } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.866 ns ( 78.20 % ) " "Info: Total cell delay = 3.866 ns ( 78.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.078 ns ( 21.80 % ) " "Info: Total interconnect delay = 1.078 ns ( 21.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.944 ns" { clk7 txc } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.944 ns" { clk7 {} clk7~combout {} txc {} } { 0.000ns 0.000ns 1.078ns } { 0.000ns 1.026ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tx1_out~reg0 tx1_in\[3\] clk7 -3.532 ns register " "Info: th for register \"tx1_out~reg0\" (data pin = \"tx1_in\[3\]\", clock pin = \"clk7\") is -3.532 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk7 destination 2.864 ns + Longest register " "Info: + Longest clock path from clock \"clk7\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk7 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk7 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk7~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk7~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk7 clk7~clkctrl } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns tx1_out~reg0 3 REG LCFF_X49_Y4_N27 1 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X49_Y4_N27; Fanout = 1; REG Node = 'tx1_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk7~clkctrl tx1_out~reg0 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk7 clk7~clkctrl tx1_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk7 {} clk7~combout {} clk7~clkctrl {} tx1_out~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.682 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns tx1_in\[3\] 1 PIN PIN_Y19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_Y19; Fanout = 1; PIN Node = 'tx1_in\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx1_in[3] } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.191 ns) + CELL(0.521 ns) 6.586 ns Mux1~4 2 COMB LCCOMB_X49_Y4_N26 1 " "Info: 2: + IC(5.191 ns) + CELL(0.521 ns) = 6.586 ns; Loc. = LCCOMB_X49_Y4_N26; Fanout = 1; COMB Node = 'Mux1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.712 ns" { tx1_in[3] Mux1~4 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.682 ns tx1_out~reg0 3 REG LCFF_X49_Y4_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.682 ns; Loc. = LCFF_X49_Y4_N27; Fanout = 1; REG Node = 'tx1_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux1~4 tx1_out~reg0 } "NODE_NAME" } } { "LVDS_tx.vhd" "" { Text "C:/Users/Максим/Desktop/Quartus_Projects/2/LVDS/LVDS_tx/LVDS_tx.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 22.31 % ) " "Info: Total cell delay = 1.491 ns ( 22.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.191 ns ( 77.69 % ) " "Info: Total interconnect delay = 5.191 ns ( 77.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.682 ns" { tx1_in[3] Mux1~4 tx1_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.682 ns" { tx1_in[3] {} tx1_in[3]~combout {} Mux1~4 {} tx1_out~reg0 {} } { 0.000ns 0.000ns 5.191ns 0.000ns } { 0.000ns 0.874ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk7 clk7~clkctrl tx1_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk7 {} clk7~combout {} clk7~clkctrl {} tx1_out~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.682 ns" { tx1_in[3] Mux1~4 tx1_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.682 ns" { tx1_in[3] {} tx1_in[3]~combout {} Mux1~4 {} tx1_out~reg0 {} } { 0.000ns 0.000ns 5.191ns 0.000ns } { 0.000ns 0.874ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 15:31:31 2018 " "Info: Processing ended: Mon Mar 19 15:31:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
