// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_D_drain_IO_L1_out_wrapper_7_2_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_dout,
        fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_empty_n,
        fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read,
        fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_din,
        fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n,
        fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_write,
        fifo_D_drain_PE_2_7_x1171_dout,
        fifo_D_drain_PE_2_7_x1171_empty_n,
        fifo_D_drain_PE_2_7_x1171_read
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_dout;
input   fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_empty_n;
output   fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read;
output  [127:0] fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_din;
input   fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n;
output   fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_write;
input  [31:0] fifo_D_drain_PE_2_7_x1171_dout;
input   fifo_D_drain_PE_2_7_x1171_empty_n;
output   fifo_D_drain_PE_2_7_x1171_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read;
reg[127:0] fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_din;
reg fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_write;
reg fifo_D_drain_PE_2_7_x1171_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_blk_n;
wire    ap_CS_fsm_state13;
reg    fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_blk_n;
wire    ap_CS_fsm_state15;
reg    fifo_D_drain_PE_2_7_x1171_blk_n;
wire    ap_CS_fsm_state6;
wire   [2:0] add_ln691_fu_472_p2;
reg   [2:0] add_ln691_reg_753;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_502_fu_484_p2;
reg   [2:0] add_ln691_502_reg_761;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln890_551_fu_510_p2;
reg   [0:0] icmp_ln890_551_reg_769;
wire   [0:0] icmp_ln890_550_fu_490_p2;
wire   [3:0] add_ln691_501_fu_516_p2;
reg   [3:0] add_ln691_501_reg_773;
wire    ap_CS_fsm_state4;
reg   [0:0] tmp_reg_781;
wire   [0:0] icmp_ln890_552_fu_522_p2;
wire   [1:0] empty_fu_536_p1;
reg   [1:0] empty_reg_786;
wire   [4:0] add_ln691_504_fu_540_p2;
reg   [4:0] add_ln691_504_reg_790;
wire    ap_CS_fsm_state5;
reg   [4:0] local_D_V_addr_reg_807;
reg   [31:0] data_split_V_0_reg_815;
wire   [127:0] local_D_V_q0;
wire   [2:0] add_ln691_505_fu_576_p2;
reg   [2:0] add_ln691_505_reg_828;
wire    ap_CS_fsm_state7;
wire   [31:0] data_split_V_0_1_fu_588_p1;
wire   [0:0] icmp_ln878_fu_582_p2;
wire   [127:0] zext_ln1497_fu_606_p1;
reg   [127:0] zext_ln1497_reg_847;
wire   [0:0] icmp_ln870_fu_649_p2;
reg   [0:0] icmp_ln870_reg_855;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln890_553_fu_643_p2;
wire   [4:0] add_ln691_508_fu_655_p2;
reg   [4:0] add_ln691_508_reg_859;
wire    ap_CS_fsm_state11;
wire   [4:0] add_ln691_506_fu_667_p2;
reg   [4:0] add_ln691_506_reg_867;
wire   [4:0] shl_ln890_fu_673_p2;
reg   [4:0] shl_ln890_reg_872;
wire   [2:0] add_ln691_503_fu_685_p2;
wire   [0:0] icmp_ln890_555_fu_679_p2;
wire   [0:0] icmp_ln890_556_fu_661_p2;
wire   [1:0] add_ln691_509_fu_691_p2;
reg   [1:0] add_ln691_509_reg_885;
wire    ap_CS_fsm_state12;
wire   [1:0] add_ln691_507_fu_703_p2;
reg   [1:0] add_ln691_507_reg_893;
wire    ap_CS_fsm_state14;
reg   [4:0] local_D_V_address0;
reg    local_D_V_ce0;
reg    local_D_V_we0;
wire   [127:0] local_D_V_d0;
reg   [2:0] c0_V_reg_176;
reg    ap_block_state1;
reg   [2:0] c1_V_reg_187;
wire   [0:0] icmp_ln890_fu_478_p2;
reg   [3:0] c7_V_reg_198;
wire   [0:0] icmp_ln890_554_fu_570_p2;
reg   [4:0] c8_V_reg_209;
wire    ap_CS_fsm_state9;
reg   [31:0] data_split_V_3_4_reg_220;
wire    ap_CS_fsm_state8;
reg   [31:0] data_split_V_2_4_reg_230;
reg   [31:0] data_split_V_1_4_reg_240;
reg   [31:0] data_split_V_0_4_reg_250;
reg   [2:0] n_V_reg_260;
reg   [127:0] p_Val2_s_reg_271;
reg   [31:0] data_split_V_3_5_reg_280;
wire   [1:0] trunc_ln25100_fu_592_p1;
reg   [31:0] data_split_V_2_5_reg_298;
reg   [31:0] data_split_V_1_5_reg_316;
reg   [31:0] data_split_V_0_5_reg_334;
reg   [31:0] v1_V_reg_352;
reg   [31:0] v2_V_909_reg_368;
reg   [31:0] v2_V_908_reg_384;
reg   [31:0] v2_V_reg_400;
reg   [2:0] c4_V_reg_416;
reg   [4:0] c5_V_15_reg_428;
wire   [0:0] icmp_ln890_558_fu_697_p2;
reg   [4:0] c5_V_reg_439;
wire   [0:0] icmp_ln890_557_fu_723_p2;
reg   [1:0] c6_V_79_reg_450;
reg    ap_block_state13;
reg   [1:0] c6_V_reg_461;
wire   [63:0] zext_ln25098_fu_565_p1;
wire   [63:0] zext_ln25124_1_fu_718_p1;
reg   [31:0] p_Repl2_s_fu_116;
reg   [31:0] p_Repl2_964_fu_120;
reg   [31:0] p_Repl2_965_fu_124;
reg   [31:0] p_Repl2_966_fu_128;
wire   [5:0] ret_98_fu_496_p3;
wire   [5:0] ret_fu_504_p2;
wire   [5:0] tmp_s_fu_558_p3;
wire   [95:0] r_fu_596_p4;
wire   [4:0] zext_ln25124_fu_709_p1;
wire   [4:0] add_ln25124_fu_713_p2;
reg   [14:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 15'd1;
end

top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V #(
    .DataWidth( 128 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
local_D_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_D_V_address0),
    .ce0(local_D_V_ce0),
    .we0(local_D_V_we0),
    .d0(local_D_V_d0),
    .q0(local_D_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_fu_478_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_550_fu_490_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c0_V_reg_176 <= add_ln691_reg_753;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_176 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & ((icmp_ln890_551_reg_769 == 1'd0) | (icmp_ln890_553_fu_643_p2 == 1'd1)))) begin
        c1_V_reg_187 <= add_ln691_502_reg_761;
    end else if (((icmp_ln890_fu_478_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_187 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_552_fu_522_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c4_V_reg_416 <= 3'd2;
    end else if (((1'b1 == ap_CS_fsm_state11) & (((icmp_ln890_556_fu_661_p2 == 1'd1) & (icmp_ln870_reg_855 == 1'd0)) | ((icmp_ln890_555_fu_679_p2 == 1'd1) & (icmp_ln870_reg_855 == 1'd1))))) begin
        c4_V_reg_416 <= add_ln691_503_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_551_reg_769 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln890_553_fu_643_p2 == 1'd0) & (icmp_ln870_fu_649_p2 == 1'd0))) begin
        c5_V_15_reg_428 <= 5'd0;
    end else if (((icmp_ln890_558_fu_697_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c5_V_15_reg_428 <= add_ln691_508_reg_859;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_551_reg_769 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln890_553_fu_643_p2 == 1'd0) & (icmp_ln870_fu_649_p2 == 1'd1))) begin
        c5_V_reg_439 <= 5'd0;
    end else if (((icmp_ln890_557_fu_723_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        c5_V_reg_439 <= add_ln691_506_reg_867;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln890_556_fu_661_p2 == 1'd0) & (icmp_ln870_reg_855 == 1'd0))) begin
        c6_V_79_reg_450 <= 2'd0;
    end else if ((~((fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        c6_V_79_reg_450 <= add_ln691_509_reg_885;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln890_555_fu_679_p2 == 1'd0) & (icmp_ln870_reg_855 == 1'd1))) begin
        c6_V_reg_461 <= 2'd0;
    end else if (((fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        c6_V_reg_461 <= add_ln691_507_reg_893;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_550_fu_490_p2 == 1'd0) & (icmp_ln890_551_fu_510_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c7_V_reg_198 <= 4'd0;
    end else if (((icmp_ln890_554_fu_570_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c7_V_reg_198 <= add_ln691_501_reg_773;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c8_V_reg_209 <= add_ln691_504_reg_790;
    end else if (((icmp_ln890_552_fu_522_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c8_V_reg_209 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_0_4_reg_250 <= data_split_V_0_5_reg_334;
    end else if (((fifo_D_drain_PE_2_7_x1171_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_0_4_reg_250 <= p_Repl2_s_fu_116;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln25100_fu_592_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0))) begin
        data_split_V_0_5_reg_334 <= data_split_V_0_1_fu_588_p1;
    end else if ((((trunc_ln25100_fu_592_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0)) | ((trunc_ln25100_fu_592_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0)) | ((trunc_ln25100_fu_592_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0)))) begin
        data_split_V_0_5_reg_334 <= data_split_V_0_4_reg_250;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_1_4_reg_240 <= data_split_V_1_5_reg_316;
    end else if (((fifo_D_drain_PE_2_7_x1171_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_1_4_reg_240 <= p_Repl2_964_fu_120;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln25100_fu_592_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0))) begin
        data_split_V_1_5_reg_316 <= data_split_V_0_1_fu_588_p1;
    end else if ((((trunc_ln25100_fu_592_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0)) | ((trunc_ln25100_fu_592_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0)) | ((trunc_ln25100_fu_592_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0)))) begin
        data_split_V_1_5_reg_316 <= data_split_V_1_4_reg_240;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_2_4_reg_230 <= data_split_V_2_5_reg_298;
    end else if (((fifo_D_drain_PE_2_7_x1171_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_2_4_reg_230 <= p_Repl2_965_fu_124;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln25100_fu_592_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0))) begin
        data_split_V_2_5_reg_298 <= data_split_V_0_1_fu_588_p1;
    end else if ((((trunc_ln25100_fu_592_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0)) | ((trunc_ln25100_fu_592_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0)) | ((trunc_ln25100_fu_592_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0)))) begin
        data_split_V_2_5_reg_298 <= data_split_V_2_4_reg_230;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_split_V_3_4_reg_220 <= data_split_V_3_5_reg_280;
    end else if (((fifo_D_drain_PE_2_7_x1171_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        data_split_V_3_4_reg_220 <= p_Repl2_966_fu_128;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln25100_fu_592_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0)) | ((trunc_ln25100_fu_592_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0)) | ((trunc_ln25100_fu_592_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0)))) begin
        data_split_V_3_5_reg_280 <= data_split_V_3_4_reg_220;
    end else if (((trunc_ln25100_fu_592_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0))) begin
        data_split_V_3_5_reg_280 <= data_split_V_0_1_fu_588_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        n_V_reg_260 <= add_ln691_505_reg_828;
    end else if (((fifo_D_drain_PE_2_7_x1171_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        n_V_reg_260 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_Val2_s_reg_271 <= zext_ln1497_reg_847;
    end else if (((fifo_D_drain_PE_2_7_x1171_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        p_Val2_s_reg_271 <= local_D_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd0)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd1)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd2)))) begin
        v1_V_reg_352 <= data_split_V_3_4_reg_220;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd3))) begin
        v1_V_reg_352 <= data_split_V_0_reg_815;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd1))) begin
        v2_V_908_reg_384 <= data_split_V_0_reg_815;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd0)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd2)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd3)))) begin
        v2_V_908_reg_384 <= data_split_V_1_4_reg_240;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd2))) begin
        v2_V_909_reg_368 <= data_split_V_0_reg_815;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd0)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd1)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd3)))) begin
        v2_V_909_reg_368 <= data_split_V_2_4_reg_230;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd0))) begin
        v2_V_reg_400 <= data_split_V_0_reg_815;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd1)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd2)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1) & (empty_reg_786 == 2'd3)))) begin
        v2_V_reg_400 <= data_split_V_0_4_reg_250;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln691_501_reg_773 <= add_ln691_501_fu_516_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_502_reg_761 <= add_ln691_502_fu_484_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_504_reg_790 <= add_ln691_504_fu_540_p2;
        local_D_V_addr_reg_807 <= zext_ln25098_fu_565_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln691_505_reg_828 <= add_ln691_505_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln870_reg_855 == 1'd1))) begin
        add_ln691_506_reg_867 <= add_ln691_506_fu_667_p2;
        shl_ln890_reg_872[4 : 1] <= shl_ln890_fu_673_p2[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln691_507_reg_893 <= add_ln691_507_fu_703_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln870_reg_855 == 1'd0))) begin
        add_ln691_508_reg_859 <= add_ln691_508_fu_655_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_509_reg_885 <= add_ln691_509_fu_691_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_753 <= add_ln691_fu_472_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        data_split_V_0_reg_815 <= fifo_D_drain_PE_2_7_x1171_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_552_fu_522_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_reg_786 <= empty_fu_536_p1;
        tmp_reg_781 <= c7_V_reg_198[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_551_reg_769 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln890_553_fu_643_p2 == 1'd0))) begin
        icmp_ln870_reg_855 <= icmp_ln870_fu_649_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_550_fu_490_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln890_551_reg_769 <= icmp_ln890_551_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Repl2_964_fu_120 <= v2_V_908_reg_384;
        p_Repl2_965_fu_124 <= v2_V_909_reg_368;
        p_Repl2_966_fu_128 <= v1_V_reg_352;
        p_Repl2_s_fu_116 <= v2_V_reg_400;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd0))) begin
        zext_ln1497_reg_847[95 : 0] <= zext_ln1497_fu_606_p1[95 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln890_fu_478_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_fu_478_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13))) begin
        fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_blk_n = fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_din = local_D_V_q0;
    end else if ((~((fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_din = fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_dout;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_din = 'bx;
    end
end

always @ (*) begin
    if ((((fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | (~((fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13)))) begin
        fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_write = 1'b1;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_blk_n = fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_empty_n;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read = 1'b1;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fifo_D_drain_PE_2_7_x1171_blk_n = fifo_D_drain_PE_2_7_x1171_empty_n;
    end else begin
        fifo_D_drain_PE_2_7_x1171_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_D_drain_PE_2_7_x1171_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        fifo_D_drain_PE_2_7_x1171_read = 1'b1;
    end else begin
        fifo_D_drain_PE_2_7_x1171_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        local_D_V_address0 = zext_ln25124_1_fu_718_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        local_D_V_address0 = local_D_V_addr_reg_807;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_D_V_address0 = zext_ln25098_fu_565_p1;
    end else begin
        local_D_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state5))) begin
        local_D_V_ce0 = 1'b1;
    end else begin
        local_D_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        local_D_V_we0 = 1'b1;
    end else begin
        local_D_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_478_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln890_550_fu_490_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln890_550_fu_490_p2 == 1'd0) & (icmp_ln890_551_fu_510_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln890_552_fu_522_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln890_554_fu_570_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((fifo_D_drain_PE_2_7_x1171_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln878_fu_582_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & ((icmp_ln890_551_reg_769 == 1'd0) | (icmp_ln890_553_fu_643_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (((icmp_ln890_556_fu_661_p2 == 1'd1) & (icmp_ln870_reg_855 == 1'd0)) | ((icmp_ln890_555_fu_679_p2 == 1'd1) & (icmp_ln870_reg_855 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln890_555_fu_679_p2 == 1'd0) & (icmp_ln870_reg_855 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_558_fu_697_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln890_557_fu_723_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln25124_fu_713_p2 = (shl_ln890_reg_872 + zext_ln25124_fu_709_p1);

assign add_ln691_501_fu_516_p2 = (c7_V_reg_198 + 4'd1);

assign add_ln691_502_fu_484_p2 = (c1_V_reg_187 + 3'd1);

assign add_ln691_503_fu_685_p2 = (c4_V_reg_416 + 3'd1);

assign add_ln691_504_fu_540_p2 = (c8_V_reg_209 + 5'd1);

assign add_ln691_505_fu_576_p2 = (n_V_reg_260 + 3'd1);

assign add_ln691_506_fu_667_p2 = (c5_V_reg_439 + 5'd1);

assign add_ln691_507_fu_703_p2 = (c6_V_reg_461 + 2'd1);

assign add_ln691_508_fu_655_p2 = (c5_V_15_reg_428 + 5'd1);

assign add_ln691_509_fu_691_p2 = (c6_V_79_reg_450 + 2'd1);

assign add_ln691_fu_472_p2 = (c0_V_reg_176 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state13 = ((fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n == 1'b0) | (fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_empty_n == 1'b0));
end

assign data_split_V_0_1_fu_588_p1 = p_Val2_s_reg_271[31:0];

assign empty_fu_536_p1 = c7_V_reg_198[1:0];

assign icmp_ln870_fu_649_p2 = ((c4_V_reg_416 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_582_p2 = ((n_V_reg_260 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln890_550_fu_490_p2 = ((c1_V_reg_187 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_551_fu_510_p2 = ((ret_fu_504_p2 < 6'd42) ? 1'b1 : 1'b0);

assign icmp_ln890_552_fu_522_p2 = ((c7_V_reg_198 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_553_fu_643_p2 = ((c4_V_reg_416 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln890_554_fu_570_p2 = ((c8_V_reg_209 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_555_fu_679_p2 = ((c5_V_reg_439 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_556_fu_661_p2 = ((c5_V_15_reg_428 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_557_fu_723_p2 = ((c6_V_reg_461 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_558_fu_697_p2 = ((c6_V_79_reg_450 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_478_p2 = ((c0_V_reg_176 == 3'd4) ? 1'b1 : 1'b0);

assign local_D_V_d0 = {{{{v1_V_reg_352}, {v2_V_909_reg_368}}, {v2_V_908_reg_384}}, {v2_V_reg_400}};

assign r_fu_596_p4 = {{p_Val2_s_reg_271[127:32]}};

assign ret_98_fu_496_p3 = {{c1_V_reg_187}, {3'd0}};

assign ret_fu_504_p2 = (ret_98_fu_496_p3 | 6'd6);

assign shl_ln890_fu_673_p2 = c5_V_reg_439 << 5'd1;

assign tmp_s_fu_558_p3 = {{c8_V_reg_209}, {tmp_reg_781}};

assign trunc_ln25100_fu_592_p1 = n_V_reg_260[1:0];

assign zext_ln1497_fu_606_p1 = r_fu_596_p4;

assign zext_ln25098_fu_565_p1 = tmp_s_fu_558_p3;

assign zext_ln25124_1_fu_718_p1 = add_ln25124_fu_713_p2;

assign zext_ln25124_fu_709_p1 = c6_V_reg_461;

always @ (posedge ap_clk) begin
    zext_ln1497_reg_847[127:96] <= 32'b00000000000000000000000000000000;
    shl_ln890_reg_872[0] <= 1'b0;
end

endmodule //top_D_drain_IO_L1_out_wrapper_7_2_x1
