// Seed: 2794653550
module module_0;
  assign id_1[1] = id_1[1'h0];
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1 or 1) $display;
  uwire id_5;
  assign id_5 = 1;
  wire id_6;
  always @(posedge 1'b0) $display(1'b0 == 1);
  wire id_7;
  module_0();
  wire id_8;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  module_0();
  assign id_2 = id_1;
endmodule
