v 20091004 2
C 40000 40000 0 0 0 Noqsi-title-B.sym
C 47800 43400 1 0 0 CS5507.sym
{
T 49800 47500 5 10 1 1 0 6 1
refdes=U1
T 48800 45800 5 10 0 0 0 0 1
device=CS5507-AS
T 48800 46000 5 10 0 0 0 0 1
footprint=SO20
}
C 49200 48100 1 0 0 capacitor.sym
{
T 49400 48800 5 10 0 0 0 0 1
device=CAPACITOR
T 49400 48600 5 10 1 1 0 0 1
refdes=C6
T 49400 49000 5 10 0 0 0 0 1
symversion=0.1
T 49800 48400 5 10 1 1 0 0 1
value=0.1uF
T 49400 49600 5 10 0 0 0 0 1
footprint=0603
}
C 49100 43200 1 0 0 gnd-1.sym
C 48700 43200 1 0 0 gnd-1.sym
C 42800 46200 1 0 0 in-1.sym
{
T 42800 46500 5 10 0 0 0 0 1
device=INPUT
T 42800 46500 5 10 1 1 0 0 1
refdes=I+
}
C 51600 45200 1 0 0 out-1.sym
{
T 51600 45500 5 10 0 0 0 0 1
device=OUTPUT
T 51600 45500 5 10 1 1 0 0 1
refdes=SDATA
}
C 50000 48000 1 0 0 gnd-1.sym
N 49200 47700 49200 48300 4
N 48800 47700 48800 47800 4
N 48800 47800 46900 47800 4
N 46900 47800 46900 49900 4
C 45800 48900 1 0 0 capacitor.sym
{
T 46000 49600 5 10 0 0 0 0 1
device=CAPACITOR
T 46000 49400 5 10 1 1 0 0 1
refdes=C5
T 46000 49800 5 10 0 0 0 0 1
symversion=0.1
T 46400 49200 5 10 1 1 0 0 1
value=0.1uF
T 46000 50400 5 10 0 0 0 0 1
footprint=0603
}
C 45700 48800 1 0 0 gnd-1.sym
C 46000 49800 1 0 0 resistor.sym
{
T 46300 50200 5 10 0 0 0 0 1
device=RESISTOR
T 46200 50100 5 10 1 1 0 0 1
refdes=R7
T 46900 50700 5 10 0 0 0 0 1
footprint=1210
T 46400 49600 5 10 1 1 0 0 1
value=100
}
N 46700 49100 46900 49100 4
C 44500 47800 1 0 0 resistor.sym
{
T 44800 48200 5 10 0 0 0 0 1
device=RESISTOR
T 44700 48100 5 10 1 1 0 0 1
refdes=R3
T 45400 48700 5 10 0 0 0 0 1
footprint=0603
T 44900 47600 5 10 1 1 0 0 1
value=1k
}
C 45400 46800 1 0 1 capacitor.sym
{
T 45200 47500 5 10 0 0 0 6 1
device=CAPACITOR
T 45200 47300 5 10 1 1 0 6 1
refdes=C1
T 45200 47700 5 10 0 0 0 6 1
symversion=0.1
T 44800 47100 5 10 1 1 0 6 1
value=0.1uF
T 45200 48300 5 10 0 0 0 6 1
footprint=0603
}
C 44400 46700 1 0 0 gnd-1.sym
N 45400 47000 45400 47900 4
C 44500 46200 1 0 0 resistor.sym
{
T 44800 46600 5 10 0 0 0 0 1
device=RESISTOR
T 44700 46500 5 10 1 1 0 0 1
refdes=R4
T 45400 47100 5 10 0 0 0 0 1
footprint=0603
T 44900 46000 5 10 1 1 0 0 1
value=1k
}
C 45400 45200 1 0 1 capacitor.sym
{
T 45200 45900 5 10 0 0 0 6 1
device=CAPACITOR
T 45200 45700 5 10 1 1 0 6 1
refdes=C2
T 45200 46100 5 10 0 0 0 6 1
symversion=0.1
T 44800 45500 5 10 1 1 0 6 1
value=0.1uF
T 45200 46700 5 10 0 0 0 6 1
footprint=0603
}
C 44400 45100 1 0 0 gnd-1.sym
C 44500 44600 1 0 0 resistor.sym
{
T 44800 45000 5 10 0 0 0 0 1
device=RESISTOR
T 44700 44900 5 10 1 1 0 0 1
refdes=R5
T 45400 45500 5 10 0 0 0 0 1
footprint=0603
T 44900 44400 5 10 1 1 0 0 1
value=1k
}
C 45400 43600 1 0 1 capacitor.sym
{
T 45200 44300 5 10 0 0 0 6 1
device=CAPACITOR
T 45200 44100 5 10 1 1 0 6 1
refdes=C3
T 45200 44500 5 10 0 0 0 6 1
symversion=0.1
T 44800 43900 5 10 1 1 0 6 1
value=0.1uF
T 45200 45100 5 10 0 0 0 6 1
footprint=0603
}
C 44400 43500 1 0 0 gnd-1.sym
N 45400 43800 45400 44700 4
C 44500 43000 1 0 0 resistor.sym
{
T 44800 43400 5 10 0 0 0 0 1
device=RESISTOR
T 44700 43300 5 10 1 1 0 0 1
refdes=R6
T 45400 43900 5 10 0 0 0 0 1
footprint=0603
T 44900 42800 5 10 1 1 0 0 1
value=1k
}
C 45400 42000 1 0 1 capacitor.sym
{
T 45200 42700 5 10 0 0 0 6 1
device=CAPACITOR
T 45200 42500 5 10 1 1 0 6 1
refdes=C4
T 45200 42900 5 10 0 0 0 6 1
symversion=0.1
T 44800 42300 5 10 1 1 0 6 1
value=0.1uF
T 45200 43500 5 10 0 0 0 6 1
footprint=0603
}
C 44400 41900 1 0 0 gnd-1.sym
N 45400 42200 45400 43100 4
N 45800 47000 45400 47000 4
N 45400 45400 45400 46300 4
N 47900 45800 45400 45800 4
N 45800 47000 45800 46200 4
N 45800 46200 47900 46200 4
N 47900 46600 46600 46600 4
N 46600 46600 46600 43100 4
N 46600 43100 45400 43100 4
N 47900 47000 46200 47000 4
N 46200 47000 46200 44700 4
N 46200 44700 45400 44700 4
C 43400 47800 1 0 0 resistor.sym
{
T 43700 48200 5 10 0 0 0 0 1
device=RESISTOR
T 43600 48100 5 10 1 1 0 0 1
refdes=R1
T 44300 48700 5 10 0 0 0 0 1
footprint=0603
T 43800 47600 5 10 1 1 0 0 1
value=1180
T 43700 47400 5 10 1 1 0 0 1
spec=0.1%
}
N 44500 47900 44500 48600 4
N 45100 49900 46000 49900 4
N 44500 47900 44300 47900 4
N 44500 46300 43400 46300 4
N 43400 46300 43400 47900 4
C 42800 44600 1 0 0 in-1.sym
{
T 42800 44900 5 10 0 0 0 0 1
device=INPUT
T 42800 44900 5 10 1 1 0 0 1
refdes=V+
}
N 44500 44700 43400 44700 4
C 42800 43000 1 0 0 in-1.sym
{
T 42800 43300 5 10 0 0 0 0 1
device=INPUT
T 42800 43300 5 10 1 1 0 0 1
refdes=V-
}
N 44500 43100 43400 43100 4
C 50300 45100 1 0 0 gnd-1.sym
N 50100 45000 50100 45400 4
N 50100 45400 50400 45400 4
C 47800 45100 1 0 0 gnd-1.sym
N 47900 45000 47600 45000 4
N 47600 45000 47600 42900 4
N 47600 42900 51600 42900 4
C 52200 42800 1 0 1 in-1.sym
{
T 52200 43100 5 10 0 0 0 6 1
device=INPUT
T 52200 43100 5 10 1 1 0 6 1
refdes=SAMP
}
C 52200 43700 1 0 1 in-1.sym
{
T 52200 44000 5 10 0 0 0 6 1
device=INPUT
T 52200 44000 5 10 1 1 0 6 1
refdes=CONV
}
C 52200 44500 1 0 1 in-1.sym
{
T 52200 44800 5 10 0 0 0 6 1
device=INPUT
T 52200 44800 5 10 1 1 0 6 1
refdes=CAL
}
C 52200 45800 1 0 1 in-1.sym
{
T 52200 46100 5 10 0 0 0 6 1
device=INPUT
T 52200 46100 5 10 1 1 0 6 1
refdes=SCLK
}
C 51600 46500 1 0 0 out-1.sym
{
T 51600 46800 5 10 0 0 0 0 1
device=OUTPUT
T 51600 46800 5 10 1 1 0 0 1
refdes=\_DRDY\_
}
C 52200 47100 1 0 1 in-1.sym
{
T 52200 47400 5 10 0 0 0 6 1
device=INPUT
T 52200 47400 5 10 1 1 0 6 1
refdes=\_CS\_
}
N 51600 43800 50100 43800 4
N 50100 43800 50100 44200 4
N 51600 44600 50100 44600 4
N 51600 45300 50900 45300 4
N 50900 45300 50900 45800 4
N 50900 45800 50100 45800 4
N 51600 45900 51300 45900 4
N 51300 45900 51300 46200 4
N 51300 46200 50100 46200 4
N 51600 46600 50100 46600 4
N 51600 47200 50100 47200 4
N 50100 47200 50100 47000 4
C 44500 49800 1 0 0 in-1.sym
{
T 44500 50100 5 10 0 0 0 0 1
device=INPUT
T 44500 50100 5 10 1 1 0 0 1
refdes=+5
}
C 43100 49800 1 0 0 in-1.sym
{
T 43100 50100 5 10 0 0 0 0 1
device=INPUT
T 43100 50100 5 10 1 1 0 0 1
refdes=GND
}
C 43600 49600 1 0 0 gnd-1.sym
L 41600 46300 42100 46300 3 0 0 0 -1 -1
L 42100 46300 42000 46400 3 0 0 0 -1 -1
L 42100 46300 42000 46200 3 0 0 0 -1 -1
L 41600 44700 42100 44700 3 0 0 0 -1 -1
L 42100 44700 42000 44800 3 0 0 0 -1 -1
L 42100 44700 42000 44600 3 0 0 0 -1 -1
L 41600 43100 42100 43100 3 0 0 0 -1 -1
L 42100 43100 42000 43200 3 0 0 0 -1 -1
L 42100 43100 42000 43000 3 0 0 0 -1 -1
V 41604 43893 392 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 41600 46300 41600 44300 3 0 0 0 -1 -1
L 41600 43500 41600 42500 3 0 0 0 -1 -1
L 41500 42400 41700 42400 3 0 0 0 -1 -1
L 41450 42500 41750 42500 3 0 0 0 -1 -1
L 41550 42300 41650 42300 3 0 0 0 -1 -1
T 41400 43800 9 10 1 0 0 0 1
RTD
T 40400 45100 9 10 1 0 0 0 2
External
connections
T 50200 41200 9 20 1 0 0 1 1
Temperature Measurement
T 50500 40200 9 10 1 0 0 0 1
1
T 52100 40200 9 10 1 0 0 0 1
1
T 50200 40800 5 8 1 1 0 0 1
fname=$Source$
T 50000 40500 5 10 1 1 0 0 1
date=$Date$
T 53900 40500 5 10 1 1 0 0 1
rev=$Revision$
T 55400 40200 5 10 1 1 0 0 1
auth=$Author$
C 48300 48200 1 0 0 resistor.sym
{
T 48600 48600 5 10 0 0 0 0 1
device=RESISTOR
T 48500 48500 5 10 1 1 0 0 1
refdes=R2
T 49200 49100 5 10 0 0 0 0 1
footprint=1210
T 48700 48000 5 10 1 1 0 0 1
value=100
}
C 47500 49800 1 0 0 in-1.sym
{
T 47500 50100 5 10 0 0 0 0 1
device=INPUT
T 47500 50100 5 10 1 1 0 0 1
refdes=+3.3
}
N 48100 49900 48300 49900 4
N 48300 49900 48300 48300 4
N 48300 48600 44500 48600 4
