$date
	Sun Oct 23 05:12:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#288511
b1101 !
1"
#288514
b1101 &
b1101 %
1$
#288515
0"
#288518
b101000 &
b101000 %
#288522
b10100 &
b10100 %
#288526
b1010 &
b1010 %
#288530
b101 &
b101 %
#288534
b10000 &
b10000 %
#288538
b1000 &
b1000 %
#288542
b100 &
b100 %
#288546
b10 &
b10 %
#288550
b1 &
1#
b1 %
#288554
b0 &
b0 %
0#
0$
#1314810
b100 &
b100 %
1$
b100 !
1"
#1314811
0"
#1314814
b10 &
b10 %
#1314818
b1 &
b1 %
1#
#1314822
b0 &
0#
b0 %
0$
#2355805
b1011 !
1"
#2355806
b1011 &
b1011 %
1$
#2355807
0"
#2355810
b100010 &
b100010 %
#2355814
b10001 &
b10001 %
#2355818
b110100 &
b110100 %
#2355822
b11010 &
b11010 %
#2355826
b1101 &
b1101 %
#2355830
b101000 &
b101000 %
#2355834
b10100 &
b10100 %
#2355838
b1010 &
b1010 %
#2355842
b101 &
b101 %
#2355846
b10000 &
b10000 %
#2355850
b1000 &
b1000 %
#2355854
b100 &
b100 %
#2355858
b10 &
b10 %
#2355862
b1 &
1#
b1 %
#2355866
b0 &
b0 %
0#
0$
#4500012
