{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 18:53:27 2017 " "Info: Processing started: Mon Nov 27 18:53:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off COADEXP5 -c COADEXP5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COADEXP5 -c COADEXP5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ad10 " "Info: Assuming node \"ad10\" is an undefined clock" {  } { { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 216 368 536 232 "ad10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ad10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN " "Info: Assuming node \"EN\" is an undefined clock" {  } { { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 800 344 512 816 "EN" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 240 736 904 256 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "2114:inst1\|inst2 " "Info: Detected gated clock \"2114:inst1\|inst2\" as buffer" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "2114:inst1\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "2114:inst\|inst2 " "Info: Detected gated clock \"2114:inst\|inst2\" as buffer" {  } { { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "2114:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ad10 memory memory 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"ad10\" Internal fmax is restricted to 163.03 MHz between source memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X11_Y3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X11_Y3 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ad10 destination 6.564 ns + Shortest memory " "Info: + Shortest clock path from clock \"ad10\" to destination memory is 6.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns ad10 1 CLK PIN_27 10 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 10; CLK Node = 'ad10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad10 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 216 368 536 232 "ad10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.212 ns) + CELL(0.206 ns) 3.548 ns 2114:inst\|inst2 2 COMB LCCOMB_X29_Y10_N24 1 " "Info: 2: + IC(2.212 ns) + CELL(0.206 ns) = 3.548 ns; Loc. = LCCOMB_X29_Y10_N24; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { ad10 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.000 ns) 4.894 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(1.346 ns) + CELL(0.000 ns) = 4.894 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.815 ns) 6.564 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 4 MEM M4K_X11_Y3 0 " "Info: 4: + IC(0.855 ns) + CELL(0.815 ns) = 6.564 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.151 ns ( 32.77 % ) " "Info: Total cell delay = 2.151 ns ( 32.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.413 ns ( 67.23 % ) " "Info: Total interconnect delay = 4.413 ns ( 67.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.564 ns" { ad10 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.564 ns" { ad10 {} ad10~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 2.212ns 1.346ns 0.855ns } { 0.000ns 1.130ns 0.206ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ad10 source 6.583 ns - Longest memory " "Info: - Longest clock path from clock \"ad10\" to source memory is 6.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns ad10 1 CLK PIN_27 10 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 10; CLK Node = 'ad10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad10 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 216 368 536 232 "ad10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.212 ns) + CELL(0.206 ns) 3.548 ns 2114:inst\|inst2 2 COMB LCCOMB_X29_Y10_N24 1 " "Info: 2: + IC(2.212 ns) + CELL(0.206 ns) = 3.548 ns; Loc. = LCCOMB_X29_Y10_N24; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { ad10 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.000 ns) 4.894 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(1.346 ns) + CELL(0.000 ns) = 4.894 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.834 ns) 6.583 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X11_Y3 1 " "Info: 4: + IC(0.855 ns) + CELL(0.834 ns) = 6.583 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.170 ns ( 32.96 % ) " "Info: Total cell delay = 2.170 ns ( 32.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.413 ns ( 67.04 % ) " "Info: Total interconnect delay = 4.413 ns ( 67.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.583 ns" { ad10 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.583 ns" { ad10 {} ad10~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.212ns 1.346ns 0.855ns } { 0.000ns 1.130ns 0.206ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.564 ns" { ad10 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.564 ns" { ad10 {} ad10~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 2.212ns 1.346ns 0.855ns } { 0.000ns 1.130ns 0.206ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.583 ns" { ad10 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.583 ns" { ad10 {} ad10~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.212ns 1.346ns 0.855ns } { 0.000ns 1.130ns 0.206ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.564 ns" { ad10 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.564 ns" { ad10 {} ad10~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 2.212ns 1.346ns 0.855ns } { 0.000ns 1.130ns 0.206ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.583 ns" { ad10 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.583 ns" { ad10 {} ad10~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 2.212ns 1.346ns 0.855ns } { 0.000ns 1.130ns 0.206ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "EN memory memory 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"EN\" Internal fmax is restricted to 163.03 MHz between source memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X11_Y3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X11_Y3 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 5.985 ns + Shortest memory " "Info: + Shortest clock path from clock \"EN\" to destination memory is 5.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns EN 1 CLK PIN_130 10 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 10; CLK Node = 'EN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 800 344 512 816 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.370 ns) 2.969 ns 2114:inst\|inst2 2 COMB LCCOMB_X29_Y10_N24 1 " "Info: 2: + IC(1.449 ns) + CELL(0.370 ns) = 2.969 ns; Loc. = LCCOMB_X29_Y10_N24; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { EN 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.000 ns) 4.315 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(1.346 ns) + CELL(0.000 ns) = 4.315 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.815 ns) 5.985 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 4 MEM M4K_X11_Y3 0 " "Info: 4: + IC(0.855 ns) + CELL(0.815 ns) = 5.985 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.335 ns ( 39.01 % ) " "Info: Total cell delay = 2.335 ns ( 39.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.650 ns ( 60.99 % ) " "Info: Total interconnect delay = 3.650 ns ( 60.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.985 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.985 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.449ns 1.346ns 0.855ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN source 6.004 ns - Longest memory " "Info: - Longest clock path from clock \"EN\" to source memory is 6.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns EN 1 CLK PIN_130 10 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 10; CLK Node = 'EN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 800 344 512 816 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.370 ns) 2.969 ns 2114:inst\|inst2 2 COMB LCCOMB_X29_Y10_N24 1 " "Info: 2: + IC(1.449 ns) + CELL(0.370 ns) = 2.969 ns; Loc. = LCCOMB_X29_Y10_N24; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { EN 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.000 ns) 4.315 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(1.346 ns) + CELL(0.000 ns) = 4.315 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.834 ns) 6.004 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X11_Y3 1 " "Info: 4: + IC(0.855 ns) + CELL(0.834 ns) = 6.004 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.354 ns ( 39.21 % ) " "Info: Total cell delay = 2.354 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.650 ns ( 60.79 % ) " "Info: Total interconnect delay = 3.650 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.004 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.004 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.449ns 1.346ns 0.855ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.985 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.985 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.449ns 1.346ns 0.855ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.004 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.004 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.449ns 1.346ns 0.855ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.985 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.985 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.449ns 1.346ns 0.855ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.004 ns" { EN 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.004 ns" { EN {} EN~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.449ns 1.346ns 0.855ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK memory memory 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 163.03 MHz between source memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X11_Y3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X11_Y3 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.167 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 6.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 240 736 904 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.589 ns) 3.151 ns 2114:inst\|inst2 2 COMB LCCOMB_X29_Y10_N24 1 " "Info: 2: + IC(1.412 ns) + CELL(0.589 ns) = 3.151 ns; Loc. = LCCOMB_X29_Y10_N24; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { CLK 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.000 ns) 4.497 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(1.346 ns) + CELL(0.000 ns) = 4.497 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.815 ns) 6.167 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0 4 MEM M4K_X11_Y3 0 " "Info: 4: + IC(0.855 ns) + CELL(0.815 ns) = 6.167 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 41.41 % ) " "Info: Total cell delay = 2.554 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.613 ns ( 58.59 % ) " "Info: Total interconnect delay = 3.613 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.167 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.167 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.412ns 1.346ns 0.855ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.186 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 6.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 240 736 904 256 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.589 ns) 3.151 ns 2114:inst\|inst2 2 COMB LCCOMB_X29_Y10_N24 1 " "Info: 2: + IC(1.412 ns) + CELL(0.589 ns) = 3.151 ns; Loc. = LCCOMB_X29_Y10_N24; Fanout = 1; COMB Node = '2114:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { CLK 2114:inst|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.000 ns) 4.497 ns 2114:inst\|inst2~clkctrl 3 COMB CLKCTRL_G4 19 " "Info: 3: + IC(1.346 ns) + CELL(0.000 ns) = 4.497 ns; Loc. = CLKCTRL_G4; Fanout = 19; COMB Node = '2114:inst\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { 2114:inst|inst2 2114:inst|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.834 ns) 6.186 ns 2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X11_Y3 1 " "Info: 4: + IC(0.855 ns) + CELL(0.834 ns) = 6.186 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = '2114:inst\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.573 ns ( 41.59 % ) " "Info: Total cell delay = 2.573 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.613 ns ( 58.41 % ) " "Info: Total interconnect delay = 3.613 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.186 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.186 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.412ns 1.346ns 0.855ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.167 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.167 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.412ns 1.346ns 0.855ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.186 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.186 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.412ns 1.346ns 0.855ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.167 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.167 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.412ns 1.346ns 0.855ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.186 ns" { CLK 2114:inst|inst2 2114:inst|inst2~clkctrl 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.186 ns" { CLK {} CLK~combout {} 2114:inst|inst2 {} 2114:inst|inst2~clkctrl {} 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.412ns 1.346ns 0.855ns } { 0.000ns 1.150ns 0.589ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { 2114:inst|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg IO EN 6.178 ns memory " "Info: tsu for memory \"2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"IO\", clock pin = \"EN\") is 6.178 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.172 ns + Longest pin memory " "Info: + Longest pin to memory delay is 12.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns IO 1 PIN PIN_107 2 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_107; Fanout = 2; PIN Node = 'IO'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 208 736 904 224 "IO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.501 ns) + CELL(0.370 ns) 7.886 ns 2114:inst1\|inst1 2 COMB LCCOMB_X29_Y10_N14 1 " "Info: 2: + IC(6.501 ns) + CELL(0.370 ns) = 7.886 ns; Loc. = LCCOMB_X29_Y10_N14; Fanout = 1; COMB Node = '2114:inst1\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.871 ns" { IO 2114:inst1|inst1 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 376 1488 1552 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.902 ns) + CELL(0.384 ns) 12.172 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X11_Y1 4 " "Info: 3: + IC(3.902 ns) + CELL(0.384 ns) = 12.172 ns; Loc. = M4K_X11_Y1; Fanout = 4; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.286 ns" { 2114:inst1|inst1 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.769 ns ( 14.53 % ) " "Info: Total cell delay = 1.769 ns ( 14.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.403 ns ( 85.47 % ) " "Info: Total interconnect delay = 10.403 ns ( 85.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.172 ns" { IO 2114:inst1|inst1 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.172 ns" { IO {} IO~combout {} 2114:inst1|inst1 {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 6.501ns 3.902ns } { 0.000ns 1.015ns 0.370ns 0.384ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 6.040 ns - Shortest memory " "Info: - Shortest clock path from clock \"EN\" to destination memory is 6.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns EN 1 CLK PIN_130 10 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 10; CLK Node = 'EN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 800 344 512 816 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.370 ns) 2.973 ns 2114:inst1\|inst2 2 COMB LCCOMB_X29_Y10_N10 1 " "Info: 2: + IC(1.453 ns) + CELL(0.370 ns) = 2.973 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 1; COMB Node = '2114:inst1\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { EN 2114:inst1|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.000 ns) 4.348 ns 2114:inst1\|inst2~clkctrl 3 COMB CLKCTRL_G5 19 " "Info: 3: + IC(1.375 ns) + CELL(0.000 ns) = 4.348 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = '2114:inst1\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { 2114:inst1|inst2 2114:inst1|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.835 ns) 6.040 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X11_Y1 4 " "Info: 4: + IC(0.857 ns) + CELL(0.835 ns) = 6.040 ns; Loc. = M4K_X11_Y1; Fanout = 4; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.355 ns ( 38.99 % ) " "Info: Total cell delay = 2.355 ns ( 38.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.685 ns ( 61.01 % ) " "Info: Total interconnect delay = 3.685 ns ( 61.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.040 ns" { EN 2114:inst1|inst2 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.040 ns" { EN {} EN~combout {} 2114:inst1|inst2 {} 2114:inst1|inst2~clkctrl {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.453ns 1.375ns 0.857ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.172 ns" { IO 2114:inst1|inst1 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.172 ns" { IO {} IO~combout {} 2114:inst1|inst1 {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 6.501ns 3.902ns } { 0.000ns 1.015ns 0.370ns 0.384ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.040 ns" { EN 2114:inst1|inst2 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.040 ns" { EN {} EN~combout {} 2114:inst1|inst2 {} 2114:inst1|inst2~clkctrl {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.453ns 1.375ns 0.857ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.835ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ad10 do2 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 20.412 ns memory " "Info: tco from clock \"ad10\" to destination pin \"do2\" through memory \"2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg\" is 20.412 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ad10 source 6.615 ns + Longest memory " "Info: + Longest clock path from clock \"ad10\" to source memory is 6.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns ad10 1 CLK PIN_27 10 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 10; CLK Node = 'ad10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad10 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 216 368 536 232 "ad10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.216 ns) + CELL(0.202 ns) 3.548 ns 2114:inst1\|inst2 2 COMB LCCOMB_X29_Y10_N10 1 " "Info: 2: + IC(2.216 ns) + CELL(0.202 ns) = 3.548 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 1; COMB Node = '2114:inst1\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { ad10 2114:inst1|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.000 ns) 4.923 ns 2114:inst1\|inst2~clkctrl 3 COMB CLKCTRL_G5 19 " "Info: 3: + IC(1.375 ns) + CELL(0.000 ns) = 4.923 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = '2114:inst1\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { 2114:inst1|inst2 2114:inst1|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.835 ns) 6.615 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X11_Y1 4 " "Info: 4: + IC(0.857 ns) + CELL(0.835 ns) = 6.615 ns; Loc. = M4K_X11_Y1; Fanout = 4; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 32.76 % ) " "Info: Total cell delay = 2.167 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.448 ns ( 67.24 % ) " "Info: Total interconnect delay = 4.448 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.615 ns" { ad10 2114:inst1|inst2 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.615 ns" { ad10 {} ad10~combout {} 2114:inst1|inst2 {} 2114:inst1|inst2~clkctrl {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 2.216ns 1.375ns 0.857ns } { 0.000ns 1.130ns 0.202ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.537 ns + Longest memory pin " "Info: + Longest memory to pin delay is 13.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X11_Y1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y1; Fanout = 4; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|q_a\[2\] 2 MEM M4K_X11_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y1; Fanout = 1; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.783 ns) + CELL(0.651 ns) 8.195 ns inst5~49 3 COMB LCCOMB_X29_Y10_N20 1 " "Info: 3: + IC(3.783 ns) + CELL(0.651 ns) = 8.195 ns; Loc. = LCCOMB_X29_Y10_N20; Fanout = 1; COMB Node = 'inst5~49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.434 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] inst5~49 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 392 1560 1624 440 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.056 ns) + CELL(3.286 ns) 13.537 ns do2 4 PIN PIN_164 0 " "Info: 4: + IC(2.056 ns) + CELL(3.286 ns) = 13.537 ns; Loc. = PIN_164; Fanout = 0; PIN Node = 'do2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.342 ns" { inst5~49 do2 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 408 1640 1816 424 "do2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.698 ns ( 56.87 % ) " "Info: Total cell delay = 7.698 ns ( 56.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.839 ns ( 43.13 % ) " "Info: Total interconnect delay = 5.839 ns ( 43.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.537 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] inst5~49 do2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.537 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] {} inst5~49 {} do2 {} } { 0.000ns 0.000ns 3.783ns 2.056ns } { 0.000ns 3.761ns 0.651ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.615 ns" { ad10 2114:inst1|inst2 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.615 ns" { ad10 {} ad10~combout {} 2114:inst1|inst2 {} 2114:inst1|inst2~clkctrl {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 2.216ns 1.375ns 0.857ns } { 0.000ns 1.130ns 0.202ns 0.000ns 0.835ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.537 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] inst5~49 do2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.537 ns" { 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_we_reg {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|q_a[2] {} inst5~49 {} do2 {} } { 0.000ns 0.000ns 3.783ns 2.056ns } { 0.000ns 3.761ns 0.651ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ad10 ch1 10.562 ns Longest " "Info: Longest tpd from source pin \"ad10\" to destination pin \"ch1\" is 10.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns ad10 1 CLK PIN_27 10 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 10; CLK Node = 'ad10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad10 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 216 368 536 232 "ad10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.209 ns) + CELL(0.202 ns) 3.541 ns inst8 2 COMB LCCOMB_X29_Y10_N16 1 " "Info: 2: + IC(2.209 ns) + CELL(0.202 ns) = 3.541 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { ad10 inst8 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 776 1072 1136 824 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.925 ns) + CELL(3.096 ns) 10.562 ns ch1 3 PIN PIN_33 0 " "Info: 3: + IC(3.925 ns) + CELL(3.096 ns) = 10.562 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'ch1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.021 ns" { inst8 ch1 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 784 1144 1320 800 "ch1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.428 ns ( 41.92 % ) " "Info: Total cell delay = 4.428 ns ( 41.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.134 ns ( 58.08 % ) " "Info: Total interconnect delay = 6.134 ns ( 58.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.562 ns" { ad10 inst8 ch1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.562 ns" { ad10 {} ad10~combout {} inst8 {} ch1 {} } { 0.000ns 0.000ns 2.209ns 3.925ns } { 0.000ns 1.130ns 0.202ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg9 ad9 ad10 3.416 ns memory " "Info: th for memory \"2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg9\" (data pin = \"ad9\", clock pin = \"ad10\") is 3.416 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ad10 destination 6.615 ns + Longest memory " "Info: + Longest clock path from clock \"ad10\" to destination memory is 6.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns ad10 1 CLK PIN_27 10 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 10; CLK Node = 'ad10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad10 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 216 368 536 232 "ad10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.216 ns) + CELL(0.202 ns) 3.548 ns 2114:inst1\|inst2 2 COMB LCCOMB_X29_Y10_N10 1 " "Info: 2: + IC(2.216 ns) + CELL(0.202 ns) = 3.548 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 1; COMB Node = '2114:inst1\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { ad10 2114:inst1|inst2 } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.000 ns) 4.923 ns 2114:inst1\|inst2~clkctrl 3 COMB CLKCTRL_G5 19 " "Info: 3: + IC(1.375 ns) + CELL(0.000 ns) = 4.923 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = '2114:inst1\|inst2~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { 2114:inst1|inst2 2114:inst1|inst2~clkctrl } "NODE_NAME" } } { "2114.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/2114.bdf" { { 496 1472 1536 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.835 ns) 6.615 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg9 4 MEM M4K_X11_Y1 4 " "Info: 4: + IC(0.857 ns) + CELL(0.835 ns) = 6.615 ns; Loc. = M4K_X11_Y1; Fanout = 4; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 32.76 % ) " "Info: Total cell delay = 2.167 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.448 ns ( 67.24 % ) " "Info: Total interconnect delay = 4.448 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.615 ns" { ad10 2114:inst1|inst2 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.615 ns" { ad10 {} ad10~combout {} 2114:inst1|inst2 {} 2114:inst1|inst2~clkctrl {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.000ns 2.216ns 1.375ns 0.857ns } { 0.000ns 1.130ns 0.202ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.466 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns ad9 1 PIN PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'ad9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad9 } "NODE_NAME" } } { "COADEXP5.bdf" "" { Schematic "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/COADEXP5.bdf" { { 400 736 904 416 "ad9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.160 ns) + CELL(0.176 ns) 3.466 ns 2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg9 2 MEM M4K_X11_Y1 4 " "Info: 2: + IC(2.160 ns) + CELL(0.176 ns) = 3.466 ns; Loc. = M4K_X11_Y1; Fanout = 4; MEM Node = '2114:inst1\|RAM:inst\|altsyncram:altsyncram_component\|altsyncram_vta1:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { ad9 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_vta1.tdf" "" { Text "E:/COADEXP5-final/COADEXP5-×ÖÀ©Õ¹/db/altsyncram_vta1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 37.68 % ) " "Info: Total cell delay = 1.306 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.160 ns ( 62.32 % ) " "Info: Total interconnect delay = 2.160 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { ad9 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.466 ns" { ad9 {} ad9~combout {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.000ns 2.160ns } { 0.000ns 1.130ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.615 ns" { ad10 2114:inst1|inst2 2114:inst1|inst2~clkctrl 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.615 ns" { ad10 {} ad10~combout {} 2114:inst1|inst2 {} 2114:inst1|inst2~clkctrl {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.000ns 2.216ns 1.375ns 0.857ns } { 0.000ns 1.130ns 0.202ns 0.000ns 0.835ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { ad9 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.466 ns" { ad9 {} ad9~combout {} 2114:inst1|RAM:inst|altsyncram:altsyncram_component|altsyncram_vta1:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 0.000ns 2.160ns } { 0.000ns 1.130ns 0.176ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 18:53:27 2017 " "Info: Processing ended: Mon Nov 27 18:53:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
