[
    {
        "name": "opentitan",
        "description": "OpenTitan: Open source silicon root of trust",
        "languages": {
            "SystemVerilog": 17079881,
            "C": 7842147,
            "Python": 3134457,
            "Rust": 2495108,
            "C++": 1971982,
            "Starlark": 1522154,
            "Smarty": 1519734,
            "Emacs Lisp": 1120323,
            "Assembly": 951686,
            "Tcl": 500676,
            "Shell": 165571,
            "HTML": 136458,
            "CSS": 49726,
            "JavaScript": 33463,
            "SCSS": 27012,
            "Makefile": 22946,
            "Handlebars": 18798,
            "Verilog": 12064,
            "Dockerfile": 8994,
            "Stata": 3736
        }
    },
    {
        "name": "ibex",
        "description": "Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.",
        "languages": {
            "SystemVerilog": 1206686,
            "Python": 198076,
            "C++": 87951,
            "Makefile": 28349,
            "Tcl": 19421,
            "Shell": 13359,
            "Assembly": 11593,
            "C": 8664,
            "Filebench WML": 7618,
            "HTML": 2181,
            "Stata": 2019,
            "Verilog": 755,
            "Forth": 472
        }
    },
    {
        "name": "MinecraftHDL",
        "description": "A Verilog synthesis flow for Minecraft redstone circuits",
        "languages": {
            "SystemVerilog": 404792,
            "Verilog": 282249,
            "C++": 250411,
            "Java": 122077,
            "C": 2218,
            "Batchfile": 277,
            "Shell": 267
        }
    },
    {
        "name": "hdmi",
        "description": "Send video/audio over HDMI on an FPGA",
        "languages": {
            "SystemVerilog": 77976,
            "Python": 1458,
            "Stata": 216
        }
    },
    {
        "name": "axi",
        "description": "AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication",
        "languages": {
            "SystemVerilog": 1300098,
            "Stata": 53807,
            "Shell": 31157,
            "Python": 30165,
            "Makefile": 2578
        }
    },
    {
        "name": "rsd",
        "description": "RSD: RISC-V Out-of-Order Superscalar Processor",
        "languages": {
            "SystemVerilog": 1543654,
            "Tcl": 266844,
            "C": 169239,
            "Assembly": 132220,
            "Makefile": 105391,
            "Python": 93446,
            "C++": 71017,
            "Verilog": 11084,
            "Batchfile": 2002,
            "Shell": 1896
        }
    },
    {
        "name": "cv32e40p",
        "description": "CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform",
        "languages": {
            "SystemVerilog": 999451,
            "C": 57893,
            "Python": 42964,
            "Tcl": 16170,
            "Shell": 12860,
            "Makefile": 11074,
            "Assembly": 9693,
            "Emacs Lisp": 422
        }
    },
    {
        "name": "swerv_eh1",
        "description": "A directory of Western Digital\u2019s RISC-V SweRV Cores",
        "languages": {
            "SystemVerilog": 1291389,
            "Perl": 155141,
            "Raku": 28374,
            "Verilog": 9784,
            "Makefile": 6313,
            "C++": 5240,
            "C": 4295,
            "Assembly": 2544,
            "Objective-C": 2226,
            "Tcl": 103
        }
    },
    {
        "name": "scr1",
        "description": "SCR1 is a high-quality open-source RISC-V MCU core in Verilog",
        "languages": {
            "SystemVerilog": 803536,
            "C": 322750,
            "Makefile": 39927,
            "Assembly": 19125
        }
    },
    {
        "name": "Cores-VeeR-EH1",
        "description": "VeeR EH1 core",
        "languages": {
            "SystemVerilog": 1311455,
            "C": 203667,
            "Perl": 173115,
            "Makefile": 6562,
            "Assembly": 6250,
            "Verilog": 6048,
            "Python": 1850,
            "C++": 1529,
            "Tcl": 176
        }
    },
    {
        "name": "lets-prove-leftpad",
        "description": "Proving leftpad correct in a dozen different ways",
        "languages": {
            "SystemVerilog": 11319,
            "Common Lisp": 7988,
            "Isabelle": 6641,
            "Lean": 5330,
            "TLA": 4516,
            "Haskell": 3694,
            "Standard ML": 3668,
            "SMT": 2977,
            "Coq": 2713,
            "Python": 2216,
            "C": 1814,
            "Ada": 1643,
            "Dafny": 1573,
            "Rust": 1359,
            "Agda": 1211,
            "Java": 919,
            "F*": 727,
            "Idris": 686,
            "Tcl": 256
        }
    },
    {
        "name": "lowrisc-chip",
        "description": "The root repo for lowRISC project and FPGA demos.",
        "languages": {
            "SystemVerilog": 365861,
            "Verilog": 245073,
            "Assembly": 95419,
            "C++": 44199,
            "Makefile": 33886,
            "Python": 32471,
            "C": 19077,
            "Shell": 8728,
            "Scala": 1214
        }
    },
    {
        "name": "nontrivial-mips",
        "description": "NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.",
        "languages": {
            "SystemVerilog": 205132,
            "TeX": 92080,
            "Assembly": 47847,
            "Verilog": 17636,
            "Shell": 7068,
            "Tcl": 3307,
            "Python": 1312,
            "Makefile": 900,
            "Awk": 240
        }
    },
    {
        "name": "black-parrot",
        "description": "A Linux-capable RISC-V multicore for and by the world",
        "languages": {
            "SystemVerilog": 1871465,
            "Python": 69039,
            "Objective-C": 50980,
            "M": 42667,
            "Shell": 26754,
            "Tcl": 9202,
            "C++": 8950,
            "Verilog": 7220,
            "Makefile": 6801
        }
    },
    {
        "name": "VeriGPU",
        "description": "OpenSource GPU, in Verilog, loosely based on RISC-V ISA",
        "languages": {
            "SystemVerilog": 481999,
            "C++": 224440,
            "Python": 92432,
            "Shell": 35081,
            "Verilog": 24158,
            "C": 19960,
            "CMake": 11376,
            "Dockerfile": 3252,
            "Tcl": 448
        }
    },
    {
        "name": "projf-explore",
        "description": "Project F brings FPGAs to life with exciting open-source designs you can build on.",
        "languages": {
            "SystemVerilog": 867879,
            "Tcl": 126067,
            "C++": 96109,
            "Python": 29713,
            "Shell": 22882,
            "Makefile": 21460
        }
    },
    {
        "name": "basejump_stl",
        "description": "BaseJump STL: A Standard Template Library for SystemVerilog",
        "languages": {
            "SystemVerilog": 5005600,
            "Python": 483077,
            "Makefile": 185684,
            "Verilog": 147445,
            "C++": 119736,
            "Tcl": 97166,
            "TeX": 52907,
            "C": 28870,
            "SourcePawn": 20912,
            "Shell": 4464,
            "Emacs Lisp": 3116,
            "Stata": 2279,
            "Forth": 85
        }
    },
    {
        "name": "uvmprimer",
        "description": "Contains the code examples from The UVM Primer Book sorted by chapters.",
        "languages": {
            "SystemVerilog": 321339,
            "VHDL": 116760,
            "Stata": 12813,
            "Fortran": 1176,
            "Forth": 853
        }
    },
    {
        "name": "common_cells",
        "description": "Common SystemVerilog components",
        "languages": {
            "SystemVerilog": 616516,
            "Tcl": 8832,
            "C++": 7313,
            "Stata": 7001,
            "Shell": 3723,
            "Makefile": 1750,
            "C": 344
        }
    },
    {
        "name": "pulp",
        "description": "This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.",
        "languages": {
            "SystemVerilog": 534604,
            "Verilog": 46029,
            "Tcl": 38011,
            "Python": 34095,
            "Makefile": 23069,
            "C": 9226,
            "Shell": 3870
        }
    },
    {
        "name": "deepfloat",
        "description": "An exploration of log domain \"alternative floating point\" for hardware ML/AI accelerators.",
        "languages": {
            "SystemVerilog": 1007791,
            "C++": 255663,
            "Python": 75166,
            "C": 64884,
            "Shell": 5840
        }
    },
    {
        "name": "SystemVerilogReference",
        "description": "training labs and examples",
        "languages": {
            "SystemVerilog": 13928,
            "Makefile": 3362,
            "Verilog": 1129,
            "Forth": 66
        }
    },
    {
        "name": "cvfpu",
        "description": "Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.",
        "languages": {
            "SystemVerilog": 262052,
            "Python": 29928
        }
    },
    {
        "name": "opl3_fpga",
        "description": "Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer",
        "languages": {
            "SystemVerilog": 184900,
            "Tcl": 73183,
            "C": 67203,
            "Verilog": 29331,
            "C++": 16790,
            "MATLAB": 14828,
            "Makefile": 10059,
            "Python": 674
        }
    },
    {
        "name": "pulpissimo",
        "description": "This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.",
        "languages": {
            "SystemVerilog": 491377,
            "C": 310293,
            "Tcl": 294978,
            "C++": 105552,
            "Makefile": 56421,
            "Python": 50323,
            "Verilog": 42048,
            "Shell": 7002,
            "Assembly": 4906,
            "GDB": 488,
            "Emacs Lisp": 422
        }
    },
    {
        "name": "USTC-RVSoC",
        "description": "An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. \u57fa\u4e8eFPGA\u7684RISC-V CPU+SoC\uff0c\u5305\u542b\u4e00\u4e2a\u7b80\u5355\u4e14\u53ef\u6269\u5c55\u7684\u5916\u8bbe\u603b\u7ebf\u3002",
        "languages": {
            "SystemVerilog": 102361,
            "Assembly": 27122,
            "Tcl": 5297
        }
    },
    {
        "name": "nestang",
        "description": "NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards",
        "languages": {
            "SystemVerilog": 461764,
            "Verilog": 409763,
            "C++": 51318,
            "Python": 20387,
            "Tcl": 5680,
            "Assembly": 3130,
            "Perl": 2290,
            "Makefile": 1670,
            "C": 1391,
            "Shell": 171
        }
    },
    {
        "name": "tvip-axi",
        "description": "AMBA AXI VIP",
        "languages": {
            "SystemVerilog": 108259,
            "Shell": 462,
            "Ruby": 260,
            "Forth": 66
        }
    },
    {
        "name": "100DaysOfRTL",
        "description": "100 Days of RTL",
        "languages": {
            "SystemVerilog": 840646,
            "Makefile": 30561,
            "Stata": 95
        }
    },
    {
        "name": "RV12",
        "description": "RISC-V CPU Core",
        "languages": {
            "SystemVerilog": 661736,
            "Makefile": 25438,
            "Tcl": 25413,
            "HTML": 2960,
            "SCSS": 2149
        }
    },
    {
        "name": "sv-tests",
        "description": "Test suite designed to check compliance with the SystemVerilog standard.",
        "languages": {
            "SystemVerilog": 697652,
            "Python": 167146,
            "JavaScript": 37072,
            "HTML": 33426,
            "CSS": 21092,
            "Makefile": 9202,
            "C++": 729
        }
    },
    {
        "name": "logic",
        "description": "CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.",
        "languages": {
            "SystemVerilog": 630206,
            "C++": 216516,
            "CMake": 200398,
            "Shell": 8915,
            "Python": 5614,
            "Vim Script": 2664,
            "Tcl": 2094
        }
    },
    {
        "name": "NiteFury-and-LiteFury",
        "description": "Public repository for Litefury & Nitefury",
        "languages": {
            "SystemVerilog": 898048,
            "Verilog": 357095,
            "C": 165012,
            "Tcl": 81742,
            "C++": 31181,
            "Shell": 23488,
            "Stata": 14220,
            "Batchfile": 6798,
            "Python": 5463,
            "CMake": 2836
        }
    },
    {
        "name": "verilog-mode",
        "description": "Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.",
        "languages": {
            "SystemVerilog": 944055,
            "Emacs Lisp": 646496,
            "Perl": 9775,
            "Makefile": 5222,
            "Forth": 35
        }
    },
    {
        "name": "UVMReference",
        "description": "Reference examples and short projects using UVM Methodology",
        "languages": {
            "SystemVerilog": 32481,
            "Python": 773,
            "Forth": 66
        }
    },
    {
        "name": "Cores-VeeR-EL2",
        "description": "VeeR EL2 Core",
        "languages": {
            "SystemVerilog": 1486206,
            "Python": 400075,
            "Perl": 196975,
            "C": 148275,
            "Makefile": 31376,
            "Verilog": 17154,
            "C++": 11787,
            "Assembly": 4572,
            "Shell": 690,
            "Tcl": 327
        }
    },
    {
        "name": "snitch",
        "description": "\u26d4 DEPRECATED \u26d4 Lean but mean RISC-V system!",
        "languages": {
            "SystemVerilog": 3482534,
            "C": 1353258,
            "Rust": 667813,
            "Python": 332516,
            "Smarty": 152393,
            "Tcl": 130915,
            "Makefile": 66019,
            "TeX": 32403,
            "Assembly": 25853,
            "Stata": 23267,
            "C++": 22529,
            "Shell": 20939,
            "CMake": 13382,
            "Dockerfile": 5278,
            "LLVM": 4736
        }
    },
    {
        "name": "bsg_manycore",
        "description": "Tile based architecture designed for computing efficiency, scalability and generality",
        "languages": {
            "SystemVerilog": 991528,
            "C": 472962,
            "Python": 240055,
            "C++": 210581,
            "Makefile": 171602,
            "Assembly": 156135,
            "Tcl": 5724,
            "Shell": 1139,
            "CMake": 1022
        }
    },
    {
        "name": "Cores-VeeR-EH2",
        "description": null,
        "languages": {
            "SystemVerilog": 2016914,
            "C": 392267,
            "Perl": 194571,
            "Verilog": 15596,
            "Assembly": 10246,
            "C++": 8593,
            "Makefile": 6497,
            "Tcl": 103
        }
    },
    {
        "name": "cv32e40x",
        "description": "4 stage, in-order, compute RISC-V core based on the CV32E40P",
        "languages": {
            "SystemVerilog": 1263564,
            "M4": 207432,
            "Tcl": 12048,
            "Emacs Lisp": 422
        }
    },
    {
        "name": "openfpga-NES",
        "description": "NES for the Analogue Pocket",
        "languages": {
            "SystemVerilog": 770854,
            "Verilog": 297368,
            "VHDL": 247011,
            "Tcl": 61963,
            "Assembly": 16513
        }
    },
    {
        "name": "riscv-dbg",
        "description": "RISC-V Debug Support for our PULP RISC-V Cores",
        "languages": {
            "SystemVerilog": 224194,
            "C": 68652,
            "Makefile": 15017,
            "Assembly": 9473,
            "Python": 7088,
            "Tcl": 6027,
            "Shell": 5140,
            "C++": 2628
        }
    },
    {
        "name": "SuperScalar-RISCV-CPU",
        "description": "SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.",
        "languages": {
            "SystemVerilog": 2050918,
            "Verilog": 548063,
            "C": 346202,
            "HTML": 72745,
            "C++": 42728,
            "Makefile": 36250,
            "Assembly": 23284,
            "Stata": 2861,
            "Scheme": 20
        }
    },
    {
        "name": "Coyote",
        "description": "Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms.",
        "languages": {
            "SystemVerilog": 2811277,
            "Tcl": 889927,
            "VHDL": 645760,
            "C": 411788,
            "C++": 333216,
            "Verilog": 100546,
            "CMake": 43347,
            "Shell": 3979,
            "Makefile": 972,
            "Python": 851
        }
    },
    {
        "name": "svunit",
        "description": null,
        "languages": {
            "SystemVerilog": 174710,
            "Python": 83945,
            "Perl": 49137,
            "Shell": 3801,
            "Forth": 551,
            "VHDL": 190,
            "Coq": 63
        }
    },
    {
        "name": "NES_MiSTer",
        "description": null,
        "languages": {
            "SystemVerilog": 849103,
            "Verilog": 357620,
            "VHDL": 351989,
            "Tcl": 23164,
            "Assembly": 16513,
            "Batchfile": 662
        }
    },
    {
        "name": "uvm-tutorial-for-candy-lovers",
        "description": "Source code repo for UVM Tutorial for Candy Lovers",
        "languages": {
            "SystemVerilog": 443708,
            "Makefile": 4385,
            "C++": 889,
            "Batchfile": 9
        }
    },
    {
        "name": "eurorack-pmod",
        "description": "Hardware and gateware for getting started in FPGA-based audio synthesis with open source tools.",
        "languages": {
            "SystemVerilog": 78125,
            "Python": 41312,
            "OpenSCAD": 20667,
            "Verilog": 8011,
            "Makefile": 7895,
            "Shell": 2274
        }
    },
    {
        "name": "coolgirl-famicom-multicart",
        "description": "Ultimate multigame cartridge for Nintendo Famicom",
        "languages": {
            "SystemVerilog": 67787,
            "Verilog": 16661
        }
    },
    {
        "name": "core-v-mcu",
        "description": "This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.",
        "languages": {
            "SystemVerilog": 2718348,
            "C": 879374,
            "C++": 840497,
            "Verilog": 420056,
            "Python": 270168,
            "Tcl": 156866,
            "VHDL": 99272,
            "Makefile": 23109,
            "Stata": 12896,
            "Shell": 5332,
            "Assembly": 3682,
            "Batchfile": 795
        }
    },
    {
        "name": "systemverilog.io",
        "description": "Code used in",
        "languages": {
            "SystemVerilog": 41198,
            "Verilog": 1978,
            "Shell": 1545,
            "Makefile": 859,
            "Forth": 122
        }
    },
    {
        "name": "Saturn_MiSTer",
        "description": null,
        "languages": {
            "SystemVerilog": 456514,
            "Verilog": 274590,
            "VHDL": 114051,
            "Tcl": 23674,
            "Batchfile": 672
        }
    },
    {
        "name": "riscv-simple-sv",
        "description": "A simple RISC V core for teaching",
        "languages": {
            "SystemVerilog": 89573,
            "Assembly": 88403,
            "C": 17447,
            "Makefile": 2622,
            "C++": 1814
        }
    },
    {
        "name": "starshipraider",
        "description": "Open hardware test equipment",
        "languages": {
            "SystemVerilog": 206249,
            "C++": 132874,
            "Tcl": 58879,
            "Shell": 4344,
            "MATLAB": 3329,
            "Makefile": 2237,
            "PHP": 444
        }
    },
    {
        "name": "AMBA_APB_SRAM",
        "description": "AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM and can be used as standalone Verification IP (VIP). ",
        "languages": {
            "SystemVerilog": 56349,
            "Verilog": 10569,
            "PowerShell": 8740,
            "Forth": 2814,
            "Stata": 1069
        }
    },
    {
        "name": "AHB2",
        "description": "AMBA AHB 2.0 VIP in SystemVerilog UVM",
        "languages": {
            "SystemVerilog": 105628,
            "Perl": 4098,
            "Makefile": 1714,
            "Stata": 484
        }
    },
    {
        "name": "fx68k",
        "description": "FX68K 68000 cycle accurate SystemVerilog core",
        "languages": {
            "SystemVerilog": 231305
        }
    },
    {
        "name": "tnoc",
        "description": "Network on Chip Implementation written in SytemVerilog",
        "languages": {
            "SystemVerilog": 217351,
            "Makefile": 15917,
            "Filebench WML": 2599,
            "Forth": 443,
            "Shell": 170
        }
    },
    {
        "name": "ravenoc",
        "description": "RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications",
        "languages": {
            "SystemVerilog": 119138,
            "Python": 72680,
            "Tcl": 4416,
            "Makefile": 735,
            "Shell": 198
        }
    },
    {
        "name": "cv32e40s",
        "description": "4 stage, in-order, secure RISC-V core based on the CV32E40P",
        "languages": {
            "SystemVerilog": 1426605,
            "M4": 207380,
            "Tcl": 8538,
            "Emacs Lisp": 422
        }
    },
    {
        "name": "zcash-fpga",
        "description": "Zcash FPGA acceleration engine",
        "languages": {
            "SystemVerilog": 948840,
            "C++": 61240,
            "Tcl": 59372,
            "Python": 17961,
            "Filebench WML": 17355,
            "Shell": 10522,
            "Makefile": 4316,
            "C": 4244
        }
    },
    {
        "name": "FPGA-Application-Development-and-Simulation",
        "description": "\u300aFPGA\u5e94\u7528\u5f00\u53d1\u548c\u4eff\u771f\u300b\uff08\u673a\u68b0\u5de5\u4e1a\u51fa\u7248\u793e2018\u5e74\u7b2c1\u7248 ISBN:9787111582786\uff09\u7684\u6e90\u7801\u3002Source Code of the book FPGA Application Development and Simulation(CHS).",
        "languages": {
            "SystemVerilog": 311259,
            "Stata": 185856,
            "VHDL": 17395
        }
    },
    {
        "name": "UVM-Examples",
        "description": "UVM examples and projects",
        "languages": {
            "SystemVerilog": 192299,
            "Perl": 10403,
            "Stata": 7012,
            "Makefile": 3950,
            "Forth": 1325,
            "Python": 1152,
            "Verilog": 120
        }
    },
    {
        "name": "analogue-pocket-utils",
        "description": "Collection of IP and information on how to develop for openFPGA and Analogue Pocket",
        "languages": {
            "SystemVerilog": 55373,
            "Verilog": 10870,
            "VHDL": 10242
        }
    },
    {
        "name": "cheshire",
        "description": "A minimal Linux-capable 64-bit RISC-V SoC built around CVA6",
        "languages": {
            "SystemVerilog": 296391,
            "C": 115937,
            "Tcl": 35996,
            "Makefile": 16885,
            "C++": 9133,
            "Assembly": 6783,
            "Python": 3932
        }
    },
    {
        "name": "CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2",
        "description": "A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Accelerator",
        "languages": {
            "SystemVerilog": 611389
        }
    },
    {
        "name": "intel-fpga-bbb",
        "description": "Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs",
        "languages": {
            "SystemVerilog": 1524182,
            "C": 355638,
            "C++": 267866,
            "Tcl": 75675,
            "Shell": 64274,
            "CMake": 30162,
            "Verilog": 24432,
            "Gnuplot": 14377,
            "Makefile": 8669,
            "Python": 4299
        }
    },
    {
        "name": "fpga-tamagotchi",
        "description": "Tamagotchi P1 for Analogue Pocket and MiSTer",
        "languages": {
            "SystemVerilog": 721505,
            "Verilog": 291346,
            "Tcl": 163574,
            "VHDL": 102703,
            "Stata": 22093,
            "Rust": 13623,
            "JavaScript": 10978,
            "Assembly": 8702,
            "HTML": 4352,
            "Python": 3048
        }
    },
    {
        "name": "TrivialMIPS",
        "description": "MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support",
        "languages": {
            "SystemVerilog": 214324,
            "Verilog": 144247,
            "Assembly": 33736,
            "C": 27155,
            "C++": 7330,
            "Objective-C": 4487,
            "Python": 2437,
            "Makefile": 1231,
            "Tcl": 930,
            "Shell": 423,
            "Pascal": 290,
            "Awk": 240
        }
    },
    {
        "name": "SoomRV",
        "description": "A simple superscalar out of order RISC-V (micro)processor",
        "languages": {
            "SystemVerilog": 468683,
            "Assembly": 280954,
            "Verilog": 115230,
            "C": 41115,
            "C++": 36909,
            "Makefile": 4659
        }
    },
    {
        "name": "sv-tutorial",
        "description": "SystemVerilog Tutorial",
        "languages": {
            "SystemVerilog": 522473
        }
    },
    {
        "name": "tiny-synth",
        "description": "Verilog code for a simple synth module; developed on TinyFPGA BX",
        "languages": {
            "SystemVerilog": 39553,
            "Verilog": 7619,
            "Makefile": 377,
            "Coq": 90
        }
    },
    {
        "name": "parallella-riscv",
        "description": "RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards",
        "languages": {
            "SystemVerilog": 12617798,
            "Tcl": 102058,
            "Verilog": 55793,
            "Scala": 23524,
            "Makefile": 19927,
            "C++": 7356,
            "C": 5962,
            "Shell": 5276
        }
    },
    {
        "name": "AXI-SDCard-High-Speed-Controller",
        "description": "A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)",
        "languages": {
            "SystemVerilog": 47478,
            "Verilog": 7177,
            "C": 2006
        }
    },
    {
        "name": "Deep-Neural-Network-Hardware-Accelerator",
        "description": "SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software",
        "languages": {
            "SystemVerilog": 18588887,
            "C++": 79204,
            "Verilog": 72512,
            "C": 43206,
            "VHDL": 12538,
            "MATLAB": 9528,
            "Python": 4647
        }
    },
    {
        "name": "NoCRouter",
        "description": "RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni",
        "languages": {
            "SystemVerilog": 208869
        }
    },
    {
        "name": "axi-uvm",
        "description": "yet another AXI testbench repo. ;)  This is for my UVM practice.  https://marcoz001.github.io/axi-uvm/",
        "languages": {
            "SystemVerilog": 277591,
            "Python": 2918,
            "Makefile": 2844
        }
    },
    {
        "name": "open-nic-shell",
        "description": "AMD OpenNIC Shell includes the HDL source files",
        "languages": {
            "SystemVerilog": 462199,
            "Verilog": 200833,
            "Tcl": 181794,
            "Shell": 5766,
            "Python": 4616,
            "Stata": 1740
        }
    },
    {
        "name": "hero",
        "description": "Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware.",
        "languages": {
            "SystemVerilog": 4783454,
            "C": 3483955,
            "Assembly": 879954,
            "Stata": 309596,
            "C++": 126116,
            "Python": 124482,
            "Makefile": 118672,
            "Tcl": 118485,
            "Shell": 93397,
            "Verilog": 66383,
            "MATLAB": 46286,
            "CSS": 27757,
            "CMake": 12448,
            "HTML": 4613,
            "JavaScript": 1510,
            "Emacs Lisp": 422,
            "Batchfile": 340,
            "TeX": 154
        }
    },
    {
        "name": "wav-lpddr-hw",
        "description": "Wavious DDR (WDDR) Physical interface (PHY) Hardware",
        "languages": {
            "SystemVerilog": 22259221,
            "Verilog": 299300,
            "Shell": 11277,
            "Filebench WML": 4407,
            "Tcl": 88
        }
    },
    {
        "name": "RISC-V-Vector",
        "description": "Vector processor for RISC-V vector ISA",
        "languages": {
            "SystemVerilog": 409806,
            "Stata": 88101,
            "Python": 18573,
            "Forth": 1235
        }
    },
    {
        "name": "APS",
        "description": "\u041c\u0435\u0442\u043e\u0434\u0438\u0447\u0435\u0441\u043a\u0438\u0435 \u043c\u0430\u0442\u0435\u0440\u0438\u0430\u043b\u044b \u043f\u043e \u0440\u0430\u0437\u0440\u0430\u0431\u043e\u0442\u043a\u0435 \u043f\u0440\u043e\u0446\u0435\u0441\u0441\u043e\u0440\u0430 \u0430\u0440\u0445\u0438\u0442\u0435\u043a\u0442\u0443\u0440\u044b RISC-V",
        "languages": {
            "SystemVerilog": 568718,
            "Tcl": 115658,
            "Assembly": 39608,
            "C": 4107,
            "C++": 3561,
            "Python": 3257,
            "Makefile": 2851
        }
    },
    {
        "name": "Shuhai",
        "description": "Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA",
        "languages": {
            "SystemVerilog": 436929,
            "C": 132105,
            "Tcl": 82915,
            "C++": 56833,
            "Verilog": 22361,
            "Cuda": 12145,
            "CMake": 6972,
            "Python": 2000,
            "Makefile": 863
        }
    },
    {
        "name": "AXI",
        "description": "VIP for AXI Protocol",
        "languages": {
            "SystemVerilog": 56202
        }
    },
    {
        "name": "fpga-partial-reconfig",
        "description": "Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow",
        "languages": {
            "SystemVerilog": 2912210,
            "Tcl": 341283,
            "C": 328346,
            "Shell": 21320,
            "Perl": 5936,
            "Makefile": 5502
        }
    },
    {
        "name": "pspin",
        "description": "PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing",
        "languages": {
            "SystemVerilog": 2830148,
            "C": 1356079,
            "C++": 1208491,
            "Makefile": 22186,
            "Python": 17950,
            "Shell": 13923,
            "Verilog": 9980,
            "Perl": 6128,
            "Assembly": 2979,
            "Dockerfile": 2264
        }
    },
    {
        "name": "ISP_UVM",
        "description": "A Framework for Design and Verification of Image Processing Applications using UVM",
        "languages": {
            "SystemVerilog": 17531,
            "Makefile": 2413
        }
    },
    {
        "name": "register_interface",
        "description": "Generic Register Interface (contains various adapters)",
        "languages": {
            "SystemVerilog": 78191
        }
    },
    {
        "name": "SystemVerilogAssertions",
        "description": "Examples and reference for System Verilog Assertions",
        "languages": {
            "SystemVerilog": 2148
        }
    },
    {
        "name": "EDN8-PRO",
        "description": "EverDrive N8 PRO dev sources",
        "languages": {
            "SystemVerilog": 269954,
            "C#": 64031,
            "Assembly": 7699,
            "Tcl": 1507,
            "Makefile": 514
        }
    },
    {
        "name": "reDIP-SID",
        "description": "MOS 6581 / 8580 SID FPGA emulation platform",
        "languages": {
            "SystemVerilog": 110950,
            "Verilog": 20960,
            "C++": 11309,
            "Gnuplot": 3205,
            "Makefile": 2453,
            "Perl": 838,
            "Shell": 64,
            "Batchfile": 57
        }
    },
    {
        "name": "axi-crossbar",
        "description": "An AXI4 crossbar implementation in SystemVerilog",
        "languages": {
            "SystemVerilog": 346842,
            "Shell": 9623,
            "Forth": 861
        }
    },
    {
        "name": "AXI4_Interconnect",
        "description": "AXI\u603b\u7ebf\u8fde\u63a5\u5668",
        "languages": {
            "SystemVerilog": 132289
        }
    },
    {
        "name": "kria-vitis-platforms",
        "description": "Kria KV260 Vitis platforms and overlays",
        "languages": {
            "SystemVerilog": 2219093,
            "Tcl": 1062683,
            "V": 184844,
            "Verilog": 139825,
            "Makefile": 37092,
            "C++": 16975,
            "C": 14995
        }
    },
    {
        "name": "ahb3lite_interconnect",
        "description": "AHB3-Lite Interconnect",
        "languages": {
            "SystemVerilog": 154796,
            "Tcl": 25413,
            "Makefile": 5442
        }
    },
    {
        "name": "UH-JLS",
        "description": "FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. \u4e00\u4e2a\u8d85\u9ad8\u6027\u80fd\u7684FPGA JPEG-LS\u7f16\u7801\u5668\uff0c\u7528\u6765\u8fdb\u884c\u65e0\u635f\u56fe\u50cf\u538b\u7f29\u3002",
        "languages": {
            "SystemVerilog": 133794,
            "Verilog": 72252,
            "Batchfile": 137
        }
    },
    {
        "name": "MiSTeryNano",
        "description": "Atari STE MiSTery core for the Tang Nano 20k FPGA",
        "languages": {
            "SystemVerilog": 687094,
            "Verilog": 557794,
            "C": 238979,
            "SWIG": 69842,
            "Assembly": 61766,
            "C++": 56738,
            "Tcl": 15025,
            "Makefile": 6466,
            "CMake": 1035,
            "Shell": 162
        }
    },
    {
        "name": "yuu_ahb",
        "description": "UVM AHB VIP",
        "languages": {
            "SystemVerilog": 152880,
            "Makefile": 598
        }
    },
    {
        "name": "FEC",
        "description": "FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)",
        "languages": {
            "SystemVerilog": 8329460,
            "Stata": 13581,
            "Batchfile": 255
        }
    },
    {
        "name": "SystemVerilogSHA256",
        "description": "SHA256 in (System-) Verilog / Open Source FPGA Miner",
        "languages": {
            "SystemVerilog": 9915
        }
    },
    {
        "name": "LM-RISCV-DV",
        "description": "An Open-Source Design and Verification Environment for RISC-V",
        "languages": {
            "SystemVerilog": 241288,
            "C": 179620,
            "Python": 151338,
            "Perl": 32188,
            "Makefile": 16309,
            "Shell": 6739,
            "Fortran": 3424,
            "Assembly": 3237,
            "C++": 2008,
            "Tcl": 1887,
            "Objective-C": 1372,
            "Filebench WML": 320
        }
    },
    {
        "name": "svaunit",
        "description": "SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)",
        "languages": {
            "SystemVerilog": 220226,
            "C++": 17619,
            "Shell": 15092,
            "Tcl": 942,
            "Forth": 869
        }
    },
    {
        "name": "fpga-npu",
        "description": null,
        "languages": {
            "SystemVerilog": 463748,
            "Python": 197801,
            "C++": 196680,
            "C": 105024,
            "Verilog": 14603,
            "Shell": 3996,
            "Makefile": 1567
        }
    },
    {
        "name": "uvm_agents",
        "description": "UVM agents",
        "languages": {
            "SystemVerilog": 119717,
            "HTML": 67
        }
    },
    {
        "name": "FlooNoC",
        "description": "A Fast, Low-Overhead On-chip Network",
        "languages": {
            "SystemVerilog": 348421,
            "Python": 113314,
            "Tcl": 10467,
            "Mako": 8995,
            "Makefile": 5040,
            "Shell": 4540
        }
    },
    {
        "name": "FPGA-SATA-HBA",
        "description": "A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. \u4e00\u4e2a\u57fa\u4e8eXilinx FPGA\u4e2d\u7684GTH\u7684SATA host\u63a7\u5236\u5668\uff0c\u7528\u6765\u8bfb\u5199\u786c\u76d8\u3002",
        "languages": {
            "SystemVerilog": 288900,
            "Verilog": 23444,
            "VHDL": 8526,
            "Tcl": 6946
        }
    },
    {
        "name": "pulp_soc",
        "description": "pulp_soc is the core building component of PULP based SoCs",
        "languages": {
            "SystemVerilog": 496941
        }
    },
    {
        "name": "prjuray",
        "description": "Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.",
        "languages": {
            "SystemVerilog": 1970594,
            "Python": 755491,
            "Tcl": 263695,
            "Verilog": 164200,
            "Makefile": 100824,
            "Shell": 85809,
            "Smarty": 40644,
            "C++": 38409,
            "XSLT": 6736,
            "Pawn": 399,
            "GDB": 266
        }
    },
    {
        "name": "chipfail-glitcher",
        "description": null,
        "languages": {
            "SystemVerilog": 134904,
            "Verilog": 32440,
            "Coq": 10945,
            "Jupyter Notebook": 8431,
            "VHDL": 8228,
            "Assembly": 3776,
            "Shell": 289
        }
    },
    {
        "name": "nerv",
        "description": "Naive Educational RISC V processor",
        "languages": {
            "SystemVerilog": 131594,
            "Verilog": 26119,
            "Assembly": 5501,
            "Makefile": 4982,
            "C": 2798,
            "Python": 2190,
            "Shell": 1849
        }
    },
    {
        "name": "axi4-interface",
        "description": "AXI4 and AXI4-Lite interface definitions",
        "languages": {
            "SystemVerilog": 28093,
            "Tcl": 962,
            "Makefile": 139
        }
    },
    {
        "name": "BrianHG-DDR3-Controller",
        "description": "DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port.  VGA/HDMI multiwindow video controller with alpha-blended layers.  Docs & TBs included.",
        "languages": {
            "SystemVerilog": 1810151,
            "Verilog": 546044,
            "Tcl": 45948,
            "Stata": 44552
        }
    },
    {
        "name": "RecoNIC",
        "description": "RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.",
        "languages": {
            "SystemVerilog": 681329,
            "C": 130123,
            "Python": 113986,
            "Tcl": 29398,
            "C++": 15363,
            "Stata": 13256,
            "Shell": 13186,
            "P4": 12026,
            "Makefile": 4946,
            "Forth": 1529
        }
    },
    {
        "name": "iDMA",
        "description": "A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)",
        "languages": {
            "SystemVerilog": 456892,
            "Smarty": 165582,
            "Python": 60100,
            "Verilog": 56036,
            "Makefile": 16482,
            "Shell": 1712,
            "Tcl": 274
        }
    },
    {
        "name": "System-Verilog-Packet-Library",
        "description": "System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers",
        "languages": {
            "SystemVerilog": 676757,
            "C": 91406,
            "C++": 23240,
            "Shell": 82
        }
    },
    {
        "name": "sargantana",
        "description": null,
        "languages": {
            "SystemVerilog": 1449215,
            "Stata": 411002,
            "Shell": 40357,
            "Makefile": 3878,
            "Forth": 3155,
            "Tcl": 738
        }
    },
    {
        "name": "CX",
        "description": "Proposed RISC-V Composable Custom Extensions Specification",
        "languages": {
            "SystemVerilog": 77584,
            "Python": 56613,
            "Verilog": 38985,
            "Makefile": 2618,
            "TeX": 833,
            "Batchfile": 799,
            "C++": 377,
            "Shell": 351,
            "Ruby": 272
        }
    },
    {
        "name": "DDR4MemoryController",
        "description": "HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.",
        "languages": {
            "SystemVerilog": 48463,
            "Makefile": 437
        }
    },
    {
        "name": "kronos",
        "description": "Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations",
        "languages": {
            "SystemVerilog": 291456,
            "C": 263139,
            "CMake": 31972,
            "Perl": 12280,
            "C++": 4757,
            "Python": 2257,
            "Assembly": 2019,
            "Scala": 1198
        }
    },
    {
        "name": "amiq_apb",
        "description": "SystemVerilog VIP for AMBA APB protocol",
        "languages": {
            "SystemVerilog": 166211,
            "Shell": 4982,
            "Forth": 816
        }
    },
    {
        "name": "mipi-csi-2",
        "description": "Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA",
        "languages": {
            "SystemVerilog": 17825,
            "Python": 672,
            "Stata": 217
        }
    },
    {
        "name": "enso",
        "description": "Ens\u014d is a high-performance streaming interface for NIC-application communication.",
        "languages": {
            "SystemVerilog": 953231,
            "Verilog": 442752,
            "Tcl": 401049,
            "C++": 304973,
            "C": 147173,
            "Python": 26102,
            "Shell": 23771,
            "HTML": 13435,
            "VHDL": 9973,
            "Meson": 4831,
            "Makefile": 582,
            "Mathematica": 334
        }
    },
    {
        "name": "davos",
        "description": "Distributed Accelerator OS",
        "languages": {
            "SystemVerilog": 444081,
            "C++": 393015,
            "VHDL": 304976,
            "Verilog": 135182,
            "Tcl": 51270,
            "C": 44564,
            "CMake": 25239,
            "Makefile": 863,
            "Shell": 247
        }
    },
    {
        "name": "cheriot-ibex",
        "description": "cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.",
        "languages": {
            "SystemVerilog": 1502632,
            "Python": 120237,
            "C++": 67510,
            "Makefile": 30295,
            "Tcl": 18037,
            "Shell": 12491,
            "Filebench WML": 6959,
            "Assembly": 6104,
            "C": 4776,
            "Stata": 2019,
            "Forth": 1694,
            "Fortran": 1550,
            "Verilog": 755,
            "Jinja": 656,
            "Perl": 387
        }
    },
    {
        "name": "silver",
        "description": "An attribute grammar-based programming language for composable language extensions",
        "languages": {
            "SystemVerilog": 2378632,
            "Java": 287275,
            "Shell": 36539,
            "Python": 13059,
            "Emacs Lisp": 5686,
            "Vim Script": 5515,
            "TypeScript": 4420,
            "JavaScript": 2769,
            "Tcl": 1340,
            "Nix": 174
        }
    },
    {
        "name": "uvm-verilator",
        "description": null,
        "languages": {
            "SystemVerilog": 2599328,
            "C": 85052,
            "C++": 8932
        }
    },
    {
        "name": "FazyRV",
        "description": "A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.",
        "languages": {
            "SystemVerilog": 185860,
            "Assembly": 85548,
            "Python": 54074,
            "Shell": 22271,
            "C": 19419,
            "Makefile": 16162,
            "Verilog": 3231,
            "C++": 2681,
            "Tcl": 464
        }
    },
    {
        "name": "muntjac",
        "description": "64-bit multicore RISC-V processor",
        "languages": {
            "SystemVerilog": 860982,
            "C++": 191833,
            "Python": 23232,
            "Makefile": 18140,
            "C": 11854
        }
    },
    {
        "name": "h265_decoder",
        "description": "H265 decoder write in verilog, verified on Xilinx ZYNQ7035",
        "languages": {
            "SystemVerilog": 1377530,
            "Verilog": 251876,
            "C": 1889,
            "Makefile": 192
        }
    },
    {
        "name": "SystemVerilogCourse",
        "description": "This is a detailed SystemVerilog course ",
        "languages": {
            "SystemVerilog": 244804,
            "Makefile": 74564,
            "Batchfile": 5704
        }
    },
    {
        "name": "fpga-gameandwatch",
        "description": "Game and Watch for Analogue Pocket and MiSTer",
        "languages": {
            "SystemVerilog": 503835,
            "Verilog": 308480,
            "Tcl": 227041,
            "VHDL": 107968,
            "Rust": 60797,
            "TypeScript": 25958,
            "JavaScript": 1218
        }
    },
    {
        "name": "antikernel-ipcores",
        "description": "FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations",
        "languages": {
            "SystemVerilog": 1407265,
            "Verilog": 309344
        }
    },
    {
        "name": "fwrisc",
        "description": "Featherweight RISC-V implementation",
        "languages": {
            "SystemVerilog": 237032,
            "C": 111572,
            "C++": 88559,
            "Forth": 72977,
            "Assembly": 56244,
            "Python": 39862,
            "Makefile": 38708,
            "Fortran": 15150,
            "Shell": 8649,
            "Tcl": 4190,
            "Verilog": 3011,
            "Filebench WML": 1209,
            "CMake": 992,
            "Stata": 382
        }
    },
    {
        "name": "fpga_snark_prover",
        "description": "An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs",
        "languages": {
            "SystemVerilog": 304388,
            "Coq": 27907,
            "Tcl": 24821,
            "C++": 24472,
            "Makefile": 16202
        }
    },
    {
        "name": "axi4_vip",
        "description": "Verification IP for APB protocol",
        "languages": {
            "SystemVerilog": 105053,
            "Makefile": 710
        }
    },
    {
        "name": "AHB-to-APB-Bridge-Verification",
        "description": "Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.",
        "languages": {
            "SystemVerilog": 66265,
            "Verilog": 2895,
            "V": 1871
        }
    },
    {
        "name": "caliptra-rtl",
        "description": "HW Design Collateral  for Caliptra RoT IP",
        "languages": {
            "SystemVerilog": 12662329,
            "C": 2077623,
            "C++": 149471,
            "Makefile": 142419,
            "Verilog": 135750,
            "Stata": 101004,
            "Assembly": 100063,
            "Python": 68725,
            "Shell": 22581,
            "Forth": 21227,
            "Tcl": 9515,
            "Fortran": 8162,
            "Batchfile": 5987,
            "VHDL": 3612,
            "GDB": 3084,
            "CMake": 1476
        }
    },
    {
        "name": "clarvi",
        "description": "Clarvi simple RISC-V processor for teaching",
        "languages": {
            "SystemVerilog": 67746,
            "Tcl": 16625,
            "Makefile": 8118,
            "Python": 4245,
            "Shell": 1565,
            "Assembly": 634,
            "C": 20
        }
    },
    {
        "name": "S32X_MiSTer",
        "description": "Sega 32X implementation for MiSTer",
        "languages": {
            "SystemVerilog": 851694,
            "Verilog": 642816,
            "VHDL": 235071,
            "Tcl": 23923,
            "Batchfile": 672,
            "Python": 257
        }
    },
    {
        "name": "writeups",
        "description": "Writeups for CTFs",
        "languages": {
            "SystemVerilog": 1604827,
            "Python": 656955,
            "C": 91300,
            "Verilog": 89462,
            "HTML": 41385,
            "JavaScript": 28269,
            "CSS": 21192,
            "VBScript": 11438,
            "C#": 7226,
            "Assembly": 5328,
            "LLVM": 400,
            "Batchfile": 99
        }
    },
    {
        "name": "Design-Pattern-in-SV",
        "description": "This repo is created to include illustrative examples on object oriented design pattern in SV",
        "languages": {
            "SystemVerilog": 20106
        }
    },
    {
        "name": "bigpulp",
        "description": "\u26d4 DEPRECATED \u26d4 RISC-V manycore accelerator for HERO, bigPULP hardware platform",
        "languages": {
            "SystemVerilog": 798181,
            "Tcl": 374211,
            "Stata": 95629,
            "Python": 11673,
            "Shell": 4924,
            "Makefile": 4751
        }
    },
    {
        "name": "core-v-xif",
        "description": "RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions",
        "languages": {
            "SystemVerilog": 10065,
            "Makefile": 871
        }
    },
    {
        "name": "riscv-vip",
        "description": "For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug",
        "languages": {
            "SystemVerilog": 158563,
            "Ruby": 7740,
            "Makefile": 6496,
            "Forth": 1266,
            "Stata": 36
        }
    },
    {
        "name": "ctf-writeups",
        "description": "Detailed writeups of how I solved infosec Capture The Flag (CTF) challenges",
        "languages": {
            "SystemVerilog": 1604828,
            "Python": 1182523,
            "Shell": 59
        }
    },
    {
        "name": "PCXT_MiSTer",
        "description": "PCXT port for MiSTer by spark2k06.",
        "languages": {
            "SystemVerilog": 764373,
            "Verilog": 734607,
            "Assembly": 512337,
            "VHDL": 213339,
            "C++": 136557,
            "C": 100258,
            "Tcl": 35062,
            "Shell": 8344,
            "Python": 7041,
            "Makefile": 6143,
            "CMake": 3722,
            "Batchfile": 1438,
            "Scilab": 122
        }
    },
    {
        "name": "zerosoc",
        "description": "Demo SoC for SiliconCompiler.",
        "languages": {
            "SystemVerilog": 53400,
            "Python": 27964,
            "Verilog": 15070,
            "Tcl": 5969,
            "C": 5349,
            "Makefile": 1904,
            "Assembly": 653
        }
    },
    {
        "name": "cva5",
        "description": "The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.",
        "languages": {
            "SystemVerilog": 744081,
            "C++": 38661,
            "Tcl": 25312,
            "Python": 4261,
            "Makefile": 3585
        }
    },
    {
        "name": "zynq-sandbox",
        "description": "a playground for xilinx zynq fpga experiments",
        "languages": {
            "SystemVerilog": 197777,
            "Makefile": 11724,
            "Go": 5354,
            "C++": 2625,
            "Tcl": 992
        }
    },
    {
        "name": "async_FIFO",
        "description": "This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me.  The design is based on Cliff Cumming's paper and the UVM is coded by me(Xianghzi Meng)",
        "languages": {
            "SystemVerilog": 24447,
            "Tcl": 9969,
            "Verilog": 7025,
            "Makefile": 1296,
            "Forth": 333
        }
    },
    {
        "name": "Verilog-SystemVerilog-Guide",
        "description": "Verilog/SystemVerilog Guide",
        "languages": {
            "SystemVerilog": 37
        }
    },
    {
        "name": "combinator-uvm",
        "description": "UVM Testbench For SystemVerilog Combinator Implementation",
        "languages": {
            "SystemVerilog": 4981723,
            "Verilog": 4020460,
            "C++": 3014618,
            "C": 766536,
            "Eiffel": 253545,
            "JavaScript": 119174,
            "Shell": 115709,
            "CSS": 82889,
            "Stata": 52280,
            "Perl": 23784,
            "Tcl": 21422,
            "Fortran": 13129,
            "Coq": 3161
        }
    },
    {
        "name": "fpga-hash-table",
        "description": "Simple hash table on Verilog (SystemVerilog)",
        "languages": {
            "SystemVerilog": 110767,
            "Verilog": 4579,
            "Ruby": 1175,
            "Tcl": 1091
        }
    },
    {
        "name": "vdf-fpga",
        "description": "Implementation of an RSA VDF evaluator targeting FPGAs.",
        "languages": {
            "SystemVerilog": 153157,
            "Tcl": 84064,
            "Python": 59066,
            "C++": 36908,
            "Makefile": 17176,
            "Verilog": 15293,
            "Coq": 10981,
            "Shell": 4030,
            "C": 1339
        }
    },
    {
        "name": "cdc",
        "description": "Repository gathering basic modules for CDC purpose",
        "languages": {
            "SystemVerilog": 12665,
            "Verilog": 10752,
            "Forth": 116
        }
    },
    {
        "name": "FM_Radio",
        "description": "Simple mono FM Radio.",
        "languages": {
            "SystemVerilog": 48268,
            "Verilog": 25320,
            "Shell": 174
        }
    },
    {
        "name": "Saturn_MiSTer",
        "description": "Sega Saturn for MiSTer",
        "languages": {
            "SystemVerilog": 1415179,
            "Verilog": 332039,
            "VHDL": 114059,
            "Tcl": 23848,
            "Batchfile": 672
        }
    },
    {
        "name": "gateware",
        "description": "A collection of little open source FPGA hobby projects",
        "languages": {
            "SystemVerilog": 112918,
            "C": 42427,
            "C++": 14246,
            "Verilog": 11183,
            "Makefile": 10512,
            "Coq": 4469,
            "Assembly": 2777,
            "Tcl": 992,
            "Shell": 925
        }
    },
    {
        "name": "ViT-FPGA-TPU",
        "description": "FPGA based Vision Transformer accelerator (Harvard CS205)",
        "languages": {
            "SystemVerilog": 632131,
            "Verilog": 372229,
            "C++": 133193,
            "Tcl": 103321,
            "C": 41221,
            "Makefile": 14712,
            "Shell": 12895,
            "VHDL": 10606,
            "Python": 9313,
            "CMake": 7322,
            "Pascal": 619
        }
    },
    {
        "name": "eth_vlg",
        "description": null,
        "languages": {
            "SystemVerilog": 293862,
            "C++": 91325,
            "Verilog": 45014,
            "Tcl": 6126,
            "Makefile": 5086
        }
    },
    {
        "name": "virtio",
        "description": "Virtio implementation in SystemVerilog",
        "languages": {
            "SystemVerilog": 23749,
            "CMake": 7836,
            "Python": 5401,
            "Vim Script": 2227
        }
    },
    {
        "name": "openhmc",
        "description": "openHMC - an open source Hybrid Memory Cube Controller",
        "languages": {
            "SystemVerilog": 632770,
            "Verilog": 325586,
            "Forth": 17416,
            "Shell": 15181,
            "C": 5152,
            "Tcl": 1380
        }
    },
    {
        "name": "axi_riscv_atomics",
        "description": "AXI Adapter(s) for RISC-V Atomic Operations",
        "languages": {
            "SystemVerilog": 234868,
            "Stata": 98976,
            "Verilog": 20274,
            "Shell": 1039
        }
    },
    {
        "name": "Async_FIFO_Verification",
        "description": "Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.",
        "languages": {
            "SystemVerilog": 45292,
            "VHDL": 16001
        }
    },
    {
        "name": "ahb2apb-bridge",
        "description": "An  uvm verification env for ahb2apb bridge",
        "languages": {
            "SystemVerilog": 57178,
            "Verilog": 14476,
            "Shell": 7924,
            "Makefile": 1364,
            "Fortran": 639
        }
    },
    {
        "name": "Superscalar-HIT-Core-NSCSCC2020",
        "description": "a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog",
        "languages": {
            "SystemVerilog": 405383,
            "Verilog": 11963
        }
    },
    {
        "name": "amba3-vip",
        "description": "amba3 apb/axi vip",
        "languages": {
            "SystemVerilog": 105763,
            "Python": 4706,
            "Makefile": 4527,
            "C": 3537
        }
    },
    {
        "name": "svreal",
        "description": "Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats",
        "languages": {
            "SystemVerilog": 57414,
            "Python": 39620,
            "Shell": 542
        }
    },
    {
        "name": "croyde-riscv",
        "description": "A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.",
        "languages": {
            "SystemVerilog": 331894,
            "C": 99294,
            "C++": 60017,
            "Verilog": 43600,
            "Assembly": 28560,
            "Makefile": 26216,
            "Shell": 6822,
            "Python": 4315,
            "Tcl": 2028
        }
    },
    {
        "name": "CHIPKIT",
        "description": "CHIPKIT: An agile, reusable open-source framework for rapid test chip development",
        "languages": {
            "SystemVerilog": 120271,
            "Python": 50129,
            "Shell": 385
        }
    },
    {
        "name": "pulp_cluster",
        "description": "The multi-core cluster of a PULP system.",
        "languages": {
            "SystemVerilog": 258255,
            "C++": 9132,
            "Makefile": 3557,
            "Tcl": 1092,
            "Shell": 91
        }
    },
    {
        "name": "altera-pcie",
        "description": "Simple framework for building PCIe-based solutions for Altera FPGAs",
        "languages": {
            "SystemVerilog": 818963,
            "Makefile": 15036,
            "Stata": 9926,
            "C++": 7917,
            "Shell": 5894,
            "Python": 4781,
            "Mathematica": 1470,
            "HTML": 547
        }
    },
    {
        "name": "JSONinSV",
        "description": "JSON lib in Systemverilog",
        "languages": {
            "SystemVerilog": 52087
        }
    },
    {
        "name": "DDR4_controller",
        "description": null,
        "languages": {
            "SystemVerilog": 555030,
            "Stata": 81521,
            "Tcl": 49841,
            "Verilog": 6212,
            "TeX": 5899
        }
    },
    {
        "name": "C128_MiSTer",
        "description": null,
        "languages": {
            "SystemVerilog": 575560,
            "VHDL": 571251,
            "Verilog": 457409,
            "C": 38392,
            "Tcl": 22801,
            "HTML": 12572,
            "Batchfile": 777
        }
    },
    {
        "name": "common_verification",
        "description": "SystemVerilog modules and classes commonly used for verification",
        "languages": {
            "SystemVerilog": 21526,
            "Shell": 1826
        }
    },
    {
        "name": "DeepFreeze",
        "description": null,
        "languages": {
            "SystemVerilog": 66842,
            "Python": 63306,
            "Shell": 2473,
            "Makefile": 758,
            "Forth": 738
        }
    },
    {
        "name": "basics-graphics-music",
        "description": "FPGA exercise for beginners",
        "languages": {
            "SystemVerilog": 1007039,
            "Tcl": 209233,
            "Shell": 206412,
            "Makefile": 13177,
            "Python": 3042,
            "Perl": 1023,
            "Batchfile": 856,
            "Assembly": 593
        }
    },
    {
        "name": "uvm_gen",
        "description": "UVM Generator",
        "languages": {
            "SystemVerilog": 34751,
            "Vim Script": 12908
        }
    },
    {
        "name": "UART",
        "description": "UART design in SV and verification using UVM and SV",
        "languages": {
            "SystemVerilog": 24248
        }
    },
    {
        "name": "ahb3lite_apb_bridge",
        "description": "Parameterised Asynchronous AHB3-Lite to APB4 Bridge.",
        "languages": {
            "SystemVerilog": 17452,
            "HTML": 2960,
            "SCSS": 2137
        }
    },
    {
        "name": "DUA",
        "description": "DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing.",
        "languages": {
            "SystemVerilog": 269610,
            "Stata": 19681,
            "Verilog": 16577,
            "Tcl": 3086
        }
    },
    {
        "name": "labs-with-cva6",
        "description": "Advanced Architecture Labs with CVA6",
        "languages": {
            "SystemVerilog": 34844,
            "Assembly": 11335,
            "Makefile": 3943,
            "Shell": 670,
            "Tcl": 619
        }
    },
    {
        "name": "justctf-2019",
        "description": "justCTF 2019 challenges sources",
        "languages": {
            "SystemVerilog": 1604828,
            "CSS": 351542,
            "Python": 155917,
            "HTML": 104482,
            "Go": 56021,
            "C++": 49920,
            "Shell": 35006,
            "C": 31097,
            "JavaScript": 17703,
            "Dockerfile": 15172,
            "Sage": 9188,
            "PHP": 2417,
            "EJS": 2284,
            "Makefile": 1475,
            "Assembly": 889
        }
    },
    {
        "name": "FDU1.1-NSCSCC",
        "description": "\u590d\u65e6\u5927\u5b66FDU1.1\u961f\u5728\u7b2c\u56db\u5c4a\u201c\u9f99\u82af\u676f\u201d\u7684\u53c2\u8d5b\u4f5c\u54c1",
        "languages": {
            "SystemVerilog": 521328,
            "Verilog": 13221,
            "Tcl": 2135,
            "Shell": 2022,
            "Makefile": 71
        }
    },
    {
        "name": "fpga-virtual-console",
        "description": "VT220-compatible console on Cyclone IV EP4CE55F23I7",
        "languages": {
            "SystemVerilog": 129720,
            "Verilog": 58544
        }
    },
    {
        "name": "sigma_delta_converters",
        "description": "Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components",
        "languages": {
            "SystemVerilog": 36073,
            "Verilog": 14605,
            "Python": 13416,
            "Makefile": 4748
        }
    },
    {
        "name": "aes128-hdl",
        "description": "A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.",
        "languages": {
            "SystemVerilog": 107264,
            "VHDL": 59063,
            "Shell": 3606,
            "Tcl": 1945,
            "Stata": 1286
        }
    },
    {
        "name": "UnarySim",
        "description": "This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top Pick for 2020.",
        "languages": {
            "SystemVerilog": 344255,
            "Python": 232958,
            "Shell": 3218,
            "Tcl": 3109
        }
    },
    {
        "name": "NAND-Flash-Memory-Controller-verification",
        "description": null,
        "languages": {
            "SystemVerilog": 52584,
            "Verilog": 45497,
            "Makefile": 1438
        }
    },
    {
        "name": "uvm",
        "description": null,
        "languages": {
            "SystemVerilog": 4692959,
            "Perl": 1201893,
            "Verilog": 385401,
            "CSS": 66023,
            "JavaScript": 24562,
            "C++": 19300,
            "C": 13020,
            "Shell": 3896,
            "Perl 6": 3111,
            "HTML": 904,
            "Batchfile": 322,
            "Forth": 159,
            "Stata": 128,
            "Makefile": 30
        }
    },
    {
        "name": "nes_ecp5",
        "description": "NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board",
        "languages": {
            "SystemVerilog": 424567,
            "Verilog": 187729,
            "VHDL": 120230,
            "Python": 15936,
            "Makefile": 2991
        }
    },
    {
        "name": "Sampling-Model",
        "description": "Hardware of sampling model",
        "languages": {
            "SystemVerilog": 89559,
            "Verilog": 13722,
            "Coq": 10993,
            "VHDL": 8583
        }
    },
    {
        "name": "i2c_vip",
        "description": "Verification IP for I2C protocol",
        "languages": {
            "SystemVerilog": 51191,
            "Perl": 766
        }
    },
    {
        "name": "OpenC910_Modified",
        "description": "commit rtl and build cosim env",
        "languages": {
            "SystemVerilog": 20909984,
            "Assembly": 647420,
            "C": 139516,
            "Makefile": 23163,
            "Tcl": 21701,
            "C++": 4597,
            "Raku": 3112,
            "Perl": 1167,
            "Shell": 918
        }
    },
    {
        "name": "ddr5_phy",
        "description": "DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision",
        "languages": {
            "SystemVerilog": 319188,
            "Shell": 16627,
            "C": 2711,
            "Forth": 212,
            "Emacs Lisp": 96
        }
    },
    {
        "name": "Hands-on-FPGA-class",
        "description": null,
        "languages": {
            "SystemVerilog": 1318,
            "Makefile": 120
        }
    },
    {
        "name": "uvm_example",
        "description": "This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/",
        "languages": {
            "SystemVerilog": 42773,
            "Verilog": 2528,
            "Makefile": 2327,
            "Stata": 1874,
            "C": 1008,
            "C++": 603,
            "Fortran": 178
        }
    },
    {
        "name": "cva6-softcore-contest",
        "description": "National RISC-V student contest CV32A6",
        "languages": {
            "SystemVerilog": 2067696,
            "C": 2006526,
            "Assembly": 856404,
            "Tcl": 347824,
            "C++": 244456,
            "Python": 164534,
            "Makefile": 96237,
            "Shell": 90206,
            "Stata": 74040,
            "Perl": 20165,
            "M4": 4707,
            "Scala": 3879,
            "Dockerfile": 3189,
            "Batchfile": 791,
            "Csound": 140
        }
    },
    {
        "name": "riscv-iommu",
        "description": "IOMMU IP compliant with the RISC-V IOMMU Specification v1.0",
        "languages": {
            "SystemVerilog": 840610,
            "Makefile": 1676
        }
    },
    {
        "name": "PIEO-Scheduler",
        "description": "A Fast, Scalable and Programmable Packet Scheduler in Hardware",
        "languages": {
            "SystemVerilog": 60542,
            "Verilog": 4103
        }
    },
    {
        "name": "esnet-smartnic-hw",
        "description": "ESnet SmartNIC hardware design repository.",
        "languages": {
            "SystemVerilog": 424532,
            "Makefile": 146635,
            "Tcl": 27420,
            "Python": 20968,
            "Jinja": 12114,
            "P4": 4598,
            "C++": 904,
            "Verilog": 400,
            "Shell": 334,
            "RobotFramework": 179
        }
    },
    {
        "name": "pzbcm",
        "description": "Basic Common Modules",
        "languages": {
            "SystemVerilog": 589324,
            "Ruby": 21470
        }
    },
    {
        "name": "intel-training-modules",
        "description": null,
        "languages": {
            "SystemVerilog": 603510,
            "C++": 304984,
            "Tcl": 198994,
            "VHDL": 158786,
            "Shell": 121522,
            "Makefile": 83313,
            "HTML": 32372,
            "Verilog": 9060,
            "C": 6282
        }
    },
    {
        "name": "pp-sp-reference-design",
        "description": null,
        "languages": {
            "SystemVerilog": 150848,
            "C": 76868,
            "Makefile": 65019,
            "Tcl": 17007
        }
    },
    {
        "name": "Sirius",
        "description": "Asymmetric dual issue in-order microprocessor.",
        "languages": {
            "SystemVerilog": 197456,
            "Verilog": 4338
        }
    },
    {
        "name": "fpga_fast_serial_sort",
        "description": " a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially",
        "languages": {
            "SystemVerilog": 12521,
            "Arduino": 1983,
            "Makefile": 882
        }
    },
    {
        "name": "easyUVM",
        "description": "A simple UVM example with DPI ",
        "languages": {
            "SystemVerilog": 15996,
            "Makefile": 390,
            "C++": 90
        }
    },
    {
        "name": "apb-uart-uvm-env",
        "description": null,
        "languages": {
            "SystemVerilog": 121958,
            "Emacs Lisp": 15345,
            "Makefile": 1158,
            "Forth": 167
        }
    },
    {
        "name": "systemverilog-design-patterns",
        "description": null,
        "languages": {
            "SystemVerilog": 42531,
            "Shell": 5732
        }
    },
    {
        "name": "UVM-APB_RAL",
        "description": "This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.",
        "languages": {
            "SystemVerilog": 19996,
            "Makefile": 755,
            "Tcl": 100
        }
    },
    {
        "name": "100-Days-of-RTL-code",
        "description": null,
        "languages": {
            "SystemVerilog": 62663,
            "Verilog": 40972
        }
    },
    {
        "name": "custom_uvm_report_server",
        "description": "Customized UVM Report Server",
        "languages": {
            "SystemVerilog": 36346,
            "Tcl": 2324,
            "nesC": 993,
            "Makefile": 776
        }
    },
    {
        "name": "openfpga-pokemonmini",
        "description": null,
        "languages": {
            "SystemVerilog": 207680,
            "Verilog": 119710,
            "Tcl": 32445,
            "Shell": 25557,
            "VHDL": 6462,
            "Fortran": 29
        }
    },
    {
        "name": "ahb3_uvm_tb",
        "description": "AMBA 3 AHB UVM TB",
        "languages": {
            "SystemVerilog": 42333
        }
    },
    {
        "name": "Pathsy",
        "description": "Simple Path Tracer on an FPGA",
        "languages": {
            "SystemVerilog": 110253,
            "C++": 18690,
            "Makefile": 95
        }
    },
    {
        "name": "AES",
        "description": "Advanced Encryption Standard (AES) SystemVerilog Core",
        "languages": {
            "SystemVerilog": 20445,
            "C": 13483,
            "Python": 3703,
            "Makefile": 3578
        }
    },
    {
        "name": "SNN-FPGA",
        "description": "Spiking Neural Network RTL Implementation",
        "languages": {
            "SystemVerilog": 11566
        }
    },
    {
        "name": "openfpga-spacerace",
        "description": "FPGA implementation of Arcade Space Race (Atari, 1973) for Analogue Pocket.",
        "languages": {
            "SystemVerilog": 114179,
            "Verilog": 104872,
            "Tcl": 32445,
            "Shell": 25557,
            "Batchfile": 197,
            "Fortran": 29
        }
    },
    {
        "name": "sv-1800-2012",
        "description": "IEEE Std 1800\u2122-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definition for VS Code",
        "languages": {
            "SystemVerilog": 82603
        }
    },
    {
        "name": "example_uvm",
        "description": "UVM\u5b9e\u6218\u968f\u4e66\u6e90\u7801",
        "languages": {
            "SystemVerilog": 7291845,
            "JavaScript": 29370,
            "Perl": 27752,
            "C": 26088,
            "CSS": 22919,
            "C++": 14356,
            "Verilog": 3426,
            "Shell": 1670,
            "Stata": 78
        }
    },
    {
        "name": "plic",
        "description": "Platform Level Interrupt Controller",
        "languages": {
            "SystemVerilog": 117252,
            "Makefile": 5419,
            "HTML": 2947,
            "SCSS": 2137
        }
    },
    {
        "name": "FPGA-OS",
        "description": null,
        "languages": {
            "SystemVerilog": 7675641,
            "Verilog": 6705662,
            "Tcl": 1496056,
            "C++": 972596,
            "C": 535343,
            "VHDL": 48253,
            "Python": 47895,
            "Makefile": 41938,
            "Shell": 41591
        }
    },
    {
        "name": "axi_dma",
        "description": "General Purpose AXI Direct Memory Access",
        "languages": {
            "SystemVerilog": 83658,
            "Python": 56855,
            "Verilog": 34709,
            "C": 5087,
            "Dockerfile": 1327,
            "Makefile": 871
        }
    },
    {
        "name": "sv_image",
        "description": "Reusable image processing modules in SystemVerilog",
        "languages": {
            "SystemVerilog": 44935
        }
    },
    {
        "name": "fpga-flight-controller",
        "description": "Final project for CS 429H (computer architecture), fall freshman year. Built over the course of 2 weeks.",
        "languages": {
            "SystemVerilog": 19736
        }
    },
    {
        "name": "PDPU",
        "description": "PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications",
        "languages": {
            "SystemVerilog": 61966
        }
    },
    {
        "name": "usb20dev",
        "description": "USB 2.0 FS Device controller IP core written in SystemVerilog",
        "languages": {
            "SystemVerilog": 52318,
            "Shell": 5567,
            "Tcl": 651
        }
    },
    {
        "name": "zedboard_axi4_master_burst_example",
        "description": "Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)",
        "languages": {
            "SystemVerilog": 14537
        }
    },
    {
        "name": "axi_mem_if",
        "description": "Simple single-port AXI memory interface",
        "languages": {
            "SystemVerilog": 67542
        }
    },
    {
        "name": "DDR4Sim",
        "description": "DDR4 Simulation Project in System Verilog",
        "languages": {
            "SystemVerilog": 96251,
            "Stata": 5330,
            "C++": 4418
        }
    },
    {
        "name": "cv-hpdcache",
        "description": "RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores",
        "languages": {
            "SystemVerilog": 471145
        }
    },
    {
        "name": "AMBA_AXI3",
        "description": "System Verilog and Emulation. Written all the five channels.",
        "languages": {
            "SystemVerilog": 213332,
            "Stata": 7486,
            "Makefile": 1021
        }
    },
    {
        "name": "AES",
        "description": "Open Source AES",
        "languages": {
            "SystemVerilog": 119708,
            "Python": 64450,
            "Stata": 32910
        }
    },
    {
        "name": "USBCore",
        "description": "USB Full-Speed/Hi-Speed Device Controller core for FPGA",
        "languages": {
            "SystemVerilog": 19763,
            "C": 4905,
            "CMake": 918,
            "Tcl": 605
        }
    },
    {
        "name": "XS-Verilog-Library",
        "description": null,
        "languages": {
            "SystemVerilog": 680153,
            "Stata": 133857
        }
    },
    {
        "name": "SPI-Interface",
        "description": "UVM Testbench to verify serial transmission of data between SPI master and slave",
        "languages": {
            "SystemVerilog": 14295,
            "Verilog": 3549
        }
    },
    {
        "name": "ZX_Spectrum-128K_MIST",
        "description": "ZX Spectrum 128K for MIST Board",
        "languages": {
            "SystemVerilog": 163802,
            "Verilog": 77278,
            "VHDL": 18263,
            "Coq": 5986,
            "C++": 1514,
            "Tcl": 1407,
            "Makefile": 937,
            "Batchfile": 266
        }
    },
    {
        "name": "fpu",
        "description": null,
        "languages": {
            "SystemVerilog": 272807
        }
    },
    {
        "name": "anycore-riscv-src",
        "description": "The RTL source for AnyCore RISC-V",
        "languages": {
            "SystemVerilog": 5443761,
            "Verilog": 123512
        }
    },
    {
        "name": "tarsier",
        "description": null,
        "languages": {
            "SystemVerilog": 1020017,
            "Stata": 58711
        }
    },
    {
        "name": "UVM",
        "description": "Mirror of the Universal Verification Methodology from sourceforge",
        "languages": {
            "SystemVerilog": 4692959,
            "Perl": 1207243,
            "Verilog": 385401,
            "CSS": 66023,
            "JavaScript": 24562,
            "C++": 19300,
            "C": 13020,
            "Shell": 7729,
            "Fortran": 159,
            "Stata": 128
        }
    },
    {
        "name": "proto245",
        "description": "\ud83d\udd34 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)",
        "languages": {
            "SystemVerilog": 61133,
            "Python": 12381
        }
    },
    {
        "name": "GPCore",
        "description": "This is the base repo for our graduation project in AlexU 21",
        "languages": {
            "SystemVerilog": 218435,
            "Shell": 5855,
            "Python": 809,
            "Fortran": 415
        }
    },
    {
        "name": "tech_cells_generic",
        "description": "Technology dependent cells instantiated in the design for generic process (simulation, FPGA)",
        "languages": {
            "SystemVerilog": 59984,
            "Shell": 3208,
            "Tcl": 2987
        }
    },
    {
        "name": "fpga-ethernet-udp",
        "description": "An HDL design for sending data over Ethernet",
        "languages": {
            "SystemVerilog": 48863,
            "Rust": 17723,
            "Tcl": 9711
        }
    },
    {
        "name": "nanoFOX",
        "description": "A small RISC-V core (SystemVerilog)",
        "languages": {
            "SystemVerilog": 266340,
            "Assembly": 16170,
            "C": 11623,
            "Makefile": 10228,
            "Python": 7604,
            "Tcl": 3113
        }
    },
    {
        "name": "CDIM",
        "description": "CQU Dual Issue Machine",
        "languages": {
            "SystemVerilog": 249461,
            "TeX": 85115,
            "Verilog": 21783
        }
    },
    {
        "name": "ahb2apb_bridge_vip",
        "description": "AHB to APB Bridge VIP",
        "languages": {
            "SystemVerilog": 39271
        }
    },
    {
        "name": "wd65c02",
        "description": "Cycle accurate FPGA implementation of various 6502 CPU variants",
        "languages": {
            "SystemVerilog": 98384
        }
    },
    {
        "name": "fpga_practice",
        "description": null,
        "languages": {
            "SystemVerilog": 6587342,
            "Verilog": 6488668,
            "Stata": 153811,
            "Fortran": 28971,
            "VHDL": 28374,
            "Forth": 5770,
            "Tcl": 2561,
            "Makefile": 1108,
            "Batchfile": 31
        }
    },
    {
        "name": "uvm_debug",
        "description": "UVM interactive debug library",
        "languages": {
            "SystemVerilog": 317511,
            "Verilog": 3426,
            "C": 3021,
            "Batchfile": 1138,
            "Shell": 343,
            "Stata": 64
        }
    },
    {
        "name": "ava-core",
        "description": "A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)",
        "languages": {
            "SystemVerilog": 99673,
            "C": 2071
        }
    },
    {
        "name": "combinational-bnn",
        "description": "System Verilog code describing a fully combinational binarized neural network.",
        "languages": {
            "SystemVerilog": 1045806,
            "Stata": 3402,
            "Shell": 1095,
            "Tcl": 453,
            "Makefile": 336
        }
    },
    {
        "name": "axi_vip_demo",
        "description": "Xilinx AXI VIP example of use",
        "languages": {
            "SystemVerilog": 886533,
            "Verilog": 13173,
            "Shell": 1660
        }
    },
    {
        "name": "micro-besm",
        "description": "Replica of micro-BESM computer",
        "languages": {
            "SystemVerilog": 1884085,
            "VHDL": 1351569,
            "Coq": 706770,
            "C": 474645,
            "Assembly": 469038,
            "Makefile": 53145,
            "Python": 39752,
            "Yacc": 27033,
            "PHP": 11813,
            "Shell": 1546,
            "C++": 160
        }
    },
    {
        "name": "RFNoC-HLS-ATSC-RX",
        "description": null,
        "languages": {
            "SystemVerilog": 8867247,
            "C++": 481035,
            "Python": 437712,
            "C": 135786,
            "Verilog": 113265,
            "CMake": 92326,
            "Makefile": 65992,
            "Tcl": 1370,
            "PHP": 345
        }
    },
    {
        "name": "cv32e41p",
        "description": "4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions",
        "languages": {
            "SystemVerilog": 783189,
            "C": 57893,
            "Tcl": 14112,
            "Python": 12095,
            "Shell": 11406,
            "Makefile": 11074,
            "Assembly": 9693,
            "Emacs Lisp": 422
        }
    },
    {
        "name": "100daysofRTL",
        "description": "100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field.",
        "languages": {
            "SystemVerilog": 51515
        }
    },
    {
        "name": "AtariST_MiSTer",
        "description": "Atari ST/STe for MiSTer",
        "languages": {
            "SystemVerilog": 484017,
            "Verilog": 458359,
            "VHDL": 204657,
            "SWIG": 69842,
            "Assembly": 58634,
            "Tcl": 24757,
            "Batchfile": 627
        }
    },
    {
        "name": "100DaysofRTL",
        "description": "100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Counter, Mux using case, JK flip flop, T flip flop, positive edge detection, Priority encoder, Barrel shifter, Signed Magnitude adder, Free Running Counter, Mod-m Counter, Edge Detector mealy Moore",
        "languages": {
            "SystemVerilog": 50487,
            "Makefile": 24105
        }
    },
    {
        "name": "my_verilog_projects",
        "description": "\u6570\u5b57IC\u79cb\u62db\u9879\u76ee\u3001\u624b\u6495\u4ee3\u7801",
        "languages": {
            "SystemVerilog": 15378,
            "Verilog": 6690,
            "Stata": 1872,
            "Batchfile": 166,
            "Forth": 85,
            "Fortran": 21
        }
    },
    {
        "name": "10g-low-latency-ethernet",
        "description": "10G Low Latency Ethernet",
        "languages": {
            "SystemVerilog": 103181,
            "Verilog": 69876,
            "Python": 55009,
            "Tcl": 10618,
            "Makefile": 6728,
            "Jupyter Notebook": 5424,
            "Shell": 760
        }
    },
    {
        "name": "tot6502",
        "description": null,
        "languages": {
            "SystemVerilog": 24438
        }
    },
    {
        "name": "second_edition",
        "description": "Code for the second edition of Advanced UVM.",
        "languages": {
            "SystemVerilog": 5174562,
            "C": 59092,
            "C++": 15682,
            "Python": 5321,
            "Makefile": 3260
        }
    },
    {
        "name": "fpga-guitar-pedal",
        "description": "FPGA based guitar effect station.",
        "languages": {
            "SystemVerilog": 176394,
            "HTML": 16324,
            "Verilog": 10391,
            "Coq": 10083,
            "VHDL": 6504,
            "Python": 5950,
            "Makefile": 3450,
            "Tcl": 1210
        }
    },
    {
        "name": "snitch_cluster",
        "description": "An energy-efficient RISC-V floating-point compute cluster.",
        "languages": {
            "SystemVerilog": 1410860,
            "C": 976130,
            "Python": 250749,
            "C++": 76974,
            "Makefile": 52117,
            "Tcl": 40287,
            "Smarty": 20591,
            "Assembly": 12230,
            "Shell": 8737,
            "Dockerfile": 6679,
            "CMake": 761,
            "sed": 451
        }
    },
    {
        "name": "MPSoC-DV",
        "description": "Multi-Processor System on Chip verified with UVM/OSVVM/FV",
        "languages": {
            "SystemVerilog": 10777988,
            "Shell": 1903009,
            "VHDL": 1635061,
            "Makefile": 1185554,
            "Rust": 689833,
            "Batchfile": 526674,
            "C": 452558,
            "Ada": 436560,
            "C++": 389788,
            "Go": 270690,
            "Python": 249840,
            "Java": 235440,
            "Tcl": 209624,
            "Filebench WML": 142584,
            "Objective-C": 44650,
            "MATLAB": 43668,
            "Stata": 504
        }
    },
    {
        "name": "soff-hardware-opae",
        "description": null,
        "languages": {
            "SystemVerilog": 2653879,
            "C++": 437298,
            "C": 347526,
            "Verilog": 206803,
            "Shell": 69556,
            "Tcl": 63788,
            "Coq": 41625,
            "CMake": 30186,
            "Python": 27668,
            "Makefile": 22331,
            "Gnuplot": 14377
        }
    },
    {
        "name": "HardwareModules",
        "description": "A collection of portable hardware modules",
        "languages": {
            "SystemVerilog": 107845,
            "Verilog": 25987,
            "Arduino": 11658
        }
    },
    {
        "name": "axi-bfm",
        "description": "AXI3 Bus Functional Models (Initiator & Target) ",
        "languages": {
            "SystemVerilog": 17176
        }
    },
    {
        "name": "yuu_apb",
        "description": "UVM APB VIP, part of AMBA3&AMBA4 feature supported",
        "languages": {
            "SystemVerilog": 92209,
            "Forth": 1747,
            "Makefile": 367
        }
    },
    {
        "name": "axi_vip_master",
        "description": "Sample UVM code for axi ram dut",
        "languages": {
            "SystemVerilog": 32281
        }
    },
    {
        "name": "mil1553-spi",
        "description": "MIL-STD-1553 <-> SPI bridge",
        "languages": {
            "SystemVerilog": 131755,
            "C#": 45600,
            "Verilog": 34385,
            "Batchfile": 255
        }
    },
    {
        "name": "jtag_dpi",
        "description": "JTAG DPI module for SystemVerilog RTL simulations",
        "languages": {
            "SystemVerilog": 4581,
            "C": 3573
        }
    },
    {
        "name": "sdio_linux_fpga",
        "description": "Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)",
        "languages": {
            "SystemVerilog": 68813,
            "C++": 45385,
            "Verilog": 34700,
            "C": 18676,
            "Makefile": 5776,
            "Mathematica": 398,
            "Shell": 43
        }
    },
    {
        "name": "verilog-sid-mos6581",
        "description": "MOS6581 SID chip emulator in SystemVerilog",
        "languages": {
            "SystemVerilog": 28018
        }
    },
    {
        "name": "ahb_sramc",
        "description": "ahb scram controller, design and verification",
        "languages": {
            "SystemVerilog": 9494
        }
    },
    {
        "name": "csi2_rx",
        "description": "MIPI CSI-2 RX",
        "languages": {
            "SystemVerilog": 114028,
            "Tcl": 46162,
            "MATLAB": 1738,
            "Stata": 1046,
            "Makefile": 583
        }
    },
    {
        "name": "fpga-webinar-2020",
        "description": null,
        "languages": {
            "SystemVerilog": 34912,
            "Python": 915,
            "Stata": 608
        }
    },
    {
        "name": "UVMCourse",
        "description": "Structured UVM Course",
        "languages": {
            "SystemVerilog": 208443,
            "Makefile": 16782
        }
    },
    {
        "name": "uvm-components",
        "description": "Contains commonly used UVM components (agents, environments and tests).",
        "languages": {
            "SystemVerilog": 307846,
            "C++": 14537,
            "Stata": 7278,
            "C": 3665
        }
    },
    {
        "name": "axi4_avip",
        "description": "Development of AXI4 Accelerated VIP",
        "languages": {
            "SystemVerilog": 1063869,
            "Makefile": 14117,
            "Forth": 1448,
            "Python": 1113,
            "Tcl": 94
        }
    },
    {
        "name": "UVM_Verification",
        "description": "Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence",
        "languages": {
            "SystemVerilog": 42570,
            "Verilog": 17863,
            "C": 6524
        }
    },
    {
        "name": "SystemVerilog-Bitmap-Library-AXI-Image-VIP",
        "description": "Bitmap Processing Library & AXI-Stream Video Image VIP",
        "languages": {
            "SystemVerilog": 21485
        }
    },
    {
        "name": "riscv-multi-core-lotr",
        "description": "RISCV core RV32I/E.4 threads in a ring architecture  ",
        "languages": {
            "SystemVerilog": 776904,
            "Verilog": 439465,
            "C": 91601,
            "Python": 44550,
            "HTML": 7412,
            "Forth": 5402,
            "C++": 1523,
            "Tcl": 1257,
            "VHDL": 1191,
            "Assembly": 855,
            "Shell": 466
        }
    },
    {
        "name": "SVA-AXI4-FVIP",
        "description": "YosysHQ SVA AXI Properties",
        "languages": {
            "SystemVerilog": 341848,
            "Verilog": 180614,
            "VHDL": 4119,
            "Scala": 2090,
            "Tcl": 2002,
            "SMT": 56
        }
    },
    {
        "name": "rtl-fuzz-lab",
        "description": "A Modular Open-Source Hardware Fuzzing Framework",
        "languages": {
            "SystemVerilog": 266570,
            "Verilog": 131230,
            "Scala": 94873,
            "Python": 25185,
            "C": 9530,
            "Shell": 227,
            "Makefile": 90
        }
    },
    {
        "name": "yamm",
        "description": "YAMM package repository",
        "languages": {
            "SystemVerilog": 78319,
            "C++": 67750,
            "Shell": 5675,
            "Makefile": 1370
        }
    },
    {
        "name": "SystemVerilog_Design_Verification",
        "description": "Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog",
        "languages": {
            "SystemVerilog": 22628
        }
    },
    {
        "name": "LimeADPD",
        "description": "Lime Adaptive Digital Predistortion",
        "languages": {
            "SystemVerilog": 4062757,
            "Verilog": 3989934,
            "VHDL": 3831754,
            "C": 1083060,
            "Tcl": 584275,
            "V": 164591,
            "Makefile": 126879,
            "Shell": 117731,
            "Assembly": 81221,
            "Stata": 61727,
            "Fortran": 5856,
            "HTML": 3774,
            "GDB": 2054
        }
    },
    {
        "name": "uvm-core",
        "description": null,
        "languages": {
            "SystemVerilog": 2862137,
            "C": 117367,
            "C++": 13697
        }
    },
    {
        "name": "nerv",
        "description": "Naive Educational RISC-V -- A simple single-stage RV32I processor",
        "languages": {
            "SystemVerilog": 23828,
            "Python": 2195,
            "Assembly": 1922,
            "Shell": 1704,
            "Makefile": 1645,
            "C": 1052
        }
    },
    {
        "name": "DRIM-S",
        "description": "DUTH RISC-V Superscalar Microprocessor",
        "languages": {
            "SystemVerilog": 611159,
            "Stata": 98937,
            "C": 10795,
            "Forth": 2203,
            "Assembly": 340
        }
    },
    {
        "name": "nim-systemverilog-dpic",
        "description": "Using Nim to interface with SystemVerilog test benches via DPI-C",
        "languages": {
            "SystemVerilog": 105501,
            "Nim": 94268,
            "C": 51417,
            "Makefile": 22370,
            "Verilog": 19854,
            "Roff": 6171,
            "Perl": 2017,
            "C++": 1397,
            "MATLAB": 1319,
            "HTML": 595,
            "Shell": 346
        }
    },
    {
        "name": "JetStream-hardware",
        "description": null,
        "languages": {
            "SystemVerilog": 144119,
            "Tcl": 423
        }
    },
    {
        "name": "FPGA_Gameboy_Watch",
        "description": "Full gameboy and gameboy color Verilog Implenentation",
        "languages": {
            "SystemVerilog": 194745,
            "Verilog": 183282,
            "C#": 15156,
            "Assembly": 4466,
            "Scheme": 374,
            "Batchfile": 156,
            "Forth": 27
        }
    },
    {
        "name": "system-verilog-patterns",
        "description": "SystemVerilog Design Patterns",
        "languages": {
            "SystemVerilog": 30355,
            "Python": 2639,
            "Forth": 1958
        }
    },
    {
        "name": "apb_avip",
        "description": "ABP Accelerated VIP",
        "languages": {
            "SystemVerilog": 208768,
            "Makefile": 14178,
            "Fortran": 1198,
            "Python": 1113,
            "Tcl": 94
        }
    },
    {
        "name": "MPSoC-NoC",
        "description": "Network on Chip for MPSoC",
        "languages": {
            "SystemVerilog": 7489403,
            "Shell": 2352044,
            "Batchfile": 1624218,
            "Makefile": 1521181,
            "VHDL": 695091,
            "Filebench WML": 246829,
            "Rust": 238518,
            "C": 236108,
            "C++": 174951,
            "Tcl": 159596,
            "Ada": 159432,
            "Java": 143844,
            "Assembly": 118962,
            "Go": 108276,
            "Python": 99936,
            "Objective-C": 44650,
            "MATLAB": 43668,
            "Forth": 30850,
            "GAP": 11576,
            "Stata": 1008
        }
    },
    {
        "name": "sv_csv_parser",
        "description": "A CSV file parser, written in SystemVerilog",
        "languages": {
            "SystemVerilog": 33782,
            "Shell": 833
        }
    },
    {
        "name": "basic_cache_core",
        "description": null,
        "languages": {
            "SystemVerilog": 17209,
            "Stata": 970,
            "Batchfile": 905
        }
    },
    {
        "name": "zynq-parrot",
        "description": "BlackParrot on Zynq",
        "languages": {
            "SystemVerilog": 263626,
            "C++": 134928,
            "Tcl": 77053,
            "Verilog": 62109,
            "Makefile": 55712,
            "C": 3479,
            "Shell": 2235
        }
    },
    {
        "name": "virtio-fpga",
        "description": "A platform for emulating Virtio devices with FPGAs",
        "languages": {
            "SystemVerilog": 417984,
            "Tcl": 100564,
            "Verilog": 76212,
            "C": 11815,
            "Shell": 1621,
            "Makefile": 604,
            "Pascal": 284
        }
    },
    {
        "name": "virtio-fpga-bridge",
        "description": "Virtio front-end and back-end bridge, implemented with FPGA.",
        "languages": {
            "SystemVerilog": 143123,
            "Tcl": 87989,
            "C": 11834,
            "Verilog": 8892,
            "Shell": 7437,
            "Coq": 7129,
            "Makefile": 604,
            "Pascal": 284
        }
    },
    {
        "name": "NekoIchi",
        "description": "A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board",
        "languages": {
            "SystemVerilog": 130029,
            "VHDL": 16139,
            "Pascal": 335
        }
    },
    {
        "name": "systemverilog-homework",
        "description": "SystemVerilog language-oriented exercises",
        "languages": {
            "SystemVerilog": 274495,
            "Shell": 35918,
            "Tcl": 34530,
            "Batchfile": 25282,
            "Assembly": 2738
        }
    },
    {
        "name": "de10lite-hdl",
        "description": "Verilog for interacting with components of the DE10-Lite board.",
        "languages": {
            "SystemVerilog": 69769,
            "Verilog": 16954,
            "Tcl": 15006,
            "Julia": 8475,
            "Makefile": 244
        }
    },
    {
        "name": "stream-ebpc",
        "description": "Provides the hardware code for the paper \"EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators\" by Lukas Cavigelli, Georg Rutishauser, Luca Benini.",
        "languages": {
            "SystemVerilog": 102640,
            "Python": 99305,
            "Stata": 68853,
            "Tcl": 8962,
            "Makefile": 5742,
            "Shell": 2768
        }
    },
    {
        "name": "spi_avip",
        "description": "SPI protocol Accelerated VIP ",
        "languages": {
            "SystemVerilog": 60915,
            "Makefile": 2444
        }
    },
    {
        "name": "mipi-ccs",
        "description": "Control a MIPI Camera over I2C",
        "languages": {
            "SystemVerilog": 21514,
            "Python": 435,
            "Stata": 216
        }
    },
    {
        "name": "RISC_VERIF_DEMO_0",
        "description": "a very simple risc_cpu verification demo with uvm",
        "languages": {
            "SystemVerilog": 73595,
            "Verilog": 15898,
            "Makefile": 1405
        }
    },
    {
        "name": "FPGA-Video-Processing",
        "description": "Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA",
        "languages": {
            "SystemVerilog": 163923,
            "Verilog": 159551,
            "VHDL": 9058
        }
    },
    {
        "name": "tiny5",
        "description": "RISC-V Processor Implementation (RV32IM, TileLink-UL)",
        "languages": {
            "SystemVerilog": 61627,
            "Stata": 7189,
            "C": 4596,
            "Makefile": 3858,
            "C++": 3197,
            "Assembly": 361
        }
    },
    {
        "name": "riscv-aia",
        "description": "AIA IP compliant with the RISC-V AIA spec",
        "languages": {
            "SystemVerilog": 287066,
            "Python": 147010,
            "Makefile": 16727
        }
    },
    {
        "name": "azadi-soc",
        "description": "Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.",
        "languages": {
            "SystemVerilog": 2456599,
            "Python": 1513481,
            "D": 773247,
            "Verilog": 673323,
            "C": 218274,
            "Makefile": 91924,
            "Tcl": 81821,
            "C++": 62341,
            "Assembly": 59552,
            "Shell": 31221,
            "Filebench WML": 19459,
            "Stata": 8936,
            "Batchfile": 2381,
            "Forth": 2001,
            "Jinja": 1708,
            "Emacs Lisp": 350
        }
    },
    {
        "name": "ivl_uvm",
        "description": "Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.",
        "languages": {
            "SystemVerilog": 515705,
            "Verilog": 256451,
            "C": 49994,
            "Makefile": 4531,
            "Python": 925,
            "Shell": 27,
            "Forth": 21
        }
    },
    {
        "name": "uvm_sin_cos_table",
        "description": "Contains source code for sin/cos table verification using UVM",
        "languages": {
            "SystemVerilog": 15304,
            "VHDL": 6829,
            "Tcl": 1121,
            "Makefile": 501
        }
    },
    {
        "name": "ExtremeDV_UVM",
        "description": "UVM resource from github, run simulation use YASAsim flow",
        "languages": {
            "SystemVerilog": 473218,
            "Verilog": 166689,
            "Coq": 28190,
            "Python": 4694,
            "Shell": 4051,
            "Forth": 722
        }
    },
    {
        "name": "AXI-DMA-master-verification",
        "description": null,
        "languages": {
            "SystemVerilog": 131414,
            "Shell": 616
        }
    },
    {
        "name": "SoC-DV",
        "description": "System on Chip verified with UVM/OSVVM/FV",
        "languages": {
            "SystemVerilog": 10777988,
            "Shell": 1902995,
            "VHDL": 1635061,
            "Makefile": 1185554,
            "Rust": 689833,
            "Batchfile": 526674,
            "C": 452558,
            "Ada": 436560,
            "C++": 389788,
            "Go": 270690,
            "Python": 249840,
            "Java": 235440,
            "Tcl": 209624,
            "Filebench WML": 142584,
            "Objective-C": 44650,
            "MATLAB": 43668,
            "Stata": 504
        }
    },
    {
        "name": "uart2bustestbench",
        "description": "UVM Verification IP to uart2bus IP. ",
        "languages": {
            "SystemVerilog": 2709536,
            "C": 45904,
            "Verilog": 33495,
            "C++": 9439,
            "Shell": 3474,
            "Stata": 1525
        }
    },
    {
        "name": "uvm_tb_cross_bar",
        "description": "SystemVerilog UVM testbench example",
        "languages": {
            "SystemVerilog": 47238,
            "Perl": 4190,
            "Tcl": 4050,
            "Makefile": 3408,
            "Stata": 2532,
            "Emacs Lisp": 1316,
            "Shell": 74
        }
    },
    {
        "name": "clint",
        "description": "RISC-V Core Local Interrupt Controller (CLINT)",
        "languages": {
            "SystemVerilog": 21534,
            "Smarty": 6615,
            "Makefile": 2003,
            "Shell": 1103,
            "Python": 1036
        }
    },
    {
        "name": "pfr-wilson-city",
        "description": null,
        "languages": {
            "SystemVerilog": 966386,
            "C++": 822654,
            "Verilog": 654365,
            "C": 400421,
            "Tcl": 128458,
            "Makefile": 110561,
            "Shell": 25850,
            "Fortran": 67
        }
    },
    {
        "name": "hardware",
        "description": "Low level arithmetic primitives in RTL",
        "languages": {
            "SystemVerilog": 92969,
            "Shell": 1029
        }
    },
    {
        "name": "SSRL_work",
        "description": "work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework",
        "languages": {
            "SystemVerilog": 24300796,
            "Verilog": 12159923,
            "HTML": 8989724,
            "Python": 137776,
            "JavaScript": 71578,
            "Tcl": 59314,
            "Forth": 21748,
            "CSS": 17008,
            "Shell": 11277,
            "Fortran": 8562,
            "Makefile": 2877,
            "Filebench WML": 256
        }
    },
    {
        "name": "cortex-m0-soft-microcontroller",
        "description": "Soft-microcontroller implementation of an ARM Cortex-M0",
        "languages": {
            "SystemVerilog": 69154,
            "VHDL": 49211,
            "Python": 5709,
            "Tcl": 860
        }
    },
    {
        "name": "aib-protocols",
        "description": null,
        "languages": {
            "SystemVerilog": 12043613,
            "Python": 911944,
            "Verilog": 655614,
            "Makefile": 86678,
            "Fortran": 68590,
            "C++": 67015,
            "Shell": 63138,
            "Perl": 22430,
            "SourcePawn": 18268,
            "Tcl": 8058,
            "Forth": 7890,
            "Pascal": 6353,
            "Filebench WML": 3496,
            "Batchfile": 107
        }
    },
    {
        "name": "Gaia",
        "description": "Generate UVM testbench framework template files with Python 3",
        "languages": {
            "SystemVerilog": 16468,
            "Python": 4317,
            "Tcl": 380,
            "Filebench WML": 75
        }
    },
    {
        "name": "axi4_avip",
        "description": null,
        "languages": {
            "SystemVerilog": 1225424,
            "Makefile": 14344,
            "Forth": 1448,
            "Python": 1113,
            "Tcl": 94
        }
    },
    {
        "name": "uvm_auto",
        "description": "uvm auto generator",
        "languages": {
            "SystemVerilog": 5989,
            "Python": 1910
        }
    },
    {
        "name": "DDR5_PHY_WriteOperation",
        "description": null,
        "languages": {
            "SystemVerilog": 234358,
            "Tcl": 37942
        }
    },
    {
        "name": "verilog-format",
        "description": "A naive verilog/systemverilog formatter",
        "languages": {
            "SystemVerilog": 88254,
            "Rust": 12360
        }
    },
    {
        "name": "risc-v-single-cycle",
        "description": "A Single Cycle Risc-V 32 bit CPU",
        "languages": {
            "SystemVerilog": 20483,
            "Tcl": 2398,
            "Assembly": 750
        }
    },
    {
        "name": "Tiny_But_Mighty_I2C_Master_Verilog",
        "description": "I2C Master Verilog module",
        "languages": {
            "SystemVerilog": 34501,
            "Verilog": 12243,
            "Stata": 4366
        }
    },
    {
        "name": "libsv",
        "description": "An open source, parameterized SystemVerilog digital hardware IP library",
        "languages": {
            "SystemVerilog": 395339,
            "Python": 52425,
            "Dockerfile": 2026
        }
    },
    {
        "name": "digital_ic_verification",
        "description": "\u6570\u5b57IC\u9a8c\u8bc1\u6848\u4f8b\uff08SV and UVM\uff09",
        "languages": {
            "SystemVerilog": 189439,
            "Makefile": 3125,
            "Verilog": 638
        }
    },
    {
        "name": "mil-std-1553b-soc",
        "description": "development interface mil-std-1553b for system on chip",
        "languages": {
            "SystemVerilog": 72822,
            "C#": 45600,
            "Verilog": 40397,
            "Batchfile": 255
        }
    },
    {
        "name": "evsoc",
        "description": "This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.",
        "languages": {
            "SystemVerilog": 58878266,
            "C": 12495842,
            "Verilog": 3190931,
            "Tcl": 249240,
            "Python": 35481,
            "Stata": 20741,
            "Makefile": 15736,
            "Shell": 882
        }
    },
    {
        "name": "adapter",
        "description": "An FPGA-based NetTLP adapter ",
        "languages": {
            "SystemVerilog": 128910,
            "Verilog": 36526,
            "Tcl": 21531,
            "Makefile": 10017,
            "C++": 9059,
            "Shell": 5739
        }
    },
    {
        "name": "dragonphy2",
        "description": "Open Source PHY v2",
        "languages": {
            "SystemVerilog": 820622,
            "Tcl": 625896,
            "Python": 417024,
            "Shell": 20859,
            "C": 20087,
            "Makefile": 3909,
            "Verilog": 1132,
            "Forth": 147,
            "Batchfile": 116
        }
    },
    {
        "name": "tue",
        "description": "Useful UVM extensions",
        "languages": {
            "SystemVerilog": 127489,
            "Ruby": 53,
            "Forth": 51
        }
    },
    {
        "name": "pito_riscv",
        "description": "A Barrel design of RV32I",
        "languages": {
            "SystemVerilog": 222843,
            "Assembly": 195242,
            "Python": 94672,
            "Tcl": 80853,
            "C": 42343,
            "Makefile": 15645,
            "Shell": 11342,
            "Forth": 3937,
            "Filebench WML": 45
        }
    },
    {
        "name": "axi_spi_slave",
        "description": null,
        "languages": {
            "SystemVerilog": 50051
        }
    },
    {
        "name": "svlib",
        "description": "svlib from http://www.verilab.com/resources/svlib/",
        "languages": {
            "SystemVerilog": 121807,
            "C": 25751,
            "Forth": 110
        }
    },
    {
        "name": "tvip-apb",
        "description": "Verification IP for AMBA APB Protocol",
        "languages": {
            "SystemVerilog": 25690,
            "Ruby": 260,
            "Forth": 68
        }
    },
    {
        "name": "A_Formal_Tale_Chapter_I_AMBA",
        "description": "AXI Formal Verification IP",
        "languages": {
            "SystemVerilog": 65382,
            "Verilog": 35311,
            "Scala": 2063
        }
    },
    {
        "name": "riscv-proc",
        "description": "32-bit 5-Stage Pipelined RISC V RV32I Core",
        "languages": {
            "SystemVerilog": 24222,
            "Python": 1724,
            "Assembly": 495
        }
    },
    {
        "name": "Verification-of-FIFO-using-SystemVerilog",
        "description": "Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog. Created components like generator, driver, monitor, scoreboard, interface, environment, and testbench. ",
        "languages": {
            "SystemVerilog": 7403
        }
    },
    {
        "name": "damo_ctl_cham",
        "description": null,
        "languages": {
            "SystemVerilog": 989373,
            "Verilog": 971565,
            "Python": 43689,
            "Scala": 27385,
            "Shell": 11437,
            "Perl": 4456,
            "C++": 1477,
            "Makefile": 468,
            "Stata": 9
        }
    },
    {
        "name": "uvm_apb",
        "description": "uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol",
        "languages": {
            "SystemVerilog": 21030
        }
    },
    {
        "name": "chronos",
        "description": "The Chronos FPGA Framework to accelerate ordered applications",
        "languages": {
            "SystemVerilog": 1121917,
            "Verilog": 717638,
            "Coq": 355316,
            "C": 235157,
            "C++": 87344,
            "Tcl": 84621,
            "Python": 50989,
            "Shell": 21054,
            "Makefile": 13147,
            "Filebench WML": 12615,
            "Scala": 2221
        }
    },
    {
        "name": "Hamming-ECC",
        "description": "Hamming ECC Encoder and Decoder to protect memories",
        "languages": {
            "SystemVerilog": 41128,
            "Tcl": 24889,
            "Verilog": 11997,
            "Makefile": 6925,
            "HTML": 2955,
            "SCSS": 2081
        }
    },
    {
        "name": "redmule",
        "description": null,
        "languages": {
            "SystemVerilog": 293664,
            "Python": 132464,
            "C": 35607,
            "Makefile": 9836,
            "Perl": 6861,
            "Tcl": 6638,
            "Shell": 3473,
            "Assembly": 1282
        }
    },
    {
        "name": "System-Verilog-bootcamp",
        "description": "System Verilog BootCamp",
        "languages": {
            "SystemVerilog": 49045,
            "Stata": 33
        }
    },
    {
        "name": "DRIM",
        "description": "DUTH RISC-V Microprocessor",
        "languages": {
            "SystemVerilog": 440315,
            "Stata": 48807,
            "C": 10795,
            "Fortran": 1041,
            "Assembly": 340
        }
    },
    {
        "name": "RISCV-LAB",
        "description": "\u6e05\u534e\u5927\u5b66\u8ba1\u7b97\u673a\u7cfb\u96f6\u5b57\u73ed\u8ba1\u7b97\u673a\u7ec4\u6210\u539f\u7406\u5927\u5b9e\u9a8c\u4f5c\u4e1a\u3002",
        "languages": {
            "SystemVerilog": 249930,
            "Verilog": 205543,
            "C": 60852,
            "Tcl": 25073,
            "Assembly": 13630,
            "Python": 9903
        }
    },
    {
        "name": "Single-Cycle-Processor",
        "description": "Single-Cycle RISC-V Processor in systemverylog",
        "languages": {
            "SystemVerilog": 27021,
            "Tcl": 6860,
            "Stata": 3346,
            "Shell": 1108
        }
    },
    {
        "name": "i2c",
        "description": "Fully featured implementation of Inter-IC (I2C) bus master for FPGAs",
        "languages": {
            "SystemVerilog": 38418,
            "Python": 953,
            "Stata": 217
        }
    },
    {
        "name": "pulpino__spi_master__ip_verification",
        "description": "To verify the SPI Master IP using the APB and SPI AVIPs",
        "languages": {
            "SystemVerilog": 1345693,
            "Makefile": 7664,
            "Fortran": 2276,
            "Python": 1116,
            "Filebench WML": 259
        }
    },
    {
        "name": "svx",
        "description": "SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity",
        "languages": {
            "SystemVerilog": 498164,
            "Shell": 4740
        }
    },
    {
        "name": "FPGA-CNN",
        "description": "This repo is for ECE44x (Fall2015-Spring2016)",
        "languages": {
            "SystemVerilog": 23132444,
            "Verilog": 328600,
            "Python": 27910,
            "Shell": 6545,
            "PHP": 1905,
            "C": 694,
            "Ruby": 317,
            "Makefile": 136
        }
    },
    {
        "name": "ece_4305",
        "description": "Code associated with Cal Poly Pomona's ECE 4305",
        "languages": {
            "SystemVerilog": 313639,
            "C++": 180379,
            "C": 23436
        }
    },
    {
        "name": "AXI_SRAM",
        "description": "\u652f\u6301AXI\u603b\u7ebf\u534f\u8bae\u76848k\u00d78 SP SRAM",
        "languages": {
            "SystemVerilog": 41193,
            "Verilog": 35199
        }
    },
    {
        "name": "hw_interview_questions",
        "description": "A collection of commonly asked RTL design interview questions",
        "languages": {
            "SystemVerilog": 261387,
            "C++": 131284,
            "CMake": 52760,
            "Verilog": 3541,
            "Shell": 2213,
            "Emacs Lisp": 903
        }
    },
    {
        "name": "uvm-utest",
        "description": null,
        "languages": {
            "SystemVerilog": 197241,
            "C++": 12348,
            "Makefile": 871,
            "Forth": 457
        }
    },
    {
        "name": "riscvISACOV",
        "description": "SystemVerilog Functional Coverage for RISC-V ISA",
        "languages": {
            "SystemVerilog": 490415
        }
    },
    {
        "name": "tn_serv",
        "description": "SERV RISC-V sample for Tang Nano FPGA board",
        "languages": {
            "SystemVerilog": 4370,
            "Makefile": 634,
            "Tcl": 470
        }
    },
    {
        "name": "AMBA",
        "description": "Collection of IPs based on AMBA (AHB, APB, AXI) protocols",
        "languages": {
            "SystemVerilog": 194038
        }
    },
    {
        "name": "go2uvm",
        "description": "Main repo for Go2UVM source code, examples and apps",
        "languages": {
            "SystemVerilog": 535003,
            "Makefile": 2217,
            "Verilog": 2098,
            "Shell": 1173,
            "Stata": 343,
            "Forth": 321
        }
    },
    {
        "name": "fasthash",
        "description": "Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020",
        "languages": {
            "SystemVerilog": 88406
        }
    },
    {
        "name": "UVM_Verification_for_P2S_Data_Converter",
        "description": "\u4e3a\u4e86\u5b66\u4e60UVM\u9a8c\u8bc1\u76f8\u5173\u77e5\u8bc6\uff0c\u9700\u8981\u52a8\u624b\u5c1d\u8bd5\u5b9e\u9645\u7684\u9879\u76ee\u3002\u4f5c\u4e3a\u4e00\u4e2a\u521d\u5b66\u8005\uff0c\u96be\u4ee5\u63a5\u89e6\u5230\u5b9e\u9645\u7684\u9879\u76ee\uff0c\u4e8e\u662f\u6211\u4ece\u590f\u5b87\u95fb\u8001\u5e08\u7684\u300aVerilog\u6570\u5b57\u7cfb\u7edf\u8bbe\u8ba1\u6559\u7a0b\u300b\u4e00\u4e66\u4e2d\uff0c\u6311\u9009\u51fa\u4e00\u4e2a\u7b80\u5355\u7684\u5c0f\u8bbe\u8ba1\uff0c\u4f5c\u4e3a\u6211\u7684\u9a8c\u8bc1\u5bf9\u8c61\uff0c\u5e76\u56f4\u7ed5\u5b83\u7f16\u5199\u4e86UVM\u9a8c\u8bc1\u73af\u5883\u3002",
        "languages": {
            "SystemVerilog": 23208,
            "Verilog": 4717,
            "Stata": 232
        }
    },
    {
        "name": "tinyGPU",
        "description": "tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog",
        "languages": {
            "SystemVerilog": 54278,
            "Python": 16971
        }
    },
    {
        "name": "ahb3lite_memory",
        "description": "Multi-Technology RAM with AHB3Lite interface",
        "languages": {
            "SystemVerilog": 13919,
            "HTML": 2960,
            "SCSS": 2137
        }
    },
    {
        "name": "apb_vip",
        "description": "Verification IP for APB protocol",
        "languages": {
            "SystemVerilog": 51333
        }
    },
    {
        "name": "Design-and-Verification-of-DDR3-Memory-Controller",
        "description": "The memory model was leveraged from micron. ",
        "languages": {
            "SystemVerilog": 273518,
            "Makefile": 2022
        }
    },
    {
        "name": "Drexel-ECEC575",
        "description": null,
        "languages": {
            "SystemVerilog": 9189782,
            "DM": 1714256,
            "VHDL": 1253173,
            "Verilog": 1158456,
            "SourcePawn": 721823,
            "JavaScript": 202968,
            "Coq": 106679,
            "C": 70596,
            "Tcl": 44776,
            "CSS": 24087,
            "Stata": 11728,
            "C++": 8548,
            "TeX": 4967,
            "Shell": 3714
        }
    },
    {
        "name": "lzrw1-compression-core",
        "description": "This is the repository for a verilog implementation of a lzrw1 compression core",
        "languages": {
            "SystemVerilog": 156875,
            "Python": 96289,
            "Makefile": 999,
            "Stata": 204
        }
    },
    {
        "name": "sva-demos",
        "description": "SVA examples and demonstration",
        "languages": {
            "SystemVerilog": 2949
        }
    },
    {
        "name": "alibabacloud-fpga",
        "description": null,
        "languages": {
            "SystemVerilog": 724411,
            "Tcl": 4657,
            "Verilog": 865
        }
    },
    {
        "name": "axi_node",
        "description": "AXI X-Bar",
        "languages": {
            "SystemVerilog": 237411
        }
    },
    {
        "name": "dma-driver",
        "description": null,
        "languages": {
            "SystemVerilog": 235329,
            "Verilog": 180335,
            "C++": 105504,
            "C": 39930,
            "Tcl": 36272,
            "Shell": 1556,
            "Makefile": 863,
            "CMake": 836
        }
    },
    {
        "name": "AHB-APB_Bridge_UVM_Env",
        "description": "AHB-APB UVM Verification Environment",
        "languages": {
            "SystemVerilog": 25231,
            "Makefile": 2236,
            "Perl": 1196
        }
    },
    {
        "name": "Realtime-Bicubic-16X-SuperResolution-IP",
        "description": "APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS",
        "languages": {
            "SystemVerilog": 235298,
            "Stata": 79453,
            "Verilog": 1762
        }
    },
    {
        "name": "mill",
        "description": "RV32I by cats",
        "languages": {
            "SystemVerilog": 42888,
            "C++": 34766,
            "Rust": 13723,
            "CMake": 1238
        }
    },
    {
        "name": "UvmEnvUartApb",
        "description": "This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetigating the UVM env.",
        "languages": {
            "SystemVerilog": 105321,
            "Verilog": 26254,
            "Stata": 17100,
            "Perl": 2521,
            "C": 406
        }
    },
    {
        "name": "Cryptography-in-Systemverilog",
        "description": "A collection of cryptographic algorthms implemented in SystemVerilog",
        "languages": {
            "SystemVerilog": 84969
        }
    },
    {
        "name": "axi_spi_master",
        "description": null,
        "languages": {
            "SystemVerilog": 65420
        }
    },
    {
        "name": "ascon-verilog",
        "description": "Verilog Hardware Design of Ascon v1.2",
        "languages": {
            "SystemVerilog": 22425,
            "Python": 14146,
            "Makefile": 1319
        }
    },
    {
        "name": "AMBA-3-AHB--LITE-Protocol-Design-and-Verification",
        "description": "-Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the bus and check for protocol violations. -Implemented constraint randomization and OOPs verification techniques.",
        "languages": {
            "SystemVerilog": 49489,
            "Makefile": 1730
        }
    },
    {
        "name": "tinyfpga-bx-demos",
        "description": "Some simple demo routines for the TinyFPGA BX",
        "languages": {
            "SystemVerilog": 6686
        }
    },
    {
        "name": "adv_dbg_if",
        "description": "Universal Advanced JTAG Debug Interface",
        "languages": {
            "SystemVerilog": 228404,
            "Verilog": 22092
        }
    },
    {
        "name": "SoC-RISCV",
        "description": "System on Chip with RISCV-32 / RISCV-64 / RISCV-128",
        "languages": {
            "SystemVerilog": 9589777,
            "Shell": 3603947,
            "Batchfile": 2362753,
            "Makefile": 2134934,
            "C": 1041793,
            "VHDL": 1015109,
            "Rust": 559708,
            "C++": 492684,
            "Filebench WML": 456012,
            "Ada": 349248,
            "Tcl": 329004,
            "Python": 224524,
            "Go": 216552,
            "Verilog": 198733,
            "Java": 188352,
            "Assembly": 165338,
            "Objective-C": 44650,
            "MATLAB": 43668,
            "M4": 32277,
            "GAP": 20520,
            "Forth": 13479,
            "Stata": 1694,
            "BitBake": 1122
        }
    },
    {
        "name": "RISCV-UVM-Verification",
        "description": null,
        "languages": {
            "SystemVerilog": 43341
        }
    },
    {
        "name": "HFRC",
        "description": "High Frame Rate Camera Project compatible with a MicroZed 7020 SoC + FMC Carrier Board",
        "languages": {
            "SystemVerilog": 90332,
            "Tcl": 81419,
            "Verilog": 49541,
            "C": 24801,
            "Makefile": 811
        }
    },
    {
        "name": "GenshinCPU",
        "description": "Our repository for NSCSCC",
        "languages": {
            "SystemVerilog": 865098
        }
    },
    {
        "name": "clic",
        "description": "RISC-V fast interrupt controller",
        "languages": {
            "SystemVerilog": 44411,
            "Makefile": 1316,
            "Python": 1278,
            "Emacs Lisp": 421
        }
    },
    {
        "name": "AHB-SystemVerilog",
        "description": null,
        "languages": {
            "SystemVerilog": 30066
        }
    },
    {
        "name": "osd-hw",
        "description": "Open SoC Debug Hardware Reference Implementation",
        "languages": {
            "SystemVerilog": 142309,
            "Python": 125428,
            "Scala": 30488,
            "Shell": 2074,
            "Makefile": 96
        }
    },
    {
        "name": "softcoreA",
        "description": "softcore for ForwardCom",
        "languages": {
            "SystemVerilog": 615794,
            "AngelScript": 145604,
            "TeX": 75290,
            "Tcl": 22338
        }
    },
    {
        "name": "pyslint",
        "description": "SystemVerilog Linter based on pyslang",
        "languages": {
            "SystemVerilog": 337797,
            "Python": 55719,
            "Makefile": 8823,
            "C": 494
        }
    },
    {
        "name": "hwpe-stream",
        "description": "IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system",
        "languages": {
            "SystemVerilog": 321073,
            "Makefile": 3193,
            "Stata": 1424,
            "Shell": 566,
            "Python": 546
        }
    },
    {
        "name": "fpgasimulation",
        "description": "Example files for the book FPGA SIMULATION",
        "languages": {
            "SystemVerilog": 2071696,
            "HTML": 1261393,
            "VHDL": 819282,
            "Verilog": 566572,
            "CSS": 67015,
            "Stata": 29084,
            "Forth": 20352,
            "Coq": 11424,
            "C++": 7996,
            "C": 5657,
            "Tcl": 5654,
            "Objective-C": 738
        }
    },
    {
        "name": "veriloglabs",
        "description": "Undergraduate digital circuit laboratory",
        "languages": {
            "SystemVerilog": 63521,
            "Verilog": 56288,
            "Shell": 938,
            "Makefile": 820,
            "Python": 186
        }
    },
    {
        "name": "rastrgrafx",
        "description": "FPGA implementation of a simple scanline based 2d graphics engine",
        "languages": {
            "SystemVerilog": 24127
        }
    },
    {
        "name": "100-Days-of-RTL",
        "description": null,
        "languages": {
            "SystemVerilog": 54387,
            "Verilog": 49890
        }
    },
    {
        "name": "sar6502",
        "description": "6502 FPGA implementation",
        "languages": {
            "SystemVerilog": 131658,
            "Assembly": 18724,
            "Makefile": 501
        }
    },
    {
        "name": "iceboy",
        "description": "Game Boy clone for Lattice iCE40 FPGAs",
        "languages": {
            "SystemVerilog": 319582,
            "Verilog": 37355,
            "Shell": 25906,
            "C++": 16313,
            "M4": 10201,
            "Makefile": 7459,
            "Python": 158
        }
    },
    {
        "name": "PU-RISCV",
        "description": "Processing Unit with RISCV-32 / RISCV-64 / RISCV-128",
        "languages": {
            "SystemVerilog": 9242135,
            "Shell": 5769939,
            "Batchfile": 4709156,
            "Makefile": 2868101,
            "VHDL": 1590546,
            "Filebench WML": 615654,
            "Forth": 443435,
            "Rust": 432204,
            "Assembly": 403159,
            "C": 316714,
            "Ada": 261936,
            "C++": 247812,
            "Tcl": 174315,
            "Go": 170239,
            "Python": 149904,
            "Java": 141264,
            "GAP": 138420,
            "Objective-C": 44650,
            "MATLAB": 43668,
            "Stata": 3304
        }
    },
    {
        "name": "uvm_reg_to_ipxact",
        "description": null,
        "languages": {
            "SystemVerilog": 39451,
            "Shell": 5452,
            "JavaScript": 210
        }
    },
    {
        "name": "svmock",
        "description": "A mock framework for use with SVUnit",
        "languages": {
            "SystemVerilog": 217962,
            "Python": 18714,
            "Shell": 597,
            "Forth": 81
        }
    },
    {
        "name": "pcieledblink",
        "description": "Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)",
        "languages": {
            "SystemVerilog": 3320514,
            "Verilog": 2531114,
            "C": 901,
            "Scheme": 588,
            "Mathematica": 342
        }
    },
    {
        "name": "SystemVerilog",
        "description": "This is a code repo for previous projects in Digital Design & Verification",
        "languages": {
            "SystemVerilog": 258609,
            "C": 34540,
            "Makefile": 3790
        }
    },
    {
        "name": "physical_coding_library",
        "description": null,
        "languages": {
            "SystemVerilog": 244576,
            "Shell": 15221,
            "Forth": 2227
        }
    },
    {
        "name": "DMA8237A",
        "description": "System Verilog based RTL design of DMA controller for 8086 microprocessor based systems.",
        "languages": {
            "SystemVerilog": 48083
        }
    },
    {
        "name": "bsodomizer-hd-c5g",
        "description": "BSODomizer HD: HDL for Cyclone V GX Starter Kit",
        "languages": {
            "SystemVerilog": 980380,
            "Verilog": 887620,
            "C": 374832,
            "Tcl": 244719,
            "Shell": 23874,
            "HTML": 6851,
            "Forth": 5009,
            "Mathematica": 780,
            "Scheme": 608,
            "VHDL": 328
        }
    },
    {
        "name": "uvm_axi",
        "description": "uvm_axi is a uvm package for modeling and verifying AXI protocol",
        "languages": {
            "SystemVerilog": 30310
        }
    },
    {
        "name": "SystemVerilog-UART",
        "description": "Simple UART transmitter and receiver",
        "languages": {
            "SystemVerilog": 21117
        }
    },
    {
        "name": "uvm_candy_lover",
        "description": ":candy:UVM candy lover testbench  which uses YASA as simulation script",
        "languages": {
            "SystemVerilog": 118635,
            "Makefile": 3911,
            "Shell": 2468,
            "Python": 1780,
            "Filebench WML": 30,
            "Batchfile": 9
        }
    },
    {
        "name": "uvm-1.2",
        "description": "uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz",
        "languages": {
            "SystemVerilog": 2497230,
            "C": 45904,
            "Perl": 36144,
            "C++": 8504,
            "Shell": 1670,
            "HTML": 203
        }
    },
    {
        "name": "FFT",
        "description": "Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm",
        "languages": {
            "SystemVerilog": 5676,
            "MATLAB": 1323
        }
    },
    {
        "name": "yuu_vip_gen",
        "description": "UVM VIP architecture generator",
        "languages": {
            "SystemVerilog": 56236,
            "Python": 5736
        }
    },
    {
        "name": "jarvisuk",
        "description": "Just A Really Very Impressive Systemverilog UVM Kit",
        "languages": {
            "SystemVerilog": 135408,
            "Forth": 448,
            "Shell": 138
        }
    },
    {
        "name": "tia-infrastructure",
        "description": null,
        "languages": {
            "SystemVerilog": 702826,
            "C": 91364,
            "Python": 33155,
            "Shell": 21017,
            "Tcl": 19979,
            "Makefile": 11230,
            "C++": 2423
        }
    },
    {
        "name": "gpu",
        "description": "Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.",
        "languages": {
            "SystemVerilog": 11786457,
            "Verilog": 8894488,
            "Java": 7111593,
            "HTML": 3890321,
            "Tcl": 1867659,
            "C": 735091,
            "VHDL": 603998,
            "Shell": 273220,
            "Stata": 201657,
            "FreeBasic": 113700,
            "CSS": 31417,
            "Haskell": 19216,
            "Fortran": 13812,
            "Lex": 11965,
            "Assembly": 10590,
            "Kotlin": 7829,
            "Mathematica": 995,
            "Batchfile": 722,
            "Scheme": 60
        }
    },
    {
        "name": "complex_loong_cpu",
        "description": "complex version of Lain Core, loongarch32r cpu core. THIS IS POWER!!",
        "languages": {
            "SystemVerilog": 541945,
            "Scala": 80520,
            "Python": 12114,
            "Verilog": 10174,
            "Tcl": 99
        }
    },
    {
        "name": "uvm_code_gen",
        "description": "Simple template-based UVM code generator",
        "languages": {
            "SystemVerilog": 207914,
            "Python": 20368,
            "Shell": 16720
        }
    },
    {
        "name": "sms",
        "description": "Sega Master System in SystemVerilog",
        "languages": {
            "SystemVerilog": 778477,
            "Verilog": 186589,
            "Python": 512
        }
    },
    {
        "name": "multi_power_sequencer",
        "description": "Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, such as dynamic adjustments and debug via PMBus, adjustable timing, power rail grouping, etc.",
        "languages": {
            "SystemVerilog": 127609,
            "Tcl": 112715,
            "Stata": 4383
        }
    },
    {
        "name": "svlogger",
        "description": "SystemVerilog Logger ",
        "languages": {
            "SystemVerilog": 15980,
            "C++": 3159,
            "Shell": 2503,
            "Forth": 21
        }
    },
    {
        "name": "AHB2APB-bridge-IP-core-verification",
        "description": "Maven Silicon Project",
        "languages": {
            "SystemVerilog": 52073,
            "Verilog": 20794
        }
    },
    {
        "name": "ARM-Lab",
        "description": "ELC 3338 ARM lab files for students",
        "languages": {
            "SystemVerilog": 104782,
            "TeX": 91233,
            "Verilog": 5417,
            "C": 504
        }
    },
    {
        "name": "uart_vip",
        "description": "Verification IP for UART protocol",
        "languages": {
            "SystemVerilog": 76875,
            "Perl": 865
        }
    },
    {
        "name": "axi_llc",
        "description": null,
        "languages": {
            "SystemVerilog": 316455,
            "Python": 28486,
            "C": 7099,
            "Makefile": 5853,
            "Stata": 4395,
            "Shell": 3329,
            "Tcl": 361
        }
    },
    {
        "name": "aura-core",
        "description": "\"aura\" my super-scalar O3 cpu core",
        "languages": {
            "SystemVerilog": 340344,
            "C": 206986,
            "C++": 141823,
            "Makefile": 2987,
            "Python": 2261,
            "Shell": 122
        }
    },
    {
        "name": "rbe",
        "description": "Reconfigurable Binary Engine",
        "languages": {
            "SystemVerilog": 197423,
            "Python": 119997,
            "Makefile": 5672
        }
    },
    {
        "name": "simcommand",
        "description": "SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.",
        "languages": {
            "SystemVerilog": 519824,
            "Scala": 76911,
            "Python": 6831,
            "Makefile": 2855,
            "Shell": 2252,
            "Verilog": 214
        }
    },
    {
        "name": "mycpu",
        "description": "HITSZ 404 NOT FOUND NSCSCC22 project",
        "languages": {
            "SystemVerilog": 433415,
            "Verilog": 156352,
            "Python": 26506,
            "C++": 19437,
            "Makefile": 1871,
            "Shell": 1262
        }
    },
    {
        "name": "Saturn",
        "description": null,
        "languages": {
            "SystemVerilog": 803331,
            "Stata": 12516,
            "Tcl": 846
        }
    },
    {
        "name": "epGB",
        "description": "Game Boy / Game Boy Color emulator running on an FPGA",
        "languages": {
            "SystemVerilog": 185568,
            "Tcl": 605
        }
    },
    {
        "name": "hyperbus",
        "description": null,
        "languages": {
            "SystemVerilog": 152779,
            "Makefile": 1973,
            "Tcl": 301
        }
    },
    {
        "name": "ahb3lite_pkg",
        "description": "Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces",
        "languages": {
            "SystemVerilog": 69178
        }
    },
    {
        "name": "radio_modulation",
        "description": "Classify modulation of signals",
        "languages": {
            "SystemVerilog": 80469,
            "Python": 74223,
            "Verilog": 57212,
            "Shell": 28259,
            "C": 9691,
            "Makefile": 642
        }
    },
    {
        "name": "AHB-Lite-Protocol-Verification",
        "description": "Attempt to develop a verification IP and plan for a bus functional model of ARM based AMBA 3 AHB-LITE Protocol. Implemented object oriented programming techniques in SysteVerilog.",
        "languages": {
            "SystemVerilog": 90220
        }
    },
    {
        "name": "AxiCores",
        "description": "AXI4-Compatible Verilog Cores, along with some helper modules.",
        "languages": {
            "SystemVerilog": 177202,
            "Makefile": 1029,
            "Shell": 198
        }
    },
    {
        "name": "AXI-Ethernet-UVM",
        "description": "A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM",
        "languages": {
            "SystemVerilog": 234477
        }
    },
    {
        "name": "tinylabs-cores",
        "description": "Fusesoc compatible rtl cores",
        "languages": {
            "SystemVerilog": 271841,
            "C++": 118303,
            "Verilog": 52860,
            "Python": 29716,
            "Tcl": 19455,
            "C": 268
        }
    },
    {
        "name": "uvm_axi4lite",
        "description": "uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol",
        "languages": {
            "SystemVerilog": 26025
        }
    },
    {
        "name": "AMBA_APB",
        "description": "To design test bench of the APB protocol",
        "languages": {
            "SystemVerilog": 59408
        }
    },
    {
        "name": "sne",
        "description": null,
        "languages": {
            "SystemVerilog": 1706634,
            "Python": 29797,
            "Makefile": 4941,
            "Shell": 1103
        }
    },
    {
        "name": "sv_practice",
        "description": "Practice exercises for SystemVerilog, UVM ..",
        "languages": {
            "SystemVerilog": 173323
        }
    },
    {
        "name": "fpu_div_sqrt_mvp",
        "description": "[UNRELEASED] FP div/sqrt unit for transprecision",
        "languages": {
            "SystemVerilog": 224061
        }
    },
    {
        "name": "uvm-mcdf",
        "description": "Mirror of william_william/uvm-mcdf on Gitee",
        "languages": {
            "SystemVerilog": 74993,
            "Verilog": 31419,
            "Makefile": 2103,
            "Shell": 95
        }
    },
    {
        "name": "EllipticCurves_SystemVerilog",
        "description": "Elgamal's over Elliptic Curves",
        "languages": {
            "SystemVerilog": 69035,
            "C": 3968,
            "Python": 1463
        }
    },
    {
        "name": "QuadSPI",
        "description": "RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog.",
        "languages": {
            "SystemVerilog": 6309,
            "Stata": 1250
        }
    },
    {
        "name": "spi_vip",
        "description": "Verification IP for SPI protocol",
        "languages": {
            "SystemVerilog": 68003,
            "Perl": 616
        }
    },
    {
        "name": "DecisionTrees",
        "description": "Decision Trees Inference",
        "languages": {
            "SystemVerilog": 96867,
            "Verilog": 27015
        }
    },
    {
        "name": "A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM",
        "description": "A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence generates addresses and allows the driver to tell the BFM which slave to choose. Subsequently four monitors and scoreboards record each slave\u2019s test results.",
        "languages": {
            "SystemVerilog": 45105
        }
    },
    {
        "name": "sva_basics",
        "description": "This repository is compilation of basics of System Verilog Assertions in context of formal verification",
        "languages": {
            "SystemVerilog": 58187
        }
    },
    {
        "name": "Shenjing-RTL",
        "description": "This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator",
        "languages": {
            "SystemVerilog": 49562
        }
    },
    {
        "name": "apb4_mux",
        "description": "APB4 Multiplexor",
        "languages": {
            "SystemVerilog": 5043,
            "HTML": 2960,
            "SCSS": 2147
        }
    },
    {
        "name": "FPGA-Mandelbrot",
        "description": "A fast, parametrized Mandelbrot generator written in SystemVerilog.",
        "languages": {
            "SystemVerilog": 138033,
            "C++": 14796,
            "C": 9311,
            "Tcl": 7416,
            "Makefile": 1137
        }
    },
    {
        "name": "ebrick-demo",
        "description": "Demo: how to create a custom EBRICK",
        "languages": {
            "SystemVerilog": 32931,
            "Python": 26661,
            "Verilog": 13738,
            "C": 4121,
            "Dockerfile": 1475,
            "Tcl": 844,
            "Assembly": 541
        }
    },
    {
        "name": "fpga-projects",
        "description": "FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders.",
        "languages": {
            "SystemVerilog": 144441,
            "VHDL": 119070,
            "Coq": 10842,
            "Verilog": 8525
        }
    },
    {
        "name": "systemverilog_design_pattern",
        "description": "The source code of blog",
        "languages": {
            "SystemVerilog": 24538,
            "Makefile": 777
        }
    },
    {
        "name": "ofs-platform-afu-bbb",
        "description": "OFS Platform Components",
        "languages": {
            "SystemVerilog": 1856805,
            "C": 160341,
            "Tcl": 93602,
            "Python": 83785,
            "Verilog": 77125,
            "Shell": 76072,
            "Gnuplot": 14449,
            "Makefile": 6071
        }
    },
    {
        "name": "nand2tetris_fpga",
        "description": "nand2tetris on an fpga",
        "languages": {
            "SystemVerilog": 422955,
            "Verilog": 403686,
            "HTML": 86631,
            "Stata": 18132,
            "Tcl": 12317,
            "VHDL": 7177,
            "Scilab": 3770,
            "PHP": 3672,
            "Mathematica": 333,
            "Forth": 15
        }
    },
    {
        "name": "axi2apb",
        "description": null,
        "languages": {
            "SystemVerilog": 52408
        }
    },
    {
        "name": "BASYS3-PONG",
        "description": "BASYS 3 - PONG GAME",
        "languages": {
            "SystemVerilog": 22754
        }
    },
    {
        "name": "YasaUvk",
        "description": ":bug:UVM verification kits which uses YASA as simulation script",
        "languages": {
            "SystemVerilog": 129737,
            "Shell": 450,
            "Forth": 422
        }
    },
    {
        "name": "vck190-base-trd",
        "description": null,
        "languages": {
            "SystemVerilog": 2131660,
            "Tcl": 456805,
            "C++": 443716,
            "Jupyter Notebook": 134452,
            "Python": 65790,
            "C": 63073,
            "Makefile": 39846,
            "Shell": 14978,
            "CMake": 11358,
            "BitBake": 7530,
            "CSS": 1284,
            "HTML": 887
        }
    },
    {
        "name": "trace_debugger",
        "description": "Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.",
        "languages": {
            "SystemVerilog": 167458,
            "C": 21110,
            "Makefile": 8608,
            "Tcl": 1551,
            "Emacs Lisp": 630,
            "Shell": 130
        }
    },
    {
        "name": "Projeto_IH_RISC-V",
        "description": "Arquivos base para o projeto da disciplina Infraestrutura de Hardware (IF674) no CIn-UFPE.",
        "languages": {
            "SystemVerilog": 27459,
            "Verilog": 18717,
            "Python": 11558
        }
    },
    {
        "name": "esp-caches",
        "description": "SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol",
        "languages": {
            "SystemVerilog": 341678,
            "C++": 302200,
            "Tcl": 7506,
            "Makefile": 4409,
            "C": 2354
        }
    },
    {
        "name": "DE10-GPU",
        "description": "GPU for OENG1167 in Verilog HDL for DE10 series boards",
        "languages": {
            "SystemVerilog": 644111,
            "Verilog": 467343,
            "C": 462611,
            "C++": 248597,
            "Tcl": 225593,
            "Coq": 21796,
            "Makefile": 9534,
            "Shell": 263,
            "Forth": 101
        }
    },
    {
        "name": "RISC-V-Vector-Processor",
        "description": "256-bit vector processor based on the RISC-V vector (V) extension",
        "languages": {
            "SystemVerilog": 28964
        }
    },
    {
        "name": "MNIST_Classification_FPGA",
        "description": null,
        "languages": {
            "SystemVerilog": 1097482,
            "MATLAB": 572911,
            "Verilog": 303727,
            "HTML": 120148,
            "Tcl": 38136,
            "Shell": 34001,
            "Python": 17043,
            "Coq": 9234,
            "VHDL": 4761,
            "Objective-C": 1577,
            "C": 653,
            "Batchfile": 532,
            "Scheme": 374,
            "M": 266,
            "Standard ML": 32
        }
    },
    {
        "name": "MSD-FCCM23",
        "description": "Open-source of MSD framework",
        "languages": {
            "SystemVerilog": 721935,
            "Python": 336716,
            "Tcl": 284079,
            "Jupyter Notebook": 205876,
            "Verilog": 40934,
            "Shell": 23393,
            "Cuda": 2106,
            "Makefile": 1398,
            "C++": 885
        }
    },
    {
        "name": "verilog-c",
        "description": "ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.  ",
        "languages": {
            "SystemVerilog": 4619526,
            "C": 515208,
            "Verilog": 42703,
            "Perl": 5769,
            "Python": 5708,
            "Makefile": 986,
            "Shell": 770
        }
    },
    {
        "name": "iommu-rtl",
        "description": "RISC-V IOMMU in verilog",
        "languages": {
            "SystemVerilog": 93668,
            "Makefile": 3017,
            "Tcl": 199
        }
    },
    {
        "name": "ApogeoRV",
        "description": "A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.",
        "languages": {
            "SystemVerilog": 762746,
            "C": 190718,
            "Assembly": 125071,
            "Shell": 18889,
            "C++": 8320,
            "Python": 7711,
            "Tcl": 1310
        }
    },
    {
        "name": "FINN_MatrixVector_RTL",
        "description": "Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.github.io/FINN_MatrixVector_RTL/",
        "languages": {
            "SystemVerilog": 219879,
            "Python": 211513,
            "Shell": 42760,
            "Tcl": 4354,
            "MATLAB": 2157,
            "Makefile": 288
        }
    },
    {
        "name": "uvm_modem",
        "description": "UVM components for DSP tasks (MODulation/DEModulation)",
        "languages": {
            "SystemVerilog": 215034,
            "Python": 25586,
            "Makefile": 19385,
            "Tcl": 6925,
            "C": 1702,
            "Stata": 922,
            "Forth": 183
        }
    },
    {
        "name": "hackdac_2018_beta",
        "description": "The SoC used for the beta phase of Hack@DAC 2018.",
        "languages": {
            "SystemVerilog": 4052681,
            "Verilog": 555364,
            "VHDL": 550113,
            "Python": 115799,
            "Tcl": 55961,
            "Coq": 29557,
            "Perl": 12787,
            "Makefile": 10012,
            "Batchfile": 8980,
            "C++": 8212,
            "Stata": 3618,
            "Shell": 1997
        }
    },
    {
        "name": "RISC-V_Microprogrammed",
        "description": null,
        "languages": {
            "SystemVerilog": 17599,
            "Assembly": 1805
        }
    },
    {
        "name": "axi4lite2uart",
        "description": "This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA\u00ae) AXI4 Lite interface.",
        "languages": {
            "SystemVerilog": 35150
        }
    },
    {
        "name": "RISCV-CPU",
        "description": null,
        "languages": {
            "SystemVerilog": 37273
        }
    },
    {
        "name": "ariane-ethernet",
        "description": "open-source Ethenet media access controller for Ariane on Genesys-2",
        "languages": {
            "SystemVerilog": 119895
        }
    },
    {
        "name": "reflection",
        "description": "Reflection API for SystemVerilog",
        "languages": {
            "SystemVerilog": 63335,
            "Groovy": 621,
            "Shell": 596,
            "Forth": 133
        }
    },
    {
        "name": "AXI_Verification",
        "description": "Verification AXI-4 bus standard using UVM and System Verilog",
        "languages": {
            "SystemVerilog": 41183
        }
    },
    {
        "name": "verilator_ext_tests",
        "description": "Extended and external tests for Verilator testing",
        "languages": {
            "SystemVerilog": 383409,
            "Perl": 20996,
            "Makefile": 1862,
            "GDB": 829
        }
    },
    {
        "name": "diablo",
        "description": "diablo is an Out-Of-Order 64-bit RISC-V processor. ",
        "languages": {
            "SystemVerilog": 13835
        }
    },
    {
        "name": "UVM_Python_UVMC",
        "description": "This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor\u00ae.",
        "languages": {
            "SystemVerilog": 17305,
            "C++": 2556,
            "Makefile": 1635,
            "Tcl": 100,
            "Python": 60
        }
    },
    {
        "name": "regModel",
        "description": "This script builds the UVM register model, based on pre-defined address map in markdown (mk) style",
        "languages": {
            "SystemVerilog": 26366,
            "Ruby": 9305
        }
    },
    {
        "name": "constraintlayering",
        "description": "SystemVerilog Constraint Layering via Reusable Randomization Policy Classes Examples",
        "languages": {
            "SystemVerilog": 19943,
            "Stata": 840
        }
    },
    {
        "name": "rv32cpu",
        "description": "A RISC-V processor",
        "languages": {
            "SystemVerilog": 58603,
            "Assembly": 7404,
            "Makefile": 3006,
            "Tcl": 1710,
            "Python": 701,
            "C": 180
        }
    },
    {
        "name": "MPSoC-DMA",
        "description": "Direct Access Memory for MPSoC",
        "languages": {
            "SystemVerilog": 7932023,
            "Shell": 2178584,
            "Makefile": 1496600,
            "Batchfile": 1447456,
            "VHDL": 895984,
            "Filebench WML": 244236,
            "Rust": 238518,
            "C": 236108,
            "C++": 166120,
            "Tcl": 159596,
            "Ada": 159432,
            "Java": 143844,
            "Go": 108276,
            "Assembly": 105349,
            "Python": 99936,
            "Objective-C": 44650,
            "MATLAB": 43668,
            "Forth": 28834,
            "GAP": 13957,
            "Stata": 980
        }
    },
    {
        "name": "fpga-blit",
        "description": "FPGA implementation of the Blit terminal",
        "languages": {
            "SystemVerilog": 245687,
            "Verilog": 82608,
            "Coq": 10247,
            "C": 9174,
            "C++": 3115,
            "Tcl": 1525,
            "Makefile": 262,
            "Shell": 165
        }
    },
    {
        "name": "SPI-UVM-Testbench",
        "description": null,
        "languages": {
            "SystemVerilog": 64786,
            "Verilog": 13328,
            "Makefile": 2688
        }
    },
    {
        "name": "andes-vector-riscv-dv",
        "description": "Andes Vector Extension support added to riscv-dv",
        "languages": {
            "SystemVerilog": 521717,
            "Python": 110677,
            "Filebench WML": 849,
            "Forth": 667,
            "Tcl": 49,
            "C": 41
        }
    },
    {
        "name": "Synchronous-FIFO-UVM-TB",
        "description": "UVM Testbench for synchronus fifo",
        "languages": {
            "SystemVerilog": 18302
        }
    },
    {
        "name": "UVM_UART_Example",
        "description": "An UVM example of UART",
        "languages": {
            "SystemVerilog": 46138
        }
    },
    {
        "name": "vhdl2verilog",
        "description": "Hardware Description Language Translator",
        "languages": {
            "SystemVerilog": 10364350,
            "Shell": 4285053,
            "Batchfile": 2937448,
            "Makefile": 2380994,
            "VHDL": 2239314,
            "Rust": 689833,
            "Filebench WML": 570170,
            "C": 555555,
            "Ada": 436560,
            "C++": 389788,
            "Go": 270690,
            "Python": 249840,
            "Java": 235440,
            "Assembly": 186888,
            "Yacc": 58207,
            "Objective-C": 44650,
            "MATLAB": 43668,
            "Forth": 42288,
            "GAP": 25750,
            "Lex": 11567,
            "Stata": 2114
        }
    },
    {
        "name": "dekatronpc",
        "description": "DekatronPC - vacuum tube and cold-cathode tube based computer",
        "languages": {
            "SystemVerilog": 180088,
            "AGS Script": 25046,
            "C++": 24538,
            "Verilog": 17255,
            "Python": 9020,
            "Shell": 6766,
            "Stata": 2645,
            "Dockerfile": 1940,
            "C": 1225,
            "Tcl": 1200,
            "Batchfile": 708,
            "Scheme": 20
        }
    },
    {
        "name": "riscv",
        "description": null,
        "languages": {
            "SystemVerilog": 2455922,
            "C": 318656,
            "Verilog": 26668,
            "VHDL": 12095,
            "Pascal": 343
        }
    },
    {
        "name": "pequeno_riscv",
        "description": "Pequeno aka pqr5 is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I",
        "languages": {
            "SystemVerilog": 80734
        }
    },
    {
        "name": "KFPC-XT",
        "description": "XT-like PC written in SystemVerilog ",
        "languages": {
            "SystemVerilog": 60586
        }
    },
    {
        "name": "cod22-grp64",
        "description": ">>> \u5f02\u5e38\u4e2d\u65ad + \u865a\u5b58\u9875\u8868 + \u5206\u652f\u9884\u6d4b + TLB + Cache + Flash + VGA + uCore",
        "languages": {
            "SystemVerilog": 370623,
            "Verilog": 227826,
            "C": 35819,
            "Tcl": 25074,
            "Python": 3941,
            "C++": 2042,
            "Shell": 1817
        }
    },
    {
        "name": "i3c_avip",
        "description": "Verification IP project for I3C protocol ",
        "languages": {
            "SystemVerilog": 257942,
            "Makefile": 11777,
            "Forth": 2281,
            "Stata": 1669,
            "Python": 1114,
            "Shell": 240
        }
    },
    {
        "name": "AES-Processor",
        "description": "AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emulation Competition 2016.",
        "languages": {
            "SystemVerilog": 69572,
            "C": 10860,
            "Makefile": 3479,
            "Shell": 306
        }
    },
    {
        "name": "vpi",
        "description": "SystemVerilog wrapper over the Verilog Programming Interface (VPI)",
        "languages": {
            "SystemVerilog": 8100,
            "C": 1935
        }
    },
    {
        "name": "usb_pd_monitor",
        "description": "USB PD cc pin monitor implemented in a Tang Nano 9K FPGA.",
        "languages": {
            "SystemVerilog": 9735,
            "Python": 2134
        }
    },
    {
        "name": "apb_avip",
        "description": null,
        "languages": {
            "SystemVerilog": 208768,
            "Makefile": 14178,
            "Forth": 1198,
            "Python": 1113,
            "Tcl": 94
        }
    },
    {
        "name": "VerilogPolarCodes",
        "description": "Polar coding, decoding, and testing",
        "languages": {
            "SystemVerilog": 40964
        }
    },
    {
        "name": "pulpino_soc_uvm_testbench",
        "description": "UVM testbench for verifying the Pulpino SoC  ",
        "languages": {
            "SystemVerilog": 141426,
            "Filebench WML": 512,
            "Shell": 152,
            "Forth": 14
        }
    },
    {
        "name": "MPSoC-NTM",
        "description": "Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV",
        "languages": {
            "SystemVerilog": 34835092,
            "Shell": 31935197,
            "Batchfile": 30128565,
            "VHDL": 19527972,
            "Makefile": 16984866,
            "Stata": 12462227,
            "Filebench WML": 7726660,
            "C++": 2855381,
            "MATLAB": 1379760,
            "Python": 1181421,
            "Rust": 1092608,
            "GAP": 1088868,
            "C": 1078170,
            "Ada": 886298,
            "Go": 867916,
            "Scala": 363851,
            "Assembly": 363188,
            "Java": 140514,
            "Tcl": 32960,
            "Objective-C": 7505
        }
    },
    {
        "name": "core-v-mcu-uvm",
        "description": "CORE-V MCU UVM Environment and Test Bench",
        "languages": {
            "SystemVerilog": 1680568
        }
    },
    {
        "name": "bster",
        "description": "Implementation of a binary search tree algorithm in a FPGA/ASIC IP",
        "languages": {
            "SystemVerilog": 169609,
            "Shell": 4246,
            "Fortran": 671
        }
    },
    {
        "name": "adv_dbg_if",
        "description": "Advanced Debug Interface",
        "languages": {
            "SystemVerilog": 198534,
            "Verilog": 64332
        }
    },
    {
        "name": "hardware-bugbase",
        "description": null,
        "languages": {
            "SystemVerilog": 4916938,
            "Verilog": 3883592,
            "C++": 1286361,
            "C": 847217,
            "Shell": 78528,
            "CMake": 71776,
            "Makefile": 64872,
            "Gnuplot": 57508,
            "Python": 27163,
            "Perl": 1003
        }
    },
    {
        "name": "gpio_agent",
        "description": "General Purpose I/O agent written in UVM",
        "languages": {
            "SystemVerilog": 37882
        }
    },
    {
        "name": "WbXbc",
        "description": "HDL components to build a customized Wishbone crossbar switch ",
        "languages": {
            "SystemVerilog": 342566,
            "Verilog": 219576,
            "Perl": 25552,
            "Makefile": 15654
        }
    },
    {
        "name": "dpll",
        "description": "A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog testbench demonstrating a full generator, driver, monitor, and scoreboard testbench environment.",
        "languages": {
            "SystemVerilog": 12547,
            "Tcl": 870,
            "Python": 536,
            "Shell": 190
        }
    },
    {
        "name": "crc_calc",
        "description": "Simple and effective parallel CRC calculator written in synthesizable SystemVerilog",
        "languages": {
            "SystemVerilog": 5943,
            "Stata": 990,
            "Tcl": 950
        }
    },
    {
        "name": "tvip-common",
        "description": null,
        "languages": {
            "SystemVerilog": 18502,
            "Ruby": 232,
            "Forth": 75
        }
    },
    {
        "name": "HDR-Imaging-with-FPGA",
        "description": "High Dynamic Range imaging with Altera DE2-115.",
        "languages": {
            "SystemVerilog": 51921,
            "Verilog": 24902,
            "Python": 11965
        }
    },
    {
        "name": "RISC-V-SoC-Design",
        "description": "Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.",
        "languages": {
            "SystemVerilog": 167178,
            "Verilog": 88620,
            "Assembly": 4510
        }
    },
    {
        "name": "falco",
        "description": "A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.",
        "languages": {
            "SystemVerilog": 758783,
            "Verilog": 49452,
            "Tcl": 9569
        }
    },
    {
        "name": "methane",
        "description": "A polyphonic synthesizer built on fpga and esp32",
        "languages": {
            "SystemVerilog": 937154,
            "Python": 130712,
            "Shell": 80331,
            "JavaScript": 29446,
            "Scala": 19094,
            "Tcl": 12793,
            "Verilog": 11008,
            "Makefile": 10641,
            "CMake": 6011,
            "Stata": 4205,
            "Batchfile": 3850,
            "C++": 2510,
            "Pascal": 469,
            "PureBasic": 57
        }
    },
    {
        "name": "ahb3lite_timer",
        "description": "RISC-V compliant Timer IP",
        "languages": {
            "SystemVerilog": 43531,
            "HTML": 2960,
            "SCSS": 2137
        }
    },
    {
        "name": "loac-tirinhas",
        "description": null,
        "languages": {
            "SystemVerilog": 23283,
            "Makefile": 2308,
            "Assembly": 303
        }
    },
    {
        "name": "resnet_fpga",
        "description": "UCSD CSE 237D Spring '20 Course Project",
        "languages": {
            "SystemVerilog": 8052607,
            "Jupyter Notebook": 7578655,
            "C": 5358061,
            "Python": 37561,
            "Shell": 1997
        }
    },
    {
        "name": "sata-sniffer",
        "description": "SATA sniffing",
        "languages": {
            "SystemVerilog": 223095,
            "C++": 60308,
            "C": 9499,
            "Shell": 1862,
            "Makefile": 1545
        }
    },
    {
        "name": "serial_link",
        "description": "A simple, scalable, source-synchronous, all-digital DDR link",
        "languages": {
            "SystemVerilog": 576758,
            "Python": 17764,
            "Makefile": 3919,
            "Tcl": 2626,
            "Shell": 354
        }
    },
    {
        "name": "BTHOWeN",
        "description": "Code to accompany \"Weightless Neural Networks for Efficient Edge Inference\", PACT 2022",
        "languages": {
            "SystemVerilog": 69409,
            "Python": 38584,
            "Mako": 22475,
            "Makefile": 1328
        }
    },
    {
        "name": "Serial-Multiplier",
        "description": "16 bit serial multiplier in SystemVerilog",
        "languages": {
            "SystemVerilog": 2738,
            "Shell": 139
        }
    },
    {
        "name": "NF5",
        "description": "A simple 5-stage Pipeline RISC-V core",
        "languages": {
            "SystemVerilog": 9255192,
            "Verilog": 174423,
            "Shell": 35453,
            "Tcl": 5945,
            "Makefile": 2409,
            "Forth": 1788,
            "Assembly": 340,
            "C": 178,
            "Perl": 128
        }
    },
    {
        "name": "RISC-V-Pipelined-Processor",
        "description": "A Verilog based 5-stage fully functional pipelined RISC-V Processor code.",
        "languages": {
            "SystemVerilog": 27682
        }
    },
    {
        "name": "USB-Host",
        "description": "Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the bus.",
        "languages": {
            "SystemVerilog": 64008,
            "Makefile": 1141
        }
    },
    {
        "name": "apb_uvc_verilator",
        "description": "APB UVC ported to Verilator",
        "languages": {
            "SystemVerilog": 80652,
            "Verilog": 2098,
            "Makefile": 1722
        }
    },
    {
        "name": "NN_Network_On_Chip",
        "description": "Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to interface four instances of neural engine with AHB bus to create NOC.",
        "languages": {
            "SystemVerilog": 80047,
            "Verilog": 2410
        }
    },
    {
        "name": "asfigo_sva_verilator",
        "description": "Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator. ",
        "languages": {
            "SystemVerilog": 49966,
            "Makefile": 251
        }
    },
    {
        "name": "DPU-TRD-ZCU104",
        "description": null,
        "languages": {
            "SystemVerilog": 1971620,
            "Tcl": 208544,
            "Shell": 1145
        }
    },
    {
        "name": "apb",
        "description": "APB Logic",
        "languages": {
            "SystemVerilog": 79232,
            "Shell": 3298,
            "Stata": 1075
        }
    },
    {
        "name": "PS-GPU",
        "description": "GPU Re-Implementation for PS1 Game Console.",
        "languages": {
            "SystemVerilog": 310895,
            "Verilog": 94185
        }
    },
    {
        "name": "R2FFT",
        "description": "R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.",
        "languages": {
            "SystemVerilog": 113334,
            "Verilog": 28053,
            "Perl": 1914
        }
    },
    {
        "name": "nasti-ddrx-mc",
        "description": "NASTI slave compliant DDRx memory controller.",
        "languages": {
            "SystemVerilog": 222771,
            "C++": 21102,
            "Shell": 1373,
            "Makefile": 626
        }
    },
    {
        "name": "FIFOs",
        "description": "Register-based and RAM-based FIFOs designed in Verilog/System Verilog.",
        "languages": {
            "SystemVerilog": 30671
        }
    },
    {
        "name": "sv-digital-design",
        "description": "SystemVerilog examples for a digital design course",
        "languages": {
            "SystemVerilog": 24169,
            "Makefile": 1693
        }
    },
    {
        "name": "clk_rst_agent",
        "description": "UVM Clock and Reset Agent",
        "languages": {
            "SystemVerilog": 33949
        }
    },
    {
        "name": "megaboom",
        "description": null,
        "languages": {
            "SystemVerilog": 19664609,
            "Starlark": 29029,
            "C++": 13042,
            "Tcl": 10205,
            "Forth": 8233,
            "Verilog": 5495,
            "Python": 3298,
            "Shell": 272
        }
    },
    {
        "name": "PeakRDL-verilog",
        "description": "Generate verilog register file from systemRDL description",
        "languages": {
            "SystemVerilog": 43826,
            "Python": 22348,
            "C++": 5360,
            "Shell": 580
        }
    },
    {
        "name": "pic16f-antastic",
        "description": "A synthesizable picmicro-midrange clone for FPGAs",
        "languages": {
            "SystemVerilog": 75394,
            "Verilog": 70253,
            "Makefile": 13203,
            "Assembly": 8153,
            "C": 3982,
            "Tcl": 2861,
            "Shell": 1431
        }
    },
    {
        "name": "wiphy",
        "description": "Software-defined radio (SDR) IEEE 802.11 baseband in SystemVerilog",
        "languages": {
            "SystemVerilog": 51059,
            "C++": 27786,
            "Tcl": 15266,
            "Verilog": 6571,
            "CMake": 5046
        }
    },
    {
        "name": "ahb_lite_bus",
        "description": "AHB Bus lite v3.0",
        "languages": {
            "SystemVerilog": 19856
        }
    },
    {
        "name": "SystemVerilog-Tutorials",
        "description": "SystemVerilog derslerinde yazd\u0131\u011f\u0131m kodlar\u0131 i\u00e7ermektedir.",
        "languages": {
            "SystemVerilog": 85129,
            "Verilog": 17480
        }
    },
    {
        "name": "UVM-Verification-Testbench-For-FIFO",
        "description": "A complete UVM verification testbench for FIFO",
        "languages": {
            "SystemVerilog": 19416
        }
    },
    {
        "name": "UVMF",
        "description": null,
        "languages": {
            "SystemVerilog": 8010520,
            "Python": 1839128,
            "Verilog": 652103,
            "Makefile": 525501,
            "Stata": 356197,
            "HTML": 323774,
            "VHDL": 106012,
            "Tcl": 72906,
            "Shell": 58077,
            "Forth": 39293,
            "C++": 31060,
            "Fortran": 27998,
            "Batchfile": 19844,
            "C": 11760,
            "CSS": 10745,
            "JavaScript": 6408,
            "Perl": 5274,
            "Jinja": 2542,
            "Standard ML": 388,
            "TypeScript": 29
        }
    },
    {
        "name": "SH",
        "description": null,
        "languages": {
            "SystemVerilog": 343809,
            "Stata": 16113
        }
    },
    {
        "name": "configgpgpu",
        "description": "A configurable general purpose graphics processing unit for ",
        "languages": {
            "SystemVerilog": 215893
        }
    },
    {
        "name": "FabricHDL",
        "description": "A Verilog synthesis flow for Minecraft redstone circuits",
        "languages": {
            "SystemVerilog": 404792,
            "Verilog": 282249,
            "C++": 250411,
            "Java": 102635,
            "C": 2218,
            "Batchfile": 277,
            "Shell": 267
        }
    },
    {
        "name": "wb2axi",
        "description": "Wishbone to ARM AMBA 4 AXI",
        "languages": {
            "SystemVerilog": 9659,
            "Tcl": 519,
            "Makefile": 33
        }
    },
    {
        "name": "leg",
        "description": null,
        "languages": {
            "SystemVerilog": 32287,
            "Makefile": 610,
            "Pawn": 238
        }
    },
    {
        "name": "Ria",
        "description": "UM-SJTU JI VE450 2021 Summer Capstone Design Project",
        "languages": {
            "SystemVerilog": 164906,
            "C++": 79670,
            "C": 49021,
            "Verilog": 12656,
            "Makefile": 8012,
            "Assembly": 2813,
            "Python": 2125
        }
    },
    {
        "name": "AGNA-FCCM2023",
        "description": null,
        "languages": {
            "SystemVerilog": 521825,
            "Tcl": 199080,
            "Python": 159364,
            "C++": 110238,
            "C": 11725,
            "Verilog": 10323,
            "Makefile": 1838,
            "Smarty": 582,
            "Dockerfile": 267
        }
    },
    {
        "name": "UVM-example",
        "description": "UVM ",
        "languages": {
            "SystemVerilog": 23040
        }
    },
    {
        "name": "MathLib",
        "description": "MathLib DAC 2023 version",
        "languages": {
            "SystemVerilog": 36849,
            "VHDL": 9026,
            "Makefile": 1880
        }
    },
    {
        "name": "SVNES",
        "description": "NES implementation using SystemVerilog (WIP)",
        "languages": {
            "SystemVerilog": 88568,
            "Verilog": 17821,
            "Makefile": 4454,
            "Tcl": 3993,
            "C++": 1353,
            "Shell": 1325,
            "Stata": 97
        }
    },
    {
        "name": "apb4_gpio",
        "description": "General Purpose IO with APB4 interface",
        "languages": {
            "SystemVerilog": 42939,
            "Makefile": 5416,
            "HTML": 2960,
            "CSS": 2137
        }
    },
    {
        "name": "ne16",
        "description": "Neural Engine, 16 input channels",
        "languages": {
            "SystemVerilog": 243700,
            "Python": 25728
        }
    },
    {
        "name": "waveform-generator",
        "description": "Waveform Generator",
        "languages": {
            "SystemVerilog": 125807,
            "Python": 73254,
            "Verilog": 16336,
            "C": 11860,
            "Makefile": 10196
        }
    },
    {
        "name": "I2C_UVM_APB",
        "description": "Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface",
        "languages": {
            "SystemVerilog": 106814,
            "Shell": 389
        }
    },
    {
        "name": "Spiking-Neural-Network-Accelerator-EE552-project",
        "description": "Spiking Neural Network Accelerator",
        "languages": {
            "SystemVerilog": 88060
        }
    },
    {
        "name": "AXI_FIFO_BFM",
        "description": "AXI4 with a FIFO integrated with VIP",
        "languages": {
            "SystemVerilog": 2515478,
            "HTML": 1916843,
            "JavaScript": 1295463,
            "CSS": 169776,
            "Verilog": 63941,
            "Makefile": 15957,
            "Forth": 4364,
            "Python": 1580,
            "Tcl": 94
        }
    },
    {
        "name": "apb_timer",
        "description": "APB Timer Unit",
        "languages": {
            "SystemVerilog": 7507
        }
    },
    {
        "name": "Correlator",
        "description": "Autocorrelation and cross-correlation signal ",
        "languages": {
            "SystemVerilog": 17361,
            "C++": 9977,
            "Verilog": 2580,
            "Mathematica": 428
        }
    },
    {
        "name": "zero-riscy",
        "description": "zero-riscy CPU Core",
        "languages": {
            "SystemVerilog": 278251,
            "Verilog": 3923,
            "Shell": 51
        }
    },
    {
        "name": "SpikingNeuralNet",
        "description": "Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons",
        "languages": {
            "SystemVerilog": 3742
        }
    },
    {
        "name": "CDIM-SoC",
        "description": "SoC for CQU Dual Issue Machine",
        "languages": {
            "SystemVerilog": 436322,
            "Verilog": 258913,
            "Tcl": 32389,
            "Shell": 14386,
            "C": 7961,
            "Stata": 6916,
            "Pascal": 335
        }
    },
    {
        "name": "UVM-Verification-Testbench-For-SimpleBus",
        "description": null,
        "languages": {
            "SystemVerilog": 40314
        }
    },
    {
        "name": "15DaysofUVM",
        "description": null,
        "languages": {
            "SystemVerilog": 54257,
            "Verilog": 1019,
            "Stata": 384
        }
    },
    {
        "name": "skid_buffer",
        "description": "Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.",
        "languages": {
            "SystemVerilog": 10152
        }
    },
    {
        "name": "verilog-basic",
        "description": "learn the combinational and sequential logic circuit.",
        "languages": {
            "SystemVerilog": 4295474,
            "Verilog": 2857812,
            "HTML": 1446770,
            "Emacs Lisp": 594260,
            "Shell": 343415,
            "Makefile": 230606,
            "Tcl": 230191,
            "Coq": 213042,
            "JavaScript": 55798,
            "Forth": 54788,
            "PostScript": 20978,
            "C++": 15270,
            "CSS": 8010,
            "Batchfile": 4383,
            "Filebench WML": 4382,
            "C": 4230,
            "Perl": 3968,
            "Assembly": 1579,
            "Cadence": 554,
            "Pascal": 335,
            "Stata": 324,
            "PureBasic": 52
        }
    },
    {
        "name": "simple-alu-uvm",
        "description": "This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit",
        "languages": {
            "SystemVerilog": 994227
        }
    },
    {
        "name": "fpga_cnn",
        "description": "\u57fa\u4e8eFPGA\u7684CNN\u56fe\u50cf\u5206\u7c7b\u7cfb\u7edf",
        "languages": {
            "SystemVerilog": 228061,
            "Verilog": 195512,
            "Jupyter Notebook": 158343,
            "Scala": 41460,
            "Tcl": 19633
        }
    },
    {
        "name": "e32e",
        "description": "Latest in the line of the E32 processors with better/generic cache placement",
        "languages": {
            "SystemVerilog": 625818,
            "Tcl": 32166,
            "VHDL": 29551,
            "Verilog": 24868,
            "Pascal": 335
        }
    },
    {
        "name": "FPGA_pract",
        "description": "\u041c\u0435\u0442\u043e\u0434\u0438\u0447\u0435\u0441\u043a\u0438\u0435 \u043c\u0430\u0442\u0435\u0440\u0438\u0430\u043b\u044b \u043a\u0443\u0440\u0441\u0430 \"\u041f\u0440\u0430\u043a\u0442\u0438\u043a\u0443\u043c \u043f\u043e \u041f\u041b\u0418\u0421\"",
        "languages": {
            "SystemVerilog": 27169,
            "Tcl": 19753,
            "Batchfile": 120
        }
    },
    {
        "name": "Simple_UVM",
        "description": "Implements a simple UVM based testbench for a simple memory DUT.",
        "languages": {
            "SystemVerilog": 22620,
            "Tcl": 100
        }
    },
    {
        "name": "VLSI_Lab2",
        "description": "RTL + Verfication + Synthesis + APR",
        "languages": {
            "SystemVerilog": 7707,
            "Python": 7195,
            "Makefile": 1390,
            "Verilog": 856
        }
    },
    {
        "name": "TerraCresta",
        "description": "Nichibutsu Terra Cresta for MiSTerFPGA",
        "languages": {
            "SystemVerilog": 405764,
            "Verilog": 364162,
            "VHDL": 243647,
            "C++": 109891,
            "C": 93694,
            "Tcl": 18888,
            "Shell": 5046,
            "Batchfile": 609,
            "Scilab": 121,
            "Makefile": 72
        }
    },
    {
        "name": "mips_cpu",
        "description": "Single Cycle 32 bit MIPS",
        "languages": {
            "SystemVerilog": 18021,
            "Tcl": 2830,
            "Assembly": 1069
        }
    },
    {
        "name": "verilog2vhdl",
        "description": "Hardware Description Language Translator",
        "languages": {
            "SystemVerilog": 11409967,
            "Shell": 4285939,
            "Batchfile": 2937448,
            "Makefile": 2381033,
            "VHDL": 1240620,
            "Rust": 689833,
            "C": 610651,
            "Filebench WML": 570170,
            "Ada": 436560,
            "C++": 389788,
            "Go": 270690,
            "Python": 249840,
            "Java": 235440,
            "Assembly": 184860,
            "Yacc": 129920,
            "Objective-C": 44650,
            "MATLAB": 43668,
            "Forth": 42288,
            "GAP": 25750,
            "Lex": 21693,
            "Stata": 2114
        }
    },
    {
        "name": "freecellera-uvm",
        "description": "Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)",
        "languages": {
            "SystemVerilog": 4692959,
            "Perl": 1216089,
            "Verilog": 385401,
            "CSS": 66023,
            "JavaScript": 24562,
            "C++": 19300,
            "C": 13020,
            "Shell": 7729,
            "Perl 6": 3145,
            "Forth": 159,
            "Stata": 128,
            "Makefile": 30
        }
    },
    {
        "name": "uvm_starter",
        "description": "uvm_starter is a simple template for starting uvm projects",
        "languages": {
            "SystemVerilog": 29944,
            "Shell": 4045,
            "Makefile": 2211,
            "Verilog": 1827
        }
    },
    {
        "name": "Hastlayer-Hardware-Framework---Catapult",
        "description": "Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.",
        "languages": {
            "SystemVerilog": 49716,
            "VHDL": 20841,
            "Stata": 20029,
            "PowerShell": 1355,
            "Tcl": 1044,
            "Batchfile": 176
        }
    },
    {
        "name": "Tri-Mode-Ethernet-MAC-10-100-1000-",
        "description": "Ethernet-MAC System verilog",
        "languages": {
            "SystemVerilog": 30767
        }
    },
    {
        "name": "rggen-sv-rtl",
        "description": "Common SystemVerilog RTL modules for RgGen",
        "languages": {
            "SystemVerilog": 69400,
            "Ruby": 1239,
            "Filebench WML": 1210
        }
    },
    {
        "name": "go.debug",
        "description": "Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster",
        "languages": {
            "SystemVerilog": 121673,
            "Makefile": 37571,
            "C++": 10169,
            "Python": 3840,
            "Verilog": 3315,
            "Batchfile": 654,
            "Shell": 601,
            "Filebench WML": 433,
            "Forth": 239
        }
    },
    {
        "name": "BPSKModem",
        "description": "Binary Phase Shift Keying (BPSK) Modem",
        "languages": {
            "SystemVerilog": 73550,
            "MATLAB": 9905,
            "C": 4505
        }
    },
    {
        "name": "System-Verilog-Practice",
        "description": "Repository for system verilog labs from cadence",
        "languages": {
            "SystemVerilog": 311642,
            "Max": 15478,
            "Shell": 6841,
            "Forth": 2442,
            "C": 76
        }
    },
    {
        "name": "Last-Level-Cache-Simulator",
        "description": null,
        "languages": {
            "SystemVerilog": 33565,
            "Makefile": 239
        }
    },
    {
        "name": "yuu_clock",
        "description": "UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available",
        "languages": {
            "SystemVerilog": 25288,
            "Makefile": 432
        }
    },
    {
        "name": "RISC-V-core",
        "description": null,
        "languages": {
            "SystemVerilog": 113492,
            "Tcl": 3661,
            "Shell": 458
        }
    },
    {
        "name": "UVM_AXI4-Stream",
        "description": null,
        "languages": {
            "SystemVerilog": 27296,
            "Verilog": 9871,
            "Makefile": 1752
        }
    },
    {
        "name": "SNN-FPGA-Implementation",
        "description": null,
        "languages": {
            "SystemVerilog": 54418,
            "Tcl": 5567
        }
    },
    {
        "name": "Verification-of-APB-Protocol-using-UVM",
        "description": "Built a test environment using UVM Methodology to verify APB Protocol.",
        "languages": {
            "SystemVerilog": 14913,
            "Coq": 1
        }
    },
    {
        "name": "MAC_BFM",
        "description": "wifi",
        "languages": {
            "SystemVerilog": 17195
        }
    },
    {
        "name": "aes_decrypt_fpga",
        "description": "AES Decryption Core for FPGA",
        "languages": {
            "SystemVerilog": 242905,
            "Stata": 636,
            "Verilog": 405,
            "Shell": 124
        }
    },
    {
        "name": "iob-interconnect",
        "description": "handle bus interconnection",
        "languages": {
            "SystemVerilog": 28687,
            "Verilog": 27596,
            "Makefile": 1790,
            "C": 377
        }
    },
    {
        "name": "cagt",
        "description": "Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast an UVM based agent for any protocol.",
        "languages": {
            "SystemVerilog": 21695
        }
    },
    {
        "name": "meduram",
        "description": "Multi-port BRAM IP for ASIC and FPGA",
        "languages": {
            "SystemVerilog": 81630,
            "Shell": 4471,
            "Fortran": 689
        }
    },
    {
        "name": "apb_vip",
        "description": "APB VIP (UVM)",
        "languages": {
            "SystemVerilog": 40500,
            "Makefile": 876
        }
    },
    {
        "name": "cherrycore",
        "description": "AI Training Chip",
        "languages": {
            "SystemVerilog": 142068,
            "Python": 38347,
            "Verilog": 19310,
            "C++": 16836,
            "Shell": 12592,
            "C": 6762
        }
    },
    {
        "name": "SE-VGA",
        "description": "Mirror the Mac SE video over VGA",
        "languages": {
            "SystemVerilog": 13144
        }
    },
    {
        "name": "uvmBasics",
        "description": "Basics of UVM via an APB slave",
        "languages": {
            "SystemVerilog": 33846,
            "Makefile": 1202,
            "Forth": 583
        }
    },
    {
        "name": "image-processing",
        "description": "SystemVerilog code for image processing tasks like demosaicing",
        "languages": {
            "SystemVerilog": 13842,
            "Python": 384,
            "Stata": 216
        }
    },
    {
        "name": "gnn-acceleration-framework-with-FPGA",
        "description": "including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware verilog code that can be implemented on FPGA",
        "languages": {
            "SystemVerilog": 347113,
            "Python": 149955,
            "Verilog": 130527,
            "C++": 24615,
            "Makefile": 3701,
            "Shell": 1205
        }
    },
    {
        "name": "sim_3do",
        "description": "Verilator / Imgui sim for 3DO FPGA core attempt",
        "languages": {
            "SystemVerilog": 756007,
            "C": 377508,
            "C++": 149738,
            "Verilog": 117542,
            "Shell": 470
        }
    },
    {
        "name": "fpga_dsp",
        "description": "DSP by FPGA",
        "languages": {
            "SystemVerilog": 29244,
            "Scilab": 23661,
            "Tcl": 9339
        }
    },
    {
        "name": "ofs-agx7-pcie-attach",
        "description": null,
        "languages": {
            "SystemVerilog": 8231788,
            "Tcl": 709084,
            "Python": 299329,
            "Verilog": 143358,
            "Shell": 87591,
            "Makefile": 46900,
            "Perl": 17890,
            "Fortran": 14022,
            "Forth": 10391,
            "Stata": 650,
            "Filebench WML": 240
        }
    },
    {
        "name": "gpio",
        "description": "Parametric GPIO Peripheral ",
        "languages": {
            "SystemVerilog": 523982,
            "Python": 334867,
            "Smarty": 148582,
            "C": 42714,
            "Makefile": 1555,
            "CSS": 1336
        }
    },
    {
        "name": "vdf-fpga-round1-results",
        "description": null,
        "languages": {
            "SystemVerilog": 2841289,
            "Tcl": 874149,
            "Python": 555021,
            "C++": 369422,
            "Verilog": 176242,
            "Makefile": 172011,
            "Coq": 133554,
            "Shell": 41492,
            "VHDL": 16478,
            "C": 13390,
            "Pascal": 568
        }
    },
    {
        "name": "RiSC-16",
        "description": "RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instruction set simulator and a random instruction generator in system verilog and a rudimetary assembler in python",
        "languages": {
            "SystemVerilog": 67387,
            "Verilog": 49249,
            "Python": 16473,
            "Makefile": 4061,
            "Assembly": 398
        }
    },
    {
        "name": "vga_interface",
        "description": null,
        "languages": {
            "SystemVerilog": 44487,
            "C": 9311,
            "C++": 8188,
            "Makefile": 793
        }
    },
    {
        "name": "VerilogTurboCodeMaxProduct",
        "description": "Turbo coder and decoder",
        "languages": {
            "SystemVerilog": 201037
        }
    },
    {
        "name": "-100dasofSystemVerilog",
        "description": "System Verilog using Functional Verification",
        "languages": {
            "SystemVerilog": 47898,
            "Verilog": 3553,
            "Stata": 1901
        }
    },
    {
        "name": "6th-AI-Edge-Contest",
        "description": "RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.",
        "languages": {
            "SystemVerilog": 251251,
            "C": 102402,
            "C++": 84797,
            "Tcl": 53786,
            "Python": 20082,
            "Verilog": 12688,
            "Makefile": 4781,
            "Shell": 3979,
            "Starlark": 1839,
            "Assembly": 1802,
            "Pascal": 284
        }
    },
    {
        "name": "EECS-470-FinalProject",
        "description": "A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.",
        "languages": {
            "SystemVerilog": 639240,
            "Tcl": 106478,
            "Makefile": 83103,
            "C++": 60653,
            "C": 46707,
            "Assembly": 31205,
            "Verilog": 12219,
            "Shell": 10381
        }
    },
    {
        "name": "hci",
        "description": "Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores",
        "languages": {
            "SystemVerilog": 178765
        }
    },
    {
        "name": "sva_traces",
        "description": "Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors",
        "languages": {
            "SystemVerilog": 1372432,
            "Stata": 100090,
            "Makefile": 45859,
            "JavaScript": 5161,
            "HTML": 3472,
            "Batchfile": 2797,
            "Verilog": 1936,
            "VHDL": 1351,
            "CSS": 285
        }
    },
    {
        "name": "NUSADC",
        "description": "Repository for ISSCC 2020 paper.",
        "languages": {
            "SystemVerilog": 24150
        }
    },
    {
        "name": "systemverilog",
        "description": "System Verilog Presentation / example code I wrote to use as a template for future test benches",
        "languages": {
            "SystemVerilog": 9236
        }
    },
    {
        "name": "stack",
        "description": "Stack machine blocks.",
        "languages": {
            "SystemVerilog": 4946,
            "JavaScript": 3843,
            "C++": 2276,
            "Verilog": 337,
            "Makefile": 336
        }
    },
    {
        "name": "memory",
        "description": "Generic memory implementations",
        "languages": {
            "SystemVerilog": 75111
        }
    },
    {
        "name": "SV_Examples",
        "description": "SystemVerilog examples - common building blocks",
        "languages": {
            "SystemVerilog": 181649,
            "Tcl": 79002,
            "VHDL": 34319,
            "Assembly": 4629
        }
    },
    {
        "name": "QCM",
        "description": "Quantum Circuit Modelling Using State Vector and Heisenberg Representations",
        "languages": {
            "SystemVerilog": 650234,
            "C": 297242,
            "Makefile": 3073
        }
    },
    {
        "name": "universal_jtag_tap",
        "description": "Universal JTAG TAP Controller",
        "languages": {
            "SystemVerilog": 26170
        }
    },
    {
        "name": "apb_uart_sv",
        "description": null,
        "languages": {
            "SystemVerilog": 45569
        }
    },
    {
        "name": "rv5stage",
        "description": "My very first attempt on pipelined RV32I processor",
        "languages": {
            "SystemVerilog": 49160,
            "C++": 4215,
            "Makefile": 1771,
            "C": 1587,
            "Assembly": 1165,
            "Python": 331,
            "Nix": 143
        }
    },
    {
        "name": "mapache64",
        "description": "Custom 6502 Video Game Console",
        "languages": {
            "SystemVerilog": 46515,
            "C": 20811,
            "Tcl": 14013,
            "Makefile": 8591,
            "Python": 6452,
            "Assembly": 5713,
            "Shell": 2132,
            "Verilog": 215
        }
    },
    {
        "name": "ahb3lite_dma",
        "description": "DMA core compatible with AHB3-Lite ",
        "languages": {
            "SystemVerilog": 15379,
            "Python": 776
        }
    },
    {
        "name": "synth_school_verif_tasks",
        "description": null,
        "languages": {
            "SystemVerilog": 2153977,
            "Makefile": 32312,
            "Filebench WML": 10890,
            "Tcl": 3526
        }
    },
    {
        "name": "axi4_lib",
        "description": "AXI4 Interface Library",
        "languages": {
            "SystemVerilog": 128174,
            "Stata": 25861,
            "Python": 3501,
            "Tcl": 2513
        }
    },
    {
        "name": "rvc_asap",
        "description": "riscv-core-as-simple-as-passible",
        "languages": {
            "SystemVerilog": 86661,
            "C": 67018,
            "Verilog": 40275,
            "Assembly": 23800,
            "Shell": 15350,
            "Python": 5043,
            "Makefile": 1610,
            "Forth": 941
        }
    },
    {
        "name": "FIFO_SystemVerilog_Assertion",
        "description": "Synchronous FIFO design & verification using systemVerilog Assertions",
        "languages": {
            "SystemVerilog": 5504
        }
    },
    {
        "name": "apb_spi_master",
        "description": null,
        "languages": {
            "SystemVerilog": 22835
        }
    },
    {
        "name": "config_policy_pattern",
        "description": "Support code for DVCon 2021 paper submission",
        "languages": {
            "SystemVerilog": 40088,
            "Perl": 4517,
            "Shell": 3554,
            "Makefile": 632,
            "Forth": 258,
            "Tcl": 109
        }
    },
    {
        "name": "Digital-Circuits-and-Systems",
        "description": "[NYCU 2021 Spring] Digital Circuits and Systems",
        "languages": {
            "SystemVerilog": 983871
        }
    },
    {
        "name": "verilator-verification-features-tests",
        "description": null,
        "languages": {
            "SystemVerilog": 123812,
            "CSS": 59706,
            "HTML": 46096,
            "JavaScript": 44672,
            "Shell": 5338,
            "Python": 3884,
            "RobotFramework": 2328,
            "Makefile": 1515,
            "C++": 502
        }
    },
    {
        "name": "amba_sys_ip",
        "description": "AMBA-protocol system IP",
        "languages": {
            "SystemVerilog": 126056,
            "Scala": 18446,
            "Perl": 11290,
            "Makefile": 2900,
            "Python": 1687,
            "Shell": 1609,
            "Filebench WML": 1474,
            "Forth": 337
        }
    },
    {
        "name": "hardcloud",
        "description": "FPGA as an OpenMP Offloading Device.",
        "languages": {
            "SystemVerilog": 5685609,
            "Verilog": 2638110,
            "C": 229504,
            "Makefile": 26355,
            "Shell": 25838,
            "Python": 19986,
            "CMake": 4849,
            "Roff": 2301,
            "Tcl": 300
        }
    },
    {
        "name": "tbcm",
        "description": "Basic Common Modules",
        "languages": {
            "SystemVerilog": 27966,
            "Filebench WML": 336
        }
    },
    {
        "name": "procyon",
        "description": "Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.",
        "languages": {
            "SystemVerilog": 352698
        }
    },
    {
        "name": "sigasi_demos",
        "description": null,
        "languages": {
            "SystemVerilog": 24859593,
            "VHDL": 14404403,
            "HTML": 2121729,
            "C": 2018348,
            "Python": 1611184,
            "C++": 568908,
            "Perl": 497421,
            "Smarty": 422585,
            "Assembly": 191436,
            "Verilog": 135662,
            "Tcl": 129986,
            "Meson": 74267,
            "Rust": 64453,
            "Shell": 57777,
            "SCSS": 54526,
            "Makefile": 39841,
            "Stata": 30718,
            "Emacs Lisp": 23831,
            "TeX": 17948,
            "Dockerfile": 4044,
            "CSS": 3283,
            "POV-Ray SDL": 1257
        }
    },
    {
        "name": "hier-icache",
        "description": null,
        "languages": {
            "SystemVerilog": 340815,
            "Stata": 71932,
            "Shell": 5642,
            "Tcl": 1409
        }
    },
    {
        "name": "802.15.4",
        "description": "Medium Access Control layer of 802.15.4",
        "languages": {
            "SystemVerilog": 847055,
            "Verilog": 290315,
            "Python": 32976,
            "Coq": 19481
        }
    },
    {
        "name": "ROUTER-1-3",
        "description": "verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL",
        "languages": {
            "SystemVerilog": 25422,
            "Verilog": 10231,
            "Makefile": 2513
        }
    },
    {
        "name": "sv_waveterm",
        "description": null,
        "languages": {
            "SystemVerilog": 15271
        }
    },
    {
        "name": "cluster_interconnect",
        "description": null,
        "languages": {
            "SystemVerilog": 492090,
            "MATLAB": 88788,
            "Verilog": 15914,
            "Makefile": 12125,
            "Tcl": 3495
        }
    },
    {
        "name": "mips-cpu",
        "description": "MIPS CPU in verilog",
        "languages": {
            "SystemVerilog": 21562
        }
    },
    {
        "name": "alu_tb",
        "description": "Basic ALU testbench written in UVM for experiments",
        "languages": {
            "SystemVerilog": 12867,
            "Forth": 317
        }
    },
    {
        "name": "GNSS-verilog-signal-simulator",
        "description": "GNSS Signal Generator writen on Verilog HDL for SDR platform (currently BladeRF)",
        "languages": {
            "SystemVerilog": 3116,
            "Verilog": 2390
        }
    },
    {
        "name": "router_verification",
        "description": "\u8def\u79d1\u9a8c\u8bc1V0\u5b9e\u9a8c\uff0c\u5b8c\u6210\u4e00\u4e2arouter\u8bbe\u8ba1\u7684\u9a8c\u8bc1\u5de5\u4f5c",
        "languages": {
            "SystemVerilog": 152471,
            "Verilog": 141314,
            "Stata": 5024
        }
    },
    {
        "name": "FP51_fast_core",
        "description": "PulseRain FP51-1T MCU core",
        "languages": {
            "SystemVerilog": 360708,
            "Stata": 2593
        }
    },
    {
        "name": "Distributed-DecisionTrees",
        "description": null,
        "languages": {
            "SystemVerilog": 289549,
            "Verilog": 37772,
            "C++": 8564
        }
    },
    {
        "name": "ez-risc-v-cpu",
        "description": "risc-v cpu core and soc",
        "languages": {
            "SystemVerilog": 66247,
            "Verilog": 12883,
            "HTML": 876,
            "Mathematica": 364
        }
    },
    {
        "name": "SRAM_UVM",
        "description": "UVM Testbench for a SRAM",
        "languages": {
            "SystemVerilog": 14385
        }
    },
    {
        "name": "basic_uvmc_oct",
        "description": "A simple UVM testbench using UVM Connect and Octave",
        "languages": {
            "SystemVerilog": 6826,
            "C++": 2567,
            "Makefile": 2150,
            "MATLAB": 38
        }
    },
    {
        "name": "MLP-FeedForward-RTL-Acceleration",
        "description": "Register Transfer Level Acceleration of FeedForward Propagation in 2-Layer Perceptron Networks (My B.Sc. Thesis, Phase 3/3)",
        "languages": {
            "SystemVerilog": 45145
        }
    },
    {
        "name": "FlexRV32",
        "description": "The second implementation of RISC-V architecture, step-by-step.",
        "languages": {
            "SystemVerilog": 179850,
            "C": 90812,
            "Verilog": 58311,
            "HTML": 27971,
            "Tcl": 15240,
            "C++": 11521,
            "Makefile": 7268,
            "Python": 6275,
            "Shell": 2221,
            "Fortran": 1284,
            "M4": 863,
            "Assembly": 353,
            "Visual Basic 6.0": 180
        }
    },
    {
        "name": "ibex_super_system",
        "description": "Ibex Super System is DEPRECATED, and has become the Ibex Demo System: https://github.com/lowRISC/ibex-demo-system which is maintained by lowRISC.",
        "languages": {
            "SystemVerilog": 36749,
            "Python": 29928,
            "Tcl": 22423,
            "C": 7269,
            "Assembly": 2112,
            "CMake": 1246,
            "Shell": 670
        }
    },
    {
        "name": "pci-edu",
        "description": "SystemVerilog implemention of QEMU PCI edu device",
        "languages": {
            "SystemVerilog": 31112,
            "C++": 5726,
            "Makefile": 470
        }
    },
    {
        "name": "AHB_APB-Bridge",
        "description": "This is normal basic UVM testbench for AMBA Bridge AHB_APB",
        "languages": {
            "SystemVerilog": 35908,
            "Makefile": 2529
        }
    },
    {
        "name": "ECE385-Tank-World-on-FPGA",
        "description": "Repos for ECE385 final project",
        "languages": {
            "SystemVerilog": 10762790,
            "Verilog": 944035,
            "C": 818233,
            "C++": 692865,
            "HTML": 311811,
            "Makefile": 129894,
            "Assembly": 81221,
            "Jupyter Notebook": 55964,
            "Stata": 12489,
            "Shell": 4682,
            "VHDL": 3782,
            "GDB": 2105,
            "Cuda": 1617,
            "Scheme": 1204,
            "Mathematica": 342,
            "Standard ML": 32
        }
    },
    {
        "name": "SystemVerilog-Assertions",
        "description": "Examples of assertions used in SystemVerilog. Made for udemy course by M. Ramdas",
        "languages": {
            "SystemVerilog": 2148
        }
    },
    {
        "name": "Ethernet_switch_verification",
        "description": "Verification of Ethernet Switch System Verilog",
        "languages": {
            "SystemVerilog": 22374
        }
    },
    {
        "name": "vsdfpga",
        "description": "Implementation of Mixed Signal SoC (RISCV based Core + PLL) on FPGA",
        "languages": {
            "SystemVerilog": 9390,
            "Verilog": 5158
        }
    },
    {
        "name": "Implementation-of-AMBA-AXI3-protocol",
        "description": "Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System Verilog simulator and the Mentor Graphics Veloce hardware emulator.",
        "languages": {
            "SystemVerilog": 193030,
            "Stata": 9038,
            "Makefile": 1169
        }
    },
    {
        "name": "wav-d2d-hw",
        "description": "Wavious High Speed Die-to-die",
        "languages": {
            "SystemVerilog": 450760,
            "Scala": 217183,
            "Verilog": 131784,
            "Python": 991,
            "Makefile": 635,
            "Shell": 380
        }
    },
    {
        "name": "minimal-risc-v-cpu",
        "description": null,
        "languages": {
            "SystemVerilog": 39534
        }
    },
    {
        "name": "LeNet-Verilog-Simulate-FP16",
        "description": "\u76ee\u524d\u5728\u8fdb\u884c\u5377\u79ef\u795e\u7ecf\u7f51\u7edc\u7684\u7b97\u5b50\u8bbe\u8ba1\uff0c\u8be5\u7248\u672c\u4e3a\u57fa\u4e8eLeNet\u7f51\u7edc\u7684\u7eaf\u4eff\u771f\u7248\u672c",
        "languages": {
            "SystemVerilog": 187201,
            "Python": 4029
        }
    },
    {
        "name": "G76-Mini",
        "description": "An inexpensive VGA circuit designed specifically for homebrew 8-bit computers",
        "languages": {
            "SystemVerilog": 21116,
            "Verilog": 11661
        }
    },
    {
        "name": "zedboard_cnn",
        "description": "Vivado project of hardware Implementation of CNN on Xilinx Zedboard.  ",
        "languages": {
            "SystemVerilog": 287160,
            "Coq": 32423,
            "Verilog": 26604
        }
    },
    {
        "name": "cpubook-code",
        "description": "\u66f8\u7c4d\u300c\u4f5c\u308d\u3046\uff01CPU\u300d\u306e\u30b5\u30f3\u30d7\u30eb\u30b3\u30fc\u30c9",
        "languages": {
            "SystemVerilog": 18553,
            "Makefile": 3123,
            "Tcl": 1082,
            "Batchfile": 796
        }
    },
    {
        "name": "udma_core",
        "description": null,
        "languages": {
            "SystemVerilog": 137892
        }
    },
    {
        "name": "MPSoC-RISCV",
        "description": "Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128",
        "languages": {
            "SystemVerilog": 10470799,
            "Shell": 4455733,
            "Batchfile": 2959230,
            "Makefile": 2488855,
            "VHDL": 1263233,
            "C": 1113943,
            "Rust": 689833,
            "Filebench WML": 570170,
            "C++": 567240,
            "Ada": 436560,
            "Tcl": 329004,
            "Python": 274492,
            "Go": 270690,
            "Java": 235440,
            "Assembly": 202322,
            "Verilog": 198733,
            "Objective-C": 44650,
            "MATLAB": 43668,
            "Forth": 42288,
            "M4": 32277,
            "GAP": 25750,
            "Stata": 2114,
            "BitBake": 1122
        }
    },
    {
        "name": "core_tile",
        "description": null,
        "languages": {
            "SystemVerilog": 300778,
            "C++": 57530,
            "Stata": 50441,
            "Shell": 25333,
            "Makefile": 10347,
            "Python": 6705,
            "Fortran": 5388,
            "Tcl": 4994,
            "C": 2867,
            "Forth": 1057,
            "Assembly": 346
        }
    },
    {
        "name": "fpga_mafia",
        "description": "Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA. ",
        "languages": {
            "SystemVerilog": 1519201,
            "Verilog": 424350,
            "C": 215805,
            "Python": 129481,
            "Forth": 16129,
            "Assembly": 11013,
            "Tcl": 9860,
            "C++": 1523
        }
    },
    {
        "name": "i2c_master_slave_core",
        "description": "I2C master/slave Core",
        "languages": {
            "SystemVerilog": 103739,
            "Verilog": 99050
        }
    },
    {
        "name": "hwpe-mac-engine",
        "description": "An example Hardware Processing Engine",
        "languages": {
            "SystemVerilog": 46843,
            "Python": 10980
        }
    },
    {
        "name": "stBlitter",
        "description": null,
        "languages": {
            "SystemVerilog": 24676
        }
    },
    {
        "name": "fpu_ss",
        "description": "CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor",
        "languages": {
            "SystemVerilog": 137571
        }
    },
    {
        "name": "adsbenchmark",
        "description": "Benchmark circuits for analog defect simulation including P2427 standard validation",
        "languages": {
            "SystemVerilog": 95709
        }
    },
    {
        "name": "azadi",
        "description": "[Deprecated] Azadi is an SoC with 32 bit RISC-V CPU core.",
        "languages": {
            "SystemVerilog": 2168788,
            "C": 184656,
            "Verilog": 42608,
            "C++": 33355,
            "Makefile": 21334,
            "Assembly": 16434,
            "Tcl": 15710,
            "Smarty": 12167,
            "Python": 8286,
            "Shell": 7520,
            "Stata": 7001,
            "CMake": 4056,
            "Emacs Lisp": 347
        }
    },
    {
        "name": "rp32",
        "description": "RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).",
        "languages": {
            "SystemVerilog": 483873,
            "Tcl": 94618,
            "Verilog": 35371,
            "Python": 17059,
            "TeX": 13915,
            "Shell": 3888,
            "C": 3298,
            "Makefile": 511,
            "Assembly": 387,
            "C++": 250
        }
    },
    {
        "name": "manila-ice",
        "description": "Lattice iCE HX4K Development Board",
        "languages": {
            "SystemVerilog": 45539,
            "C": 12809,
            "Makefile": 11619,
            "Shell": 4970,
            "Verilog": 4647,
            "C++": 4028,
            "Assembly": 1455,
            "Python": 229
        }
    },
    {
        "name": "pulpissimo-zcu102",
        "description": "Implementation of a 32-bit single core risc-v platfrom  for Xilinx zcu102 board",
        "languages": {
            "SystemVerilog": 14885,
            "Tcl": 13317,
            "Makefile": 9862,
            "Verilog": 4957,
            "Shell": 718,
            "C": 264,
            "GDB": 61
        }
    },
    {
        "name": "UVM",
        "description": "Standard Universal Verification Methodology",
        "languages": {
            "SystemVerilog": 13096962,
            "Shell": 4271669,
            "Batchfile": 2937448,
            "Makefile": 2332761,
            "VHDL": 1240620,
            "Rust": 689833,
            "Filebench WML": 570170,
            "C": 498462,
            "Ada": 436560,
            "C++": 398292,
            "Go": 270690,
            "Python": 249840,
            "Java": 235440,
            "Assembly": 184860,
            "Objective-C": 44650,
            "MATLAB": 43668,
            "Forth": 42288,
            "GAP": 25750,
            "Stata": 2114
        }
    },
    {
        "name": "FPGABreakout",
        "description": "ES3B2 Breakout/Pong clone",
        "languages": {
            "SystemVerilog": 705010,
            "Verilog": 84748,
            "VHDL": 41759,
            "Coq": 40324
        }
    },
    {
        "name": "fpnew-wrapper",
        "description": "A chisel3 wrapper for pulp-platform/fpnew",
        "languages": {
            "SystemVerilog": 404516,
            "Scala": 7995,
            "Makefile": 1349
        }
    },
    {
        "name": "AXI2APB-Bridge-Design-and-Verification",
        "description": "In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the preferred AXI bus will be axi4-lite and the APB bus will be APB3. You can find the more detailed information about the bridge protocol by looking at the AXI to APB Bridge LogiCORE IP Product Guide. ",
        "languages": {
            "SystemVerilog": 894114,
            "VHDL": 9565,
            "Stata": 479
        }
    },
    {
        "name": "Func_Verif_MMU_Code_Source",
        "description": "Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache",
        "languages": {
            "SystemVerilog": 699835,
            "VHDL": 20850,
            "Ruby": 2863
        }
    },
    {
        "name": "PocketAlphaMission",
        "description": "SNK ASO/Alpha Mission gateware IP Core",
        "languages": {
            "SystemVerilog": 506607,
            "Verilog": 218765,
            "VHDL": 185931,
            "Tcl": 75862
        }
    },
    {
        "name": "axi4lite_gpio",
        "description": "General purpose IO port with AXI4-Lite interface",
        "languages": {
            "SystemVerilog": 19568
        }
    },
    {
        "name": "SV_I2S_RX_CORE",
        "description": "Synthesizable SystemVerilog IP-Core of the I2S Receiver",
        "languages": {
            "SystemVerilog": 8890
        }
    },
    {
        "name": "MiSTer-Discrete",
        "description": null,
        "languages": {
            "SystemVerilog": 49066,
            "Python": 18318,
            "Shell": 1696
        }
    },
    {
        "name": "yuu_common",
        "description": "Common SV utils library",
        "languages": {
            "SystemVerilog": 18539
        }
    },
    {
        "name": "Bloom_pattern_search",
        "description": "Pattern searche based on Bloom algorithm.",
        "languages": {
            "SystemVerilog": 42825,
            "R": 12204,
            "Python": 1189,
            "Stata": 777
        }
    },
    {
        "name": "hdl_common",
        "description": null,
        "languages": {
            "SystemVerilog": 161059,
            "C++": 107761,
            "Verilog": 50471,
            "Makefile": 11567,
            "C": 7758,
            "CMake": 6972,
            "Shell": 2888
        }
    },
    {
        "name": "redundancy_cells",
        "description": null,
        "languages": {
            "SystemVerilog": 290965,
            "HTML": 27045,
            "Python": 22618,
            "C": 3116,
            "Makefile": 2278,
            "Shell": 1665,
            "Tcl": 817
        }
    },
    {
        "name": "twn_generator",
        "description": "Generate an FPGA design for a TWN",
        "languages": {
            "SystemVerilog": 588927,
            "Python": 45279,
            "Verilog": 1500
        }
    },
    {
        "name": "RISCV_MCU_CYCLONEV",
        "description": "A basic implementation of the RISCV core into a DE10nano FPGA board.",
        "languages": {
            "SystemVerilog": 1591114,
            "HTML": 1038892,
            "C": 582654,
            "Tcl": 226188,
            "Verilog": 182531,
            "Stata": 92269,
            "Python": 13915,
            "Assembly": 9345,
            "C++": 8768,
            "VHDL": 7351,
            "Coq": 6306,
            "Shell": 328,
            "Makefile": 295
        }
    },
    {
        "name": "LaunchMIPS",
        "description": null,
        "languages": {
            "SystemVerilog": 339848,
            "TeX": 59950,
            "Verilog": 8468,
            "Perl": 1070
        }
    },
    {
        "name": "RNN_Accelerator",
        "description": "Verilog Code for RNN accelerator module/submodules",
        "languages": {
            "SystemVerilog": 89207,
            "Stata": 42387,
            "Python": 1621
        }
    },
    {
        "name": "LC3-Verification",
        "description": "Verification of a 5 stage LC3 pipelined CPU with System Verilog and Mentor Graphics ModelSim",
        "languages": {
            "SystemVerilog": 113679,
            "Stata": 502
        }
    },
    {
        "name": "risc-uproc",
        "description": "Toy RISC microprocessor in Verilog for Altera FPGA",
        "languages": {
            "SystemVerilog": 22096,
            "Verilog": 18208,
            "Assembly": 12709,
            "Python": 9559
        }
    },
    {
        "name": "pipeline",
        "description": "Pipelined MIPS processor in Verilog",
        "languages": {
            "SystemVerilog": 62102
        }
    },
    {
        "name": "PokemonMini_MiSTer",
        "description": "Pokemon Mini for MiSTer",
        "languages": {
            "SystemVerilog": 309278,
            "Verilog": 252365,
            "VHDL": 108888,
            "C++": 102472,
            "C": 76382,
            "Tcl": 33119,
            "Python": 15056,
            "Shell": 1541,
            "Batchfile": 708
        }
    },
    {
        "name": "pulpino__spi_master__subsystem_verification",
        "description": null,
        "languages": {
            "SystemVerilog": 1092742,
            "Makefile": 7306,
            "Stata": 4681,
            "Forth": 3263,
            "Python": 1116,
            "Filebench WML": 259
        }
    },
    {
        "name": "RISC-pipelined-processor",
        "description": "5 stages RISC pipelined processor with multiple instructions implemented in verilog including ALU Operations, Interrupts as a state machine, Jumps and branching instructions, Memory operations and more.. following Harvard architecture.",
        "languages": {
            "SystemVerilog": 70553,
            "Verilog": 27363,
            "Stata": 9572,
            "Python": 8239
        }
    },
    {
        "name": "svlint-action",
        "description": null,
        "languages": {
            "SystemVerilog": 364,
            "Dockerfile": 322,
            "Shell": 283,
            "Fortran": 21,
            "Forth": 14
        }
    },
    {
        "name": "HIT-CS32201-Assignments-Fall-2022",
        "description": "\u54c8\u5de5\u5927\u300a\u8ba1\u7b97\u673a\u7ec4\u7ec7\u4e0e\u4f53\u7cfb\u7ed3\u6784\u300b\u5b9e\u9a8c - 2022\u5e74\u79cb | HIT Computer Architecture Course Assignments - Fall 2022",
        "languages": {
            "SystemVerilog": 84793,
            "Verilog": 8469,
            "Tcl": 3786,
            "C": 998
        }
    },
    {
        "name": "pztb-core",
        "description": null,
        "languages": {
            "SystemVerilog": 476569,
            "Tcl": 20258,
            "Ruby": 7097,
            "Makefile": 2369,
            "Forth": 383,
            "Filebench WML": 204
        }
    },
    {
        "name": "OpenIP",
        "description": "Open source IP collection",
        "languages": {
            "SystemVerilog": 181389
        }
    },
    {
        "name": "UVM_Python",
        "description": "This repository contains an example of the connection between an UVM Testbench and a Python reference model.",
        "languages": {
            "SystemVerilog": 16692,
            "Makefile": 929,
            "C++": 903,
            "Tcl": 100,
            "Python": 31
        }
    },
    {
        "name": "rp8",
        "description": "RISC processor 8bit (AVR ISA), RTL based on 'navre'",
        "languages": {
            "SystemVerilog": 93695,
            "C": 49941,
            "Assembly": 38085,
            "Makefile": 12486,
            "C++": 6074
        }
    },
    {
        "name": "GA",
        "description": "Genetic Algo - Verilog",
        "languages": {
            "SystemVerilog": 34126,
            "Verilog": 29526,
            "Python": 8094
        }
    },
    {
        "name": "APB_PWM",
        "description": "Pulse Width Modulator programmed through an Advanced Peripheral Bus interface",
        "languages": {
            "SystemVerilog": 5734,
            "Shell": 172
        }
    },
    {
        "name": "ARM-Single-Cycle-Processor",
        "description": "Design and simulate a simplified ARM single-cycle processor using SystemVerilog.",
        "languages": {
            "SystemVerilog": 16212
        }
    },
    {
        "name": "Matrix-MAC-Unit",
        "description": "Matrix Multiply and Accumulate unit written in System Verilog",
        "languages": {
            "SystemVerilog": 3978
        }
    },
    {
        "name": "fpga-filter-implementation",
        "description": "FIR and LMS filter implementations in FPGAs",
        "languages": {
            "SystemVerilog": 697088,
            "Verilog": 211442,
            "Coq": 53348,
            "VHDL": 25152
        }
    },
    {
        "name": "spi_avip",
        "description": null,
        "languages": {
            "SystemVerilog": 476023,
            "Makefile": 14182,
            "Forth": 1404,
            "Python": 1113,
            "Tcl": 94
        }
    },
    {
        "name": "apb_i2c",
        "description": null,
        "languages": {
            "SystemVerilog": 39967
        }
    },
    {
        "name": "DDR4-Memory-Controller",
        "description": null,
        "languages": {
            "SystemVerilog": 83638,
            "Makefile": 895,
            "Forth": 153
        }
    },
    {
        "name": "PulseRain_RISCV_MCU",
        "description": "PulseRain RISC-V MCU",
        "languages": {
            "SystemVerilog": 81354,
            "Verilog": 44085
        }
    },
    {
        "name": "RV32I-MAF-project",
        "description": "Designinig a Pipeline in-order 5 stage RISC-V core RV32I-MAF",
        "languages": {
            "SystemVerilog": 113861,
            "Python": 31696,
            "Stata": 12339,
            "C": 10074,
            "Assembly": 1774,
            "Shell": 1428
        }
    },
    {
        "name": "Neural-Network-Layer-Generator",
        "description": "Application Specific Integrated Circuit(ASIC)",
        "languages": {
            "SystemVerilog": 504731,
            "C++": 92389
        }
    },
    {
        "name": "simple_loong_cpu",
        "description": "simple version of Lain Core, loongarch32r cpu core",
        "languages": {
            "SystemVerilog": 486304,
            "TeX": 305355,
            "C++": 52748,
            "Makefile": 45524,
            "Verilog": 11193,
            "Python": 9608
        }
    },
    {
        "name": "SystemVerilog-Codes",
        "description": "System Verilog codes with their testbench",
        "languages": {
            "SystemVerilog": 40553,
            "Shell": 76
        }
    },
    {
        "name": "Pre_Silicon-AHB-to_APB-Verification",
        "description": "Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. \ud83c\udf09\ud83d\ude80",
        "languages": {
            "SystemVerilog": 352584,
            "Verilog": 24208,
            "Makefile": 1619,
            "Stata": 660
        }
    },
    {
        "name": "DMA8237A_VERIF",
        "description": "Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench",
        "languages": {
            "SystemVerilog": 99460,
            "Makefile": 589
        }
    },
    {
        "name": "apb_gpio",
        "description": null,
        "languages": {
            "SystemVerilog": 28990
        }
    },
    {
        "name": "verible-formatter-action",
        "description": null,
        "languages": {
            "SystemVerilog": 277
        }
    },
    {
        "name": "verilog_library",
        "description": "HYF's high quality verilog codes",
        "languages": {
            "SystemVerilog": 2566259,
            "Stata": 288154,
            "C": 231443,
            "Makefile": 90347
        }
    },
    {
        "name": "rip-cpu",
        "description": "\"Reservoir in Processor\" implemented in SystemVerilog based on RISC-V ISA",
        "languages": {
            "SystemVerilog": 130900,
            "C++": 67665,
            "Verilog": 6388,
            "CMake": 2173
        }
    },
    {
        "name": "SoC-FinTech",
        "description": "Financial Technology with SoC-NTM verified with UVM/OSVVM/FV",
        "languages": {
            "SystemVerilog": 34813240,
            "Shell": 31933919,
            "Batchfile": 30129560,
            "VHDL": 19416264,
            "Makefile": 16999466,
            "Stata": 12462227,
            "Filebench WML": 7726660,
            "C++": 2855381,
            "MATLAB": 1379760,
            "Python": 1181421,
            "Rust": 1092608,
            "GAP": 1088868,
            "C": 1078170,
            "Ada": 886298,
            "Go": 867916,
            "Scala": 363851,
            "Assembly": 363188,
            "Java": 140514,
            "Tcl": 103977,
            "Objective-C": 7505
        }
    },
    {
        "name": "NetEmulation",
        "description": "Software Simulation and Hardware Synthesis of Electrical and Optical Interconnection Networks",
        "languages": {
            "SystemVerilog": 342890,
            "Verilog": 315069,
            "Stata": 58596,
            "MATLAB": 54644,
            "Tcl": 13195,
            "Perl": 1948
        }
    },
    {
        "name": "hawkins",
        "description": null,
        "languages": {
            "SystemVerilog": 5068024,
            "C": 59092,
            "C++": 15682,
            "Python": 5321,
            "Makefile": 3260
        }
    },
    {
        "name": "4Issue-7Stage-OutOfOrder-Superscalar-RISCV-CPU-ArianeBased",
        "description": null,
        "languages": {
            "SystemVerilog": 1121322,
            "Stata": 357160,
            "Verilog": 3336,
            "Batchfile": 118
        }
    },
    {
        "name": "uvm-phase-jumping",
        "description": "Simple UVM phase jumping",
        "languages": {
            "SystemVerilog": 24102,
            "Makefile": 692,
            "C++": 273,
            "Tcl": 91
        }
    },
    {
        "name": "FPGA_UNDERWAY_SALES_MACHINE",
        "description": "\u8fd9\u662f\u4e1c\u5357\u5927\u5b66\u4fe1\u606f\u79d1\u5b66\u4e0e\u5de5\u7a0b\u5b66\u9662\u5927\u4e09\u77ed\u5b66\u671f\u7684FPGA\u5f00\u53d1\uff0c\u6211\u4eec\u8981\u505a\u4e00\u4e2a\u5357\u4eac\u5730\u94c1\u552e\u7968\u673a",
        "languages": {
            "SystemVerilog": 134904,
            "VHDL": 64417,
            "Verilog": 28569,
            "Coq": 11149,
            "Python": 1349,
            "Tcl": 1202,
            "Pascal": 568
        }
    },
    {
        "name": "uCodedRiscV",
        "description": "A simple micro-coded (micro-programmed control unit) multi-cycle 32-bit RISC-V CPU written in System Verilog",
        "languages": {
            "SystemVerilog": 83990
        }
    },
    {
        "name": "nekoyon",
        "description": "Fourth iteration of the Neko series of SoC",
        "languages": {
            "SystemVerilog": 568048,
            "VHDL": 16507,
            "Pascal": 335
        }
    },
    {
        "name": "nnFPGA",
        "description": "RTL for neural nets",
        "languages": {
            "SystemVerilog": 62241
        }
    },
    {
        "name": "UVM_RAL_DMA",
        "description": null,
        "languages": {
            "SystemVerilog": 22069
        }
    },
    {
        "name": "CORDIC-UART-Artix-7",
        "description": null,
        "languages": {
            "SystemVerilog": 539292,
            "Shell": 106421,
            "Verilog": 102493,
            "HTML": 67123,
            "Tcl": 65027,
            "JavaScript": 58922,
            "VHDL": 37270,
            "C++": 17466,
            "Python": 12001,
            "Stata": 11854,
            "C": 2818,
            "Forth": 2759,
            "Batchfile": 1314,
            "Pascal": 670
        }
    },
    {
        "name": "sgbm",
        "description": "implementation of opencv sgbm(disparity map extract) on FPGA",
        "languages": {
            "SystemVerilog": 165355,
            "Verilog": 29074
        }
    },
    {
        "name": "AXI_BFM",
        "description": "AXI \u603b\u7ebf\u9a8c\u8bc1 \u6a21\u5757",
        "languages": {
            "SystemVerilog": 45288
        }
    },
    {
        "name": "ELEC6234_picoMIPS_processor_Coursework",
        "description": null,
        "languages": {
            "SystemVerilog": 43440
        }
    },
    {
        "name": "advanced-riscv-verification-methodologies",
        "description": "Advanced Verification Methodologies for RISC-V and related IP",
        "languages": {
            "SystemVerilog": 802417
        }
    },
    {
        "name": "Memory",
        "description": null,
        "languages": {
            "SystemVerilog": 13770
        }
    },
    {
        "name": "CS202-CS214-Computer-Organization-Project",
        "description": "SUSTech CS202/CS214 Computer Organization Project. Streams Bad Apple.",
        "languages": {
            "SystemVerilog": 61160,
            "Assembly": 39398,
            "Python": 29497,
            "Tcl": 7657,
            "Verilog": 1875
        }
    },
    {
        "name": "sv_math",
        "description": "Reusable math modules (multiplication, division, square root and logarithm) in SystemVerilog",
        "languages": {
            "SystemVerilog": 23118,
            "Tcl": 241,
            "Makefile": 120
        }
    },
    {
        "name": "tlrb_aib_phy",
        "description": "TLRB AIB PHY RTL",
        "languages": {
            "SystemVerilog": 279348,
            "Verilog": 155251,
            "Forth": 6362,
            "Coq": 3864
        }
    },
    {
        "name": "NaplesPU",
        "description": "The official NaplesPU hardware code repository",
        "languages": {
            "SystemVerilog": 1684520,
            "C": 93456,
            "VHDL": 75919,
            "C++": 69475,
            "Verilog": 41604,
            "Objective-C": 26383,
            "Shell": 25228,
            "Python": 13661,
            "Makefile": 10102,
            "Tcl": 2772,
            "Stata": 174
        }
    },
    {
        "name": "KF8259",
        "description": "8259/8259A-like Interrupt Controller written in SystemVerilog",
        "languages": {
            "SystemVerilog": 134920,
            "Tcl": 286
        }
    },
    {
        "name": "SystemVerilog",
        "description": null,
        "languages": {
            "SystemVerilog": 181478
        }
    },
    {
        "name": "UPF",
        "description": "Constructs for Unified Low Power Format (UPF) with Verilog/SystemVeriog designs",
        "languages": {
            "SystemVerilog": 2711,
            "Python": 2210,
            "Verilog": 470
        }
    },
    {
        "name": "arm_watchdog",
        "description": "Verification IP for Watchdog",
        "languages": {
            "SystemVerilog": 58880,
            "Verilog": 35585
        }
    },
    {
        "name": "UART-Design-simulation-using-verilog",
        "description": null,
        "languages": {
            "SystemVerilog": 9417
        }
    },
    {
        "name": "DualCoreProcessor",
        "description": "ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor",
        "languages": {
            "SystemVerilog": 233733,
            "Assembly": 15816
        }
    },
    {
        "name": "uvm_study",
        "description": "study uvm step by step",
        "languages": {
            "SystemVerilog": 105382,
            "Tcl": 6944,
            "Verilog": 525
        }
    },
    {
        "name": "riscv-processor",
        "description": "RV32I Single Cycle Processor (CPU)",
        "languages": {
            "SystemVerilog": 41849,
            "Tcl": 2422,
            "Shell": 360,
            "Makefile": 312
        }
    },
    {
        "name": "verilog_ips",
        "description": "Various IPs implemented in Verilog",
        "languages": {
            "SystemVerilog": 15049,
            "Verilog": 9375,
            "Makefile": 481
        }
    },
    {
        "name": "HDLBits",
        "description": null,
        "languages": {
            "SystemVerilog": 49562
        }
    },
    {
        "name": "SystemVerilog-HDMI-encoder-serializer-PLL-generator",
        "description": "SystemVerilog HDMI encoder, serializer & PLL generator.  Tested on Cyclone IV-E, Compatible with Quartus 13.0 through Quartus Prime 20.1.",
        "languages": {
            "SystemVerilog": 123678,
            "Stata": 4349
        }
    },
    {
        "name": "riscv-processor",
        "description": null,
        "languages": {
            "SystemVerilog": 48247,
            "Brainfuck": 5738,
            "Assembly": 3113,
            "Makefile": 1048,
            "C": 243,
            "Shell": 150
        }
    },
    {
        "name": "verification-gentleman-blog-code",
        "description": "Example code for Verification Gentleman blog",
        "languages": {
            "SystemVerilog": 396776,
            "E": 85358,
            "Eiffel": 15836,
            "Shell": 5676,
            "Forth": 699,
            "Makefile": 200,
            "Tcl": 73
        }
    },
    {
        "name": "BBQ",
        "description": "Artifacts for the \"BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling\" paper that appears in NSDI '24.",
        "languages": {
            "SystemVerilog": 207259,
            "Python": 152114,
            "Shell": 38750,
            "Verilog": 19170,
            "Tcl": 572
        }
    },
    {
        "name": "esnet-fpga-library",
        "description": "ESnet general-purpose FPGA design library.",
        "languages": {
            "SystemVerilog": 1629469,
            "Makefile": 422046,
            "Tcl": 34541,
            "Jinja": 20404,
            "Shell": 10755,
            "Python": 4379,
            "P4": 3434
        }
    },
    {
        "name": "AES_GCM",
        "description": "Try to implement GCM-AES encryption algorithm on FPGA hardware and test it by software.",
        "languages": {
            "SystemVerilog": 120337,
            "Python": 83401,
            "Verilog": 13514,
            "Jupyter Notebook": 10187,
            "C": 3742,
            "Tcl": 3730,
            "Vim Script": 2080,
            "Shell": 192
        }
    },
    {
        "name": "APB-SPI-Controller-Verification",
        "description": "UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC24xx microcontroller specification.",
        "languages": {
            "SystemVerilog": 37212
        }
    },
    {
        "name": "zpu-avalanche",
        "description": "Implementation of ZPU processor in Verilog",
        "languages": {
            "SystemVerilog": 118003,
            "Makefile": 474
        }
    },
    {
        "name": "MIPSVerification_UVM",
        "description": "Verification of a MIPS Multi-Cycle Microprocessor using UVM",
        "languages": {
            "SystemVerilog": 46110
        }
    },
    {
        "name": "GDD_MCU",
        "description": null,
        "languages": {
            "SystemVerilog": 12283,
            "Verilog": 7657,
            "Shell": 431
        }
    },
    {
        "name": "wishbone",
        "description": "Trying to learn Wishbone by implementing few master/slave devices",
        "languages": {
            "SystemVerilog": 50570,
            "Makefile": 538
        }
    },
    {
        "name": "pynq-audio",
        "description": "RTL and python for using the ADAU1761 audio codec on the Pynq-Z2 board from TUL",
        "languages": {
            "SystemVerilog": 34709,
            "Jupyter Notebook": 8903,
            "Python": 8843,
            "C++": 4549,
            "Verilog": 832
        }
    },
    {
        "name": "NibblerCPU",
        "description": "4-bit CPU written in SystemVerilog",
        "languages": {
            "SystemVerilog": 30833
        }
    },
    {
        "name": "optimus-intel-fpga-bbb",
        "description": "Forked from OPAE/intel-fpga-bbb, modified for Optimus FPGA Hypervisor",
        "languages": {
            "SystemVerilog": 1823841,
            "C++": 383086,
            "C": 210088,
            "Coq": 104020,
            "Verilog": 91868,
            "Shell": 64838,
            "Tcl": 63682,
            "Python": 25013,
            "CMake": 19728,
            "Gnuplot": 14377,
            "Makefile": 10173
        }
    },
    {
        "name": "AMBA-SVA",
        "description": "ARM AMBA 4 AXI4,AXI4-lite,AXI4-stream SVAs (BP063) MiscellaneousBP063",
        "languages": {
            "SystemVerilog": 220718,
            "Verilog": 48669
        }
    },
    {
        "name": "Helios_scalable_QEC",
        "description": "FPGA implementation of distributed union find algorithm",
        "languages": {
            "SystemVerilog": 765217,
            "Verilog": 479985,
            "Tcl": 287461,
            "C": 84823,
            "Python": 54387,
            "Shell": 46543,
            "Gnuplot": 28615,
            "VHDL": 9598,
            "Stata": 3931,
            "Forth": 940,
            "Pascal": 284
        }
    },
    {
        "name": "MIPS-CPU",
        "description": "A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog",
        "languages": {
            "SystemVerilog": 67023
        }
    },
    {
        "name": "fpga-ssd1306-to-vga",
        "description": "ICE40 FPGA configuration: SSD1306 to VGA converter",
        "languages": {
            "SystemVerilog": 3583,
            "Shell": 269
        }
    },
    {
        "name": "Design-and-Verification-of-DDR3-SDRAM-memory-controller",
        "description": "Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for setting up the interfaces and writing tasks for various operations. Performed randomized, Constrained, and directed test cases to validate our DUT.",
        "languages": {
            "SystemVerilog": 276304,
            "Stata": 322
        }
    },
    {
        "name": "icesugar-playground",
        "description": "repository to store some of my icesugar-pro verilog project",
        "languages": {
            "SystemVerilog": 34878,
            "Verilog": 10162,
            "Makefile": 2621,
            "C++": 1151,
            "Python": 803
        }
    },
    {
        "name": "rv_plic",
        "description": "Implementation of a RISC-V-compatible Platform Interrupt Controller (PLIC). DEPRECATED in favour of the OpenTitan PLIC: https://github.com/lowRISC/opentitan/tree/master/hw/ip/rv_plic",
        "languages": {
            "SystemVerilog": 120905
        }
    },
    {
        "name": "apb_watchdog-",
        "description": "apb_watchdog\u7684uvm\u9a8c\u8bc1\u4ee3\u7801",
        "languages": {
            "SystemVerilog": 115690,
            "Verilog": 35584,
            "Stata": 4672,
            "Makefile": 1921
        }
    },
    {
        "name": "soc_model_rt_analysis",
        "description": null,
        "languages": {
            "SystemVerilog": 53610,
            "Python": 15611,
            "Makefile": 2697,
            "Tcl": 376
        }
    },
    {
        "name": "nscscc2023",
        "description": null,
        "languages": {
            "SystemVerilog": 235598,
            "Verilog": 30880,
            "Tcl": 351
        }
    },
    {
        "name": "LEGv8-ISA",
        "description": "Implementation of the ARMv8's subset Instruction Set Architecture from the Book \"Computer Organization and Design: The Hardware Software Interface: ARM Edition\" by David A. Patterson and John L. Hennessy",
        "languages": {
            "SystemVerilog": 22447,
            "Python": 3204,
            "Makefile": 1514,
            "Shell": 1400,
            "Batchfile": 1373
        }
    },
    {
        "name": "amiq_reg_agt",
        "description": "Register Agent",
        "languages": {
            "SystemVerilog": 38253
        }
    },
    {
        "name": "MIPS-CPU",
        "description": "MIPS CPU",
        "languages": {
            "SystemVerilog": 18572,
            "Assembly": 743
        }
    },
    {
        "name": "RippleCarryAdder",
        "description": "Project For Computer Aided Digital Design Course - UE22EC252A",
        "languages": {
            "SystemVerilog": 2894
        }
    },
    {
        "name": "otherverify",
        "description": " Examples of verification solutions (e.g., UVM, cocotb,...)",
        "languages": {
            "SystemVerilog": 100568,
            "Verilog": 18019,
            "Scala": 3859,
            "Makefile": 3690,
            "Python": 3046,
            "Tcl": 2767,
            "Stata": 2755,
            "C": 2241,
            "Fortran": 1675,
            "VHDL": 1198,
            "Forth": 313,
            "Shell": 295,
            "Pascal": 284,
            "Batchfile": 265
        }
    },
    {
        "name": "Portable-Stimulus",
        "description": null,
        "languages": {
            "SystemVerilog": 211356,
            "C": 90305
        }
    },
    {
        "name": "tinyvers",
        "description": "TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.",
        "languages": {
            "SystemVerilog": 9285999,
            "Verilog": 3238112,
            "Assembly": 795700,
            "Tcl": 207479,
            "Python": 177031,
            "C": 158842,
            "Makefile": 155108,
            "VHDL": 99272,
            "C++": 53227,
            "Fortran": 39517,
            "Stata": 33862,
            "Shell": 17717,
            "Batchfile": 9503,
            "Filebench WML": 1848,
            "Emacs Lisp": 843,
            "Forth": 305,
            "GDB": 305
        }
    },
    {
        "name": "vitis_rtl",
        "description": "Examples of Vitis projects, which utilize RTL kernels.",
        "languages": {
            "SystemVerilog": 110855,
            "Verilog": 48297,
            "Python": 25815,
            "C++": 16554,
            "CMake": 8949,
            "Makefile": 5538,
            "Shell": 229
        }
    },
    {
        "name": "JZ-Wentworth-Cache-Now",
        "description": null,
        "languages": {
            "SystemVerilog": 142109,
            "Stata": 122315,
            "Assembly": 118773,
            "Shell": 50328,
            "Verilog": 17144,
            "Python": 2347,
            "Tcl": 761
        }
    },
    {
        "name": "UVM_AMBA3_APB_FUNCTIONAL-COVERAGE",
        "description": null,
        "languages": {
            "SystemVerilog": 15595
        }
    },
    {
        "name": "MultilevelTLB",
        "description": "Multilevel TLB implementation workspace for (CVA6) Ariane Core during summer GSoC'21",
        "languages": {
            "SystemVerilog": 162954,
            "Stata": 37640,
            "Makefile": 2082
        }
    },
    {
        "name": "SimpleAdder-UVM",
        "description": "A simple adder implementation and verification using UVM 1.2",
        "languages": {
            "SystemVerilog": 9767
        }
    },
    {
        "name": "ECE-385-Final-Project",
        "description": "System Verilog code to create a basic side scrolling, coin collecting mario-styled game for ECE 385 at UIUC",
        "languages": {
            "SystemVerilog": 197969,
            "Python": 8585
        }
    },
    {
        "name": "tiny-gpu",
        "description": "A minimal GPU design in Verilog for learning about how GPUs work",
        "languages": {
            "SystemVerilog": 43712,
            "Python": 17529,
            "Makefile": 510
        }
    },
    {
        "name": "ADCinterface",
        "description": "A Qsys project for interfacing to the BeMicro CV FPGA development board and BeScope ADC development board",
        "languages": {
            "SystemVerilog": 414612,
            "Verilog": 308994,
            "HTML": 40016,
            "Tcl": 7886,
            "VHDL": 5988,
            "Standard ML": 64
        }
    },
    {
        "name": "aes128",
        "description": "The aes128 is a SystemVerilog implementation of the AES algorithm with 128-bit key",
        "languages": {
            "SystemVerilog": 63440
        }
    },
    {
        "name": "vBlake-RTL",
        "description": "vBlake-RTL",
        "languages": {
            "SystemVerilog": 9827
        }
    },
    {
        "name": "easy_fifo",
        "description": "a low latency FIFO wrote in systemverilog",
        "languages": {
            "SystemVerilog": 31637,
            "Tcl": 10931
        }
    },
    {
        "name": "Kotsu2Risc",
        "description": "system verilog implementation of RISC-V ISA for FPGA",
        "languages": {
            "SystemVerilog": 24295,
            "Assembly": 302
        }
    },
    {
        "name": "APB-Verification",
        "description": "verification of APB bus on System Verilog. creating a testbench consisting of modules to check and improve the functional coverage.",
        "languages": {
            "SystemVerilog": 8115
        }
    },
    {
        "name": "x-ava-core",
        "description": null,
        "languages": {
            "SystemVerilog": 99673,
            "C": 2071
        }
    },
    {
        "name": "SystemVerilog",
        "description": "SystemVerilog of syntax and Practices",
        "languages": {
            "SystemVerilog": 116254
        }
    },
    {
        "name": "AHB-with-FIFO",
        "description": "UVM methodology",
        "languages": {
            "SystemVerilog": 14427,
            "Verilog": 357
        }
    },
    {
        "name": "uvm-mcdf_v2",
        "description": "Mirror of william_william/uvm-mcdf_v2 on Gitee",
        "languages": {
            "SystemVerilog": 64555,
            "Verilog": 40423,
            "Makefile": 1733
        }
    },
    {
        "name": "ahb2apb_bridge_verification",
        "description": "Verification using Mentor Veloce Emulator in TBX mode",
        "languages": {
            "SystemVerilog": 46798,
            "Makefile": 1180
        }
    },
    {
        "name": "apb_uvm",
        "description": "Advanced Peripheral Bus (APB) UVM testbench project",
        "languages": {
            "SystemVerilog": 8730,
            "Batchfile": 340,
            "Stata": 157
        }
    },
    {
        "name": "xc7a50t_microblaze_FDAF",
        "description": "Vivado project of frequency domain adaptive filter. Implemented on Xilinx xc7a50t FPGA",
        "languages": {
            "SystemVerilog": 164608,
            "C++": 8169,
            "Verilog": 6674,
            "C": 5528
        }
    },
    {
        "name": "MiSTer_KonixMultisystem",
        "description": "MiSTer Implementation of the Konix Multi System - Based on the original Net Lists - And a new 8088 core based on https://www.reenigne.org/blog/8086-microcode-disassembled/",
        "languages": {
            "SystemVerilog": 2395999,
            "Verilog": 456169,
            "VHDL": 111325,
            "Tcl": 19309,
            "Batchfile": 708
        }
    },
    {
        "name": "100-days-of-rtl",
        "description": null,
        "languages": {
            "SystemVerilog": 22443,
            "Verilog": 8845
        }
    },
    {
        "name": "GettingVerilatorStartedWithUVM",
        "description": "Simple UVM environment for experimenting with Verilator.",
        "languages": {
            "SystemVerilog": 46179,
            "Shell": 13274,
            "Perl": 4517,
            "Verilog": 2209,
            "Tcl": 204
        }
    },
    {
        "name": "ahb-tl-bridge",
        "description": "SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge",
        "languages": {
            "SystemVerilog": 16090,
            "Python": 5217,
            "Makefile": 1434
        }
    },
    {
        "name": "Router1x3-Design-Verification",
        "description": "Maven Silicon Project",
        "languages": {
            "SystemVerilog": 27488,
            "Verilog": 9971
        }
    },
    {
        "name": "mips-CPU54",
        "description": "The project is the final target for Computer composition class of Department of Computer science in Tongji Univerity",
        "languages": {
            "SystemVerilog": 1617371,
            "Shell": 65579,
            "Verilog": 15889,
            "Stata": 10829,
            "VHDL": 9530,
            "HTML": 2868,
            "Tcl": 904,
            "Forth": 669,
            "Csound": 547,
            "Batchfile": 432,
            "Pascal": 335
        }
    },
    {
        "name": "XLR8_VGA_HDMI_XB",
        "description": "An XLR8 XB which will run on the Alorium Technology Sno FPGA board and produce a VGA text display over HDMI. Includes dual-port video memory.",
        "languages": {
            "SystemVerilog": 115598,
            "C++": 114775,
            "Verilog": 94751,
            "C": 29426,
            "HTML": 17326,
            "Scheme": 318,
            "Standard ML": 32
        }
    },
    {
        "name": "hdl_generics",
        "description": "Generic HDL components to be used in different projects",
        "languages": {
            "SystemVerilog": 59897,
            "Tcl": 8510,
            "Stata": 2762,
            "Batchfile": 85
        }
    },
    {
        "name": "digital_circuits",
        "description": "A collection of digital logic circuits",
        "languages": {
            "SystemVerilog": 40394
        }
    },
    {
        "name": "udma_uart_vip",
        "description": "VIP and simulation scripts for PULP's UDMA UART module",
        "languages": {
            "SystemVerilog": 178643,
            "Makefile": 10027,
            "Python": 3390,
            "Stata": 2860,
            "Tcl": 73
        }
    },
    {
        "name": "Songs",
        "description": "monophonic songs on the fpga board (BASYS3)",
        "languages": {
            "SystemVerilog": 89154,
            "Tcl": 13543,
            "Java": 4551
        }
    },
    {
        "name": "Verilog-PS2-LCD-Interface",
        "description": "Quartus II project for a basic interface for writing in a LCD screen using a PS2 keyboard using Altera DE2-70 board",
        "languages": {
            "SystemVerilog": 20732,
            "Verilog": 2790,
            "HTML": 2337,
            "Mathematica": 347,
            "Standard ML": 32
        }
    },
    {
        "name": "Design-and-UVM-TB-of-RISC-V-Microprocessor",
        "description": "Design and UVM-TB of RISC -V Microprocessor",
        "languages": {
            "SystemVerilog": 62704
        }
    },
    {
        "name": "fpga_cnn_train",
        "description": null,
        "languages": {
            "SystemVerilog": 2625532,
            "Verilog": 23178,
            "VHDL": 22415,
            "Tcl": 2260,
            "Coq": 865,
            "Shell": 187
        }
    },
    {
        "name": "LOAC",
        "description": "\ud83c\udf93 Reposit\u00f3rio com as atividades desenvolvidas ao longo da disciplina de laborat\u00f3rio de organiza\u00e7\u00e3o e arquitetura de computadores da UFCG",
        "languages": {
            "SystemVerilog": 70381,
            "Python": 4693,
            "C": 4552
        }
    },
    {
        "name": "FLOG_BFLOAT16",
        "description": "SystemVerilog implementation of the natural logarithm for a Floating Point Unit (FPU) employing the 16-bit brain-inspired floating-point format (bFloat).",
        "languages": {
            "SystemVerilog": 295269,
            "MATLAB": 13150,
            "TeX": 9643,
            "C": 9017
        }
    },
    {
        "name": "Dual-issue-Pipelined-Multimedia-Processor-Architecture-",
        "description": "Developed a Dual-issue Pipelined Multimedia Processor based on SONY Cell SIMD ISA with 2 block direct mapped cache. \u2022 The functional design was created in System Verilog and parser script in PERL that converts Assembly language to 32 bit of instructions. \u2022 Successfully detected and resolved all the hazards like Data Hazards (RAW & WAW), Structural Hazards and Control hazards",
        "languages": {
            "SystemVerilog": 108633
        }
    },
    {
        "name": "SystemVerilog_Coursework",
        "description": "These are some coursework related to SystemVerilog Design & Verification in a graduate-level course, Integrated_Circuit_Design_Laboratory_IC_Lab, at NCTU.",
        "languages": {
            "SystemVerilog": 115873
        }
    },
    {
        "name": "FIFO_UVM_Verification",
        "description": "Synchronous FIFO Testbench ",
        "languages": {
            "SystemVerilog": 18722
        }
    },
    {
        "name": "UVM",
        "description": "Learn UVM by small projects",
        "languages": {
            "SystemVerilog": 100270
        }
    },
    {
        "name": "NAND-Flash-Controller",
        "description": "2, 4, 8Gb: x8/x16 Multiplexed NAND Flash Memory",
        "languages": {
            "SystemVerilog": 6000
        }
    },
    {
        "name": "ZX8X_MiST",
        "description": "ZX80-ZX81 core for the MiST board",
        "languages": {
            "SystemVerilog": 44852,
            "Verilog": 19214,
            "VHDL": 6616,
            "Tcl": 4614
        }
    },
    {
        "name": "cheriot-safe",
        "description": "Repo for CHERI development system",
        "languages": {
            "SystemVerilog": 988918,
            "C++": 353506,
            "C": 117576,
            "Tcl": 79108,
            "Fortran": 13413,
            "Makefile": 8844,
            "Python": 7123,
            "Assembly": 4575,
            "Shell": 2945,
            "Verilog": 2661,
            "Perl": 387
        }
    },
    {
        "name": "FPGA_AudioVisualizer",
        "description": "Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA display.",
        "languages": {
            "SystemVerilog": 39474,
            "HTML": 21694,
            "Stata": 1291,
            "Python": 1099,
            "Scheme": 374,
            "Mathematica": 324,
            "Standard ML": 32
        }
    },
    {
        "name": "AccelGraph",
        "description": "Graph Processing Framework that supports || OpenMP || CAPI",
        "languages": {
            "SystemVerilog": 21852744,
            "V": 4031173,
            "VHDL": 3511331,
            "Verilog": 3457760,
            "C": 777805,
            "Tcl": 499703,
            "Shell": 318543,
            "HTML": 111132,
            "Makefile": 49523,
            "Coq": 19603,
            "Python": 10021,
            "Fortran": 6380,
            "Stata": 5437
        }
    },
    {
        "name": "dnn-rtl",
        "description": "Verilog RTL Implementation of DNN",
        "languages": {
            "SystemVerilog": 265039,
            "Verilog": 216640,
            "Python": 22486,
            "Coq": 16142,
            "VHDL": 3696,
            "Shell": 1838,
            "Tcl": 21
        }
    },
    {
        "name": "PandaZero",
        "description": "A pipelined, in-order implementation of the RV32I ISA",
        "languages": {
            "SystemVerilog": 48373,
            "C++": 7380,
            "C": 4234,
            "Makefile": 3312,
            "Tcl": 1397,
            "Python": 637,
            "Assembly": 54
        }
    },
    {
        "name": "Apple2plus",
        "description": "Apple 2 plus compatible implementation on an FPGA",
        "languages": {
            "SystemVerilog": 25185,
            "Python": 450,
            "Makefile": 125
        }
    },
    {
        "name": "cnn_base_fpga",
        "description": null,
        "languages": {
            "SystemVerilog": 496857,
            "Python": 71187,
            "VHDL": 31486
        }
    },
    {
        "name": "RISCV-SuperScalar--BLAZE-CORE",
        "description": "A completely configurable RISC-V Out of Order Core with a base model geared towards maximizing performance",
        "languages": {
            "SystemVerilog": 121948,
            "GLSL": 3843,
            "Tcl": 1267
        }
    },
    {
        "name": "wishbone_uvc",
        "description": "Wishbone protocol open source universal verification component (UVC). It is easy to be used in UVM verification environment for opencpu. ",
        "languages": {
            "SystemVerilog": 45045,
            "Verilog": 7099
        }
    },
    {
        "name": "UVM-30DAYS",
        "description": "30 days of UVM to cover all-most all concept of UVM ",
        "languages": {
            "SystemVerilog": 162242,
            "Shell": 704,
            "Verilog": 245
        }
    },
    {
        "name": "tage-predictor",
        "description": "SystemVerilog implemention of the TAGE branch predictor",
        "languages": {
            "SystemVerilog": 14106,
            "C++": 8950,
            "Makefile": 873,
            "Shell": 93
        }
    },
    {
        "name": "pokemon_mini",
        "description": "Attempt to implement Pokemon Mini in Verilog",
        "languages": {
            "SystemVerilog": 309384,
            "Verilog": 252365,
            "VHDL": 108888,
            "C++": 102238,
            "C": 76382,
            "Assembly": 62229,
            "Tcl": 19309,
            "Python": 15061,
            "Shell": 862,
            "Batchfile": 708
        }
    },
    {
        "name": "Phigent_Heimdallr",
        "description": "Phigent Heimdallr project use the SOM develop kits implemented a stereo application which can be deployed in the automotive vehicles etc.",
        "languages": {
            "SystemVerilog": 3106668,
            "Tcl": 575584,
            "V": 310348,
            "Makefile": 7225
        }
    },
    {
        "name": "Sudoku-SV",
        "description": "Goal: Write an even higher performing solution generator",
        "languages": {
            "SystemVerilog": 21429,
            "JavaScript": 4912
        }
    },
    {
        "name": "CNN-FC-accelerator",
        "description": "Basic convolutional neural network and fully connected layer accelerator",
        "languages": {
            "SystemVerilog": 76496,
            "Jupyter Notebook": 15029,
            "Python": 13655
        }
    },
    {
        "name": "adapters",
        "description": "Common SOC interconnect protocols adapters for learning",
        "languages": {
            "SystemVerilog": 70994
        }
    },
    {
        "name": "AHB5",
        "description": "AMBA AHB 5.0 VIP in SystemVerilog based on UVM",
        "languages": {
            "SystemVerilog": 1106
        }
    },
    {
        "name": "picoMIPS",
        "description": "Small scale picoMIPS processor to perform affine transforms. For ELEC6234 University of Southampton",
        "languages": {
            "SystemVerilog": 20178
        }
    },
    {
        "name": "rfPhoenix",
        "description": "rfPhoenix CPU / GPGPU core",
        "languages": {
            "SystemVerilog": 726959,
            "Tcl": 89470,
            "C": 68276,
            "Verilog": 46807,
            "Assembly": 1912,
            "Makefile": 1245
        }
    },
    {
        "name": "100BT1_DV",
        "description": "An uvm environment for 100Base-T1 (IEEE 802.3bw) Phy",
        "languages": {
            "SystemVerilog": 151255,
            "Verilog": 77032,
            "Shell": 7894,
            "Fortran": 1326,
            "Makefile": 1129
        }
    },
    {
        "name": "fpga-vr-remap",
        "description": null,
        "languages": {
            "SystemVerilog": 110011,
            "Tcl": 108715,
            "Verilog": 41633
        }
    },
    {
        "name": "jtag_vip_uvm",
        "description": null,
        "languages": {
            "SystemVerilog": 40016,
            "Tcl": 177
        }
    },
    {
        "name": "svReadWrite_pcap",
        "description": "simple read/write pcap tasks for SystemVerilog test",
        "languages": {
            "SystemVerilog": 4237,
            "Python": 882,
            "Stata": 294,
            "Shell": 238,
            "Makefile": 100
        }
    },
    {
        "name": "DCLab",
        "description": "Digital Circuits Lab (2017 Spring) @ National Taiwan University",
        "languages": {
            "SystemVerilog": 188975,
            "Python": 4557,
            "Verilog": 1178
        }
    },
    {
        "name": "i2c_wb_sv_uvm",
        "description": null,
        "languages": {
            "SystemVerilog": 57414,
            "Stata": 113
        }
    },
    {
        "name": "HDL_Simulation",
        "description": null,
        "languages": {
            "SystemVerilog": 2137
        }
    },
    {
        "name": "RISCV-32I-Single-Cycle-Processor",
        "description": "Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U).",
        "languages": {
            "SystemVerilog": 34099,
            "Assembly": 164
        }
    },
    {
        "name": "ethernet_w5300",
        "description": "Wiznet w5300 driver code, powered by SystemVerilog",
        "languages": {
            "SystemVerilog": 47698,
            "Verilog": 32921,
            "Tcl": 5603,
            "Python": 3604
        }
    },
    {
        "name": "hwpe-ctrl",
        "description": "IPs for control-plane integration of Hardware Processing Engines (HWPEs) within a PULP system",
        "languages": {
            "SystemVerilog": 94574,
            "Python": 14018,
            "Shell": 407
        }
    },
    {
        "name": "muntjac-soc",
        "description": "SoC for muntjac",
        "languages": {
            "SystemVerilog": 159641,
            "Rust": 157665,
            "Tcl": 60289,
            "Assembly": 13856,
            "Makefile": 9058,
            "Shell": 2747
        }
    },
    {
        "name": "xsofs",
        "description": "XiangShan over FireSim",
        "languages": {
            "SystemVerilog": 90131,
            "C++": 53173,
            "Scala": 51191,
            "Tcl": 11206,
            "Makefile": 10078,
            "Shell": 646,
            "Assembly": 269,
            "C": 56
        }
    },
    {
        "name": "DPU_DAG_Processing_Unit",
        "description": "RTL code for the DPU chip designed for irregular graphs",
        "languages": {
            "SystemVerilog": 371649,
            "Python": 8589,
            "Makefile": 3062
        }
    },
    {
        "name": "axi-vip",
        "description": null,
        "languages": {
            "SystemVerilog": 95797,
            "Forth": 852
        }
    },
    {
        "name": "sdhci",
        "description": "Open-source SD host controller interface",
        "languages": {
            "SystemVerilog": 94033
        }
    },
    {
        "name": "uvm_agent_gen",
        "description": "UVM Agent Generator",
        "languages": {
            "SystemVerilog": 12411,
            "Python": 4013,
            "Shell": 133
        }
    },
    {
        "name": "w8086",
        "description": "8086-compatible cpu",
        "languages": {
            "SystemVerilog": 22923
        }
    },
    {
        "name": "SonyCellSPU",
        "description": "Implementation of a Dual Issue Pipelined Multimedia Processor Architecture (SONY Cell SPU) in SystemVerilog",
        "languages": {
            "SystemVerilog": 84939
        }
    },
    {
        "name": "axi-io-pmp",
        "description": "Input / Output Physical Memory Protection Unit for RISC-V",
        "languages": {
            "SystemVerilog": 96723,
            "HTML": 48690,
            "Python": 19098,
            "C": 12311,
            "Makefile": 2910,
            "Shell": 1653
        }
    },
    {
        "name": "Async_FIFO",
        "description": "\u4f4d\u5bbd\u548c\u6df1\u5ea6\u53ef\u5b9a\u5236\u7684\u5f02\u6b65FIFO",
        "languages": {
            "SystemVerilog": 15804,
            "Makefile": 3569,
            "Cuda": 620,
            "Forth": 209
        }
    },
    {
        "name": "Encoder_JPEG",
        "description": "\u5728FPGA\u7aef\u5b9e\u73b0JPEG\u7f16\u7801\uff08\u5f00\u53d1\u4e2d\u2026\u2026",
        "languages": {
            "SystemVerilog": 27620
        }
    },
    {
        "name": "ELEC6234_Coursework_picoMIPS_processor",
        "description": "picoMIPS processor implementation",
        "languages": {
            "SystemVerilog": 29795
        }
    },
    {
        "name": "picomips-assignment",
        "description": "ELEC6234 - Embedded Processor Synthesis assignment",
        "languages": {
            "SystemVerilog": 38691,
            "MATLAB": 842
        }
    },
    {
        "name": "sound",
        "description": "Various sound waves and audio mixing capabilities",
        "languages": {
            "SystemVerilog": 908,
            "Python": 316,
            "Stata": 217
        }
    },
    {
        "name": "JSON.sv",
        "description": "SystemVerilog package for reading, manipulating, and writing JSON-formatted data",
        "languages": {
            "SystemVerilog": 24232,
            "C++": 22726
        }
    },
    {
        "name": "tiny8v1",
        "description": null,
        "languages": {
            "SystemVerilog": 11481,
            "Python": 4913,
            "Shell": 2250
        }
    },
    {
        "name": "RISCV_Formal_Verification",
        "description": "Formal Verification of RISC V IM Processor ",
        "languages": {
            "SystemVerilog": 374760,
            "Standard ML": 5595,
            "Tcl": 4103
        }
    },
    {
        "name": "Enc8b10b",
        "description": "\u57fa\u4e8eLUT\u76848B/10B\u7f16\u7801\u5668",
        "languages": {
            "SystemVerilog": 21256
        }
    },
    {
        "name": "giraffe",
        "description": "An implementation of \"Full accounting for verifiable outsourcing\" (CCS17)",
        "languages": {
            "SystemVerilog": 530694,
            "C++": 185757,
            "Python": 151776,
            "C": 44813,
            "Makefile": 6518,
            "Verilog": 3741,
            "Perl": 1990,
            "M4": 1606,
            "Shell": 594,
            "Tcl": 270
        }
    },
    {
        "name": "YM2149",
        "description": "Yamaha YM2149 / General Instrument AY-3-8910 Sound Chip HDL core",
        "languages": {
            "SystemVerilog": 8366
        }
    },
    {
        "name": "riscv-cpu",
        "description": "RISC-V five stage pipline CPU",
        "languages": {
            "SystemVerilog": 528,
            "Makefile": 100
        }
    },
    {
        "name": "Purple_Jade",
        "description": "the best processor ever designed",
        "languages": {
            "SystemVerilog": 116619,
            "C++": 84545,
            "Makefile": 11195,
            "C": 5170
        }
    },
    {
        "name": "nekoichiarticle",
        "description": "Files for each part of the article",
        "languages": {
            "SystemVerilog": 1204157,
            "Verilog": 443160,
            "VHDL": 70404,
            "Pascal": 2345
        }
    },
    {
        "name": "uvm",
        "description": "Learning uvm step by step.",
        "languages": {
            "SystemVerilog": 2325744,
            "Forth": 14782,
            "Perl": 3968,
            "Stata": 14
        }
    },
    {
        "name": "socip",
        "description": "Collection of IP cores usable to lowRISC SoC",
        "languages": {
            "SystemVerilog": 203045
        }
    },
    {
        "name": "ASIC-Implementation-of-2D-GPU",
        "description": "ASIC Implementation of 2D GPU",
        "languages": {
            "SystemVerilog": 161010,
            "Makefile": 57486,
            "VHDL": 20658,
            "C": 3332,
            "Python": 1345
        }
    },
    {
        "name": "AMBA-APB-I2C-Project",
        "description": "SystemVerilog project where we design a processor and a I2C peripheral to interact with an AMBA APB interface.",
        "languages": {
            "SystemVerilog": 143997,
            "Verilog": 1394
        }
    },
    {
        "name": "PSMA-benchmark",
        "description": "Benchmark fo state-of-the-art Precision Scalable MAC Arrays (PSMAs)",
        "languages": {
            "SystemVerilog": 1266952,
            "Python": 70934,
            "Tcl": 21174,
            "Jupyter Notebook": 12025
        }
    },
    {
        "name": "Tbps_CRC",
        "description": "A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second",
        "languages": {
            "SystemVerilog": 46117,
            "Tcl": 19377,
            "Makefile": 6454,
            "Shell": 1359
        }
    },
    {
        "name": "RISC_V_MultiCycle_Processor",
        "description": "RISC V multicycle processor in system verilog for final project of Comuter Architecture and Orginization",
        "languages": {
            "SystemVerilog": 13932
        }
    },
    {
        "name": "capstone-VP",
        "description": "UWO Eng Capstone Project Repo - Value Predictor ",
        "languages": {
            "SystemVerilog": 2677748,
            "Perl": 266349,
            "C": 213054,
            "C++": 40675,
            "Verilog": 29688,
            "Makefile": 10981,
            "Tcl": 8853,
            "Assembly": 7469,
            "Shell": 4385,
            "Python": 2540
        }
    },
    {
        "name": "UVM_based_Verification_of_APB_protocol",
        "description": "APB Protocol is designed and verified using System Verilog based UVM. The tool used in designing and simulation is EDA Playground.",
        "languages": {
            "SystemVerilog": 15731
        }
    },
    {
        "name": "ARM-SingleCycle-Instructions-Implementation",
        "description": null,
        "languages": {
            "SystemVerilog": 20044,
            "Assembly": 518
        }
    },
    {
        "name": "AHB_GPIO",
        "description": null,
        "languages": {
            "SystemVerilog": 1089846,
            "Verilog": 497390,
            "Stata": 57515,
            "Makefile": 19630
        }
    },
    {
        "name": "wolv-z7",
        "description": "Wolv Z7 is a RISC-V CPU core with floating point unit",
        "languages": {
            "SystemVerilog": 297345,
            "Python": 12065,
            "Shell": 3701,
            "Fortran": 1929,
            "Makefile": 380
        }
    },
    {
        "name": "KFMMC",
        "description": "Multi media card access controller written in SystemVerilog ",
        "languages": {
            "SystemVerilog": 200221,
            "Shell": 163
        }
    },
    {
        "name": "BHG_I2C_init_RS232_debugger",
        "description": "A Verilog I2C initializer with integrated RS232 debugger. *** New v1.1 Supports I2C CLK stretch and separate IO buffers for driving Efinix's IO primitive.",
        "languages": {
            "SystemVerilog": 30396,
            "Verilog": 17764,
            "Stata": 1604
        }
    },
    {
        "name": "rggen-sv-ral",
        "description": "UVM RAL class package for RgGen",
        "languages": {
            "SystemVerilog": 49300,
            "Filebench WML": 114,
            "Ruby": 93
        }
    },
    {
        "name": "aes-encryption-engine",
        "description": "XTS-AES Hardware Encryption Engine for use in an SOC design",
        "languages": {
            "SystemVerilog": 140545,
            "C": 23039,
            "Makefile": 17398
        }
    },
    {
        "name": "Verilog_TCP",
        "description": "Highly specialized TCP module. Simple and high-performance. No ARP support.",
        "languages": {
            "SystemVerilog": 90330,
            "Verilog": 3602,
            "Tcl": 557
        }
    },
    {
        "name": "axi_slice",
        "description": "Pipelines the AXI path with FIFOs",
        "languages": {
            "SystemVerilog": 34664
        }
    },
    {
        "name": "tl-ahb-bridge",
        "description": "This project contains a SystemVerilog implementation of the TileLink UL (Uncached Lightweight) to AHB bridge.",
        "languages": {
            "SystemVerilog": 22008,
            "Python": 5661,
            "Makefile": 1517
        }
    },
    {
        "name": "hawkins",
        "description": "An example of chained sequencers using the Hawkins Interface",
        "languages": {
            "SystemVerilog": 5094436,
            "C": 59092,
            "C++": 15682,
            "Python": 5321,
            "Makefile": 3260
        }
    },
    {
        "name": "udma_qspi",
        "description": null,
        "languages": {
            "SystemVerilog": 80556
        }
    },
    {
        "name": "CDC_FIFO_Design",
        "description": "Multi-bit Synchronization across Clock Domains",
        "languages": {
            "SystemVerilog": 20859
        }
    },
    {
        "name": "gcd_uvm",
        "description": "Basic UVM environment for GCD IP",
        "languages": {
            "SystemVerilog": 28539,
            "Makefile": 1641,
            "C++": 500,
            "Tcl": 101
        }
    },
    {
        "name": "SpiFlash",
        "description": null,
        "languages": {
            "SystemVerilog": 4949
        }
    },
    {
        "name": "shrv32",
        "description": "RISC-V SystemVerilog implementation with AES accelerator and RNG",
        "languages": {
            "SystemVerilog": 62381
        }
    },
    {
        "name": "keccak-verilog",
        "description": "A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.",
        "languages": {
            "SystemVerilog": 37172,
            "C++": 14457,
            "Makefile": 4585,
            "Shell": 307,
            "Forth": 133
        }
    },
    {
        "name": "i2c_uvm",
        "description": null,
        "languages": {
            "SystemVerilog": 183273,
            "Perl": 1490
        }
    },
    {
        "name": "uvm_ahb_lite",
        "description": "uvm ahb lite environment",
        "languages": {
            "SystemVerilog": 97372,
            "Python": 2143,
            "Verilog": 1056,
            "Forth": 817,
            "C++": 452
        }
    },
    {
        "name": "Elektronika-digitalaren-oinarrizko-kontzeptuak",
        "description": "Curso con FPGA para alumnos de secundaria y bachiller",
        "languages": {
            "SystemVerilog": 6025,
            "Verilog": 4620
        }
    },
    {
        "name": "FPGA-GPU",
        "description": null,
        "languages": {
            "SystemVerilog": 12841
        }
    },
    {
        "name": "lcs35",
        "description": "Code related to solving the LCS35 timelock puzzle. ",
        "languages": {
            "SystemVerilog": 141102,
            "Python": 37317
        }
    },
    {
        "name": "r2rv",
        "description": "R2 RISC-V implementation ",
        "languages": {
            "SystemVerilog": 43516
        }
    },
    {
        "name": "ofd",
        "description": "Open FPGA Debug core",
        "languages": {
            "SystemVerilog": 12471,
            "Python": 709
        }
    },
    {
        "name": "100DaysofRTL",
        "description": "Collection of basic RTL Design and Verification Codes. ",
        "languages": {
            "SystemVerilog": 160657,
            "Verilog": 47329
        }
    },
    {
        "name": "ProcessORC",
        "description": null,
        "languages": {
            "SystemVerilog": 302150,
            "Shell": 26697,
            "Tcl": 25198,
            "Verilog": 19565,
            "Python": 4580,
            "Fortran": 15
        }
    },
    {
        "name": "ahb_pkg",
        "description": "AHB package with UVM master and slave agents.",
        "languages": {
            "SystemVerilog": 25607,
            "Shell": 457
        }
    },
    {
        "name": "apb_node",
        "description": null,
        "languages": {
            "SystemVerilog": 7050
        }
    },
    {
        "name": "CedarSim.jl",
        "description": "Analog Circuit Simulator",
        "languages": {
            "SystemVerilog": 696686,
            "Julia": 645484,
            "Python": 100915,
            "Makefile": 11423,
            "HTML": 9687,
            "Shell": 7832,
            "CSS": 7673,
            "JavaScript": 4488,
            "SourcePawn": 2538,
            "Verilog": 487,
            "C++": 403,
            "Roff": 256,
            "Pascal": 57
        }
    },
    {
        "name": "asic-edge-detector",
        "description": "Canny Edge Detector in Verilog",
        "languages": {
            "SystemVerilog": 98856,
            "Python": 7205,
            "VHDL": 6637,
            "Stata": 4772,
            "Tcl": 4592,
            "Shell": 701
        }
    },
    {
        "name": "hw_pq",
        "description": "A family of hardware priority queue implementations",
        "languages": {
            "SystemVerilog": 124106
        }
    },
    {
        "name": "e32",
        "description": "E32 is a minimal RISC-V implementation (rv32i) with a built-in UART, and 64KBytes of block RAM.",
        "languages": {
            "SystemVerilog": 563644,
            "VHDL": 3287,
            "Pascal": 335
        }
    },
    {
        "name": "HW_SW_Codesign",
        "description": "Hardware-Software codesign project.",
        "languages": {
            "SystemVerilog": 3878224,
            "Verilog": 2351382,
            "HTML": 1190245,
            "C": 970274,
            "Tcl": 383708,
            "Shell": 109055,
            "Makefile": 25856,
            "VHDL": 22047
        }
    },
    {
        "name": "iceberg",
        "description": "Iceberg is a virtual FPGA computer built from scratch using Systemverilog",
        "languages": {
            "SystemVerilog": 15000,
            "Verilog": 13902,
            "C": 2709,
            "Assembly": 1063
        }
    },
    {
        "name": "OoO_processor",
        "description": "An R10K-style Out-of-Order, Arbitrary-way Superscalar, Simultaneous Multithreading RISC-V Processor in SystemVerilog",
        "languages": {
            "SystemVerilog": 1095548,
            "Tcl": 127525,
            "C++": 60653,
            "ReScript": 55464,
            "C": 46707,
            "Assembly": 38860,
            "Shell": 15882,
            "Verilog": 12221,
            "Makefile": 11555
        }
    },
    {
        "name": "shared-buffer-hw",
        "description": "A multi-queue buffer with dynamic buffer space allocation and its Formal Verification TB",
        "languages": {
            "SystemVerilog": 27167
        }
    },
    {
        "name": "UVM_TestBench_For_Single_Port_RAM",
        "description": "A complete UVM TB for verification of single port 64KB RAM",
        "languages": {
            "SystemVerilog": 49661,
            "Stata": 102
        }
    },
    {
        "name": "the-hardisc",
        "description": "Hardened RISC-V core",
        "languages": {
            "SystemVerilog": 363696,
            "C": 25641,
            "Stata": 22510,
            "Assembly": 10354,
            "Makefile": 5196
        }
    },
    {
        "name": "fpga_screensaver",
        "description": "This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board.",
        "languages": {
            "SystemVerilog": 9313,
            "Makefile": 2325,
            "Verilog": 1817,
            "Python": 1067,
            "Tcl": 89
        }
    },
    {
        "name": "spi-bfm",
        "description": "A quick SPI BFM to assist in SPI device testing and development",
        "languages": {
            "SystemVerilog": 10052
        }
    },
    {
        "name": "ad9226_cyclone5_w5500",
        "description": null,
        "languages": {
            "SystemVerilog": 53846,
            "Stata": 16004,
            "Tcl": 2356,
            "Shell": 88
        }
    },
    {
        "name": "xc7k420t_FPGA_accelerator_fastqz",
        "description": "This is the Vivado project of acceleration of FASTQZ gene sequencing data compression algorithm using Xilinx FPGA xc7k420t.",
        "languages": {
            "SystemVerilog": 1944076,
            "C": 5439,
            "VHDL": 3242,
            "Verilog": 2993,
            "Makefile": 462
        }
    },
    {
        "name": "vanilla-cpu",
        "description": null,
        "languages": {
            "SystemVerilog": 187527
        }
    },
    {
        "name": "FIFO_UVM_Testbench_Reactive_Stimulus",
        "description": "UVM TestBench For Verification Of Synchronous FIFO With Reactive Stimulus ",
        "languages": {
            "SystemVerilog": 30089
        }
    },
    {
        "name": "arm-cpu",
        "description": "Armv5 single-cycle processor",
        "languages": {
            "SystemVerilog": 124158,
            "Python": 12752,
            "C": 1951,
            "C++": 146,
            "Shell": 79
        }
    },
    {
        "name": "pulpino__spi_master__subsystem_verification",
        "description": "Verification of pulpino subsystem consisting of AXI input interface and SPI as output interface",
        "languages": {
            "SystemVerilog": 1092742,
            "Makefile": 7306,
            "Stata": 4681,
            "Fortran": 3263,
            "Python": 1116,
            "Filebench WML": 259
        }
    },
    {
        "name": "AXI4-UVM-Verification-",
        "description": null,
        "languages": {
            "SystemVerilog": 92731,
            "Makefile": 4912
        }
    },
    {
        "name": "spartan-edge-accelerator-hdmi",
        "description": "HDMI demo based on the hdl-hdmi video core for the Spartan Edge Accelerator Board",
        "languages": {
            "SystemVerilog": 218206,
            "Verilog": 39077,
            "Coq": 9727,
            "VHDL": 6550
        }
    },
    {
        "name": "udma_hyper",
        "description": null,
        "languages": {
            "SystemVerilog": 216193,
            "Verilog": 10648
        }
    },
    {
        "name": "SystemVerilog",
        "description": "SystemVerilog IP design & verification",
        "languages": {
            "SystemVerilog": 294168,
            "Makefile": 16880,
            "Shell": 1119
        }
    },
    {
        "name": "HDLParser",
        "description": null,
        "languages": {
            "SystemVerilog": 1186030,
            "C": 141146,
            "Python": 79472,
            "Shell": 7717,
            "Java": 6783,
            "HTML": 6162,
            "Batchfile": 2167
        }
    },
    {
        "name": "Linear-Feedback-Shift-Register-LFSR-Counter",
        "description": "Linear Feedback Shift Register (LFSR); A periodic counter with random count",
        "languages": {
            "SystemVerilog": 20484,
            "Verilog": 15389
        }
    },
    {
        "name": "PCIe-Controller",
        "description": "PCI Express \u00ae Base Specification  Revision 3.0 ",
        "languages": {
            "SystemVerilog": 8241
        }
    },
    {
        "name": "Retrofitting-Concept-Vector-Representations-of-Medical-Concepts",
        "description": "Retrofitting Concept Vectors ",
        "languages": {
            "SystemVerilog": 28046,
            "Python": 15048
        }
    },
    {
        "name": "Lenet_arch",
        "description": "System verilog implementation of Lenet CNN architecture for mnist dataset",
        "languages": {
            "SystemVerilog": 224902,
            "Tcl": 4859,
            "Forth": 2759,
            "Shell": 1098
        }
    },
    {
        "name": "pythondata-cpu-blackparrot",
        "description": "Python module containing system_verilog files for blackparrot cpu (for use with LiteX).",
        "languages": {
            "SystemVerilog": 1756892,
            "Python": 77372,
            "Objective-C": 71141,
            "Shell": 31543,
            "M": 22703,
            "C++": 9537,
            "Makefile": 7964,
            "Tcl": 6548
        }
    },
    {
        "name": "fifo_tb_uvm",
        "description": "Self learnt example to write a UVM based TB. (Under construction).",
        "languages": {
            "SystemVerilog": 31817,
            "C": 880,
            "C++": 322,
            "Stata": 285,
            "Makefile": 271
        }
    },
    {
        "name": "FPGAmeBoy",
        "description": null,
        "languages": {
            "SystemVerilog": 260199,
            "Verilog": 68000,
            "Python": 355
        }
    },
    {
        "name": "SystemVerilog",
        "description": "SV testbench for simple designs",
        "languages": {
            "SystemVerilog": 11078,
            "Verilog": 2119,
            "VHDL": 988
        }
    },
    {
        "name": "8-bit-cpu",
        "description": "Project demonstrating the design and testing of an 8 bit CPU in Verilog for EE4023 Digital IC Design module at UCC, 2020/2021",
        "languages": {
            "SystemVerilog": 40712
        }
    },
    {
        "name": "EE405-Advanced-Digital-Systems-Design",
        "description": "Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator",
        "languages": {
            "SystemVerilog": 224740,
            "C": 2990,
            "Tcl": 929
        }
    },
    {
        "name": "musk",
        "description": "Computer Architecture course project (Stony Brook University CSE 502 Spring 2014)",
        "languages": {
            "SystemVerilog": 90746,
            "C++": 17132,
            "Objective-C": 11645,
            "Shell": 1053
        }
    },
    {
        "name": "SoC-NTM",
        "description": "Neural Turing Machine for a System on Chip verified with UVM/OSVVM/FV",
        "languages": {
            "SystemVerilog": 34790008,
            "Shell": 31933819,
            "Batchfile": 30128565,
            "VHDL": 19416264,
            "Makefile": 16984866,
            "Stata": 12462227,
            "Filebench WML": 7726660,
            "C++": 2855381,
            "MATLAB": 1379760,
            "Python": 1181421,
            "Rust": 1092608,
            "GAP": 1088868,
            "C": 1078170,
            "Ada": 886298,
            "Go": 867916,
            "Scala": 363851,
            "Assembly": 363188,
            "Java": 140514,
            "Tcl": 32960,
            "Objective-C": 7505
        }
    },
    {
        "name": "System-Snake",
        "description": "Snake game implemented in SystemVerilog, running on the Digilent Nexys DDR 4.",
        "languages": {
            "SystemVerilog": 43739,
            "Tcl": 24952,
            "Verilog": 19223,
            "VHDL": 9179,
            "Coq": 3947
        }
    },
    {
        "name": "fpga-vga",
        "description": "Generating video signal over VGA using iCEstick",
        "languages": {
            "SystemVerilog": 8515,
            "Python": 697,
            "Shell": 269
        }
    },
    {
        "name": "FPGA-based-3D-graphics-renderer",
        "description": "ECE 385 Final Project in FALL 2020 UIUC",
        "languages": {
            "SystemVerilog": 406888,
            "Verilog": 53836,
            "Python": 12297,
            "HTML": 1505,
            "Stata": 1486,
            "Standard ML": 32
        }
    },
    {
        "name": "cayde",
        "description": "cayde is 32-bit RISC-V core written in SystemVerilog",
        "languages": {
            "SystemVerilog": 9339,
            "Verilog": 7388
        }
    },
    {
        "name": "flex_BRAM_FPGA",
        "description": "Verilog module for flexible instantiation of ROM/RAM of arbitrary depth and bit width. Automatically reduce BRAM usage through depth division, bit width division, and bit width folding.",
        "languages": {
            "SystemVerilog": 31636
        }
    },
    {
        "name": "DigitalSystemDesignUoS",
        "description": "Some maybe helpful personal notes to the course digital system design in University of Southampton",
        "languages": {
            "SystemVerilog": 10782,
            "Verilog": 2454
        }
    },
    {
        "name": "simon-hw",
        "description": "High-performance hardware implementation of the NSA SIMON cipher",
        "languages": {
            "SystemVerilog": 71911,
            "C": 9957,
            "C++": 2642
        }
    },
    {
        "name": "cmod_a7_spi_sram",
        "description": "SPI slave to External SRAM interface for Cmod A7",
        "languages": {
            "SystemVerilog": 13633,
            "Verilog": 3398,
            "Python": 3346
        }
    },
    {
        "name": "UART_UVM_Project",
        "description": "Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog",
        "languages": {
            "SystemVerilog": 14145,
            "Forth": 213,
            "Stata": 193
        }
    },
    {
        "name": "FPGA-ARC4-cracker",
        "description": "ARC4 Encryption/Decryption Lab",
        "languages": {
            "SystemVerilog": 168045,
            "Verilog": 152578,
            "HTML": 121187,
            "Scheme": 1870,
            "Mathematica": 1410,
            "Standard ML": 320
        }
    },
    {
        "name": "ftdnn",
        "description": "FPGA-tailored DNN",
        "languages": {
            "SystemVerilog": 220126,
            "Python": 69593,
            "Tcl": 44999,
            "Shell": 3092
        }
    },
    {
        "name": "Universal_Verification_Methodology",
        "description": null,
        "languages": {
            "SystemVerilog": 20330
        }
    },
    {
        "name": "dmg-sim",
        "description": "SystemVerilog files for simulating a complete Game Boy system with DMG-CPU B chip",
        "languages": {
            "SystemVerilog": 459222,
            "Makefile": 5620,
            "Shell": 5449,
            "C": 3239,
            "Assembly": 1548,
            "Forth": 21
        }
    },
    {
        "name": "CUTIE",
        "description": null,
        "languages": {
            "SystemVerilog": 312643,
            "Python": 127668,
            "Makefile": 4839
        }
    },
    {
        "name": "iir_filter",
        "description": "IIR digital filter implemented using Vivado HLS and C++",
        "languages": {
            "SystemVerilog": 23492,
            "TeX": 13606,
            "Tcl": 11484,
            "C++": 3365,
            "MATLAB": 2553,
            "Makefile": 382
        }
    },
    {
        "name": "amiq_fifo",
        "description": "Functional Coverage Patterns for FIFO",
        "languages": {
            "SystemVerilog": 65010,
            "Python": 15211,
            "Stata": 1192,
            "Forth": 1103
        }
    },
    {
        "name": "LLAPI",
        "description": "Bliss-Box Low Latency API Implementation in SystemVerilog",
        "languages": {
            "SystemVerilog": 13059
        }
    },
    {
        "name": "iic_uvm_tb",
        "description": "I2C testbench using the UVM",
        "languages": {
            "SystemVerilog": 406873,
            "Verilog": 42437,
            "Stata": 14877,
            "Coq": 3011,
            "Perl": 2518
        }
    },
    {
        "name": "NCTUEE",
        "description": "assignments and projects when I studied in NCTU EE.",
        "languages": {
            "SystemVerilog": 48838,
            "C++": 23707
        }
    },
    {
        "name": "Menu_MiSTeX",
        "description": "menu bitstream for the FPGA",
        "languages": {
            "SystemVerilog": 30128,
            "Verilog": 2850,
            "Batchfile": 722,
            "Shell": 481
        }
    },
    {
        "name": "easyUVM-master",
        "description": null,
        "languages": {
            "SystemVerilog": 15996,
            "Makefile": 390,
            "C++": 90
        }
    },
    {
        "name": "ComputerArchitectureAssignment",
        "description": "HIT-CS32201 Computer Organization and Architecture Assignments",
        "languages": {
            "SystemVerilog": 38212,
            "Verilog": 18944,
            "Tcl": 12525
        }
    },
    {
        "name": "MCU-Design",
        "description": null,
        "languages": {
            "SystemVerilog": 26623,
            "Batchfile": 3175,
            "Verilog": 2274,
            "Tcl": 460,
            "Pascal": 290,
            "PureBasic": 16
        }
    },
    {
        "name": "testbenches",
        "description": "Testbenches for HDL projects",
        "languages": {
            "SystemVerilog": 1154938,
            "Tcl": 225800,
            "Makefile": 53813
        }
    },
    {
        "name": "Icestudio_proiektuak",
        "description": "Proyectos b\u00e1sicos de Icestudio con la placa IceZum Alhambra",
        "languages": {
            "SystemVerilog": 6025,
            "Verilog": 4620
        }
    },
    {
        "name": "swerv_sim",
        "description": "simulation env for swerv_th1, which is base on vcs & verdi ",
        "languages": {
            "SystemVerilog": 1645512,
            "Coq": 890968,
            "Verilog": 577878,
            "Perl": 156250,
            "TeX": 53870,
            "Perl 6": 50969,
            "C": 32169,
            "Stata": 27692,
            "Makefile": 23632,
            "C++": 6801,
            "HTML": 5920,
            "Shell": 5108,
            "CSS": 4274,
            "Assembly": 3055,
            "Objective-C": 2226
        }
    },
    {
        "name": "learning-systemVerilog",
        "description": "learning notes of SystemVerilog\u4e0e\u529f\u80fd\u9a8c\u8bc1",
        "languages": {
            "SystemVerilog": 49621,
            "Stata": 2473,
            "Verilog": 2271,
            "Makefile": 1891
        }
    }
]