{"version":"1.1.0","info":[["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW1-ProgROM/ProgROM/ProgROM.sim/sim_1/behav/xsim/glbl.v",[[[[[["glbl",[[5,0],[5,15]],[[5,7],[5,11]],[],["module"]],[83,6]],[[["ROC_WIDTH",[[7,4],[7,33]],[[7,14],[7,23]],["glbl"],["parameter"]],["TOC_WIDTH",[[8,4],[8,28]],[[8,14],[8,23]],["glbl"],["parameter"]],["GRES_WIDTH",[[9,4],[9,33]],[[9,14],[9,24]],["glbl"],["parameter"]],["GRES_START",[[10,4],[10,33]],[[10,14],[10,24]],["glbl"],["parameter"]],["GSR",[[13,4],[13,12]],[[13,9],[13,12]],["glbl"],["variable","wire"]],["GTS",[[14,4],[14,12]],[[14,9],[14,12]],["glbl"],["variable","wire"]],["GWE",[[15,4],[15,12]],[[15,9],[15,12]],["glbl"],["variable","wire"]],["PRLD",[[16,4],[16,13]],[[16,9],[16,13]],["glbl"],["variable","wire"]],["GRESTORE",[[17,4],[17,17]],[[17,9],[17,17]],["glbl"],["variable","wire"]],["p_up_tmp",[[18,4],[18,17]],[[18,9],[18,17]],["glbl"],["variable","tri1"]],["PLL_LOCKG",[[19,4],[19,45]],[[19,25],[19,34]],["glbl"],["variable","tri"]],["PROGB_GLBL",[[21,4],[21,19]],[[21,9],[21,19]],["glbl"],["variable","wire"]],["CCLKO_GLBL",[[22,4],[22,19]],[[22,9],[22,19]],["glbl"],["variable","wire"]],["FCSBO_GLBL",[[23,4],[23,19]],[[23,9],[23,19]],["glbl"],["variable","wire"]],["DO_GLBL",[[24,4],[24,22]],[[24,15],[24,22]],["glbl"],["variable","wire"]],["DI_GLBL",[[25,4],[25,22]],[[25,15],[25,22]],["glbl"],["variable","wire"]],["GSR_int",[[27,4],[27,15]],[[27,8],[27,15]],["glbl"],["variable","reg"]],["GTS_int",[[28,4],[28,15]],[[28,8],[28,15]],["glbl"],["variable","reg"]],["PRLD_int",[[29,4],[29,16]],[[29,8],[29,16]],["glbl"],["variable","reg"]],["GRESTORE_int",[[30,4],[30,20]],[[30,8],[30,20]],["glbl"],["variable","reg"]],["JTAG_TDO_GLBL",[[33,4],[33,22]],[[33,9],[33,22]],["glbl"],["variable","wire"]],["JTAG_TCK_GLBL",[[34,4],[34,22]],[[34,9],[34,22]],["glbl"],["variable","wire"]],["JTAG_TDI_GLBL",[[35,4],[35,22]],[[35,9],[35,22]],["glbl"],["variable","wire"]],["JTAG_TMS_GLBL",[[36,4],[36,22]],[[36,9],[36,22]],["glbl"],["variable","wire"]],["JTAG_TRST_GLBL",[[37,4],[37,23]],[[37,9],[37,23]],["glbl"],["variable","wire"]],["JTAG_CAPTURE_GLBL",[[39,4],[39,25]],[[39,8],[39,25]],["glbl"],["variable","reg"]],["JTAG_RESET_GLBL",[[40,4],[40,23]],[[40,8],[40,23]],["glbl"],["variable","reg"]],["JTAG_SHIFT_GLBL",[[41,4],[41,23]],[[41,8],[41,23]],["glbl"],["variable","reg"]],["JTAG_UPDATE_GLBL",[[42,4],[42,24]],[[42,8],[42,24]],["glbl"],["variable","reg"]],["JTAG_RUNTEST_GLBL",[[43,4],[43,25]],[[43,8],[43,25]],["glbl"],["variable","reg"]],["JTAG_SEL1_GLBL",[[45,4],[45,26]],[[45,8],[45,22]],["glbl"],["variable","reg"]],["JTAG_SEL2_GLBL",[[46,4],[46,26]],[[46,8],[46,22]],["glbl"],["variable","reg"]],["JTAG_SEL3_GLBL",[[47,4],[47,26]],[[47,8],[47,22]],["glbl"],["variable","reg"]],["JTAG_SEL4_GLBL",[[48,4],[48,26]],[[48,8],[48,22]],["glbl"],["variable","reg"]],["JTAG_USER_TDO1_GLBL",[[50,4],[50,34]],[[50,8],[50,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO2_GLBL",[[51,4],[51,34]],[[51,8],[51,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO3_GLBL",[[52,4],[52,34]],[[52,8],[52,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO4_GLBL",[[53,4],[53,34]],[[53,8],[53,27]],["glbl"],["variable","reg"]]]]]],null,null,null,[["GLBL",[[2,0],[3,0]],[[2,8],[2,12]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW1-ProgROM/ProgROM/ProgROM.srcs/sim_1/new/ProgRom_TB.sv",[[[[[["ProgRom_TB",[[19,0],[19,20]],[[19,7],[19,17]],[],["module"]],[80,8]],[[["PROG_CLK_TB",[[21,4],[21,21]],[[21,10],[21,21]],["ProgRom_TB"],["variable","logic"]],["PROG_ADDR_TB",[[22,4],[22,29]],[[22,17],[22,29]],["ProgRom_TB"],["variable","logic"]],["INSTRUCT_TB",[[25,4],[25,28]],[[25,17],[25,28]],["ProgRom_TB"],["variable","logic"]],["pass",[[28,4],[28,14]],[[28,10],[28,14]],["ProgRom_TB"],["variable","logic"]],["rom_TB",[[32,28],[32,57]],[[32,41],[32,47]],["ProgRom_TB"],["variable","logic"]],["uut",[[35,4],[39,5]],[[35,12],[35,15]],["ProgRom_TB"],["instance","ProgRom"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW1-ProgROM/ProgROM/ProgROM.srcs/sources_1/new/ProgRom.sv",[[[[[["ProgRom",[[19,0],[23,3]],[[19,7],[19,14]],[],["module"]],[42,8]],[[["PROG_CLK",[[20,1],[20,15]],[[20,7],[20,15]],["ProgRom"],["port","input"]],["PROG_ADDR",[[21,1],[21,23]],[[21,14],[21,23]],["ProgRom"],["port","input"]],["INSTRUCT",[[22,1],[22,29]],[[22,21],[22,29]],["ProgRom"],["port","logic"]],["wordAddr",[[25,1],[25,22]],[[25,14],[25,22]],["ProgRom"],["variable","logic"]],["rom",[[31,28],[31,54]],[[31,41],[31,44]],["ProgRom"],["variable","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW2-ProgramCounter/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim/glbl.v",[[],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW2-ProgramCounter/ProgramCounter/ProgramCounter.srcs/sim_1/new/ProgramCounterEnv_TB.sv",[[[[[["ProgramCounterEnv_TB",[[16,0],[16,30]],[[16,7],[16,27]],[],["module"]],[378,9]],[[["ENV_RST_TB",[[18,4],[18,20]],[[18,10],[18,20]],["ProgramCounterEnv_TB"],["variable","logic"]],["ENV_WE_TB",[[19,4],[19,19]],[[19,10],[19,19]],["ProgramCounterEnv_TB"],["variable","logic"]],["ENV_JALR_TB",[[20,4],[20,28]],[[20,17],[20,28]],["ProgramCounterEnv_TB"],["variable","logic"]],["ENV_BRANCH_TB",[[21,4],[21,30]],[[21,17],[21,30]],["ProgramCounterEnv_TB"],["variable","logic"]],["ENV_JAL_TB",[[22,4],[22,27]],[[22,17],[22,27]],["ProgramCounterEnv_TB"],["variable","logic"]],["ENV_MTVEC_TB",[[23,4],[23,29]],[[23,17],[23,29]],["ProgramCounterEnv_TB"],["variable","logic"]],["ENV_MEPC_TB",[[24,4],[24,28]],[[24,17],[24,28]],["ProgramCounterEnv_TB"],["variable","logic"]],["ENV_MUX_SELECT_TB",[[25,4],[25,34]],[[25,17],[25,34]],["ProgramCounterEnv_TB"],["variable","logic"]],["ENV_CLK_TB",[[26,4],[26,20]],[[26,10],[26,20]],["ProgramCounterEnv_TB"],["variable","logic"]],["ENV_PC_COUNT_TB",[[29,4],[29,32]],[[29,17],[29,32]],["ProgramCounterEnv_TB"],["variable","logic"]],["ENV_PC_COUNT_INC_TB",[[30,4],[30,36]],[[30,17],[30,36]],["ProgramCounterEnv_TB"],["variable","logic"]],["pass",[[33,4],[33,14]],[[33,10],[33,14]],["ProgramCounterEnv_TB"],["variable","logic"]],["PC",[[36,4],[48,5]],[[36,22],[36,24]],["ProgramCounterEnv_TB"],["instance","ProgramCounterEnv"]]],[],[[[["setup",[[77,4],[77,16]],[[77,9],[77,14]],["ProgramCounterEnv_TB"],["task"]],[89,10]],[]],[[["ReadMux",[[92,4],[92,18]],[[92,9],[92,16]],["ProgramCounterEnv_TB"],["task"]],[144,10]],[]],[[["MaxMux",[[148,4],[148,17]],[[148,9],[148,15]],["ProgramCounterEnv_TB"],["task"]],[199,10]],[]],[[["MinMux",[[203,4],[203,17]],[[203,9],[203,15]],["ProgramCounterEnv_TB"],["task"]],[255,10]],[]],[[["ResetTest",[[259,4],[259,20]],[[259,9],[259,18]],["ProgramCounterEnv_TB"],["task"]],[278,10]],[]],[[["RandNum",[[280,4],[280,18]],[[280,9],[280,16]],["ProgramCounterEnv_TB"],["task"]],[335,10]],[[["rand_num",[[282,8],[282,20]],[[282,12],[282,20]],["ProgramCounterEnv_TB","RandNum"],["variable","int"]]]]],[[["WriteEnable",[[337,4],[337,22]],[[337,9],[337,20]],["ProgramCounterEnv_TB"],["task"]],[365,10]],[[["rand_num",[[339,8],[339,20]],[[339,12],[339,20]],["ProgramCounterEnv_TB","WriteEnable"],["variable","int"]]]]],[[["reset",[[369,4],[369,16]],[[369,9],[369,14]],["ProgramCounterEnv_TB"],["task"]],[373,10]],[]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW2-ProgramCounter/ProgramCounter/ProgramCounter.srcs/sources_1/new/PCInterface.sv",[[[[[["PCI",[[15,0],[15,25]],[[15,10],[15,13]],[],["interface"]],[23,12]],[[["CLK",[[15,14],[15,23]],[[15,20],[15,23]],["PCI"],["port","input"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW2-ProgramCounter/ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounter.sv",[[[[[["ProgramCounter",[[18,0],[28,6]],[[18,7],[18,21]],[],["module"]],[43,8]],[[["PC_RST",[[20,4],[20,16]],[[20,10],[20,16]],["ProgramCounter"],["port","input"]],["PC_WE",[[21,4],[21,15]],[[21,10],[21,15]],["ProgramCounter"],["port","input"]],["PC_DIN",[[22,4],[22,23]],[[22,17],[22,23]],["ProgramCounter"],["port","input"]],["CLK",[[23,4],[23,13]],[[23,10],[23,13]],["ProgramCounter"],["port","input"]],["PC_COUNT",[[26,4],[26,32]],[[26,24],[26,32]],["ProgramCounter"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW2-ProgramCounter/ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounterEnv.sv",[[[[[["ProgramCounterEnv",[[17,0],[32,2]],[[17,7],[17,24]],[],["module"]],[58,8]],[[["ENV_RST",[[19,4],[19,17]],[[19,10],[19,17]],["ProgramCounterEnv"],["port","input"]],["ENV_WE",[[20,4],[20,16]],[[20,10],[20,16]],["ProgramCounterEnv"],["port","input"]],["ENV_JALR",[[21,4],[21,25]],[[21,17],[21,25]],["ProgramCounterEnv"],["port","input"]],["ENV_BRANCH",[[22,4],[22,27]],[[22,17],[22,27]],["ProgramCounterEnv"],["port","input"]],["ENV_JAL",[[23,4],[23,24]],[[23,17],[23,24]],["ProgramCounterEnv"],["port","input"]],["ENV_MTVEC",[[24,4],[24,26]],[[24,17],[24,26]],["ProgramCounterEnv"],["port","input"]],["ENV_MEPC",[[25,4],[25,25]],[[25,17],[25,25]],["ProgramCounterEnv"],["port","input"]],["ENV_MUX_SELECT",[[26,4],[26,31]],[[26,17],[26,31]],["ProgramCounterEnv"],["port","input"]],["ENV_CLK",[[27,4],[27,17]],[[27,10],[27,17]],["ProgramCounterEnv"],["port","input"]],["ENV_PC_COUNT",[[30,4],[30,36]],[[30,24],[30,36]],["ProgramCounterEnv"],["port","logic"]],["ENV_PC_COUNT_INC",[[31,4],[31,40]],[[31,24],[31,40]],["ProgramCounterEnv"],["port","logic"]],["mux_pc",[[34,4],[34,23]],[[34,17],[34,23]],["ProgramCounterEnv"],["variable","logic"]],["PC",[[37,4],[44,5]],[[37,19],[37,21]],["ProgramCounterEnv"],["instance","ProgramCounter"]],["PC_MUX",[[47,4],[56,5]],[[47,22],[47,28]],["ProgramCounterEnv"],["instance","ProgramCounterMux"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW2-ProgramCounter/ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounterMux.sv",[[[[[["ProgramCounterMux",[[17,0],[29,2]],[[17,7],[17,24]],[],["module"]],[46,8]],[[["PC_COUNT_INCD",[[19,4],[19,30]],[[19,17],[19,30]],["ProgramCounterMux"],["port","input"]],["JALR",[[20,4],[20,21]],[[20,17],[20,21]],["ProgramCounterMux"],["port","input"]],["BRANCH",[[21,4],[21,23]],[[21,17],[21,23]],["ProgramCounterMux"],["port","input"]],["JAL",[[22,4],[22,20]],[[22,17],[22,20]],["ProgramCounterMux"],["port","input"]],["MTVEC",[[23,4],[23,22]],[[23,17],[23,22]],["ProgramCounterMux"],["port","input"]],["MEPC",[[24,4],[24,21]],[[24,17],[24,21]],["ProgramCounterMux"],["port","input"]],["MUX_SELECT",[[25,4],[25,26]],[[25,16],[25,26]],["ProgramCounterMux"],["port","input"]],["PC_MUX_OUT",[[28,4],[28,34]],[[28,24],[28,34]],["ProgramCounterMux"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW3-RegFile/RegFile/RegFile.sim/sim_1/behav/xsim/glbl.v",[[],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW3-RegFile/RegFile/RegFile.sim/sim_1/synth/func/xsim/RegFile_TB_func_synth.v",[[[[[["RegFile",[[16,0],[24,9]],[[16,7],[16,14]],[],["module"]],[753,6]],[[["ENABLE",[[25,8],[25,14]],[[25,8],[25,14]],["RegFile"],["port"]],["CLK",[[18,4],[18,7]],[[18,4],[18,7]],["RegFile"],["port","ENABLE"]],["ADR1",[[19,4],[19,8]],[[19,4],[19,8]],["RegFile"],["port","CLK"]],["ADR2",[[20,4],[20,8]],[[20,4],[20,8]],["RegFile"],["port","ADR1"]],["WADR",[[21,4],[21,8]],[[21,4],[21,8]],["RegFile"],["port","ADR2"]],["WDATA",[[22,4],[22,9]],[[22,4],[22,9]],["RegFile"],["port","WADR"]],["RS1",[[23,4],[23,7]],[[23,4],[23,7]],["RegFile"],["port","WDATA"]],["RS2",[[24,4],[24,7]],[[24,4],[24,7]],["RegFile"],["port","RS1"]],["CLK",[[26,8],[26,11]],[[26,8],[26,11]],["RegFile"],["port"]],["ADR1",[[27,8],[27,17]],[[27,13],[27,17]],["RegFile"],["port"]],["ADR2",[[28,8],[28,17]],[[28,13],[28,17]],["RegFile"],["port"]],["WADR",[[29,8],[29,17]],[[29,13],[29,17]],["RegFile"],["port"]],["WDATA",[[30,8],[30,19]],[[30,14],[30,19]],["RegFile"],["port"]],["RS1",[[31,9],[31,18]],[[31,15],[31,18]],["RegFile"],["port"]],["RS2",[[32,9],[32,18]],[[32,15],[32,18]],["RegFile"],["port"]],["ADR1",[[34,2],[34,16]],[[34,12],[34,16]],["RegFile"],["variable","wire"]],["ADR1_IBUF",[[35,2],[35,21]],[[35,12],[35,21]],["RegFile"],["variable","wire"]],["ADR2",[[36,2],[36,16]],[[36,12],[36,16]],["RegFile"],["variable","wire"]],["ADR2_IBUF",[[37,2],[37,21]],[[37,12],[37,21]],["RegFile"],["variable","wire"]],["CLK",[[38,2],[38,10]],[[38,7],[38,10]],["RegFile"],["variable","wire"]],["CLK_IBUF",[[39,2],[39,15]],[[39,7],[39,15]],["RegFile"],["variable","wire"]],["CLK_IBUF_BUFG",[[40,2],[40,20]],[[40,7],[40,20]],["RegFile"],["variable","wire"]],["ENABLE",[[41,2],[41,13]],[[41,7],[41,13]],["RegFile"],["variable","wire"]],["ENABLE_IBUF",[[42,2],[42,18]],[[42,7],[42,18]],["RegFile"],["variable","wire"]],["RS1",[[43,2],[43,16]],[[43,13],[43,16]],["RegFile"],["variable","wire"]],["RS1_OBUF",[[44,2],[44,21]],[[44,13],[44,21]],["RegFile"],["variable","wire"]],["RS2",[[45,2],[45,16]],[[45,13],[45,16]],["RegFile"],["variable","wire"]],["RS2_OBUF",[[46,2],[46,21]],[[46,13],[46,21]],["RegFile"],["variable","wire"]],["WADR",[[47,2],[47,16]],[[47,12],[47,16]],["RegFile"],["variable","wire"]],["WADR_IBUF",[[48,2],[48,21]],[[48,12],[48,21]],["RegFile"],["variable","wire"]],["WDATA",[[49,2],[49,18]],[[49,13],[49,18]],["RegFile"],["variable","wire"]],["WDATA_IBUF",[[50,2],[50,23]],[[50,13],[50,23]],["RegFile"],["variable","wire"]],["register_reg_1_i_1_n_0",[[51,2],[51,29]],[[51,7],[51,29]],["RegFile"],["variable","wire"]],["register_reg_2_i_1_n_0",[[52,2],[52,29]],[[52,7],[52,29]],["RegFile"],["variable","wire"]],["NLW_register_reg_1_DOPADOP_UNCONNECTED",[[53,2],[53,50]],[[53,12],[53,50]],["RegFile"],["variable","wire"]],["NLW_register_reg_1_DOPBDOP_UNCONNECTED",[[54,2],[54,50]],[[54,12],[54,50]],["RegFile"],["variable","wire"]],["NLW_register_reg_2_DOPADOP_UNCONNECTED",[[55,2],[55,50]],[[55,12],[55,50]],["RegFile"],["variable","wire"]],["NLW_register_reg_2_DOPBDOP_UNCONNECTED",[[56,2],[56,50]],[[56,12],[56,50]],["RegFile"],["variable","wire"]],["\\ADR1_IBUF[0]_inst ",[[58,2],[60,25]],[[58,7],[58,26]],["RegFile"],["instance","IBUF"]],["\\ADR1_IBUF[1]_inst ",[[61,2],[63,25]],[[61,7],[61,26]],["RegFile"],["instance","IBUF"]],["\\ADR1_IBUF[2]_inst ",[[64,2],[66,25]],[[64,7],[64,26]],["RegFile"],["instance","IBUF"]],["\\ADR1_IBUF[3]_inst ",[[67,2],[69,25]],[[67,7],[67,26]],["RegFile"],["instance","IBUF"]],["\\ADR1_IBUF[4]_inst ",[[70,2],[72,25]],[[70,7],[70,26]],["RegFile"],["instance","IBUF"]],["\\ADR2_IBUF[0]_inst ",[[73,2],[75,25]],[[73,7],[73,26]],["RegFile"],["instance","IBUF"]],["\\ADR2_IBUF[1]_inst ",[[76,2],[78,25]],[[76,7],[76,26]],["RegFile"],["instance","IBUF"]],["\\ADR2_IBUF[2]_inst ",[[79,2],[81,25]],[[79,7],[79,26]],["RegFile"],["instance","IBUF"]],["\\ADR2_IBUF[3]_inst ",[[82,2],[84,25]],[[82,7],[82,26]],["RegFile"],["instance","IBUF"]],["\\ADR2_IBUF[4]_inst ",[[85,2],[87,25]],[[85,7],[85,26]],["RegFile"],["instance","IBUF"]],["CLK_IBUF_BUFG_inst",[[88,2],[90,26]],[[88,7],[88,25]],["RegFile"],["instance","BUFG"]],["CLK_IBUF_inst",[[91,2],[93,21]],[[91,7],[91,20]],["RegFile"],["instance","IBUF"]],["ENABLE_IBUF_inst",[[94,2],[96,24]],[[94,7],[94,23]],["RegFile"],["instance","IBUF"]],["\\RS1_OBUF[0]_inst ",[[97,2],[99,19]],[[97,7],[97,25]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[10]_inst ",[[100,2],[102,20]],[[100,7],[100,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[11]_inst ",[[103,2],[105,20]],[[103,7],[103,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[12]_inst ",[[106,2],[108,20]],[[106,7],[106,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[13]_inst ",[[109,2],[111,20]],[[109,7],[109,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[14]_inst ",[[112,2],[114,20]],[[112,7],[112,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[15]_inst ",[[115,2],[117,20]],[[115,7],[115,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[16]_inst ",[[118,2],[120,20]],[[118,7],[118,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[17]_inst ",[[121,2],[123,20]],[[121,7],[121,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[18]_inst ",[[124,2],[126,20]],[[124,7],[124,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[19]_inst ",[[127,2],[129,20]],[[127,7],[127,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[1]_inst ",[[130,2],[132,19]],[[130,7],[130,25]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[20]_inst ",[[133,2],[135,20]],[[133,7],[133,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[21]_inst ",[[136,2],[138,20]],[[136,7],[136,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[22]_inst ",[[139,2],[141,20]],[[139,7],[139,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[23]_inst ",[[142,2],[144,20]],[[142,7],[142,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[24]_inst ",[[145,2],[147,20]],[[145,7],[145,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[25]_inst ",[[148,2],[150,20]],[[148,7],[148,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[26]_inst ",[[151,2],[153,20]],[[151,7],[151,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[27]_inst ",[[154,2],[156,20]],[[154,7],[154,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[28]_inst ",[[157,2],[159,20]],[[157,7],[157,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[29]_inst ",[[160,2],[162,20]],[[160,7],[160,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[2]_inst ",[[163,2],[165,19]],[[163,7],[163,25]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[30]_inst ",[[166,2],[168,20]],[[166,7],[166,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[31]_inst ",[[169,2],[171,20]],[[169,7],[169,26]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[3]_inst ",[[172,2],[174,19]],[[172,7],[172,25]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[4]_inst ",[[175,2],[177,19]],[[175,7],[175,25]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[5]_inst ",[[178,2],[180,19]],[[178,7],[178,25]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[6]_inst ",[[181,2],[183,19]],[[181,7],[181,25]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[7]_inst ",[[184,2],[186,19]],[[184,7],[184,25]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[8]_inst ",[[187,2],[189,19]],[[187,7],[187,25]],["RegFile"],["instance","OBUF"]],["\\RS1_OBUF[9]_inst ",[[190,2],[192,19]],[[190,7],[190,25]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[0]_inst ",[[193,2],[195,19]],[[193,7],[193,25]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[10]_inst ",[[196,2],[198,20]],[[196,7],[196,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[11]_inst ",[[199,2],[201,20]],[[199,7],[199,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[12]_inst ",[[202,2],[204,20]],[[202,7],[202,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[13]_inst ",[[205,2],[207,20]],[[205,7],[205,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[14]_inst ",[[208,2],[210,20]],[[208,7],[208,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[15]_inst ",[[211,2],[213,20]],[[211,7],[211,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[16]_inst ",[[214,2],[216,20]],[[214,7],[214,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[17]_inst ",[[217,2],[219,20]],[[217,7],[217,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[18]_inst ",[[220,2],[222,20]],[[220,7],[220,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[19]_inst ",[[223,2],[225,20]],[[223,7],[223,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[1]_inst ",[[226,2],[228,19]],[[226,7],[226,25]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[20]_inst ",[[229,2],[231,20]],[[229,7],[229,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[21]_inst ",[[232,2],[234,20]],[[232,7],[232,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[22]_inst ",[[235,2],[237,20]],[[235,7],[235,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[23]_inst ",[[238,2],[240,20]],[[238,7],[238,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[24]_inst ",[[241,2],[243,20]],[[241,7],[241,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[25]_inst ",[[244,2],[246,20]],[[244,7],[244,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[26]_inst ",[[247,2],[249,20]],[[247,7],[247,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[27]_inst ",[[250,2],[252,20]],[[250,7],[250,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[28]_inst ",[[253,2],[255,20]],[[253,7],[253,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[29]_inst ",[[256,2],[258,20]],[[256,7],[256,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[2]_inst ",[[259,2],[261,19]],[[259,7],[259,25]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[30]_inst ",[[262,2],[264,20]],[[262,7],[262,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[31]_inst ",[[265,2],[267,20]],[[265,7],[265,26]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[3]_inst ",[[268,2],[270,19]],[[268,7],[268,25]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[4]_inst ",[[271,2],[273,19]],[[271,7],[271,25]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[5]_inst ",[[274,2],[276,19]],[[274,7],[274,25]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[6]_inst ",[[277,2],[279,19]],[[277,7],[277,25]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[7]_inst ",[[280,2],[282,19]],[[280,7],[280,25]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[8]_inst ",[[283,2],[285,19]],[[283,7],[283,25]],["RegFile"],["instance","OBUF"]],["\\RS2_OBUF[9]_inst ",[[286,2],[288,19]],[[286,7],[286,25]],["RegFile"],["instance","OBUF"]],["\\WADR_IBUF[0]_inst ",[[289,2],[291,25]],[[289,7],[289,26]],["RegFile"],["instance","IBUF"]],["\\WADR_IBUF[1]_inst ",[[292,2],[294,25]],[[292,7],[292,26]],["RegFile"],["instance","IBUF"]],["\\WADR_IBUF[2]_inst ",[[295,2],[297,25]],[[295,7],[295,26]],["RegFile"],["instance","IBUF"]],["\\WADR_IBUF[3]_inst ",[[298,2],[300,25]],[[298,7],[298,26]],["RegFile"],["instance","IBUF"]],["\\WADR_IBUF[4]_inst ",[[301,2],[303,25]],[[301,7],[301,26]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[0]_inst ",[[304,2],[306,26]],[[304,7],[304,27]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[10]_inst ",[[307,2],[309,27]],[[307,7],[307,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[11]_inst ",[[310,2],[312,27]],[[310,7],[310,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[12]_inst ",[[313,2],[315,27]],[[313,7],[313,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[13]_inst ",[[316,2],[318,27]],[[316,7],[316,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[14]_inst ",[[319,2],[321,27]],[[319,7],[319,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[15]_inst ",[[322,2],[324,27]],[[322,7],[322,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[16]_inst ",[[325,2],[327,27]],[[325,7],[325,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[17]_inst ",[[328,2],[330,27]],[[328,7],[328,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[18]_inst ",[[331,2],[333,27]],[[331,7],[331,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[19]_inst ",[[334,2],[336,27]],[[334,7],[334,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[1]_inst ",[[337,2],[339,26]],[[337,7],[337,27]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[20]_inst ",[[340,2],[342,27]],[[340,7],[340,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[21]_inst ",[[343,2],[345,27]],[[343,7],[343,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[22]_inst ",[[346,2],[348,27]],[[346,7],[346,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[23]_inst ",[[349,2],[351,27]],[[349,7],[349,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[24]_inst ",[[352,2],[354,27]],[[352,7],[352,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[25]_inst ",[[355,2],[357,27]],[[355,7],[355,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[26]_inst ",[[358,2],[360,27]],[[358,7],[358,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[27]_inst ",[[361,2],[363,27]],[[361,7],[361,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[28]_inst ",[[364,2],[366,27]],[[364,7],[364,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[29]_inst ",[[367,2],[369,27]],[[367,7],[367,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[2]_inst ",[[370,2],[372,26]],[[370,7],[370,27]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[30]_inst ",[[373,2],[375,27]],[[373,7],[373,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[31]_inst ",[[376,2],[378,27]],[[376,7],[376,28]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[3]_inst ",[[379,2],[381,26]],[[379,7],[379,27]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[4]_inst ",[[382,2],[384,26]],[[382,7],[382,27]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[5]_inst ",[[385,2],[387,26]],[[385,7],[385,27]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[6]_inst ",[[388,2],[390,26]],[[388,7],[388,27]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[7]_inst ",[[391,2],[393,26]],[[391,7],[391,27]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[8]_inst ",[[394,2],[396,26]],[[394,7],[394,27]],["RegFile"],["instance","IBUF"]],["\\WDATA_IBUF[9]_inst ",[[397,2],[399,26]],[[397,7],[397,27]],["RegFile"],["instance","IBUF"]],["register_reg_1",[[411,2],[525,66]],[[503,4],[503,18]],["RegFile"],["instance","RAMB18E1"]],["register_reg_1_i_1",[[526,2],[534,35]],[[528,4],[528,22]],["RegFile"],["instance","LUT5"]],["register_reg_2",[[546,2],[660,66]],[[638,4],[638,18]],["RegFile"],["instance","RAMB18E1"]],["register_reg_2_i_1",[[661,2],[669,35]],[[663,4],[663,22]],["RegFile"],["instance","LUT5"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW3-RegFile/RegFile/RegFile.srcs/sim_1/new/RegFile_TB.sv",[[[[[["RegFile_TB",[[17,0],[17,20]],[[17,7],[17,17]],[],["module"]],[369,9]],[[["ENABLE_TB",[[20,4],[20,19]],[[20,10],[20,19]],["RegFile_TB"],["variable","logic"]],["CLK_TB",[[21,4],[21,20]],[[21,10],[21,16]],["RegFile_TB"],["variable","logic"]],["ADR1_TB",[[22,4],[22,23]],[[22,16],[22,23]],["RegFile_TB"],["variable","logic"]],["ADR2_TB",[[23,4],[23,23]],[[23,16],[23,23]],["RegFile_TB"],["variable","logic"]],["WADR_TB",[[24,4],[24,23]],[[24,16],[24,23]],["RegFile_TB"],["variable","logic"]],["WDATA_TB",[[25,4],[25,25]],[[25,17],[25,25]],["RegFile_TB"],["variable","logic"]],["RS1_TB",[[28,4],[28,23]],[[28,17],[28,23]],["RegFile_TB"],["variable","logic"]],["RS2_TB",[[29,4],[29,23]],[[29,17],[29,23]],["RegFile_TB"],["variable","logic"]],["passed",[[32,4],[32,20]],[[32,10],[32,16]],["RegFile_TB"],["variable","logic"]],["simPage",[[33,4],[33,21]],[[33,10],[33,17]],["RegFile_TB"],["variable","logic"]],["uut",[[42,4],[51,5]],[[42,12],[42,15]],["RegFile_TB"],["instance","RegFile"]]],[],[[[["setup",[[78,4],[78,16]],[[78,9],[78,14]],["RegFile_TB"],["task"]],[90,10]],[]],[[["randomBits",[[92,4],[92,21]],[[92,9],[92,19]],["RegFile_TB"],["task"]],[157,10]],[[["testBits",[[94,8],[94,36]],[[94,21],[94,29]],["RegFile_TB","randomBits"],["variable","logic"]]]]],[[["zeroBits",[[160,4],[160,19]],[[160,9],[160,17]],["RegFile_TB"],["task"]],[207,10]],[]],[[["maxBits",[[211,4],[211,18]],[[211,9],[211,16]],["RegFile_TB"],["task"]],[255,10]],[]],[[["minBits",[[257,4],[257,18]],[[257,9],[257,16]],["RegFile_TB"],["task"]],[301,10]],[]],[[["enableWrite",[[304,4],[304,22]],[[304,9],[304,20]],["RegFile_TB"],["task"]],[366,10]],[[["testBits",[[306,8],[306,36]],[[306,21],[306,29]],["RegFile_TB","enableWrite"],["variable","logic"]]]]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW3-RegFile/RegFile/RegFile.srcs/sources_1/new/RegFile.sv",[[[[[["RegFile",[[17,0],[29,6]],[[17,7],[17,14]],[],["module"]],[53,9]],[[["ENABLE",[[19,4],[19,16]],[[19,10],[19,16]],["RegFile"],["port","input"]],["CLK",[[20,4],[20,13]],[[20,10],[20,13]],["RegFile"],["port","input"]],["ADR1",[[21,4],[21,20]],[[21,16],[21,20]],["RegFile"],["port","input"]],["ADR2",[[22,4],[22,20]],[[22,16],[22,20]],["RegFile"],["port","input"]],["WADR",[[23,4],[23,20]],[[23,16],[23,20]],["RegFile"],["port","input"]],["WDATA",[[24,4],[24,22]],[[24,17],[24,22]],["RegFile"],["port","input"]],["RS1",[[27,4],[27,27]],[[27,24],[27,27]],["RegFile"],["port","logic"]],["RS2",[[28,4],[28,27]],[[28,24],[28,27]],["RegFile"],["port","logic"]],["register",[[32,4],[32,32]],[[32,17],[32,25]],["RegFile"],["variable","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen.sim/sim_1/behav/xsim/glbl.v",[[],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen.srcs/sim_1/new/ALU_TB.sv",[[[[[["ALU_TB",[[17,0],[17,16]],[[17,7],[17,13]],[],["module"]],[68,9]],[[["srcA_TB",[[19,4],[19,24]],[[19,17],[19,24]],["ALU_TB"],["variable","logic"]],["srcB_TB",[[20,4],[20,24]],[[20,17],[20,24]],["ALU_TB"],["variable","logic"]],["operation_TB",[[21,4],[21,28]],[[21,16],[21,28]],["ALU_TB"],["variable","logic"]],["result_TB",[[24,4],[24,26]],[[24,17],[24,26]],["ALU_TB"],["variable","logic"]],["testArraySize",[[27,4],[27,32]],[[27,14],[27,27]],["ALU_TB"],["variable","int"]],["testArray",[[28,4],[28,33]],[[28,17],[28,26]],["ALU_TB"],["variable","logic"]],["uut",[[31,4],[36,5]],[[31,8],[31,11]],["ALU_TB"],["instance","ALU"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen.srcs/sim_1/new/ImmdGen_TB.sv",[[[[[["ImmdGen_TB",[[17,0],[17,20]],[[17,7],[17,17]],[],["module"]],[92,9]],[[["instruction_TB",[[19,4],[19,31]],[[19,17],[19,31]],["ImmdGen_TB"],["variable","logic"]],["uTypeImmd_TB",[[22,4],[22,29]],[[22,17],[22,29]],["ImmdGen_TB"],["variable","logic"]],["iTypeImmd_TB",[[23,4],[23,29]],[[23,17],[23,29]],["ImmdGen_TB"],["variable","logic"]],["sTypeImmd_TB",[[24,4],[24,29]],[[24,17],[24,29]],["ImmdGen_TB"],["variable","logic"]],["jTypeImmd_TB",[[25,4],[25,29]],[[25,17],[25,29]],["ImmdGen_TB"],["variable","logic"]],["bTypeImmd_TB",[[26,4],[26,29]],[[26,17],[26,29]],["ImmdGen_TB"],["variable","logic"]],["pass",[[29,4],[29,18]],[[29,10],[29,14]],["ImmdGen_TB"],["variable","logic"]],["testType",[[30,4],[30,19]],[[30,11],[30,19]],["ImmdGen_TB"],["variable","string"]],["testArraySize",[[33,4],[33,32]],[[33,14],[33,27]],["ImmdGen_TB"],["variable","int"]],["testArray",[[34,4],[34,33]],[[34,17],[34,26]],["ImmdGen_TB"],["variable","logic"]],["uut",[[39,4],[46,5]],[[39,12],[39,15]],["ImmdGen_TB"],["instance","ImmdGen"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen.srcs/sources_1/new/ALU.sv",[[[[[["ALU",[[16,0],[24,6]],[[16,7],[16,10]],[],["module"]],[43,8]],[[["srcA",[[18,4],[18,21]],[[18,17],[18,21]],["ALU"],["port","input"]],["srcB",[[19,4],[19,21]],[[19,17],[19,21]],["ALU"],["port","input"]],["operation",[[20,4],[20,25]],[[20,16],[20,25]],["ALU"],["port","input"]],["result",[[23,4],[23,30]],[[23,24],[23,30]],["ALU"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen.srcs/sources_1/new/ImmdGen.sv",[[[[[["ImmdGen",[[18,0],[28,6]],[[18,7],[18,14]],[],["module"]],[51,9]],[[["instruction",[[20,4],[20,28]],[[20,17],[20,28]],["ImmdGen"],["port","input"]],["uTypeImmd",[[23,4],[23,33]],[[23,24],[23,33]],["ImmdGen"],["port","logic"]],["iTypeImmd",[[24,4],[24,33]],[[24,24],[24,33]],["ImmdGen"],["port","logic"]],["sTypeImmd",[[25,4],[25,33]],[[25,24],[25,33]],["ImmdGen"],["port","logic"]],["jTypeImmd",[[26,4],[26,33]],[[26,24],[26,33]],["ImmdGen"],["port","logic"]],["bTypeImmd",[[27,4],[27,33]],[[27,24],[27,33]],["ImmdGen"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[null,[],null,null,[["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenFormalBug.sv",[[[[[["BranchAddressGen",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[18,0],[30,2]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[18,7],[18,23]]],[],["module"]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[19,0]]],[[["programCounter",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[20,4],[20,31]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[20,17],[20,31]]],["BranchAddressGen"],["port","input"]],["jTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[21,4],[21,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[21,17],[21,26]]],["BranchAddressGen"],["port","input"]],["bTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[22,4],[22,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[22,17],[22,26]]],["BranchAddressGen"],["port","input"]],["iTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[23,4],[23,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[23,17],[23,26]]],["BranchAddressGen"],["port","input"]],["sourceReg1",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[24,4],[24,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[24,17],[24,27]]],["BranchAddressGen"],["port","input"]],["jal",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[27,4],[27,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[27,24],[27,27]]],["BranchAddressGen"],["port","logic"]],["branch",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[28,4],[28,30]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[28,24],[28,30]]],["BranchAddressGen"],["port","logic"]],["jalr",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[29,4],[29,28]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[29,24],[29,28]]],["BranchAddressGen"],["port","logic"]]]]],[[["BranchAddressGenFormalBug",[[20,0],[32,2]],[[20,7],[20,32]],[],["module"]],[58,8]],[[["programCounter",[[22,4],[22,31]],[[22,17],[22,31]],["BranchAddressGenFormalBug"],["port","input"]],["jTypeImmd",[[23,4],[23,26]],[[23,17],[23,26]],["BranchAddressGenFormalBug"],["port","input"]],["bTypeImmd",[[24,4],[24,26]],[[24,17],[24,26]],["BranchAddressGenFormalBug"],["port","input"]],["iTypeImmd",[[25,4],[25,26]],[[25,17],[25,26]],["BranchAddressGenFormalBug"],["port","input"]],["sourceReg1",[[26,4],[26,27]],[[26,17],[26,27]],["BranchAddressGenFormalBug"],["port","input"]],["jal",[[29,4],[29,27]],[[29,24],[29,27]],["BranchAddressGenFormalBug"],["port","logic"]],["branch",[[30,4],[30,30]],[[30,24],[30,30]],["BranchAddressGenFormalBug"],["port","logic"]],["jalr",[[31,4],[31,28]],[[31,24],[31,28]],["BranchAddressGenFormalBug"],["port","logic"]],["BranchAddressGenBug",[[35,0],[44,1]],[[35,20],[35,39]],["BranchAddressGenFormalBug"],["instance","BranchAddressGenBug"]]]]]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv"]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormalBug_bmc/engine_0/trace_tb.v",[[[[[["testbench",[[1,0],[1,17]],[[1,7],[1,16]],[],["module"]],[51,9]],[[["vcdfile",[[2,2],[2,22]],[[2,15],[2,22]],["testbench"],["variable","reg"]],["clock",[[3,2],[3,11]],[[3,6],[3,11]],["testbench"],["variable","reg"]],["genclock",[[8,2],[8,18]],[[8,6],[8,14]],["testbench"],["variable","reg"]],["cycle",[[9,2],[9,22]],[[9,13],[9,18]],["testbench"],["variable","reg"]],["PI_jTypeImmd",[[10,2],[10,25]],[[10,13],[10,25]],["testbench"],["variable","reg"]],["PI_bTypeImmd",[[11,2],[11,25]],[[11,13],[11,25]],["testbench"],["variable","reg"]],["PI_programCounter",[[12,2],[12,30]],[[12,13],[12,30]],["testbench"],["variable","reg"]],["PI_iTypeImmd",[[13,2],[13,25]],[[13,13],[13,25]],["testbench"],["variable","reg"]],["PI_sourceReg1",[[14,2],[14,26]],[[14,13],[14,26]],["testbench"],["variable","reg"]],["UUT",[[15,2],[21,3]],[[15,28],[15,31]],["testbench"],["instance","BranchAddressGenFormalBug"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormalBug_bmc/src/BranchAddressGenBug.sv",[[[[[["BranchAddressGenBug",[[18,0],[30,2]],[[18,7],[18,26]],[],["module"]],[41,8]],[[["programCounter",[[20,4],[20,31]],[[20,17],[20,31]],["BranchAddressGenBug"],["port","input"]],["jTypeImmd",[[21,4],[21,26]],[[21,17],[21,26]],["BranchAddressGenBug"],["port","input"]],["bTypeImmd",[[22,4],[22,26]],[[22,17],[22,26]],["BranchAddressGenBug"],["port","input"]],["iTypeImmd",[[23,4],[23,26]],[[23,17],[23,26]],["BranchAddressGenBug"],["port","input"]],["sourceReg1",[[24,4],[24,27]],[[24,17],[24,27]],["BranchAddressGenBug"],["port","input"]],["jal",[[27,4],[27,27]],[[27,24],[27,27]],["BranchAddressGenBug"],["port","logic"]],["branch",[[28,4],[28,30]],[[28,24],[28,30]],["BranchAddressGenBug"],["port","logic"]],["jalr",[[29,4],[29,28]],[[29,24],[29,28]],["BranchAddressGenBug"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormalBug_bmc/src/BranchAddressGenFormalBug.sv",[[[[[["BranchAddressGen",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[18,0],[30,2]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[18,7],[18,23]]],[],["module"]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[19,0]]],[[["programCounter",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[20,4],[20,31]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[20,17],[20,31]]],["BranchAddressGen"],["port","input"]],["jTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[21,4],[21,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[21,17],[21,26]]],["BranchAddressGen"],["port","input"]],["bTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[22,4],[22,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[22,17],[22,26]]],["BranchAddressGen"],["port","input"]],["iTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[23,4],[23,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[23,17],[23,26]]],["BranchAddressGen"],["port","input"]],["sourceReg1",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[24,4],[24,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[24,17],[24,27]]],["BranchAddressGen"],["port","input"]],["jal",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[27,4],[27,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[27,24],[27,27]]],["BranchAddressGen"],["port","logic"]],["branch",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[28,4],[28,30]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[28,24],[28,30]]],["BranchAddressGen"],["port","logic"]],["jalr",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[29,4],[29,28]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[29,24],[29,28]]],["BranchAddressGen"],["port","logic"]]]]],[[["BranchAddressGenFormalBug",[[20,0],[32,2]],[[20,7],[20,32]],[],["module"]],[58,8]],[[["programCounter",[[22,4],[22,31]],[[22,17],[22,31]],["BranchAddressGenFormalBug"],["port","input"]],["jTypeImmd",[[23,4],[23,26]],[[23,17],[23,26]],["BranchAddressGenFormalBug"],["port","input"]],["bTypeImmd",[[24,4],[24,26]],[[24,17],[24,26]],["BranchAddressGenFormalBug"],["port","input"]],["iTypeImmd",[[25,4],[25,26]],[[25,17],[25,26]],["BranchAddressGenFormalBug"],["port","input"]],["sourceReg1",[[26,4],[26,27]],[[26,17],[26,27]],["BranchAddressGenFormalBug"],["port","input"]],["jal",[[29,4],[29,27]],[[29,24],[29,27]],["BranchAddressGenFormalBug"],["port","logic"]],["branch",[[30,4],[30,30]],[[30,24],[30,30]],["BranchAddressGenFormalBug"],["port","logic"]],["jalr",[[31,4],[31,28]],[[31,24],[31,28]],["BranchAddressGenFormalBug"],["port","logic"]],["BranchAddressGenBug",[[35,0],[44,1]],[[35,20],[35,39]],["BranchAddressGenFormalBug"],["instance","BranchAddressGenBug"]]]]]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv"]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[null,[],null,null,[["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGenBug.sv",[[[[[["BranchAddressGenBug",[[18,0],[30,2]],[[18,7],[18,26]],[],["module"]],[41,8]],[[["programCounter",[[20,4],[20,31]],[[20,17],[20,31]],["BranchAddressGenBug"],["port","input"]],["jTypeImmd",[[21,4],[21,26]],[[21,17],[21,26]],["BranchAddressGenBug"],["port","input"]],["bTypeImmd",[[22,4],[22,26]],[[22,17],[22,26]],["BranchAddressGenBug"],["port","input"]],["iTypeImmd",[[23,4],[23,26]],[[23,17],[23,26]],["BranchAddressGenBug"],["port","input"]],["sourceReg1",[[24,4],[24,27]],[[24,17],[24,27]],["BranchAddressGenBug"],["port","input"]],["jal",[[27,4],[27,27]],[[27,24],[27,27]],["BranchAddressGenBug"],["port","logic"]],["branch",[[28,4],[28,30]],[[28,24],[28,30]],["BranchAddressGenBug"],["port","logic"]],["jalr",[[29,4],[29,28]],[[29,24],[29,28]],["BranchAddressGenBug"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGenFormal.sv",[[[[[["BranchAddressGen",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[18,0],[30,2]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[18,7],[18,23]]],[],["module"]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[19,0]]],[[["programCounter",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[20,4],[20,31]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[20,17],[20,31]]],["BranchAddressGen"],["port","input"]],["jTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[21,4],[21,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[21,17],[21,26]]],["BranchAddressGen"],["port","input"]],["bTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[22,4],[22,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[22,17],[22,26]]],["BranchAddressGen"],["port","input"]],["iTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[23,4],[23,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[23,17],[23,26]]],["BranchAddressGen"],["port","input"]],["sourceReg1",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[24,4],[24,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[24,17],[24,27]]],["BranchAddressGen"],["port","input"]],["jal",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[27,4],[27,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[27,24],[27,27]]],["BranchAddressGen"],["port","logic"]],["branch",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[28,4],[28,30]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[28,24],[28,30]]],["BranchAddressGen"],["port","logic"]],["jalr",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[29,4],[29,28]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[29,24],[29,28]]],["BranchAddressGen"],["port","logic"]]]]],[[["BranchAddressGenFormal",[[20,0],[32,2]],[[20,7],[20,29]],[],["module"]],[58,8]],[[["programCounter",[[22,4],[22,31]],[[22,17],[22,31]],["BranchAddressGenFormal"],["port","input"]],["jTypeImmd",[[23,4],[23,26]],[[23,17],[23,26]],["BranchAddressGenFormal"],["port","input"]],["bTypeImmd",[[24,4],[24,26]],[[24,17],[24,26]],["BranchAddressGenFormal"],["port","input"]],["iTypeImmd",[[25,4],[25,26]],[[25,17],[25,26]],["BranchAddressGenFormal"],["port","input"]],["sourceReg1",[[26,4],[26,27]],[[26,17],[26,27]],["BranchAddressGenFormal"],["port","input"]],["jal",[[29,4],[29,27]],[[29,24],[29,27]],["BranchAddressGenFormal"],["port","logic"]],["branch",[[30,4],[30,30]],[[30,24],[30,30]],["BranchAddressGenFormal"],["port","logic"]],["jalr",[[31,4],[31,28]],[[31,24],[31,28]],["BranchAddressGenFormal"],["port","logic"]],["BranchAddressGen",[[35,0],[44,1]],[[35,17],[35,33]],["BranchAddressGenFormal"],["instance","BranchAddressGen"]]]]]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv"]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGenFormalBug.sv",[[[[[["BranchAddressGen",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[18,0],[30,2]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[18,7],[18,23]]],[],["module"]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[19,0]]],[[["programCounter",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[20,4],[20,31]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[20,17],[20,31]]],["BranchAddressGen"],["port","input"]],["jTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[21,4],[21,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[21,17],[21,26]]],["BranchAddressGen"],["port","input"]],["bTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[22,4],[22,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[22,17],[22,26]]],["BranchAddressGen"],["port","input"]],["iTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[23,4],[23,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[23,17],[23,26]]],["BranchAddressGen"],["port","input"]],["sourceReg1",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[24,4],[24,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[24,17],[24,27]]],["BranchAddressGen"],["port","input"]],["jal",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[27,4],[27,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[27,24],[27,27]]],["BranchAddressGen"],["port","logic"]],["branch",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[28,4],[28,30]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[28,24],[28,30]]],["BranchAddressGen"],["port","logic"]],["jalr",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[29,4],[29,28]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv",[[29,24],[29,28]]],["BranchAddressGen"],["port","logic"]]]]],[[["BranchAddressGenFormalBug",[[20,0],[32,2]],[[20,7],[20,32]],[],["module"]],[58,8]],[[["programCounter",[[22,4],[22,31]],[[22,17],[22,31]],["BranchAddressGenFormalBug"],["port","input"]],["jTypeImmd",[[23,4],[23,26]],[[23,17],[23,26]],["BranchAddressGenFormalBug"],["port","input"]],["bTypeImmd",[[24,4],[24,26]],[[24,17],[24,26]],["BranchAddressGenFormalBug"],["port","input"]],["iTypeImmd",[[25,4],[25,26]],[[25,17],[25,26]],["BranchAddressGenFormalBug"],["port","input"]],["sourceReg1",[[26,4],[26,27]],[[26,17],[26,27]],["BranchAddressGenFormalBug"],["port","input"]],["jal",[[29,4],[29,27]],[[29,24],[29,27]],["BranchAddressGenFormalBug"],["port","logic"]],["branch",[[30,4],[30,30]],[[30,24],[30,30]],["BranchAddressGenFormalBug"],["port","logic"]],["jalr",[[31,4],[31,28]],[[31,24],[31,28]],["BranchAddressGenFormalBug"],["port","logic"]],["BranchAddressGenBug",[[35,0],[44,1]],[[35,20],[35,39]],["BranchAddressGenFormalBug"],["instance","BranchAddressGenBug"]]]]]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/addressFormal_bmc/src/BranchAddressGenBug.sv"]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[null,[],null,null,[["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGenFormal.sv",[[[[[["BranchConditionGen",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[18,0],[27,6]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[18,7],[18,25]]],[],["module"]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[19,0]]],[[["sourceReg1",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[20,4],[20,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[20,17],[20,27]]],["BranchConditionGen"],["port","input"]],["sourceReg2",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[21,4],[21,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[21,17],[21,27]]],["BranchConditionGen"],["port","input"]],["equal",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[24,4],[24,16]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[24,11],[24,16]]],["BranchConditionGen"],["port","output"]],["isLess",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[25,4],[25,17]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[25,11],[25,17]]],["BranchConditionGen"],["port","output"]],["isLessUnsigned",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[26,4],[26,25]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[26,11],[26,25]]],["BranchConditionGen"],["port","output"]]]]],[[["BranchConditionGenFormal",[[20,0],[29,2]],[[20,7],[20,31]],[],["module"]],[58,8]],[[["sourceReg1",[[22,4],[22,27]],[[22,17],[22,27]],["BranchConditionGenFormal"],["port","input"]],["sourceReg2",[[23,4],[23,27]],[[23,17],[23,27]],["BranchConditionGenFormal"],["port","input"]],["equal",[[26,4],[26,16]],[[26,11],[26,16]],["BranchConditionGenFormal"],["port","output"]],["isLess",[[27,4],[27,17]],[[27,11],[27,17]],["BranchConditionGenFormal"],["port","output"]],["isLessUnsigned",[[28,4],[28,25]],[[28,11],[28,25]],["BranchConditionGenFormal"],["port","output"]],["BranchAddressGen",[[31,0],[37,1]],[[31,19],[31,35]],["BranchConditionGenFormal"],["instance","BranchConditionGen"]]]]]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv"]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/conditionFormal_bmc/src/BranchConditionGen.sv",[[[[[["BranchConditionGen",[[18,0],[27,6]],[[18,7],[18,25]],[],["module"]],[38,8]],[[["sourceReg1",[[20,4],[20,27]],[[20,17],[20,27]],["BranchConditionGen"],["port","input"]],["sourceReg2",[[21,4],[21,27]],[[21,17],[21,27]],["BranchConditionGen"],["port","input"]],["equal",[[24,4],[24,16]],[[24,11],[24,16]],["BranchConditionGen"],["port","output"]],["isLess",[[25,4],[25,17]],[[25,11],[25,17]],["BranchConditionGen"],["port","output"]],["isLessUnsigned",[[26,4],[26,25]],[[26,11],[26,25]],["BranchConditionGen"],["port","output"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/conditionFormal_bmc/src/BranchConditionGenFormal.sv",[[[[[["BranchConditionGen",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[18,0],[27,6]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[18,7],[18,25]]],[],["module"]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[19,0]]],[[["sourceReg1",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[20,4],[20,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[20,17],[20,27]]],["BranchConditionGen"],["port","input"]],["sourceReg2",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[21,4],[21,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[21,17],[21,27]]],["BranchConditionGen"],["port","input"]],["equal",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[24,4],[24,16]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[24,11],[24,16]]],["BranchConditionGen"],["port","output"]],["isLess",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[25,4],[25,17]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[25,11],[25,17]]],["BranchConditionGen"],["port","output"]],["isLessUnsigned",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[26,4],[26,25]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[26,11],[26,25]]],["BranchConditionGen"],["port","output"]]]]],[[["BranchConditionGenFormal",[[20,0],[29,2]],[[20,7],[20,31]],[],["module"]],[55,8]],[[["sourceReg1",[[22,4],[22,27]],[[22,17],[22,27]],["BranchConditionGenFormal"],["port","input"]],["sourceReg2",[[23,4],[23,27]],[[23,17],[23,27]],["BranchConditionGenFormal"],["port","input"]],["equal",[[26,4],[26,16]],[[26,11],[26,16]],["BranchConditionGenFormal"],["port","output"]],["isLess",[[27,4],[27,17]],[[27,11],[27,17]],["BranchConditionGenFormal"],["port","output"]],["isLessUnsigned",[[28,4],[28,25]],[[28,11],[28,25]],["BranchConditionGenFormal"],["port","output"]],["BranchAddressGen",[[31,0],[37,1]],[[31,19],[31,35]],["BranchConditionGenFormal"],["instance","BranchConditionGen"]]]]]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv"]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/conditionFormal_cover/engine_0/trace0_tb.v",[[[[[["testbench",[[1,0],[1,17]],[[1,7],[1,16]],[],["module"]],[42,9]],[[["vcdfile",[[2,2],[2,22]],[[2,15],[2,22]],["testbench"],["variable","reg"]],["clock",[[3,2],[3,11]],[[3,6],[3,11]],["testbench"],["variable","reg"]],["genclock",[[8,2],[8,18]],[[8,6],[8,14]],["testbench"],["variable","reg"]],["cycle",[[9,2],[9,22]],[[9,13],[9,18]],["testbench"],["variable","reg"]],["PI_sourceReg2",[[10,2],[10,26]],[[10,13],[10,26]],["testbench"],["variable","reg"]],["PI_sourceReg1",[[11,2],[11,26]],[[11,13],[11,26]],["testbench"],["variable","reg"]],["UUT",[[12,2],[15,3]],[[12,27],[12,30]],["testbench"],["instance","BranchConditionGenFormal"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/conditionFormal_cover/src/BranchConditionGen.sv",[[[[[["BranchConditionGen",[[18,0],[27,6]],[[18,7],[18,25]],[],["module"]],[38,8]],[[["sourceReg1",[[20,4],[20,27]],[[20,17],[20,27]],["BranchConditionGen"],["port","input"]],["sourceReg2",[[21,4],[21,27]],[[21,17],[21,27]],["BranchConditionGen"],["port","input"]],["equal",[[24,4],[24,16]],[[24,11],[24,16]],["BranchConditionGen"],["port","output"]],["isLess",[[25,4],[25,17]],[[25,11],[25,17]],["BranchConditionGen"],["port","output"]],["isLessUnsigned",[[26,4],[26,25]],[[26,11],[26,25]],["BranchConditionGen"],["port","output"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/conditionFormal_cover/src/BranchConditionGenFormal.sv",[[[[[["BranchConditionGen",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[18,0],[27,6]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[18,7],[18,25]]],[],["module"]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[19,0]]],[[["sourceReg1",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[20,4],[20,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[20,17],[20,27]]],["BranchConditionGen"],["port","input"]],["sourceReg2",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[21,4],[21,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[21,17],[21,27]]],["BranchConditionGen"],["port","input"]],["equal",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[24,4],[24,16]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[24,11],[24,16]]],["BranchConditionGen"],["port","output"]],["isLess",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[25,4],[25,17]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[25,11],[25,17]]],["BranchConditionGen"],["port","output"]],["isLessUnsigned",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[26,4],[26,25]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv",[[26,11],[26,25]]],["BranchConditionGen"],["port","output"]]]]],[[["BranchConditionGenFormal",[[20,0],[29,2]],[[20,7],[20,31]],[],["module"]],[57,8]],[[["sourceReg1",[[22,4],[22,27]],[[22,17],[22,27]],["BranchConditionGenFormal"],["port","input"]],["sourceReg2",[[23,4],[23,27]],[[23,17],[23,27]],["BranchConditionGenFormal"],["port","input"]],["equal",[[26,4],[26,16]],[[26,11],[26,16]],["BranchConditionGenFormal"],["port","output"]],["isLess",[[27,4],[27,17]],[[27,11],[27,17]],["BranchConditionGenFormal"],["port","output"]],["isLessUnsigned",[[28,4],[28,25]],[[28,11],[28,25]],["BranchConditionGenFormal"],["port","output"]],["BranchAddressGen",[[31,0],[37,1]],[[31,19],[31,35]],["BranchConditionGenFormal"],["instance","BranchConditionGen"]]]]]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv"]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/formal_bmc/src/BranchAddressGen.sv",[[[[[["BranchAddressGen",[[18,0],[30,2]],[[18,7],[18,23]],[],["module"]],[41,8]],[[["programCounter",[[20,4],[20,31]],[[20,17],[20,31]],["BranchAddressGen"],["port","input"]],["jTypeImmd",[[21,4],[21,26]],[[21,17],[21,26]],["BranchAddressGen"],["port","input"]],["bTypeImmd",[[22,4],[22,26]],[[22,17],[22,26]],["BranchAddressGen"],["port","input"]],["iTypeImmd",[[23,4],[23,26]],[[23,17],[23,26]],["BranchAddressGen"],["port","input"]],["sourceReg1",[[24,4],[24,27]],[[24,17],[24,27]],["BranchAddressGen"],["port","input"]],["jal",[[27,4],[27,27]],[[27,24],[27,27]],["BranchAddressGen"],["port","logic"]],["branch",[[28,4],[28,30]],[[28,24],[28,30]],["BranchAddressGen"],["port","logic"]],["jalr",[[29,4],[29,28]],[[29,24],[29,28]],["BranchAddressGen"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/formal_bmc/src/BranchAddressGenFormal.sv",[[[[[["BranchAddressGen",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[18,0],[30,2]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[18,7],[18,23]]],[],["module"]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[19,0]]],[[["programCounter",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[20,4],[20,31]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[20,17],[20,31]]],["BranchAddressGen"],["port","input"]],["jTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[21,4],[21,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[21,17],[21,26]]],["BranchAddressGen"],["port","input"]],["bTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[22,4],[22,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[22,17],[22,26]]],["BranchAddressGen"],["port","input"]],["iTypeImmd",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[23,4],[23,26]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[23,17],[23,26]]],["BranchAddressGen"],["port","input"]],["sourceReg1",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[24,4],[24,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[24,17],[24,27]]],["BranchAddressGen"],["port","input"]],["jal",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[27,4],[27,27]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[27,24],[27,27]]],["BranchAddressGen"],["port","logic"]],["branch",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[28,4],[28,30]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[28,24],[28,30]]],["BranchAddressGen"],["port","logic"]],["jalr",["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[29,4],[29,28]]],["file:///Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv",[[29,24],[29,28]]],["BranchAddressGen"],["port","logic"]]]]],[[["BranchAddressGenFormal",[[20,0],[32,2]],[[20,7],[20,29]],[],["module"]],[58,8]],[[["programCounter",[[22,4],[22,31]],[[22,17],[22,31]],["BranchAddressGenFormal"],["port","input"]],["jTypeImmd",[[23,4],[23,26]],[[23,17],[23,26]],["BranchAddressGenFormal"],["port","input"]],["bTypeImmd",[[24,4],[24,26]],[[24,17],[24,26]],["BranchAddressGenFormal"],["port","input"]],["iTypeImmd",[[25,4],[25,26]],[[25,17],[25,26]],["BranchAddressGenFormal"],["port","input"]],["sourceReg1",[[26,4],[26,27]],[[26,17],[26,27]],["BranchAddressGenFormal"],["port","input"]],["jal",[[29,4],[29,27]],[[29,24],[29,27]],["BranchAddressGenFormal"],["port","logic"]],["branch",[[30,4],[30,30]],[[30,24],[30,30]],["BranchAddressGenFormal"],["port","logic"]],["jalr",[[31,4],[31,28]],[[31,24],[31,28]],["BranchAddressGenFormal"],["port","logic"]],["BranchAddressGen",[[35,0],[44,1]],[[35,17],[35,33]],["BranchAddressGenFormal"],["instance","BranchAddressGen"]]]]]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv"]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.sim/sim_1/behav/xsim/glbl.v",[[],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sim_1/new/MCU_TB.sv",[[[[[["MCU_TB",[[17,0],[17,16]],[[17,7],[17,13]],[],["module"]],[90,9]],[[["RST_TB",[[19,4],[19,23]],[[19,10],[19,16]],["MCU_TB"],["variable","logic"]],["CLK_TB",[[20,4],[20,23]],[[20,10],[20,16]],["MCU_TB"],["variable","logic"]],["INTR_TB",[[21,4],[21,24]],[[21,10],[21,17]],["MCU_TB"],["variable","logic"]],["IOBUS_IO_TB",[[22,4],[22,38]],[[22,17],[22,28]],["MCU_TB"],["variable","logic"]],["IOBUS_IO_OUT_TB",[[25,4],[25,32]],[[25,17],[25,32]],["MCU_TB"],["variable","logic"]],["IOBUS_ADDR_TB",[[26,4],[26,30]],[[26,17],[26,30]],["MCU_TB"],["variable","logic"]],["IOBUS_WR_TB",[[27,4],[27,21]],[[27,10],[27,21]],["MCU_TB"],["variable","logic"]],["MCU_INST",[[30,4],[38,5]],[[30,8],[30,16]],["MCU_TB"],["instance","MCU"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/imports/Downloads/OtterMemory.sv",[[[[[["OtterMemory",[[47,0],[61,35]],[[47,7],[47,18]],[],["module"]],[157,9]],[[["MEM_CLK",[[48,4],[48,17]],[[48,10],[48,17]],["OtterMemory"],["port","input"]],["MEM_RDEN1",[[49,4],[49,19]],[[49,10],[49,19]],["OtterMemory"],["port","input"]],["MEM_RDEN2",[[50,4],[50,19]],[[50,10],[50,19]],["OtterMemory"],["port","input"]],["MEM_WE2",[[51,4],[51,17]],[[51,10],[51,17]],["OtterMemory"],["port","input"]],["MEM_ADDR1",[[52,4],[52,26]],[[52,17],[52,26]],["OtterMemory"],["port","input"]],["MEM_ADDR2",[[53,4],[53,26]],[[53,17],[53,26]],["OtterMemory"],["port","input"]],["MEM_DIN2",[[54,4],[54,25]],[[54,17],[54,25]],["OtterMemory"],["port","input"]],["MEM_SIZE",[[55,4],[55,24]],[[55,16],[55,24]],["OtterMemory"],["port","input"]],["MEM_SIGN",[[56,4],[56,18]],[[56,10],[56,18]],["OtterMemory"],["port","input"]],["IO_IN",[[57,4],[57,22]],[[57,17],[57,22]],["OtterMemory"],["port","input"]],["IO_WR",[[59,4],[59,22]],[[59,17],[59,22]],["OtterMemory"],["port","logic"]],["MEM_DOUT1",[[60,4],[60,33]],[[60,24],[60,33]],["OtterMemory"],["port","logic"]],["MEM_DOUT2",[[61,4],[61,33]],[[61,24],[61,33]],["OtterMemory"],["port","logic"]],["wordAddr2",[[63,4],[63,26]],[[63,17],[63,26]],["OtterMemory"],["variable","logic"]],["memReadWord",[[64,4],[64,28]],[[64,17],[64,28]],["OtterMemory"],["variable","logic"]],["ioBuffer",[[64,4],[64,38]],[[64,30],[64,38]],["OtterMemory"],["variable","memReadWord"]],["memReadSized",[[64,4],[64,52]],[[64,40],[64,52]],["OtterMemory"],["variable","ioBuffer"]],["byteOffset",[[65,4],[65,26]],[[65,16],[65,26]],["OtterMemory"],["variable","logic"]],["weAddrValid",[[66,4],[66,21]],[[66,10],[66,21]],["OtterMemory"],["variable","logic"]],["memory",[[69,31],[69,60]],[[69,44],[69,50]],["OtterMemory"],["variable","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/imports/Utilities/OTTERWrapper.sv",[[[[[["OTTER_Wrapper",[[16,0],[24,5]],[[16,7],[16,20]],[],["module"]],[89,12]],[[["CLK",[[17,3],[17,12]],[[17,9],[17,12]],["OTTER_Wrapper"],["port","input"]],["BTNL",[[18,3],[18,13]],[[18,9],[18,13]],["OTTER_Wrapper"],["port","input"]],["BTNC",[[19,3],[19,13]],[[19,9],[19,13]],["OTTER_Wrapper"],["port","input"]],["SWITCHES",[[20,3],[20,24]],[[20,16],[20,24]],["OTTER_Wrapper"],["port","input"]],["LEDS",[[21,3],[21,27]],[[21,23],[21,27]],["OTTER_Wrapper"],["port","logic"]],["CATHODES",[[22,3],[22,24]],[[22,16],[22,24]],["OTTER_Wrapper"],["port","output"]],["ANODES",[[23,3],[23,22]],[[23,16],[23,22]],["OTTER_Wrapper"],["port","output"]],["SWITCHES_AD",[[30,4],[30,42]],[[30,15],[30,26]],["OTTER_Wrapper"],["localparam"]],["LEDS_AD",[[34,4],[34,41]],[[34,15],[34,22]],["OTTER_Wrapper"],["localparam"]],["SSEG_AD",[[35,4],[35,41]],[[35,15],[35,22]],["OTTER_Wrapper"],["localparam"]],["clk_50",[[38,3],[38,19]],[[38,9],[38,15]],["OTTER_Wrapper"],["variable","logic"]],["IOBUS_out",[[40,3],[40,25]],[[40,16],[40,25]],["OTTER_Wrapper"],["variable","logic"]],["IOBUS_in",[[40,3],[40,35]],[[40,27],[40,35]],["OTTER_Wrapper"],["variable","IOBUS_out"]],["IOBUS_addr",[[40,3],[40,47]],[[40,37],[40,47]],["OTTER_Wrapper"],["variable","IOBUS_in"]],["s_reset",[[41,3],[41,16]],[[41,9],[41,16]],["OTTER_Wrapper"],["variable","logic"]],["IOBUS_wr",[[41,3],[41,26]],[[41,18],[41,26]],["OTTER_Wrapper"],["variable","s_reset"]],["intr",[[41,3],[41,32]],[[41,28],[41,32]],["OTTER_Wrapper"],["variable","IOBUS_wr"]],["r_SSEG",[[44,3],[44,22]],[[44,16],[44,22]],["OTTER_Wrapper"],["variable","logic"]],["CPU",[[47,3],[49,63]],[[47,7],[47,10]],["OTTER_Wrapper"],["instance","MCU"]],["SSG_DISP",[[52,3],[53,60]],[[52,14],[52,22]],["OTTER_Wrapper"],["instance","SevSegDisp"]],["debounce",[[56,3],[61,4]],[[56,13],[56,21]],["OTTER_Wrapper"],["instance","Debouncer"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/imports/Utilities/SevSeg SV/BCD.sv",[[[[[["BCD",[[17,0],[23,6]],[[17,7],[17,10]],[],["module"]],[73,9]],[[["HEX",[[18,4],[18,20]],[[18,17],[18,20]],["BCD"],["port","input"]],["THOUSANDS",[[19,4],[19,32]],[[19,23],[19,32]],["BCD"],["port","logic"]],["HUNDREDS",[[20,4],[20,31]],[[20,23],[20,31]],["BCD"],["port","logic"]],["TENS",[[21,4],[21,27]],[[21,23],[21,27]],["BCD"],["port","logic"]],["ONES",[[22,4],[22,27]],[[22,23],[22,27]],["BCD"],["port","logic"]],["i",[[25,4],[25,9]],[[25,8],[25,9]],["BCD"],["variable","int"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/imports/Utilities/SevSeg SV/CathodeDriver.sv",[[[[[["CathodeDriver",[[21,0],[26,6]],[[21,7],[21,20]],[],["module"]],[146,9]],[[["CLK",[[22,4],[22,13]],[[22,10],[22,13]],["CathodeDriver"],["port","input"]],["HEX",[[23,4],[23,20]],[[23,17],[23,20]],["CathodeDriver"],["port","input"]],["CATHODES",[[24,4],[24,31]],[[24,23],[24,31]],["CathodeDriver"],["port","logic"]],["ANODES",[[25,4],[25,29]],[[25,23],[25,29]],["CathodeDriver"],["port","logic"]],["s_clk_500",[[28,4],[28,26]],[[28,10],[28,19]],["CathodeDriver"],["variable","logic"]],["r_disp_digit",[[29,4],[29,36]],[[29,16],[29,28]],["CathodeDriver"],["variable","logic"]],["clk_div_counter",[[30,4],[30,44]],[[30,17],[30,32]],["CathodeDriver"],["variable","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/imports/Utilities/SevSeg SV/SevSegDisp.sv",[[[[[["SevSegDisp",[[20,0],[26,6]],[[20,7],[20,17]],[],["module"]],[49,9]],[[["CLK",[[21,4],[21,13]],[[21,10],[21,13]],["SevSegDisp"],["port","input"]],["MODE",[[22,4],[22,14]],[[22,10],[22,14]],["SevSegDisp"],["port","input"]],["DATA_IN",[[23,4],[23,24]],[[23,17],[23,24]],["SevSegDisp"],["port","input"]],["CATHODES",[[24,4],[24,25]],[[24,17],[24,25]],["SevSegDisp"],["port","output"]],["ANODES",[[25,4],[25,23]],[[25,17],[25,23]],["SevSegDisp"],["port","output"]],["BCD_Val",[[28,4],[28,24]],[[28,17],[28,24]],["SevSegDisp"],["variable","logic"]],["Hex_Val",[[29,4],[29,24]],[[29,17],[29,24]],["SevSegDisp"],["variable","logic"]],["BCDMod",[[32,4],[34,36]],[[32,8],[32,14]],["SevSegDisp"],["instance","BCD"]],["CathMod",[[37,4],[38,44]],[[37,18],[37,25]],["SevSegDisp"],["instance","CathodeDriver"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/ALUsrcAMux.sv",[[[[[["ALUsrcAMux",[[17,0],[26,6]],[[17,7],[17,17]],[],["module"]],[37,9]],[[["srcA_SEL",[[19,4],[19,24]],[[19,16],[19,24]],["ALUsrcAMux"],["port","input"]],["RS1",[[20,4],[20,20]],[[20,17],[20,20]],["ALUsrcAMux"],["port","input"]],["uTypeImmd",[[21,4],[21,26]],[[21,17],[21,26]],["ALUsrcAMux"],["port","input"]],["notRS1",[[22,4],[22,23]],[[22,17],[22,23]],["ALUsrcAMux"],["port","input"]],["muxOut",[[25,4],[25,30]],[[25,24],[25,30]],["ALUsrcAMux"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/ALUsrcBMux.sv",[[[[[["ALUsrcBMux",[[17,0],[28,6]],[[17,7],[17,17]],[],["module"]],[41,9]],[[["srcB_SEL",[[19,4],[19,24]],[[19,16],[19,24]],["ALUsrcBMux"],["port","input"]],["RS2",[[20,4],[20,20]],[[20,17],[20,20]],["ALUsrcBMux"],["port","input"]],["iTypeImmd",[[21,4],[21,26]],[[21,17],[21,26]],["ALUsrcBMux"],["port","input"]],["sTypeImmd",[[22,4],[22,26]],[[22,17],[22,26]],["ALUsrcBMux"],["port","input"]],["PC_COUNT",[[23,4],[23,25]],[[23,17],[23,25]],["ALUsrcBMux"],["port","input"]],["csr_RD",[[24,4],[24,23]],[[24,17],[24,23]],["ALUsrcBMux"],["port","input"]],["muxOut",[[27,4],[27,30]],[[27,24],[27,30]],["ALUsrcBMux"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/ControlUnitDecoder.sv",[[[[[["ControlUnitDecoder",[[17,0],[33,6]],[[17,7],[17,25]],[],["module"]],[207,9]],[[["br_eq",[[19,4],[19,15]],[[19,10],[19,15]],["ControlUnitDecoder"],["port","input"]],["br_lt",[[20,4],[20,15]],[[20,10],[20,15]],["ControlUnitDecoder"],["port","input"]],["br_ltu",[[21,4],[21,16]],[[21,10],[21,16]],["ControlUnitDecoder"],["port","input"]],["funct7",[[22,4],[22,22]],[[22,16],[22,22]],["ControlUnitDecoder"],["port","input"]],["opcode",[[23,4],[23,22]],[[23,16],[23,22]],["ControlUnitDecoder"],["port","input"]],["funct3",[[24,4],[24,22]],[[24,16],[24,22]],["ControlUnitDecoder"],["port","input"]],["int_taken",[[25,4],[25,19]],[[25,10],[25,19]],["ControlUnitDecoder"],["port","input"]],["ALU_FUN",[[28,4],[28,30]],[[28,23],[28,30]],["ControlUnitDecoder"],["port","logic"]],["srcA_SEL",[[29,4],[29,31]],[[29,23],[29,31]],["ControlUnitDecoder"],["port","logic"]],["srcB_SEL",[[30,4],[30,31]],[[30,23],[30,31]],["ControlUnitDecoder"],["port","logic"]],["PC_SEL",[[31,4],[31,29]],[[31,23],[31,29]],["ControlUnitDecoder"],["port","logic"]],["RF_SEL",[[32,4],[32,29]],[[32,23],[32,29]],["ControlUnitDecoder"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/ControlUnitFSM.sv",[[[[[["ControlUnitFSM",[[17,0],[35,2]],[[17,7],[17,21]],[],["module"]],[189,8]],[[["CLK",[[19,4],[19,13]],[[19,10],[19,13]],["ControlUnitFSM"],["port","input"]],["RST",[[20,4],[20,13]],[[20,10],[20,13]],["ControlUnitFSM"],["port","input"]],["INTR",[[21,4],[21,14]],[[21,10],[21,14]],["ControlUnitFSM"],["port","input"]],["opcode",[[22,4],[22,22]],[[22,16],[22,22]],["ControlUnitFSM"],["port","input"]],["funct3",[[23,4],[23,22]],[[23,16],[23,22]],["ControlUnitFSM"],["port","input"]],["PC_WE",[[26,4],[26,22]],[[26,17],[26,22]],["ControlUnitFSM"],["port","logic"]],["RF_WE",[[27,4],[27,22]],[[27,17],[27,22]],["ControlUnitFSM"],["port","logic"]],["memWE2",[[28,4],[28,23]],[[28,17],[28,23]],["ControlUnitFSM"],["port","logic"]],["memRDEN1",[[29,4],[29,25]],[[29,17],[29,25]],["ControlUnitFSM"],["port","logic"]],["memRDEN2",[[30,4],[30,25]],[[30,17],[30,25]],["ControlUnitFSM"],["port","logic"]],["reset",[[31,4],[31,22]],[[31,17],[31,22]],["ControlUnitFSM"],["port","logic"]],["csr_WE",[[32,4],[32,23]],[[32,17],[32,23]],["ControlUnitFSM"],["port","logic"]],["int_taken",[[33,4],[33,26]],[[33,17],[33,26]],["ControlUnitFSM"],["port","logic"]],["mret_exec",[[34,4],[34,26]],[[34,17],[34,26]],["ControlUnitFSM"],["port","logic"]],["ST_INIT",[[37,19],[37,26]],[[37,19],[37,26]],["ControlUnitFSM"],["enum_member","#AnonymousEnum0"]],["ST_FETCH",[[37,28],[37,36]],[[37,28],[37,36]],["ControlUnitFSM"],["enum_member","#AnonymousEnum0"]],["ST_EXEC",[[37,38],[37,45]],[[37,38],[37,45]],["ControlUnitFSM"],["enum_member","#AnonymousEnum0"]],["ST_WB",[[37,47],[37,52]],[[37,47],[37,52]],["ControlUnitFSM"],["enum_member","#AnonymousEnum0"]],["ST_INTR",[[37,54],[37,61]],[[37,54],[37,61]],["ControlUnitFSM"],["enum_member","#AnonymousEnum0"]],["state_type",[[37,4],[37,74]],[[37,63],[37,73]],["ControlUnitFSM"],["typedef","#AnonymousEnum0"]],["state",[[40,4],[40,20]],[[40,15],[40,20]],["ControlUnitFSM"],["variable","state_type"]],["next_state",[[40,4],[40,32]],[[40,22],[40,32]],["ControlUnitFSM"],["variable","state"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/CSR_TB.sv",[[[[[["CSR_TB",[[22,0],[22,16]],[[22,7],[22,13]],[],["module"]],[65,9]],[[["CLK_TB",[[24,4],[24,20]],[[24,10],[24,16]],["CSR_TB"],["variable","logic"]],["RESET_TB",[[25,4],[25,18]],[[25,10],[25,18]],["CSR_TB"],["variable","logic"]],["MRET_EXEC_TB",[[26,4],[26,22]],[[26,10],[26,22]],["CSR_TB"],["variable","logic"]],["INT_TAKEN_TB",[[27,4],[27,22]],[[27,10],[27,22]],["CSR_TB"],["variable","logic"]],["ADDR_TB",[[28,4],[28,24]],[[28,17],[28,24]],["CSR_TB"],["variable","logic"]],["CSR_WE_TB",[[29,4],[29,19]],[[29,10],[29,19]],["CSR_TB"],["variable","logic"]],["PC_TB",[[30,4],[30,22]],[[30,17],[30,22]],["CSR_TB"],["variable","logic"]],["WD_TB",[[31,4],[31,22]],[[31,17],[31,22]],["CSR_TB"],["variable","logic"]],["MSTATUS_TB",[[34,4],[34,20]],[[34,10],[34,20]],["CSR_TB"],["variable","logic"]],["MEPC_TB",[[35,4],[35,24]],[[35,17],[35,24]],["CSR_TB"],["variable","logic"]],["MTVEC_TB",[[36,4],[36,25]],[[36,17],[36,25]],["CSR_TB"],["variable","logic"]],["RD_TB",[[37,4],[37,22]],[[37,17],[37,22]],["CSR_TB"],["variable","logic"]],["CRSTB",[[42,4],[55,5]],[[42,8],[42,13]],["CSR_TB"],["instance","CSR"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/CSR.sv",[[[[[["CSR",[[18,0],[34,6]],[[18,7],[18,10]],[],["module"]],[76,9]],[[["CLK",[[20,4],[20,13]],[[20,10],[20,13]],["CSR"],["port","input"]],["RESET",[[21,4],[21,15]],[[21,10],[21,15]],["CSR"],["port","input"]],["MRET_EXEC",[[22,4],[22,19]],[[22,10],[22,19]],["CSR"],["port","input"]],["INT_TAKEN",[[23,4],[23,19]],[[23,10],[23,19]],["CSR"],["port","input"]],["ADDR",[[24,4],[24,21]],[[24,17],[24,21]],["CSR"],["port","input"]],["CSR_WE",[[25,4],[25,16]],[[25,10],[25,16]],["CSR"],["port","input"]],["PC",[[26,4],[26,19]],[[26,17],[26,19]],["CSR"],["port","input"]],["WD",[[27,4],[27,19]],[[27,17],[27,19]],["CSR"],["port","input"]],["MSTATUS",[[30,4],[30,24]],[[30,17],[30,24]],["CSR"],["port","logic"]],["MEPC",[[31,4],[31,28]],[[31,24],[31,28]],["CSR"],["port","logic"]],["MTVEC",[[32,4],[32,29]],[[32,24],[32,29]],["CSR"],["port","logic"]],["RD",[[33,4],[33,26]],[[33,24],[33,26]],["CSR"],["port","logic"]],["mstatus",[[36,4],[36,24]],[[36,17],[36,24]],["CSR"],["variable","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/MCU.sv",[[[[[["MCU",[[17,0],[28,6]],[[17,7],[17,10]],[],["module"]],[203,9]],[[["CLK",[[19,4],[19,13]],[[19,10],[19,13]],["MCU"],["port","input"]],["RST",[[20,4],[20,13]],[[20,10],[20,13]],["MCU"],["port","input"]],["INTR",[[21,4],[21,14]],[[21,10],[21,14]],["MCU"],["port","input"]],["IO_BUS_IN",[[22,4],[22,26]],[[22,17],[22,26]],["MCU"],["port","input"]],["IOBUS_OUT",[[25,4],[25,27]],[[25,18],[25,27]],["MCU"],["port","output"]],["IOBUS_ADDR",[[26,4],[26,28]],[[26,18],[26,28]],["MCU"],["port","output"]],["IOBUS_WR",[[27,4],[27,19]],[[27,11],[27,19]],["MCU"],["port","output"]],["pc_mux",[[31,4],[31,23]],[[31,17],[31,23]],["MCU"],["variable","logic"]],["pc_count",[[31,4],[31,33]],[[31,25],[31,33]],["MCU"],["variable","pc_mux"]],["pc_count_inc",[[31,4],[31,47]],[[31,35],[31,47]],["MCU"],["variable","pc_count"]],["alu_result",[[31,4],[31,59]],[[31,49],[31,59]],["MCU"],["variable","pc_count_inc"]],["rs1",[[31,4],[31,64]],[[31,61],[31,64]],["MCU"],["variable","alu_result"]],["rs2",[[31,4],[31,69]],[[31,66],[31,69]],["MCU"],["variable","rs1"]],["ir",[[31,4],[31,73]],[[31,71],[31,73]],["MCU"],["variable","rs2"]],["ir2",[[31,4],[31,78]],[[31,75],[31,78]],["MCU"],["variable","ir"]],["rf_mux",[[31,4],[32,18]],[[32,12],[32,18]],["MCU"],["variable","ir2"]],["utype",[[31,4],[32,25]],[[32,20],[32,25]],["MCU"],["variable","rf_mux"]],["itype",[[31,4],[32,32]],[[32,27],[32,32]],["MCU"],["variable","utype"]],["stype",[[31,4],[32,39]],[[32,34],[32,39]],["MCU"],["variable","itype"]],["jtype",[[31,4],[32,46]],[[32,41],[32,46]],["MCU"],["variable","stype"]],["btype",[[31,4],[32,53]],[[32,48],[32,53]],["MCU"],["variable","jtype"]],["csr_rd",[[31,4],[32,61]],[[32,55],[32,61]],["MCU"],["variable","btype"]],["jalr",[[31,4],[32,67]],[[32,63],[32,67]],["MCU"],["variable","csr_rd"]],["branch",[[31,4],[32,75]],[[32,69],[32,75]],["MCU"],["variable","jalr"]],["jal",[[31,4],[33,15]],[[33,12],[33,15]],["MCU"],["variable","branch"]],["alu_srca_mux",[[31,4],[33,28]],[[33,16],[33,28]],["MCU"],["variable","jal"]],["alu_srcb_mux",[[31,4],[33,42]],[[33,30],[33,42]],["MCU"],["variable","alu_srca_mux"]],["mtvec",[[31,4],[33,49]],[[33,44],[33,49]],["MCU"],["variable","alu_srcb_mux"]],["mepc",[[31,4],[33,55]],[[33,51],[33,55]],["MCU"],["variable","mtvec"]],["pc_we",[[34,4],[34,15]],[[34,10],[34,15]],["MCU"],["variable","logic"]],["rf_we",[[34,4],[34,22]],[[34,17],[34,22]],["MCU"],["variable","pc_we"]],["memwe2",[[34,4],[34,30]],[[34,24],[34,30]],["MCU"],["variable","rf_we"]],["memrden1",[[34,4],[34,40]],[[34,32],[34,40]],["MCU"],["variable","memwe2"]],["memrden2",[[34,4],[34,50]],[[34,42],[34,50]],["MCU"],["variable","memrden1"]],["reset",[[34,4],[34,57]],[[34,52],[34,57]],["MCU"],["variable","memrden2"]],["csr_we",[[34,4],[34,65]],[[34,59],[34,65]],["MCU"],["variable","reset"]],["int_taken",[[34,4],[34,76]],[[34,67],[34,76]],["MCU"],["variable","csr_we"]],["mret_exec",[[34,4],[35,21]],[[35,12],[35,21]],["MCU"],["variable","int_taken"]],["mstatus",[[34,4],[35,30]],[[35,23],[35,30]],["MCU"],["variable","mret_exec"]],["alu_fun",[[36,4],[36,23]],[[36,16],[36,23]],["MCU"],["variable","logic"]],["alu_srca_mux_select",[[37,4],[37,35]],[[37,16],[37,35]],["MCU"],["variable","logic"]],["rf_mux_select",[[37,4],[37,50]],[[37,37],[37,50]],["MCU"],["variable","alu_srca_mux_select"]],["alu_srcb_mux_select",[[38,4],[38,35]],[[38,16],[38,35]],["MCU"],["variable","logic"]],["pc_mux_select",[[38,4],[38,50]],[[38,37],[38,50]],["MCU"],["variable","alu_srcb_mux_select"]],["PC",[[48,4],[54,5]],[[48,19],[48,21]],["MCU"],["instance","ProgramCounter"]],["PCM",[[56,4],[65,5]],[[56,22],[56,25]],["MCU"],["instance","ProgramCounterMux"]],["MEM",[[67,4],[81,9]],[[67,16],[67,19]],["MCU"],["instance","OtterMemory"]],["RF",[[83,4],[92,5]],[[83,12],[83,14]],["MCU"],["instance","RegFile"]],["IMM",[[94,4],[101,5]],[[94,12],[94,15]],["MCU"],["instance","ImmdGen"]],["BAG",[[103,4],[112,5]],[[103,21],[103,24]],["MCU"],["instance","BranchAddressGen"]],["ALU",[[114,4],[119,5]],[[114,8],[114,11]],["MCU"],["instance","ALU"]],["BCG",[[121,4],[127,5]],[[121,23],[121,26]],["MCU"],["instance","BranchConditionGen"]],["CUD",[[129,4],[142,5]],[[129,23],[129,26]],["MCU"],["instance","ControlUnitDecoder"]],["CUF",[[144,4],[159,5]],[[144,19],[144,22]],["MCU"],["instance","ControlUnitFSM"]],["RFM",[[161,4],[168,5]],[[161,15],[161,18]],["MCU"],["instance","RegFileMux"]],["ALUsrcAM",[[170,4],[176,5]],[[170,15],[170,23]],["MCU"],["instance","ALUsrcAMux"]],["ALUsrcBM",[[178,4],[186,5]],[[178,15],[178,23]],["MCU"],["instance","ALUsrcBMux"]],["CSR",[[188,4],[201,5]],[[188,8],[188,11]],["MCU"],["instance","CSR"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/HW6-MCU/MCU/MCU.srcs/sources_1/new/RegFileMux.sv",[[[[[["RegFileMux",[[17,0],[27,6]],[[17,7],[17,17]],[],["module"]],[39,9]],[[["RF_SEL",[[19,4],[19,22]],[[19,16],[19,22]],["RegFileMux"],["port","input"]],["PC_COUNT_INC",[[20,4],[20,29]],[[20,17],[20,29]],["RegFileMux"],["port","input"]],["csr_RD",[[21,4],[21,23]],[[21,17],[21,23]],["RegFileMux"],["port","input"]],["MemoryDOUT2",[[22,4],[22,28]],[[22,17],[22,28]],["RegFileMux"],["port","input"]],["ALU_RESULT",[[23,4],[23,27]],[[23,17],[23,27]],["RegFileMux"],["port","input"]],["muxOut",[[26,4],[26,30]],[[26,24],[26,30]],["RegFileMux"],["port","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/Utilities/Debouncer.sv",[[[[[["Debouncer",[[26,0],[32,6]],[[26,7],[26,16]],[],["module"]],[81,9]],[[["CLK_50",[[27,4],[27,16]],[[27,10],[27,16]],["Debouncer"],["port","input"]],["RST",[[28,4],[28,13]],[[28,10],[28,13]],["Debouncer"],["port","input"]],["BTN",[[29,4],[29,13]],[[29,10],[29,13]],["Debouncer"],["port","input"]],["OneShot",[[31,4],[31,18]],[[31,11],[31,18]],["Debouncer"],["port","output"]],["clk_800z",[[35,4],[35,18]],[[35,10],[35,18]],["Debouncer"],["variable","logic"]],["clock_div_counter",[[36,4],[36,34]],[[36,17],[36,34]],["Debouncer"],["variable","logic"]],["db_dff_1",[[39,4],[39,18]],[[39,10],[39,18]],["Debouncer"],["variable","logic"]],["db_dff_2",[[39,4],[39,28]],[[39,20],[39,28]],["Debouncer"],["variable","db_dff_1"]],["db_onepulse",[[40,4],[40,21]],[[40,10],[40,21]],["Debouncer"],["variable","logic"]],["oneshot_reg",[[43,4],[43,27]],[[43,16],[43,27]],["Debouncer"],["variable","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/Utilities/otter_memory_v1_07.sv",[[[[[["Memory",[[47,2],[61,35]],[[47,9],[47,15]],[],["module"]],[157,10]],[[["MEM_CLK",[[48,4],[48,17]],[[48,10],[48,17]],["Memory"],["port","input"]],["MEM_RDEN1",[[49,4],[49,19]],[[49,10],[49,19]],["Memory"],["port","input"]],["MEM_RDEN2",[[50,4],[50,19]],[[50,10],[50,19]],["Memory"],["port","input"]],["MEM_WE2",[[51,4],[51,17]],[[51,10],[51,17]],["Memory"],["port","input"]],["MEM_ADDR1",[[52,4],[52,26]],[[52,17],[52,26]],["Memory"],["port","input"]],["MEM_ADDR2",[[53,4],[53,26]],[[53,17],[53,26]],["Memory"],["port","input"]],["MEM_DIN2",[[54,4],[54,25]],[[54,17],[54,25]],["Memory"],["port","input"]],["MEM_SIZE",[[55,4],[55,24]],[[55,16],[55,24]],["Memory"],["port","input"]],["MEM_SIGN",[[56,4],[56,18]],[[56,10],[56,18]],["Memory"],["port","input"]],["IO_IN",[[57,4],[57,22]],[[57,17],[57,22]],["Memory"],["port","input"]],["IO_WR",[[59,4],[59,22]],[[59,17],[59,22]],["Memory"],["port","logic"]],["MEM_DOUT1",[[60,4],[60,33]],[[60,24],[60,33]],["Memory"],["port","logic"]],["MEM_DOUT2",[[61,4],[61,33]],[[61,24],[61,33]],["Memory"],["port","logic"]],["wordAddr2",[[63,4],[63,26]],[[63,17],[63,26]],["Memory"],["variable","logic"]],["memReadWord",[[64,4],[64,28]],[[64,17],[64,28]],["Memory"],["variable","logic"]],["ioBuffer",[[64,4],[64,38]],[[64,30],[64,38]],["Memory"],["variable","memReadWord"]],["memReadSized",[[64,4],[64,52]],[[64,40],[64,52]],["Memory"],["variable","ioBuffer"]],["byteOffset",[[65,4],[65,26]],[[65,16],[65,26]],["Memory"],["variable","logic"]],["weAddrValid",[[66,4],[66,21]],[[66,10],[66,21]],["Memory"],["variable","logic"]],["memory",[[69,31],[69,60]],[[69,44],[69,50]],["Memory"],["variable","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/Utilities/OTTERWrapper.sv",[[[[[["OTTER_Wrapper",[[16,0],[24,5]],[[16,7],[16,20]],[],["module"]],[83,12]],[[["CLK",[[17,3],[17,12]],[[17,9],[17,12]],["OTTER_Wrapper"],["port","input"]],["BTNC",[[19,3],[19,13]],[[19,9],[19,13]],["OTTER_Wrapper"],["port","input"]],["SWITCHES",[[20,3],[20,24]],[[20,16],[20,24]],["OTTER_Wrapper"],["port","input"]],["LEDS",[[21,3],[21,27]],[[21,23],[21,27]],["OTTER_Wrapper"],["port","logic"]],["CATHODES",[[22,3],[22,24]],[[22,16],[22,24]],["OTTER_Wrapper"],["port","output"]],["ANODES",[[23,3],[23,22]],[[23,16],[23,22]],["OTTER_Wrapper"],["port","output"]],["SWITCHES_AD",[[30,4],[30,42]],[[30,15],[30,26]],["OTTER_Wrapper"],["localparam"]],["LEDS_AD",[[34,4],[34,41]],[[34,15],[34,22]],["OTTER_Wrapper"],["localparam"]],["SSEG_AD",[[35,4],[35,41]],[[35,15],[35,22]],["OTTER_Wrapper"],["localparam"]],["clk_50",[[38,3],[38,19]],[[38,9],[38,15]],["OTTER_Wrapper"],["variable","logic"]],["IOBUS_out",[[40,3],[40,25]],[[40,16],[40,25]],["OTTER_Wrapper"],["variable","logic"]],["IOBUS_in",[[40,3],[40,35]],[[40,27],[40,35]],["OTTER_Wrapper"],["variable","IOBUS_out"]],["IOBUS_addr",[[40,3],[40,47]],[[40,37],[40,47]],["OTTER_Wrapper"],["variable","IOBUS_in"]],["s_reset",[[41,3],[41,16]],[[41,9],[41,16]],["OTTER_Wrapper"],["variable","logic"]],["IOBUS_wr",[[41,3],[41,26]],[[41,18],[41,26]],["OTTER_Wrapper"],["variable","s_reset"]],["r_SSEG",[[44,3],[44,22]],[[44,16],[44,22]],["OTTER_Wrapper"],["variable","logic"]],["CPU",[[47,3],[49,71]],[[47,12],[47,15]],["OTTER_Wrapper"],["instance","OTTERMCU"]],["SSG_DISP",[[52,3],[53,60]],[[52,14],[52,22]],["OTTER_Wrapper"],["instance","SevSegDisp"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/Utilities/SevSeg SV/BCD.sv",[[[[[["BCD",[[17,0],[23,6]],[[17,7],[17,10]],[],["module"]],[73,9]],[[["HEX",[[18,4],[18,20]],[[18,17],[18,20]],["BCD"],["port","input"]],["THOUSANDS",[[19,4],[19,32]],[[19,23],[19,32]],["BCD"],["port","logic"]],["HUNDREDS",[[20,4],[20,31]],[[20,23],[20,31]],["BCD"],["port","logic"]],["TENS",[[21,4],[21,27]],[[21,23],[21,27]],["BCD"],["port","logic"]],["ONES",[[22,4],[22,27]],[[22,23],[22,27]],["BCD"],["port","logic"]],["i",[[25,4],[25,9]],[[25,8],[25,9]],["BCD"],["variable","int"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/Utilities/SevSeg SV/CathodeDriver.sv",[[[[[["CathodeDriver",[[21,0],[26,6]],[[21,7],[21,20]],[],["module"]],[146,9]],[[["CLK",[[22,4],[22,13]],[[22,10],[22,13]],["CathodeDriver"],["port","input"]],["HEX",[[23,4],[23,20]],[[23,17],[23,20]],["CathodeDriver"],["port","input"]],["CATHODES",[[24,4],[24,31]],[[24,23],[24,31]],["CathodeDriver"],["port","logic"]],["ANODES",[[25,4],[25,29]],[[25,23],[25,29]],["CathodeDriver"],["port","logic"]],["s_clk_500",[[28,4],[28,26]],[[28,10],[28,19]],["CathodeDriver"],["variable","logic"]],["r_disp_digit",[[29,4],[29,36]],[[29,16],[29,28]],["CathodeDriver"],["variable","logic"]],["clk_div_counter",[[30,4],[30,44]],[[30,17],[30,32]],["CathodeDriver"],["variable","logic"]]]]]]],null,0]],["/Users/ethanvosburg/Documents/git/CPE-233-Otter/Utilities/SevSeg SV/SevSegDisp.sv",[[[[[["SevSegDisp",[[20,0],[26,6]],[[20,7],[20,17]],[],["module"]],[49,9]],[[["CLK",[[21,4],[21,13]],[[21,10],[21,13]],["SevSegDisp"],["port","input"]],["MODE",[[22,4],[22,14]],[[22,10],[22,14]],["SevSegDisp"],["port","input"]],["DATA_IN",[[23,4],[23,24]],[[23,17],[23,24]],["SevSegDisp"],["port","input"]],["CATHODES",[[24,4],[24,25]],[[24,17],[24,25]],["SevSegDisp"],["port","output"]],["ANODES",[[25,4],[25,23]],[[25,17],[25,23]],["SevSegDisp"],["port","output"]],["BCD_Val",[[28,4],[28,24]],[[28,17],[28,24]],["SevSegDisp"],["variable","logic"]],["Hex_Val",[[29,4],[29,24]],[[29,17],[29,24]],["SevSegDisp"],["variable","logic"]],["BCDMod",[[32,4],[34,36]],[[32,8],[32,14]],["SevSegDisp"],["instance","BCD"]],["CathMod",[[37,4],[38,44]],[[37,18],[37,25]],["SevSegDisp"],["instance","CathodeDriver"]]]]]]],null,0]]]}