Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 16 13:26:38 2021
| Host         : DESKTOP-7PV9GPM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            8 |
| No           | No                    | Yes                    |             169 |           46 |
| No           | Yes                   | No                     |              73 |           29 |
| Yes          | No                    | No                     |             103 |           30 |
| Yes          | No                    | Yes                    |               3 |            3 |
| Yes          | Yes                   | No                     |              76 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------+---------------------------+------------------+----------------+
|        Clock Signal        |          Enable Signal          |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------------+---------------------------------+---------------------------+------------------+----------------+
|  div_10000hz_BUFG          | start_IBUF                      |                           |                1 |              1 |
|  cp_IBUF_BUFG              |                                 |                           |                1 |              1 |
|  cp_IBUF_BUFG              | get_key_emit/sw_out_i_1__1_n_0  | rst_IBUF                  |                1 |              1 |
|  cp_IBUF_BUFG              | get_key_left/sw_out_i_1_n_0     | rst_IBUF                  |                1 |              1 |
|  cp_IBUF_BUFG              | get_key_right/sw_out_i_1__0_n_0 | rst_IBUF                  |                1 |              1 |
|  get_key_emit/key_emit     |                                 | emit_clear_reg_n_0        |                1 |              1 |
|  seed_reg[16]_i_1_n_0      |                                 |                           |                1 |              2 |
|  next_state_reg[1]_i_2_n_0 |                                 |                           |                1 |              2 |
|  div_10000hz_BUFG          | c[7]_i_2_n_0                    | c[7]_i_1_n_0              |                3 |              4 |
|  div_10000hz_BUFG          |                                 | emit_bar[7]_i_1_n_0       |                6 |              8 |
|  div_10000hz_BUFG          | score[7]_i_1_n_0                | temp_x[58]_i_1_n_0        |                2 |              8 |
|  div_10000hz_BUFG          |                                 |                           |                5 |             10 |
|  div_10000hz_BUFG          |                                 | temp_x[61]_i_1_n_0        |                3 |             10 |
|  div_10000hz_BUFG          | emit_bar[7]_i_1_n_0             | clear_counter[32]_i_1_n_0 |                4 |             12 |
|  div_10000hz_BUFG          | energy_indicator[7]_i_1_n_0     |                           |                4 |             15 |
|  div_10000hz_BUFG          | c[6]_i_2_n_0                    | c[6]_i_1_n_0              |                3 |             20 |
|  div_10000hz_BUFG          | emit_bar[7]_i_1_n_0             |                           |                7 |             21 |
|  div_10000hz_BUFG          |                                 | temp_x[58]_i_1_n_0        |               11 |             22 |
|  div_10000hz_BUFG          | start_IBUF                      | key_counter[32]_i_1_n_0   |                8 |             32 |
|  cp_IBUF_BUFG              |                                 | seed_counter[32]_i_1_n_0  |                8 |             32 |
|  div_10000hz_BUFG          | emit_counter[0]_i_1_n_0         |                           |                9 |             33 |
|  div_10000hz_BUFG          | counter_a[0]_i_1_n_0            |                           |                9 |             33 |
|  cp_IBUF_BUFG              |                                 | rst_IBUF                  |               46 |            169 |
+----------------------------+---------------------------------+---------------------------+------------------+----------------+


