// Seed: 1630344427
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output logic id_3,
    output id_4,
    input id_5,
    input id_6,
    input id_7,
    input id_8
);
  tri0  id_9;
  logic id_10;
  assign id_2 = 1;
  type_16(
      id_6, 1, {id_7 & 1'b0, id_3, 1'b0}
  );
  tri1  id_11 = id_9, id_12;
  logic id_13;
  assign id_11[1] = id_7;
  type_2 id_14 (
      1 == id_7,
      id_8,
      1
  );
endmodule
