5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd block1.vcd -o block1.cdd -v block1.v
3 0 $root $root NA 0 0 1
3 0 main main block1.v 1 24 1
2 1 6 90009 2 1 c 0 0 a
2 2 6 90009 0 2a 20000 0 0 1 2 2
2 3 6 90009 5 29 2100a 1 2 1 2 2
2 4 7 20006 4 3d 12600a 0 0 1 2 1102 foo
1 a 3 30005 1 0 0 0 1 1 102
1 b 4 830005 1 0 0 0 1 1 102
1 c 4 830008 1 0 0 0 1 1 1002
4 4 3 0
4 3 4 0
3 1 main.foo main.foo block1.v 7 10 1
2 5 8 80008 2 1 c 0 0 a
2 6 8 30003 0 1 400 0 0 b
2 7 8 30008 2 37 1100e 5 6
2 8 9 80008 2 1 c 0 0 a
2 9 9 70007 2 1b 2000c 8 0 1 2 1102
2 10 9 30003 0 1 400 0 0 c
2 11 9 30008 2 37 e 9 10
4 11 0 0
4 7 11 11
3 1 main.$u0 main.$u0 block1.v 0 22 1
