Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Aug 30 14:52:24 2020
| Host         : Mateusz-HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file design_ocr_wrapper_timing_summary_routed.rpt -rpx design_ocr_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_ocr_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.602        0.000                      0                65197        0.010        0.000                      0                65197        6.020        0.000                       0                 29408  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.602        0.000                      0                65197        0.010        0.000                      0                65197        6.020        0.000                       0                 29408  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.082ns  (logic 6.503ns (49.711%)  route 6.579ns (50.289%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 16.734 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.721     3.015    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X80Y53         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/Q
                         net (fo=32, routed)          2.652     6.123    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/y2_reg[3][17][14]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_80__0/O
                         net (fo=1, routed)           0.000     6.247    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_80__0_n_0
    SLICE_X41Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     6.459 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_22__0/O
                         net (fo=1, routed)           1.467     7.926    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_22__0_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      4.016    11.942 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0/P[15]
                         net (fo=2, routed)           2.460    14.402    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_n_90
    SLICE_X81Y8          LUT3 (Prop_lut3_I0_O)        0.124    14.526 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp[3]_i_8__0/O
                         net (fo=1, routed)           0.000    14.526    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp[3]_i_8__0_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.076 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.076    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[3]_i_1__0_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.190 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.190    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[7]_i_1__0_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.304 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.304    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[11]_i_1__0_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.418 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.418    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[15]_i_1__0_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.532 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.532    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[19]_i_1__0_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.646 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.646    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[23]_i_1__0_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.760 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.760    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]_i_1__0_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.874 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[31]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.874    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[31]_i_1__0_n_0
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.097 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[32]_i_2__0/O[0]
                         net (fo=1, routed)           0.000    16.097    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[32]_i_2__0_n_7
    SLICE_X81Y16         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.555    16.734    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/s00_axi_aclk
    SLICE_X81Y16         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[32]/C
                         clock pessimism              0.115    16.849    
                         clock uncertainty           -0.213    16.636    
    SLICE_X81Y16         FDRE (Setup_fdre_C_D)        0.062    16.698    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[32]
  -------------------------------------------------------------------
                         required time                         16.698    
                         arrival time                         -16.097    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.079ns  (logic 6.500ns (49.700%)  route 6.579ns (50.300%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 16.735 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.721     3.015    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X80Y53         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/Q
                         net (fo=32, routed)          2.652     6.123    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/y2_reg[3][17][14]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_80__0/O
                         net (fo=1, routed)           0.000     6.247    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_80__0_n_0
    SLICE_X41Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     6.459 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_22__0/O
                         net (fo=1, routed)           1.467     7.926    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_22__0_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      4.016    11.942 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0/P[15]
                         net (fo=2, routed)           2.460    14.402    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_n_90
    SLICE_X81Y8          LUT3 (Prop_lut3_I0_O)        0.124    14.526 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp[3]_i_8__0/O
                         net (fo=1, routed)           0.000    14.526    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp[3]_i_8__0_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.076 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.076    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[3]_i_1__0_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.190 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.190    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[7]_i_1__0_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.304 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.304    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[11]_i_1__0_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.418 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.418    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[15]_i_1__0_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.532 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.532    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[19]_i_1__0_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.646 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.646    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[23]_i_1__0_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.760 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.760    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]_i_1__0_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.094 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[31]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    16.094    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[31]_i_1__0_n_6
    SLICE_X81Y15         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.556    16.735    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/s00_axi_aclk
    SLICE_X81Y15         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[29]/C
                         clock pessimism              0.115    16.850    
                         clock uncertainty           -0.213    16.637    
    SLICE_X81Y15         FDRE (Setup_fdre_C_D)        0.062    16.699    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         16.699    
                         arrival time                         -16.094    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.058ns  (logic 6.479ns (49.619%)  route 6.579ns (50.381%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 16.735 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.721     3.015    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X80Y53         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/Q
                         net (fo=32, routed)          2.652     6.123    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/y2_reg[3][17][14]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_80__0/O
                         net (fo=1, routed)           0.000     6.247    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_80__0_n_0
    SLICE_X41Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     6.459 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_22__0/O
                         net (fo=1, routed)           1.467     7.926    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_22__0_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      4.016    11.942 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0/P[15]
                         net (fo=2, routed)           2.460    14.402    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_n_90
    SLICE_X81Y8          LUT3 (Prop_lut3_I0_O)        0.124    14.526 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp[3]_i_8__0/O
                         net (fo=1, routed)           0.000    14.526    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp[3]_i_8__0_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.076 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.076    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[3]_i_1__0_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.190 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.190    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[7]_i_1__0_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.304 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.304    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[11]_i_1__0_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.418 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.418    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[15]_i_1__0_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.532 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.532    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[19]_i_1__0_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.646 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.646    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[23]_i_1__0_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.760 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.760    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]_i_1__0_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.073 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[31]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    16.073    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[31]_i_1__0_n_4
    SLICE_X81Y15         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.556    16.735    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/s00_axi_aclk
    SLICE_X81Y15         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[31]/C
                         clock pessimism              0.115    16.850    
                         clock uncertainty           -0.213    16.637    
    SLICE_X81Y15         FDRE (Setup_fdre_C_D)        0.062    16.699    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[31]
  -------------------------------------------------------------------
                         required time                         16.699    
                         arrival time                         -16.073    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[12][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[8][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.993ns  (logic 7.055ns (54.299%)  route 5.938ns (45.701%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 16.774 - 14.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.827     3.121    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X51Y112        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[12][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[12][10]/Q
                         net (fo=24, routed)          2.946     6.523    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/y1_reg[12][10]
    SLICE_X92Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.647 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/p_1_out__0_i_31__4/O
                         net (fo=1, routed)           0.000     6.647    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/p_1_out__0_i_31__4_n_0
    SLICE_X92Y79         MUXF7 (Prop_muxf7_I1_O)      0.247     6.894 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/p_1_out__0_i_7__8/O
                         net (fo=1, routed)           0.662     7.556    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/p_1_out__0_i_7__8_n_0
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_B[10]_P[15])
                                                      3.830    11.386 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/p_1_out__0/P[15]
                         net (fo=2, routed)           1.393    12.779    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/p_1_out__0_n_90
    SLICE_X98Y66         LUT2 (Prop_lut2_I0_O)        0.124    12.903 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt[4][3]_i_10__16/O
                         net (fo=1, routed)           0.000    12.903    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt[4][3]_i_10__16_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.436 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[4][3]_i_6__4/CO[3]
                         net (fo=1, routed)           0.000    13.436    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[4][3]_i_6__4_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.759 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[4][7]_i_6__4/O[1]
                         net (fo=8, routed)           0.937    14.696    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/p_4_in[5]
    SLICE_X93Y66         LUT5 (Prop_lut5_I0_O)        0.306    15.002 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt[8][7]_i_4__4/O
                         net (fo=1, routed)           0.000    15.002    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt[8][7]_i_4__4_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.552 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[8][7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.552    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[8][7]_i_1__2_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.666 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[8][11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.666    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[8][11]_i_1__2_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.780 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[8][15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.780    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[8][15]_i_1__2_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.114 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[8][17]_i_2__2/O[1]
                         net (fo=1, routed)           0.000    16.114    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[8][17]_i_2__2_n_6
    SLICE_X93Y69         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[8][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.595    16.774    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/s00_axi_aclk
    SLICE_X93Y69         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[8][17]/C
                         clock pessimism              0.129    16.903    
                         clock uncertainty           -0.213    16.690    
    SLICE_X93Y69         FDRE (Setup_fdre_C_D)        0.062    16.752    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[8][17]
  -------------------------------------------------------------------
                         required time                         16.752    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.198ns  (logic 6.915ns (52.395%)  route 6.283ns (47.605%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 16.882 - 14.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.720     3.014    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X89Y89         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[2][14]/Q
                         net (fo=24, routed)          1.974     5.444    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/y1_reg[2][14]
    SLICE_X58Y110        LUT6 (Prop_lut6_I3_O)        0.124     5.568 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/p_1_out__2_i_22__3/O
                         net (fo=1, routed)           0.000     5.568    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/p_1_out__2_i_22__3_n_0
    SLICE_X58Y110        MUXF7 (Prop_muxf7_I0_O)      0.241     5.809 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/p_1_out__2_i_3__6/O
                         net (fo=1, routed)           1.530     7.340    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/p_1_out__2_i_3__6_n_0
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_B[14]_P[18])
                                                      3.830    11.170 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/p_1_out__2/P[18]
                         net (fo=2, routed)           1.623    12.793    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/p_1_out__2_n_87
    SLICE_X54Y122        LUT2 (Prop_lut2_I0_O)        0.124    12.917 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt[4][7]_i_15__9/O
                         net (fo=1, routed)           0.000    12.917    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt[4][7]_i_15__9_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.430 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt_reg[4][7]_i_7__3/CO[3]
                         net (fo=1, routed)           0.000    13.430    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt_reg[4][7]_i_7__3_n_0
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.753 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt_reg[4][11]_i_7__3/O[1]
                         net (fo=16, routed)          1.155    14.908    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt_reg[4][11]_i_7__3_n_6
    SLICE_X55Y114        LUT6 (Prop_lut6_I1_O)        0.306    15.214 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt[5][11]_i_8__15/O
                         net (fo=1, routed)           0.000    15.214    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt[5][11]_i_8__15_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.764 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt_reg[5][11]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000    15.764    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt_reg[5][11]_i_1__10_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.878 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt_reg[5][15]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000    15.878    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt_reg[5][15]_i_1__10_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.212 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt_reg[5][17]_i_2__5/O[1]
                         net (fo=1, routed)           0.000    16.212    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt_reg[5][17]_i_2__5_n_6
    SLICE_X55Y116        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.703    16.882    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/s00_axi_aclk
    SLICE_X55Y116        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt_reg[5][17]/C
                         clock pessimism              0.129    17.011    
                         clock uncertainty           -0.213    16.798    
    SLICE_X55Y116        FDRE (Setup_fdre_C_D)        0.062    16.860    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/w_nxt_reg[5][17]
  -------------------------------------------------------------------
                         required time                         16.860    
                         arrival time                         -16.212    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.984ns  (logic 6.405ns (49.332%)  route 6.579ns (50.668%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 16.735 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.721     3.015    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X80Y53         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/Q
                         net (fo=32, routed)          2.652     6.123    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/y2_reg[3][17][14]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_80__0/O
                         net (fo=1, routed)           0.000     6.247    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_80__0_n_0
    SLICE_X41Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     6.459 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_22__0/O
                         net (fo=1, routed)           1.467     7.926    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_22__0_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      4.016    11.942 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0/P[15]
                         net (fo=2, routed)           2.460    14.402    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_n_90
    SLICE_X81Y8          LUT3 (Prop_lut3_I0_O)        0.124    14.526 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp[3]_i_8__0/O
                         net (fo=1, routed)           0.000    14.526    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp[3]_i_8__0_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.076 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.076    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[3]_i_1__0_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.190 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.190    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[7]_i_1__0_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.304 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.304    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[11]_i_1__0_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.418 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.418    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[15]_i_1__0_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.532 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.532    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[19]_i_1__0_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.646 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.646    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[23]_i_1__0_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.760 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.760    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]_i_1__0_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.999 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[31]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    15.999    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[31]_i_1__0_n_5
    SLICE_X81Y15         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.556    16.735    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/s00_axi_aclk
    SLICE_X81Y15         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[30]/C
                         clock pessimism              0.115    16.850    
                         clock uncertainty           -0.213    16.637    
    SLICE_X81Y15         FDRE (Setup_fdre_C_D)        0.062    16.699    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[30]
  -------------------------------------------------------------------
                         required time                         16.699    
                         arrival time                         -15.999    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.968ns  (logic 6.389ns (49.269%)  route 6.579ns (50.731%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 16.735 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.721     3.015    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X80Y53         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/Q
                         net (fo=32, routed)          2.652     6.123    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/y2_reg[3][17][14]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_80__0/O
                         net (fo=1, routed)           0.000     6.247    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_80__0_n_0
    SLICE_X41Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     6.459 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_22__0/O
                         net (fo=1, routed)           1.467     7.926    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_22__0_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      4.016    11.942 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0/P[15]
                         net (fo=2, routed)           2.460    14.402    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_n_90
    SLICE_X81Y8          LUT3 (Prop_lut3_I0_O)        0.124    14.526 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp[3]_i_8__0/O
                         net (fo=1, routed)           0.000    14.526    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp[3]_i_8__0_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.076 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.076    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[3]_i_1__0_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.190 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.190    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[7]_i_1__0_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.304 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.304    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[11]_i_1__0_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.418 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.418    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[15]_i_1__0_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.532 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.532    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[19]_i_1__0_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.646 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.646    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[23]_i_1__0_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.760 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.760    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]_i_1__0_n_0
    SLICE_X81Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.983 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[31]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    15.983    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[31]_i_1__0_n_7
    SLICE_X81Y15         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.556    16.735    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/s00_axi_aclk
    SLICE_X81Y15         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[28]/C
                         clock pessimism              0.115    16.850    
                         clock uncertainty           -0.213    16.637    
    SLICE_X81Y15         FDRE (Setup_fdre_C_D)        0.062    16.699    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[28]
  -------------------------------------------------------------------
                         required time                         16.699    
                         arrival time                         -15.983    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.965ns  (logic 6.386ns (49.257%)  route 6.579ns (50.743%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 16.736 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.721     3.015    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X80Y53         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/Q
                         net (fo=32, routed)          2.652     6.123    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/y2_reg[3][17][14]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_80__0/O
                         net (fo=1, routed)           0.000     6.247    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_80__0_n_0
    SLICE_X41Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     6.459 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_22__0/O
                         net (fo=1, routed)           1.467     7.926    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_22__0_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      4.016    11.942 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0/P[15]
                         net (fo=2, routed)           2.460    14.402    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_n_90
    SLICE_X81Y8          LUT3 (Prop_lut3_I0_O)        0.124    14.526 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp[3]_i_8__0/O
                         net (fo=1, routed)           0.000    14.526    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp[3]_i_8__0_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.076 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.076    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[3]_i_1__0_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.190 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.190    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[7]_i_1__0_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.304 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.304    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[11]_i_1__0_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.418 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.418    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[15]_i_1__0_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.532 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.532    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[19]_i_1__0_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.646 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.646    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[23]_i_1__0_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.980 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    15.980    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]_i_1__0_n_6
    SLICE_X81Y14         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.557    16.736    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/s00_axi_aclk
    SLICE_X81Y14         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[25]/C
                         clock pessimism              0.115    16.851    
                         clock uncertainty           -0.213    16.638    
    SLICE_X81Y14         FDRE (Setup_fdre_C_D)        0.062    16.700    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[25]
  -------------------------------------------------------------------
                         required time                         16.700    
                         arrival time                         -15.980    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[12][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[14][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.905ns  (logic 7.058ns (54.691%)  route 5.847ns (45.309%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 16.773 - 14.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.827     3.121    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X51Y112        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[12][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[12][10]/Q
                         net (fo=24, routed)          2.946     6.523    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/y1_reg[12][10]
    SLICE_X92Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.647 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/p_1_out__0_i_31__4/O
                         net (fo=1, routed)           0.000     6.647    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/p_1_out__0_i_31__4_n_0
    SLICE_X92Y79         MUXF7 (Prop_muxf7_I1_O)      0.247     6.894 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/p_1_out__0_i_7__8/O
                         net (fo=1, routed)           0.662     7.556    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/p_1_out__0_i_7__8_n_0
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_B[10]_P[15])
                                                      3.830    11.386 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/p_1_out__0/P[15]
                         net (fo=2, routed)           1.393    12.779    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/p_1_out__0_n_90
    SLICE_X98Y66         LUT2 (Prop_lut2_I0_O)        0.124    12.903 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt[4][3]_i_10__16/O
                         net (fo=1, routed)           0.000    12.903    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt[4][3]_i_10__16_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.436 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[4][3]_i_6__4/CO[3]
                         net (fo=1, routed)           0.000    13.436    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[4][3]_i_6__4_n_0
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.553 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[4][7]_i_6__4/CO[3]
                         net (fo=1, routed)           0.000    13.553    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[4][7]_i_6__4_n_0
    SLICE_X98Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.876 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[4][11]_i_6__4/O[1]
                         net (fo=8, routed)           0.846    14.722    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/p_4_in[9]
    SLICE_X91Y68         LUT5 (Prop_lut5_I0_O)        0.306    15.028 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt[14][11]_i_4__4/O
                         net (fo=1, routed)           0.000    15.028    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt[14][11]_i_4__4_n_0
    SLICE_X91Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.578 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[14][11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.578    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[14][11]_i_1__2_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.692 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[14][15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    15.692    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[14][15]_i_1__2_n_0
    SLICE_X91Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.026 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[14][17]_i_2__2/O[1]
                         net (fo=1, routed)           0.000    16.026    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[14][17]_i_2__2_n_6
    SLICE_X91Y70         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[14][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.594    16.773    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/s00_axi_aclk
    SLICE_X91Y70         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[14][17]/C
                         clock pessimism              0.129    16.902    
                         clock uncertainty           -0.213    16.689    
    SLICE_X91Y70         FDRE (Setup_fdre_C_D)        0.062    16.751    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[14][17]
  -------------------------------------------------------------------
                         required time                         16.751    
                         arrival time                         -16.026    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.944ns  (logic 6.365ns (49.175%)  route 6.579ns (50.825%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 16.736 - 14.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.721     3.015    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X80Y53         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[3][14]/Q
                         net (fo=32, routed)          2.652     6.123    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/y2_reg[3][17][14]
    SLICE_X41Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_80__0/O
                         net (fo=1, routed)           0.000     6.247    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_80__0_n_0
    SLICE_X41Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     6.459 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_22__0/O
                         net (fo=1, routed)           1.467     7.926    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_i_22__0_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      4.016    11.942 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0/P[15]
                         net (fo=2, routed)           2.460    14.402    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp2__0_n_90
    SLICE_X81Y8          LUT3 (Prop_lut3_I0_O)        0.124    14.526 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp[3]_i_8__0/O
                         net (fo=1, routed)           0.000    14.526    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp[3]_i_8__0_n_0
    SLICE_X81Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.076 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.076    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[3]_i_1__0_n_0
    SLICE_X81Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.190 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.190    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[7]_i_1__0_n_0
    SLICE_X81Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.304 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.304    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[11]_i_1__0_n_0
    SLICE_X81Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.418 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.418    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[15]_i_1__0_n_0
    SLICE_X81Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.532 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.532    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[19]_i_1__0_n_0
    SLICE_X81Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.646 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.646    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[23]_i_1__0_n_0
    SLICE_X81Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.959 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    15.959    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]_i_1__0_n_4
    SLICE_X81Y14         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.557    16.736    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/s00_axi_aclk
    SLICE_X81Y14         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]/C
                         clock pessimism              0.115    16.851    
                         clock uncertainty           -0.213    16.638    
    SLICE_X81Y14         FDRE (Setup_fdre_C_D)        0.062    16.700    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/temp_reg[27]
  -------------------------------------------------------------------
                         required time                         16.700    
                         arrival time                         -15.959    
  -------------------------------------------------------------------
                         slack                                  0.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_4/w_nxt_reg[13][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_4/w_reg[13][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.245%)  route 0.201ns (58.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.637     0.973    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_4/s00_axi_aclk
    SLICE_X49Y144        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_4/w_nxt_reg[13][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_4/w_nxt_reg[13][10]/Q
                         net (fo=1, routed)           0.201     1.315    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_4/w_nxt_reg[13]__0[10]
    SLICE_X52Y144        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_4/w_reg[13][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.906     1.272    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_4/s00_axi_aclk
    SLICE_X52Y144        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_4/w_reg[13][10]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X52Y144        FDRE (Hold_fdre_C_D)         0.072     1.305    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_4/w_reg[13][10]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[6][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.833%)  route 0.158ns (55.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.627     0.963    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/s00_axi_aclk
    SLICE_X49Y121        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDRE (Prop_fdre_C_Q)         0.128     1.091 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[6][9]/Q
                         net (fo=1, routed)           0.158     1.249    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[6]__0[9]
    SLICE_X50Y121        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.894     1.260    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/s00_axi_aclk
    SLICE_X50Y121        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[6][9]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X50Y121        FDRE (Hold_fdre_C_D)         0.010     1.231    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[6][9]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[10][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.899%)  route 0.157ns (55.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.627     0.963    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/s00_axi_aclk
    SLICE_X48Y121        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.128     1.091 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[10][3]/Q
                         net (fo=1, routed)           0.157     1.248    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[10]__0[3]
    SLICE_X50Y122        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.893     1.259    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/s00_axi_aclk
    SLICE_X50Y122        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[10][3]/C
                         clock pessimism             -0.039     1.220    
    SLICE_X50Y122        FDRE (Hold_fdre_C_D)         0.005     1.225    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[10][3]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/w_nxt_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/w_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.585%)  route 0.215ns (60.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.558     0.894    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/s00_axi_aclk
    SLICE_X47Y14         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/w_nxt_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y14         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/w_nxt_reg[5][4]/Q
                         net (fo=1, routed)           0.215     1.250    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/w_nxt_reg_n_0_[5][4]
    SLICE_X52Y14         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/w_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.820     1.186    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/s00_axi_aclk
    SLICE_X52Y14         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/w_reg[5][4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.076     1.227    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_4/w_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/w_nxt_reg[9][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/w_reg[9][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.276%)  route 0.218ns (60.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.638     0.974    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/s00_axi_aclk
    SLICE_X44Y103        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/w_nxt_reg[9][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/w_nxt_reg[9][11]/Q
                         net (fo=1, routed)           0.218     1.333    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/w_nxt_reg[9]__0[11]
    SLICE_X51Y104        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/w_reg[9][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.906     1.272    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/s00_axi_aclk
    SLICE_X51Y104        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/w_reg[9][11]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y104        FDRE (Hold_fdre_C_D)         0.076     1.309    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/w_reg[9][11]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/sum_nxt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/sum_nxt_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.371ns (72.917%)  route 0.138ns (27.083%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.557     0.893    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/sum_nxt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/sum_nxt_reg[31]/Q
                         net (fo=1, routed)           0.137     1.194    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/sum_nxt_reg_n_0_[31]
    SLICE_X36Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.239 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/sum_nxt[28]_i_6__8/O
                         net (fo=1, routed)           0.000     1.239    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/sum_nxt[28]_i_6__8_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.348 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/sum_nxt_reg[28]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.348    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/sum_nxt_reg[28]_i_1__8_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.401 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/sum_nxt_reg[32]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.401    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/sum_nxt_reg[32]_i_1__8_n_7
    SLICE_X36Y100        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/sum_nxt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.911     1.277    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/s00_axi_aclk
    SLICE_X36Y100        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/sum_nxt_reg[32]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/sum_nxt_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[15][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[15][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.600%)  route 0.157ns (51.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.622     0.958    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/s00_axi_aclk
    SLICE_X50Y126        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[15][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.148     1.106 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[15][14]/Q
                         net (fo=1, routed)           0.157     1.263    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[15]__0[14]
    SLICE_X49Y125        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[15][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.894     1.260    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/s00_axi_aclk
    SLICE_X49Y125        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[15][14]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X49Y125        FDRE (Hold_fdre_C_D)         0.013     1.234    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[15][14]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_7/w_nxt_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_7/w_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.653%)  route 0.233ns (62.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.578     0.914    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_7/s00_axi_aclk
    SLICE_X59Y52         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_7/w_nxt_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_7/w_nxt_reg[3][3]/Q
                         net (fo=1, routed)           0.233     1.288    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_7/w_nxt_reg[3]__0[3]
    SLICE_X59Y46         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_7/w_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.852     1.218    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_7/s00_axi_aclk
    SLICE_X59Y46         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_7/w_reg[3][3]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X59Y46         FDRE (Hold_fdre_C_D)         0.070     1.258    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_7/w_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.006%)  route 0.184ns (58.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.625     0.961    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/s00_axi_aclk
    SLICE_X51Y120        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.128     1.089 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[3][3]/Q
                         net (fo=1, routed)           0.184     1.273    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[3]__0[3]
    SLICE_X49Y120        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.899     1.265    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/s00_axi_aclk
    SLICE_X49Y120        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[3][3]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X49Y120        FDRE (Hold_fdre_C_D)         0.016     1.242    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_6/w_nxt_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_6/w_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.568%)  route 0.225ns (61.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.589     0.925    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_6/s00_axi_aclk
    SLICE_X79Y48         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_6/w_nxt_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_6/w_nxt_reg[0][14]/Q
                         net (fo=1, routed)           0.225     1.290    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_6/w_nxt_reg[0]__0[14]
    SLICE_X80Y51         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_6/w_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.853     1.219    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_6/s00_axi_aclk
    SLICE_X80Y51         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_6/w_reg[0][14]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X80Y51         FDRE (Hold_fdre_C_D)         0.070     1.259    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_6/w_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         14.000      11.845     BUFGCTRL_X0Y16  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X4Y44     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_6/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X2Y39     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X3Y42     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X3Y30     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X3Y37     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X4Y32     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X2Y46     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X2Y32     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/temp1/CLK
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X49Y50    design_ocr_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y64    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y64    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y64    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y66    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y64    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y66    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y66    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y66    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X30Y83    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X30Y83    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X30Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X30Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X30Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X30Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X30Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X30Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



