

================================================================
== Vivado HLS Report for 'AddWeighted'
================================================================
* Date:           Thu Jun  3 20:16:58 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fishery-nets
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  130681|    1|  130681|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  130680|  3 ~ 484 |          -|          -| 0 ~ 270 |    no    |
        | + loop_width  |    0|     481|         3|          1|          1| 0 ~ 480 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     201|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     144|    -|
|Register         |        -|      -|     187|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     187|     345|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_162_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_173_p2                     |     +    |      0|  0|  39|          32|           1|
    |p_Val2_82_fu_201_p2               |     -    |      0|  0|  23|          16|          16|
    |sum_V_fu_187_p2                   |     -    |      0|  0|  24|          17|          17|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_221_p2                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln354_fu_157_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln355_fu_168_p2              |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_235_p2                |    or    |      0|  0|   2|           1|           1|
    |p_Val2_s_fu_241_p3                |  select  |      0|  0|  16|           1|          16|
    |select_ln340_fu_227_p3            |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln785_fu_215_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 201|         173|         128|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |dst_cols_V_blk_n          |   9|          2|    1|          2|
    |dst_cols_V_out_blk_n      |   9|          2|    1|          2|
    |dst_data_stream_V_blk_n   |   9|          2|    1|          2|
    |dst_rows_V_blk_n          |   9|          2|    1|          2|
    |dst_rows_V_out_blk_n      |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    |src1_data_stream_V_blk_n  |   9|          2|    1|          2|
    |src2_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_12_reg_138            |   9|          2|   32|         64|
    |t_V_reg_127               |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 144|         31|   76|        155|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |cols_V_reg_254                    |  32|   0|   32|          0|
    |i_V_reg_263                       |  32|   0|   32|          0|
    |icmp_ln355_reg_268                |   1|   0|    1|          0|
    |icmp_ln355_reg_268_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_Val2_s_reg_277                  |  16|   0|   16|          0|
    |rows_V_reg_249                    |  32|   0|   32|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |t_V_12_reg_138                    |  32|   0|   32|          0|
    |t_V_reg_127                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 187|   0|  187|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_out                   | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|start_write                 | out |    1| ap_ctrl_hs |     AddWeighted    | return value |
|src1_data_stream_V_dout     |  in |   16|   ap_fifo  | src1_data_stream_V |    pointer   |
|src1_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src1_data_stream_V |    pointer   |
|src1_data_stream_V_read     | out |    1|   ap_fifo  | src1_data_stream_V |    pointer   |
|src2_data_stream_V_dout     |  in |   16|   ap_fifo  | src2_data_stream_V |    pointer   |
|src2_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src2_data_stream_V |    pointer   |
|src2_data_stream_V_read     | out |    1|   ap_fifo  | src2_data_stream_V |    pointer   |
|dst_rows_V_dout             |  in |   10|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_rows_V_empty_n          |  in |    1|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_rows_V_read             | out |    1|   ap_fifo  |     dst_rows_V     |    pointer   |
|dst_cols_V_dout             |  in |   10|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_cols_V_empty_n          |  in |    1|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_cols_V_read             | out |    1|   ap_fifo  |     dst_cols_V     |    pointer   |
|dst_data_stream_V_din       | out |   16|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n    |  in |    1|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_data_stream_V_write     | out |    1|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_rows_V_out_din          | out |   10|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_rows_V_out_full_n       |  in |    1|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_rows_V_out_write        | out |    1|   ap_fifo  |   dst_rows_V_out   |    pointer   |
|dst_cols_V_out_din          | out |   10|   ap_fifo  |   dst_cols_V_out   |    pointer   |
|dst_cols_V_out_full_n       |  in |    1|   ap_fifo  |   dst_cols_V_out   |    pointer   |
|dst_cols_V_out_write        | out |    1|   ap_fifo  |   dst_cols_V_out   |    pointer   |
+----------------------------+-----+-----+------------+--------------------+--------------+

