// Seed: 3661854835
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(*) begin
    if (id_5) begin
      if ("" !== id_2) begin
        id_7 <= #1 id_5;
      end else id_3 <= 1;
    end else if (1) begin
      assign id_3.id_3 = id_2;
    end else begin
      $display(1);
    end
  end
  tri1 id_8, id_9, id_10;
  assign id_10 = 1;
  module_0(
      id_10, id_8, id_10, id_9, id_9, id_1
  );
endmodule
