Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: Clock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Clock.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Clock"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Clock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Cairin\Documents\GitHub\YODA\FPGA completed\BCD_Decoder.v" into library work
Parsing module <BCD_Decoder>.
Analyzing Verilog file "C:\Users\Cairin\Documents\GitHub\YODA\FPGA completed\SS_Driver.v" into library work
Parsing module <SS_Driver>.
Analyzing Verilog file "C:\Users\Cairin\Documents\GitHub\YODA\FPGA completed\minuteButton.v" into library work
Parsing module <minuteButton>.
Analyzing Verilog file "C:\Users\Cairin\Documents\GitHub\YODA\FPGA completed\hourButton.v" into library work
Parsing module <hourButton>.
Analyzing Verilog file "C:\Users\Cairin\Documents\GitHub\YODA\FPGA completed\Delay_Reset.v" into library work
Parsing module <Delay_Reset>.
Analyzing Verilog file "C:\Users\Cairin\Documents\GitHub\YODA\FPGA completed\Main.v" into library work
Parsing module <Clock>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Clock>.

Elaborating module <Delay_Reset>.

Elaborating module <SS_Driver>.

Elaborating module <BCD_Decoder>.
WARNING:HDLCompiler:189 - "C:\Users\Cairin\Documents\GitHub\YODA\FPGA completed\Main.v" Line 36: Size mismatch in connection of port <SegmentDrivers>. Formal port size is 4-bit while actual signal size is 8-bit.

Elaborating module <minuteButton>.

Elaborating module <hourButton>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Clock>.
    Related source file is "C:\Users\Cairin\Documents\GitHub\YODA\FPGA completed\Main.v".
    Found 4-bit register for signal <minutes>.
    Found 4-bit register for signal <minutes10>.
    Found 4-bit register for signal <hours>.
    Found 4-bit register for signal <hours10>.
    Found 1-bit register for signal <buttonState>.
    Found 1-bit register for signal <HbuttonState>.
    Found 32-bit register for signal <Count>.
    Found 6-bit register for signal <Seconds>.
    Found 4-bit adder for signal <minutes[3]_GND_1_o_add_8_OUT> created at line 62.
    Found 4-bit adder for signal <minutes10[3]_GND_1_o_add_10_OUT> created at line 65.
    Found 4-bit adder for signal <hours[3]_GND_1_o_add_22_OUT> created at line 80.
    Found 4-bit adder for signal <hours10[3]_GND_1_o_add_25_OUT> created at line 83.
    Found 32-bit adder for signal <Count[31]_GND_1_o_add_42_OUT> created at line 102.
    Found 6-bit adder for signal <seconds[5]_GND_1_o_add_44_OUT> created at line 105.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred  66 Multiplexer(s).
Unit <Clock> synthesized.

Synthesizing Unit <Delay_Reset>.
    Related source file is "C:\Users\Cairin\Documents\GitHub\YODA\FPGA completed\Delay_Reset.v".
    Found 23-bit register for signal <Count>.
    Found 1-bit register for signal <Reset>.
    Found 1-bit register for signal <LocalReset>.
    Found 23-bit adder for signal <Count[22]_GND_2_o_add_2_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <Delay_Reset> synthesized.

Synthesizing Unit <SS_Driver>.
    Related source file is "C:\Users\Cairin\Documents\GitHub\YODA\FPGA completed\SS_Driver.v".
    Found 8-bit register for signal <pwmCount>.
    Found 4-bit register for signal <SegmentDrivers>.
    Found 17-bit register for signal <Count>.
    Found 17-bit adder for signal <Count[16]_GND_3_o_add_1_OUT> created at line 22.
    Found 8-bit adder for signal <pwmCount[7]_GND_3_o_add_2_OUT> created at line 23.
    Found 8-bit comparator greater for signal <pwmCount[7]_PWM[7]_LessThan_10_o> created at line 32
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <SS_Driver> synthesized.

Synthesizing Unit <BCD_Decoder>.
    Related source file is "C:\Users\Cairin\Documents\GitHub\YODA\FPGA completed\BCD_Decoder.v".
    Found 16x7-bit Read Only RAM for signal <SevenSegment>
    Summary:
	inferred   1 RAM(s).
Unit <BCD_Decoder> synthesized.

Synthesizing Unit <minuteButton>.
    Related source file is "C:\Users\Cairin\Documents\GitHub\YODA\FPGA completed\minuteButton.v".
    Found 1-bit register for signal <delayState>.
    Found 1-bit register for signal <buttonState>.
    Found 24-bit register for signal <delay>.
    Found 1-bit register for signal <debounced>.
    Found 24-bit adder for signal <delay[23]_GND_9_o_add_8_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <minuteButton> synthesized.

Synthesizing Unit <hourButton>.
    Related source file is "C:\Users\Cairin\Documents\GitHub\YODA\FPGA completed\hourButton.v".
    Found 1-bit register for signal <delayState>.
    Found 1-bit register for signal <buttonState>.
    Found 24-bit register for signal <delay>.
    Found 1-bit register for signal <debounced>.
    Found 24-bit adder for signal <delay[23]_GND_10_o_add_8_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <hourButton> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port Read Only RAM                    : 4
# Adders/Subtractors                                   : 11
 17-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 4
 6-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 22
 1-bit register                                        : 10
 17-bit register                                       : 1
 23-bit register                                       : 1
 24-bit register                                       : 2
 32-bit register                                       : 1
 4-bit register                                        : 5
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 68
 4-bit 2-to-1 multiplexer                              : 66
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCD_Decoder>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <hours10> prevents it from being combined with the RAM <Mram_SevenSegment> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SevenSegment>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_SevenSegment> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
Unit <BCD_Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <Clock>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
The following registers are absorbed into counter <seconds>: 1 register on signal <seconds>.
Unit <Clock> synthesized (advanced).

Synthesizing (advanced) Unit <Delay_Reset>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <Delay_Reset> synthesized (advanced).

Synthesizing (advanced) Unit <SS_Driver>.
The following registers are absorbed into counter <pwmCount>: 1 register on signal <pwmCount>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <SS_Driver> synthesized (advanced).

Synthesizing (advanced) Unit <hourButton>.
The following registers are absorbed into counter <delay>: 1 register on signal <delay>.
Unit <hourButton> synthesized (advanced).

Synthesizing (advanced) Unit <minuteButton>.
The following registers are absorbed into counter <delay>: 1 register on signal <delay>.
Unit <minuteButton> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port distributed Read Only RAM        : 4
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 4
# Counters                                             : 7
 17-bit up counter                                     : 1
 23-bit up counter                                     : 1
 24-bit up counter                                     : 2
 32-bit up counter                                     : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 30
 Flip-Flops                                            : 30
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 68
 4-bit 2-to-1 multiplexer                              : 66
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <SS_Driver>, Counter <Count> <pwmCount> are equivalent, XST will keep only <Count>.

Optimizing unit <Clock> ...
WARNING:Xst:1710 - FF/Latch <hours10_2> (without init value) has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hours10_3> (without init value) has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <SS_Driver> ...

Optimizing unit <minuteButton> ...

Optimizing unit <hourButton> ...
WARNING:Xst:1710 - FF/Latch <minutes10_3> (without init value) has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Count_27> (without init value) has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Count_28> (without init value) has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Count_29> (without init value) has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Count_30> (without init value) has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Count_31> (without init value) has a constant value of 0 in block <Clock>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hourButton1/debounced> in Unit <Clock> is equivalent to the following FF/Latch, which will be removed : <hourButton1/buttonState> 
INFO:Xst:2261 - The FF/Latch <minuteButton1/debounced> in Unit <Clock> is equivalent to the following FF/Latch, which will be removed : <minuteButton1/buttonState> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Clock, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 146
 Flip-Flops                                            : 146

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Clock.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 476
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 110
#      LUT2                        : 6
#      LUT3                        : 10
#      LUT4                        : 21
#      LUT5                        : 32
#      LUT6                        : 60
#      MUXCY                       : 110
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 115
# FlipFlops/Latches                : 146
#      FD                          : 32
#      FDE                         : 10
#      FDR                         : 27
#      FDRE                        : 74
#      FDSE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 11
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             146  out of  126800     0%  
 Number of Slice LUTs:                  244  out of  63400     0%  
    Number used as Logic:               244  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    248
   Number with an unused Flip Flop:     102  out of    248    41%  
   Number with an unused LUT:             4  out of    248     1%  
   Number of fully used LUT-FF pairs:   142  out of    248    57%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    210    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_100M                           | BUFGP                  | 146   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.838ns (Maximum Frequency: 352.386MHz)
   Minimum input arrival time before clock: 0.793ns
   Maximum output required time after clock: 4.910ns
   Maximum combinational path delay: 4.530ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_100M'
  Clock period: 2.838ns (frequency: 352.386MHz)
  Total number of paths / destination ports: 5623 / 336
-------------------------------------------------------------------------
Delay:               2.838ns (Levels of Logic = 3)
  Source:            Count_7 (FF)
  Destination:       hours10_0 (FF)
  Source Clock:      Clk_100M rising
  Destination Clock: Clk_100M rising

  Data Path: Count_7 to hours10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.697  Count_7 (Count_7)
     LUT6:I0->O            2   0.097   0.561  Count[31]_GND_1_o_equal_44_o<31>4 (Count[31]_GND_1_o_equal_44_o<31>3)
     LUT5:I1->O            1   0.097   0.295  Count[31]_GND_1_o_equal_44_o<31>6_1 (Count[31]_GND_1_o_equal_44_o<31>6)
     LUT6:I5->O            2   0.097   0.283  _n0196 (_n0196)
     FDRE:R                    0.349          hours10_0
    ----------------------------------------
    Total                      2.838ns (1.001ns logic, 1.837ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_100M'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.793ns (Levels of Logic = 2)
  Source:            minUp (PAD)
  Destination:       minuteButton1/delayState (FF)
  Destination Clock: Clk_100M rising

  Data Path: minUp to minuteButton1/delayState
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.688  minUp_IBUF (minUp_IBUF)
     LUT5:I0->O            1   0.097   0.000  minuteButton1/delayState_rstpot1 (minuteButton1/delayState_rstpot1)
     FD:D                      0.008          minuteButton1/delayState
    ----------------------------------------
    Total                      0.793ns (0.106ns logic, 0.688ns route)
                                       (13.4% logic, 86.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_100M'
  Total number of paths / destination ports: 436 / 17
-------------------------------------------------------------------------
Offset:              4.910ns (Levels of Logic = 7)
  Source:            SS_Driver1/Count_2 (FF)
  Destination:       SevenSegment<3> (PAD)
  Source Clock:      Clk_100M rising

  Data Path: SS_Driver1/Count_2 to SevenSegment<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.361   0.703  SS_Driver1/Count_2 (SS_Driver1/Count_2)
     LUT6:I0->O            2   0.097   0.697  SS_Driver1/pwmCount[7]_PWM[7]_LessThan_10_o2 (SS_Driver1/pwmCount[7]_PWM[7]_LessThan_10_o1)
     LUT6:I0->O            1   0.097   0.000  SS_Driver1/pwmCount[7]_PWM[7]_LessThan_10_o1_F (N89)
     MUXF7:I0->O           1   0.277   0.693  SS_Driver1/pwmCount[7]_PWM[7]_LessThan_10_o1 (SS_Driver1/pwmCount[7]_PWM[7]_LessThan_10_o2)
     LUT6:I0->O            6   0.097   0.716  SS_Driver1/Mmux_SevenSegment34 (SS_Driver1/Mmux_SevenSegment34)
     LUT6:I0->O            2   0.097   0.697  SS_Driver1/Mmux_SevenSegment14 (SevenSegment_0_OBUF)
     LUT6:I0->O            1   0.097   0.279  SS_Driver1/Mmux_SevenSegment43 (SevenSegment_3_OBUF)
     OBUF:I->O                 0.000          SevenSegment_3_OBUF (SevenSegment<3>)
    ----------------------------------------
    Total                      4.910ns (1.123ns logic, 3.787ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 98 / 7
-------------------------------------------------------------------------
Delay:               4.530ns (Levels of Logic = 8)
  Source:            PWM<2> (PAD)
  Destination:       SevenSegment<3> (PAD)

  Data Path: PWM<2> to SevenSegment<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.683  PWM_2_IBUF (PWM_2_IBUF)
     LUT6:I1->O            2   0.097   0.697  SS_Driver1/pwmCount[7]_PWM[7]_LessThan_10_o2 (SS_Driver1/pwmCount[7]_PWM[7]_LessThan_10_o1)
     LUT6:I0->O            1   0.097   0.000  SS_Driver1/pwmCount[7]_PWM[7]_LessThan_10_o1_F (N89)
     MUXF7:I0->O           1   0.277   0.693  SS_Driver1/pwmCount[7]_PWM[7]_LessThan_10_o1 (SS_Driver1/pwmCount[7]_PWM[7]_LessThan_10_o2)
     LUT6:I0->O            6   0.097   0.716  SS_Driver1/Mmux_SevenSegment34 (SS_Driver1/Mmux_SevenSegment34)
     LUT6:I0->O            2   0.097   0.697  SS_Driver1/Mmux_SevenSegment14 (SevenSegment_0_OBUF)
     LUT6:I0->O            1   0.097   0.279  SS_Driver1/Mmux_SevenSegment43 (SevenSegment_3_OBUF)
     OBUF:I->O                 0.000          SevenSegment_3_OBUF (SevenSegment<3>)
    ----------------------------------------
    Total                      4.530ns (0.763ns logic, 3.767ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    2.838|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.80 secs
 
--> 

Total memory usage is 315256 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    5 (   0 filtered)

