// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/14/2024 11:38:27"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	clk,
	PC_addr,
	IR_data,
	D_W_data,
	D_R_data,
	pc_load_sig,
	D_wr);
input 	clk;
output 	[15:0] PC_addr;
output 	[15:0] IR_data;
output 	[15:0] D_W_data;
output 	[15:0] D_R_data;
output 	pc_load_sig;
output 	D_wr;

// Design Ports Information
// PC_addr[0]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[1]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[5]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[6]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[7]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[8]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[9]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[10]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[11]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[12]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[13]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[14]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_addr[15]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[0]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[1]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[2]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[3]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[4]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[5]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[7]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[8]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[9]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[10]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[11]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[12]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[13]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[14]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR_data[15]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[0]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[2]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[3]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[4]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[6]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[8]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[9]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[10]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[11]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[12]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[13]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[14]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_W_data[15]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[0]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[1]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[2]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[3]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[4]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[5]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[6]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[7]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[8]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[9]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[10]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[11]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[12]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[13]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[14]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_R_data[15]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc_load_sig	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_wr	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \controlunit|add|Add0~0_combout ;
wire \controlunit|add|Add0~3_combout ;
wire \controlunit|programcounter|counter[14]~20_combout ;
wire \controlunit|add|Add0~6_combout ;
wire \controlunit|add|Add0~9_combout ;
wire \controlunit|add|Add0~12_combout ;
wire \controlunit|add|Add0~15_combout ;
wire \controlunit|add|Add0~24_combout ;
wire \controlunit|add|Add0~27_combout ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a8 ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a7 ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a5 ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a4 ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a3 ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a2 ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a1 ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a14 ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a13 ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a11 ;
wire \controlunit|add|Add0~2_combout ;
wire \controlunit|add|Add0~5_combout ;
wire \controlunit|add|Add0~8_combout ;
wire \controlunit|add|Add0~11_combout ;
wire \controlunit|add|Add0~14_combout ;
wire \controlunit|add|Add0~17_combout ;
wire \controlunit|add|Add0~26_combout ;
wire \controlunit|add|Add0~29_combout ;
wire \controlunit|instructionreg|ff12|q~regout ;
wire \controlunit|comb|n3~1_combout ;
wire \controlunit|comb|n1~0_combout ;
wire \controlunit|comb|n1~1_combout ;
wire \controlunit|comb|n3~9_combout ;
wire \controlunit|comb|RF_Rp_rd~combout ;
wire \operationalunit|reg|reg~42_combout ;
wire \operationalunit|reg|reg~43_combout ;
wire \operationalunit|reg|reg~45_combout ;
wire \operationalunit|reg|reg~48_combout ;
wire \operationalunit|reg|reg~49_combout ;
wire \operationalunit|reg|reg~51_combout ;
wire \operationalunit|reg|reg~52_combout ;
wire \operationalunit|reg|reg~53_combout ;
wire \operationalunit|reg|reg~54_combout ;
wire \operationalunit|reg|reg~55_combout ;
wire \controlunit|comb|RF_Rq_rd~combout ;
wire \controlunit|comb|RF_Rq_rd~clkctrl_outclk ;
wire \controlunit|comb|RF_Rp_rd~clkctrl_outclk ;
wire \operationalunit|reg|reg_rtl_0_bypass[7]~feeder_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \controlunit|programcounter|counter[15]~16_combout ;
wire \controlunit|programcounter|counter[15]~feeder_combout ;
wire \operationalunit|mux|Equal2~0_combout ;
wire \controlunit|programcounter|counter[14]~feeder_combout ;
wire \controlunit|programcounter|counter[15]~17 ;
wire \controlunit|programcounter|counter[14]~21 ;
wire \controlunit|programcounter|counter[13]~22_combout ;
wire \controlunit|programcounter|counter[13]~feeder_combout ;
wire \operationalunit|reg|reg_rtl_0_bypass[10]~feeder_combout ;
wire \readonlymemory|Mux9~0_combout ;
wire \controlunit|comb|PC_inc~0_combout ;
wire \controlunit|instructionreg|ff2|q~regout ;
wire \readonlymemory|Mux3~0_combout ;
wire \controlunit|instructionreg|ff10|q~regout ;
wire \controlunit|comb|RF_W_wr~0_combout ;
wire \operationalunit|reg|reg_rtl_0_bypass[0]~feeder_combout ;
wire \operationalunit|reg|reg~22_combout ;
wire \readonlymemory|Mux5~0_combout ;
wire \controlunit|instructionreg|ff8|q~regout ;
wire \operationalunit|reg|reg_rtl_0_bypass[3]~feeder_combout ;
wire \operationalunit|reg|reg~21_combout ;
wire \operationalunit|reg|reg~58 ;
wire \controlunit|comb|PC_inc~0_wirecell_combout ;
wire \readonlymemory|Mux8~0_combout ;
wire \controlunit|instructionreg|ff3|q~regout ;
wire \readonlymemory|Mux4~0_combout ;
wire \~GND~combout ;
wire \readonlymemory|Mux7~0_combout ;
wire \controlunit|instructionreg|ff4|q~regout ;
wire \readonlymemory|Mux6~0_combout ;
wire \controlunit|instructionreg|ff6|q~regout ;
wire \randomaccessmemory|temp_address[0]~feeder_combout ;
wire \randomaccessmemory|temp_address[4]~feeder_combout ;
wire \operationalunit|mux|D[11]~12_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a14 ;
wire \operationalunit|reg|reg~37_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a15 ;
wire \operationalunit|reg|reg~38_combout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \operationalunit|mux|D[14]~15_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a13 ;
wire \operationalunit|reg|reg~36_combout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \operationalunit|mux|D[13]~14_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a12 ;
wire \operationalunit|reg|reg~35_combout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \operationalunit|mux|D[12]~13_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a11 ;
wire \operationalunit|reg|reg~34_combout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \operationalunit|mux|D[10]~11_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a10 ;
wire \operationalunit|reg|reg~33_combout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a9 ;
wire \operationalunit|mux|D[9]~10_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a9 ;
wire \operationalunit|reg|reg~32_combout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \operationalunit|mux|D[8]~9_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a8 ;
wire \operationalunit|reg|reg~31_combout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \operationalunit|mux|D[7]~8_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a7 ;
wire \operationalunit|reg|reg~30_combout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \operationalunit|mux|D[6]~7_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a6 ;
wire \operationalunit|reg|reg~29_combout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \operationalunit|mux|D[5]~6_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a5 ;
wire \operationalunit|reg|reg~28_combout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \operationalunit|mux|D[4]~5_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a4 ;
wire \operationalunit|reg|reg~27_combout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \operationalunit|mux|D[3]~4_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a3 ;
wire \operationalunit|reg|reg~26_combout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \operationalunit|mux|D[2]~3_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a2 ;
wire \operationalunit|reg|reg~25_combout ;
wire \controlunit|comb|PC_clr~combout ;
wire \controlunit|programcounter|counter[5]~18_combout ;
wire \controlunit|programcounter|counter[5]~19_combout ;
wire \readonlymemory|Mux10~0_combout ;
wire \controlunit|instructionreg|ff1|q~regout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \operationalunit|mux|D[1]~2_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a1 ;
wire \operationalunit|reg|reg~24_combout ;
wire \readonlymemory|Mux0~0_combout ;
wire \controlunit|instructionreg|ff14|q~regout ;
wire \readonlymemory|Mux1~0_combout ;
wire \controlunit|instructionreg|ff13|q~regout ;
wire \controlunit|comb|n2~0_combout ;
wire \controlunit|statereg|ff2|q~regout ;
wire \controlunit|comb|PC_ld~0_combout ;
wire \controlunit|programcounter|counter[13]~23 ;
wire \controlunit|programcounter|counter[12]~24_combout ;
wire \controlunit|programcounter|counter[12]~feeder_combout ;
wire \readonlymemory|Mux11~0_combout ;
wire \controlunit|instructionreg|ff0|q~regout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \operationalunit|mux|D[15]~16_combout ;
wire \operationalunit|reg|reg~39_combout ;
wire \operationalunit|reg|reg~40_combout ;
wire \operationalunit|reg|reg~combout ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a15 ;
wire \operationalunit|reg|reg~41_combout ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a12 ;
wire \operationalunit|reg|reg~44_combout ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a10 ;
wire \operationalunit|reg|reg~46_combout ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a9 ;
wire \operationalunit|reg|reg~47_combout ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a6 ;
wire \operationalunit|reg|reg~50_combout ;
wire \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \operationalunit|reg|reg~56_combout ;
wire \operationalunit|comp0|LessThan0~1_cout ;
wire \operationalunit|comp0|LessThan0~3_cout ;
wire \operationalunit|comp0|LessThan0~5_cout ;
wire \operationalunit|comp0|LessThan0~7_cout ;
wire \operationalunit|comp0|LessThan0~9_cout ;
wire \operationalunit|comp0|LessThan0~11_cout ;
wire \operationalunit|comp0|LessThan0~13_cout ;
wire \operationalunit|comp0|LessThan0~15_cout ;
wire \operationalunit|comp0|LessThan0~17_cout ;
wire \operationalunit|comp0|LessThan0~19_cout ;
wire \operationalunit|comp0|LessThan0~21_cout ;
wire \operationalunit|comp0|LessThan0~23_cout ;
wire \operationalunit|comp0|LessThan0~25_cout ;
wire \operationalunit|comp0|LessThan0~27_cout ;
wire \operationalunit|comp0|LessThan0~29_cout ;
wire \operationalunit|comp0|LessThan0~30_combout ;
wire \controlunit|comb|n3~5_combout ;
wire \controlunit|comb|n3~6_combout ;
wire \controlunit|comb|n3~3_combout ;
wire \controlunit|comb|n3~2_combout ;
wire \controlunit|comb|n3~4_combout ;
wire \controlunit|comb|n3~7_combout ;
wire \controlunit|comb|n1~2_combout ;
wire \controlunit|statereg|ff1|q~regout ;
wire \controlunit|comb|n3~0_combout ;
wire \controlunit|comb|n0~0_combout ;
wire \controlunit|comb|n0~combout ;
wire \controlunit|statereg|ff0|q~regout ;
wire \controlunit|comb|n3~8_combout ;
wire \controlunit|comb|n3~combout ;
wire \controlunit|statereg|ff3|q~regout ;
wire \operationalunit|mux|D[0]~0_combout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \operationalunit|mux|D[0]~1_combout ;
wire \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \operationalunit|reg|reg~23_combout ;
wire \controlunit|programcounter|counter[12]~25 ;
wire \controlunit|programcounter|counter[11]~26_combout ;
wire \controlunit|programcounter|counter[11]~27 ;
wire \controlunit|programcounter|counter[10]~28_combout ;
wire \controlunit|programcounter|counter[10]~feeder_combout ;
wire \controlunit|add|Add0~1 ;
wire \controlunit|add|Add0~4 ;
wire \controlunit|add|Add0~7 ;
wire \controlunit|add|Add0~10 ;
wire \controlunit|add|Add0~13 ;
wire \controlunit|add|Add0~16 ;
wire \controlunit|add|Add0~18_combout ;
wire \controlunit|add|Add0~20_combout ;
wire \controlunit|programcounter|counter[10]~29 ;
wire \controlunit|programcounter|counter[9]~30_combout ;
wire \controlunit|add|Add0~19 ;
wire \controlunit|add|Add0~21_combout ;
wire \controlunit|add|Add0~23_combout ;
wire \controlunit|programcounter|counter[9]~31 ;
wire \controlunit|programcounter|counter[8]~32_combout ;
wire \controlunit|programcounter|counter[8]~33 ;
wire \controlunit|programcounter|counter[7]~34_combout ;
wire \controlunit|programcounter|counter[7]~35 ;
wire \controlunit|programcounter|counter[6]~36_combout ;
wire \controlunit|instructionreg|ff9|q~regout ;
wire \controlunit|add|Add0~22 ;
wire \controlunit|add|Add0~25 ;
wire \controlunit|add|Add0~28 ;
wire \controlunit|add|Add0~30_combout ;
wire \controlunit|add|Add0~32_combout ;
wire \controlunit|programcounter|counter[6]~37 ;
wire \controlunit|programcounter|counter[5]~38_combout ;
wire \controlunit|add|Add0~31 ;
wire \controlunit|add|Add0~33_combout ;
wire \controlunit|add|Add0~35_combout ;
wire \controlunit|programcounter|counter[5]~39 ;
wire \controlunit|programcounter|counter[4]~40_combout ;
wire \controlunit|add|Add0~34 ;
wire \controlunit|add|Add0~36_combout ;
wire \controlunit|add|Add0~38_combout ;
wire \controlunit|programcounter|counter[4]~41 ;
wire \controlunit|programcounter|counter[3]~42_combout ;
wire \controlunit|add|Add0~37 ;
wire \controlunit|add|Add0~39_combout ;
wire \controlunit|add|Add0~41_combout ;
wire \controlunit|programcounter|counter[3]~43 ;
wire \controlunit|programcounter|counter[2]~44_combout ;
wire \controlunit|add|Add0~40 ;
wire \controlunit|add|Add0~42_combout ;
wire \controlunit|add|Add0~44_combout ;
wire \controlunit|programcounter|counter[2]~45 ;
wire \controlunit|programcounter|counter[1]~46_combout ;
wire \controlunit|add|Add0~43 ;
wire \controlunit|add|Add0~45_combout ;
wire \controlunit|add|Add0~47_combout ;
wire \controlunit|programcounter|counter[1]~47 ;
wire \controlunit|programcounter|counter[0]~48_combout ;
wire \readonlymemory|Mux2~0_combout ;
wire \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \controlunit|comb|D_wr~0_combout ;
wire [0:40] \operationalunit|reg|reg_rtl_0_bypass ;
wire [15:0] \readonlymemory|data_output ;
wire [7:0] \randomaccessmemory|temp_address ;
wire [15:0] \operationalunit|reg|Rq_data ;
wire [15:0] \operationalunit|reg|Rp_data ;
wire [0:15] \controlunit|programcounter|counter ;

wire [15:0] \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [15:0] \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [15:0] \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a1  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a2  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a3  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a4  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a5  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a6  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a7  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a8  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a9  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a10  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a11  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a12  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a13  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a14  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a15  = \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0~portbdataout  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a1  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a2  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a3  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a4  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a5  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a6  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a7  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a8  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a9  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a10  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a11  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a12  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a13  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a14  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a15  = \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0~portbdataout  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a1  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a2  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a3  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a4  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a5  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a6  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a7  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a8  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a9  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a10  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a11  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a12  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a13  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a14  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a15  = \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: LCCOMB_X23_Y32_N0
cycloneii_lcell_comb \controlunit|add|Add0~0 (
// Equation(s):
// \controlunit|add|Add0~0_combout  = (\controlunit|programcounter|counter [15] & (\controlunit|instructionreg|ff0|q~regout  $ (VCC))) # (!\controlunit|programcounter|counter [15] & (\controlunit|instructionreg|ff0|q~regout  & VCC))
// \controlunit|add|Add0~1  = CARRY((\controlunit|programcounter|counter [15] & \controlunit|instructionreg|ff0|q~regout ))

	.dataa(\controlunit|programcounter|counter [15]),
	.datab(\controlunit|instructionreg|ff0|q~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controlunit|add|Add0~0_combout ),
	.cout(\controlunit|add|Add0~1 ));
// synopsys translate_off
defparam \controlunit|add|Add0~0 .lut_mask = 16'h6688;
defparam \controlunit|add|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N2
cycloneii_lcell_comb \controlunit|add|Add0~3 (
// Equation(s):
// \controlunit|add|Add0~3_combout  = (\controlunit|programcounter|counter [14] & ((\controlunit|instructionreg|ff1|q~regout  & (\controlunit|add|Add0~1  & VCC)) # (!\controlunit|instructionreg|ff1|q~regout  & (!\controlunit|add|Add0~1 )))) # 
// (!\controlunit|programcounter|counter [14] & ((\controlunit|instructionreg|ff1|q~regout  & (!\controlunit|add|Add0~1 )) # (!\controlunit|instructionreg|ff1|q~regout  & ((\controlunit|add|Add0~1 ) # (GND)))))
// \controlunit|add|Add0~4  = CARRY((\controlunit|programcounter|counter [14] & (!\controlunit|instructionreg|ff1|q~regout  & !\controlunit|add|Add0~1 )) # (!\controlunit|programcounter|counter [14] & ((!\controlunit|add|Add0~1 ) # 
// (!\controlunit|instructionreg|ff1|q~regout ))))

	.dataa(\controlunit|programcounter|counter [14]),
	.datab(\controlunit|instructionreg|ff1|q~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|add|Add0~1 ),
	.combout(\controlunit|add|Add0~3_combout ),
	.cout(\controlunit|add|Add0~4 ));
// synopsys translate_off
defparam \controlunit|add|Add0~3 .lut_mask = 16'h9617;
defparam \controlunit|add|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N2
cycloneii_lcell_comb \controlunit|programcounter|counter[14]~20 (
// Equation(s):
// \controlunit|programcounter|counter[14]~20_combout  = (\controlunit|add|Add0~5_combout  & ((\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter[15]~17  & VCC)) # (!\controlunit|comb|PC_ld~0_combout  & 
// (!\controlunit|programcounter|counter[15]~17 )))) # (!\controlunit|add|Add0~5_combout  & ((\controlunit|comb|PC_ld~0_combout  & (!\controlunit|programcounter|counter[15]~17 )) # (!\controlunit|comb|PC_ld~0_combout  & 
// ((\controlunit|programcounter|counter[15]~17 ) # (GND)))))
// \controlunit|programcounter|counter[14]~21  = CARRY((\controlunit|add|Add0~5_combout  & (!\controlunit|comb|PC_ld~0_combout  & !\controlunit|programcounter|counter[15]~17 )) # (!\controlunit|add|Add0~5_combout  & 
// ((!\controlunit|programcounter|counter[15]~17 ) # (!\controlunit|comb|PC_ld~0_combout ))))

	.dataa(\controlunit|add|Add0~5_combout ),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|programcounter|counter[15]~17 ),
	.combout(\controlunit|programcounter|counter[14]~20_combout ),
	.cout(\controlunit|programcounter|counter[14]~21 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[14]~20 .lut_mask = 16'h9617;
defparam \controlunit|programcounter|counter[14]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N4
cycloneii_lcell_comb \controlunit|add|Add0~6 (
// Equation(s):
// \controlunit|add|Add0~6_combout  = ((\controlunit|programcounter|counter [13] $ (\controlunit|instructionreg|ff2|q~regout  $ (!\controlunit|add|Add0~4 )))) # (GND)
// \controlunit|add|Add0~7  = CARRY((\controlunit|programcounter|counter [13] & ((\controlunit|instructionreg|ff2|q~regout ) # (!\controlunit|add|Add0~4 ))) # (!\controlunit|programcounter|counter [13] & (\controlunit|instructionreg|ff2|q~regout  & 
// !\controlunit|add|Add0~4 )))

	.dataa(\controlunit|programcounter|counter [13]),
	.datab(\controlunit|instructionreg|ff2|q~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|add|Add0~4 ),
	.combout(\controlunit|add|Add0~6_combout ),
	.cout(\controlunit|add|Add0~7 ));
// synopsys translate_off
defparam \controlunit|add|Add0~6 .lut_mask = 16'h698E;
defparam \controlunit|add|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N6
cycloneii_lcell_comb \controlunit|add|Add0~9 (
// Equation(s):
// \controlunit|add|Add0~9_combout  = (\controlunit|instructionreg|ff3|q~regout  & ((\controlunit|programcounter|counter [12] & (\controlunit|add|Add0~7  & VCC)) # (!\controlunit|programcounter|counter [12] & (!\controlunit|add|Add0~7 )))) # 
// (!\controlunit|instructionreg|ff3|q~regout  & ((\controlunit|programcounter|counter [12] & (!\controlunit|add|Add0~7 )) # (!\controlunit|programcounter|counter [12] & ((\controlunit|add|Add0~7 ) # (GND)))))
// \controlunit|add|Add0~10  = CARRY((\controlunit|instructionreg|ff3|q~regout  & (!\controlunit|programcounter|counter [12] & !\controlunit|add|Add0~7 )) # (!\controlunit|instructionreg|ff3|q~regout  & ((!\controlunit|add|Add0~7 ) # 
// (!\controlunit|programcounter|counter [12]))))

	.dataa(\controlunit|instructionreg|ff3|q~regout ),
	.datab(\controlunit|programcounter|counter [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|add|Add0~7 ),
	.combout(\controlunit|add|Add0~9_combout ),
	.cout(\controlunit|add|Add0~10 ));
// synopsys translate_off
defparam \controlunit|add|Add0~9 .lut_mask = 16'h9617;
defparam \controlunit|add|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
cycloneii_lcell_comb \controlunit|add|Add0~12 (
// Equation(s):
// \controlunit|add|Add0~12_combout  = ((\controlunit|instructionreg|ff4|q~regout  $ (\controlunit|programcounter|counter [11] $ (!\controlunit|add|Add0~10 )))) # (GND)
// \controlunit|add|Add0~13  = CARRY((\controlunit|instructionreg|ff4|q~regout  & ((\controlunit|programcounter|counter [11]) # (!\controlunit|add|Add0~10 ))) # (!\controlunit|instructionreg|ff4|q~regout  & (\controlunit|programcounter|counter [11] & 
// !\controlunit|add|Add0~10 )))

	.dataa(\controlunit|instructionreg|ff4|q~regout ),
	.datab(\controlunit|programcounter|counter [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|add|Add0~10 ),
	.combout(\controlunit|add|Add0~12_combout ),
	.cout(\controlunit|add|Add0~13 ));
// synopsys translate_off
defparam \controlunit|add|Add0~12 .lut_mask = 16'h698E;
defparam \controlunit|add|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N10
cycloneii_lcell_comb \controlunit|add|Add0~15 (
// Equation(s):
// \controlunit|add|Add0~15_combout  = (\controlunit|programcounter|counter [10] & (!\controlunit|add|Add0~13 )) # (!\controlunit|programcounter|counter [10] & ((\controlunit|add|Add0~13 ) # (GND)))
// \controlunit|add|Add0~16  = CARRY((!\controlunit|add|Add0~13 ) # (!\controlunit|programcounter|counter [10]))

	.dataa(vcc),
	.datab(\controlunit|programcounter|counter [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|add|Add0~13 ),
	.combout(\controlunit|add|Add0~15_combout ),
	.cout(\controlunit|add|Add0~16 ));
// synopsys translate_off
defparam \controlunit|add|Add0~15 .lut_mask = 16'h3C3F;
defparam \controlunit|add|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N16
cycloneii_lcell_comb \controlunit|add|Add0~24 (
// Equation(s):
// \controlunit|add|Add0~24_combout  = ((\controlunit|instructionreg|ff8|q~regout  $ (\controlunit|programcounter|counter [7] $ (!\controlunit|add|Add0~22 )))) # (GND)
// \controlunit|add|Add0~25  = CARRY((\controlunit|instructionreg|ff8|q~regout  & ((\controlunit|programcounter|counter [7]) # (!\controlunit|add|Add0~22 ))) # (!\controlunit|instructionreg|ff8|q~regout  & (\controlunit|programcounter|counter [7] & 
// !\controlunit|add|Add0~22 )))

	.dataa(\controlunit|instructionreg|ff8|q~regout ),
	.datab(\controlunit|programcounter|counter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|add|Add0~22 ),
	.combout(\controlunit|add|Add0~24_combout ),
	.cout(\controlunit|add|Add0~25 ));
// synopsys translate_off
defparam \controlunit|add|Add0~24 .lut_mask = 16'h698E;
defparam \controlunit|add|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N18
cycloneii_lcell_comb \controlunit|add|Add0~27 (
// Equation(s):
// \controlunit|add|Add0~27_combout  = (\controlunit|programcounter|counter [6] & ((\controlunit|instructionreg|ff9|q~regout  & (\controlunit|add|Add0~25  & VCC)) # (!\controlunit|instructionreg|ff9|q~regout  & (!\controlunit|add|Add0~25 )))) # 
// (!\controlunit|programcounter|counter [6] & ((\controlunit|instructionreg|ff9|q~regout  & (!\controlunit|add|Add0~25 )) # (!\controlunit|instructionreg|ff9|q~regout  & ((\controlunit|add|Add0~25 ) # (GND)))))
// \controlunit|add|Add0~28  = CARRY((\controlunit|programcounter|counter [6] & (!\controlunit|instructionreg|ff9|q~regout  & !\controlunit|add|Add0~25 )) # (!\controlunit|programcounter|counter [6] & ((!\controlunit|add|Add0~25 ) # 
// (!\controlunit|instructionreg|ff9|q~regout ))))

	.dataa(\controlunit|programcounter|counter [6]),
	.datab(\controlunit|instructionreg|ff9|q~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|add|Add0~25 ),
	.combout(\controlunit|add|Add0~27_combout ),
	.cout(\controlunit|add|Add0~28 ));
// synopsys translate_off
defparam \controlunit|add|Add0~27 .lut_mask = 16'h9617;
defparam \controlunit|add|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X26_Y31
cycloneii_ram_block \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\controlunit|comb|RF_W_wr~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\controlunit|comb|PC_inc~0_wirecell_combout ),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\operationalunit|mux|D[15]~16_combout ,\operationalunit|mux|D[14]~15_combout ,\operationalunit|mux|D[13]~14_combout ,\operationalunit|mux|D[12]~13_combout ,\operationalunit|mux|D[11]~12_combout ,\operationalunit|mux|D[10]~11_combout ,
\operationalunit|mux|D[9]~10_combout ,\operationalunit|mux|D[8]~9_combout ,\operationalunit|mux|D[7]~8_combout ,\operationalunit|mux|D[6]~7_combout ,\operationalunit|mux|D[5]~6_combout ,\operationalunit|mux|D[4]~5_combout ,\operationalunit|mux|D[3]~4_combout ,
\operationalunit|mux|D[2]~3_combout ,\operationalunit|mux|D[1]~2_combout ,\operationalunit|mux|D[0]~1_combout }),
	.portaaddr({\controlunit|instructionreg|ff3|q~regout ,\controlunit|instructionreg|ff2|q~regout ,\controlunit|instructionreg|ff1|q~regout ,\controlunit|instructionreg|ff0|q~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr({\~GND~combout ,\readonlymemory|data_output [6],\~GND~combout ,\readonlymemory|data_output [4]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .init_file = "db/processor.ram0_regfile_4c9f4da2.hdl.mif";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_1|altsyncram_5ki1:auto_generated|ALTSYNCRAM";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N0
cycloneii_lcell_comb \controlunit|add|Add0~2 (
// Equation(s):
// \controlunit|add|Add0~2_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~0_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [15]))

	.dataa(vcc),
	.datab(\controlunit|programcounter|counter [15]),
	.datac(\controlunit|add|Add0~0_combout ),
	.datad(\controlunit|comb|PC_ld~0_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~2 .lut_mask = 16'hF0CC;
defparam \controlunit|add|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N14
cycloneii_lcell_comb \controlunit|add|Add0~5 (
// Equation(s):
// \controlunit|add|Add0~5_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~3_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [14]))

	.dataa(vcc),
	.datab(\controlunit|programcounter|counter [14]),
	.datac(\controlunit|add|Add0~3_combout ),
	.datad(\controlunit|comb|PC_ld~0_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~5 .lut_mask = 16'hF0CC;
defparam \controlunit|add|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N20
cycloneii_lcell_comb \controlunit|add|Add0~8 (
// Equation(s):
// \controlunit|add|Add0~8_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~6_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [13]))

	.dataa(vcc),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(\controlunit|programcounter|counter [13]),
	.datad(\controlunit|add|Add0~6_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~8 .lut_mask = 16'hFC30;
defparam \controlunit|add|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N8
cycloneii_lcell_comb \controlunit|add|Add0~11 (
// Equation(s):
// \controlunit|add|Add0~11_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~9_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [12]))

	.dataa(vcc),
	.datab(\controlunit|programcounter|counter [12]),
	.datac(\controlunit|comb|PC_ld~0_combout ),
	.datad(\controlunit|add|Add0~9_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~11 .lut_mask = 16'hFC0C;
defparam \controlunit|add|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N30
cycloneii_lcell_comb \controlunit|add|Add0~14 (
// Equation(s):
// \controlunit|add|Add0~14_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~12_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [11]))

	.dataa(vcc),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(\controlunit|programcounter|counter [11]),
	.datad(\controlunit|add|Add0~12_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~14 .lut_mask = 16'hFC30;
defparam \controlunit|add|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N12
cycloneii_lcell_comb \controlunit|add|Add0~17 (
// Equation(s):
// \controlunit|add|Add0~17_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~15_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [10]))

	.dataa(vcc),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(\controlunit|programcounter|counter [10]),
	.datad(\controlunit|add|Add0~15_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~17 .lut_mask = 16'hFC30;
defparam \controlunit|add|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N10
cycloneii_lcell_comb \controlunit|add|Add0~26 (
// Equation(s):
// \controlunit|add|Add0~26_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~24_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [7]))

	.dataa(\controlunit|programcounter|counter [7]),
	.datab(vcc),
	.datac(\controlunit|add|Add0~24_combout ),
	.datad(\controlunit|comb|PC_ld~0_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~26 .lut_mask = 16'hF0AA;
defparam \controlunit|add|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N8
cycloneii_lcell_comb \controlunit|add|Add0~29 (
// Equation(s):
// \controlunit|add|Add0~29_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~27_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [6]))

	.dataa(vcc),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(\controlunit|programcounter|counter [6]),
	.datad(\controlunit|add|Add0~27_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~29 .lut_mask = 16'hFC30;
defparam \controlunit|add|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y32_N25
cycloneii_lcell_ff \controlunit|instructionreg|ff12|q (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\readonlymemory|data_output [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\controlunit|comb|PC_inc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|instructionreg|ff12|q~regout ));

// Location: LCFF_X24_Y32_N11
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg_rtl_0_bypass[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [7]));

// Location: LCFF_X25_Y32_N29
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[2]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [13]));

// Location: LCFF_X25_Y30_N13
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[8]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [25]));

// Location: LCFF_X25_Y30_N21
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[10]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [29]));

// Location: LCFF_X27_Y30_N25
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[37] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[14]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [37]));

// Location: LCCOMB_X24_Y30_N12
cycloneii_lcell_comb \controlunit|comb|n3~1 (
// Equation(s):
// \controlunit|comb|n3~1_combout  = (!\controlunit|statereg|ff0|q~regout  & (!\operationalunit|reg|Rp_data [2] & (!\operationalunit|reg|Rp_data [0] & !\operationalunit|reg|Rp_data [1])))

	.dataa(\controlunit|statereg|ff0|q~regout ),
	.datab(\operationalunit|reg|Rp_data [2]),
	.datac(\operationalunit|reg|Rp_data [0]),
	.datad(\operationalunit|reg|Rp_data [1]),
	.cin(gnd),
	.combout(\controlunit|comb|n3~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n3~1 .lut_mask = 16'h0001;
defparam \controlunit|comb|n3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N14
cycloneii_lcell_comb \controlunit|comb|n1~0 (
// Equation(s):
// \controlunit|comb|n1~0_combout  = (\controlunit|instructionreg|ff12|q~regout  & (\controlunit|instructionreg|ff13|q~regout  & !\controlunit|instructionreg|ff14|q~regout )) # (!\controlunit|instructionreg|ff12|q~regout  & 
// (!\controlunit|instructionreg|ff13|q~regout ))

	.dataa(\controlunit|instructionreg|ff12|q~regout ),
	.datab(vcc),
	.datac(\controlunit|instructionreg|ff13|q~regout ),
	.datad(\controlunit|instructionreg|ff14|q~regout ),
	.cin(gnd),
	.combout(\controlunit|comb|n1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n1~0 .lut_mask = 16'h05A5;
defparam \controlunit|comb|n1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N26
cycloneii_lcell_comb \controlunit|comb|n1~1 (
// Equation(s):
// \controlunit|comb|n1~1_combout  = ((\controlunit|comb|n1~0_combout  & \controlunit|comb|n3~0_combout )) # (!\controlunit|comb|PC_inc~0_combout )

	.dataa(\controlunit|comb|n1~0_combout ),
	.datab(\controlunit|comb|n3~0_combout ),
	.datac(vcc),
	.datad(\controlunit|comb|PC_inc~0_combout ),
	.cin(gnd),
	.combout(\controlunit|comb|n1~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n1~1 .lut_mask = 16'h88FF;
defparam \controlunit|comb|n1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y31_N7
cycloneii_lcell_ff \operationalunit|reg|Rq_data[14] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [14]));

// Location: LCFF_X25_Y31_N9
cycloneii_lcell_ff \operationalunit|reg|Rq_data[13] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [13]));

// Location: LCFF_X27_Y31_N29
cycloneii_lcell_ff \operationalunit|reg|Rq_data[11] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [11]));

// Location: LCFF_X25_Y31_N17
cycloneii_lcell_ff \operationalunit|reg|Rq_data[8] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [8]));

// Location: LCFF_X25_Y31_N23
cycloneii_lcell_ff \operationalunit|reg|Rq_data[7] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [7]));

// Location: LCFF_X25_Y31_N3
cycloneii_lcell_ff \operationalunit|reg|Rq_data[5] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [5]));

// Location: LCFF_X25_Y31_N5
cycloneii_lcell_ff \operationalunit|reg|Rq_data[4] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [4]));

// Location: LCFF_X25_Y31_N27
cycloneii_lcell_ff \operationalunit|reg|Rq_data[3] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [3]));

// Location: LCFF_X25_Y31_N25
cycloneii_lcell_ff \operationalunit|reg|Rq_data[2] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [2]));

// Location: LCFF_X25_Y31_N7
cycloneii_lcell_ff \operationalunit|reg|Rq_data[1] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [1]));

// Location: LCCOMB_X23_Y30_N24
cycloneii_lcell_comb \controlunit|comb|n3~9 (
// Equation(s):
// \controlunit|comb|n3~9_combout  = (\controlunit|instructionreg|ff14|q~regout  & (\controlunit|comb|n3~0_combout  & (\controlunit|instructionreg|ff12|q~regout  $ (\controlunit|instructionreg|ff13|q~regout ))))

	.dataa(\controlunit|instructionreg|ff12|q~regout ),
	.datab(\controlunit|instructionreg|ff14|q~regout ),
	.datac(\controlunit|instructionreg|ff13|q~regout ),
	.datad(\controlunit|comb|n3~0_combout ),
	.cin(gnd),
	.combout(\controlunit|comb|n3~9_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n3~9 .lut_mask = 16'h4800;
defparam \controlunit|comb|n3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N18
cycloneii_lcell_comb \controlunit|comb|RF_Rp_rd (
// Equation(s):
// \controlunit|comb|RF_Rp_rd~combout  = LCELL((\controlunit|statereg|ff3|q~regout  & (((!\controlunit|statereg|ff1|q~regout  & !\controlunit|statereg|ff2|q~regout )))) # (!\controlunit|statereg|ff3|q~regout  & (\controlunit|statereg|ff2|q~regout  & 
// ((\controlunit|statereg|ff0|q~regout ) # (!\controlunit|statereg|ff1|q~regout )))))

	.dataa(\controlunit|statereg|ff3|q~regout ),
	.datab(\controlunit|statereg|ff0|q~regout ),
	.datac(\controlunit|statereg|ff1|q~regout ),
	.datad(\controlunit|statereg|ff2|q~regout ),
	.cin(gnd),
	.combout(\controlunit|comb|RF_Rp_rd~combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|RF_Rp_rd .lut_mask = 16'h450A;
defparam \controlunit|comb|RF_Rp_rd .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N6
cycloneii_lcell_comb \operationalunit|reg|reg~42 (
// Equation(s):
// \operationalunit|reg|reg~42_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [37])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a14 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg~combout ),
	.datac(\operationalunit|reg|reg_rtl_0_bypass [37]),
	.datad(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~42 .lut_mask = 16'hF3C0;
defparam \operationalunit|reg|reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N8
cycloneii_lcell_comb \operationalunit|reg|reg~43 (
// Equation(s):
// \operationalunit|reg|reg~43_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [35])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a13 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg~combout ),
	.datac(\operationalunit|reg|reg_rtl_0_bypass [35]),
	.datad(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~43 .lut_mask = 16'hF3C0;
defparam \operationalunit|reg|reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N28
cycloneii_lcell_comb \operationalunit|reg|reg~45 (
// Equation(s):
// \operationalunit|reg|reg~45_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [31])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a11 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg~combout ),
	.datac(\operationalunit|reg|reg_rtl_0_bypass [31]),
	.datad(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~45 .lut_mask = 16'hF3C0;
defparam \operationalunit|reg|reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N16
cycloneii_lcell_comb \operationalunit|reg|reg~48 (
// Equation(s):
// \operationalunit|reg|reg~48_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [25])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a8 )))

	.dataa(\operationalunit|reg|reg_rtl_0_bypass [25]),
	.datab(vcc),
	.datac(\operationalunit|reg|reg~combout ),
	.datad(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~48 .lut_mask = 16'hAFA0;
defparam \operationalunit|reg|reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N22
cycloneii_lcell_comb \operationalunit|reg|reg~49 (
// Equation(s):
// \operationalunit|reg|reg~49_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [23])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a7 )))

	.dataa(\operationalunit|reg|reg_rtl_0_bypass [23]),
	.datab(\operationalunit|reg|reg~combout ),
	.datac(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a7 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~49 .lut_mask = 16'hB8B8;
defparam \operationalunit|reg|reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N2
cycloneii_lcell_comb \operationalunit|reg|reg~51 (
// Equation(s):
// \operationalunit|reg|reg~51_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [19])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a5 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg~combout ),
	.datac(\operationalunit|reg|reg_rtl_0_bypass [19]),
	.datad(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~51 .lut_mask = 16'hF3C0;
defparam \operationalunit|reg|reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N4
cycloneii_lcell_comb \operationalunit|reg|reg~52 (
// Equation(s):
// \operationalunit|reg|reg~52_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [17])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a4 )))

	.dataa(\operationalunit|reg|reg_rtl_0_bypass [17]),
	.datab(\operationalunit|reg|reg~combout ),
	.datac(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a4 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~52 .lut_mask = 16'hB8B8;
defparam \operationalunit|reg|reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N26
cycloneii_lcell_comb \operationalunit|reg|reg~53 (
// Equation(s):
// \operationalunit|reg|reg~53_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [15])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a3 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg~combout ),
	.datac(\operationalunit|reg|reg_rtl_0_bypass [15]),
	.datad(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~53 .lut_mask = 16'hF3C0;
defparam \operationalunit|reg|reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N24
cycloneii_lcell_comb \operationalunit|reg|reg~54 (
// Equation(s):
// \operationalunit|reg|reg~54_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [13])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a2 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg~combout ),
	.datac(\operationalunit|reg|reg_rtl_0_bypass [13]),
	.datad(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~54 .lut_mask = 16'hF3C0;
defparam \operationalunit|reg|reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N6
cycloneii_lcell_comb \operationalunit|reg|reg~55 (
// Equation(s):
// \operationalunit|reg|reg~55_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [11])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a1 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg_rtl_0_bypass [11]),
	.datac(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a1 ),
	.datad(\operationalunit|reg|reg~combout ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~55 .lut_mask = 16'hCCF0;
defparam \operationalunit|reg|reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N4
cycloneii_lcell_comb \controlunit|comb|RF_Rq_rd (
// Equation(s):
// \controlunit|comb|RF_Rq_rd~combout  = LCELL((\controlunit|statereg|ff0|q~regout  & ((\controlunit|statereg|ff2|q~regout  & ((!\controlunit|statereg|ff3|q~regout ))) # (!\controlunit|statereg|ff2|q~regout  & (!\controlunit|statereg|ff1|q~regout  & 
// \controlunit|statereg|ff3|q~regout )))))

	.dataa(\controlunit|statereg|ff1|q~regout ),
	.datab(\controlunit|statereg|ff2|q~regout ),
	.datac(\controlunit|statereg|ff0|q~regout ),
	.datad(\controlunit|statereg|ff3|q~regout ),
	.cin(gnd),
	.combout(\controlunit|comb|RF_Rq_rd~combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|RF_Rq_rd .lut_mask = 16'h10C0;
defparam \controlunit|comb|RF_Rq_rd .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \controlunit|comb|RF_Rq_rd~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\controlunit|comb|RF_Rq_rd~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ));
// synopsys translate_off
defparam \controlunit|comb|RF_Rq_rd~clkctrl .clock_type = "global clock";
defparam \controlunit|comb|RF_Rq_rd~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \controlunit|comb|RF_Rp_rd~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\controlunit|comb|RF_Rp_rd~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ));
// synopsys translate_off
defparam \controlunit|comb|RF_Rp_rd~clkctrl .clock_type = "global clock";
defparam \controlunit|comb|RF_Rp_rd~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N10
cycloneii_lcell_comb \operationalunit|reg|reg_rtl_0_bypass[7]~feeder (
// Equation(s):
// \operationalunit|reg|reg_rtl_0_bypass[7]~feeder_combout  = \controlunit|instructionreg|ff3|q~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlunit|instructionreg|ff3|q~regout ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \operationalunit|reg|reg_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N0
cycloneii_lcell_comb \controlunit|programcounter|counter[15]~16 (
// Equation(s):
// \controlunit|programcounter|counter[15]~16_combout  = \controlunit|add|Add0~2_combout  $ (VCC)
// \controlunit|programcounter|counter[15]~17  = CARRY(\controlunit|add|Add0~2_combout )

	.dataa(\controlunit|add|Add0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controlunit|programcounter|counter[15]~16_combout ),
	.cout(\controlunit|programcounter|counter[15]~17 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[15]~16 .lut_mask = 16'h55AA;
defparam \controlunit|programcounter|counter[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N2
cycloneii_lcell_comb \controlunit|programcounter|counter[15]~feeder (
// Equation(s):
// \controlunit|programcounter|counter[15]~feeder_combout  = \controlunit|programcounter|counter[15]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlunit|programcounter|counter[15]~16_combout ),
	.cin(gnd),
	.combout(\controlunit|programcounter|counter[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|programcounter|counter[15]~feeder .lut_mask = 16'hFF00;
defparam \controlunit|programcounter|counter[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N4
cycloneii_lcell_comb \operationalunit|mux|Equal2~0 (
// Equation(s):
// \operationalunit|mux|Equal2~0_combout  = ((\controlunit|statereg|ff3|q~regout ) # ((\controlunit|statereg|ff0|q~regout ) # (!\controlunit|statereg|ff1|q~regout ))) # (!\controlunit|statereg|ff2|q~regout )

	.dataa(\controlunit|statereg|ff2|q~regout ),
	.datab(\controlunit|statereg|ff3|q~regout ),
	.datac(\controlunit|statereg|ff1|q~regout ),
	.datad(\controlunit|statereg|ff0|q~regout ),
	.cin(gnd),
	.combout(\operationalunit|mux|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|Equal2~0 .lut_mask = 16'hFFDF;
defparam \operationalunit|mux|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N16
cycloneii_lcell_comb \controlunit|programcounter|counter[14]~feeder (
// Equation(s):
// \controlunit|programcounter|counter[14]~feeder_combout  = \controlunit|programcounter|counter[14]~20_combout 

	.dataa(\controlunit|programcounter|counter[14]~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controlunit|programcounter|counter[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|programcounter|counter[14]~feeder .lut_mask = 16'hAAAA;
defparam \controlunit|programcounter|counter[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N4
cycloneii_lcell_comb \controlunit|programcounter|counter[13]~22 (
// Equation(s):
// \controlunit|programcounter|counter[13]~22_combout  = ((\controlunit|add|Add0~8_combout  $ (\controlunit|comb|PC_ld~0_combout  $ (!\controlunit|programcounter|counter[14]~21 )))) # (GND)
// \controlunit|programcounter|counter[13]~23  = CARRY((\controlunit|add|Add0~8_combout  & ((\controlunit|comb|PC_ld~0_combout ) # (!\controlunit|programcounter|counter[14]~21 ))) # (!\controlunit|add|Add0~8_combout  & (\controlunit|comb|PC_ld~0_combout  & 
// !\controlunit|programcounter|counter[14]~21 )))

	.dataa(\controlunit|add|Add0~8_combout ),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|programcounter|counter[14]~21 ),
	.combout(\controlunit|programcounter|counter[13]~22_combout ),
	.cout(\controlunit|programcounter|counter[13]~23 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[13]~22 .lut_mask = 16'h698E;
defparam \controlunit|programcounter|counter[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N12
cycloneii_lcell_comb \controlunit|programcounter|counter[13]~feeder (
// Equation(s):
// \controlunit|programcounter|counter[13]~feeder_combout  = \controlunit|programcounter|counter[13]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlunit|programcounter|counter[13]~22_combout ),
	.cin(gnd),
	.combout(\controlunit|programcounter|counter[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|programcounter|counter[13]~feeder .lut_mask = 16'hFF00;
defparam \controlunit|programcounter|counter[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N2
cycloneii_lcell_comb \operationalunit|reg|reg_rtl_0_bypass[10]~feeder (
// Equation(s):
// \operationalunit|reg|reg_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\operationalunit|reg|reg_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg_rtl_0_bypass[10]~feeder .lut_mask = 16'hFFFF;
defparam \operationalunit|reg|reg_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N3
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg_rtl_0_bypass[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [10]));

// Location: LCCOMB_X22_Y32_N4
cycloneii_lcell_comb \readonlymemory|Mux9~0 (
// Equation(s):
// \readonlymemory|Mux9~0_combout  = (\controlunit|programcounter|counter [14] & ((\controlunit|programcounter|counter [12] & (!\controlunit|programcounter|counter [15] & !\controlunit|programcounter|counter [13])) # (!\controlunit|programcounter|counter 
// [12] & ((\controlunit|programcounter|counter [13])))))

	.dataa(\controlunit|programcounter|counter [15]),
	.datab(\controlunit|programcounter|counter [12]),
	.datac(\controlunit|programcounter|counter [14]),
	.datad(\controlunit|programcounter|counter [13]),
	.cin(gnd),
	.combout(\readonlymemory|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \readonlymemory|Mux9~0 .lut_mask = 16'h3040;
defparam \readonlymemory|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N5
cycloneii_lcell_ff \readonlymemory|data_output[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\readonlymemory|Mux9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\readonlymemory|data_output [2]));

// Location: LCCOMB_X24_Y30_N6
cycloneii_lcell_comb \controlunit|comb|PC_inc~0 (
// Equation(s):
// \controlunit|comb|PC_inc~0_combout  = (\controlunit|statereg|ff2|q~regout ) # ((\controlunit|statereg|ff3|q~regout ) # ((\controlunit|statereg|ff1|q~regout ) # (!\controlunit|statereg|ff0|q~regout )))

	.dataa(\controlunit|statereg|ff2|q~regout ),
	.datab(\controlunit|statereg|ff3|q~regout ),
	.datac(\controlunit|statereg|ff1|q~regout ),
	.datad(\controlunit|statereg|ff0|q~regout ),
	.cin(gnd),
	.combout(\controlunit|comb|PC_inc~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|PC_inc~0 .lut_mask = 16'hFEFF;
defparam \controlunit|comb|PC_inc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y32_N5
cycloneii_lcell_ff \controlunit|instructionreg|ff2|q (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\readonlymemory|data_output [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\controlunit|comb|PC_inc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|instructionreg|ff2|q~regout ));

// Location: LCFF_X24_Y32_N1
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controlunit|instructionreg|ff2|q~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [5]));

// Location: LCCOMB_X22_Y32_N20
cycloneii_lcell_comb \readonlymemory|Mux3~0 (
// Equation(s):
// \readonlymemory|Mux3~0_combout  = (\controlunit|programcounter|counter [15] & (!\controlunit|programcounter|counter [12] & (!\controlunit|programcounter|counter [14] & !\controlunit|programcounter|counter [13])))

	.dataa(\controlunit|programcounter|counter [15]),
	.datab(\controlunit|programcounter|counter [12]),
	.datac(\controlunit|programcounter|counter [14]),
	.datad(\controlunit|programcounter|counter [13]),
	.cin(gnd),
	.combout(\readonlymemory|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \readonlymemory|Mux3~0 .lut_mask = 16'h0002;
defparam \readonlymemory|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N21
cycloneii_lcell_ff \readonlymemory|data_output[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\readonlymemory|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\readonlymemory|data_output [10]));

// Location: LCFF_X23_Y32_N21
cycloneii_lcell_ff \controlunit|instructionreg|ff10|q (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\readonlymemory|data_output [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\controlunit|comb|PC_inc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|instructionreg|ff10|q~regout ));

// Location: LCCOMB_X24_Y30_N0
cycloneii_lcell_comb \controlunit|comb|RF_W_wr~0 (
// Equation(s):
// \controlunit|comb|RF_W_wr~0_combout  = (!\controlunit|statereg|ff3|q~regout  & ((\controlunit|statereg|ff0|q~regout  & ((\controlunit|statereg|ff1|q~regout ) # (\controlunit|statereg|ff2|q~regout ))) # (!\controlunit|statereg|ff0|q~regout  & 
// (\controlunit|statereg|ff1|q~regout  & \controlunit|statereg|ff2|q~regout ))))

	.dataa(\controlunit|statereg|ff0|q~regout ),
	.datab(\controlunit|statereg|ff3|q~regout ),
	.datac(\controlunit|statereg|ff1|q~regout ),
	.datad(\controlunit|statereg|ff2|q~regout ),
	.cin(gnd),
	.combout(\controlunit|comb|RF_W_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|RF_W_wr~0 .lut_mask = 16'h3220;
defparam \controlunit|comb|RF_W_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N26
cycloneii_lcell_comb \operationalunit|reg|reg_rtl_0_bypass[0]~feeder (
// Equation(s):
// \operationalunit|reg|reg_rtl_0_bypass[0]~feeder_combout  = \controlunit|comb|RF_W_wr~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlunit|comb|RF_W_wr~0_combout ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg_rtl_0_bypass[0]~feeder .lut_mask = 16'hFF00;
defparam \operationalunit|reg|reg_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N27
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg_rtl_0_bypass[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [0]));

// Location: LCCOMB_X24_Y32_N20
cycloneii_lcell_comb \operationalunit|reg|reg~22 (
// Equation(s):
// \operationalunit|reg|reg~22_combout  = (!\operationalunit|reg|reg_rtl_0_bypass [7] & (\operationalunit|reg|reg_rtl_0_bypass [0] & (\operationalunit|reg|reg_rtl_0_bypass [5] $ (!\controlunit|instructionreg|ff10|q~regout ))))

	.dataa(\operationalunit|reg|reg_rtl_0_bypass [7]),
	.datab(\operationalunit|reg|reg_rtl_0_bypass [5]),
	.datac(\controlunit|instructionreg|ff10|q~regout ),
	.datad(\operationalunit|reg|reg_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~22 .lut_mask = 16'h4100;
defparam \operationalunit|reg|reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N24
cycloneii_lcell_comb \readonlymemory|Mux5~0 (
// Equation(s):
// \readonlymemory|Mux5~0_combout  = (!\controlunit|programcounter|counter [12] & ((\controlunit|programcounter|counter [15] & (\controlunit|programcounter|counter [14] $ (!\controlunit|programcounter|counter [13]))) # (!\controlunit|programcounter|counter 
// [15] & (!\controlunit|programcounter|counter [14] & \controlunit|programcounter|counter [13]))))

	.dataa(\controlunit|programcounter|counter [15]),
	.datab(\controlunit|programcounter|counter [12]),
	.datac(\controlunit|programcounter|counter [14]),
	.datad(\controlunit|programcounter|counter [13]),
	.cin(gnd),
	.combout(\readonlymemory|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \readonlymemory|Mux5~0 .lut_mask = 16'h2102;
defparam \readonlymemory|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N25
cycloneii_lcell_ff \readonlymemory|data_output[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\readonlymemory|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\readonlymemory|data_output [8]));

// Location: LCFF_X23_Y32_N17
cycloneii_lcell_ff \controlunit|instructionreg|ff8|q (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\readonlymemory|data_output [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\controlunit|comb|PC_inc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|instructionreg|ff8|q~regout ));

// Location: LCCOMB_X24_Y32_N24
cycloneii_lcell_comb \operationalunit|reg|reg_rtl_0_bypass[3]~feeder (
// Equation(s):
// \operationalunit|reg|reg_rtl_0_bypass[3]~feeder_combout  = \controlunit|instructionreg|ff1|q~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlunit|instructionreg|ff1|q~regout ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \operationalunit|reg|reg_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N25
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg_rtl_0_bypass[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [3]));

// Location: LCFF_X24_Y32_N23
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controlunit|instructionreg|ff0|q~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [1]));

// Location: LCCOMB_X24_Y32_N12
cycloneii_lcell_comb \operationalunit|reg|reg~21 (
// Equation(s):
// \operationalunit|reg|reg~21_combout  = (\controlunit|instructionreg|ff9|q~regout  & (\operationalunit|reg|reg_rtl_0_bypass [3] & (\controlunit|instructionreg|ff8|q~regout  $ (!\operationalunit|reg|reg_rtl_0_bypass [1])))) # 
// (!\controlunit|instructionreg|ff9|q~regout  & (!\operationalunit|reg|reg_rtl_0_bypass [3] & (\controlunit|instructionreg|ff8|q~regout  $ (!\operationalunit|reg|reg_rtl_0_bypass [1]))))

	.dataa(\controlunit|instructionreg|ff9|q~regout ),
	.datab(\controlunit|instructionreg|ff8|q~regout ),
	.datac(\operationalunit|reg|reg_rtl_0_bypass [3]),
	.datad(\operationalunit|reg|reg_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~21 .lut_mask = 16'h8421;
defparam \operationalunit|reg|reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N16
cycloneii_lcell_comb \operationalunit|reg|reg~57 (
// Equation(s):
// \operationalunit|reg|reg~58  = ((\operationalunit|reg|reg~22_combout  & \operationalunit|reg|reg~21_combout )) # (!\operationalunit|reg|reg_rtl_0_bypass [10])

	.dataa(vcc),
	.datab(\operationalunit|reg|reg_rtl_0_bypass [10]),
	.datac(\operationalunit|reg|reg~22_combout ),
	.datad(\operationalunit|reg|reg~21_combout ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~58 ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~57 .lut_mask = 16'hF333;
defparam \operationalunit|reg|reg~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N28
cycloneii_lcell_comb \controlunit|comb|PC_inc~0_wirecell (
// Equation(s):
// \controlunit|comb|PC_inc~0_wirecell_combout  = !\controlunit|comb|PC_inc~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlunit|comb|PC_inc~0_combout ),
	.cin(gnd),
	.combout(\controlunit|comb|PC_inc~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|PC_inc~0_wirecell .lut_mask = 16'h00FF;
defparam \controlunit|comb|PC_inc~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N6
cycloneii_lcell_comb \readonlymemory|Mux8~0 (
// Equation(s):
// \readonlymemory|Mux8~0_combout  = (!\controlunit|programcounter|counter [15] & (!\controlunit|programcounter|counter [12] & (!\controlunit|programcounter|counter [14] & \controlunit|programcounter|counter [13])))

	.dataa(\controlunit|programcounter|counter [15]),
	.datab(\controlunit|programcounter|counter [12]),
	.datac(\controlunit|programcounter|counter [14]),
	.datad(\controlunit|programcounter|counter [13]),
	.cin(gnd),
	.combout(\readonlymemory|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \readonlymemory|Mux8~0 .lut_mask = 16'h0100;
defparam \readonlymemory|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N7
cycloneii_lcell_ff \readonlymemory|data_output[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\readonlymemory|Mux8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\readonlymemory|data_output [3]));

// Location: LCFF_X23_Y32_N7
cycloneii_lcell_ff \controlunit|instructionreg|ff3|q (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\readonlymemory|data_output [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\controlunit|comb|PC_inc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|instructionreg|ff3|q~regout ));

// Location: LCCOMB_X22_Y32_N10
cycloneii_lcell_comb \readonlymemory|Mux4~0 (
// Equation(s):
// \readonlymemory|Mux4~0_combout  = (!\controlunit|programcounter|counter [12] & ((\controlunit|programcounter|counter [14] & (\controlunit|programcounter|counter [15] & !\controlunit|programcounter|counter [13])) # (!\controlunit|programcounter|counter 
// [14] & ((\controlunit|programcounter|counter [13])))))

	.dataa(\controlunit|programcounter|counter [15]),
	.datab(\controlunit|programcounter|counter [12]),
	.datac(\controlunit|programcounter|counter [14]),
	.datad(\controlunit|programcounter|counter [13]),
	.cin(gnd),
	.combout(\readonlymemory|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \readonlymemory|Mux4~0 .lut_mask = 16'h0320;
defparam \readonlymemory|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N11
cycloneii_lcell_ff \readonlymemory|data_output[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\readonlymemory|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\readonlymemory|data_output [9]));

// Location: LCCOMB_X25_Y31_N18
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N16
cycloneii_lcell_comb \readonlymemory|Mux7~0 (
// Equation(s):
// \readonlymemory|Mux7~0_combout  = (!\controlunit|programcounter|counter [15] & (!\controlunit|programcounter|counter [12] & (\controlunit|programcounter|counter [14] & !\controlunit|programcounter|counter [13])))

	.dataa(\controlunit|programcounter|counter [15]),
	.datab(\controlunit|programcounter|counter [12]),
	.datac(\controlunit|programcounter|counter [14]),
	.datad(\controlunit|programcounter|counter [13]),
	.cin(gnd),
	.combout(\readonlymemory|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \readonlymemory|Mux7~0 .lut_mask = 16'h0010;
defparam \readonlymemory|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N17
cycloneii_lcell_ff \readonlymemory|data_output[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\readonlymemory|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\readonlymemory|data_output [4]));

// Location: LCFF_X23_Y32_N9
cycloneii_lcell_ff \controlunit|instructionreg|ff4|q (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\readonlymemory|data_output [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\controlunit|comb|PC_inc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|instructionreg|ff4|q~regout ));

// Location: LCCOMB_X22_Y32_N22
cycloneii_lcell_comb \readonlymemory|Mux6~0 (
// Equation(s):
// \readonlymemory|Mux6~0_combout  = (!\controlunit|programcounter|counter [15] & (\controlunit|programcounter|counter [12] & (\controlunit|programcounter|counter [14] & !\controlunit|programcounter|counter [13])))

	.dataa(\controlunit|programcounter|counter [15]),
	.datab(\controlunit|programcounter|counter [12]),
	.datac(\controlunit|programcounter|counter [14]),
	.datad(\controlunit|programcounter|counter [13]),
	.cin(gnd),
	.combout(\readonlymemory|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \readonlymemory|Mux6~0 .lut_mask = 16'h0040;
defparam \readonlymemory|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N23
cycloneii_lcell_ff \readonlymemory|data_output[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\readonlymemory|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\readonlymemory|data_output [6]));

// Location: LCFF_X23_Y32_N13
cycloneii_lcell_ff \controlunit|instructionreg|ff6|q (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\readonlymemory|data_output [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\controlunit|comb|PC_inc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|instructionreg|ff6|q~regout ));

// Location: LCCOMB_X25_Y32_N18
cycloneii_lcell_comb \randomaccessmemory|temp_address[0]~feeder (
// Equation(s):
// \randomaccessmemory|temp_address[0]~feeder_combout  = \controlunit|instructionreg|ff0|q~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlunit|instructionreg|ff0|q~regout ),
	.cin(gnd),
	.combout(\randomaccessmemory|temp_address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \randomaccessmemory|temp_address[0]~feeder .lut_mask = 16'hFF00;
defparam \randomaccessmemory|temp_address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y32_N19
cycloneii_lcell_ff \randomaccessmemory|temp_address[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\randomaccessmemory|temp_address[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\operationalunit|mux|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\randomaccessmemory|temp_address [0]));

// Location: LCFF_X25_Y32_N13
cycloneii_lcell_ff \randomaccessmemory|temp_address[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controlunit|instructionreg|ff1|q~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\operationalunit|mux|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\randomaccessmemory|temp_address [1]));

// Location: LCFF_X25_Y32_N15
cycloneii_lcell_ff \randomaccessmemory|temp_address[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controlunit|instructionreg|ff2|q~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\operationalunit|mux|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\randomaccessmemory|temp_address [2]));

// Location: LCFF_X25_Y32_N25
cycloneii_lcell_ff \randomaccessmemory|temp_address[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controlunit|instructionreg|ff3|q~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\operationalunit|mux|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\randomaccessmemory|temp_address [3]));

// Location: LCCOMB_X25_Y32_N22
cycloneii_lcell_comb \randomaccessmemory|temp_address[4]~feeder (
// Equation(s):
// \randomaccessmemory|temp_address[4]~feeder_combout  = \controlunit|instructionreg|ff4|q~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlunit|instructionreg|ff4|q~regout ),
	.cin(gnd),
	.combout(\randomaccessmemory|temp_address[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \randomaccessmemory|temp_address[4]~feeder .lut_mask = 16'hFF00;
defparam \randomaccessmemory|temp_address[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y32_N23
cycloneii_lcell_ff \randomaccessmemory|temp_address[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\randomaccessmemory|temp_address[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\operationalunit|mux|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\randomaccessmemory|temp_address [4]));

// Location: LCFF_X25_Y32_N21
cycloneii_lcell_ff \randomaccessmemory|temp_address[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\controlunit|instructionreg|ff6|q~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\operationalunit|mux|D[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\randomaccessmemory|temp_address [6]));

// Location: LCCOMB_X25_Y32_N30
cycloneii_lcell_comb \operationalunit|mux|D[11]~12 (
// Equation(s):
// \operationalunit|mux|D[11]~12_combout  = (\operationalunit|mux|D[0]~0_combout  & (((\operationalunit|reg|Rp_data [11] & !\operationalunit|mux|Equal2~0_combout )))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a11 ))

	.dataa(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\operationalunit|reg|Rp_data [11]),
	.datac(\operationalunit|mux|D[0]~0_combout ),
	.datad(\operationalunit|mux|Equal2~0_combout ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[11]~12 .lut_mask = 16'h0ACA;
defparam \operationalunit|mux|D[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N27
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[35] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[13]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [35]));

// Location: M4K_X26_Y30
cycloneii_ram_block \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\controlunit|comb|RF_W_wr~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\controlunit|comb|PC_inc~0_wirecell_combout ),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\operationalunit|mux|D[15]~16_combout ,\operationalunit|mux|D[14]~15_combout ,\operationalunit|mux|D[13]~14_combout ,\operationalunit|mux|D[12]~13_combout ,\operationalunit|mux|D[11]~12_combout ,\operationalunit|mux|D[10]~11_combout ,
\operationalunit|mux|D[9]~10_combout ,\operationalunit|mux|D[8]~9_combout ,\operationalunit|mux|D[7]~8_combout ,\operationalunit|mux|D[6]~7_combout ,\operationalunit|mux|D[5]~6_combout ,\operationalunit|mux|D[4]~5_combout ,\operationalunit|mux|D[3]~4_combout ,
\operationalunit|mux|D[2]~3_combout ,\operationalunit|mux|D[1]~2_combout ,\operationalunit|mux|D[0]~1_combout }),
	.portaaddr({\controlunit|instructionreg|ff3|q~regout ,\controlunit|instructionreg|ff2|q~regout ,\controlunit|instructionreg|ff1|q~regout ,\controlunit|instructionreg|ff0|q~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr({\~GND~combout ,\readonlymemory|data_output [10],\readonlymemory|data_output [9],\readonlymemory|data_output [8]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .init_file = "db/processor.ram0_regfile_4c9f4da2.hdl.mif";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "operational:operationalunit|regfile:reg|altsyncram:reg_rtl_0|altsyncram_5ki1:auto_generated|ALTSYNCRAM";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N10
cycloneii_lcell_comb \operationalunit|reg|reg~37 (
// Equation(s):
// \operationalunit|reg|reg~37_combout  = (\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0_bypass [37])) # (!\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a14 )))

	.dataa(\operationalunit|reg|reg_rtl_0_bypass [37]),
	.datab(vcc),
	.datac(\operationalunit|reg|reg~58 ),
	.datad(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~37 .lut_mask = 16'hAFA0;
defparam \operationalunit|reg|reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N11
cycloneii_lcell_ff \operationalunit|reg|Rp_data[14] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [14]));

// Location: LCCOMB_X27_Y30_N12
cycloneii_lcell_comb \operationalunit|reg|reg~38 (
// Equation(s):
// \operationalunit|reg|reg~38_combout  = (\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0_bypass [39])) # (!\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a15 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg_rtl_0_bypass [39]),
	.datac(\operationalunit|reg|reg~58 ),
	.datad(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~38 .lut_mask = 16'hCFC0;
defparam \operationalunit|reg|reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N13
cycloneii_lcell_ff \operationalunit|reg|Rp_data[15] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [15]));

// Location: M4K_X26_Y32
cycloneii_ram_block \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\operationalunit|reg|Rp_data [15],\operationalunit|reg|Rp_data [14],\operationalunit|reg|Rp_data [13],\operationalunit|reg|Rp_data [12],\operationalunit|reg|Rp_data [11],\operationalunit|reg|Rp_data [10],\operationalunit|reg|Rp_data [9],\operationalunit|reg|Rp_data [8],
\operationalunit|reg|Rp_data [7],\operationalunit|reg|Rp_data [6],\operationalunit|reg|Rp_data [5],\operationalunit|reg|Rp_data [4],\operationalunit|reg|Rp_data [3],\operationalunit|reg|Rp_data [2],\operationalunit|reg|Rp_data [1],\operationalunit|reg|Rp_data [0]}),
	.portaaddr({\controlunit|instructionreg|ff6|q~regout ,\~GND~combout ,\controlunit|instructionreg|ff4|q~regout ,\controlunit|instructionreg|ff3|q~regout ,\controlunit|instructionreg|ff2|q~regout ,\controlunit|instructionreg|ff1|q~regout ,
\controlunit|instructionreg|ff0|q~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr({\randomaccessmemory|temp_address [6],\~GND~combout ,\randomaccessmemory|temp_address [4],\randomaccessmemory|temp_address [3],\randomaccessmemory|temp_address [2],\randomaccessmemory|temp_address [1],\randomaccessmemory|temp_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/processor.ram0_RAM_15119.hdl.mif";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAM:randomaccessmemory|altsyncram:ram_rtl_0|altsyncram_gbk1:auto_generated|ALTSYNCRAM";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000F000D000C000B000A000900080007000600050004000300020001;
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N24
cycloneii_lcell_comb \operationalunit|mux|D[14]~15 (
// Equation(s):
// \operationalunit|mux|D[14]~15_combout  = (\operationalunit|mux|D[0]~0_combout  & (\operationalunit|reg|Rp_data [14] & (!\operationalunit|mux|Equal2~0_combout ))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\operationalunit|reg|Rp_data [14]),
	.datab(\operationalunit|mux|Equal2~0_combout ),
	.datac(\operationalunit|mux|D[0]~0_combout ),
	.datad(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[14]~15 .lut_mask = 16'h2F20;
defparam \operationalunit|mux|D[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N20
cycloneii_lcell_comb \operationalunit|reg|reg~36 (
// Equation(s):
// \operationalunit|reg|reg~36_combout  = (\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0_bypass [35])) # (!\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a13 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg_rtl_0_bypass [35]),
	.datac(\operationalunit|reg|reg~58 ),
	.datad(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~36 .lut_mask = 16'hCFC0;
defparam \operationalunit|reg|reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N21
cycloneii_lcell_ff \operationalunit|reg|Rp_data[13] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [13]));

// Location: LCCOMB_X27_Y30_N26
cycloneii_lcell_comb \operationalunit|mux|D[13]~14 (
// Equation(s):
// \operationalunit|mux|D[13]~14_combout  = (\operationalunit|mux|D[0]~0_combout  & (\operationalunit|reg|Rp_data [13] & (!\operationalunit|mux|Equal2~0_combout ))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\operationalunit|reg|Rp_data [13]),
	.datab(\operationalunit|mux|D[0]~0_combout ),
	.datac(\operationalunit|mux|Equal2~0_combout ),
	.datad(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[13]~14 .lut_mask = 16'h3B08;
defparam \operationalunit|mux|D[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y32_N9
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[33] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[12]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [33]));

// Location: LCCOMB_X25_Y30_N8
cycloneii_lcell_comb \operationalunit|reg|reg~35 (
// Equation(s):
// \operationalunit|reg|reg~35_combout  = (\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0_bypass [33]))) # (!\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a12 ))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg~58 ),
	.datac(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\operationalunit|reg|reg_rtl_0_bypass [33]),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~35 .lut_mask = 16'hFC30;
defparam \operationalunit|reg|reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y30_N9
cycloneii_lcell_ff \operationalunit|reg|Rp_data[12] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [12]));

// Location: LCCOMB_X25_Y32_N8
cycloneii_lcell_comb \operationalunit|mux|D[12]~13 (
// Equation(s):
// \operationalunit|mux|D[12]~13_combout  = (\operationalunit|mux|D[0]~0_combout  & (\operationalunit|reg|Rp_data [12] & ((!\operationalunit|mux|Equal2~0_combout )))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a12 ))))

	.dataa(\operationalunit|reg|Rp_data [12]),
	.datab(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\operationalunit|mux|D[0]~0_combout ),
	.datad(\operationalunit|mux|Equal2~0_combout ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[12]~13 .lut_mask = 16'h0CAC;
defparam \operationalunit|mux|D[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y32_N31
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[11]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [31]));

// Location: LCCOMB_X25_Y30_N26
cycloneii_lcell_comb \operationalunit|reg|reg~34 (
// Equation(s):
// \operationalunit|reg|reg~34_combout  = (\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0_bypass [31]))) # (!\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a11 ))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg~58 ),
	.datac(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\operationalunit|reg|reg_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~34 .lut_mask = 16'hFC30;
defparam \operationalunit|reg|reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y30_N27
cycloneii_lcell_ff \operationalunit|reg|Rp_data[11] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [11]));

// Location: LCCOMB_X25_Y30_N20
cycloneii_lcell_comb \operationalunit|mux|D[10]~11 (
// Equation(s):
// \operationalunit|mux|D[10]~11_combout  = (\operationalunit|mux|D[0]~0_combout  & (\operationalunit|reg|Rp_data [10] & (!\operationalunit|mux|Equal2~0_combout ))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a10 ))))

	.dataa(\operationalunit|mux|D[0]~0_combout ),
	.datab(\operationalunit|reg|Rp_data [10]),
	.datac(\operationalunit|mux|Equal2~0_combout ),
	.datad(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[10]~11 .lut_mask = 16'h5D08;
defparam \operationalunit|mux|D[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N0
cycloneii_lcell_comb \operationalunit|reg|reg~33 (
// Equation(s):
// \operationalunit|reg|reg~33_combout  = (\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0_bypass [29])) # (!\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a10 )))

	.dataa(\operationalunit|reg|reg_rtl_0_bypass [29]),
	.datab(vcc),
	.datac(\operationalunit|reg|reg~58 ),
	.datad(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~33 .lut_mask = 16'hAFA0;
defparam \operationalunit|reg|reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y30_N1
cycloneii_lcell_ff \operationalunit|reg|Rp_data[10] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [10]));

// Location: LCCOMB_X25_Y30_N30
cycloneii_lcell_comb \operationalunit|mux|D[9]~10 (
// Equation(s):
// \operationalunit|mux|D[9]~10_combout  = (\operationalunit|mux|D[0]~0_combout  & (\operationalunit|reg|Rp_data [9] & (!\operationalunit|mux|Equal2~0_combout ))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\operationalunit|mux|D[0]~0_combout ),
	.datab(\operationalunit|reg|Rp_data [9]),
	.datac(\operationalunit|mux|Equal2~0_combout ),
	.datad(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[9]~10 .lut_mask = 16'h5D08;
defparam \operationalunit|mux|D[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N22
cycloneii_lcell_comb \operationalunit|reg|reg~32 (
// Equation(s):
// \operationalunit|reg|reg~32_combout  = (\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0_bypass [27])) # (!\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a9 )))

	.dataa(\operationalunit|reg|reg_rtl_0_bypass [27]),
	.datab(\operationalunit|reg|reg~58 ),
	.datac(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a9 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~32 .lut_mask = 16'hB8B8;
defparam \operationalunit|reg|reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y30_N23
cycloneii_lcell_ff \operationalunit|reg|Rp_data[9] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [9]));

// Location: LCCOMB_X25_Y30_N12
cycloneii_lcell_comb \operationalunit|mux|D[8]~9 (
// Equation(s):
// \operationalunit|mux|D[8]~9_combout  = (\operationalunit|mux|D[0]~0_combout  & (!\operationalunit|mux|Equal2~0_combout  & (\operationalunit|reg|Rp_data [8]))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a8 ))))

	.dataa(\operationalunit|mux|D[0]~0_combout ),
	.datab(\operationalunit|mux|Equal2~0_combout ),
	.datac(\operationalunit|reg|Rp_data [8]),
	.datad(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[8]~9 .lut_mask = 16'h7520;
defparam \operationalunit|mux|D[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N24
cycloneii_lcell_comb \operationalunit|reg|reg~31 (
// Equation(s):
// \operationalunit|reg|reg~31_combout  = (\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0_bypass [25])) # (!\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(\operationalunit|reg|reg_rtl_0_bypass [25]),
	.datab(vcc),
	.datac(\operationalunit|reg|reg~58 ),
	.datad(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~31 .lut_mask = 16'hAFA0;
defparam \operationalunit|reg|reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y30_N25
cycloneii_lcell_ff \operationalunit|reg|Rp_data[8] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [8]));

// Location: LCCOMB_X25_Y30_N14
cycloneii_lcell_comb \operationalunit|mux|D[7]~8 (
// Equation(s):
// \operationalunit|mux|D[7]~8_combout  = (\operationalunit|mux|D[0]~0_combout  & (!\operationalunit|mux|Equal2~0_combout  & ((\operationalunit|reg|Rp_data [7])))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\operationalunit|mux|D[0]~0_combout ),
	.datab(\operationalunit|mux|Equal2~0_combout ),
	.datac(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\operationalunit|reg|Rp_data [7]),
	.cin(gnd),
	.combout(\operationalunit|mux|D[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[7]~8 .lut_mask = 16'h7250;
defparam \operationalunit|mux|D[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y30_N15
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[7]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [23]));

// Location: LCCOMB_X25_Y30_N6
cycloneii_lcell_comb \operationalunit|reg|reg~30 (
// Equation(s):
// \operationalunit|reg|reg~30_combout  = (\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0_bypass [23])) # (!\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg_rtl_0_bypass [23]),
	.datac(\operationalunit|reg|reg~58 ),
	.datad(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~30 .lut_mask = 16'hCFC0;
defparam \operationalunit|reg|reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y30_N7
cycloneii_lcell_ff \operationalunit|reg|Rp_data[7] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [7]));

// Location: LCCOMB_X25_Y30_N16
cycloneii_lcell_comb \operationalunit|mux|D[6]~7 (
// Equation(s):
// \operationalunit|mux|D[6]~7_combout  = (\operationalunit|mux|D[0]~0_combout  & (\operationalunit|reg|Rp_data [6] & (!\operationalunit|mux|Equal2~0_combout ))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\operationalunit|mux|D[0]~0_combout ),
	.datab(\operationalunit|reg|Rp_data [6]),
	.datac(\operationalunit|mux|Equal2~0_combout ),
	.datad(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[6]~7 .lut_mask = 16'h5D08;
defparam \operationalunit|mux|D[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N4
cycloneii_lcell_comb \operationalunit|reg|reg~29 (
// Equation(s):
// \operationalunit|reg|reg~29_combout  = (\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0_bypass [21])) # (!\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\operationalunit|reg|reg_rtl_0_bypass [21]),
	.datab(\operationalunit|reg|reg~58 ),
	.datac(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a6 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~29 .lut_mask = 16'hB8B8;
defparam \operationalunit|reg|reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y30_N5
cycloneii_lcell_ff \operationalunit|reg|Rp_data[6] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [6]));

// Location: LCCOMB_X25_Y32_N16
cycloneii_lcell_comb \operationalunit|mux|D[5]~6 (
// Equation(s):
// \operationalunit|mux|D[5]~6_combout  = (\operationalunit|mux|D[0]~0_combout  & (\operationalunit|reg|Rp_data [5] & ((!\operationalunit|mux|Equal2~0_combout )))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\operationalunit|reg|Rp_data [5]),
	.datab(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\operationalunit|mux|D[0]~0_combout ),
	.datad(\operationalunit|mux|Equal2~0_combout ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[5]~6 .lut_mask = 16'h0CAC;
defparam \operationalunit|mux|D[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y32_N17
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[5]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [19]));

// Location: LCCOMB_X25_Y31_N10
cycloneii_lcell_comb \operationalunit|reg|reg~28 (
// Equation(s):
// \operationalunit|reg|reg~28_combout  = (\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0_bypass [19])) # (!\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg~58 ),
	.datac(\operationalunit|reg|reg_rtl_0_bypass [19]),
	.datad(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~28 .lut_mask = 16'hF3C0;
defparam \operationalunit|reg|reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y31_N11
cycloneii_lcell_ff \operationalunit|reg|Rp_data[5] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [5]));

// Location: LCCOMB_X25_Y32_N26
cycloneii_lcell_comb \operationalunit|mux|D[4]~5 (
// Equation(s):
// \operationalunit|mux|D[4]~5_combout  = (\operationalunit|mux|D[0]~0_combout  & (\operationalunit|reg|Rp_data [4] & ((!\operationalunit|mux|Equal2~0_combout )))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\operationalunit|reg|Rp_data [4]),
	.datab(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\operationalunit|mux|D[0]~0_combout ),
	.datad(\operationalunit|mux|Equal2~0_combout ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[4]~5 .lut_mask = 16'h0CAC;
defparam \operationalunit|mux|D[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y32_N27
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[4]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [17]));

// Location: LCCOMB_X25_Y31_N20
cycloneii_lcell_comb \operationalunit|reg|reg~27 (
// Equation(s):
// \operationalunit|reg|reg~27_combout  = (\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0_bypass [17])) # (!\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg~58 ),
	.datac(\operationalunit|reg|reg_rtl_0_bypass [17]),
	.datad(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~27 .lut_mask = 16'hF3C0;
defparam \operationalunit|reg|reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y31_N21
cycloneii_lcell_ff \operationalunit|reg|Rp_data[4] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [4]));

// Location: LCCOMB_X25_Y30_N2
cycloneii_lcell_comb \operationalunit|mux|D[3]~4 (
// Equation(s):
// \operationalunit|mux|D[3]~4_combout  = (\operationalunit|mux|D[0]~0_combout  & (\operationalunit|reg|Rp_data [3] & (!\operationalunit|mux|Equal2~0_combout ))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\operationalunit|mux|D[0]~0_combout ),
	.datab(\operationalunit|reg|Rp_data [3]),
	.datac(\operationalunit|mux|Equal2~0_combout ),
	.datad(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[3]~4 .lut_mask = 16'h5D08;
defparam \operationalunit|mux|D[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y30_N3
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[3]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [15]));

// Location: LCCOMB_X25_Y30_N18
cycloneii_lcell_comb \operationalunit|reg|reg~26 (
// Equation(s):
// \operationalunit|reg|reg~26_combout  = (\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0_bypass [15])) # (!\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg_rtl_0_bypass [15]),
	.datac(\operationalunit|reg|reg~58 ),
	.datad(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~26 .lut_mask = 16'hCFC0;
defparam \operationalunit|reg|reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y30_N19
cycloneii_lcell_ff \operationalunit|reg|Rp_data[3] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [3]));

// Location: LCCOMB_X25_Y32_N28
cycloneii_lcell_comb \operationalunit|mux|D[2]~3 (
// Equation(s):
// \operationalunit|mux|D[2]~3_combout  = (\operationalunit|mux|D[0]~0_combout  & (\operationalunit|reg|Rp_data [2] & ((!\operationalunit|mux|Equal2~0_combout )))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\operationalunit|reg|Rp_data [2]),
	.datab(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\operationalunit|mux|D[0]~0_combout ),
	.datad(\operationalunit|mux|Equal2~0_combout ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[2]~3 .lut_mask = 16'h0CAC;
defparam \operationalunit|mux|D[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N28
cycloneii_lcell_comb \operationalunit|reg|reg~25 (
// Equation(s):
// \operationalunit|reg|reg~25_combout  = (\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0_bypass [13])) # (!\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\operationalunit|reg|reg_rtl_0_bypass [13]),
	.datab(vcc),
	.datac(\operationalunit|reg|reg~58 ),
	.datad(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~25 .lut_mask = 16'hAFA0;
defparam \operationalunit|reg|reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y30_N29
cycloneii_lcell_ff \operationalunit|reg|Rp_data[2] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [2]));

// Location: LCCOMB_X23_Y30_N0
cycloneii_lcell_comb \controlunit|comb|PC_clr (
// Equation(s):
// \controlunit|comb|PC_clr~combout  = (!\controlunit|statereg|ff1|q~regout  & (!\controlunit|statereg|ff0|q~regout  & (!\controlunit|statereg|ff3|q~regout  & !\controlunit|statereg|ff2|q~regout )))

	.dataa(\controlunit|statereg|ff1|q~regout ),
	.datab(\controlunit|statereg|ff0|q~regout ),
	.datac(\controlunit|statereg|ff3|q~regout ),
	.datad(\controlunit|statereg|ff2|q~regout ),
	.cin(gnd),
	.combout(\controlunit|comb|PC_clr~combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|PC_clr .lut_mask = 16'h0001;
defparam \controlunit|comb|PC_clr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N8
cycloneii_lcell_comb \controlunit|programcounter|counter[5]~18 (
// Equation(s):
// \controlunit|programcounter|counter[5]~18_combout  = (!\controlunit|statereg|ff2|q~regout  & (\controlunit|statereg|ff3|q~regout  & (\controlunit|statereg|ff1|q~regout  & \controlunit|statereg|ff0|q~regout )))

	.dataa(\controlunit|statereg|ff2|q~regout ),
	.datab(\controlunit|statereg|ff3|q~regout ),
	.datac(\controlunit|statereg|ff1|q~regout ),
	.datad(\controlunit|statereg|ff0|q~regout ),
	.cin(gnd),
	.combout(\controlunit|programcounter|counter[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|programcounter|counter[5]~18 .lut_mask = 16'h4000;
defparam \controlunit|programcounter|counter[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N20
cycloneii_lcell_comb \controlunit|programcounter|counter[5]~19 (
// Equation(s):
// \controlunit|programcounter|counter[5]~19_combout  = (!\controlunit|statereg|ff2|q~regout  & ((\controlunit|statereg|ff3|q~regout  & (\controlunit|statereg|ff1|q~regout )) # (!\controlunit|statereg|ff3|q~regout  & (!\controlunit|statereg|ff1|q~regout  & 
// \controlunit|statereg|ff0|q~regout ))))

	.dataa(\controlunit|statereg|ff2|q~regout ),
	.datab(\controlunit|statereg|ff3|q~regout ),
	.datac(\controlunit|statereg|ff1|q~regout ),
	.datad(\controlunit|statereg|ff0|q~regout ),
	.cin(gnd),
	.combout(\controlunit|programcounter|counter[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|programcounter|counter[5]~19 .lut_mask = 16'h4140;
defparam \controlunit|programcounter|counter[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y30_N13
cycloneii_lcell_ff \controlunit|programcounter|counter[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[13]~feeder_combout ),
	.sdata(\operationalunit|reg|Rp_data [2]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [13]));

// Location: LCCOMB_X22_Y32_N30
cycloneii_lcell_comb \readonlymemory|Mux10~0 (
// Equation(s):
// \readonlymemory|Mux10~0_combout  = (!\controlunit|programcounter|counter [12] & ((\controlunit|programcounter|counter [14]) # ((\controlunit|programcounter|counter [15] & \controlunit|programcounter|counter [13]))))

	.dataa(\controlunit|programcounter|counter [15]),
	.datab(\controlunit|programcounter|counter [12]),
	.datac(\controlunit|programcounter|counter [14]),
	.datad(\controlunit|programcounter|counter [13]),
	.cin(gnd),
	.combout(\readonlymemory|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \readonlymemory|Mux10~0 .lut_mask = 16'h3230;
defparam \readonlymemory|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N31
cycloneii_lcell_ff \readonlymemory|data_output[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\readonlymemory|Mux10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\readonlymemory|data_output [1]));

// Location: LCFF_X23_Y32_N3
cycloneii_lcell_ff \controlunit|instructionreg|ff1|q (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\readonlymemory|data_output [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\controlunit|comb|PC_inc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|instructionreg|ff1|q~regout ));

// Location: LCCOMB_X27_Y30_N0
cycloneii_lcell_comb \operationalunit|mux|D[1]~2 (
// Equation(s):
// \operationalunit|mux|D[1]~2_combout  = (\operationalunit|mux|D[0]~0_combout  & (!\operationalunit|mux|Equal2~0_combout  & (\operationalunit|reg|Rp_data [1]))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\operationalunit|mux|Equal2~0_combout ),
	.datab(\operationalunit|reg|Rp_data [1]),
	.datac(\operationalunit|mux|D[0]~0_combout ),
	.datad(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[1]~2 .lut_mask = 16'h4F40;
defparam \operationalunit|mux|D[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N1
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[1]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [11]));

// Location: LCCOMB_X27_Y30_N2
cycloneii_lcell_comb \operationalunit|reg|reg~24 (
// Equation(s):
// \operationalunit|reg|reg~24_combout  = (\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0_bypass [11])) # (!\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg_rtl_0_bypass [11]),
	.datac(\operationalunit|reg|reg~58 ),
	.datad(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~24 .lut_mask = 16'hCFC0;
defparam \operationalunit|reg|reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N3
cycloneii_lcell_ff \operationalunit|reg|Rp_data[1] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [1]));

// Location: LCFF_X23_Y30_N17
cycloneii_lcell_ff \controlunit|programcounter|counter[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[14]~feeder_combout ),
	.sdata(\operationalunit|reg|Rp_data [1]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [14]));

// Location: LCCOMB_X22_Y32_N2
cycloneii_lcell_comb \readonlymemory|Mux0~0 (
// Equation(s):
// \readonlymemory|Mux0~0_combout  = (\controlunit|programcounter|counter [15] & (!\controlunit|programcounter|counter [12] & (!\controlunit|programcounter|counter [14] & \controlunit|programcounter|counter [13]))) # (!\controlunit|programcounter|counter 
// [15] & (\controlunit|programcounter|counter [12] & (\controlunit|programcounter|counter [14] & !\controlunit|programcounter|counter [13])))

	.dataa(\controlunit|programcounter|counter [15]),
	.datab(\controlunit|programcounter|counter [12]),
	.datac(\controlunit|programcounter|counter [14]),
	.datad(\controlunit|programcounter|counter [13]),
	.cin(gnd),
	.combout(\readonlymemory|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \readonlymemory|Mux0~0 .lut_mask = 16'h0240;
defparam \readonlymemory|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N3
cycloneii_lcell_ff \readonlymemory|data_output[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\readonlymemory|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\readonlymemory|data_output [14]));

// Location: LCFF_X23_Y32_N29
cycloneii_lcell_ff \controlunit|instructionreg|ff14|q (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\readonlymemory|data_output [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\controlunit|comb|PC_inc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|instructionreg|ff14|q~regout ));

// Location: LCCOMB_X22_Y32_N0
cycloneii_lcell_comb \readonlymemory|Mux1~0 (
// Equation(s):
// \readonlymemory|Mux1~0_combout  = (\controlunit|programcounter|counter [15] & (!\controlunit|programcounter|counter [12] & (!\controlunit|programcounter|counter [14] & \controlunit|programcounter|counter [13]))) # (!\controlunit|programcounter|counter 
// [15] & (((\controlunit|programcounter|counter [14] & !\controlunit|programcounter|counter [13]))))

	.dataa(\controlunit|programcounter|counter [15]),
	.datab(\controlunit|programcounter|counter [12]),
	.datac(\controlunit|programcounter|counter [14]),
	.datad(\controlunit|programcounter|counter [13]),
	.cin(gnd),
	.combout(\readonlymemory|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \readonlymemory|Mux1~0 .lut_mask = 16'h0250;
defparam \readonlymemory|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N1
cycloneii_lcell_ff \readonlymemory|data_output[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\readonlymemory|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\readonlymemory|data_output [13]));

// Location: LCFF_X23_Y32_N27
cycloneii_lcell_ff \controlunit|instructionreg|ff13|q (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\readonlymemory|data_output [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\controlunit|comb|PC_inc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|instructionreg|ff13|q~regout ));

// Location: LCCOMB_X23_Y30_N30
cycloneii_lcell_comb \controlunit|comb|n2~0 (
// Equation(s):
// \controlunit|comb|n2~0_combout  = (\controlunit|comb|n3~0_combout  & ((\controlunit|instructionreg|ff12|q~regout  & (!\controlunit|instructionreg|ff14|q~regout  & !\controlunit|instructionreg|ff13|q~regout )) # (!\controlunit|instructionreg|ff12|q~regout  
// & (\controlunit|instructionreg|ff14|q~regout  $ (\controlunit|instructionreg|ff13|q~regout )))))

	.dataa(\controlunit|instructionreg|ff12|q~regout ),
	.datab(\controlunit|instructionreg|ff14|q~regout ),
	.datac(\controlunit|instructionreg|ff13|q~regout ),
	.datad(\controlunit|comb|n3~0_combout ),
	.cin(gnd),
	.combout(\controlunit|comb|n2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n2~0 .lut_mask = 16'h1600;
defparam \controlunit|comb|n2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y30_N31
cycloneii_lcell_ff \controlunit|statereg|ff2|q (
	.clk(\clk~combout ),
	.datain(\controlunit|comb|n2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|statereg|ff2|q~regout ));

// Location: LCCOMB_X23_Y30_N26
cycloneii_lcell_comb \controlunit|comb|PC_ld~0 (
// Equation(s):
// \controlunit|comb|PC_ld~0_combout  = (!\controlunit|statereg|ff2|q~regout  & (\controlunit|statereg|ff1|q~regout  & \controlunit|statereg|ff3|q~regout ))

	.dataa(vcc),
	.datab(\controlunit|statereg|ff2|q~regout ),
	.datac(\controlunit|statereg|ff1|q~regout ),
	.datad(\controlunit|statereg|ff3|q~regout ),
	.cin(gnd),
	.combout(\controlunit|comb|PC_ld~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|PC_ld~0 .lut_mask = 16'h3000;
defparam \controlunit|comb|PC_ld~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N6
cycloneii_lcell_comb \controlunit|programcounter|counter[12]~24 (
// Equation(s):
// \controlunit|programcounter|counter[12]~24_combout  = (\controlunit|add|Add0~11_combout  & ((\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter[13]~23  & VCC)) # (!\controlunit|comb|PC_ld~0_combout  & 
// (!\controlunit|programcounter|counter[13]~23 )))) # (!\controlunit|add|Add0~11_combout  & ((\controlunit|comb|PC_ld~0_combout  & (!\controlunit|programcounter|counter[13]~23 )) # (!\controlunit|comb|PC_ld~0_combout  & 
// ((\controlunit|programcounter|counter[13]~23 ) # (GND)))))
// \controlunit|programcounter|counter[12]~25  = CARRY((\controlunit|add|Add0~11_combout  & (!\controlunit|comb|PC_ld~0_combout  & !\controlunit|programcounter|counter[13]~23 )) # (!\controlunit|add|Add0~11_combout  & 
// ((!\controlunit|programcounter|counter[13]~23 ) # (!\controlunit|comb|PC_ld~0_combout ))))

	.dataa(\controlunit|add|Add0~11_combout ),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|programcounter|counter[13]~23 ),
	.combout(\controlunit|programcounter|counter[12]~24_combout ),
	.cout(\controlunit|programcounter|counter[12]~25 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[12]~24 .lut_mask = 16'h9617;
defparam \controlunit|programcounter|counter[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N22
cycloneii_lcell_comb \controlunit|programcounter|counter[12]~feeder (
// Equation(s):
// \controlunit|programcounter|counter[12]~feeder_combout  = \controlunit|programcounter|counter[12]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlunit|programcounter|counter[12]~24_combout ),
	.cin(gnd),
	.combout(\controlunit|programcounter|counter[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|programcounter|counter[12]~feeder .lut_mask = 16'hFF00;
defparam \controlunit|programcounter|counter[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y30_N23
cycloneii_lcell_ff \controlunit|programcounter|counter[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[12]~feeder_combout ),
	.sdata(\operationalunit|reg|Rp_data [3]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [12]));

// Location: LCCOMB_X22_Y32_N28
cycloneii_lcell_comb \readonlymemory|Mux11~0 (
// Equation(s):
// \readonlymemory|Mux11~0_combout  = (\controlunit|programcounter|counter [14] & (((!\controlunit|programcounter|counter [12] & \controlunit|programcounter|counter [13])))) # (!\controlunit|programcounter|counter [14] & (\controlunit|programcounter|counter 
// [15] & ((!\controlunit|programcounter|counter [13]) # (!\controlunit|programcounter|counter [12]))))

	.dataa(\controlunit|programcounter|counter [15]),
	.datab(\controlunit|programcounter|counter [12]),
	.datac(\controlunit|programcounter|counter [14]),
	.datad(\controlunit|programcounter|counter [13]),
	.cin(gnd),
	.combout(\readonlymemory|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \readonlymemory|Mux11~0 .lut_mask = 16'h320A;
defparam \readonlymemory|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N29
cycloneii_lcell_ff \readonlymemory|data_output[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\readonlymemory|Mux11~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\readonlymemory|data_output [0]));

// Location: LCFF_X23_Y32_N1
cycloneii_lcell_ff \controlunit|instructionreg|ff0|q (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\readonlymemory|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\controlunit|comb|PC_inc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|instructionreg|ff0|q~regout ));

// Location: LCCOMB_X27_Y30_N18
cycloneii_lcell_comb \operationalunit|mux|D[15]~16 (
// Equation(s):
// \operationalunit|mux|D[15]~16_combout  = (\operationalunit|mux|D[0]~0_combout  & (\operationalunit|reg|Rp_data [15] & (!\operationalunit|mux|Equal2~0_combout ))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\operationalunit|reg|Rp_data [15]),
	.datab(\operationalunit|mux|Equal2~0_combout ),
	.datac(\operationalunit|mux|D[0]~0_combout ),
	.datad(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[15]~16 .lut_mask = 16'h2F20;
defparam \operationalunit|mux|D[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N19
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[39] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[15]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [39]));

// Location: LCCOMB_X24_Y32_N14
cycloneii_lcell_comb \operationalunit|reg|reg~39 (
// Equation(s):
// \operationalunit|reg|reg~39_combout  = (\controlunit|instructionreg|ff4|q~regout  & (\operationalunit|reg|reg_rtl_0_bypass [1] & (\operationalunit|reg|reg_rtl_0_bypass [5] $ (!\controlunit|instructionreg|ff6|q~regout )))) # 
// (!\controlunit|instructionreg|ff4|q~regout  & (!\operationalunit|reg|reg_rtl_0_bypass [1] & (\operationalunit|reg|reg_rtl_0_bypass [5] $ (!\controlunit|instructionreg|ff6|q~regout ))))

	.dataa(\controlunit|instructionreg|ff4|q~regout ),
	.datab(\operationalunit|reg|reg_rtl_0_bypass [5]),
	.datac(\controlunit|instructionreg|ff6|q~regout ),
	.datad(\operationalunit|reg|reg_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~39 .lut_mask = 16'h8241;
defparam \operationalunit|reg|reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N28
cycloneii_lcell_comb \operationalunit|reg|reg~40 (
// Equation(s):
// \operationalunit|reg|reg~40_combout  = (!\operationalunit|reg|reg_rtl_0_bypass [7] & (!\operationalunit|reg|reg_rtl_0_bypass [3] & \operationalunit|reg|reg_rtl_0_bypass [0]))

	.dataa(\operationalunit|reg|reg_rtl_0_bypass [7]),
	.datab(vcc),
	.datac(\operationalunit|reg|reg_rtl_0_bypass [3]),
	.datad(\operationalunit|reg|reg_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~40 .lut_mask = 16'h0500;
defparam \operationalunit|reg|reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y32_N18
cycloneii_lcell_comb \operationalunit|reg|reg (
// Equation(s):
// \operationalunit|reg|reg~combout  = ((\operationalunit|reg|reg~39_combout  & \operationalunit|reg|reg~40_combout )) # (!\operationalunit|reg|reg_rtl_0_bypass [10])

	.dataa(vcc),
	.datab(\operationalunit|reg|reg_rtl_0_bypass [10]),
	.datac(\operationalunit|reg|reg~39_combout ),
	.datad(\operationalunit|reg|reg~40_combout ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg .lut_mask = 16'hF333;
defparam \operationalunit|reg|reg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N20
cycloneii_lcell_comb \operationalunit|reg|reg~41 (
// Equation(s):
// \operationalunit|reg|reg~41_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [39])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a15 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg_rtl_0_bypass [39]),
	.datac(\operationalunit|reg|reg~combout ),
	.datad(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~41 .lut_mask = 16'hCFC0;
defparam \operationalunit|reg|reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y31_N21
cycloneii_lcell_ff \operationalunit|reg|Rq_data[15] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [15]));

// Location: LCCOMB_X25_Y31_N30
cycloneii_lcell_comb \operationalunit|reg|reg~44 (
// Equation(s):
// \operationalunit|reg|reg~44_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [33])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a12 )))

	.dataa(\operationalunit|reg|reg_rtl_0_bypass [33]),
	.datab(\operationalunit|reg|reg~combout ),
	.datac(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a12 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~44 .lut_mask = 16'hB8B8;
defparam \operationalunit|reg|reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y31_N31
cycloneii_lcell_ff \operationalunit|reg|Rq_data[12] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [12]));

// Location: LCCOMB_X25_Y31_N12
cycloneii_lcell_comb \operationalunit|reg|reg~46 (
// Equation(s):
// \operationalunit|reg|reg~46_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [29])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a10 )))

	.dataa(\operationalunit|reg|reg_rtl_0_bypass [29]),
	.datab(vcc),
	.datac(\operationalunit|reg|reg~combout ),
	.datad(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~46 .lut_mask = 16'hAFA0;
defparam \operationalunit|reg|reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y31_N13
cycloneii_lcell_ff \operationalunit|reg|Rq_data[10] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [10]));

// Location: LCFF_X25_Y30_N31
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[9]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [27]));

// Location: LCCOMB_X25_Y31_N14
cycloneii_lcell_comb \operationalunit|reg|reg~47 (
// Equation(s):
// \operationalunit|reg|reg~47_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [27])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a9 )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg_rtl_0_bypass [27]),
	.datac(\operationalunit|reg|reg~combout ),
	.datad(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~47 .lut_mask = 16'hCFC0;
defparam \operationalunit|reg|reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y31_N15
cycloneii_lcell_ff \operationalunit|reg|Rq_data[9] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [9]));

// Location: LCFF_X25_Y30_N17
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[6]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [21]));

// Location: LCCOMB_X25_Y31_N28
cycloneii_lcell_comb \operationalunit|reg|reg~50 (
// Equation(s):
// \operationalunit|reg|reg~50_combout  = (\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_0_bypass [21]))) # (!\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a6 ))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg~combout ),
	.datac(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a6 ),
	.datad(\operationalunit|reg|reg_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~50 .lut_mask = 16'hFC30;
defparam \operationalunit|reg|reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y31_N29
cycloneii_lcell_ff \operationalunit|reg|Rq_data[6] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [6]));

// Location: LCCOMB_X25_Y31_N0
cycloneii_lcell_comb \operationalunit|reg|reg~56 (
// Equation(s):
// \operationalunit|reg|reg~56_combout  = (\operationalunit|reg|reg~combout  & (\operationalunit|reg|reg_rtl_0_bypass [9])) # (!\operationalunit|reg|reg~combout  & ((\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0~portbdataout )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg~combout ),
	.datac(\operationalunit|reg|reg_rtl_0_bypass [9]),
	.datad(\operationalunit|reg|reg_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~56 .lut_mask = 16'hF3C0;
defparam \operationalunit|reg|reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y31_N1
cycloneii_lcell_ff \operationalunit|reg|Rq_data[0] (
	.clk(\controlunit|comb|RF_Rq_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rq_data [0]));

// Location: LCCOMB_X24_Y31_N0
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~1 (
// Equation(s):
// \operationalunit|comp0|LessThan0~1_cout  = CARRY((\operationalunit|reg|Rp_data [0] & !\operationalunit|reg|Rq_data [0]))

	.dataa(\operationalunit|reg|Rp_data [0]),
	.datab(\operationalunit|reg|Rq_data [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~1_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~1 .lut_mask = 16'h0022;
defparam \operationalunit|comp0|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N2
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~3 (
// Equation(s):
// \operationalunit|comp0|LessThan0~3_cout  = CARRY((\operationalunit|reg|Rq_data [1] & ((!\operationalunit|comp0|LessThan0~1_cout ) # (!\operationalunit|reg|Rp_data [1]))) # (!\operationalunit|reg|Rq_data [1] & (!\operationalunit|reg|Rp_data [1] & 
// !\operationalunit|comp0|LessThan0~1_cout )))

	.dataa(\operationalunit|reg|Rq_data [1]),
	.datab(\operationalunit|reg|Rp_data [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operationalunit|comp0|LessThan0~1_cout ),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~3_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~3 .lut_mask = 16'h002B;
defparam \operationalunit|comp0|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N4
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~5 (
// Equation(s):
// \operationalunit|comp0|LessThan0~5_cout  = CARRY((\operationalunit|reg|Rq_data [2] & (\operationalunit|reg|Rp_data [2] & !\operationalunit|comp0|LessThan0~3_cout )) # (!\operationalunit|reg|Rq_data [2] & ((\operationalunit|reg|Rp_data [2]) # 
// (!\operationalunit|comp0|LessThan0~3_cout ))))

	.dataa(\operationalunit|reg|Rq_data [2]),
	.datab(\operationalunit|reg|Rp_data [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operationalunit|comp0|LessThan0~3_cout ),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~5_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~5 .lut_mask = 16'h004D;
defparam \operationalunit|comp0|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N6
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~7 (
// Equation(s):
// \operationalunit|comp0|LessThan0~7_cout  = CARRY((\operationalunit|reg|Rq_data [3] & ((!\operationalunit|comp0|LessThan0~5_cout ) # (!\operationalunit|reg|Rp_data [3]))) # (!\operationalunit|reg|Rq_data [3] & (!\operationalunit|reg|Rp_data [3] & 
// !\operationalunit|comp0|LessThan0~5_cout )))

	.dataa(\operationalunit|reg|Rq_data [3]),
	.datab(\operationalunit|reg|Rp_data [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operationalunit|comp0|LessThan0~5_cout ),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~7_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~7 .lut_mask = 16'h002B;
defparam \operationalunit|comp0|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N8
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~9 (
// Equation(s):
// \operationalunit|comp0|LessThan0~9_cout  = CARRY((\operationalunit|reg|Rq_data [4] & (\operationalunit|reg|Rp_data [4] & !\operationalunit|comp0|LessThan0~7_cout )) # (!\operationalunit|reg|Rq_data [4] & ((\operationalunit|reg|Rp_data [4]) # 
// (!\operationalunit|comp0|LessThan0~7_cout ))))

	.dataa(\operationalunit|reg|Rq_data [4]),
	.datab(\operationalunit|reg|Rp_data [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operationalunit|comp0|LessThan0~7_cout ),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~9_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~9 .lut_mask = 16'h004D;
defparam \operationalunit|comp0|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N10
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~11 (
// Equation(s):
// \operationalunit|comp0|LessThan0~11_cout  = CARRY((\operationalunit|reg|Rq_data [5] & ((!\operationalunit|comp0|LessThan0~9_cout ) # (!\operationalunit|reg|Rp_data [5]))) # (!\operationalunit|reg|Rq_data [5] & (!\operationalunit|reg|Rp_data [5] & 
// !\operationalunit|comp0|LessThan0~9_cout )))

	.dataa(\operationalunit|reg|Rq_data [5]),
	.datab(\operationalunit|reg|Rp_data [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operationalunit|comp0|LessThan0~9_cout ),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~11_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~11 .lut_mask = 16'h002B;
defparam \operationalunit|comp0|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N12
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~13 (
// Equation(s):
// \operationalunit|comp0|LessThan0~13_cout  = CARRY((\operationalunit|reg|Rp_data [6] & ((!\operationalunit|comp0|LessThan0~11_cout ) # (!\operationalunit|reg|Rq_data [6]))) # (!\operationalunit|reg|Rp_data [6] & (!\operationalunit|reg|Rq_data [6] & 
// !\operationalunit|comp0|LessThan0~11_cout )))

	.dataa(\operationalunit|reg|Rp_data [6]),
	.datab(\operationalunit|reg|Rq_data [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operationalunit|comp0|LessThan0~11_cout ),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~13_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~13 .lut_mask = 16'h002B;
defparam \operationalunit|comp0|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N14
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~15 (
// Equation(s):
// \operationalunit|comp0|LessThan0~15_cout  = CARRY((\operationalunit|reg|Rq_data [7] & ((!\operationalunit|comp0|LessThan0~13_cout ) # (!\operationalunit|reg|Rp_data [7]))) # (!\operationalunit|reg|Rq_data [7] & (!\operationalunit|reg|Rp_data [7] & 
// !\operationalunit|comp0|LessThan0~13_cout )))

	.dataa(\operationalunit|reg|Rq_data [7]),
	.datab(\operationalunit|reg|Rp_data [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operationalunit|comp0|LessThan0~13_cout ),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~15_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~15 .lut_mask = 16'h002B;
defparam \operationalunit|comp0|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N16
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~17 (
// Equation(s):
// \operationalunit|comp0|LessThan0~17_cout  = CARRY((\operationalunit|reg|Rq_data [8] & (\operationalunit|reg|Rp_data [8] & !\operationalunit|comp0|LessThan0~15_cout )) # (!\operationalunit|reg|Rq_data [8] & ((\operationalunit|reg|Rp_data [8]) # 
// (!\operationalunit|comp0|LessThan0~15_cout ))))

	.dataa(\operationalunit|reg|Rq_data [8]),
	.datab(\operationalunit|reg|Rp_data [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operationalunit|comp0|LessThan0~15_cout ),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~17_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~17 .lut_mask = 16'h004D;
defparam \operationalunit|comp0|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N18
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~19 (
// Equation(s):
// \operationalunit|comp0|LessThan0~19_cout  = CARRY((\operationalunit|reg|Rp_data [9] & (\operationalunit|reg|Rq_data [9] & !\operationalunit|comp0|LessThan0~17_cout )) # (!\operationalunit|reg|Rp_data [9] & ((\operationalunit|reg|Rq_data [9]) # 
// (!\operationalunit|comp0|LessThan0~17_cout ))))

	.dataa(\operationalunit|reg|Rp_data [9]),
	.datab(\operationalunit|reg|Rq_data [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operationalunit|comp0|LessThan0~17_cout ),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~19_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~19 .lut_mask = 16'h004D;
defparam \operationalunit|comp0|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N20
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~21 (
// Equation(s):
// \operationalunit|comp0|LessThan0~21_cout  = CARRY((\operationalunit|reg|Rp_data [10] & ((!\operationalunit|comp0|LessThan0~19_cout ) # (!\operationalunit|reg|Rq_data [10]))) # (!\operationalunit|reg|Rp_data [10] & (!\operationalunit|reg|Rq_data [10] & 
// !\operationalunit|comp0|LessThan0~19_cout )))

	.dataa(\operationalunit|reg|Rp_data [10]),
	.datab(\operationalunit|reg|Rq_data [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operationalunit|comp0|LessThan0~19_cout ),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~21_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~21 .lut_mask = 16'h002B;
defparam \operationalunit|comp0|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N22
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~23 (
// Equation(s):
// \operationalunit|comp0|LessThan0~23_cout  = CARRY((\operationalunit|reg|Rq_data [11] & ((!\operationalunit|comp0|LessThan0~21_cout ) # (!\operationalunit|reg|Rp_data [11]))) # (!\operationalunit|reg|Rq_data [11] & (!\operationalunit|reg|Rp_data [11] & 
// !\operationalunit|comp0|LessThan0~21_cout )))

	.dataa(\operationalunit|reg|Rq_data [11]),
	.datab(\operationalunit|reg|Rp_data [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operationalunit|comp0|LessThan0~21_cout ),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~23_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~23 .lut_mask = 16'h002B;
defparam \operationalunit|comp0|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N24
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~25 (
// Equation(s):
// \operationalunit|comp0|LessThan0~25_cout  = CARRY((\operationalunit|reg|Rp_data [12] & ((!\operationalunit|comp0|LessThan0~23_cout ) # (!\operationalunit|reg|Rq_data [12]))) # (!\operationalunit|reg|Rp_data [12] & (!\operationalunit|reg|Rq_data [12] & 
// !\operationalunit|comp0|LessThan0~23_cout )))

	.dataa(\operationalunit|reg|Rp_data [12]),
	.datab(\operationalunit|reg|Rq_data [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operationalunit|comp0|LessThan0~23_cout ),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~25_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~25 .lut_mask = 16'h002B;
defparam \operationalunit|comp0|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N26
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~27 (
// Equation(s):
// \operationalunit|comp0|LessThan0~27_cout  = CARRY((\operationalunit|reg|Rq_data [13] & ((!\operationalunit|comp0|LessThan0~25_cout ) # (!\operationalunit|reg|Rp_data [13]))) # (!\operationalunit|reg|Rq_data [13] & (!\operationalunit|reg|Rp_data [13] & 
// !\operationalunit|comp0|LessThan0~25_cout )))

	.dataa(\operationalunit|reg|Rq_data [13]),
	.datab(\operationalunit|reg|Rp_data [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operationalunit|comp0|LessThan0~25_cout ),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~27_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~27 .lut_mask = 16'h002B;
defparam \operationalunit|comp0|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N28
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~29 (
// Equation(s):
// \operationalunit|comp0|LessThan0~29_cout  = CARRY((\operationalunit|reg|Rq_data [14] & (\operationalunit|reg|Rp_data [14] & !\operationalunit|comp0|LessThan0~27_cout )) # (!\operationalunit|reg|Rq_data [14] & ((\operationalunit|reg|Rp_data [14]) # 
// (!\operationalunit|comp0|LessThan0~27_cout ))))

	.dataa(\operationalunit|reg|Rq_data [14]),
	.datab(\operationalunit|reg|Rp_data [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\operationalunit|comp0|LessThan0~27_cout ),
	.combout(),
	.cout(\operationalunit|comp0|LessThan0~29_cout ));
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~29 .lut_mask = 16'h004D;
defparam \operationalunit|comp0|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N30
cycloneii_lcell_comb \operationalunit|comp0|LessThan0~30 (
// Equation(s):
// \operationalunit|comp0|LessThan0~30_combout  = (\operationalunit|reg|Rq_data [15] & (\operationalunit|comp0|LessThan0~29_cout  & \operationalunit|reg|Rp_data [15])) # (!\operationalunit|reg|Rq_data [15] & ((\operationalunit|comp0|LessThan0~29_cout ) # 
// (\operationalunit|reg|Rp_data [15])))

	.dataa(vcc),
	.datab(\operationalunit|reg|Rq_data [15]),
	.datac(vcc),
	.datad(\operationalunit|reg|Rp_data [15]),
	.cin(\operationalunit|comp0|LessThan0~29_cout ),
	.combout(\operationalunit|comp0|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|comp0|LessThan0~30 .lut_mask = 16'hF330;
defparam \operationalunit|comp0|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N10
cycloneii_lcell_comb \controlunit|comb|n3~5 (
// Equation(s):
// \controlunit|comb|n3~5_combout  = (!\operationalunit|reg|Rp_data [7] & (!\operationalunit|reg|Rp_data [10] & (!\operationalunit|reg|Rp_data [8] & !\operationalunit|reg|Rp_data [9])))

	.dataa(\operationalunit|reg|Rp_data [7]),
	.datab(\operationalunit|reg|Rp_data [10]),
	.datac(\operationalunit|reg|Rp_data [8]),
	.datad(\operationalunit|reg|Rp_data [9]),
	.cin(gnd),
	.combout(\controlunit|comb|n3~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n3~5 .lut_mask = 16'h0001;
defparam \controlunit|comb|n3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N16
cycloneii_lcell_comb \controlunit|comb|n3~6 (
// Equation(s):
// \controlunit|comb|n3~6_combout  = (!\operationalunit|reg|Rp_data [6] & (!\operationalunit|reg|Rp_data [3] & (!\operationalunit|reg|Rp_data [4] & !\operationalunit|reg|Rp_data [5])))

	.dataa(\operationalunit|reg|Rp_data [6]),
	.datab(\operationalunit|reg|Rp_data [3]),
	.datac(\operationalunit|reg|Rp_data [4]),
	.datad(\operationalunit|reg|Rp_data [5]),
	.cin(gnd),
	.combout(\controlunit|comb|n3~6_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n3~6 .lut_mask = 16'h0001;
defparam \controlunit|comb|n3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N30
cycloneii_lcell_comb \controlunit|comb|n3~3 (
// Equation(s):
// \controlunit|comb|n3~3_combout  = (!\operationalunit|reg|Rp_data [13] & !\operationalunit|reg|Rp_data [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\operationalunit|reg|Rp_data [13]),
	.datad(\operationalunit|reg|Rp_data [14]),
	.cin(gnd),
	.combout(\controlunit|comb|n3~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n3~3 .lut_mask = 16'h000F;
defparam \controlunit|comb|n3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N16
cycloneii_lcell_comb \controlunit|comb|n3~2 (
// Equation(s):
// \controlunit|comb|n3~2_combout  = (\controlunit|statereg|ff3|q~regout  & (!\controlunit|statereg|ff1|q~regout  & (!\controlunit|statereg|ff2|q~regout  & !\operationalunit|reg|Rp_data [15])))

	.dataa(\controlunit|statereg|ff3|q~regout ),
	.datab(\controlunit|statereg|ff1|q~regout ),
	.datac(\controlunit|statereg|ff2|q~regout ),
	.datad(\operationalunit|reg|Rp_data [15]),
	.cin(gnd),
	.combout(\controlunit|comb|n3~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n3~2 .lut_mask = 16'h0002;
defparam \controlunit|comb|n3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N28
cycloneii_lcell_comb \controlunit|comb|n3~4 (
// Equation(s):
// \controlunit|comb|n3~4_combout  = (!\operationalunit|reg|Rp_data [11] & (!\operationalunit|reg|Rp_data [12] & (\controlunit|comb|n3~3_combout  & \controlunit|comb|n3~2_combout )))

	.dataa(\operationalunit|reg|Rp_data [11]),
	.datab(\operationalunit|reg|Rp_data [12]),
	.datac(\controlunit|comb|n3~3_combout ),
	.datad(\controlunit|comb|n3~2_combout ),
	.cin(gnd),
	.combout(\controlunit|comb|n3~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n3~4 .lut_mask = 16'h1000;
defparam \controlunit|comb|n3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N24
cycloneii_lcell_comb \controlunit|comb|n3~7 (
// Equation(s):
// \controlunit|comb|n3~7_combout  = (\controlunit|comb|n3~1_combout  & (\controlunit|comb|n3~5_combout  & (\controlunit|comb|n3~6_combout  & \controlunit|comb|n3~4_combout )))

	.dataa(\controlunit|comb|n3~1_combout ),
	.datab(\controlunit|comb|n3~5_combout ),
	.datac(\controlunit|comb|n3~6_combout ),
	.datad(\controlunit|comb|n3~4_combout ),
	.cin(gnd),
	.combout(\controlunit|comb|n3~7_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n3~7 .lut_mask = 16'h8000;
defparam \controlunit|comb|n3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N20
cycloneii_lcell_comb \controlunit|comb|n1~2 (
// Equation(s):
// \controlunit|comb|n1~2_combout  = (\controlunit|comb|n1~1_combout ) # ((\controlunit|comb|n3~7_combout ) # ((\controlunit|comb|n3~8_combout  & \operationalunit|comp0|LessThan0~30_combout )))

	.dataa(\controlunit|comb|n1~1_combout ),
	.datab(\controlunit|comb|n3~8_combout ),
	.datac(\operationalunit|comp0|LessThan0~30_combout ),
	.datad(\controlunit|comb|n3~7_combout ),
	.cin(gnd),
	.combout(\controlunit|comb|n1~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n1~2 .lut_mask = 16'hFFEA;
defparam \controlunit|comb|n1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y30_N21
cycloneii_lcell_ff \controlunit|statereg|ff1|q (
	.clk(\clk~combout ),
	.datain(\controlunit|comb|n1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|statereg|ff1|q~regout ));

// Location: LCCOMB_X24_Y30_N30
cycloneii_lcell_comb \controlunit|comb|n3~0 (
// Equation(s):
// \controlunit|comb|n3~0_combout  = (!\controlunit|statereg|ff0|q~regout  & (!\controlunit|statereg|ff3|q~regout  & (\controlunit|statereg|ff1|q~regout  & !\controlunit|statereg|ff2|q~regout )))

	.dataa(\controlunit|statereg|ff0|q~regout ),
	.datab(\controlunit|statereg|ff3|q~regout ),
	.datac(\controlunit|statereg|ff1|q~regout ),
	.datad(\controlunit|statereg|ff2|q~regout ),
	.cin(gnd),
	.combout(\controlunit|comb|n3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n3~0 .lut_mask = 16'h0010;
defparam \controlunit|comb|n3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N18
cycloneii_lcell_comb \controlunit|comb|n0~0 (
// Equation(s):
// \controlunit|comb|n0~0_combout  = (\controlunit|statereg|ff3|q~regout  & (!\controlunit|statereg|ff2|q~regout  & ((\controlunit|statereg|ff0|q~regout ) # (\controlunit|statereg|ff1|q~regout )))) # (!\controlunit|statereg|ff3|q~regout  & 
// ((\controlunit|statereg|ff2|q~regout ) # (\controlunit|statereg|ff0|q~regout  $ (!\controlunit|statereg|ff1|q~regout ))))

	.dataa(\controlunit|statereg|ff0|q~regout ),
	.datab(\controlunit|statereg|ff3|q~regout ),
	.datac(\controlunit|statereg|ff1|q~regout ),
	.datad(\controlunit|statereg|ff2|q~regout ),
	.cin(gnd),
	.combout(\controlunit|comb|n0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n0~0 .lut_mask = 16'h33E9;
defparam \controlunit|comb|n0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N14
cycloneii_lcell_comb \controlunit|comb|n0 (
// Equation(s):
// \controlunit|comb|n0~combout  = (\controlunit|comb|n0~0_combout ) # ((\controlunit|comb|n3~7_combout ) # ((!\controlunit|instructionreg|ff12|q~regout  & \controlunit|comb|n3~0_combout )))

	.dataa(\controlunit|instructionreg|ff12|q~regout ),
	.datab(\controlunit|comb|n3~0_combout ),
	.datac(\controlunit|comb|n0~0_combout ),
	.datad(\controlunit|comb|n3~7_combout ),
	.cin(gnd),
	.combout(\controlunit|comb|n0~combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n0 .lut_mask = 16'hFFF4;
defparam \controlunit|comb|n0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y30_N15
cycloneii_lcell_ff \controlunit|statereg|ff0|q (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|comb|n0~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|statereg|ff0|q~regout ));

// Location: LCCOMB_X23_Y30_N28
cycloneii_lcell_comb \controlunit|comb|n3~8 (
// Equation(s):
// \controlunit|comb|n3~8_combout  = (!\controlunit|statereg|ff2|q~regout  & (\controlunit|statereg|ff3|q~regout  & (\controlunit|statereg|ff0|q~regout  & !\controlunit|statereg|ff1|q~regout )))

	.dataa(\controlunit|statereg|ff2|q~regout ),
	.datab(\controlunit|statereg|ff3|q~regout ),
	.datac(\controlunit|statereg|ff0|q~regout ),
	.datad(\controlunit|statereg|ff1|q~regout ),
	.cin(gnd),
	.combout(\controlunit|comb|n3~8_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n3~8 .lut_mask = 16'h0040;
defparam \controlunit|comb|n3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N8
cycloneii_lcell_comb \controlunit|comb|n3 (
// Equation(s):
// \controlunit|comb|n3~combout  = (\controlunit|comb|n3~9_combout ) # ((\controlunit|comb|n3~7_combout ) # ((\controlunit|comb|n3~8_combout  & \operationalunit|comp0|LessThan0~30_combout )))

	.dataa(\controlunit|comb|n3~9_combout ),
	.datab(\controlunit|comb|n3~8_combout ),
	.datac(\operationalunit|comp0|LessThan0~30_combout ),
	.datad(\controlunit|comb|n3~7_combout ),
	.cin(gnd),
	.combout(\controlunit|comb|n3~combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|n3 .lut_mask = 16'hFFEA;
defparam \controlunit|comb|n3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y30_N9
cycloneii_lcell_ff \controlunit|statereg|ff3|q (
	.clk(\clk~combout ),
	.datain(\controlunit|comb|n3~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|statereg|ff3|q~regout ));

// Location: LCCOMB_X24_Y30_N10
cycloneii_lcell_comb \operationalunit|mux|D[0]~0 (
// Equation(s):
// \operationalunit|mux|D[0]~0_combout  = (\controlunit|statereg|ff2|q~regout ) # ((\controlunit|statereg|ff3|q~regout ) # ((!\controlunit|statereg|ff0|q~regout ) # (!\controlunit|statereg|ff1|q~regout )))

	.dataa(\controlunit|statereg|ff2|q~regout ),
	.datab(\controlunit|statereg|ff3|q~regout ),
	.datac(\controlunit|statereg|ff1|q~regout ),
	.datad(\controlunit|statereg|ff0|q~regout ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[0]~0 .lut_mask = 16'hEFFF;
defparam \operationalunit|mux|D[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N22
cycloneii_lcell_comb \operationalunit|mux|D[0]~1 (
// Equation(s):
// \operationalunit|mux|D[0]~1_combout  = (\operationalunit|mux|D[0]~0_combout  & (\operationalunit|reg|Rp_data [0] & ((!\operationalunit|mux|Equal2~0_combout )))) # (!\operationalunit|mux|D[0]~0_combout  & 
// (((\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\operationalunit|reg|Rp_data [0]),
	.datab(\operationalunit|mux|D[0]~0_combout ),
	.datac(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\operationalunit|mux|Equal2~0_combout ),
	.cin(gnd),
	.combout(\operationalunit|mux|D[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|mux|D[0]~1 .lut_mask = 16'h30B8;
defparam \operationalunit|mux|D[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N23
cycloneii_lcell_ff \operationalunit|reg|reg_rtl_0_bypass[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\operationalunit|mux|D[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|reg_rtl_0_bypass [9]));

// Location: LCCOMB_X27_Y30_N8
cycloneii_lcell_comb \operationalunit|reg|reg~23 (
// Equation(s):
// \operationalunit|reg|reg~23_combout  = (\operationalunit|reg|reg~58  & (\operationalunit|reg|reg_rtl_0_bypass [9])) # (!\operationalunit|reg|reg~58  & ((\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(vcc),
	.datab(\operationalunit|reg|reg_rtl_0_bypass [9]),
	.datac(\operationalunit|reg|reg~58 ),
	.datad(\operationalunit|reg|reg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\operationalunit|reg|reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \operationalunit|reg|reg~23 .lut_mask = 16'hCFC0;
defparam \operationalunit|reg|reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y30_N9
cycloneii_lcell_ff \operationalunit|reg|Rp_data[0] (
	.clk(\controlunit|comb|RF_Rp_rd~clkctrl_outclk ),
	.datain(\operationalunit|reg|reg~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\operationalunit|reg|Rp_data [0]));

// Location: LCFF_X24_Y30_N3
cycloneii_lcell_ff \controlunit|programcounter|counter[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[15]~feeder_combout ),
	.sdata(\operationalunit|reg|Rp_data [0]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [15]));

// Location: LCCOMB_X23_Y31_N8
cycloneii_lcell_comb \controlunit|programcounter|counter[11]~26 (
// Equation(s):
// \controlunit|programcounter|counter[11]~26_combout  = ((\controlunit|add|Add0~14_combout  $ (\controlunit|comb|PC_ld~0_combout  $ (!\controlunit|programcounter|counter[12]~25 )))) # (GND)
// \controlunit|programcounter|counter[11]~27  = CARRY((\controlunit|add|Add0~14_combout  & ((\controlunit|comb|PC_ld~0_combout ) # (!\controlunit|programcounter|counter[12]~25 ))) # (!\controlunit|add|Add0~14_combout  & (\controlunit|comb|PC_ld~0_combout  & 
// !\controlunit|programcounter|counter[12]~25 )))

	.dataa(\controlunit|add|Add0~14_combout ),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|programcounter|counter[12]~25 ),
	.combout(\controlunit|programcounter|counter[11]~26_combout ),
	.cout(\controlunit|programcounter|counter[11]~27 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[11]~26 .lut_mask = 16'h698E;
defparam \controlunit|programcounter|counter[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N9
cycloneii_lcell_ff \controlunit|programcounter|counter[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[11]~26_combout ),
	.sdata(\operationalunit|reg|Rp_data [4]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [11]));

// Location: LCCOMB_X23_Y31_N10
cycloneii_lcell_comb \controlunit|programcounter|counter[10]~28 (
// Equation(s):
// \controlunit|programcounter|counter[10]~28_combout  = (\controlunit|add|Add0~17_combout  & ((\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter[11]~27  & VCC)) # (!\controlunit|comb|PC_ld~0_combout  & 
// (!\controlunit|programcounter|counter[11]~27 )))) # (!\controlunit|add|Add0~17_combout  & ((\controlunit|comb|PC_ld~0_combout  & (!\controlunit|programcounter|counter[11]~27 )) # (!\controlunit|comb|PC_ld~0_combout  & 
// ((\controlunit|programcounter|counter[11]~27 ) # (GND)))))
// \controlunit|programcounter|counter[10]~29  = CARRY((\controlunit|add|Add0~17_combout  & (!\controlunit|comb|PC_ld~0_combout  & !\controlunit|programcounter|counter[11]~27 )) # (!\controlunit|add|Add0~17_combout  & 
// ((!\controlunit|programcounter|counter[11]~27 ) # (!\controlunit|comb|PC_ld~0_combout ))))

	.dataa(\controlunit|add|Add0~17_combout ),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|programcounter|counter[11]~27 ),
	.combout(\controlunit|programcounter|counter[10]~28_combout ),
	.cout(\controlunit|programcounter|counter[10]~29 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[10]~28 .lut_mask = 16'h9617;
defparam \controlunit|programcounter|counter[10]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N6
cycloneii_lcell_comb \controlunit|programcounter|counter[10]~feeder (
// Equation(s):
// \controlunit|programcounter|counter[10]~feeder_combout  = \controlunit|programcounter|counter[10]~28_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlunit|programcounter|counter[10]~28_combout ),
	.cin(gnd),
	.combout(\controlunit|programcounter|counter[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|programcounter|counter[10]~feeder .lut_mask = 16'hFF00;
defparam \controlunit|programcounter|counter[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y30_N7
cycloneii_lcell_ff \controlunit|programcounter|counter[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[10]~feeder_combout ),
	.sdata(\operationalunit|reg|Rp_data [5]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [10]));

// Location: LCCOMB_X23_Y32_N12
cycloneii_lcell_comb \controlunit|add|Add0~18 (
// Equation(s):
// \controlunit|add|Add0~18_combout  = ((\controlunit|instructionreg|ff6|q~regout  $ (\controlunit|programcounter|counter [9] $ (!\controlunit|add|Add0~16 )))) # (GND)
// \controlunit|add|Add0~19  = CARRY((\controlunit|instructionreg|ff6|q~regout  & ((\controlunit|programcounter|counter [9]) # (!\controlunit|add|Add0~16 ))) # (!\controlunit|instructionreg|ff6|q~regout  & (\controlunit|programcounter|counter [9] & 
// !\controlunit|add|Add0~16 )))

	.dataa(\controlunit|instructionreg|ff6|q~regout ),
	.datab(\controlunit|programcounter|counter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|add|Add0~16 ),
	.combout(\controlunit|add|Add0~18_combout ),
	.cout(\controlunit|add|Add0~19 ));
// synopsys translate_off
defparam \controlunit|add|Add0~18 .lut_mask = 16'h698E;
defparam \controlunit|add|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N6
cycloneii_lcell_comb \controlunit|add|Add0~20 (
// Equation(s):
// \controlunit|add|Add0~20_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~18_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [9]))

	.dataa(\controlunit|programcounter|counter [9]),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(vcc),
	.datad(\controlunit|add|Add0~18_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~20 .lut_mask = 16'hEE22;
defparam \controlunit|add|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N12
cycloneii_lcell_comb \controlunit|programcounter|counter[9]~30 (
// Equation(s):
// \controlunit|programcounter|counter[9]~30_combout  = ((\controlunit|comb|PC_ld~0_combout  $ (\controlunit|add|Add0~20_combout  $ (!\controlunit|programcounter|counter[10]~29 )))) # (GND)
// \controlunit|programcounter|counter[9]~31  = CARRY((\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~20_combout ) # (!\controlunit|programcounter|counter[10]~29 ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|add|Add0~20_combout  & 
// !\controlunit|programcounter|counter[10]~29 )))

	.dataa(\controlunit|comb|PC_ld~0_combout ),
	.datab(\controlunit|add|Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|programcounter|counter[10]~29 ),
	.combout(\controlunit|programcounter|counter[9]~30_combout ),
	.cout(\controlunit|programcounter|counter[9]~31 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[9]~30 .lut_mask = 16'h698E;
defparam \controlunit|programcounter|counter[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N13
cycloneii_lcell_ff \controlunit|programcounter|counter[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[9]~30_combout ),
	.sdata(\operationalunit|reg|Rp_data [6]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [9]));

// Location: LCCOMB_X23_Y32_N14
cycloneii_lcell_comb \controlunit|add|Add0~21 (
// Equation(s):
// \controlunit|add|Add0~21_combout  = (\controlunit|programcounter|counter [8] & (!\controlunit|add|Add0~19 )) # (!\controlunit|programcounter|counter [8] & ((\controlunit|add|Add0~19 ) # (GND)))
// \controlunit|add|Add0~22  = CARRY((!\controlunit|add|Add0~19 ) # (!\controlunit|programcounter|counter [8]))

	.dataa(vcc),
	.datab(\controlunit|programcounter|counter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|add|Add0~19 ),
	.combout(\controlunit|add|Add0~21_combout ),
	.cout(\controlunit|add|Add0~22 ));
// synopsys translate_off
defparam \controlunit|add|Add0~21 .lut_mask = 16'h3C3F;
defparam \controlunit|add|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N24
cycloneii_lcell_comb \controlunit|add|Add0~23 (
// Equation(s):
// \controlunit|add|Add0~23_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~21_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [8]))

	.dataa(\controlunit|programcounter|counter [8]),
	.datab(vcc),
	.datac(\controlunit|add|Add0~21_combout ),
	.datad(\controlunit|comb|PC_ld~0_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~23 .lut_mask = 16'hF0AA;
defparam \controlunit|add|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N14
cycloneii_lcell_comb \controlunit|programcounter|counter[8]~32 (
// Equation(s):
// \controlunit|programcounter|counter[8]~32_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~23_combout  & (\controlunit|programcounter|counter[9]~31  & VCC)) # (!\controlunit|add|Add0~23_combout  & 
// (!\controlunit|programcounter|counter[9]~31 )))) # (!\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~23_combout  & (!\controlunit|programcounter|counter[9]~31 )) # (!\controlunit|add|Add0~23_combout  & 
// ((\controlunit|programcounter|counter[9]~31 ) # (GND)))))
// \controlunit|programcounter|counter[8]~33  = CARRY((\controlunit|comb|PC_ld~0_combout  & (!\controlunit|add|Add0~23_combout  & !\controlunit|programcounter|counter[9]~31 )) # (!\controlunit|comb|PC_ld~0_combout  & 
// ((!\controlunit|programcounter|counter[9]~31 ) # (!\controlunit|add|Add0~23_combout ))))

	.dataa(\controlunit|comb|PC_ld~0_combout ),
	.datab(\controlunit|add|Add0~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|programcounter|counter[9]~31 ),
	.combout(\controlunit|programcounter|counter[8]~32_combout ),
	.cout(\controlunit|programcounter|counter[8]~33 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[8]~32 .lut_mask = 16'h9617;
defparam \controlunit|programcounter|counter[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N15
cycloneii_lcell_ff \controlunit|programcounter|counter[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[8]~32_combout ),
	.sdata(\operationalunit|reg|Rp_data [7]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [8]));

// Location: LCCOMB_X23_Y31_N16
cycloneii_lcell_comb \controlunit|programcounter|counter[7]~34 (
// Equation(s):
// \controlunit|programcounter|counter[7]~34_combout  = ((\controlunit|add|Add0~26_combout  $ (\controlunit|comb|PC_ld~0_combout  $ (!\controlunit|programcounter|counter[8]~33 )))) # (GND)
// \controlunit|programcounter|counter[7]~35  = CARRY((\controlunit|add|Add0~26_combout  & ((\controlunit|comb|PC_ld~0_combout ) # (!\controlunit|programcounter|counter[8]~33 ))) # (!\controlunit|add|Add0~26_combout  & (\controlunit|comb|PC_ld~0_combout  & 
// !\controlunit|programcounter|counter[8]~33 )))

	.dataa(\controlunit|add|Add0~26_combout ),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|programcounter|counter[8]~33 ),
	.combout(\controlunit|programcounter|counter[7]~34_combout ),
	.cout(\controlunit|programcounter|counter[7]~35 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[7]~34 .lut_mask = 16'h698E;
defparam \controlunit|programcounter|counter[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N17
cycloneii_lcell_ff \controlunit|programcounter|counter[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[7]~34_combout ),
	.sdata(\operationalunit|reg|Rp_data [8]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [7]));

// Location: LCCOMB_X23_Y31_N18
cycloneii_lcell_comb \controlunit|programcounter|counter[6]~36 (
// Equation(s):
// \controlunit|programcounter|counter[6]~36_combout  = (\controlunit|add|Add0~29_combout  & ((\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter[7]~35  & VCC)) # (!\controlunit|comb|PC_ld~0_combout  & 
// (!\controlunit|programcounter|counter[7]~35 )))) # (!\controlunit|add|Add0~29_combout  & ((\controlunit|comb|PC_ld~0_combout  & (!\controlunit|programcounter|counter[7]~35 )) # (!\controlunit|comb|PC_ld~0_combout  & 
// ((\controlunit|programcounter|counter[7]~35 ) # (GND)))))
// \controlunit|programcounter|counter[6]~37  = CARRY((\controlunit|add|Add0~29_combout  & (!\controlunit|comb|PC_ld~0_combout  & !\controlunit|programcounter|counter[7]~35 )) # (!\controlunit|add|Add0~29_combout  & 
// ((!\controlunit|programcounter|counter[7]~35 ) # (!\controlunit|comb|PC_ld~0_combout ))))

	.dataa(\controlunit|add|Add0~29_combout ),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|programcounter|counter[7]~35 ),
	.combout(\controlunit|programcounter|counter[6]~36_combout ),
	.cout(\controlunit|programcounter|counter[6]~37 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[6]~36 .lut_mask = 16'h9617;
defparam \controlunit|programcounter|counter[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N19
cycloneii_lcell_ff \controlunit|programcounter|counter[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[6]~36_combout ),
	.sdata(\operationalunit|reg|Rp_data [9]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [6]));

// Location: LCFF_X23_Y32_N19
cycloneii_lcell_ff \controlunit|instructionreg|ff9|q (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\readonlymemory|data_output [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\controlunit|comb|PC_inc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|instructionreg|ff9|q~regout ));

// Location: LCCOMB_X23_Y32_N20
cycloneii_lcell_comb \controlunit|add|Add0~30 (
// Equation(s):
// \controlunit|add|Add0~30_combout  = ((\controlunit|instructionreg|ff10|q~regout  $ (\controlunit|programcounter|counter [5] $ (!\controlunit|add|Add0~28 )))) # (GND)
// \controlunit|add|Add0~31  = CARRY((\controlunit|instructionreg|ff10|q~regout  & ((\controlunit|programcounter|counter [5]) # (!\controlunit|add|Add0~28 ))) # (!\controlunit|instructionreg|ff10|q~regout  & (\controlunit|programcounter|counter [5] & 
// !\controlunit|add|Add0~28 )))

	.dataa(\controlunit|instructionreg|ff10|q~regout ),
	.datab(\controlunit|programcounter|counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|add|Add0~28 ),
	.combout(\controlunit|add|Add0~30_combout ),
	.cout(\controlunit|add|Add0~31 ));
// synopsys translate_off
defparam \controlunit|add|Add0~30 .lut_mask = 16'h698E;
defparam \controlunit|add|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N26
cycloneii_lcell_comb \controlunit|add|Add0~32 (
// Equation(s):
// \controlunit|add|Add0~32_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~30_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [5]))

	.dataa(\controlunit|programcounter|counter [5]),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(vcc),
	.datad(\controlunit|add|Add0~30_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~32 .lut_mask = 16'hEE22;
defparam \controlunit|add|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N20
cycloneii_lcell_comb \controlunit|programcounter|counter[5]~38 (
// Equation(s):
// \controlunit|programcounter|counter[5]~38_combout  = ((\controlunit|comb|PC_ld~0_combout  $ (\controlunit|add|Add0~32_combout  $ (!\controlunit|programcounter|counter[6]~37 )))) # (GND)
// \controlunit|programcounter|counter[5]~39  = CARRY((\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~32_combout ) # (!\controlunit|programcounter|counter[6]~37 ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|add|Add0~32_combout  & 
// !\controlunit|programcounter|counter[6]~37 )))

	.dataa(\controlunit|comb|PC_ld~0_combout ),
	.datab(\controlunit|add|Add0~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|programcounter|counter[6]~37 ),
	.combout(\controlunit|programcounter|counter[5]~38_combout ),
	.cout(\controlunit|programcounter|counter[5]~39 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[5]~38 .lut_mask = 16'h698E;
defparam \controlunit|programcounter|counter[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N21
cycloneii_lcell_ff \controlunit|programcounter|counter[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[5]~38_combout ),
	.sdata(\operationalunit|reg|Rp_data [10]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [5]));

// Location: LCCOMB_X23_Y32_N22
cycloneii_lcell_comb \controlunit|add|Add0~33 (
// Equation(s):
// \controlunit|add|Add0~33_combout  = (\controlunit|programcounter|counter [4] & (!\controlunit|add|Add0~31 )) # (!\controlunit|programcounter|counter [4] & ((\controlunit|add|Add0~31 ) # (GND)))
// \controlunit|add|Add0~34  = CARRY((!\controlunit|add|Add0~31 ) # (!\controlunit|programcounter|counter [4]))

	.dataa(\controlunit|programcounter|counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|add|Add0~31 ),
	.combout(\controlunit|add|Add0~33_combout ),
	.cout(\controlunit|add|Add0~34 ));
// synopsys translate_off
defparam \controlunit|add|Add0~33 .lut_mask = 16'h5A5F;
defparam \controlunit|add|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N4
cycloneii_lcell_comb \controlunit|add|Add0~35 (
// Equation(s):
// \controlunit|add|Add0~35_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~33_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [4]))

	.dataa(vcc),
	.datab(\controlunit|programcounter|counter [4]),
	.datac(\controlunit|comb|PC_ld~0_combout ),
	.datad(\controlunit|add|Add0~33_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~35 .lut_mask = 16'hFC0C;
defparam \controlunit|add|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N22
cycloneii_lcell_comb \controlunit|programcounter|counter[4]~40 (
// Equation(s):
// \controlunit|programcounter|counter[4]~40_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~35_combout  & (\controlunit|programcounter|counter[5]~39  & VCC)) # (!\controlunit|add|Add0~35_combout  & 
// (!\controlunit|programcounter|counter[5]~39 )))) # (!\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~35_combout  & (!\controlunit|programcounter|counter[5]~39 )) # (!\controlunit|add|Add0~35_combout  & 
// ((\controlunit|programcounter|counter[5]~39 ) # (GND)))))
// \controlunit|programcounter|counter[4]~41  = CARRY((\controlunit|comb|PC_ld~0_combout  & (!\controlunit|add|Add0~35_combout  & !\controlunit|programcounter|counter[5]~39 )) # (!\controlunit|comb|PC_ld~0_combout  & 
// ((!\controlunit|programcounter|counter[5]~39 ) # (!\controlunit|add|Add0~35_combout ))))

	.dataa(\controlunit|comb|PC_ld~0_combout ),
	.datab(\controlunit|add|Add0~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|programcounter|counter[5]~39 ),
	.combout(\controlunit|programcounter|counter[4]~40_combout ),
	.cout(\controlunit|programcounter|counter[4]~41 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[4]~40 .lut_mask = 16'h9617;
defparam \controlunit|programcounter|counter[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N23
cycloneii_lcell_ff \controlunit|programcounter|counter[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[4]~40_combout ),
	.sdata(\operationalunit|reg|Rp_data [11]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [4]));

// Location: LCCOMB_X23_Y32_N24
cycloneii_lcell_comb \controlunit|add|Add0~36 (
// Equation(s):
// \controlunit|add|Add0~36_combout  = ((\controlunit|instructionreg|ff12|q~regout  $ (\controlunit|programcounter|counter [3] $ (!\controlunit|add|Add0~34 )))) # (GND)
// \controlunit|add|Add0~37  = CARRY((\controlunit|instructionreg|ff12|q~regout  & ((\controlunit|programcounter|counter [3]) # (!\controlunit|add|Add0~34 ))) # (!\controlunit|instructionreg|ff12|q~regout  & (\controlunit|programcounter|counter [3] & 
// !\controlunit|add|Add0~34 )))

	.dataa(\controlunit|instructionreg|ff12|q~regout ),
	.datab(\controlunit|programcounter|counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|add|Add0~34 ),
	.combout(\controlunit|add|Add0~36_combout ),
	.cout(\controlunit|add|Add0~37 ));
// synopsys translate_off
defparam \controlunit|add|Add0~36 .lut_mask = 16'h698E;
defparam \controlunit|add|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N18
cycloneii_lcell_comb \controlunit|add|Add0~38 (
// Equation(s):
// \controlunit|add|Add0~38_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~36_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [3]))

	.dataa(\controlunit|programcounter|counter [3]),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(vcc),
	.datad(\controlunit|add|Add0~36_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~38 .lut_mask = 16'hEE22;
defparam \controlunit|add|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N24
cycloneii_lcell_comb \controlunit|programcounter|counter[3]~42 (
// Equation(s):
// \controlunit|programcounter|counter[3]~42_combout  = ((\controlunit|comb|PC_ld~0_combout  $ (\controlunit|add|Add0~38_combout  $ (!\controlunit|programcounter|counter[4]~41 )))) # (GND)
// \controlunit|programcounter|counter[3]~43  = CARRY((\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~38_combout ) # (!\controlunit|programcounter|counter[4]~41 ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|add|Add0~38_combout  & 
// !\controlunit|programcounter|counter[4]~41 )))

	.dataa(\controlunit|comb|PC_ld~0_combout ),
	.datab(\controlunit|add|Add0~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|programcounter|counter[4]~41 ),
	.combout(\controlunit|programcounter|counter[3]~42_combout ),
	.cout(\controlunit|programcounter|counter[3]~43 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[3]~42 .lut_mask = 16'h698E;
defparam \controlunit|programcounter|counter[3]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N25
cycloneii_lcell_ff \controlunit|programcounter|counter[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[3]~42_combout ),
	.sdata(\operationalunit|reg|Rp_data [12]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [3]));

// Location: LCCOMB_X23_Y32_N26
cycloneii_lcell_comb \controlunit|add|Add0~39 (
// Equation(s):
// \controlunit|add|Add0~39_combout  = (\controlunit|programcounter|counter [2] & ((\controlunit|instructionreg|ff13|q~regout  & (\controlunit|add|Add0~37  & VCC)) # (!\controlunit|instructionreg|ff13|q~regout  & (!\controlunit|add|Add0~37 )))) # 
// (!\controlunit|programcounter|counter [2] & ((\controlunit|instructionreg|ff13|q~regout  & (!\controlunit|add|Add0~37 )) # (!\controlunit|instructionreg|ff13|q~regout  & ((\controlunit|add|Add0~37 ) # (GND)))))
// \controlunit|add|Add0~40  = CARRY((\controlunit|programcounter|counter [2] & (!\controlunit|instructionreg|ff13|q~regout  & !\controlunit|add|Add0~37 )) # (!\controlunit|programcounter|counter [2] & ((!\controlunit|add|Add0~37 ) # 
// (!\controlunit|instructionreg|ff13|q~regout ))))

	.dataa(\controlunit|programcounter|counter [2]),
	.datab(\controlunit|instructionreg|ff13|q~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|add|Add0~37 ),
	.combout(\controlunit|add|Add0~39_combout ),
	.cout(\controlunit|add|Add0~40 ));
// synopsys translate_off
defparam \controlunit|add|Add0~39 .lut_mask = 16'h9617;
defparam \controlunit|add|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N28
cycloneii_lcell_comb \controlunit|add|Add0~41 (
// Equation(s):
// \controlunit|add|Add0~41_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~39_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [2]))

	.dataa(vcc),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(\controlunit|programcounter|counter [2]),
	.datad(\controlunit|add|Add0~39_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~41 .lut_mask = 16'hFC30;
defparam \controlunit|add|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N26
cycloneii_lcell_comb \controlunit|programcounter|counter[2]~44 (
// Equation(s):
// \controlunit|programcounter|counter[2]~44_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~41_combout  & (\controlunit|programcounter|counter[3]~43  & VCC)) # (!\controlunit|add|Add0~41_combout  & 
// (!\controlunit|programcounter|counter[3]~43 )))) # (!\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~41_combout  & (!\controlunit|programcounter|counter[3]~43 )) # (!\controlunit|add|Add0~41_combout  & 
// ((\controlunit|programcounter|counter[3]~43 ) # (GND)))))
// \controlunit|programcounter|counter[2]~45  = CARRY((\controlunit|comb|PC_ld~0_combout  & (!\controlunit|add|Add0~41_combout  & !\controlunit|programcounter|counter[3]~43 )) # (!\controlunit|comb|PC_ld~0_combout  & 
// ((!\controlunit|programcounter|counter[3]~43 ) # (!\controlunit|add|Add0~41_combout ))))

	.dataa(\controlunit|comb|PC_ld~0_combout ),
	.datab(\controlunit|add|Add0~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|programcounter|counter[3]~43 ),
	.combout(\controlunit|programcounter|counter[2]~44_combout ),
	.cout(\controlunit|programcounter|counter[2]~45 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[2]~44 .lut_mask = 16'h9617;
defparam \controlunit|programcounter|counter[2]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N27
cycloneii_lcell_ff \controlunit|programcounter|counter[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[2]~44_combout ),
	.sdata(\operationalunit|reg|Rp_data [13]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [2]));

// Location: LCCOMB_X23_Y32_N28
cycloneii_lcell_comb \controlunit|add|Add0~42 (
// Equation(s):
// \controlunit|add|Add0~42_combout  = ((\controlunit|programcounter|counter [1] $ (\controlunit|instructionreg|ff14|q~regout  $ (!\controlunit|add|Add0~40 )))) # (GND)
// \controlunit|add|Add0~43  = CARRY((\controlunit|programcounter|counter [1] & ((\controlunit|instructionreg|ff14|q~regout ) # (!\controlunit|add|Add0~40 ))) # (!\controlunit|programcounter|counter [1] & (\controlunit|instructionreg|ff14|q~regout  & 
// !\controlunit|add|Add0~40 )))

	.dataa(\controlunit|programcounter|counter [1]),
	.datab(\controlunit|instructionreg|ff14|q~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|add|Add0~40 ),
	.combout(\controlunit|add|Add0~42_combout ),
	.cout(\controlunit|add|Add0~43 ));
// synopsys translate_off
defparam \controlunit|add|Add0~42 .lut_mask = 16'h698E;
defparam \controlunit|add|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N22
cycloneii_lcell_comb \controlunit|add|Add0~44 (
// Equation(s):
// \controlunit|add|Add0~44_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~42_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [1]))

	.dataa(vcc),
	.datab(\controlunit|programcounter|counter [1]),
	.datac(\controlunit|add|Add0~42_combout ),
	.datad(\controlunit|comb|PC_ld~0_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~44 .lut_mask = 16'hF0CC;
defparam \controlunit|add|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N28
cycloneii_lcell_comb \controlunit|programcounter|counter[1]~46 (
// Equation(s):
// \controlunit|programcounter|counter[1]~46_combout  = ((\controlunit|comb|PC_ld~0_combout  $ (\controlunit|add|Add0~44_combout  $ (!\controlunit|programcounter|counter[2]~45 )))) # (GND)
// \controlunit|programcounter|counter[1]~47  = CARRY((\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~44_combout ) # (!\controlunit|programcounter|counter[2]~45 ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|add|Add0~44_combout  & 
// !\controlunit|programcounter|counter[2]~45 )))

	.dataa(\controlunit|comb|PC_ld~0_combout ),
	.datab(\controlunit|add|Add0~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\controlunit|programcounter|counter[2]~45 ),
	.combout(\controlunit|programcounter|counter[1]~46_combout ),
	.cout(\controlunit|programcounter|counter[1]~47 ));
// synopsys translate_off
defparam \controlunit|programcounter|counter[1]~46 .lut_mask = 16'h698E;
defparam \controlunit|programcounter|counter[1]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N29
cycloneii_lcell_ff \controlunit|programcounter|counter[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[1]~46_combout ),
	.sdata(\operationalunit|reg|Rp_data [14]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [1]));

// Location: LCCOMB_X23_Y32_N30
cycloneii_lcell_comb \controlunit|add|Add0~45 (
// Equation(s):
// \controlunit|add|Add0~45_combout  = \controlunit|add|Add0~43  $ (\controlunit|programcounter|counter [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlunit|programcounter|counter [0]),
	.cin(\controlunit|add|Add0~43 ),
	.combout(\controlunit|add|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~45 .lut_mask = 16'h0FF0;
defparam \controlunit|add|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N18
cycloneii_lcell_comb \controlunit|add|Add0~47 (
// Equation(s):
// \controlunit|add|Add0~47_combout  = (\controlunit|comb|PC_ld~0_combout  & ((\controlunit|add|Add0~45_combout ))) # (!\controlunit|comb|PC_ld~0_combout  & (\controlunit|programcounter|counter [0]))

	.dataa(vcc),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(\controlunit|programcounter|counter [0]),
	.datad(\controlunit|add|Add0~45_combout ),
	.cin(gnd),
	.combout(\controlunit|add|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|add|Add0~47 .lut_mask = 16'hFC30;
defparam \controlunit|add|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N30
cycloneii_lcell_comb \controlunit|programcounter|counter[0]~48 (
// Equation(s):
// \controlunit|programcounter|counter[0]~48_combout  = \controlunit|comb|PC_ld~0_combout  $ (\controlunit|programcounter|counter[1]~47  $ (\controlunit|add|Add0~47_combout ))

	.dataa(vcc),
	.datab(\controlunit|comb|PC_ld~0_combout ),
	.datac(vcc),
	.datad(\controlunit|add|Add0~47_combout ),
	.cin(\controlunit|programcounter|counter[1]~47 ),
	.combout(\controlunit|programcounter|counter[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|programcounter|counter[0]~48 .lut_mask = 16'hC33C;
defparam \controlunit|programcounter|counter[0]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y31_N31
cycloneii_lcell_ff \controlunit|programcounter|counter[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlunit|programcounter|counter[0]~48_combout ),
	.sdata(\operationalunit|reg|Rp_data [15]),
	.aclr(\controlunit|comb|PC_clr~combout ),
	.sclr(gnd),
	.sload(\controlunit|programcounter|counter[5]~18_combout ),
	.ena(\controlunit|programcounter|counter[5]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlunit|programcounter|counter [0]));

// Location: LCCOMB_X22_Y32_N26
cycloneii_lcell_comb \readonlymemory|Mux2~0 (
// Equation(s):
// \readonlymemory|Mux2~0_combout  = (\controlunit|programcounter|counter [12] & (!\controlunit|programcounter|counter [15] & (!\controlunit|programcounter|counter [14] & !\controlunit|programcounter|counter [13]))) # (!\controlunit|programcounter|counter 
// [12] & (\controlunit|programcounter|counter [14] & (\controlunit|programcounter|counter [15] $ (\controlunit|programcounter|counter [13]))))

	.dataa(\controlunit|programcounter|counter [15]),
	.datab(\controlunit|programcounter|counter [12]),
	.datac(\controlunit|programcounter|counter [14]),
	.datad(\controlunit|programcounter|counter [13]),
	.cin(gnd),
	.combout(\readonlymemory|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \readonlymemory|Mux2~0 .lut_mask = 16'h1024;
defparam \readonlymemory|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y32_N27
cycloneii_lcell_ff \readonlymemory|data_output[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\readonlymemory|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\readonlymemory|data_output [12]));

// Location: LCCOMB_X24_Y30_N22
cycloneii_lcell_comb \controlunit|comb|D_wr~0 (
// Equation(s):
// \controlunit|comb|D_wr~0_combout  = (!\controlunit|statereg|ff0|q~regout  & (!\controlunit|statereg|ff3|q~regout  & (!\controlunit|statereg|ff1|q~regout  & \controlunit|statereg|ff2|q~regout )))

	.dataa(\controlunit|statereg|ff0|q~regout ),
	.datab(\controlunit|statereg|ff3|q~regout ),
	.datac(\controlunit|statereg|ff1|q~regout ),
	.datad(\controlunit|statereg|ff2|q~regout ),
	.cin(gnd),
	.combout(\controlunit|comb|D_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|comb|D_wr~0 .lut_mask = 16'h0100;
defparam \controlunit|comb|D_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[0]~I (
	.datain(\controlunit|programcounter|counter [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[0]));
// synopsys translate_off
defparam \PC_addr[0]~I .input_async_reset = "none";
defparam \PC_addr[0]~I .input_power_up = "low";
defparam \PC_addr[0]~I .input_register_mode = "none";
defparam \PC_addr[0]~I .input_sync_reset = "none";
defparam \PC_addr[0]~I .oe_async_reset = "none";
defparam \PC_addr[0]~I .oe_power_up = "low";
defparam \PC_addr[0]~I .oe_register_mode = "none";
defparam \PC_addr[0]~I .oe_sync_reset = "none";
defparam \PC_addr[0]~I .operation_mode = "output";
defparam \PC_addr[0]~I .output_async_reset = "none";
defparam \PC_addr[0]~I .output_power_up = "low";
defparam \PC_addr[0]~I .output_register_mode = "none";
defparam \PC_addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[1]~I (
	.datain(\controlunit|programcounter|counter [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[1]));
// synopsys translate_off
defparam \PC_addr[1]~I .input_async_reset = "none";
defparam \PC_addr[1]~I .input_power_up = "low";
defparam \PC_addr[1]~I .input_register_mode = "none";
defparam \PC_addr[1]~I .input_sync_reset = "none";
defparam \PC_addr[1]~I .oe_async_reset = "none";
defparam \PC_addr[1]~I .oe_power_up = "low";
defparam \PC_addr[1]~I .oe_register_mode = "none";
defparam \PC_addr[1]~I .oe_sync_reset = "none";
defparam \PC_addr[1]~I .operation_mode = "output";
defparam \PC_addr[1]~I .output_async_reset = "none";
defparam \PC_addr[1]~I .output_power_up = "low";
defparam \PC_addr[1]~I .output_register_mode = "none";
defparam \PC_addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[2]~I (
	.datain(\controlunit|programcounter|counter [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[2]));
// synopsys translate_off
defparam \PC_addr[2]~I .input_async_reset = "none";
defparam \PC_addr[2]~I .input_power_up = "low";
defparam \PC_addr[2]~I .input_register_mode = "none";
defparam \PC_addr[2]~I .input_sync_reset = "none";
defparam \PC_addr[2]~I .oe_async_reset = "none";
defparam \PC_addr[2]~I .oe_power_up = "low";
defparam \PC_addr[2]~I .oe_register_mode = "none";
defparam \PC_addr[2]~I .oe_sync_reset = "none";
defparam \PC_addr[2]~I .operation_mode = "output";
defparam \PC_addr[2]~I .output_async_reset = "none";
defparam \PC_addr[2]~I .output_power_up = "low";
defparam \PC_addr[2]~I .output_register_mode = "none";
defparam \PC_addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[3]~I (
	.datain(\controlunit|programcounter|counter [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[3]));
// synopsys translate_off
defparam \PC_addr[3]~I .input_async_reset = "none";
defparam \PC_addr[3]~I .input_power_up = "low";
defparam \PC_addr[3]~I .input_register_mode = "none";
defparam \PC_addr[3]~I .input_sync_reset = "none";
defparam \PC_addr[3]~I .oe_async_reset = "none";
defparam \PC_addr[3]~I .oe_power_up = "low";
defparam \PC_addr[3]~I .oe_register_mode = "none";
defparam \PC_addr[3]~I .oe_sync_reset = "none";
defparam \PC_addr[3]~I .operation_mode = "output";
defparam \PC_addr[3]~I .output_async_reset = "none";
defparam \PC_addr[3]~I .output_power_up = "low";
defparam \PC_addr[3]~I .output_register_mode = "none";
defparam \PC_addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[4]~I (
	.datain(\controlunit|programcounter|counter [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[4]));
// synopsys translate_off
defparam \PC_addr[4]~I .input_async_reset = "none";
defparam \PC_addr[4]~I .input_power_up = "low";
defparam \PC_addr[4]~I .input_register_mode = "none";
defparam \PC_addr[4]~I .input_sync_reset = "none";
defparam \PC_addr[4]~I .oe_async_reset = "none";
defparam \PC_addr[4]~I .oe_power_up = "low";
defparam \PC_addr[4]~I .oe_register_mode = "none";
defparam \PC_addr[4]~I .oe_sync_reset = "none";
defparam \PC_addr[4]~I .operation_mode = "output";
defparam \PC_addr[4]~I .output_async_reset = "none";
defparam \PC_addr[4]~I .output_power_up = "low";
defparam \PC_addr[4]~I .output_register_mode = "none";
defparam \PC_addr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[5]~I (
	.datain(\controlunit|programcounter|counter [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[5]));
// synopsys translate_off
defparam \PC_addr[5]~I .input_async_reset = "none";
defparam \PC_addr[5]~I .input_power_up = "low";
defparam \PC_addr[5]~I .input_register_mode = "none";
defparam \PC_addr[5]~I .input_sync_reset = "none";
defparam \PC_addr[5]~I .oe_async_reset = "none";
defparam \PC_addr[5]~I .oe_power_up = "low";
defparam \PC_addr[5]~I .oe_register_mode = "none";
defparam \PC_addr[5]~I .oe_sync_reset = "none";
defparam \PC_addr[5]~I .operation_mode = "output";
defparam \PC_addr[5]~I .output_async_reset = "none";
defparam \PC_addr[5]~I .output_power_up = "low";
defparam \PC_addr[5]~I .output_register_mode = "none";
defparam \PC_addr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[6]~I (
	.datain(\controlunit|programcounter|counter [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[6]));
// synopsys translate_off
defparam \PC_addr[6]~I .input_async_reset = "none";
defparam \PC_addr[6]~I .input_power_up = "low";
defparam \PC_addr[6]~I .input_register_mode = "none";
defparam \PC_addr[6]~I .input_sync_reset = "none";
defparam \PC_addr[6]~I .oe_async_reset = "none";
defparam \PC_addr[6]~I .oe_power_up = "low";
defparam \PC_addr[6]~I .oe_register_mode = "none";
defparam \PC_addr[6]~I .oe_sync_reset = "none";
defparam \PC_addr[6]~I .operation_mode = "output";
defparam \PC_addr[6]~I .output_async_reset = "none";
defparam \PC_addr[6]~I .output_power_up = "low";
defparam \PC_addr[6]~I .output_register_mode = "none";
defparam \PC_addr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[7]~I (
	.datain(\controlunit|programcounter|counter [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[7]));
// synopsys translate_off
defparam \PC_addr[7]~I .input_async_reset = "none";
defparam \PC_addr[7]~I .input_power_up = "low";
defparam \PC_addr[7]~I .input_register_mode = "none";
defparam \PC_addr[7]~I .input_sync_reset = "none";
defparam \PC_addr[7]~I .oe_async_reset = "none";
defparam \PC_addr[7]~I .oe_power_up = "low";
defparam \PC_addr[7]~I .oe_register_mode = "none";
defparam \PC_addr[7]~I .oe_sync_reset = "none";
defparam \PC_addr[7]~I .operation_mode = "output";
defparam \PC_addr[7]~I .output_async_reset = "none";
defparam \PC_addr[7]~I .output_power_up = "low";
defparam \PC_addr[7]~I .output_register_mode = "none";
defparam \PC_addr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[8]~I (
	.datain(\controlunit|programcounter|counter [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[8]));
// synopsys translate_off
defparam \PC_addr[8]~I .input_async_reset = "none";
defparam \PC_addr[8]~I .input_power_up = "low";
defparam \PC_addr[8]~I .input_register_mode = "none";
defparam \PC_addr[8]~I .input_sync_reset = "none";
defparam \PC_addr[8]~I .oe_async_reset = "none";
defparam \PC_addr[8]~I .oe_power_up = "low";
defparam \PC_addr[8]~I .oe_register_mode = "none";
defparam \PC_addr[8]~I .oe_sync_reset = "none";
defparam \PC_addr[8]~I .operation_mode = "output";
defparam \PC_addr[8]~I .output_async_reset = "none";
defparam \PC_addr[8]~I .output_power_up = "low";
defparam \PC_addr[8]~I .output_register_mode = "none";
defparam \PC_addr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[9]~I (
	.datain(\controlunit|programcounter|counter [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[9]));
// synopsys translate_off
defparam \PC_addr[9]~I .input_async_reset = "none";
defparam \PC_addr[9]~I .input_power_up = "low";
defparam \PC_addr[9]~I .input_register_mode = "none";
defparam \PC_addr[9]~I .input_sync_reset = "none";
defparam \PC_addr[9]~I .oe_async_reset = "none";
defparam \PC_addr[9]~I .oe_power_up = "low";
defparam \PC_addr[9]~I .oe_register_mode = "none";
defparam \PC_addr[9]~I .oe_sync_reset = "none";
defparam \PC_addr[9]~I .operation_mode = "output";
defparam \PC_addr[9]~I .output_async_reset = "none";
defparam \PC_addr[9]~I .output_power_up = "low";
defparam \PC_addr[9]~I .output_register_mode = "none";
defparam \PC_addr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[10]~I (
	.datain(\controlunit|programcounter|counter [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[10]));
// synopsys translate_off
defparam \PC_addr[10]~I .input_async_reset = "none";
defparam \PC_addr[10]~I .input_power_up = "low";
defparam \PC_addr[10]~I .input_register_mode = "none";
defparam \PC_addr[10]~I .input_sync_reset = "none";
defparam \PC_addr[10]~I .oe_async_reset = "none";
defparam \PC_addr[10]~I .oe_power_up = "low";
defparam \PC_addr[10]~I .oe_register_mode = "none";
defparam \PC_addr[10]~I .oe_sync_reset = "none";
defparam \PC_addr[10]~I .operation_mode = "output";
defparam \PC_addr[10]~I .output_async_reset = "none";
defparam \PC_addr[10]~I .output_power_up = "low";
defparam \PC_addr[10]~I .output_register_mode = "none";
defparam \PC_addr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[11]~I (
	.datain(\controlunit|programcounter|counter [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[11]));
// synopsys translate_off
defparam \PC_addr[11]~I .input_async_reset = "none";
defparam \PC_addr[11]~I .input_power_up = "low";
defparam \PC_addr[11]~I .input_register_mode = "none";
defparam \PC_addr[11]~I .input_sync_reset = "none";
defparam \PC_addr[11]~I .oe_async_reset = "none";
defparam \PC_addr[11]~I .oe_power_up = "low";
defparam \PC_addr[11]~I .oe_register_mode = "none";
defparam \PC_addr[11]~I .oe_sync_reset = "none";
defparam \PC_addr[11]~I .operation_mode = "output";
defparam \PC_addr[11]~I .output_async_reset = "none";
defparam \PC_addr[11]~I .output_power_up = "low";
defparam \PC_addr[11]~I .output_register_mode = "none";
defparam \PC_addr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[12]~I (
	.datain(\controlunit|programcounter|counter [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[12]));
// synopsys translate_off
defparam \PC_addr[12]~I .input_async_reset = "none";
defparam \PC_addr[12]~I .input_power_up = "low";
defparam \PC_addr[12]~I .input_register_mode = "none";
defparam \PC_addr[12]~I .input_sync_reset = "none";
defparam \PC_addr[12]~I .oe_async_reset = "none";
defparam \PC_addr[12]~I .oe_power_up = "low";
defparam \PC_addr[12]~I .oe_register_mode = "none";
defparam \PC_addr[12]~I .oe_sync_reset = "none";
defparam \PC_addr[12]~I .operation_mode = "output";
defparam \PC_addr[12]~I .output_async_reset = "none";
defparam \PC_addr[12]~I .output_power_up = "low";
defparam \PC_addr[12]~I .output_register_mode = "none";
defparam \PC_addr[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[13]~I (
	.datain(\controlunit|programcounter|counter [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[13]));
// synopsys translate_off
defparam \PC_addr[13]~I .input_async_reset = "none";
defparam \PC_addr[13]~I .input_power_up = "low";
defparam \PC_addr[13]~I .input_register_mode = "none";
defparam \PC_addr[13]~I .input_sync_reset = "none";
defparam \PC_addr[13]~I .oe_async_reset = "none";
defparam \PC_addr[13]~I .oe_power_up = "low";
defparam \PC_addr[13]~I .oe_register_mode = "none";
defparam \PC_addr[13]~I .oe_sync_reset = "none";
defparam \PC_addr[13]~I .operation_mode = "output";
defparam \PC_addr[13]~I .output_async_reset = "none";
defparam \PC_addr[13]~I .output_power_up = "low";
defparam \PC_addr[13]~I .output_register_mode = "none";
defparam \PC_addr[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[14]~I (
	.datain(\controlunit|programcounter|counter [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[14]));
// synopsys translate_off
defparam \PC_addr[14]~I .input_async_reset = "none";
defparam \PC_addr[14]~I .input_power_up = "low";
defparam \PC_addr[14]~I .input_register_mode = "none";
defparam \PC_addr[14]~I .input_sync_reset = "none";
defparam \PC_addr[14]~I .oe_async_reset = "none";
defparam \PC_addr[14]~I .oe_power_up = "low";
defparam \PC_addr[14]~I .oe_register_mode = "none";
defparam \PC_addr[14]~I .oe_sync_reset = "none";
defparam \PC_addr[14]~I .operation_mode = "output";
defparam \PC_addr[14]~I .output_async_reset = "none";
defparam \PC_addr[14]~I .output_power_up = "low";
defparam \PC_addr[14]~I .output_register_mode = "none";
defparam \PC_addr[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_addr[15]~I (
	.datain(\controlunit|programcounter|counter [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_addr[15]));
// synopsys translate_off
defparam \PC_addr[15]~I .input_async_reset = "none";
defparam \PC_addr[15]~I .input_power_up = "low";
defparam \PC_addr[15]~I .input_register_mode = "none";
defparam \PC_addr[15]~I .input_sync_reset = "none";
defparam \PC_addr[15]~I .oe_async_reset = "none";
defparam \PC_addr[15]~I .oe_power_up = "low";
defparam \PC_addr[15]~I .oe_register_mode = "none";
defparam \PC_addr[15]~I .oe_sync_reset = "none";
defparam \PC_addr[15]~I .operation_mode = "output";
defparam \PC_addr[15]~I .output_async_reset = "none";
defparam \PC_addr[15]~I .output_power_up = "low";
defparam \PC_addr[15]~I .output_register_mode = "none";
defparam \PC_addr[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[0]~I (
	.datain(\readonlymemory|data_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[0]));
// synopsys translate_off
defparam \IR_data[0]~I .input_async_reset = "none";
defparam \IR_data[0]~I .input_power_up = "low";
defparam \IR_data[0]~I .input_register_mode = "none";
defparam \IR_data[0]~I .input_sync_reset = "none";
defparam \IR_data[0]~I .oe_async_reset = "none";
defparam \IR_data[0]~I .oe_power_up = "low";
defparam \IR_data[0]~I .oe_register_mode = "none";
defparam \IR_data[0]~I .oe_sync_reset = "none";
defparam \IR_data[0]~I .operation_mode = "output";
defparam \IR_data[0]~I .output_async_reset = "none";
defparam \IR_data[0]~I .output_power_up = "low";
defparam \IR_data[0]~I .output_register_mode = "none";
defparam \IR_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[1]~I (
	.datain(\readonlymemory|data_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[1]));
// synopsys translate_off
defparam \IR_data[1]~I .input_async_reset = "none";
defparam \IR_data[1]~I .input_power_up = "low";
defparam \IR_data[1]~I .input_register_mode = "none";
defparam \IR_data[1]~I .input_sync_reset = "none";
defparam \IR_data[1]~I .oe_async_reset = "none";
defparam \IR_data[1]~I .oe_power_up = "low";
defparam \IR_data[1]~I .oe_register_mode = "none";
defparam \IR_data[1]~I .oe_sync_reset = "none";
defparam \IR_data[1]~I .operation_mode = "output";
defparam \IR_data[1]~I .output_async_reset = "none";
defparam \IR_data[1]~I .output_power_up = "low";
defparam \IR_data[1]~I .output_register_mode = "none";
defparam \IR_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[2]~I (
	.datain(\readonlymemory|data_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[2]));
// synopsys translate_off
defparam \IR_data[2]~I .input_async_reset = "none";
defparam \IR_data[2]~I .input_power_up = "low";
defparam \IR_data[2]~I .input_register_mode = "none";
defparam \IR_data[2]~I .input_sync_reset = "none";
defparam \IR_data[2]~I .oe_async_reset = "none";
defparam \IR_data[2]~I .oe_power_up = "low";
defparam \IR_data[2]~I .oe_register_mode = "none";
defparam \IR_data[2]~I .oe_sync_reset = "none";
defparam \IR_data[2]~I .operation_mode = "output";
defparam \IR_data[2]~I .output_async_reset = "none";
defparam \IR_data[2]~I .output_power_up = "low";
defparam \IR_data[2]~I .output_register_mode = "none";
defparam \IR_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[3]~I (
	.datain(\readonlymemory|data_output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[3]));
// synopsys translate_off
defparam \IR_data[3]~I .input_async_reset = "none";
defparam \IR_data[3]~I .input_power_up = "low";
defparam \IR_data[3]~I .input_register_mode = "none";
defparam \IR_data[3]~I .input_sync_reset = "none";
defparam \IR_data[3]~I .oe_async_reset = "none";
defparam \IR_data[3]~I .oe_power_up = "low";
defparam \IR_data[3]~I .oe_register_mode = "none";
defparam \IR_data[3]~I .oe_sync_reset = "none";
defparam \IR_data[3]~I .operation_mode = "output";
defparam \IR_data[3]~I .output_async_reset = "none";
defparam \IR_data[3]~I .output_power_up = "low";
defparam \IR_data[3]~I .output_register_mode = "none";
defparam \IR_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[4]~I (
	.datain(\readonlymemory|data_output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[4]));
// synopsys translate_off
defparam \IR_data[4]~I .input_async_reset = "none";
defparam \IR_data[4]~I .input_power_up = "low";
defparam \IR_data[4]~I .input_register_mode = "none";
defparam \IR_data[4]~I .input_sync_reset = "none";
defparam \IR_data[4]~I .oe_async_reset = "none";
defparam \IR_data[4]~I .oe_power_up = "low";
defparam \IR_data[4]~I .oe_register_mode = "none";
defparam \IR_data[4]~I .oe_sync_reset = "none";
defparam \IR_data[4]~I .operation_mode = "output";
defparam \IR_data[4]~I .output_async_reset = "none";
defparam \IR_data[4]~I .output_power_up = "low";
defparam \IR_data[4]~I .output_register_mode = "none";
defparam \IR_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[5]));
// synopsys translate_off
defparam \IR_data[5]~I .input_async_reset = "none";
defparam \IR_data[5]~I .input_power_up = "low";
defparam \IR_data[5]~I .input_register_mode = "none";
defparam \IR_data[5]~I .input_sync_reset = "none";
defparam \IR_data[5]~I .oe_async_reset = "none";
defparam \IR_data[5]~I .oe_power_up = "low";
defparam \IR_data[5]~I .oe_register_mode = "none";
defparam \IR_data[5]~I .oe_sync_reset = "none";
defparam \IR_data[5]~I .operation_mode = "output";
defparam \IR_data[5]~I .output_async_reset = "none";
defparam \IR_data[5]~I .output_power_up = "low";
defparam \IR_data[5]~I .output_register_mode = "none";
defparam \IR_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[6]~I (
	.datain(\readonlymemory|data_output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[6]));
// synopsys translate_off
defparam \IR_data[6]~I .input_async_reset = "none";
defparam \IR_data[6]~I .input_power_up = "low";
defparam \IR_data[6]~I .input_register_mode = "none";
defparam \IR_data[6]~I .input_sync_reset = "none";
defparam \IR_data[6]~I .oe_async_reset = "none";
defparam \IR_data[6]~I .oe_power_up = "low";
defparam \IR_data[6]~I .oe_register_mode = "none";
defparam \IR_data[6]~I .oe_sync_reset = "none";
defparam \IR_data[6]~I .operation_mode = "output";
defparam \IR_data[6]~I .output_async_reset = "none";
defparam \IR_data[6]~I .output_power_up = "low";
defparam \IR_data[6]~I .output_register_mode = "none";
defparam \IR_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[7]));
// synopsys translate_off
defparam \IR_data[7]~I .input_async_reset = "none";
defparam \IR_data[7]~I .input_power_up = "low";
defparam \IR_data[7]~I .input_register_mode = "none";
defparam \IR_data[7]~I .input_sync_reset = "none";
defparam \IR_data[7]~I .oe_async_reset = "none";
defparam \IR_data[7]~I .oe_power_up = "low";
defparam \IR_data[7]~I .oe_register_mode = "none";
defparam \IR_data[7]~I .oe_sync_reset = "none";
defparam \IR_data[7]~I .operation_mode = "output";
defparam \IR_data[7]~I .output_async_reset = "none";
defparam \IR_data[7]~I .output_power_up = "low";
defparam \IR_data[7]~I .output_register_mode = "none";
defparam \IR_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[8]~I (
	.datain(\readonlymemory|data_output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[8]));
// synopsys translate_off
defparam \IR_data[8]~I .input_async_reset = "none";
defparam \IR_data[8]~I .input_power_up = "low";
defparam \IR_data[8]~I .input_register_mode = "none";
defparam \IR_data[8]~I .input_sync_reset = "none";
defparam \IR_data[8]~I .oe_async_reset = "none";
defparam \IR_data[8]~I .oe_power_up = "low";
defparam \IR_data[8]~I .oe_register_mode = "none";
defparam \IR_data[8]~I .oe_sync_reset = "none";
defparam \IR_data[8]~I .operation_mode = "output";
defparam \IR_data[8]~I .output_async_reset = "none";
defparam \IR_data[8]~I .output_power_up = "low";
defparam \IR_data[8]~I .output_register_mode = "none";
defparam \IR_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[9]~I (
	.datain(\readonlymemory|data_output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[9]));
// synopsys translate_off
defparam \IR_data[9]~I .input_async_reset = "none";
defparam \IR_data[9]~I .input_power_up = "low";
defparam \IR_data[9]~I .input_register_mode = "none";
defparam \IR_data[9]~I .input_sync_reset = "none";
defparam \IR_data[9]~I .oe_async_reset = "none";
defparam \IR_data[9]~I .oe_power_up = "low";
defparam \IR_data[9]~I .oe_register_mode = "none";
defparam \IR_data[9]~I .oe_sync_reset = "none";
defparam \IR_data[9]~I .operation_mode = "output";
defparam \IR_data[9]~I .output_async_reset = "none";
defparam \IR_data[9]~I .output_power_up = "low";
defparam \IR_data[9]~I .output_register_mode = "none";
defparam \IR_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[10]~I (
	.datain(\readonlymemory|data_output [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[10]));
// synopsys translate_off
defparam \IR_data[10]~I .input_async_reset = "none";
defparam \IR_data[10]~I .input_power_up = "low";
defparam \IR_data[10]~I .input_register_mode = "none";
defparam \IR_data[10]~I .input_sync_reset = "none";
defparam \IR_data[10]~I .oe_async_reset = "none";
defparam \IR_data[10]~I .oe_power_up = "low";
defparam \IR_data[10]~I .oe_register_mode = "none";
defparam \IR_data[10]~I .oe_sync_reset = "none";
defparam \IR_data[10]~I .operation_mode = "output";
defparam \IR_data[10]~I .output_async_reset = "none";
defparam \IR_data[10]~I .output_power_up = "low";
defparam \IR_data[10]~I .output_register_mode = "none";
defparam \IR_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[11]));
// synopsys translate_off
defparam \IR_data[11]~I .input_async_reset = "none";
defparam \IR_data[11]~I .input_power_up = "low";
defparam \IR_data[11]~I .input_register_mode = "none";
defparam \IR_data[11]~I .input_sync_reset = "none";
defparam \IR_data[11]~I .oe_async_reset = "none";
defparam \IR_data[11]~I .oe_power_up = "low";
defparam \IR_data[11]~I .oe_register_mode = "none";
defparam \IR_data[11]~I .oe_sync_reset = "none";
defparam \IR_data[11]~I .operation_mode = "output";
defparam \IR_data[11]~I .output_async_reset = "none";
defparam \IR_data[11]~I .output_power_up = "low";
defparam \IR_data[11]~I .output_register_mode = "none";
defparam \IR_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[12]~I (
	.datain(\readonlymemory|data_output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[12]));
// synopsys translate_off
defparam \IR_data[12]~I .input_async_reset = "none";
defparam \IR_data[12]~I .input_power_up = "low";
defparam \IR_data[12]~I .input_register_mode = "none";
defparam \IR_data[12]~I .input_sync_reset = "none";
defparam \IR_data[12]~I .oe_async_reset = "none";
defparam \IR_data[12]~I .oe_power_up = "low";
defparam \IR_data[12]~I .oe_register_mode = "none";
defparam \IR_data[12]~I .oe_sync_reset = "none";
defparam \IR_data[12]~I .operation_mode = "output";
defparam \IR_data[12]~I .output_async_reset = "none";
defparam \IR_data[12]~I .output_power_up = "low";
defparam \IR_data[12]~I .output_register_mode = "none";
defparam \IR_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[13]~I (
	.datain(\readonlymemory|data_output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[13]));
// synopsys translate_off
defparam \IR_data[13]~I .input_async_reset = "none";
defparam \IR_data[13]~I .input_power_up = "low";
defparam \IR_data[13]~I .input_register_mode = "none";
defparam \IR_data[13]~I .input_sync_reset = "none";
defparam \IR_data[13]~I .oe_async_reset = "none";
defparam \IR_data[13]~I .oe_power_up = "low";
defparam \IR_data[13]~I .oe_register_mode = "none";
defparam \IR_data[13]~I .oe_sync_reset = "none";
defparam \IR_data[13]~I .operation_mode = "output";
defparam \IR_data[13]~I .output_async_reset = "none";
defparam \IR_data[13]~I .output_power_up = "low";
defparam \IR_data[13]~I .output_register_mode = "none";
defparam \IR_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[14]~I (
	.datain(\readonlymemory|data_output [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[14]));
// synopsys translate_off
defparam \IR_data[14]~I .input_async_reset = "none";
defparam \IR_data[14]~I .input_power_up = "low";
defparam \IR_data[14]~I .input_register_mode = "none";
defparam \IR_data[14]~I .input_sync_reset = "none";
defparam \IR_data[14]~I .oe_async_reset = "none";
defparam \IR_data[14]~I .oe_power_up = "low";
defparam \IR_data[14]~I .oe_register_mode = "none";
defparam \IR_data[14]~I .oe_sync_reset = "none";
defparam \IR_data[14]~I .operation_mode = "output";
defparam \IR_data[14]~I .output_async_reset = "none";
defparam \IR_data[14]~I .output_power_up = "low";
defparam \IR_data[14]~I .output_register_mode = "none";
defparam \IR_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR_data[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR_data[15]));
// synopsys translate_off
defparam \IR_data[15]~I .input_async_reset = "none";
defparam \IR_data[15]~I .input_power_up = "low";
defparam \IR_data[15]~I .input_register_mode = "none";
defparam \IR_data[15]~I .input_sync_reset = "none";
defparam \IR_data[15]~I .oe_async_reset = "none";
defparam \IR_data[15]~I .oe_power_up = "low";
defparam \IR_data[15]~I .oe_register_mode = "none";
defparam \IR_data[15]~I .oe_sync_reset = "none";
defparam \IR_data[15]~I .operation_mode = "output";
defparam \IR_data[15]~I .output_async_reset = "none";
defparam \IR_data[15]~I .output_power_up = "low";
defparam \IR_data[15]~I .output_register_mode = "none";
defparam \IR_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[0]~I (
	.datain(\operationalunit|reg|Rp_data [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[0]));
// synopsys translate_off
defparam \D_W_data[0]~I .input_async_reset = "none";
defparam \D_W_data[0]~I .input_power_up = "low";
defparam \D_W_data[0]~I .input_register_mode = "none";
defparam \D_W_data[0]~I .input_sync_reset = "none";
defparam \D_W_data[0]~I .oe_async_reset = "none";
defparam \D_W_data[0]~I .oe_power_up = "low";
defparam \D_W_data[0]~I .oe_register_mode = "none";
defparam \D_W_data[0]~I .oe_sync_reset = "none";
defparam \D_W_data[0]~I .operation_mode = "output";
defparam \D_W_data[0]~I .output_async_reset = "none";
defparam \D_W_data[0]~I .output_power_up = "low";
defparam \D_W_data[0]~I .output_register_mode = "none";
defparam \D_W_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[1]~I (
	.datain(\operationalunit|reg|Rp_data [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[1]));
// synopsys translate_off
defparam \D_W_data[1]~I .input_async_reset = "none";
defparam \D_W_data[1]~I .input_power_up = "low";
defparam \D_W_data[1]~I .input_register_mode = "none";
defparam \D_W_data[1]~I .input_sync_reset = "none";
defparam \D_W_data[1]~I .oe_async_reset = "none";
defparam \D_W_data[1]~I .oe_power_up = "low";
defparam \D_W_data[1]~I .oe_register_mode = "none";
defparam \D_W_data[1]~I .oe_sync_reset = "none";
defparam \D_W_data[1]~I .operation_mode = "output";
defparam \D_W_data[1]~I .output_async_reset = "none";
defparam \D_W_data[1]~I .output_power_up = "low";
defparam \D_W_data[1]~I .output_register_mode = "none";
defparam \D_W_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[2]~I (
	.datain(\operationalunit|reg|Rp_data [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[2]));
// synopsys translate_off
defparam \D_W_data[2]~I .input_async_reset = "none";
defparam \D_W_data[2]~I .input_power_up = "low";
defparam \D_W_data[2]~I .input_register_mode = "none";
defparam \D_W_data[2]~I .input_sync_reset = "none";
defparam \D_W_data[2]~I .oe_async_reset = "none";
defparam \D_W_data[2]~I .oe_power_up = "low";
defparam \D_W_data[2]~I .oe_register_mode = "none";
defparam \D_W_data[2]~I .oe_sync_reset = "none";
defparam \D_W_data[2]~I .operation_mode = "output";
defparam \D_W_data[2]~I .output_async_reset = "none";
defparam \D_W_data[2]~I .output_power_up = "low";
defparam \D_W_data[2]~I .output_register_mode = "none";
defparam \D_W_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[3]~I (
	.datain(\operationalunit|reg|Rp_data [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[3]));
// synopsys translate_off
defparam \D_W_data[3]~I .input_async_reset = "none";
defparam \D_W_data[3]~I .input_power_up = "low";
defparam \D_W_data[3]~I .input_register_mode = "none";
defparam \D_W_data[3]~I .input_sync_reset = "none";
defparam \D_W_data[3]~I .oe_async_reset = "none";
defparam \D_W_data[3]~I .oe_power_up = "low";
defparam \D_W_data[3]~I .oe_register_mode = "none";
defparam \D_W_data[3]~I .oe_sync_reset = "none";
defparam \D_W_data[3]~I .operation_mode = "output";
defparam \D_W_data[3]~I .output_async_reset = "none";
defparam \D_W_data[3]~I .output_power_up = "low";
defparam \D_W_data[3]~I .output_register_mode = "none";
defparam \D_W_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[4]~I (
	.datain(\operationalunit|reg|Rp_data [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[4]));
// synopsys translate_off
defparam \D_W_data[4]~I .input_async_reset = "none";
defparam \D_W_data[4]~I .input_power_up = "low";
defparam \D_W_data[4]~I .input_register_mode = "none";
defparam \D_W_data[4]~I .input_sync_reset = "none";
defparam \D_W_data[4]~I .oe_async_reset = "none";
defparam \D_W_data[4]~I .oe_power_up = "low";
defparam \D_W_data[4]~I .oe_register_mode = "none";
defparam \D_W_data[4]~I .oe_sync_reset = "none";
defparam \D_W_data[4]~I .operation_mode = "output";
defparam \D_W_data[4]~I .output_async_reset = "none";
defparam \D_W_data[4]~I .output_power_up = "low";
defparam \D_W_data[4]~I .output_register_mode = "none";
defparam \D_W_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[5]~I (
	.datain(\operationalunit|reg|Rp_data [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[5]));
// synopsys translate_off
defparam \D_W_data[5]~I .input_async_reset = "none";
defparam \D_W_data[5]~I .input_power_up = "low";
defparam \D_W_data[5]~I .input_register_mode = "none";
defparam \D_W_data[5]~I .input_sync_reset = "none";
defparam \D_W_data[5]~I .oe_async_reset = "none";
defparam \D_W_data[5]~I .oe_power_up = "low";
defparam \D_W_data[5]~I .oe_register_mode = "none";
defparam \D_W_data[5]~I .oe_sync_reset = "none";
defparam \D_W_data[5]~I .operation_mode = "output";
defparam \D_W_data[5]~I .output_async_reset = "none";
defparam \D_W_data[5]~I .output_power_up = "low";
defparam \D_W_data[5]~I .output_register_mode = "none";
defparam \D_W_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[6]~I (
	.datain(\operationalunit|reg|Rp_data [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[6]));
// synopsys translate_off
defparam \D_W_data[6]~I .input_async_reset = "none";
defparam \D_W_data[6]~I .input_power_up = "low";
defparam \D_W_data[6]~I .input_register_mode = "none";
defparam \D_W_data[6]~I .input_sync_reset = "none";
defparam \D_W_data[6]~I .oe_async_reset = "none";
defparam \D_W_data[6]~I .oe_power_up = "low";
defparam \D_W_data[6]~I .oe_register_mode = "none";
defparam \D_W_data[6]~I .oe_sync_reset = "none";
defparam \D_W_data[6]~I .operation_mode = "output";
defparam \D_W_data[6]~I .output_async_reset = "none";
defparam \D_W_data[6]~I .output_power_up = "low";
defparam \D_W_data[6]~I .output_register_mode = "none";
defparam \D_W_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[7]~I (
	.datain(\operationalunit|reg|Rp_data [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[7]));
// synopsys translate_off
defparam \D_W_data[7]~I .input_async_reset = "none";
defparam \D_W_data[7]~I .input_power_up = "low";
defparam \D_W_data[7]~I .input_register_mode = "none";
defparam \D_W_data[7]~I .input_sync_reset = "none";
defparam \D_W_data[7]~I .oe_async_reset = "none";
defparam \D_W_data[7]~I .oe_power_up = "low";
defparam \D_W_data[7]~I .oe_register_mode = "none";
defparam \D_W_data[7]~I .oe_sync_reset = "none";
defparam \D_W_data[7]~I .operation_mode = "output";
defparam \D_W_data[7]~I .output_async_reset = "none";
defparam \D_W_data[7]~I .output_power_up = "low";
defparam \D_W_data[7]~I .output_register_mode = "none";
defparam \D_W_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[8]~I (
	.datain(\operationalunit|reg|Rp_data [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[8]));
// synopsys translate_off
defparam \D_W_data[8]~I .input_async_reset = "none";
defparam \D_W_data[8]~I .input_power_up = "low";
defparam \D_W_data[8]~I .input_register_mode = "none";
defparam \D_W_data[8]~I .input_sync_reset = "none";
defparam \D_W_data[8]~I .oe_async_reset = "none";
defparam \D_W_data[8]~I .oe_power_up = "low";
defparam \D_W_data[8]~I .oe_register_mode = "none";
defparam \D_W_data[8]~I .oe_sync_reset = "none";
defparam \D_W_data[8]~I .operation_mode = "output";
defparam \D_W_data[8]~I .output_async_reset = "none";
defparam \D_W_data[8]~I .output_power_up = "low";
defparam \D_W_data[8]~I .output_register_mode = "none";
defparam \D_W_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[9]~I (
	.datain(\operationalunit|reg|Rp_data [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[9]));
// synopsys translate_off
defparam \D_W_data[9]~I .input_async_reset = "none";
defparam \D_W_data[9]~I .input_power_up = "low";
defparam \D_W_data[9]~I .input_register_mode = "none";
defparam \D_W_data[9]~I .input_sync_reset = "none";
defparam \D_W_data[9]~I .oe_async_reset = "none";
defparam \D_W_data[9]~I .oe_power_up = "low";
defparam \D_W_data[9]~I .oe_register_mode = "none";
defparam \D_W_data[9]~I .oe_sync_reset = "none";
defparam \D_W_data[9]~I .operation_mode = "output";
defparam \D_W_data[9]~I .output_async_reset = "none";
defparam \D_W_data[9]~I .output_power_up = "low";
defparam \D_W_data[9]~I .output_register_mode = "none";
defparam \D_W_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[10]~I (
	.datain(\operationalunit|reg|Rp_data [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[10]));
// synopsys translate_off
defparam \D_W_data[10]~I .input_async_reset = "none";
defparam \D_W_data[10]~I .input_power_up = "low";
defparam \D_W_data[10]~I .input_register_mode = "none";
defparam \D_W_data[10]~I .input_sync_reset = "none";
defparam \D_W_data[10]~I .oe_async_reset = "none";
defparam \D_W_data[10]~I .oe_power_up = "low";
defparam \D_W_data[10]~I .oe_register_mode = "none";
defparam \D_W_data[10]~I .oe_sync_reset = "none";
defparam \D_W_data[10]~I .operation_mode = "output";
defparam \D_W_data[10]~I .output_async_reset = "none";
defparam \D_W_data[10]~I .output_power_up = "low";
defparam \D_W_data[10]~I .output_register_mode = "none";
defparam \D_W_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[11]~I (
	.datain(\operationalunit|reg|Rp_data [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[11]));
// synopsys translate_off
defparam \D_W_data[11]~I .input_async_reset = "none";
defparam \D_W_data[11]~I .input_power_up = "low";
defparam \D_W_data[11]~I .input_register_mode = "none";
defparam \D_W_data[11]~I .input_sync_reset = "none";
defparam \D_W_data[11]~I .oe_async_reset = "none";
defparam \D_W_data[11]~I .oe_power_up = "low";
defparam \D_W_data[11]~I .oe_register_mode = "none";
defparam \D_W_data[11]~I .oe_sync_reset = "none";
defparam \D_W_data[11]~I .operation_mode = "output";
defparam \D_W_data[11]~I .output_async_reset = "none";
defparam \D_W_data[11]~I .output_power_up = "low";
defparam \D_W_data[11]~I .output_register_mode = "none";
defparam \D_W_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[12]~I (
	.datain(\operationalunit|reg|Rp_data [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[12]));
// synopsys translate_off
defparam \D_W_data[12]~I .input_async_reset = "none";
defparam \D_W_data[12]~I .input_power_up = "low";
defparam \D_W_data[12]~I .input_register_mode = "none";
defparam \D_W_data[12]~I .input_sync_reset = "none";
defparam \D_W_data[12]~I .oe_async_reset = "none";
defparam \D_W_data[12]~I .oe_power_up = "low";
defparam \D_W_data[12]~I .oe_register_mode = "none";
defparam \D_W_data[12]~I .oe_sync_reset = "none";
defparam \D_W_data[12]~I .operation_mode = "output";
defparam \D_W_data[12]~I .output_async_reset = "none";
defparam \D_W_data[12]~I .output_power_up = "low";
defparam \D_W_data[12]~I .output_register_mode = "none";
defparam \D_W_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[13]~I (
	.datain(\operationalunit|reg|Rp_data [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[13]));
// synopsys translate_off
defparam \D_W_data[13]~I .input_async_reset = "none";
defparam \D_W_data[13]~I .input_power_up = "low";
defparam \D_W_data[13]~I .input_register_mode = "none";
defparam \D_W_data[13]~I .input_sync_reset = "none";
defparam \D_W_data[13]~I .oe_async_reset = "none";
defparam \D_W_data[13]~I .oe_power_up = "low";
defparam \D_W_data[13]~I .oe_register_mode = "none";
defparam \D_W_data[13]~I .oe_sync_reset = "none";
defparam \D_W_data[13]~I .operation_mode = "output";
defparam \D_W_data[13]~I .output_async_reset = "none";
defparam \D_W_data[13]~I .output_power_up = "low";
defparam \D_W_data[13]~I .output_register_mode = "none";
defparam \D_W_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[14]~I (
	.datain(\operationalunit|reg|Rp_data [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[14]));
// synopsys translate_off
defparam \D_W_data[14]~I .input_async_reset = "none";
defparam \D_W_data[14]~I .input_power_up = "low";
defparam \D_W_data[14]~I .input_register_mode = "none";
defparam \D_W_data[14]~I .input_sync_reset = "none";
defparam \D_W_data[14]~I .oe_async_reset = "none";
defparam \D_W_data[14]~I .oe_power_up = "low";
defparam \D_W_data[14]~I .oe_register_mode = "none";
defparam \D_W_data[14]~I .oe_sync_reset = "none";
defparam \D_W_data[14]~I .operation_mode = "output";
defparam \D_W_data[14]~I .output_async_reset = "none";
defparam \D_W_data[14]~I .output_power_up = "low";
defparam \D_W_data[14]~I .output_register_mode = "none";
defparam \D_W_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_W_data[15]~I (
	.datain(\operationalunit|reg|Rp_data [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_W_data[15]));
// synopsys translate_off
defparam \D_W_data[15]~I .input_async_reset = "none";
defparam \D_W_data[15]~I .input_power_up = "low";
defparam \D_W_data[15]~I .input_register_mode = "none";
defparam \D_W_data[15]~I .input_sync_reset = "none";
defparam \D_W_data[15]~I .oe_async_reset = "none";
defparam \D_W_data[15]~I .oe_power_up = "low";
defparam \D_W_data[15]~I .oe_register_mode = "none";
defparam \D_W_data[15]~I .oe_sync_reset = "none";
defparam \D_W_data[15]~I .operation_mode = "output";
defparam \D_W_data[15]~I .output_async_reset = "none";
defparam \D_W_data[15]~I .output_power_up = "low";
defparam \D_W_data[15]~I .output_register_mode = "none";
defparam \D_W_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[0]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[0]));
// synopsys translate_off
defparam \D_R_data[0]~I .input_async_reset = "none";
defparam \D_R_data[0]~I .input_power_up = "low";
defparam \D_R_data[0]~I .input_register_mode = "none";
defparam \D_R_data[0]~I .input_sync_reset = "none";
defparam \D_R_data[0]~I .oe_async_reset = "none";
defparam \D_R_data[0]~I .oe_power_up = "low";
defparam \D_R_data[0]~I .oe_register_mode = "none";
defparam \D_R_data[0]~I .oe_sync_reset = "none";
defparam \D_R_data[0]~I .operation_mode = "output";
defparam \D_R_data[0]~I .output_async_reset = "none";
defparam \D_R_data[0]~I .output_power_up = "low";
defparam \D_R_data[0]~I .output_register_mode = "none";
defparam \D_R_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[1]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[1]));
// synopsys translate_off
defparam \D_R_data[1]~I .input_async_reset = "none";
defparam \D_R_data[1]~I .input_power_up = "low";
defparam \D_R_data[1]~I .input_register_mode = "none";
defparam \D_R_data[1]~I .input_sync_reset = "none";
defparam \D_R_data[1]~I .oe_async_reset = "none";
defparam \D_R_data[1]~I .oe_power_up = "low";
defparam \D_R_data[1]~I .oe_register_mode = "none";
defparam \D_R_data[1]~I .oe_sync_reset = "none";
defparam \D_R_data[1]~I .operation_mode = "output";
defparam \D_R_data[1]~I .output_async_reset = "none";
defparam \D_R_data[1]~I .output_power_up = "low";
defparam \D_R_data[1]~I .output_register_mode = "none";
defparam \D_R_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[2]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[2]));
// synopsys translate_off
defparam \D_R_data[2]~I .input_async_reset = "none";
defparam \D_R_data[2]~I .input_power_up = "low";
defparam \D_R_data[2]~I .input_register_mode = "none";
defparam \D_R_data[2]~I .input_sync_reset = "none";
defparam \D_R_data[2]~I .oe_async_reset = "none";
defparam \D_R_data[2]~I .oe_power_up = "low";
defparam \D_R_data[2]~I .oe_register_mode = "none";
defparam \D_R_data[2]~I .oe_sync_reset = "none";
defparam \D_R_data[2]~I .operation_mode = "output";
defparam \D_R_data[2]~I .output_async_reset = "none";
defparam \D_R_data[2]~I .output_power_up = "low";
defparam \D_R_data[2]~I .output_register_mode = "none";
defparam \D_R_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[3]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[3]));
// synopsys translate_off
defparam \D_R_data[3]~I .input_async_reset = "none";
defparam \D_R_data[3]~I .input_power_up = "low";
defparam \D_R_data[3]~I .input_register_mode = "none";
defparam \D_R_data[3]~I .input_sync_reset = "none";
defparam \D_R_data[3]~I .oe_async_reset = "none";
defparam \D_R_data[3]~I .oe_power_up = "low";
defparam \D_R_data[3]~I .oe_register_mode = "none";
defparam \D_R_data[3]~I .oe_sync_reset = "none";
defparam \D_R_data[3]~I .operation_mode = "output";
defparam \D_R_data[3]~I .output_async_reset = "none";
defparam \D_R_data[3]~I .output_power_up = "low";
defparam \D_R_data[3]~I .output_register_mode = "none";
defparam \D_R_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[4]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[4]));
// synopsys translate_off
defparam \D_R_data[4]~I .input_async_reset = "none";
defparam \D_R_data[4]~I .input_power_up = "low";
defparam \D_R_data[4]~I .input_register_mode = "none";
defparam \D_R_data[4]~I .input_sync_reset = "none";
defparam \D_R_data[4]~I .oe_async_reset = "none";
defparam \D_R_data[4]~I .oe_power_up = "low";
defparam \D_R_data[4]~I .oe_register_mode = "none";
defparam \D_R_data[4]~I .oe_sync_reset = "none";
defparam \D_R_data[4]~I .operation_mode = "output";
defparam \D_R_data[4]~I .output_async_reset = "none";
defparam \D_R_data[4]~I .output_power_up = "low";
defparam \D_R_data[4]~I .output_register_mode = "none";
defparam \D_R_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[5]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[5]));
// synopsys translate_off
defparam \D_R_data[5]~I .input_async_reset = "none";
defparam \D_R_data[5]~I .input_power_up = "low";
defparam \D_R_data[5]~I .input_register_mode = "none";
defparam \D_R_data[5]~I .input_sync_reset = "none";
defparam \D_R_data[5]~I .oe_async_reset = "none";
defparam \D_R_data[5]~I .oe_power_up = "low";
defparam \D_R_data[5]~I .oe_register_mode = "none";
defparam \D_R_data[5]~I .oe_sync_reset = "none";
defparam \D_R_data[5]~I .operation_mode = "output";
defparam \D_R_data[5]~I .output_async_reset = "none";
defparam \D_R_data[5]~I .output_power_up = "low";
defparam \D_R_data[5]~I .output_register_mode = "none";
defparam \D_R_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[6]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[6]));
// synopsys translate_off
defparam \D_R_data[6]~I .input_async_reset = "none";
defparam \D_R_data[6]~I .input_power_up = "low";
defparam \D_R_data[6]~I .input_register_mode = "none";
defparam \D_R_data[6]~I .input_sync_reset = "none";
defparam \D_R_data[6]~I .oe_async_reset = "none";
defparam \D_R_data[6]~I .oe_power_up = "low";
defparam \D_R_data[6]~I .oe_register_mode = "none";
defparam \D_R_data[6]~I .oe_sync_reset = "none";
defparam \D_R_data[6]~I .operation_mode = "output";
defparam \D_R_data[6]~I .output_async_reset = "none";
defparam \D_R_data[6]~I .output_power_up = "low";
defparam \D_R_data[6]~I .output_register_mode = "none";
defparam \D_R_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[7]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[7]));
// synopsys translate_off
defparam \D_R_data[7]~I .input_async_reset = "none";
defparam \D_R_data[7]~I .input_power_up = "low";
defparam \D_R_data[7]~I .input_register_mode = "none";
defparam \D_R_data[7]~I .input_sync_reset = "none";
defparam \D_R_data[7]~I .oe_async_reset = "none";
defparam \D_R_data[7]~I .oe_power_up = "low";
defparam \D_R_data[7]~I .oe_register_mode = "none";
defparam \D_R_data[7]~I .oe_sync_reset = "none";
defparam \D_R_data[7]~I .operation_mode = "output";
defparam \D_R_data[7]~I .output_async_reset = "none";
defparam \D_R_data[7]~I .output_power_up = "low";
defparam \D_R_data[7]~I .output_register_mode = "none";
defparam \D_R_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[8]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[8]));
// synopsys translate_off
defparam \D_R_data[8]~I .input_async_reset = "none";
defparam \D_R_data[8]~I .input_power_up = "low";
defparam \D_R_data[8]~I .input_register_mode = "none";
defparam \D_R_data[8]~I .input_sync_reset = "none";
defparam \D_R_data[8]~I .oe_async_reset = "none";
defparam \D_R_data[8]~I .oe_power_up = "low";
defparam \D_R_data[8]~I .oe_register_mode = "none";
defparam \D_R_data[8]~I .oe_sync_reset = "none";
defparam \D_R_data[8]~I .operation_mode = "output";
defparam \D_R_data[8]~I .output_async_reset = "none";
defparam \D_R_data[8]~I .output_power_up = "low";
defparam \D_R_data[8]~I .output_register_mode = "none";
defparam \D_R_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[9]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[9]));
// synopsys translate_off
defparam \D_R_data[9]~I .input_async_reset = "none";
defparam \D_R_data[9]~I .input_power_up = "low";
defparam \D_R_data[9]~I .input_register_mode = "none";
defparam \D_R_data[9]~I .input_sync_reset = "none";
defparam \D_R_data[9]~I .oe_async_reset = "none";
defparam \D_R_data[9]~I .oe_power_up = "low";
defparam \D_R_data[9]~I .oe_register_mode = "none";
defparam \D_R_data[9]~I .oe_sync_reset = "none";
defparam \D_R_data[9]~I .operation_mode = "output";
defparam \D_R_data[9]~I .output_async_reset = "none";
defparam \D_R_data[9]~I .output_power_up = "low";
defparam \D_R_data[9]~I .output_register_mode = "none";
defparam \D_R_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[10]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[10]));
// synopsys translate_off
defparam \D_R_data[10]~I .input_async_reset = "none";
defparam \D_R_data[10]~I .input_power_up = "low";
defparam \D_R_data[10]~I .input_register_mode = "none";
defparam \D_R_data[10]~I .input_sync_reset = "none";
defparam \D_R_data[10]~I .oe_async_reset = "none";
defparam \D_R_data[10]~I .oe_power_up = "low";
defparam \D_R_data[10]~I .oe_register_mode = "none";
defparam \D_R_data[10]~I .oe_sync_reset = "none";
defparam \D_R_data[10]~I .operation_mode = "output";
defparam \D_R_data[10]~I .output_async_reset = "none";
defparam \D_R_data[10]~I .output_power_up = "low";
defparam \D_R_data[10]~I .output_register_mode = "none";
defparam \D_R_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[11]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[11]));
// synopsys translate_off
defparam \D_R_data[11]~I .input_async_reset = "none";
defparam \D_R_data[11]~I .input_power_up = "low";
defparam \D_R_data[11]~I .input_register_mode = "none";
defparam \D_R_data[11]~I .input_sync_reset = "none";
defparam \D_R_data[11]~I .oe_async_reset = "none";
defparam \D_R_data[11]~I .oe_power_up = "low";
defparam \D_R_data[11]~I .oe_register_mode = "none";
defparam \D_R_data[11]~I .oe_sync_reset = "none";
defparam \D_R_data[11]~I .operation_mode = "output";
defparam \D_R_data[11]~I .output_async_reset = "none";
defparam \D_R_data[11]~I .output_power_up = "low";
defparam \D_R_data[11]~I .output_register_mode = "none";
defparam \D_R_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[12]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[12]));
// synopsys translate_off
defparam \D_R_data[12]~I .input_async_reset = "none";
defparam \D_R_data[12]~I .input_power_up = "low";
defparam \D_R_data[12]~I .input_register_mode = "none";
defparam \D_R_data[12]~I .input_sync_reset = "none";
defparam \D_R_data[12]~I .oe_async_reset = "none";
defparam \D_R_data[12]~I .oe_power_up = "low";
defparam \D_R_data[12]~I .oe_register_mode = "none";
defparam \D_R_data[12]~I .oe_sync_reset = "none";
defparam \D_R_data[12]~I .operation_mode = "output";
defparam \D_R_data[12]~I .output_async_reset = "none";
defparam \D_R_data[12]~I .output_power_up = "low";
defparam \D_R_data[12]~I .output_register_mode = "none";
defparam \D_R_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[13]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[13]));
// synopsys translate_off
defparam \D_R_data[13]~I .input_async_reset = "none";
defparam \D_R_data[13]~I .input_power_up = "low";
defparam \D_R_data[13]~I .input_register_mode = "none";
defparam \D_R_data[13]~I .input_sync_reset = "none";
defparam \D_R_data[13]~I .oe_async_reset = "none";
defparam \D_R_data[13]~I .oe_power_up = "low";
defparam \D_R_data[13]~I .oe_register_mode = "none";
defparam \D_R_data[13]~I .oe_sync_reset = "none";
defparam \D_R_data[13]~I .operation_mode = "output";
defparam \D_R_data[13]~I .output_async_reset = "none";
defparam \D_R_data[13]~I .output_power_up = "low";
defparam \D_R_data[13]~I .output_register_mode = "none";
defparam \D_R_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[14]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[14]));
// synopsys translate_off
defparam \D_R_data[14]~I .input_async_reset = "none";
defparam \D_R_data[14]~I .input_power_up = "low";
defparam \D_R_data[14]~I .input_register_mode = "none";
defparam \D_R_data[14]~I .input_sync_reset = "none";
defparam \D_R_data[14]~I .oe_async_reset = "none";
defparam \D_R_data[14]~I .oe_power_up = "low";
defparam \D_R_data[14]~I .oe_register_mode = "none";
defparam \D_R_data[14]~I .oe_sync_reset = "none";
defparam \D_R_data[14]~I .operation_mode = "output";
defparam \D_R_data[14]~I .output_async_reset = "none";
defparam \D_R_data[14]~I .output_power_up = "low";
defparam \D_R_data[14]~I .output_register_mode = "none";
defparam \D_R_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_R_data[15]~I (
	.datain(\randomaccessmemory|ram_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_R_data[15]));
// synopsys translate_off
defparam \D_R_data[15]~I .input_async_reset = "none";
defparam \D_R_data[15]~I .input_power_up = "low";
defparam \D_R_data[15]~I .input_register_mode = "none";
defparam \D_R_data[15]~I .input_sync_reset = "none";
defparam \D_R_data[15]~I .oe_async_reset = "none";
defparam \D_R_data[15]~I .oe_power_up = "low";
defparam \D_R_data[15]~I .oe_register_mode = "none";
defparam \D_R_data[15]~I .oe_sync_reset = "none";
defparam \D_R_data[15]~I .operation_mode = "output";
defparam \D_R_data[15]~I .output_async_reset = "none";
defparam \D_R_data[15]~I .output_power_up = "low";
defparam \D_R_data[15]~I .output_register_mode = "none";
defparam \D_R_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc_load_sig~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc_load_sig));
// synopsys translate_off
defparam \pc_load_sig~I .input_async_reset = "none";
defparam \pc_load_sig~I .input_power_up = "low";
defparam \pc_load_sig~I .input_register_mode = "none";
defparam \pc_load_sig~I .input_sync_reset = "none";
defparam \pc_load_sig~I .oe_async_reset = "none";
defparam \pc_load_sig~I .oe_power_up = "low";
defparam \pc_load_sig~I .oe_register_mode = "none";
defparam \pc_load_sig~I .oe_sync_reset = "none";
defparam \pc_load_sig~I .operation_mode = "output";
defparam \pc_load_sig~I .output_async_reset = "none";
defparam \pc_load_sig~I .output_power_up = "low";
defparam \pc_load_sig~I .output_register_mode = "none";
defparam \pc_load_sig~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_wr~I (
	.datain(\controlunit|comb|D_wr~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_wr));
// synopsys translate_off
defparam \D_wr~I .input_async_reset = "none";
defparam \D_wr~I .input_power_up = "low";
defparam \D_wr~I .input_register_mode = "none";
defparam \D_wr~I .input_sync_reset = "none";
defparam \D_wr~I .oe_async_reset = "none";
defparam \D_wr~I .oe_power_up = "low";
defparam \D_wr~I .oe_register_mode = "none";
defparam \D_wr~I .oe_sync_reset = "none";
defparam \D_wr~I .operation_mode = "output";
defparam \D_wr~I .output_async_reset = "none";
defparam \D_wr~I .output_power_up = "low";
defparam \D_wr~I .output_register_mode = "none";
defparam \D_wr~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
