git clone --depth 1 --no-tags https://github.com/cqmba/hwseclab.git f:/verilog_sva_gh_scraper/data/full_repos/398051023
git clone --depth 1 --no-tags https://github.com/psgareja/Building-CPU-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/398753231
git clone --depth 1 --no-tags https://github.com/gabrielztk/SoC-e-Linux-Embarcado.git f:/verilog_sva_gh_scraper/data/full_repos/399258505
git clone --depth 1 --no-tags https://github.com/Riddy21/8-Bit_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/404380345
git clone --depth 1 --no-tags https://github.com/BALAKRISHNA-EPPILI/dvsd_4bit_binary_counter.git f:/verilog_sva_gh_scraper/data/full_repos/405416913
git clone --depth 1 --no-tags https://github.com/xuzf-git/mips_pipeline_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/401540700
git clone --depth 1 --no-tags https://github.com/dixilo/axi_ddc_oct.git f:/verilog_sva_gh_scraper/data/full_repos/400122067
git clone --depth 1 --no-tags https://github.com/lalfredoaa/VGA_PS2_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/401931302
git clone --depth 1 --no-tags https://github.com/AlejoSev/Tp_Arq.git f:/verilog_sva_gh_scraper/data/full_repos/402226448
git clone --depth 1 --no-tags https://github.com/shandy-yuyu/Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/401236632
git clone --depth 1 --no-tags https://github.com/pAuLocordero222/RippleCarryAdder_TDD.git f:/verilog_sva_gh_scraper/data/full_repos/399348425
git clone --depth 1 --no-tags https://github.com/T-head-Semi/openc910.git f:/verilog_sva_gh_scraper/data/full_repos/418752214
git clone --depth 1 --no-tags https://github.com/MoonbaseOtago/vroom.git f:/verilog_sva_gh_scraper/data/full_repos/411838135
git clone --depth 1 --no-tags https://github.com/T-head-Semi/openc906.git f:/verilog_sva_gh_scraper/data/full_repos/418750043
git clone --depth 1 --no-tags https://github.com/efabless/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/414716046
git clone --depth 1 --no-tags https://github.com/randyrossi/vicii-kawari.git f:/verilog_sva_gh_scraper/data/full_repos/409771511
git clone --depth 1 --no-tags https://github.com/ShawnHymel/introduction-to-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/416401100
git clone --depth 1 --no-tags https://github.com/T-head-Semi/opene902.git f:/verilog_sva_gh_scraper/data/full_repos/418753087
git clone --depth 1 --no-tags https://github.com/T-head-Semi/opene906.git f:/verilog_sva_gh_scraper/data/full_repos/418753455
git clone --depth 1 --no-tags https://github.com/WangXuan95/UniPlug-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/410775470
git clone --depth 1 --no-tags https://github.com/wangjidwb123/AHB-SRAMC.git f:/verilog_sva_gh_scraper/data/full_repos/414819318
git clone --depth 1 --no-tags https://github.com/GMUCERG/Dilithium.git f:/verilog_sva_gh_scraper/data/full_repos/419922291
git clone --depth 1 --no-tags https://github.com/thu-cs-lab/verilog-coding-standard.git f:/verilog_sva_gh_scraper/data/full_repos/412734396
git clone --depth 1 --no-tags https://github.com/OlegMishin/A500_8MB_ide.git f:/verilog_sva_gh_scraper/data/full_repos/417465579
git clone --depth 1 --no-tags https://github.com/ACMClassCourses/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/409866250
git clone --depth 1 --no-tags https://github.com/efabless/caravel_mgmt_soc_litex.git f:/verilog_sva_gh_scraper/data/full_repos/419809304
git clone --depth 1 --no-tags https://github.com/lerogo/5-stage-pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/408805262
git clone --depth 1 --no-tags https://github.com/xiang-rc/cfntt_ref.git f:/verilog_sva_gh_scraper/data/full_repos/410272426
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/open1553.git f:/verilog_sva_gh_scraper/data/full_repos/413397386
git clone --depth 1 --no-tags https://github.com/klynch71/6502sim.git f:/verilog_sva_gh_scraper/data/full_repos/409274971
git clone --depth 1 --no-tags https://github.com/barabanshek/Dagger.git f:/verilog_sva_gh_scraper/data/full_repos/416058412
git clone --depth 1 --no-tags https://github.com/ZJU-Andre/ISEE-zju.git f:/verilog_sva_gh_scraper/data/full_repos/410876377
git clone --depth 1 --no-tags https://github.com/0xArt/RGMII_Ethernet_Transceiver_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/410427647
git clone --depth 1 --no-tags https://github.com/markos-stefanidis/FPGA-Based-HDR-algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/413492696
git clone --depth 1 --no-tags https://github.com/mabrains/caravel_user_project_ldo.git f:/verilog_sva_gh_scraper/data/full_repos/416265374
git clone --depth 1 --no-tags https://github.com/laurentiuduca/openverifla.git f:/verilog_sva_gh_scraper/data/full_repos/413415921
git clone --depth 1 --no-tags https://github.com/trung-pham-dinh/CNN-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/420074259
git clone --depth 1 --no-tags https://github.com/Learndesign/2020-UCAS-CA-hw.git f:/verilog_sva_gh_scraper/data/full_repos/408846259
git clone --depth 1 --no-tags https://github.com/splinedrive/kianFpgaPong.git f:/verilog_sva_gh_scraper/data/full_repos/418119645
git clone --depth 1 --no-tags https://github.com/RegulusGuo/CachePrefetching.git f:/verilog_sva_gh_scraper/data/full_repos/419677373
git clone --depth 1 --no-tags https://github.com/no2fpga/no2iso7816.git f:/verilog_sva_gh_scraper/data/full_repos/409962929
git clone --depth 1 --no-tags https://github.com/jmio/ECP5_Brieysoc.git f:/verilog_sva_gh_scraper/data/full_repos/409436841
git clone --depth 1 --no-tags https://github.com/wengwz/my-rv64-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/412691037
git clone --depth 1 --no-tags https://github.com/adervay1/CIMulator.git f:/verilog_sva_gh_scraper/data/full_repos/417929780
git clone --depth 1 --no-tags https://github.com/SiriusNEO/NightWizard.git f:/verilog_sva_gh_scraper/data/full_repos/409060214
git clone --depth 1 --no-tags https://github.com/ZhuYanzhen1/priRV32.git f:/verilog_sva_gh_scraper/data/full_repos/418331750
git clone --depth 1 --no-tags https://github.com/Mostafa-Hassanien/-A-32-bit-5-stage-Pipelined-MIPS-based-RISC-Core-based-on-Harvard-Architecture-.git f:/verilog_sva_gh_scraper/data/full_repos/415359450
git clone --depth 1 --no-tags https://github.com/vsdip/VSDBabySoC.git f:/verilog_sva_gh_scraper/data/full_repos/408686884
git clone --depth 1 --no-tags https://github.com/hyj542682306/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/409960974
git clone --depth 1 --no-tags https://github.com/xtrinch/fpga-bitcoin-miner.git f:/verilog_sva_gh_scraper/data/full_repos/420518472
git clone --depth 1 --no-tags https://github.com/m8pple/elec50010-2021-verilog-lab.git f:/verilog_sva_gh_scraper/data/full_repos/412054896
git clone --depth 1 --no-tags https://github.com/holdenQWER/CDC_example.git f:/verilog_sva_gh_scraper/data/full_repos/417525092
git clone --depth 1 --no-tags https://github.com/Neesky/CPU-Evolution.git f:/verilog_sva_gh_scraper/data/full_repos/414504462
git clone --depth 1 --no-tags https://github.com/Ownasaurus/Ultra64.git f:/verilog_sva_gh_scraper/data/full_repos/408212214
git clone --depth 1 --no-tags https://github.com/Rayz-b/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/420144845
git clone --depth 1 --no-tags https://github.com/LiuRunky/SEUCSE-Lab-Minisys-1A.git f:/verilog_sva_gh_scraper/data/full_repos/415843050
git clone --depth 1 --no-tags https://github.com/KonstantinMS/SMPTE274M.git f:/verilog_sva_gh_scraper/data/full_repos/413379110
git clone --depth 1 --no-tags https://github.com/jerrycampbellus/FPGA-8-Bit-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/419878376
git clone --depth 1 --no-tags https://github.com/NoEdwardsNecessary/TuringCompleteYosysTechlib.git f:/verilog_sva_gh_scraper/data/full_repos/419115923
git clone --depth 1 --no-tags https://github.com/silenuszhi/SoC_Design_Archive.git f:/verilog_sva_gh_scraper/data/full_repos/409043910
git clone --depth 1 --no-tags https://github.com/jmio/testvex.git f:/verilog_sva_gh_scraper/data/full_repos/408094530
git clone --depth 1 --no-tags https://github.com/zeeshanrafique23/rv-compressed.git f:/verilog_sva_gh_scraper/data/full_repos/410895267
git clone --depth 1 --no-tags https://github.com/Dai-dirk/APIR-DSP.git f:/verilog_sva_gh_scraper/data/full_repos/419544868
git clone --depth 1 --no-tags https://github.com/ERC-IIITH/Verilog-Library.git f:/verilog_sva_gh_scraper/data/full_repos/412284801
git clone --depth 1 --no-tags https://github.com/emeb/up5k_resid.git f:/verilog_sva_gh_scraper/data/full_repos/417586617
git clone --depth 1 --no-tags https://github.com/EECS150/project_skeleton_fa21.git f:/verilog_sva_gh_scraper/data/full_repos/414097193
git clone --depth 1 --no-tags https://github.com/vsdip/VSDMemSoC.git f:/verilog_sva_gh_scraper/data/full_repos/410481985
git clone --depth 1 --no-tags https://github.com/lnis-uofu/FPGA_Secured_Bitstream.git f:/verilog_sva_gh_scraper/data/full_repos/410044658
git clone --depth 1 --no-tags https://github.com/giuseros/nand2tetris.git f:/verilog_sva_gh_scraper/data/full_repos/412639346
git clone --depth 1 --no-tags https://github.com/lambdaconcept/ecpix5-tester.git f:/verilog_sva_gh_scraper/data/full_repos/408816496
git clone --depth 1 --no-tags https://github.com/nvitya/VRV100.git f:/verilog_sva_gh_scraper/data/full_repos/413003984
git clone --depth 1 --no-tags https://github.com/ECSIS-lab/curse_of_re-encryption.git f:/verilog_sva_gh_scraper/data/full_repos/414478739
git clone --depth 1 --no-tags https://github.com/OmarAmer01/VP_Harvard_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/420525954
git clone --depth 1 --no-tags https://github.com/yichuan520030910320/CPU_ACM_2021.git f:/verilog_sva_gh_scraper/data/full_repos/417112811
git clone --depth 1 --no-tags https://github.com/justintjoa-portfolio/ESFA-Verilog-FPGA-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/417399901
git clone --depth 1 --no-tags https://github.com/KHermanUBB/SSCS-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/415364262
git clone --depth 1 --no-tags https://github.com/danielbayevski/PE_for_Eyeriss.git f:/verilog_sva_gh_scraper/data/full_repos/411740702
git clone --depth 1 --no-tags https://github.com/cctvjack/Bactran_systolic_RangeBatchNormalization.git f:/verilog_sva_gh_scraper/data/full_repos/414849753
git clone --depth 1 --no-tags https://github.com/arxgy/YPU.git f:/verilog_sva_gh_scraper/data/full_repos/409953941
git clone --depth 1 --no-tags https://github.com/cicero884/VLSI_system_design_2021.git f:/verilog_sva_gh_scraper/data/full_repos/418353742
git clone --depth 1 --no-tags https://github.com/gcarvajalb/IPD432.git f:/verilog_sva_gh_scraper/data/full_repos/414008879
git clone --depth 1 --no-tags https://github.com/SultanShadow/Bi_DIR_AMP_5G.git f:/verilog_sva_gh_scraper/data/full_repos/420210766
git clone --depth 1 --no-tags https://github.com/akifkartal03/MIPS-32bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/410235560
git clone --depth 1 --no-tags https://github.com/GnosGnas/Side-Channel-Analysis.git f:/verilog_sva_gh_scraper/data/full_repos/413380535
git clone --depth 1 --no-tags https://github.com/xtrinch/icestick-fpga-uart.git f:/verilog_sva_gh_scraper/data/full_repos/417896927
git clone --depth 1 --no-tags https://github.com/georgeyhere/uart.git f:/verilog_sva_gh_scraper/data/full_repos/414754623
git clone --depth 1 --no-tags https://github.com/Computer-103/hardware.git f:/verilog_sva_gh_scraper/data/full_repos/414762304
git clone --depth 1 --no-tags https://github.com/UT-LCA/brainwave-like-design.git f:/verilog_sva_gh_scraper/data/full_repos/417608547
git clone --depth 1 --no-tags https://github.com/ivanzuglic/NoC-to-AXI4-Lite-Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/414695369
git clone --depth 1 --no-tags https://github.com/CPUchildren/arch_lab.git f:/verilog_sva_gh_scraper/data/full_repos/413732758
git clone --depth 1 --no-tags https://github.com/mateibarbu19/digital-computers-2.git f:/verilog_sva_gh_scraper/data/full_repos/418819021
git clone --depth 1 --no-tags https://github.com/boom1999/HDB3_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/412289941
git clone --depth 1 --no-tags https://github.com/datenlord/blake2b_compress.git f:/verilog_sva_gh_scraper/data/full_repos/417587284
git clone --depth 1 --no-tags https://github.com/JunFenngZhi/ECE550_project_MIPS_processor.git f:/verilog_sva_gh_scraper/data/full_repos/419867173
git clone --depth 1 --no-tags https://github.com/zshi0616/circuit_format_converter.git f:/verilog_sva_gh_scraper/data/full_repos/416655869
git clone --depth 1 --no-tags https://github.com/DasPeter/RISC-V-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/417650209
git clone --depth 1 --no-tags https://github.com/Penghua558/semiMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/416310672
git clone --depth 1 --no-tags https://github.com/Merinyeldho/Low-Power-and-Area-Efficient-Carry-Select-Adder-CSLA-.git f:/verilog_sva_gh_scraper/data/full_repos/410294658
git clone --depth 1 --no-tags https://github.com/cfoge/capstone_2021.git f:/verilog_sva_gh_scraper/data/full_repos/420259327
git clone --depth 1 --no-tags https://github.com/embelon/wb_openram_wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/416882019
