// Seed: 3607474190
module module_0 (
    input supply0 id_0
);
  supply1 id_2, id_3;
  logic id_4;
  wire  id_5;
  assign id_2 = id_4;
  initial
    @(posedge id_3) begin : LABEL_0
      id_4 = -1;
    end
  always id_4 <= 1 & 1;
  assign id_3 = 1;
endmodule : SymbolIdentifier
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output uwire id_2
    , id_12,
    output tri0 id_3,
    output wor id_4#(
        .id_13((-1)),
        .id_14(1)
    ),
    input tri id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wor id_9,
    input wire id_10
);
  logic id_15;
  module_0 modCall_1 (id_8);
endmodule
