Model {
  Name			  "dram_acc_test8"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.195"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Thu Sep 13 17:24:31 2007"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "arash657"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Dec 05 12:21:40 2007"
  ModelVersionFormat	  "1.%<AutoIncrement:195>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "30000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "dram_acc_test8"
    Location		    [2, 74, 1270, 856]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [27, 15, 78, 65]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp70"
      speed		      "-7"
      package		      "ff1704"
      synthesis_tool	      "XST"
      directory		      "./dram_acc_test8/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "4.878"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant1"
      Ports		      [0, 1]
      Position		      [375, 270, 400, 280]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "128"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant10"
      Ports		      [0, 1]
      Position		      [375, 255, 400, 265]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      From
      Name		      "From1"
      Position		      [335, 215, 420, 235]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "dram_tvg_sel"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out1"
      Ports		      [1, 1]
      Position		      [975, 158, 1005, 172]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out10"
      Ports		      [1, 1]
      Position		      [925, 698, 960, 712]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out16"
      Ports		      [1, 1]
      Position		      [925, 673, 960, 687]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out2"
      Ports		      [1, 1]
      Position		      [975, 193, 1005, 207]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out3"
      Ports		      [1, 1]
      Position		      [925, 553, 960, 567]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out7"
      Ports		      [1, 1]
      Position		      [925, 583, 960, 597]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out8"
      Ports		      [1, 1]
      Position		      [925, 613, 960, 627]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out9"
      Ports		      [1, 1]
      Position		      [925, 643, 960, 657]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Goto
      Name		      "Goto11"
      Position		      [540, 600, 620, 620]
      ShowName		      off
      GotoTag		      "dram_tvg_sel"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Reference
      Name		      "ModelSim"
      Ports		      []
      Position		      [193, 12, 261, 68]
      FontName		      "Arial"
      SourceBlock	      "xbsIndex_r3/ModelSim"
      SourceType	      "ModelSim HDL Co-Simulation Interface"
      dir		      "./modelsim"
      waveform		      on
      leave_open	      on
      skip_compile	      off
      custom_scripts	      off
      startup_timeout	      "40"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator"
      Ports		      [0, 1]
      Position		      [150, 516, 190, 544]
      Period		      "3000"
      PhaseDelay	      "600"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      Ports		      [2]
      Position		      [1040, 148, 1075, 217]
      Location		      [6, 49, 1030, 743]
      Open		      off
      NumInputPorts	      "2"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"data"
	axes2			"%<SignalLabel>"
      }
      YMin		      "11.4~0.95"
      YMax		      "12.6~1.05"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope3"
      Ports		      [6]
      Position		      [990, 551, 1045, 719]
      Location		      [6, 49, 1022, 735]
      Open		      off
      NumInputPorts	      "6"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"ready"
	axes2			"dout"
	axes3			"valid"
	axes4			"sync_in"
	axes5			"RB_done"
	axes6			"ack_dram"
      }
      YMin		      "0.95~3.8~0~-1~-1~-5"
      YMax		      "1.05~4.2~1~1~1~5"
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice5"
      Ports		      [1, 1]
      Position		      [485, 601, 515, 619]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "6"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "9"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem"
      Ports		      [6, 1]
      Position		      [280, 576, 340, 644]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Subsystem"
	Location		[2, 74, 1430, 856]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "new_acc"
	  Position		  [30, 35, 45, 65]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "inj_counter"
	  Position		  [25, 93, 55, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "inj_vector"
	  Position		  [25, 133, 55, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_sel"
	  Position		  [25, 173, 55, 187]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_sel"
	  Position		  [25, 213, 55, 227]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "run"
	  Position		  [25, 253, 55, 267]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  Ports			  [6, 1]
	  Position		  [155, 170, 195, 210]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++++++"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "data_sel1"
	  Ports			  [1, 1]
	  Position		  [80, 208, 120, 232]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "bit position"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "bit_pos=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "10"
	  System {
	    Name		    "data_sel1"
	    Location		    [17, 757, 212, 848]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [30, 28, 60, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      Ports		      [2, 1]
	      Position		      [85, 27, 115, 58]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "err_clear_sim1"
	      Position		      [25, 44, 55, 66]
	      ShowName		      off
	      Value		      "2^bit_pos"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [140, 38, 170, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "err_clear_sim1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "inj_counter1"
	  Ports			  [1, 1]
	  Position		  [80, 88, 120, 112]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "bit position"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "bit_pos=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "13"
	  System {
	    Name		    "inj_counter1"
	    Location		    [17, 757, 212, 848]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [30, 28, 60, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      Ports		      [2, 1]
	      Position		      [85, 27, 115, 58]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "err_clear_sim1"
	      Position		      [25, 44, 55, 66]
	      ShowName		      off
	      Value		      "2^bit_pos"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [140, 38, 170, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "err_clear_sim1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "inj_vector1"
	  Ports			  [1, 1]
	  Position		  [80, 128, 120, 152]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "bit position"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "bit_pos=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "12"
	  System {
	    Name		    "inj_vector1"
	    Location		    [17, 757, 212, 848]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [30, 28, 60, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      Ports		      [2, 1]
	      Position		      [85, 27, 115, 58]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "err_clear_sim1"
	      Position		      [25, 44, 55, 66]
	      ShowName		      off
	      Value		      "2^bit_pos"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [140, 38, 170, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "err_clear_sim1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "new_acc2"
	  Ports			  [1, 1]
	  Position		  [80, 48, 120, 72]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "bit position"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "bit_pos=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "14"
	  System {
	    Name		    "new_acc2"
	    Location		    [17, 757, 212, 848]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [30, 28, 60, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      Ports		      [2, 1]
	      Position		      [85, 27, 115, 58]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "err_clear_sim1"
	      Position		      [25, 44, 55, 66]
	      ShowName		      off
	      Value		      "2^bit_pos"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [140, 38, 170, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "err_clear_sim1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "run1"
	  Ports			  [1, 1]
	  Position		  [80, 248, 120, 272]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "bit position"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "bit_pos=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "9"
	  System {
	    Name		    "run1"
	    Location		    [17, 757, 212, 848]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [30, 28, 60, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      Ports		      [2, 1]
	      Position		      [85, 27, 115, 58]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "err_clear_sim1"
	      Position		      [25, 44, 55, 66]
	      ShowName		      off
	      Value		      "2^bit_pos"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [140, 38, 170, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "err_clear_sim1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "valid_sel1"
	  Ports			  [1, 1]
	  Position		  [80, 168, 120, 192]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "bit position"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "bit_pos=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "valid_sel1"
	    Location		    [17, 757, 212, 848]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [30, 28, 60, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      Ports		      [2, 1]
	      Position		      [85, 27, 115, 58]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "err_clear_sim1"
	      Position		      [25, 44, 55, 66]
	      ShowName		      off
	      Value		      "2^bit_pos"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [140, 38, 170, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "err_clear_sim1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [220, 183, 250, 197]
	  ShowName		  off
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "new_acc2"
	  SrcPort		  1
	  Points		  [33, 0]
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "inj_counter1"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inj_vector1"
	  SrcPort		  1
	  Points		  [5, 0; 0, 50]
	  DstBlock		  "Sum"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "valid_sel1"
	  SrcPort		  1
	  Points		  [10, 0; 0, 27]
	  DstBlock		  "Sum"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "data_sel1"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "run1"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "Sum"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "new_acc"
	  SrcPort		  1
	  DstBlock		  "new_acc2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "inj_counter"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "inj_counter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "inj_vector"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "inj_vector1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_sel"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "valid_sel1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_sel"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data_sel1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "run"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "run1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [105, 19, 151, 62]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      on
      hw_sys		      "BEE2_usr"
      ibob_linux	      off
      clk_src		      "sys_clk2x"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "205"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc405"
    }
    Block {
      BlockType		      Reference
      Name		      "data_out"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [970, 405, 1070, 435]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "dram_acc_test8_data_out_user_data_in"
    }
    Block {
      BlockType		      SubSystem
      Name		      "dram_tvg1"
      Ports		      [4, 3]
      Position		      [465, 233, 580, 302]
      AttributesFormatString  "Vector Length: 18432"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Number of Vectors"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "len=@1;"
      MaskInitialization      "fmtstr = sprintf('Vector Length: %d', len);\nse"
"t_param(gcb, 'AttributesFormatString', fmtstr);\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18432"
      System {
	Name			"dram_tvg1"
	Location		[2, 74, 1430, 840]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "tvg_sel"
	  Position		  [65, 618, 95, 632]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "new_acc_in"
	  Position		  [545, 53, 575, 67]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [545, 133, 575, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [545, 223, 575, 237]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [4, 1]
	  Position		  [340, 166, 390, 219]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [195, 287, 230, 313]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay10"
	  Ports			  [1, 1]
	  Position		  [1105, 215, 1125, 235]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "5"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay9"
	  Ports			  [1, 1]
	  Position		  [1105, 255, 1125, 275]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "5"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  Position		  [515, 33, 585, 47]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [515, 113, 585, 127]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [515, 203, 585, 217]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid_sel"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [1045, 298, 1115, 312]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "inj_vector"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [695, 288, 765, 302]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "inj_counter"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [85, 293, 155, 307]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "enable"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [290, 63, 360, 77]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "new_acc"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  Position		  [255, 616, 335, 634]
	  ShowName		  off
	  GotoTag		  "data_sel"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [255, 591, 335, 609]
	  ShowName		  off
	  GotoTag		  "valid_sel"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [255, 566, 335, 584]
	  ShowName		  off
	  GotoTag		  "inj_vector"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  Position		  [255, 541, 335, 559]
	  ShowName		  off
	  GotoTag		  "inj_counter"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [255, 641, 335, 659]
	  ShowName		  off
	  GotoTag		  "enable"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [255, 516, 335, 534]
	  ShowName		  off
	  GotoTag		  "new_acc"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [605, 196, 625, 264]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [3, 1]
	  Position		  [605, 106, 625, 174]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  Ports			  [3, 1]
	  Position		  [605, 26, 625, 94]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [475, 63, 505, 97]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [150, 541, 200, 559]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "4"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [460, 462, 485, 478]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [150, 566, 200, 584]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [150, 591, 200, 609]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [150, 616, 200, 634]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  Ports			  [1, 1]
	  Position		  [150, 641, 200, 659]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  Ports			  [1, 1]
	  Position		  [150, 516, 200, 534]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "5"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "generate_pulses"
	  Ports			  [4, 2]
	  Position		  [275, 313, 390, 372]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "generate_pulses"
	    Location		    [2, 74, 1430, 856]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "run"
	      Position		      [15, 508, 45, 522]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "num_pulses"
	      Position		      [15, 553, 45, 567]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "num_per_group"
	      Position		      [20, 373, 50, 387]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "group period"
	      Position		      [20, 188, 50, 202]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [1030, 423, 1060, 437]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [755, 63, 785, 77]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [755, 33, 785, 47]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [1030, 393, 1060, 407]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [1030, 408, 1060, 422]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [1030, 378, 1060, 392]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [755, 48, 785, 62]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [755, 18, 785, 32]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [940, 511, 960, 544]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [3, 1]
	      Position		      [605, 329, 625, 361]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [380, 511, 400, 544]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [490, 137, 510, 168]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      off
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [305, 552, 330, 583]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>=b"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [440, 187, 465, 218]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [550, 372, 575, 403]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope1"
	      Ports		      [4]
	      Position		      [820, 13, 855, 82]
	      Location		      [6, 49, 1030, 743]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"run"
		axes2			"rst"
		axes3			"pulse_cnt_en"
		axes4			"total_cnt_en"
	      }
	      YMin		      "0~-1~0~0"
	      YMax		      "1~1~1~1"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [4]
	      Position		      [1095, 373, 1130, 442]
	      Location		      [6, 49, 1030, 743]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"valid"
		axes2			"pulse_cnt"
		axes3			"group_cnt"
		axes4			"total_pulse_cnt"
	      }
	      YMin		      "0.95~0~-1~-5"
	      YMax		      "1.05~1~1~5"
	      SaveName		      "ScopeData1"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [830, 513, 860, 527]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "3"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "edge1"
	      Ports		      [1, 1]
	      Position		      [875, 511, 910, 529]
	      SourceBlock	      "casper_library/Misc/edge"
	      SourceType	      "edge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "group_cntr"
	      Ports		      [1, 1]
	      Position		      [545, 140, 580, 170]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "1"
	      cnt_to		      "(floor(2^ant_bits / 2) + 1) * 2"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [300, 481, 335, 499]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pulse_cntr"
	      Ports		      [2, 1]
	      Position		      [650, 323, 685, 352]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "(floor(2^ant_bits / 2) + 1) * 2"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tot_cntr"
	      Ports		      [2, 1]
	      Position		      [435, 503, 470, 532]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "1"
	      cnt_to		      "(floor(2^ant_bits / 2) + 1) * 2"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [1005, 523, 1035, 537]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "running"
	      Position		      [980, 663, 1010, 677]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "tot_cntr"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 75; -190, 0]
		DstBlock		"Relational"
		DstPort			2
	      }
	      Branch {
		Points			[0, -90]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "edge1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "run"
	      SrcPort		      1
	      Points		      [210, 0; 0, -25]
	      Branch {
		DstBlock		"posedge"
		DstPort			1
	      }
	      Branch {
		Points			[0, -155]
		Branch {
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -310]
		  DstBlock		  "Gateway Out8"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, -15]
		Branch {
		  Points		  [0, 115]
		  DstBlock		  "running"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 0; 375, 0]
		  Branch {
		    Points		    [145, 0; 0, -20]
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -485]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		  }
		}
	      }
	      Branch {
		Points			[0, -50]
		Branch {
		  Points		  [0, -165]
		  DstBlock		  "Logical2"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "Logical3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "num_pulses"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [0, 0; 75, 0]
	      Branch {
		Points			[0, 20]
		DstBlock		"tot_cntr"
		DstPort			1
	      }
	      Branch {
		Points			[0, -345]
		Branch {
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -105]
		  DstBlock		  "Gateway Out3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "group_cntr"
	      SrcPort		      1
	      Points		      [10, 0; 0, 55]
	      Branch {
		Points			[0, 20; -170, 0]
		DstBlock		"Relational1"
		DstPort			2
	      }
	      Branch {
		Points			[280, 0; 0, 205]
		DstBlock		"Gateway Out5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [0, -45]
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pulse_cntr"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, 75; -165, 0]
		DstBlock		"Relational2"
		DstPort			2
	      }
	      Branch {
		Points			[115, 0; 0, 60]
		Branch {
		  DstBlock		  "Slice6"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Gateway Out4"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      Points		      [0, -45]
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "num_per_group"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"pulse_cntr"
		DstPort			2
	      }
	      Branch {
		Points			[0, -290]
		DstBlock		"Gateway Out7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"group_cntr"
		DstPort			1
	      }
	      Branch {
		Points			[0, 155; 115, 0]
		DstBlock		"pulse_cntr"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "group period"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "edge1"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Logical1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 70; -555, 0]
		DstBlock		"Logical3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"valid"
		DstPort			1
	      }
	      Branch {
		Points			[0, -145]
		DstBlock		"Gateway Out6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "tot_cntr"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "group_period"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [60, 425, 160, 455]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_tvg1_group_period_user_"
"data_out"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "inject_vector"
	  Ports			  [6, 3]
	  Position		  [1140, 78, 1265, 332]
	  AttributesFormatString  "Vector Length: 18432"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "number of vectors"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "num_vectors=@1;"
	  MaskInitialization	  "fmtstr = sprintf('Vector Length: %d', num_v"
"ectors);\nset_param(gcb, 'AttributesFormatString', fmtstr);\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "len"
	  System {
	    Name		    "inject_vector"
	    Location		    [2, 74, 1430, 856]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc_in"
	      Position		      [40, 443, 70, 457]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [40, 348, 70, 362]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      Position		      [40, 288, 70, 302]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "vector"
	      Position		      [40, 318, 70, 332]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "value"
	      Position		      [40, 398, 70, 412]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "enable"
	      Position		      [40, 228, 70, 242]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [655, 381, 685, 414]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [620, 383, 640, 397]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "96"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [705, 136, 730, 154]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [210, 345, 585, 365]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [210, 395, 585, 415]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [210, 439, 730, 461]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [210, 286, 235, 304]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [940, 58, 970, 72]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [940, 73, 970, 87]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [940, 28, 970, 42]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [940, 43, 970, 57]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [940, 13, 970, 27]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [630, 299, 665, 321]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [705, 289, 730, 421]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [555, 288, 585, 337]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [5]
	      Position		      [1005, 15, 1040, 85]
	      Location		      [1, 45, 1433, 863]
	      Open		      off
	      NumInputPorts	      "5"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"data_out"
		axes2			"valid_out"
		axes3			"valid_in"
		axes4			"rst"
		axes5			"counter"
	      }
	      YMin		      "0.95~0~-1~-5~-5"
	      YMax		      "1.05~1~1~5~5"
	      SaveName		      "ScopeData1"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [160, 261, 195, 279]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tot_cntr"
	      Ports		      [2, 1]
	      Position		      [455, 283, 490, 312]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "num_vectors-1"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "new_acc_out"
	      Position		      [830, 443, 860, 457]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data"
	      Position		      [830, 348, 860, 362]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [830, 138, 860, 152]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "enable"
	      SrcPort		      1
	      Points		      [530, 0; 0, 70]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [215, 0; 0, 20; 20, 0]
	      Branch {
		DstBlock		"tot_cntr"
		DstPort			1
	      }
	      Branch {
		Points			[0, -225]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		DstBlock		"data"
		DstPort			1
	      }
	      Branch {
		Points			[0, -335]
		DstBlock		"Gateway Out6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "tot_cntr"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -220]
		DstBlock		"Gateway Out2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "vector"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "value"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0; 55, 0]
	      Branch {
		DstBlock		"valid_out"
		DstPort			1
	      }
	      Branch {
		Points			[0, -110]
		DstBlock		"Gateway Out4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "new_acc_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "new_acc_in"
	      SrcPort		      1
	      Points		      [0, 0; 65, 0]
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		Points			[0, -180]
		DstBlock		"posedge"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [0, 0; 80, 0]
	      Branch {
		Points			[0, 10]
		DstBlock		"tot_cntr"
		DstPort			2
	      }
	      Branch {
		Points			[0, -150]
		Branch {
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -95]
		  DstBlock		  "Gateway Out5"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "inject_vector_location"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [990, 210, 1090, 240]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_tvg1_inject_vector_loca"
"tion_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inject_vector_value"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [990, 250, 1090, 280]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_tvg1_inject_vector_valu"
"e_user_data_out"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "insert_counter"
	  Ports			  [4, 3]
	  Position		  [790, 60, 900, 315]
	  AttributesFormatString  "Vector Length: 18432"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Vector Length?"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "vec_len=@1;"
	  MaskInitialization	  "fmtstr = sprintf('Vector Length: %d', vec_l"
"en);\nset_param(gcb, 'AttributesFormatString', fmtstr);\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "len"
	  System {
	    Name		    "insert_counter"
	    Location		    [329, 155, 1178, 697]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc_in"
	      Position		      [15, 178, 45, 192]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [25, 123, 55, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      Position		      [15, 233, 45, 247]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "enable"
	      Position		      [30, 83, 60, 97]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [440, 15, 480, 75]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [195, 212, 235, 248]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "vec_len-1"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [200, 296, 235, 314]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [200, 365, 235, 385]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [195, 120, 225, 140]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [115, 231, 150, 249]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [435, 238, 465, 252]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [435, 253, 465, 267]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [435, 223, 465, 237]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [385, 97, 410, 163]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [3]
	      Position		      [490, 218, 525, 272]
	      Location		      [-3, 41, 1437, 867]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"new_acc"
		axes2			"data_out"
		axes3			"valid_out"
	      }
	      YMin		      "-1~65~0"
	      YMax		      "1~92.5~1"
	      SaveName		      "ScopeData35"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [300, 123, 320, 137]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "3"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [300, 23, 320, 37]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "96"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [115, 211, 150, 229]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "new_acc_out"
	      Position		      [265, 298, 295, 312]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [555, 38, 585, 52]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [265, 368, 295, 382]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "new_acc_in"
	      SrcPort		      1
	      Points		      [25, 0; 0, 35]
	      Branch {
		Points			[0, 85]
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		DstBlock		"posedge"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 135]
		DstBlock		"Delay1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "enable"
	      SrcPort		      1
	      Points		      [305, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [130, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		Points			[0, 15]
		DstBlock		"Gateway Out4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "new_acc_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -100]
		DstBlock		"Slice3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, -15; 225, 0; 0, 25]
		DstBlock		"Gateway Out6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			2
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Gateway Out5"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "master_reset_sim1"
	  Position		  [15, 105, 45, 135]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "master_reset_sim10"
	  Position		  [940, 250, 970, 280]
	  ShowName		  off
	  Value			  "1000"
	}
	Block {
	  BlockType		  Constant
	  Name			  "master_reset_sim11"
	  Position		  [940, 210, 970, 240]
	  ShowName		  off
	  Value			  "5"
	}
	Block {
	  BlockType		  Constant
	  Name			  "master_reset_sim2"
	  Position		  [15, 150, 45, 180]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "master_reset_sim3"
	  Position		  [15, 195, 45, 225]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "master_reset_sim4"
	  Position		  [290, 455, 320, 485]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "master_reset_sim5"
	  Position		  [15, 240, 45, 270]
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "master_reset_sim7"
	  Position		  [15, 320, 45, 350]
	  ShowName		  off
	  Value			  "36000000"
	}
	Block {
	  BlockType		  Constant
	  Name			  "master_reset_sim8"
	  Position		  [15, 370, 45, 400]
	  ShowName		  off
	  Value			  "72"
	}
	Block {
	  BlockType		  Constant
	  Name			  "master_reset_sim9"
	  Position		  [15, 425, 45, 455]
	  ShowName		  off
	  Value			  "1024"
	}
	Block {
	  BlockType		  Reference
	  Name			  "num_per_group"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [60, 370, 160, 400]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_tvg1_num_per_group_user"
"_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "num_pulses"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [60, 320, 160, 350]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_tvg1_num_pulses_user_da"
"ta_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [380, 61, 415, 79]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "rst_vbs"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [335, 455, 435, 485]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_tvg1_rst_vbs_user_data_"
"out"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "valid_bet_sync5"
	  Ports			  [3, 2]
	  Position		  [535, 418, 605, 522]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "valid_bet_sync5"
	    Location		    [2, 74, 1430, 856]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [25, 48, 55, 62]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst_max"
	      Position		      [225, 43, 255, 57]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid"
	      Position		      [25, 73, 55, 87]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay14"
	      Ports		      [1, 1]
	      Position		      [195, 27, 225, 43]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register3"
	      Ports		      [3, 1]
	      Position		      [280, 36, 325, 84]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational5"
	      Ports		      [2, 1]
	      Position		      [180, 53, 225, 97]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>=b"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "valid_cntr"
	      Ports		      [2, 1]
	      Position		      [80, 42, 130, 93]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Signed  (2's comp)"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "max_count"
	      Position		      [365, 53, 395, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "count"
	      Position		      [360, 138, 390, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay14"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Register3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational5"
	      SrcPort		      1
	      DstBlock		      "Register3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register3"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 65; -190, 0; 0, -40]
		DstBlock		"Relational5"
		DstPort			2
	      }
	      Branch {
		DstBlock		"max_count"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "valid_cntr"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -5]
		Branch {
		  DstBlock		  "Relational5"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -30]
		  DstBlock		  "Delay14"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 75]
		DstBlock		"count"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "valid_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst_max"
	      SrcPort		      1
	      DstBlock		      "Register3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "valid"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "valid_cntr"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "valid_bet_sync_sync"
	  Ports			  [3, 2]
	  Position		  [1345, 418, 1415, 522]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "valid_bet_sync_sync"
	    Location		    [210, 253, 1261, 785]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 48, 45, 62]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst_max"
	      Position		      [225, 43, 255, 57]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid"
	      Position		      [15, 73, 45, 87]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay14"
	      Ports		      [1, 1]
	      Position		      [195, 27, 225, 43]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [200, 198, 255, 212]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [200, 223, 255, 237]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [200, 248, 255, 262]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register3"
	      Ports		      [3, 1]
	      Position		      [280, 36, 325, 84]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational5"
	      Ports		      [2, 1]
	      Position		      [180, 53, 225, 97]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>=b"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope1"
	      Ports		      [3]
	      Position		      [280, 194, 300, 266]
	      Location		      [155, 76, 1112, 894]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"data"
		axes2			"valid"
		axes3			"sync"
	      }
	      YMin		      "-1~0~0"
	      YMax		      "1~1~1"
	      SaveName		      "ScopeData9"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "valid_cntr"
	      Ports		      [2, 1]
	      Position		      [80, 42, 130, 93]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "1"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "max_count"
	      Position		      [365, 53, 395, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "count"
	      Position		      [360, 138, 390, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay14"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Register3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational5"
	      SrcPort		      1
	      DstBlock		      "Register3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register3"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 65; -190, 0; 0, -40]
		DstBlock		"Relational5"
		DstPort			2
	      }
	      Branch {
		DstBlock		"max_count"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "valid_cntr"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -5]
		Branch {
		  DstBlock		  "Relational5"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -30]
		  DstBlock		  "Delay14"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 75]
		Branch {
		  DstBlock		  "count"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 60]
		  DstBlock		  "Gateway Out2"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"valid_cntr"
		DstPort			1
	      }
	      Branch {
		Points			[0, 200]
		DstBlock		"Gateway Out4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "rst_max"
	      SrcPort		      1
	      DstBlock		      "Register3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "valid"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"valid_cntr"
		DstPort			2
	      }
	      Branch {
		Points			[0, 150]
		DstBlock		"Gateway Out3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "vbs_dram"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1460, 435, 1560, 465]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_tvg1_vbs_dram_user_data"
"_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vbs_gen"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [625, 430, 725, 460]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_tvg1_vbs_gen_user_data_"
"in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "write1"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [60, 105, 160, 135]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_tvg1_write1_user_data_o"
"ut"
	}
	Block {
	  BlockType		  Reference
	  Name			  "write2"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [60, 150, 160, 180]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_tvg1_write2_user_data_o"
"ut"
	}
	Block {
	  BlockType		  Reference
	  Name			  "write3"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [60, 195, 160, 225]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_tvg1_write3_user_data_o"
"ut"
	}
	Block {
	  BlockType		  Reference
	  Name			  "write4"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [60, 240, 160, 270]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_tvg1_write4_user_data_o"
"ut"
	}
	Block {
	  BlockType		  Outport
	  Name			  "new_acc"
	  Position		  [1360, 113, 1390, 127]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [1360, 198, 1390, 212]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [1360, 283, 1390, 297]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "write1"
	  SrcPort		  1
	  Points		  [160, 0]
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "master_reset_sim1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "write1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "write2"
	  SrcPort		  1
	  Points		  [45, 0; 0, 20]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "master_reset_sim2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "write2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "write3"
	  SrcPort		  1
	  Points		  [160, 0]
	  DstBlock		  "Concat"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "master_reset_sim3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "write3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "write4"
	  SrcPort		  1
	  Points		  [160, 0]
	  DstBlock		  "Concat"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "master_reset_sim5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "write4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "num_pulses"
	  SrcPort		  1
	  DstBlock		  "generate_pulses"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "master_reset_sim7"
	  SrcPort		  1
	  DstBlock		  "num_pulses"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "num_per_group"
	  SrcPort		  1
	  Points		  [70, 0; 0, -35]
	  DstBlock		  "generate_pulses"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "master_reset_sim8"
	  SrcPort		  1
	  DstBlock		  "num_per_group"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "group_period"
	  SrcPort		  1
	  Points		  [80, 0; 0, -75]
	  DstBlock		  "generate_pulses"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "master_reset_sim9"
	  SrcPort		  1
	  DstBlock		  "group_period"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [145, 0]
	  DstBlock		  "insert_counter"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inject_vector"
	  SrcPort		  1
	  Points		  [0, 0; 45, 0]
	  Branch {
	    DstBlock		    "new_acc"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 315]
	    DstBlock		    "valid_bet_sync_sync"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "inject_vector"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "inject_vector"
	  SrcPort		  3
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "valid_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 215]
	    DstBlock		    "valid_bet_sync_sync"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "insert_counter"
	  SrcPort		  1
	  DstBlock		  "inject_vector"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [95, 0; 0, 15]
	  DstBlock		  "insert_counter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "new_acc_in"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  Points		  [135, 0; 0, 30]
	  DstBlock		  "insert_counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  DstBlock		  "Goto"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tvg_sel"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [5, 0]
	    Branch {
	      DstBlock		      "Slice5"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -25]
	      Branch {
		Points			[0, -25]
		Branch {
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -25]
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice7"
		    DstPort		    1
		  }
		}
	      }
	      Branch {
		DstBlock		"Slice4"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Slice6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "insert_counter"
	  SrcPort		  2
	  Points		  [0, -45]
	  DstBlock		  "inject_vector"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "insert_counter"
	  SrcPort		  3
	  Points		  [20, 0; 0, -90]
	  DstBlock		  "inject_vector"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [125, 0; 0, -35]
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "generate_pulses"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [45, 0]
	    Branch {
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [130, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, 175]
	    DstBlock		    "valid_bet_sync5"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [10, 0]
	    Branch {
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Register"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, 365]
	    DstBlock		    "valid_bet_sync5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "inject_vector"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Delay10"
	  SrcPort		  1
	  DstBlock		  "inject_vector"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "master_reset_sim11"
	  SrcPort		  1
	  DstBlock		  "inject_vector_location"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "inject_vector_location"
	  SrcPort		  1
	  DstBlock		  "Delay10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay9"
	  SrcPort		  1
	  DstBlock		  "inject_vector"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "master_reset_sim10"
	  SrcPort		  1
	  DstBlock		  "inject_vector_value"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "inject_vector_value"
	  SrcPort		  1
	  DstBlock		  "Delay9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "insert_counter"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_bet_sync5"
	  SrcPort		  1
	  DstBlock		  "vbs_gen"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "master_reset_sim4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rst_vbs"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "valid_bet_sync5"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 145; 395, 0; 0, -145]
	    DstBlock		    "valid_bet_sync_sync"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "rst_vbs"
	  SrcPort		  1
	  DstBlock		  "Slice2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_bet_sync_sync"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "vbs_dram"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [15, 0; 0, 20]
	  DstBlock		  "generate_pulses"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dram_vacc1"
      Ports		      [4, 4]
      Position		      [635, 232, 730, 333]
      BackgroundColor	      "[1.000000, 0.501961, 0.501961]"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Vector length??(# cycles)"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "acc_length=@1;"
      MaskInitialization      "valid_length = 36;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18432"
      System {
	Name			"dram_vacc1"
	Location		[2, 74, 1254, 840]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "new_acc"
	  Position		  [25, 668, 55, 682]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [25, 708, 55, 722]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_data"
	  Position		  [30, 773, 60, 787]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "ack_RB"
	  Position		  [2205, 788, 2235, 802]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Adder"
	  Ports			  [6, 6]
	  Position		  [765, 663, 950, 857]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "Adder"
	    Location		    [2, 70, 1422, 836]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "FIFO_data"
	      Position		      [65, 223, 95, 237]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_FIFO_data"
	      Position		      [860, 468, 890, 482]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dram_data"
	      Position		      [45, 538, 75, 552]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_dram_data"
	      Position		      [855, 528, 885, 542]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ctrl_ready"
	      Position		      [65, 133, 95, 147]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "output_fifo_empty"
	      Position		      [80, 848, 110, 862]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub4"
	      Ports		      [3, 1]
	      Position		      [895, 173, 945, 207]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub5"
	      Ports		      [3, 1]
	      Position		      [895, 223, 945, 257]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub6"
	      Ports		      [3, 1]
	      Position		      [895, 273, 945, 307]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub7"
	      Ports		      [3, 1]
	      Position		      [895, 323, 945, 357]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "3"
	      explicit_period	      on
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      on
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [1160, 256, 1205, 294]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1v1"
	      Ports		      [2, 1]
	      Position		      [1005, 190, 1045, 230]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat4"
	      Ports		      [2, 1]
	      Position		      [1005, 290, 1045, 330]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [585, 357, 625, 383]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "32"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [560, 987, 600, 1013]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [1035, 535, 1060, 555]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [1015, 465, 1040, 485]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [175, 130, 200, 150]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [1340, 1040, 1365, 1060]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert4"
	      Ports		      [1, 1]
	      Position		      [1350, 1005, 1375, 1025]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert5"
	      Ports		      [1, 1]
	      Position		      [1205, 960, 1225, 985]
	      Orientation	      "down"
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert6"
	      Ports		      [1, 1]
	      Position		      [1165, 1040, 1190, 1060]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [2, 1]
	      Position		      [1295, 467, 1335, 503]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      on
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      Position		      [1705, 446, 1745, 464]
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "Data"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      Position		      [1705, 551, 1745, 569]
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "ctrl_ready"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      Position		      [1705, 511, 1745, 529]
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "sync_ctrl"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [605, 1168, 635, 1182]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out10"
	      Ports		      [1, 1]
	      Position		      [930, 43, 960, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out11"
	      Ports		      [1, 1]
	      Position		      [930, 58, 960, 72]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out12"
	      Ports		      [1, 1]
	      Position		      [930, 73, 960, 87]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out13"
	      Ports		      [1, 1]
	      Position		      [1520, 313, 1550, 327]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out14"
	      Ports		      [1, 1]
	      Position		      [1520, 338, 1550, 352]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out15"
	      Ports		      [1, 1]
	      Position		      [1520, 363, 1550, 377]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out16"
	      Ports		      [1, 1]
	      Position		      [1520, 288, 1550, 302]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out17"
	      Ports		      [1, 1]
	      Position		      [1520, 213, 1550, 227]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out18"
	      Ports		      [1, 1]
	      Position		      [1520, 238, 1550, 252]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out19"
	      Ports		      [1, 1]
	      Position		      [1520, 263, 1550, 277]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [605, 1188, 635, 1202]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out20"
	      Ports		      [1, 1]
	      Position		      [1520, 188, 1550, 202]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out21"
	      Ports		      [1, 1]
	      Position		      [1520, 388, 1550, 402]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out22"
	      Ports		      [1, 1]
	      Position		      [1055, 43, 1085, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out23"
	      Ports		      [1, 1]
	      Position		      [1055, 58, 1085, 72]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out24"
	      Ports		      [1, 1]
	      Position		      [1055, 73, 1085, 87]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out25"
	      Ports		      [1, 1]
	      Position		      [1055, 28, 1085, 42]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out26"
	      Ports		      [1, 1]
	      Position		      [1180, 43, 1210, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out27"
	      Ports		      [1, 1]
	      Position		      [1180, 58, 1210, 72]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out28"
	      Ports		      [1, 1]
	      Position		      [1180, 73, 1210, 87]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out29"
	      Ports		      [1, 1]
	      Position		      [1305, 43, 1335, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [600, 1268, 630, 1282]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out30"
	      Ports		      [1, 1]
	      Position		      [1305, 58, 1335, 72]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out31"
	      Ports		      [1, 1]
	      Position		      [1305, 73, 1335, 87]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out32"
	      Ports		      [1, 1]
	      Position		      [1305, 28, 1335, 42]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out33"
	      Ports		      [1, 1]
	      Position		      [1180, 28, 1210, 42]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out34"
	      Ports		      [1, 1]
	      Position		      [2060, 788, 2090, 802]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out35"
	      Ports		      [1, 1]
	      Position		      [2060, 813, 2090, 827]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out37"
	      Ports		      [1, 1]
	      Position		      [2060, 763, 2090, 777]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out38"
	      Ports		      [1, 1]
	      Position		      [2060, 688, 2090, 702]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out39"
	      Ports		      [1, 1]
	      Position		      [2060, 713, 2090, 727]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [600, 1288, 630, 1302]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out40"
	      Ports		      [1, 1]
	      Position		      [2060, 738, 2090, 752]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out41"
	      Ports		      [1, 1]
	      Position		      [2060, 663, 2090, 677]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [600, 1308, 630, 1322]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [605, 1208, 635, 1222]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [605, 1228, 635, 1242]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [605, 1248, 635, 1262]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out9"
	      Ports		      [1, 1]
	      Position		      [930, 28, 960, 42]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto"
	      Position		      [1245, 265, 1295, 285]
	      GotoTag		      "Data"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      Position		      [350, 175, 395, 195]
	      GotoTag		      "ctrl_ready"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto2"
	      Position		      [780, 865, 830, 885]
	      GotoTag		      "sync_ctrl"
	      TagVisibility	      "local"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [1155, 573, 1180, 602]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [995, 528, 1020, 557]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [1155, 483, 1180, 512]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [705, 382, 730, 448]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [705, 472, 730, 538]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [705, 562, 730, 628]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      Ports		      [3, 1]
	      Position		      [705, 647, 730, 713]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux4"
	      Ports		      [3, 1]
	      Position		      [645, 947, 670, 1013]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [705, 172, 740, 188]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [705, 222, 740, 238]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret10"
	      Ports		      [1, 1]
	      Position		      [965, 292, 985, 308]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret11"
	      Ports		      [1, 1]
	      Position		      [965, 312, 985, 328]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [705, 272, 740, 288]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [705, 322, 740, 338]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret4"
	      Ports		      [1, 1]
	      Position		      [600, 407, 635, 423]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret5"
	      Ports		      [1, 1]
	      Position		      [600, 497, 635, 513]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret6"
	      Ports		      [1, 1]
	      Position		      [600, 587, 635, 603]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret7"
	      Ports		      [1, 1]
	      Position		      [600, 672, 635, 688]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret8"
	      Ports		      [1, 1]
	      Position		      [965, 192, 985, 208]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret9"
	      Ports		      [1, 1]
	      Position		      [965, 212, 985, 228]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope1"
	      Ports		      [4]
	      Position		      [975, 24, 1010, 91]
	      Location		      [6, 49, 1030, 718]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"fifo_data"
		axes2			"dram_data"
		axes3			"ctrl_ready"
		axes4			"mask_dram_data"
	      }
	      YMin		      "0~0~0~-1"
	      YMax		      "1~1750~1~1"
	      SaveName		      "ScopeData30"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope15"
	      Ports		      [1]
	      Position		      [1625, 1006, 1645, 1044]
	      Location		      [146, 92, 856, 572]
	      Open		      off
	      NumInputPorts	      "1"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"address"
	      }
	      YMin		      "0"
	      YMax		      "100"
	      SaveName		      "ScopeData26"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [8]
	      Position		      [680, 1165, 735, 1325]
	      Location		      [-3, 41, 1277, 989]
	      Open		      off
	      NumInputPorts	      "8"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"mask_regular_valid"
		axes2			"fake_valid"
		axes3			"sync_out"
		axes4			"mask_dram_data"
		axes5			"special_dram_ack"
		axes6			"sync"
		axes7			"valid_fifo_data"
		axes8			"ctrl_ready"
	      }
	      YMin		      "0~0~0~0~0~0~0~0"
	      YMax		      "1~1~1~1~1~1~1~1"
	      SaveName		      "ScopeData16"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope3"
	      Ports		      [9]
	      Position		      [1590, 185, 1670, 405]
	      Location		      [-3, 41, 1277, 989]
	      Open		      off
	      NumInputPorts	      "9"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"fifo_data"
		axes2			"dram_data"
		axes3			"ctrl_ready"
		axes4			"mask_dram_data"
		axes5			"%<SignalLabel>"
		axes6			"%<SignalLabel>"
		axes7			"%<SignalLabel>"
		axes8			"%<SignalLabel>"
		axes9			"%<SignalLabel>"
	      }
	      YMin		      "0~0~0~-1~-5~-5~-5~-5~-5"
	      YMax		      "1~1750~1~1~5~5~5~5~5"
	      SaveName		      "ScopeData11"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope4"
	      Ports		      [4]
	      Position		      [1100, 24, 1135, 91]
	      Location		      [5, 49, 1029, 718]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"fifo_data"
		axes2			"dram_data"
		axes3			"ctrl_ready"
		axes4			"mask_dram_data"
	      }
	      YMin		      "0~0~0~-1"
	      YMax		      "1~1750~1~1"
	      SaveName		      "ScopeData4"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope5"
	      Ports		      [4]
	      Position		      [1225, 24, 1260, 91]
	      Location		      [5, 49, 1029, 718]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"fifo_data"
		axes2			"dram_data"
		axes3			"ctrl_ready"
		axes4			"mask_dram_data"
	      }
	      YMin		      "0~0~0~-1"
	      YMax		      "1~1750~1~1"
	      SaveName		      "ScopeData5"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope6"
	      Ports		      [4]
	      Position		      [1350, 24, 1385, 91]
	      Location		      [237, 126, 1261, 795]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"fifo_data"
		axes2			"dram_data"
		axes3			"ctrl_ready"
		axes4			"mask_dram_data"
	      }
	      YMin		      "0~0~0~-1"
	      YMax		      "1~1750~1~1"
	      SaveName		      "ScopeData6"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope7"
	      Ports		      [7]
	      Position		      [2130, 649, 2210, 841]
	      Location		      [5, 49, 1285, 997]
	      Open		      off
	      NumInputPorts	      "7"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"fifo_data"
		axes2			"dram_data"
		axes3			"ctrl_ready"
		axes4			"mask_dram_data"
		axes5			"%<SignalLabel>"
		axes6			"%<SignalLabel>"
		axes7			"%<SignalLabel>"
	      }
	      YMin		      "0~0~0~-1~-5~-5~-5"
	      YMax		      "1~1750~1~1~5~5~5"
	      SaveName		      "ScopeData36"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [170, 221, 220, 239]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "128"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice15"
	      Ports		      [1, 1]
	      Position		      [615, 171, 665, 189]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "96"
	      base1		      "MSB of Input"
	      bit0		      "96"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice16"
	      Ports		      [1, 1]
	      Position		      [615, 222, 665, 238]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "-32"
	      base1		      "MSB of Input"
	      bit0		      "64"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice17"
	      Ports		      [1, 1]
	      Position		      [615, 272, 665, 288]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "32"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice18"
	      Ports		      [1, 1]
	      Position		      [615, 321, 665, 339]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [520, 406, 570, 424]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "104"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [520, 497, 570, 513]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "72"
	      base1		      "MSB of Input"
	      bit0		      "72"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [520, 587, 570, 603]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "32"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [520, 671, 570, 689]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [560, 947, 600, 973]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "3"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "and1"
	      Ports		      [2, 1]
	      Position		      [1325, 649, 1345, 696]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "and2"
	      Ports		      [2, 1]
	      Position		      [1100, 462, 1120, 513]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "and3"
	      Ports		      [2, 1]
	      Position		      [1420, 472, 1440, 523]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "and4"
	      Ports		      [2, 1]
	      Position		      [1420, 552, 1440, 603]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "and5"
	      Ports		      [2, 1]
	      Position		      [1420, 637, 1440, 688]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "and6"
	      Ports		      [3, 1]
	      Position		      [1255, 1024, 1275, 1076]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cast2"
	      Ports		      [1, 1]
	      Position		      [1060, 200, 1090, 220]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "72"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cast3"
	      Ports		      [1, 1]
	      Position		      [1060, 300, 1090, 320]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "72"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "even_ctrl"
	      Ports		      [4, 3]
	      Position		      [1790, 436, 1965, 579]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"even_ctrl"
		Location		[2, 74, 1270, 978]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Data"
		  Position		  [65, 118, 95, 132]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [40, 513, 70, 527]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_indicator"
		  Position		  [45, 649, 80, 661]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "ctrl_ready"
		  Position		  [65, 418, 95, 432]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [470, 658, 505, 672]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^18-1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [470, 683, 505, 697]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [475, 630, 500, 650]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [420, 820, 445, 840]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  From
		  Name			  "From0"
		  Position		  [290, 326, 345, 344]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "State0"
		}
		Block {
		  BlockType		  From
		  Name			  "From1"
		  Position		  [690, 331, 745, 349]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "State0"
		}
		Block {
		  BlockType		  From
		  Name			  "From10"
		  Position		  [850, 711, 905, 729]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "State0"
		}
		Block {
		  BlockType		  From
		  Name			  "From11"
		  Position		  [850, 746, 905, 764]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "valid_out"
		}
		Block {
		  BlockType		  From
		  Name			  "From2"
		  Position		  [690, 416, 745, 434]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "State1"
		}
		Block {
		  BlockType		  From
		  Name			  "From3"
		  Position		  [40, 686, 95, 704]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "State0"
		}
		Block {
		  BlockType		  From
		  Name			  "From4"
		  Position		  [250, 821, 305, 839]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "valid_out"
		}
		Block {
		  BlockType		  From
		  Name			  "From5"
		  Position		  [225, 201, 280, 219]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "ctrl_ready"
		}
		Block {
		  BlockType		  From
		  Name			  "From6"
		  Position		  [385, 291, 440, 309]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "ctrl_ready"
		}
		Block {
		  BlockType		  From
		  Name			  "From7"
		  Position		  [935, 381, 990, 399]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "ctrl_ready"
		}
		Block {
		  BlockType		  From
		  Name			  "From8"
		  Position		  [465, 716, 520, 734]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "ctrl_ready"
		}
		Block {
		  BlockType		  From
		  Name			  "From9"
		  Position		  [200, 726, 255, 744]
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "ctrl_ready"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [750, 53, 780, 67]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [750, 98, 780, 112]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [750, 33, 780, 47]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  Ports			  [1, 1]
		  Position		  [995, 748, 1025, 762]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out5"
		  Ports			  [1, 1]
		  Position		  [990, 778, 1020, 792]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out6"
		  Ports			  [1, 1]
		  Position		  [990, 713, 1020, 727]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto"
		  Position		  [540, 846, 600, 864]
		  GotoTag		  "State1"
		  TagVisibility		  "local"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto1"
		  Position		  [540, 791, 600, 809]
		  GotoTag		  "State0"
		  TagVisibility		  "local"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto2"
		  Position		  [145, 416, 205, 434]
		  GotoTag		  "ctrl_ready"
		  TagVisibility		  "local"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto3"
		  Position		  [1095, 451, 1155, 469]
		  GotoTag		  "valid_out"
		  TagVisibility		  "local"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [445, 353, 470, 367]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  Ports			  [1, 1]
		  Position		  [362, 410, 378, 450]
		  Orientation		  "up"
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter3"
		  Ports			  [1, 1]
		  Position		  [485, 792, 510, 808]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [3, 1]
		  Position		  [410, 333, 430, 387]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [790, 329, 820, 381]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [485, 320, 505, 375]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [2, 1]
		  Position		  [860, 386, 890, 439]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [3, 1]
		  Position		  [170, 648, 190, 702]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [245, 512, 265, 543]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical6"
		  Ports			  [2, 1]
		  Position		  [1025, 376, 1055, 429]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [4, 1]
		  Position		  [570, 628, 615, 727]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register5"
		  Ports			  [2, 1]
		  Position		  [300, 612, 355, 668]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope1"
		  Ports			  [3]
		  Position		  [840, 41, 875, 109]
		  Location		  [5, 49, 1033, 775]
		  Open			  off
		  NumInputPorts		  "3"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "data"
		    axes2		    "valid"
		    axes3		    "sync"
		  }
		  YMin			  "0~0~0"
		  YMax			  "1100~1~1"
		  SaveName		  "ScopeData2"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope2"
		  Ports			  [3]
		  Position		  [1080, 721, 1115, 789]
		  Location		  [5, 49, 1033, 775]
		  Open			  off
		  NumInputPorts		  "3"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "data"
		    axes2		    "valid"
		    axes3		    "sync"
		  }
		  YMin			  "0~0~0"
		  YMax			  "1100~1~1"
		  SaveName		  "ScopeData1"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "dreg0"
		  Ports			  [2, 1]
		  Position		  [565, 84, 625, 251]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "dreg1"
		  Ports			  [2, 1]
		  Position		  [300, 84, 360, 251]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "state"
		  Ports			  [1, 1]
		  Position		  [345, 805, 400, 855]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "vreg0"
		  Ports			  [2, 1]
		  Position		  [565, 517, 620, 573]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "vreg1"
		  Ports			  [2, 1]
		  Position		  [300, 517, 355, 573]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "output"
		  Position		  [885, 163, 915, 177]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  Position		  [1110, 398, 1140, 412]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "wr_be"
		  Position		  [710, 673, 740, 687]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Data"
		  SrcPort		  1
		  Points		  [120, 0]
		  Branch {
		    DstBlock		    "dreg1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "Gateway Out3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "vreg1"
		  SrcPort		  1
		  Points		  [0, -15; 10, 0]
		  Branch {
		    Points		    [175, 0]
		    Branch {
		    DstBlock		    "vreg0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -175]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Inverter2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "dreg1"
		  SrcPort		  1
		  Points		  [0, -45; 140, 0]
		  Branch {
		    DstBlock		    "dreg0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -65]
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "dreg0"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    DstBlock		    "output"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -65]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "state"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From0"
		  SrcPort		  1
		  Points		  [45, 0; 0, 10]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "vreg0"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -45; 0, 0]
		    Branch {
		    Points		    [-255, 0]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "Logical1"
		    DstPort		    3
		    }
		  }
		  Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [-520, 0; 0, 100]
		    DstBlock		    "Logical4"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 190]
		    DstBlock		    "Gateway Out5"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Inverter1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From1"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter3"
		  SrcPort		  1
		  DstBlock		  "Goto1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From2"
		  SrcPort		  1
		  DstBlock		  "Logical3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [15, 0; 0, 45]
		  DstBlock		  "Logical3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ctrl_ready"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Goto2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "Logical6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  Points		  [0, -25]
		  DstBlock		  "Logical"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "From4"
		  SrcPort		  1
		  DstBlock		  "state"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_indicator"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From3"
		  SrcPort		  1
		  Points		  [0, -20]
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "wr_be"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  DstBlock		  "vreg1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [35, 0; 0, -50]
		  Branch {
		    DstBlock		    "Logical5"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register5"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "From5"
		  SrcPort		  1
		  DstBlock		  "dreg1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical6"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "valid_out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Goto3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "From7"
		  SrcPort		  1
		  DstBlock		  "Logical6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From8"
		  SrcPort		  1
		  Points		  [20, 0; 0, -10]
		  DstBlock		  "Mux"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "From9"
		  SrcPort		  1
		  Points		  [20, 0; 0, -80]
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "vreg1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Register5"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out6"
		  SrcPort		  1
		  Points		  [15, 0; 0, 15]
		  DstBlock		  "Scope2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  DstBlock		  "Scope2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out5"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "Scope2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "From10"
		  SrcPort		  1
		  DstBlock		  "Gateway Out6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From11"
		  SrcPort		  1
		  DstBlock		  "Gateway Out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  Points		  [15, 0; 0, 15]
		  DstBlock		  "Scope1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [25, 0; 0, 15]
		  DstBlock		  "Scope1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "Scope1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Goto"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "From6"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -140]
		    DstBlock		    "dreg0"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 210]
		    DstBlock		    "vreg0"
		    DstPort		    2
		  }
		}
		Annotation {
		  Name			  "\n"
		  Position		  [202, 753]
		}
		Annotation {
		  Name			  "If we are at state0\nand we have th"
"e first bunch of data\nbut not the second one,\nwe disable the first regieste"
"r till we\nget the second valid  data."
		  Position		  [177, 335]
		}
		Annotation {
		  Name			  "When the ctrl_ready is low\nwe shou"
"ld disable everything \nand mask the critical outputs"
		  Position		  [124, 472]
		}
		Annotation {
		  Name			  "If you are in State1 \nyou are gaur"
"anteed to have\nvalid output at reg0"
		  Position		  [759, 483]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "initializer"
	      Ports		      [5, 6]
	      Position		      [315, 769, 485, 881]
	      BackgroundColor	      "[1.000000, 0.501961, 0.501961]"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"initializer"
		Location		[2, 74, 1254, 962]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [165, 163, 195, 177]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_fifo_data"
		  Position		  [650, 483, 680, 497]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "ctrl_ready"
		  Position		  [165, 498, 195, 512]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_output"
		  Position		  [890, 918, 920, 932]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "output_fifo_empty"
		  Position		  [165, 418, 195, 432]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [1290, 329, 1315, 351]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "34"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "6"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [540, 599, 565, 621]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "7"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "4"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [525, 764, 550, 786]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "14"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "4"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [1090, 947, 1130, 973]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "acc_length-2"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "22"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [90, 334, 115, 356]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "4"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant6"
		  Ports			  [0, 1]
		  Position		  [555, 529, 580, 551]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "4"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "4"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [1175, 810, 1195, 835]
		  Orientation		  "down"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [1535, 750, 1560, 770]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  Ports			  [2, 1]
		  Position		  [1230, 273, 1260, 362]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "6"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "35"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter2"
		  Ports			  [2, 1]
		  Position		  [530, 628, 565, 692]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "4"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "35"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  Ports			  [2, 1]
		  Position		  [1130, 858, 1165, 922]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "22"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "35"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [1775, 443, 1805, 457]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out10"
		  Ports			  [1, 1]
		  Position		  [650, 253, 680, 267]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out11"
		  Ports			  [1, 1]
		  Position		  [650, 278, 680, 292]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out12"
		  Ports			  [1, 1]
		  Position		  [650, 303, 680, 317]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out13"
		  Ports			  [1, 1]
		  Position		  [650, 328, 680, 342]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out14"
		  Ports			  [1, 1]
		  Position		  [1140, 444, 1165, 456]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out15"
		  Ports			  [1, 1]
		  Position		  [1140, 464, 1165, 476]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out16"
		  Ports			  [1, 1]
		  Position		  [1140, 484, 1165, 496]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out17"
		  Ports			  [1, 1]
		  Position		  [1140, 504, 1165, 516]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out18"
		  Ports			  [1, 1]
		  Position		  [1140, 524, 1165, 536]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out19"
		  Ports			  [1, 1]
		  Position		  [1775, 543, 1805, 557]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [1805, 23, 1835, 37]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out20"
		  Ports			  [1, 1]
		  Position		  [1775, 568, 1805, 582]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out21"
		  Ports			  [1, 1]
		  Position		  [1550, 688, 1580, 702]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out22"
		  Ports			  [1, 1]
		  Position		  [1545, 708, 1575, 722]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out23"
		  Ports			  [1, 1]
		  Position		  [1545, 728, 1575, 742]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out24"
		  Ports			  [1, 1]
		  Position		  [1775, 468, 1805, 482]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out25"
		  Ports			  [1, 1]
		  Position		  [1775, 493, 1805, 507]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out26"
		  Ports			  [1, 1]
		  Position		  [1775, 518, 1805, 532]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [1805, 48, 1835, 62]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  Ports			  [1, 1]
		  Position		  [1805, 73, 1835, 87]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out5"
		  Ports			  [1, 1]
		  Position		  [1805, 98, 1835, 112]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out6"
		  Ports			  [1, 1]
		  Position		  [1505, 603, 1535, 617]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out7"
		  Ports			  [1, 1]
		  Position		  [1505, 623, 1535, 637]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out8"
		  Ports			  [1, 1]
		  Position		  [1505, 643, 1535, 657]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out9"
		  Ports			  [1, 1]
		  Position		  [1540, 663, 1570, 677]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [1730, 177, 1760, 193]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  Ports			  [1, 1]
		  Position		  [860, 497, 890, 513]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter3"
		  Ports			  [1, 1]
		  Position		  [417, 745, 433, 775]
		  Orientation		  "up"
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter4"
		  Ports			  [1, 1]
		  Position		  [1465, 752, 1495, 768]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [3, 1]
		  Position		  [1485, 319, 1510, 351]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [1675, 168, 1700, 197]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical10"
		  Ports			  [2, 1]
		  Position		  [465, 362, 490, 393]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical11"
		  Ports			  [2, 1]
		  Position		  [285, 352, 310, 383]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical12"
		  Ports			  [2, 1]
		  Position		  [105, 377, 130, 408]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical13"
		  Ports			  [2, 1]
		  Position		  [1340, 773, 1365, 802]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [1125, 298, 1150, 342]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [2, 1]
		  Position		  [1055, 558, 1080, 587]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [3, 1]
		  Position		  [465, 675, 490, 705]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical6"
		  Ports			  [2, 1]
		  Position		  [1060, 418, 1085, 447]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical7"
		  Ports			  [3, 1]
		  Position		  [940, 484, 965, 526]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical8"
		  Ports			  [2, 1]
		  Position		  [1055, 638, 1080, 667]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical9"
		  Ports			  [2, 1]
		  Position		  [1055, 888, 1080, 917]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [1360, 308, 1410, 352]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a>=b"
		  latency		  "1"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  Ports			  [3, 1]
		  Position		  [655, 638, 705, 682]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<=b"
		  latency		  "1"
		  explicit_period	  on
		  period		  "1"
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational3"
		  Ports			  [3, 1]
		  Position		  [625, 768, 675, 812]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<=b"
		  latency		  "1"
		  explicit_period	  on
		  period		  "1"
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational4"
		  Ports			  [3, 1]
		  Position		  [1245, 883, 1295, 927]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  on
		  period		  "1"
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational5"
		  Ports			  [3, 1]
		  Position		  [660, 543, 710, 587]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<=b"
		  latency		  "1"
		  explicit_period	  on
		  period		  "1"
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope1"
		  Ports			  [4]
		  Position		  [1870, 15, 1920, 120]
		  Location		  [-3, 41, 1021, 710]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "rst"
		    axes2		    "enable"
		    axes3		    "counter"
		    axes4		    "%<SignalLabel>"
		  }
		  YMin			  "-1~-1~50~0"
		  YMax			  "1~1~90~1"
		  SaveName		  "ScopeData13"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope2"
		  Ports			  [7]
		  Position		  [1635, 599, 1695, 741]
		  Location		  [6, 49, 1004, 700]
		  Open			  off
		  NumInputPorts		  "7"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		    axes5		    "%<SignalLabel>"
		    axes6		    "%<SignalLabel>"
		    axes7		    "%<SignalLabel>"
		  }
		  YMin			  "-1~-1~50~0~-5~-5~-5"
		  YMax			  "1~1~90~1~5~5~5"
		  SaveName		  "ScopeData15"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope3"
		  Ports			  [4]
		  Position		  [740, 245, 790, 350]
		  Location		  [144, 147, 835, 600]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		  }
		  YMin			  "-1~-1~50~0"
		  YMax			  "1~1~90~1"
		  SaveName		  "ScopeData18"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope4"
		  Ports			  [5]
		  Position		  [1195, 437, 1245, 543]
		  Location		  [-3, 41, 1021, 710]
		  Open			  off
		  NumInputPorts		  "5"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		    axes5		    "%<SignalLabel>"
		  }
		  YMin			  "-1~-1~50~0~-5"
		  YMax			  "1~1~90~1~5"
		  SaveName		  "ScopeData31"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope5"
		  Ports			  [6]
		  Position		  [1860, 436, 1905, 589]
		  Location		  [-3, 41, 1021, 710]
		  Open			  off
		  NumInputPorts		  "6"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		    axes5		    "%<SignalLabel>"
		    axes6		    "%<SignalLabel>"
		  }
		  YMin			  "-1~-1~50~0~-5~-5"
		  YMax			  "1~1~90~1~5~5"
		  SaveName		  "ScopeData3"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice19"
		  Ports			  [1, 1]
		  Position		  [1360, 271, 1405, 289]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Ports			  [1, 1]
		  Position		  [1080, 158, 1125, 182]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge1"
		  Ports			  [1, 1]
		  Position		  [435, 633, 480, 657]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge1"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge2"
		  Ports			  [1, 1]
		  Position		  [740, 648, 785, 672]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge2"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge3"
		  Ports			  [1, 1]
		  Position		  [735, 778, 780, 802]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge3"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge4"
		  Ports			  [1, 1]
		  Position		  [240, 308, 285, 332]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge4"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge5"
		  Ports			  [1, 1]
		  Position		  [740, 553, 785, 577]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "posedge5"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg1"
		  Ports			  [3, 1]
		  Position		  [1555, 295, 1600, 365]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  on
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg2"
		  Ports			  [3, 1]
		  Position		  [850, 755, 895, 825]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  on
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg3"
		  Ports			  [2, 1]
		  Position		  [445, 194, 490, 241]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg4"
		  Ports			  [3, 1]
		  Position		  [1405, 737, 1440, 783]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  on
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg5"
		  Ports			  [3, 1]
		  Position		  [335, 294, 375, 346]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  on
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg6"
		  Ports			  [2, 1]
		  Position		  [170, 331, 210, 384]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "1"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "mask_regular_valid"
		  Position		  [1820, 178, 1850, 192]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "fake_valid"
		  Position		  [1850, 393, 1880, 407]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [1130, 648, 1160, 662]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "mask_dram_data"
		  Position		  [1605, 753, 1635, 767]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "speciall_dram_ack"
		  Position		  [560, 373, 590, 387]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_ctrl"
		  Position		  [1125, 568, 1155, 582]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [0, 80]
		  DstBlock		  "Relational4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out23"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Scope2"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Gateway Out22"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Scope2"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Gateway Out21"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "Scope2"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice19"
		  SrcPort		  1
		  Points		  [55, 0; 0, 45]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out20"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope5"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Gateway Out19"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope5"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Gateway Out18"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope4"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Gateway Out17"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope4"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out16"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out15"
		  SrcPort		  1
		  DstBlock		  "Scope4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out14"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  DstBlock		  "mask_dram_data"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational4"
		  SrcPort		  1
		  Points		  [10, 0; 0, -110]
		  DstBlock		  "Logical13"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical13"
		  SrcPort		  1
		  Points		  [15, 0; 0, -15]
		  Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "Gateway Out21"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0]
		    DstBlock		    "reg4"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "reg4"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "reg6"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -90; 410, 0]
		    DstBlock		    "Gateway Out10"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical11"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical12"
		  SrcPort		  1
		  Points		  [10, 0; 0, -25]
		  DstBlock		  "reg6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "reg6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out10"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out13"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope3"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out12"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out11"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical11"
		  SrcPort		  1
		  Points		  [0, -35]
		  Branch {
		    DstBlock		    "reg5"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "reg5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical10"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "Gateway Out13"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "speciall_dram_ack"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "output_fifo_empty"
		  SrcPort		  1
		  Points		  [0, 0; 65, 0]
		  Branch {
		    Points		    [50, 0; 0, -40; 135, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Gateway Out12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, -50]
		    DstBlock		    "Logical11"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "reg5"
		  SrcPort		  1
		  Points		  [35, 0; 0, 50]
		  Branch {
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, -85]
		    DstBlock		    "Gateway Out11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 330]
		    DstBlock		    "Logical5"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "posedge4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "reg5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out6"
		  SrcPort		  1
		  DstBlock		  "Scope2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out9"
		  SrcPort		  1
		  DstBlock		  "Scope2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out8"
		  SrcPort		  1
		  DstBlock		  "Scope2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out7"
		  SrcPort		  1
		  DstBlock		  "Scope2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter4"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -90]
		    DstBlock		    "Gateway Out9"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "reg4"
		  SrcPort		  1
		  DstBlock		  "Inverter4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  Points		  [70, 0; 0, -55]
		  DstBlock		  "Relational4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    Points		    [0, -240]
		    DstBlock		    "Gateway Out8"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Relational4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "valid_output"
		  SrcPort		  1
		  Points		  [0, -15; 100, 0]
		  Branch {
		    Points		    [0, -300]
		    DstBlock		    "Gateway Out6"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical9"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical9"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -125]
		    Branch {
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Gateway Out23"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "reg3"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 40; -440, 0; 0, 125]
		    DstBlock		    "Logical12"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [495, 0; 0, 360]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "posedge2"
		  SrcPort		  1
		  DstBlock		  "Logical8"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical8"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "Gateway Out7"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 105]
		    Branch {
		    Points		    [205, 0]
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Gateway Out22"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "reg4"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 115]
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "sync_out"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter3"
		  SrcPort		  1
		  Points		  [0, -50]
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [15, 0; 0, -15]
		  DstBlock		  "Counter2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical7"
		  SrcPort		  1
		  Points		  [75, 0; 0, -35]
		  Branch {
		    DstBlock		    "Gateway Out15"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "valid_fifo_data"
		  SrcPort		  1
		  Points		  [0, 0; 230, 0]
		  Branch {
		    Points		    [0, -25; 65, 0; 0, 25]
		    DstBlock		    "Gateway Out16"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical7"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, 35; 190, 0; 0, -30]
		    DstBlock		    "Gateway Out17"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical7"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "reg2"
		  SrcPort		  1
		  Points		  [10, 0; 0, -240]
		  Branch {
		    Points		    [215, 0]
		    DstBlock		    "Gateway Out18"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical7"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "posedge3"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "reg2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "reg2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Relational3"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, 30; -275, 0]
		    Branch {
		    Points		    [-335, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "posedge3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "posedge2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter2"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "Relational3"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Relational2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "Relational5"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "posedge1"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, -140; 315, 0]
		    Branch {
		    Points		    [0, 0]
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 285]
		    DstBlock		    "reg2"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Counter2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, -80]
		    DstBlock		    "Gateway Out5"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "mask_regular_valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "reg1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical6"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 15]
		    DstBlock		    "Gateway Out14"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "ctrl_ready"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, 175]
		    Branch {
		    Points		    [0, 40; 335, 0]
		    Branch {
		    Points		    [0, 85]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational3"
		    DstPort		    3
		    }
		    }
		    Branch {
		    Points		    [0, -45; 40, 0]
		    Branch {
		    DstBlock		    "Relational2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -95]
		    DstBlock		    "Relational5"
		    DstPort		    3
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, -65]
		    DstBlock		    "Logical6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [30, 0; 0, 5]
		  Branch {
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 140]
		    DstBlock		    "Gateway Out24"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "reg1"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    Points		    [0, 170]
		    DstBlock		    "Gateway Out25"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -155; 25, 0]
		    Branch {
		    Points		    [0, -95]
		    DstBlock		    "Gateway Out4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "Slice19"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 0; 0, 205]
		    DstBlock		    "Gateway Out26"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [50, 0; 0, 20]
		    Branch {
		    DstBlock		    "Counter1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80; 265, 0]
		    Branch {
		    Points		    [0, 130; 245, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Gateway Out20"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Gateway Out19"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    }
		  }
		  Branch {
		    Points		    [0, 80; 525, 0]
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "fake_valid"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 60; -605, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  Points		  [85, 0]
		  Branch {
		    DstBlock		    "Counter1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [310, 0]
		    Branch {
		    Points		    [0, 135]
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "reg1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "reg1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "posedge4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [185, 0]
		    Branch {
		    Points		    [0, 35]
		    Branch {
		    DstBlock		    "reg3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    Branch {
		    DstBlock		    "reg3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 415]
		    DstBlock		    "posedge1"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    Points		    [660, 0]
		    Branch {
		    Points		    [0, 45; 555, 0]
		    Branch {
		    Points		    [0, -160]
		    DstBlock		    "Gateway Out3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [45, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "posedge"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out26"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope5"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out25"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out24"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant6"
		  SrcPort		  1
		  Points		  [30, 0; 0, 10]
		  DstBlock		  "Relational5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational5"
		  SrcPort		  1
		  DstBlock		  "posedge5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge5"
		  SrcPort		  1
		  DstBlock		  "Logical3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "sync_ctrl"
		  DstPort		  1
		}
		Annotation {
		  Name			  "I removed one \"and\" \nfrom here t"
"emp"
		  Position		  [1167, 269]
		}
		Annotation {
		  Name			  "If this register is equal to 1 I am"
" \nin the initialization interval"
		  Position		  [1815, 251]
		}
		Annotation {
		  Name			  "If sync is high I have to mask regu"
"lar valid for a period of time\nwithin this period I will provide 36 fake val"
"id dram datas to the adder and there after I'm back to \nregular process. "
		  Position		  [1264, 43]
		}
		Annotation {
		  Name			  "Goes high when DRAM \nbuffer is emp"
"ty"
		  Position		  [350, 287]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mask_cnt"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [1505, 1010, 1605, 1040]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "dram_acc_test8_dram_vacc1_Adder_mask_cn"
"t_user_data_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mask_dram_data"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [375, 945, 475, 975]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "dram_acc_test8_dram_vacc1_Adder_mask_dr"
"am_data_user_data_out"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "master_reset_sim12"
	      Position		      [320, 945, 350, 975]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "msk_counter"
	      Ports		      [2, 1]
	      Position		      [1440, 1007, 1480, 1038]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_sync"
	      Ports		      [1, 1]
	      Position		      [160, 301, 210, 319]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "output"
	      Position		      [2010, 458, 2040, 472]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_output"
	      Position		      [2015, 503, 2045, 517]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync"
	      Position		      [790, 808, 820, 822]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ack_dram_data"
	      Position		      [1570, 658, 1600, 672]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ack_FIFO_data"
	      Position		      [1565, 573, 1595, 587]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "wr_be"
	      Position		      [2015, 548, 2045, 562]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Gateway Out31"
	      SrcPort		      1
	      DstBlock		      "Scope6"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out30"
	      SrcPort		      1
	      DstBlock		      "Scope6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out29"
	      SrcPort		      1
	      DstBlock		      "Scope6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out32"
	      SrcPort		      1
	      DstBlock		      "Scope6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out28"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope5"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out27"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope5"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out26"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out33"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out24"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope4"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out23"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out22"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out25"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret11"
	      SrcPort		      1
	      DstBlock		      "Concat4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret10"
	      SrcPort		      1
	      DstBlock		      "Concat4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret9"
	      SrcPort		      1
	      DstBlock		      "Concat1v1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret8"
	      SrcPort		      1
	      DstBlock		      "Concat1v1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret7"
	      SrcPort		      1
	      DstBlock		      "Mux3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret6"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret5"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		Points			[0, -180; 465, 0; 0, -115]
		DstBlock		"Gateway Out32"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [70, 0]
	      Branch {
		Points			[0, -150; 330, 0; 0, -95]
		DstBlock		"Gateway Out33"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [80, 0]
	      Branch {
		Points			[5, 0]
		Branch {
		  Points		  [0, -110; 195, 0; 0, -70]
		  DstBlock		  "Gateway Out22"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "AddSub5"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -115; 195, 0; 0, -80]
		DstBlock		"Gateway Out25"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [95, 0]
	      Branch {
		Points			[0, -145]
		DstBlock		"Gateway Out9"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [180, 0]
	      Branch {
		Points			[0, -320]
		DstBlock		"Gateway Out19"
		DstPort			1
	      }
	      Branch {
		DstBlock		"and4"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out21"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Gateway Out15"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Gateway Out14"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Gateway Out13"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out16"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out18"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out19"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out17"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out20"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "and1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -430]
		DstBlock		"Gateway Out18"
		DstPort			1
	      }
	      Branch {
		DstBlock		"and5"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "and5"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"Gateway Out21"
		DstPort			1
	      }
	      Branch {
		DstBlock		"ack_dram_data"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, -25; 55, 0]
		Branch {
		  Points		  [0, -180]
		  DstBlock		  "Gateway Out16"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 420]
		Branch {
		  Points		  [-920, 0; 0, -75]
		  DstBlock		  "initializer"
		  DstPort		  4
		}
		Branch {
		  DstBlock		  "Convert5"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out12"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out11"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out10"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out9"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "initializer"
	      SrcPort		      5
	      Points		      [25, 0]
	      Branch {
		Points			[765, 0; 0, -170]
		Branch {
		  Points		  [0, -465]
		  DstBlock		  "Gateway Out17"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "and1"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[0, 400]
		DstBlock		"Gateway Out8"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "output_fifo_empty"
	      SrcPort		      1
	      Points		      [185, 0]
	      DstBlock		      "initializer"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [30, 0; 0, 65]
	      Branch {
		Points			[0, 90]
		Branch {
		  Points		  [0, 90]
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "Mux3"
		    DstPort		    3
		  }
		}
		Branch {
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "initializer"
	      SrcPort		      4
	      Points		      [30, 0]
	      Branch {
		Points			[0, 400]
		DstBlock		"Gateway Out7"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0; 95, 0; 0, 145]
		DstBlock		"Mux4"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      DstBlock		      "Reinterpret4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Reinterpret5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "Reinterpret7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "initializer"
	      SrcPort		      3
	      Points		      [70, 0]
	      Branch {
		Points			[0, 400]
		DstBlock		"Gateway Out6"
		DstPort			1
	      }
	      Branch {
		Points			[150, 0]
		Branch {
		  DstBlock		  "sync"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 200]
		  DstBlock		  "Convert4"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "and2"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -295]
		DstBlock		"Gateway Out20"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "and4"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		Points			[0, -210]
		DstBlock		"Gateway Out15"
		DstPort			1
	      }
	      Branch {
		DstBlock		"ack_FIFO_data"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "and3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "initializer"
	      SrcPort		      2
	      Points		      [40, 0]
	      Branch {
		Points			[605, 0; 0, -200]
		Branch {
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -90]
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[0, 400]
		DstBlock		"Gateway Out2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "initializer"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		Points			[445, 0]
		DstBlock		"Logical3"
		DstPort			2
	      }
	      Branch {
		Points			[0, 400]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "valid_dram_data"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "and3"
	      SrcPort		      1
	      Points		      [40, 0; 0, -10]
	      Branch {
		Points			[0, -145]
		DstBlock		"Gateway Out14"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0; 285, 0]
		Branch {
		  DstBlock		  "even_ctrl"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 280]
		  DstBlock		  "Gateway Out37"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [80, 0]
	      Branch {
		Points			[575, 0]
		Branch {
		  Points		  [0, -40]
		  Branch {
		    Points		    [175, 0]
		    Branch {
		    Points		    [125, 0]
		    Branch {
		    Points		    [125, 0; 0, -35]
		    DstBlock		    "Gateway Out30"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Gateway Out27"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Gateway Out23"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, -35]
		    DstBlock		    "Gateway Out11"
		    DstPort		    1
		  }
		}
		Branch {
		  Points		  [0, 60]
		  Branch {
		    DstBlock		    "AddSub4"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 50]
		    Branch {
		    DstBlock		    "AddSub5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 70; 370, 0; 0, 75]
		    Branch {
		    DstBlock		    "Delay1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    Branch {
		    Points		    [155, 0]
		    Branch {
		    Points		    [0, -55]
		    Branch {
		    Points		    [0, -190]
		    DstBlock		    "Gateway Out13"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0]
		    DstBlock		    "and3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "and5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "and4"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    Points		    [0, 500]
		    DstBlock		    "and6"
		    DstPort		    3
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "AddSub7"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "AddSub6"
		    DstPort		    3
		    }
		    }
		  }
		}
	      }
	      Branch {
		Points			[0, 45]
		Branch {
		  Points		  [0, 630]
		  Branch {
		    Points		    [0, 500]
		    DstBlock		    "Gateway Out5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [15, 0]
		    DstBlock		    "initializer"
		    DstPort		    3
		  }
		}
		Branch {
		  DstBlock		  "Goto1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, 185]
		DstBlock		"and1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"and2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 35]
		DstBlock		"Logical1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -45]
		DstBlock		"and2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "slice_sync"
	      SrcPort		      1
	      Points		      [20, 0; 0, 465; 40, 0]
	      Branch {
		Points			[0, 500]
		DstBlock		"Gateway Out3"
		DstPort			1
	      }
	      Branch {
		Points			[25, 0]
		DstBlock		"initializer"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [365, 0]
	      Branch {
		Points			[0, 50; 0, 0]
		Branch {
		  Points		  [0, 50]
		  DstBlock		  "Slice18"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice17"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice16"
		DstPort			1
	      }
	      Branch {
		Points			[0, -50]
		DstBlock		"Slice15"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "dram_data"
	      SrcPort		      1
	      Points		      [420, 0]
	      Branch {
		Points			[0, 50]
		Branch {
		  DstBlock		  "Slice4"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 85]
		  DstBlock		  "Slice5"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -40]
		Branch {
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -90]
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "valid_FIFO_data"
	      SrcPort		      1
	      Points		      [0, 0; 75, 0]
	      Branch {
		Points			[0, 280; -705, 0; 0, 40]
		Branch {
		  Points		  [0, 500]
		  DstBlock		  "Gateway Out4"
		  DstPort		  1
		}
		Branch {
		  Points		  [35, 0]
		  DstBlock		  "initializer"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Convert1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ctrl_ready"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIFO_data"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		DstBlock		"slice_sync"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "cast3"
	      SrcPort		      1
	      Points		      [5, 0; 0, -25]
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat4"
	      SrcPort		      1
	      DstBlock		      "cast3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cast2"
	      SrcPort		      1
	      Points		      [5, 0; 0, 55]
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat1v1"
	      SrcPort		      1
	      DstBlock		      "cast2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub7"
	      SrcPort		      1
	      DstBlock		      "Reinterpret11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub6"
	      SrcPort		      1
	      DstBlock		      "Reinterpret10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub5"
	      SrcPort		      1
	      DstBlock		      "Reinterpret9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      Points		      [50, 0; 0, -340; 25, 0]
	      Branch {
		Points			[0, -185; 465, 0; 0, -105]
		DstBlock		"Gateway Out29"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub7"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [40, 0; 0, -305; 45, 0]
	      Branch {
		Points			[0, -155; 330, 0; 0, -85]
		DstBlock		"Gateway Out26"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub6"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [30, 0; 0, -265]
	      DstBlock		      "AddSub5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [20, 0; 0, -225; 90, 0]
	      Branch {
		Points			[0, -140]
		DstBlock		"Gateway Out10"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub4"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice18"
	      SrcPort		      1
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice17"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice16"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice15"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux4"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -320]
		Branch {
		  Points		  [0, 0]
		  DstBlock		  "Mux3"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -85]
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -315; 180, 0]
		    Branch {
		    Points		    [0, 25; 175, 0]
		    Branch {
		    Points		    [125, 0]
		    Branch {
		    Points		    [125, 0]
		    DstBlock		    "Gateway Out31"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Gateway Out28"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Gateway Out24"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Gateway Out12"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		  }
		}
	      }
	      Branch {
		Points			[0, 70]
		DstBlock		"Convert6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "mask_dram_data"
	      SrcPort		      1
	      DstBlock		      "Slice6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      DstBlock		      "Mux4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Mux4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "master_reset_sim12"
	      SrcPort		      1
	      DstBlock		      "mask_dram_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mask_cnt"
	      SrcPort		      1
	      DstBlock		      "Scope15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "msk_counter"
	      SrcPort		      1
	      DstBlock		      "mask_cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [55, 0]
	      DstBlock		      "msk_counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "msk_counter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "and6"
	      SrcPort		      1
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert5"
	      SrcPort		      1
	      Points		      [0, 45]
	      DstBlock		      "and6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert6"
	      SrcPort		      1
	      DstBlock		      "and6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "even_ctrl"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		DstBlock		"output"
		DstPort			1
	      }
	      Branch {
		Points			[0, 205]
		DstBlock		"Gateway Out41"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "even_ctrl"
	      SrcPort		      2
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"valid_output"
		DstPort			1
	      }
	      Branch {
		Points			[0, 185]
		DstBlock		"Gateway Out38"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      DstBlock		      "Goto"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"even_ctrl"
		DstPort			1
	      }
	      Branch {
		Points			[0, 290]
		DstBlock		"Gateway Out40"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"even_ctrl"
		DstPort			4
	      }
	      Branch {
		Points			[0, 260]
		DstBlock		"Gateway Out35"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "even_ctrl"
	      SrcPort		      3
	      Points		      [10, 0]
	      Branch {
		DstBlock		"wr_be"
		DstPort			1
	      }
	      Branch {
		Points			[0, 165]
		DstBlock		"Gateway Out39"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "initializer"
	      SrcPort		      6
	      DstBlock		      "Goto2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      Points		      [10, 0; 0, 5; 5, 0]
	      Branch {
		DstBlock		"even_ctrl"
		DstPort			3
	      }
	      Branch {
		Points			[0, 270]
		DstBlock		"Gateway Out34"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out35"
	      SrcPort		      1
	      DstBlock		      "Scope7"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Gateway Out34"
	      SrcPort		      1
	      DstBlock		      "Scope7"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out37"
	      SrcPort		      1
	      DstBlock		      "Scope7"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out39"
	      SrcPort		      1
	      DstBlock		      "Scope7"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out40"
	      SrcPort		      1
	      DstBlock		      "Scope7"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out38"
	      SrcPort		      1
	      DstBlock		      "Scope7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out41"
	      SrcPort		      1
	      DstBlock		      "Scope7"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "When mask_dram_data is equal to one \nI"
" am passing zeros instead of dram data."
	      Position		      [400, 733]
	    }
	    Annotation {
	      Name		      "Initializer Tasks:\n1-wait a few cycles"
" for the piple line to emtpy \nits valid data's\n2-Initializer the controller"
" by sending a sync to it\nvalid should be low\n3-After we are sure controller"
" is initialized we have to \ncontinue with the following:\nI-mask dram data f"
"or one full spectrum\nII-provide 36 fake valids for your pipeline"
	      Position		      [144, 657]
	    }
	    Annotation {
	      Name		      "The problem is when rd_valid goes low, "
"I will sense it 1 cycle later,\nbut I have to sense it immediately and tag da"
"tas with invalid,\notherwire I will issue one extra valid data!!!\nbut I can "
"ack data's one cycle later so \nI have to delay ack_data by one, but remove t"
"he delay on rd_valid\n??????????"
	      Position		      [1685, 137]
	    }
	    Annotation {
	      Name		      "sync is delayed one less than data,\nth"
"erefore we can tag sync to current data rather than \none before the data"
	      Position		      [274, 79]
	    }
	    Annotation {
	      Position		      [1084, 565]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "C1"
	  Ports			  [0, 1]
	  Position		  [1745, 640, 1770, 650]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [165, 665, 195, 705]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [370, 876, 410, 894]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "2^28-1"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "28"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [190, 766, 230, 784]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "28"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [2145, 830, 2165, 855]
	  Orientation		  "down"
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "31"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [90, 665, 115, 685]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [1935, 1025, 1955, 1050]
	  Orientation		  "down"
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "31"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [2265, 785, 2290, 805]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "31"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [0, 1]
	  Position		  [370, 828, 405, 862]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "28"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [1, 1]
	  Position		  [1075, 1059, 1125, 1111]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "10"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter2"
	  Ports			  [1, 1]
	  Position		  [2505, 1269, 2555, 1321]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "10"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [2, 1]
	  Position		  [1245, 682, 1285, 718]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  on
	  period		  "1"
	  en			  on
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [2, 1]
	  Position		  [1245, 787, 1285, 823]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  on
	  period		  "1"
	  en			  on
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "G0"
	  Ports			  [1, 1]
	  Position		  [1615, 18, 1645, 32]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "G1"
	  Ports			  [1, 1]
	  Position		  [1615, 43, 1645, 57]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "G2"
	  Ports			  [1, 1]
	  Position		  [1615, 68, 1645, 82]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "G3"
	  Ports			  [1, 1]
	  Position		  [1615, 93, 1645, 107]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "G4"
	  Ports			  [1, 1]
	  Position		  [1615, 118, 1645, 132]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "G5"
	  Ports			  [1, 1]
	  Position		  [2245, 1378, 2275, 1392]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "G6"
	  Ports			  [1, 1]
	  Position		  [2245, 1408, 2275, 1422]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "G7"
	  Ports			  [1, 1]
	  Position		  [2250, 1478, 2280, 1492]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "G8"
	  Ports			  [1, 1]
	  Position		  [2245, 1533, 2275, 1547]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [2215, 273, 2245, 287]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out10"
	  Ports			  [1, 1]
	  Position		  [1620, 168, 1650, 182]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out11"
	  Ports			  [1, 1]
	  Position		  [1620, 188, 1650, 202]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out12"
	  Ports			  [1, 1]
	  Position		  [1620, 208, 1650, 222]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out13"
	  Ports			  [1, 1]
	  Position		  [1615, 228, 1645, 242]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out14"
	  Ports			  [1, 1]
	  Position		  [1615, 248, 1645, 262]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out15"
	  Ports			  [1, 1]
	  Position		  [575, 578, 605, 592]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out16"
	  Ports			  [1, 1]
	  Position		  [575, 598, 605, 612]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out17"
	  Ports			  [1, 1]
	  Position		  [580, 498, 610, 512]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out18"
	  Ports			  [1, 1]
	  Position		  [950, 348, 980, 362]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out19"
	  Ports			  [1, 1]
	  Position		  [950, 368, 980, 382]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [2215, 253, 2245, 267]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out20"
	  Ports			  [1, 1]
	  Position		  [950, 388, 980, 402]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out21"
	  Ports			  [1, 1]
	  Position		  [950, 408, 980, 422]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out22"
	  Ports			  [1, 1]
	  Position		  [1045, 483, 1075, 497]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out23"
	  Ports			  [1, 1]
	  Position		  [950, 328, 980, 342]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out24"
	  Ports			  [1, 1]
	  Position		  [1045, 508, 1075, 522]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out25"
	  Ports			  [1, 1]
	  Position		  [1045, 533, 1075, 547]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out26"
	  Ports			  [1, 1]
	  Position		  [1045, 558, 1075, 572]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out27"
	  Ports			  [1, 1]
	  Position		  [1600, 268, 1630, 282]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out28"
	  Ports			  [1, 1]
	  Position		  [2215, 373, 2245, 387]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out29"
	  Ports			  [1, 1]
	  Position		  [2215, 398, 2245, 412]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [2215, 298, 2245, 312]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out30"
	  Ports			  [1, 1]
	  Position		  [1045, 583, 1075, 597]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out31"
	  Ports			  [1, 1]
	  Position		  [950, 428, 980, 442]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out32"
	  Ports			  [1, 1]
	  Position		  [1765, 1143, 1795, 1157]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out33"
	  Ports			  [1, 1]
	  Position		  [1765, 1123, 1795, 1137]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out34"
	  Ports			  [1, 1]
	  Position		  [1765, 1238, 1795, 1252]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out35"
	  Ports			  [1, 1]
	  Position		  [1765, 1268, 1795, 1282]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out36"
	  Ports			  [1, 1]
	  Position		  [1855, 1163, 1885, 1177]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out37"
	  Ports			  [1, 1]
	  Position		  [1855, 1188, 1885, 1202]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out38"
	  Ports			  [1, 1]
	  Position		  [1765, 1188, 1795, 1202]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out39"
	  Ports			  [1, 1]
	  Position		  [2375, 473, 2405, 487]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [2215, 348, 2245, 362]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out40"
	  Ports			  [1, 1]
	  Position		  [2375, 453, 2405, 467]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out41"
	  Ports			  [1, 1]
	  Position		  [2375, 593, 2405, 607]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out42"
	  Ports			  [1, 1]
	  Position		  [2630, 1078, 2660, 1092]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out43"
	  Ports			  [1, 1]
	  Position		  [2375, 498, 2405, 512]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out44"
	  Ports			  [1, 1]
	  Position		  [2375, 563, 2405, 577]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out45"
	  Ports			  [1, 1]
	  Position		  [2375, 533, 2405, 547]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out46"
	  Ports			  [1, 1]
	  Position		  [2630, 1043, 2660, 1057]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out47"
	  Ports			  [1, 1]
	  Position		  [2630, 1213, 2660, 1227]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out48"
	  Ports			  [1, 1]
	  Position		  [2630, 1113, 2660, 1127]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out49"
	  Ports			  [1, 1]
	  Position		  [2630, 1173, 2660, 1187]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [2215, 323, 2245, 337]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out50"
	  Ports			  [1, 1]
	  Position		  [2630, 1148, 2660, 1162]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out51"
	  Ports			  [1, 1]
	  Position		  [575, 618, 605, 632]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out52"
	  Ports			  [1, 1]
	  Position		  [1045, 613, 1075, 627]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [580, 518, 610, 532]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [580, 538, 610, 552]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  Ports			  [1, 1]
	  Position		  [580, 558, 610, 572]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out9"
	  Ports			  [1, 1]
	  Position		  [1620, 148, 1650, 162]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [1653, 620, 1667, 645]
	  Orientation		  "up"
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  Ports			  [1, 1]
	  Position		  [2245, 969, 2280, 991]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter3"
	  Ports			  [1, 1]
	  Position		  [2060, 778, 2085, 792]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter4"
	  Ports			  [1, 1]
	  Position		  [495, 732, 525, 748]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter5"
	  Ports			  [1, 1]
	  Position		  [1618, 560, 1632, 585]
	  Orientation		  "up"
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [2115, 773, 2140, 817]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [590, 734, 625, 756]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [1445, 837, 1465, 868]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  Ports			  [2, 1]
	  Position		  [90, 585, 110, 605]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  Ports			  [2, 1]
	  Position		  [1645, 499, 1665, 526]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical6"
	  Ports			  [2, 1]
	  Position		  [1710, 567, 1730, 598]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical7"
	  Ports			  [2, 1]
	  Position		  [190, 596, 210, 629]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical8"
	  Ports			  [2, 1]
	  Position		  [235, 696, 255, 729]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "RB_counter"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [2585, 1280, 2685, 1310]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_vacc1_RB_counter_user_d"
"ata_in"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "RB_reg"
	  Ports			  [6, 4]
	  Position		  [2335, 659, 2460, 841]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "valid_length|acc_length"
	  System {
	    Name		    "RB_reg"
	    Location		    [2, 74, 1270, 939]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "dram_data"
	      Position		      [365, 328, 395, 342]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rd_tag"
	      Position		      [265, 438, 295, 452]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rd_valid"
	      Position		      [260, 523, 290, 537]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dram_rd_ack"
	      Position		      [265, 638, 295, 652]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ack_RB"
	      Position		      [325, 698, 355, 712]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "RB_active"
	      Position		      [325, 768, 355, 782]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [675, 307, 725, 358]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [430, 765, 450, 785]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "31"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [1080, 415, 1100, 435]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "31"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert4"
	      Ports		      [1, 1]
	      Position		      [425, 520, 445, 540]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "31"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert5"
	      Ports		      [1, 1]
	      Position		      [365, 635, 385, 655]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "31"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [570, 415, 610, 455]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [800, 260, 835, 280]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [800, 230, 835, 250]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      on
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [1225, 208, 1255, 222]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [1225, 238, 1255, 252]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out42"
	      Ports		      [1, 1]
	      Position		      [1225, 88, 1255, 102]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out46"
	      Ports		      [1, 1]
	      Position		      [1225, 58, 1255, 72]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out48"
	      Ports		      [1, 1]
	      Position		      [1225, 118, 1255, 132]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out49"
	      Ports		      [1, 1]
	      Position		      [1225, 178, 1255, 192]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out50"
	      Ports		      [1, 1]
	      Position		      [1225, 148, 1255, 162]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [1030, 414, 1065, 436]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [490, 462, 520, 518]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [4, 1]
	      Position		      [580, 539, 610, 596]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [1125, 418, 1150, 447]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [860, 583, 885, 612]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [3, 1]
	      Position		      [945, 516, 990, 564]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [995, 414, 1010, 436]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope9"
	      Ports		      [7]
	      Position		      [1305, 43, 1360, 267]
	      Location		      [1, 45, 1017, 731]
	      Open		      off
	      NumInputPorts	      "7"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"reset_trickle_fifo"
		axes2			"ack_TFifio"
		axes3			"we_Tfifo"
		axes4			"din_ack_fifo"
		axes5			"en_addr_gen"
		axes6			"dout_tf"
		axes7			"tfifo_valid"
	      }
	      YMin		      "0~0~0~0~0~0~0"
	      YMax		      "2500000000000~10000000000000~1~1~1~1~1"
	      SaveName		      "ScopeData25"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [525, 286, 570, 314]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "64"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "72"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [525, 346, 570, 374]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "64"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [365, 431, 410, 459]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "74"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [350, 576, 395, 604]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [525, 186, 570, 214]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "30"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [515, 76, 560, 104]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Trickle_FWFT"
	      Ports		      [4, 4]
	      Position		      [890, 319, 975, 441]
	      BackgroundColor	      "yellow"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Depth"
	      MaskStyleString	      "popup(16|32|64|128|256|512|1K|2K|4K|8K|"
"16K|32K|64K)"
	      MaskTunableValueString  "off"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "depth=&1;"
	      MaskInitialization      "cursys = gcb ; \nset_param([cursys, '/F"
"IFO'], 'depth', depth);\n"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "16"
	      System {
		Name			"Trickle_FWFT"
		Location		[2, 74, 1014, 699]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [80, 178, 110, 192]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "we"
		  Position		  [40, 198, 70, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "ack"
		  Position		  [60, 223, 90, 237]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "reset"
		  Position		  [20, 313, 50, 327]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [360, 136, 385, 154]
		  Orientation		  "left"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [825, 206, 855, 224]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "FIFO"
		  Ports			  [4, 4]
		  Position		  [350, 170, 410, 260]
		  SourceBlock		  "xbsIndex_r3/FIFO"
		  SourceType		  "Xilinx Synchronous FIFO"
		  depth			  "16"
		  percent_nbits		  "1"
		  store_only_valid	  on
		  init_zero		  on
		  explicit_period	  on
		  period		  "1"
		  rst			  on
		  en			  off
		  use_almost_empty	  off
		  almost_empty_offset	  "6"
		  use_almost_full	  off
		  almost_full_offset	  "6"
		  dbl_ovrd		  off
		  show_param		  off
		  mem_type		  "Block RAM"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter3"
		  Ports			  [1, 1]
		  Position		  [765, 207, 805, 223]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [225, 213, 250, 237]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "not_valid"
		  Ports			  [3, 1]
		  Position		  [540, 196, 585, 234]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "1"
		  reg_only_valid	  off
		  explicit_period	  on
		  period		  "1"
		  rst			  on
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [770, 178, 800, 192]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [900, 208, 930, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "full"
		  Position		  [465, 238, 495, 252]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "%full"
		  Position		  [440, 213, 470, 227]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "FIFO"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "we"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "FIFO"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "FIFO"
		  SrcPort		  2
		  DstBlock		  "not_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ack"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "FIFO"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FIFO"
		  SrcPort		  4
		  Points		  [0, 0]
		  DstBlock		  "full"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter3"
		  SrcPort		  1
		  DstBlock		  "Convert3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reset"
		  SrcPort		  1
		  Points		  [0, -70; 275, 0]
		  Branch {
		    Points		    [0, -5]
		    DstBlock		    "FIFO"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [0, 55; 175, 0; 0, -90]
		    DstBlock		    "not_valid"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [0, 0; 65, 0]
		  Branch {
		    DstBlock		    "FIFO"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 65; 205, 0]
		    DstBlock		    "not_valid"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "not_valid"
		  SrcPort		  1
		  Points		  [0, 0; 85, 0]
		  Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -70]
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [-145, 0]
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FIFO"
		  SrcPort		  3
		  Points		  [10, 0]
		  DstBlock		  "%full"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  DstBlock		  "valid"
		  DstPort		  1
		}
		Annotation {
		  Name			  "We needed a FIFO which brings the v"
"alid data automatically to the output. \nThe regular XILINX Fifos are not FWF"
"T (First Word Fall Through). \nWe tried to make one but it was really hard to"
" make one agreeing with the exact specs.\nThis module which we have named it "
"Trickle_FWFT Fifo works very similiarly with minor \ndifferences which server"
"s our purpose here in the DRAM VACC module. "
		  Position		  [462, 64]
		}
		Annotation {
		  Name			  "The real depth of this module is de"
"pth+1. \nThe valid signal will go high with one cycle delay."
		  Position		  [451, 355]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "er"
	      Ports		      [2, 1]
	      Position		      [880, 225, 920, 285]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"er"
		Location		[1102, 158, 1507, 401]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "dout"
		  Position		  [35, 153, 65, 167]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid"
		  Position		  [45, 198, 75, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [30, 115, 65, 135]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "128"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant1"
		  Position		  [25, 30, 55, 60]
		  Value			  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [110, 190, 155, 220]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [205, 153, 235, 197]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [3, 1]
		  Position		  [280, 156, 325, 204]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  on
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Rel"
		  Ports			  [2, 1]
		  Position		  [100, 128, 145, 172]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "3"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [230, 38, 250, 52]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "3"
		  base1			  "LSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "re"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 30, 185, 60]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "dram_acc_test8_dram_vacc1_RB_reg_er"
"_re_user_data_out"
		}
		Block {
		  BlockType		  Outport
		  Name			  "error"
		  Position		  [350, 173, 380, 187]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [5, 0; 0, 15]
		  DstBlock		  "Rel"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Rel"
		  SrcPort		  1
		  Points		  [25, 0; 0, 15]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [10, 0; 0, -20]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, -10]
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Register"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dout"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Rel"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "valid"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "error"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Register"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "error"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [935, 240, 1035, 270]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "dram_acc_test8_dram_vacc1_RB_reg_error_"
"user_data_in"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Ports		      [1, 1]
	      Position		      [520, 763, 565, 787]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"posedge"
		Location		[72, 372, 493, 522]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [85, 27, 130, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  Ports			  [1, 1]
		  Position		  [155, 33, 205, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [240, 31, 320, 109]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [350, 63, 380, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Inverter2"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_data"
	      Ports		      [3]
	      Position		      [695, 76, 755, 154]
	      SourceBlock	      "casper_library/Scopes/snap"
	      SourceType	      "snap"
	      ShowPortLabels	      on
	      nsamples		      "11"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "snap_tag"
	      Ports		      [3]
	      Position		      [695, 186, 755, 264]
	      SourceBlock	      "casper_library/Scopes/snap"
	      SourceType	      "snap"
	      ShowPortLabels	      on
	      nsamples		      "11"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [1185, 328, 1215, 342]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [1185, 358, 1215, 372]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ack_dram"
	      Position		      [685, 428, 715, 442]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "en_addr_gen"
	      Position		      [1205, 428, 1235, 442]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Inverter2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [35, 0; 0, 30]
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert4"
	      SrcPort		      1
	      Points		      [10, 0; 0, -25]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [35, 0; 0, -60]
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [115, 0]
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 195; -315, 0]
		DstBlock		"Logical4"
		DstPort			2
	      }
	      Branch {
		Points			[0, -250]
		DstBlock		"Gateway Out49"
		DstPort			1
	      }
	      Branch {
		DstBlock		"en_addr_gen"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Trickle_FWFT"
	      SrcPort		      4
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Trickle_FWFT"
	      SrcPort		      2
	      Points		      [60, 0]
	      Branch {
		Points			[0, -120]
		DstBlock		"Gateway Out2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"valid"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Trickle_FWFT"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		Points			[0, -120]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [70, 0]
	      Branch {
		Points			[155, 0; 0, -185]
		Branch {
		  Points		  [0, -165]
		  Branch {
		    Points		    [0, -360]
		    DstBlock		    "Gateway Out46"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Trickle_FWFT"
		    DstPort		    4
		  }
		}
		Branch {
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -550]
		Branch {
		  DstBlock		  "snap_tag"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -110]
		  DstBlock		  "snap_data"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [40, 0; 0, -5]
	      Branch {
		Points			[90, 0]
		Branch {
		  Points		  [0, -175]
		  DstBlock		  "Gateway Out50"
		  DstPort		  1
		}
		Branch {
		  Points		  [15, 0]
		  DstBlock		  "Trickle_FWFT"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -90]
		DstBlock		"Delay2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ack_RB"
	      SrcPort		      1
	      Points		      [415, 0; 0, -310; 65, 0]
	      Branch {
		Points			[0, -300]
		DstBlock		"Gateway Out42"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Trickle_FWFT"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope9"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope9"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out49"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope9"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out50"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope9"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out48"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope9"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out42"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out46"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		Points			[0, -200]
		DstBlock		"Logical2"
		DstPort			3
	      }
	      Branch {
		DstBlock		"posedge"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "dram_data"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -35]
		Branch {
		  DstBlock		  "Slice"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -210]
		  DstBlock		  "Slice5"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [85, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [85, 0]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert5"
	      SrcPort		      1
	      Points		      [85, 0; 0, -85]
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "RB_active"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[120, 0; 0, -205; 25, 0]
		Branch {
		  Points		  [40, 0]
		  Branch {
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -240]
		    DstBlock		    "Gateway Out48"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Trickle_FWFT"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, 160; 100, 0]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Register"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		  }
		}
		Branch {
		  Points		  [0, -95]
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -320]
		Branch {
		  DstBlock		  "snap_tag"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, -110]
		  DstBlock		  "snap_data"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      SrcBlock		      "dram_rd_ack"
	      SrcPort		      1
	      DstBlock		      "Convert5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 55]
		DstBlock		"Logical2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -55]
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ack_dram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_valid"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Convert4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_tag"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 145]
		DstBlock		"Slice3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -245]
		DstBlock		"Slice4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "er"
	      SrcPort		      1
	      DstBlock		      "error"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "er"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "er"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "snap_tag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "snap_data"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "HIgh bit of tag means its a read back\n"
"and low bit means its a valid read back\nThis module has to ack dram for all"
"\nrd backs (even invalid ones)\nbut it neads to only capture valid \nread bac"
"ks. "
	      Position		      [139, 502]
	    }
	    Annotation {
	      Name		      "Notes about this module:\n1-This logic "
"has to capture the read back data at the correct time \n2-send extra acks to "
"dram to make sure that its output fifo is empty\n3-is responsible for handsha"
"king with the outer world"
	      Position		      [839, 33]
	    }
	    Annotation {
	      Name		      "if this is high it means data is a RB d"
"ata"
	      Position		      [404, 413]
	    }
	    Annotation {
	      Name		      "It might happen that the first RB data "
"is being acked by the adder since the \nadder sends one extra ack!!! be caref"
"ull!"
	      Position		      [434, 138]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [2, 1]
	  Position		  [515, 843, 540, 872]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [2, 1]
	  Position		  [1745, 547, 1770, 598]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register5"
	  Ports			  [2, 1]
	  Position		  [140, 588, 175, 617]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register6"
	  Ports			  [2, 1]
	  Position		  [280, 668, 315, 697]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register7"
	  Ports			  [2, 1]
	  Position		  [280, 708, 315, 737]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [455, 838, 485, 867]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  Ports			  [7]
	  Position		  [640, 500, 690, 630]
	  Location		  [5, 49, 1289, 1031]
	  Open			  off
	  NumInputPorts		  "7"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "ack"
	    axes2		    "we"
	    axes3		    "din"
	    axes4		    "dout"
	    axes5		    "valid"
	    axes6		    "not full"
	    axes7		    "sync_in"
	  }
	  TimeRange		  "30000           "
	  YMin			  "0~0~0.95~0.95~0~0.95~-1"
	  YMax			  "1~1~1.05~1.05~1~1.05~1"
	  SaveName		  "ScopeData7"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope10"
	  Ports			  [1]
	  Position		  [1910, 556, 1930, 594]
	  Location		  [146, 92, 856, 572]
	  Open			  off
	  NumInputPorts		  "1"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "address"
	  }
	  YMin			  "0"
	  YMax			  "100"
	  SaveName		  "ScopeData27"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope11"
	  Ports			  [4]
	  Position		  [2305, 1350, 2355, 1565]
	  Location		  [953, 194, 1802, 841]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "col"
	    axes2		    "row"
	    axes3		    "rank"
	    axes4		    "bank"
	  }
	  YMin			  "0~0.95~-1~1.9"
	  YMax			  "120~1.05~1~2.1"
	  SaveName		  "ScopeData28"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope12"
	  Ports			  [1]
	  Position		  [1275, 1062, 1300, 1108]
	  Location		  [146, 92, 856, 572]
	  Open			  off
	  NumInputPorts		  "1"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "address"
	  }
	  YMin			  "0"
	  YMax			  "100"
	  SaveName		  "ScopeData32"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope13"
	  Ports			  [1]
	  Position		  [2705, 1272, 2730, 1318]
	  Location		  [146, 92, 856, 572]
	  Open			  off
	  NumInputPorts		  "1"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "address"
	  }
	  YMin			  "0"
	  YMax			  "100"
	  SaveName		  "ScopeData33"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope14"
	  Ports			  [1]
	  Position		  [1910, 486, 1930, 524]
	  Location		  [146, 92, 856, 572]
	  Open			  off
	  NumInputPorts		  "1"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "address"
	  }
	  YMin			  "0"
	  YMax			  "100"
	  SaveName		  "ScopeData21"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope15"
	  Ports			  [1]
	  Position		  [465, 346, 485, 384]
	  Location		  [146, 92, 856, 572]
	  Open			  off
	  NumInputPorts		  "1"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "address"
	  }
	  YMin			  "0"
	  YMax			  "100"
	  SaveName		  "ScopeData24"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  Ports			  [6]
	  Position		  [2460, 441, 2520, 609]
	  Location		  [6, 49, 1022, 735]
	  Open			  off
	  NumInputPorts		  "6"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "dram_data"
	    axes2		    "rd_tag"
	    axes3		    "rd_valid"
	    axes4		    "dram_rd_ack"
	    axes5		    "ack_rdback"
	    axes6		    "reading_back"
	  }
	  YMin			  "2.5~5e+008~0~0~0~0.95"
	  YMax			  "12.5~2.75e+009~1~1~1~1.05"
	  SaveName		  "ScopeData22"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope3"
	  Ports			  [7]
	  Position		  [1680, 149, 1730, 281]
	  Location		  [6, 56, 1034, 762]
	  Open			  off
	  NumInputPorts		  "7"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "address"
	    axes2		    "data_in"
	    axes3		    "RWn"
	    axes4		    "rd_valid"
	    axes5		    "cmd_valid"
	    axes6		    "rd_ack"
	    axes7		    "ctrl_ready"
	  }
	  YMin			  "0~0~0~0~0~0~0"
	  YMax			  "150~2500~1~1~1~1~1"
	  SaveName		  "ScopeData6"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope4"
	  Ports			  [6]
	  Position		  [1015, 320, 1065, 450]
	  Location		  [225, 88, 1519, 819]
	  Open			  off
	  NumInputPorts		  "6"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "FIFO_data"
	    axes2		    "valid_FIFO_data"
	    axes3		    "dram_data"
	    axes4		    "valid_dram_data"
	    axes5		    "ctrl_ready"
	    axes6		    "sync"
	  }
	  YMin			  "0.95~0.95~-1~-1~0.95~-1"
	  YMax			  "1.05~1.05~1~1~1.05~1"
	  SaveName		  "ScopeData8"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope5"
	  Ports			  [6]
	  Position		  [1100, 483, 1150, 632]
	  Location		  [1, 45, 1273, 985]
	  Open			  off
	  NumInputPorts		  "6"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data"
	    axes2		    "valid"
	    axes3		    "sync"
	    axes4		    "ack_dram"
	    axes5		    "ack_fifo"
	    axes6		    "%<SignalLabel>"
	  }
	  YMin			  "0~0~-1~0~0~-5"
	  YMax			  "250~1~1~1~1~5"
	  SaveName		  "ScopeData9"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope6"
	  Ports			  [5]
	  Position		  [1685, 13, 1740, 137]
	  Location		  [67, 157, 1275, 932]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "row"
	    axes2		    "col"
	    axes3		    "rank"
	    axes4		    "bank"
	    axes5		    "cmd_valid"
	  }
	  YMin			  "0~0~0~0~0"
	  YMax			  "200~4000~1~1~1"
	  SaveName		  "ScopeData14"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope7"
	  Ports			  [7]
	  Position		  [1925, 1126, 1960, 1234]
	  Location		  [108, 103, 1181, 917]
	  Open			  off
	  NumInputPorts		  "7"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "rd_ack"
	    axes2		    "RWn"
	    axes3		    "cmd_tag"
	    axes4		    "cmd_valid"
	    axes5		    "rd_tag"
	    axes6		    "rd_valid"
	    axes7		    "fifo_empty_check_done"
	  }
	  YMin			  "0~0~0~0~0~0.95~0"
	  YMax			  "1~1100~7500~1~1~1.05~1"
	  SaveName		  "ScopeData17"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope8"
	  Ports			  [7]
	  Position		  [2290, 249, 2335, 411]
	  Location		  [35, 129, 1019, 762]
	  Open			  off
	  NumInputPorts		  "7"
	  List {
	    ListType		    AxesTitles
	    axes1		    "cmd_ack"
	    axes2		    "data_out"
	    axes3		    "tag"
	    axes4		    "data_valid"
	    axes5		    "valid_validq"
	    axes6		    "data_for_adder"
	    axes7		    "rd_ack"
	  }
	  YMin			  "0~0~2.68438e+008~0~0~0~0"
	  YMax			  "1~11000~2.68439e+008~1~1~1~1"
	  SaveName		  "ScopeData19"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope9"
	  Ports			  [6]
	  Position		  [2700, 1035, 2745, 1240]
	  Location		  [63, 112, 924, 675]
	  Open			  off
	  NumInputPorts		  "6"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "d0"
	    axes2		    "dout1 "
	    axes3		    "valid"
	    axes4		    "ack_dram"
	    axes5		    "en_adder_gen"
	    axes6		    "RB_active"
	  }
	  YMin			  "1.9~1.9~-1~0~-1~0.95"
	  YMax			  "2.1~2.1~1~1~1~1.05"
	  SaveName		  "ScopeData23"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [2020, 777, 2045, 793]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [1530, 166, 1575, 184]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice10"
	  Ports			  [1, 1]
	  Position		  [1475, 16, 1520, 34]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "5"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  Ports			  [1, 1]
	  Position		  [1475, 41, 1520, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "14"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "14"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice12"
	  Ports			  [1, 1]
	  Position		  [1475, 66, 1520, 84]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "13"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice13"
	  Ports			  [1, 1]
	  Position		  [1475, 91, 1520, 109]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "28"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice14"
	  Ports			  [1, 1]
	  Position		  [855, 426, 900, 444]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice16"
	  Ports			  [1, 1]
	  Position		  [2550, 1042, 2585, 1058]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice17"
	  Ports			  [1, 1]
	  Position		  [2550, 1077, 2585, 1093]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice18"
	  Ports			  [1, 1]
	  Position		  [2315, 452, 2350, 468]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice19"
	  Ports			  [1, 1]
	  Position		  [400, 616, 445, 634]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [1525, 146, 1570, 164]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "5"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice20"
	  Ports			  [1, 1]
	  Position		  [1750, 1206, 1795, 1224]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "5"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice21"
	  Ports			  [1, 1]
	  Position		  [2180, 1376, 2225, 1394]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "6"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice22"
	  Ports			  [1, 1]
	  Position		  [1750, 1161, 1795, 1179]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "5"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice23"
	  Ports			  [1, 1]
	  Position		  [2180, 1406, 2225, 1424]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "14"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "15"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice24"
	  Ports			  [1, 1]
	  Position		  [2180, 1476, 2225, 1494]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "14"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice25"
	  Ports			  [1, 1]
	  Position		  [2165, 1531, 2210, 1549]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "29"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [400, 536, 445, 554]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [520, 555, 550, 575]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [1000, 481, 1030, 499]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  Ports			  [1, 1]
	  Position		  [870, 326, 915, 344]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  Ports			  [1, 1]
	  Position		  [870, 366, 915, 384]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice8"
	  Ports			  [1, 1]
	  Position		  [2060, 271, 2105, 289]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [2055, 296, 2100, 314]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "31"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Trickle_FWFT"
	  Ports			  [4, 4]
	  Position		  [380, 664, 465, 786]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Depth"
	  MaskStyleString	  "popup(16|32|64|128|256|512|1K|2K|4K|8K|16K|"
"32K|64K)"
	  MaskTunableValueString  "off"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "depth=&1;"
	  MaskInitialization	  "cursys = gcb ; \nset_param([cursys, '/FIFO'"
"], 'depth', depth);\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "512"
	  System {
	    Name		    "Trickle_FWFT"
	    Location		    [2, 74, 1014, 699]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [80, 178, 110, 192]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [40, 198, 70, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ack"
	      Position		      [60, 223, 90, 237]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "reset"
	      Position		      [20, 313, 50, 327]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [360, 136, 385, 154]
	      Orientation	      "left"
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [620, 206, 650, 224]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [135, 221, 165, 239]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FIFO"
	      Ports		      [4, 4]
	      Position		      [350, 170, 410, 260]
	      SourceBlock	      "xbsIndex_r3/FIFO"
	      SourceType	      "Xilinx Synchronous FIFO"
	      depth		      "512"
	      percent_nbits	      "1"
	      store_only_valid	      on
	      init_zero		      on
	      explicit_period	      on
	      period		      "1"
	      rst		      on
	      en		      off
	      use_almost_empty	      off
	      almost_empty_offset     "6"
	      use_almost_full	      off
	      almost_full_offset      "6"
	      dbl_ovrd		      off
	      show_param	      off
	      mem_type		      "Block RAM"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter3"
	      Ports		      [1, 1]
	      Position		      [765, 207, 805, 223]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [225, 213, 250, 237]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "not_valid"
	      Ports		      [3, 1]
	      Position		      [540, 196, 585, 234]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "1"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [770, 178, 800, 192]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [900, 208, 930, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "full"
	      Position		      [465, 238, 495, 252]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "%full"
	      Position		      [440, 213, 470, 227]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "FIFO"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "FIFO"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "FIFO"
	      SrcPort		      2
	      DstBlock		      "not_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ack"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIFO"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIFO"
	      SrcPort		      4
	      Points		      [0, 0]
	      DstBlock		      "full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter3"
	      SrcPort		      1
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reset"
	      SrcPort		      1
	      Points		      [0, -70; 275, 0]
	      Branch {
		Points			[0, -5]
		DstBlock		"FIFO"
		DstPort			4
	      }
	      Branch {
		Points			[0, 55; 175, 0; 0, -90]
		DstBlock		"not_valid"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [0, 0; 65, 0]
	      Branch {
		DstBlock		"FIFO"
		DstPort			3
	      }
	      Branch {
		Points			[0, 65; 205, 0]
		DstBlock		"not_valid"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "not_valid"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [-145, 0]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "FIFO"
	      SrcPort		      3
	      Points		      [10, 0]
	      DstBlock		      "%full"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"Inverter3"
		DstPort			1
	      }
	      Branch {
		Points			[0, -70]
		DstBlock		"Convert"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "We needed a FIFO which brings the valid"
" data automatically to the output. \nThe regular XILINX Fifos are not FWFT (F"
"irst Word Fall Through). \nWe tried to make one but it was really hard to mak"
"e one agreeing with the exact specs.\nThis module which we have named it Tric"
"kle_FWFT Fifo works very similiarly with minor \ndifferences which servers ou"
"r purpose here in the DRAM VACC module. "
	      Position		      [462, 64]
	    }
	    Annotation {
	      Name		      "The real depth of this module is depth+"
"1. \nThe valid signal will go high with one cycle delay."
	      Position		      [451, 355]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cack"
	  Ports			  [2]
	  Position		  [1990, 460, 2085, 520]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "cack"
	    Location		    [2, 74, 1014, 699]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cmd_valid"
	      Position		      [80, 118, 110, 132]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cmd_ack"
	      Position		      [80, 258, 110, 272]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [140, 190, 160, 210]
	      Orientation	      "up"
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [142, 235, 158, 265]
	      Orientation	      "up"
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [205, 153, 250, 197]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [1]
	      Position		      [810, 151, 845, 219]
	      Location		      [5, 49, 1033, 775]
	      Open		      off
	      NumInputPorts	      "1"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"data"
	      }
	      YMin		      "0.95"
	      YMax		      "1.05"
	      SaveName		      "ScopeData20"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [315, 333, 335, 347]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "3"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      on
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmd_er"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [590, 170, 690, 200]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "dram_acc_test8_dram_vacc1_cack_cmd_er_u"
"ser_data_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmd_error"
	      Ports		      [3, 1]
	      Position		      [405, 135, 450, 185]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "master_reset_sim13"
	      Position		      [150, 325, 180, 355]
	      ShowName		      off
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "re_cmd_err"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [200, 325, 300, 355]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "dram_acc_test8_dram_vacc1_cack_re_cmd_e"
"rr_user_data_out"
	    }
	    Line {
	      SrcBlock		      "cmd_valid"
	      SrcPort		      1
	      Points		      [35, 0; 0, 40]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmd_ack"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"cmd_error"
		DstPort			1
	      }
	      Branch {
		DstBlock		"cmd_error"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "re_cmd_err"
	      SrcPort		      1
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "master_reset_sim13"
	      SrcPort		      1
	      DstBlock		      "re_cmd_err"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -180]
	      DstBlock		      "cmd_error"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cmd_er"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmd_error"
	      SrcPort		      1
	      Points		      [25, 0; 0, 25]
	      DstBlock		      "cmd_er"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ctrl_unit"
	  Ports			  [3, 6]
	  Position		  [1200, 512, 1330, 628]
	  BackgroundColor	  "yellow"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskPromptString	  "Burst Length?|Accumulation length?"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "burst_length=@1;acc_length=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "valid_length|acc_length"
	  MaskTabNameString	  ","
	  System {
	    Name		    "ctrl_unit"
	    Location		    [2, 74, 1270, 962]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "valid_data"
	      Position		      [35, 263, 65, 277]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [35, 358, 65, 372]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en_RB_addr"
	      Position		      [175, 543, 205, 557]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [3, 1]
	      Position		      [1430, 259, 1455, 311]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "3"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [1335, 275, 1360, 295]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "30"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [145, 454, 175, 476]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	      Port {
		PortNumber		1
		Name			"v"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
		ShowSigGenPortName	on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [335, 157, 360, 193]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [935, 123, 955, 227]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [1250, 63, 1270, 167]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "RB_active_or_finish"
	      Ports		      [2, 1]
	      Position		      [710, 638, 910, 742]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"RB_active_or_finish"
		Location		[113, 547, 1038, 899]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "enable_rb_addr"
		  Position		  [285, 25, 315, 40]
		  Orientation		  "down"
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [340, 185, 390, 205]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "acc_length/2"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  Ports			  [2, 1]
		  Position		  [335, 112, 385, 163]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "32"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "2*burst_length-1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter6"
		  Ports			  [1, 1]
		  Position		  [735, 88, 765, 102]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter9"
		  Ports			  [1, 1]
		  Position		  [700, 223, 730, 237]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical13"
		  Ports			  [3, 1]
		  Position		  [815, 82, 845, 148]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical14"
		  Ports			  [2, 1]
		  Position		  [360, 255, 385, 295]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical7"
		  Ports			  [2, 1]
		  Position		  [540, 120, 565, 160]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational3"
		  Ports			  [2, 1]
		  Position		  [440, 128, 490, 172]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "system_start"
		  Ports			  [2, 1]
		  Position		  [145, 285, 190, 325]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "system_start1"
		  Ports			  [2, 1]
		  Position		  [465, 255, 510, 295]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "system_start2"
		  Ports			  [3, 1]
		  Position		  [630, 75, 675, 115]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  on
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rb_active"
		  Position		  [870, 108, 900, 122]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical13"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "rb_active"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [245, 0]
		    Branch {
		    DstBlock		    "system_start2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 135]
		    Branch {
		    Points		    [0, 35; 45, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "system_start"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "system_start"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Logical14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Inverter9"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "enable_rb_addr"
		  SrcPort		  1
		  Points		  [0, 0; 0, 15]
		  Branch {
		    Points		    [225, 0]
		    DstBlock		    "Logical7"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Counter1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Inverter9"
		  SrcPort		  1
		  Points		  [65, 0]
		  DstBlock		  "Logical13"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "system_start1"
		  SrcPort		  1
		  Points		  [265, 0; 0, -160]
		  DstBlock		  "Logical13"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical14"
		  SrcPort		  1
		  Points		  [0, 0; 45, 0]
		  Branch {
		    Points		    [0, 10]
		    DstBlock		    "system_start1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -10]
		    DstBlock		    "system_start1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter6"
		  SrcPort		  1
		  DstBlock		  "Logical13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational3"
		  SrcPort		  1
		  DstBlock		  "Logical7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical7"
		  SrcPort		  1
		  Points		  [30, 0; 0, -30]
		  Branch {
		    DstBlock		    "system_start2"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "system_start2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  Points		  [15, 0; 0, -35]
		  DstBlock		  "Relational3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "system_start2"
		  SrcPort		  1
		  DstBlock		  "Inverter6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "system_start"
		  SrcPort		  1
		  Points		  [150, 0]
		  DstBlock		  "Logical14"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "address_gen_vacc_DRAM"
	      Ports		      [3, 3]
	      Position		      [735, 150, 850, 310]
	      BackgroundColor	      "[1.000000, 0.501961, 0.000000]"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Accumulation length?|Valid period lengt"
"h?"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "acc_length=@1;valid_length=@2;"
	      MaskInitialization      "address_gen_vacc_v2_mask;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "acc_length|burst_length"
	      MaskTabNameString	      ","
	      System {
		Name			"address_gen_vacc_DRAM"
		Location		[295, 108, 1196, 962]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 63, 60, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "read_en"
		  Position		  [30, 113, 60, 127]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "write_en"
		  Position		  [30, 163, 60, 177]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "and0"
		  Ports			  [2, 1]
		  Position		  [65, 250, 85, 270]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "block_counter"
		  Ports			  [1, 1]
		  Position		  [95, 43, 145, 97]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "blockCountBits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "2^blockCountBits-1"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast0"
		  Ports			  [1, 1]
		  Position		  [395, 150, 425, 170]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast1"
		  Ports			  [1, 1]
		  Position		  [395, 450, 425, 470]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "compare"
		  Ports			  [2, 1]
		  Position		  [445, 502, 485, 553]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "compare1"
		  Ports			  [2, 1]
		  Position		  [265, 250, 295, 290]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat0"
		  Ports			  [2, 1]
		  Position		  [245, 101, 295, 154]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat1"
		  Ports			  [2, 1]
		  Position		  [245, 341, 295, 394]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat2"
		  Ports			  [7, 1]
		  Position		  [595, 15, 635, 165]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "7"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat3"
		  Ports			  [7, 1]
		  Position		  [595, 310, 635, 460]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "7"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "const0"
		  Ports			  [0, 1]
		  Position		  [445, 192, 475, 208]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "5"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "const1"
		  Ports			  [0, 1]
		  Position		  [445, 212, 475, 228]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "const10"
		  Ports			  [0, 1]
		  Position		  [45, 343, 65, 367]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "valid_length/2"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "counterBitWidth"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "const11"
		  Ports			  [0, 1]
		  Position		  [95, 363, 115, 387]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "acc_length/2-1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "counterBitWidth"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "const4"
		  Ports			  [0, 1]
		  Position		  [345, 570, 385, 590]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "acc_length/2-1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "counterBitWidth"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "or0"
		  Ports			  [2, 1]
		  Position		  [65, 200, 85, 220]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "read_counter"
		  Ports			  [4, 1]
		  Position		  [115, 241, 165, 294]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "counterBitWidth"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  on
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice0"
		  Ports			  [1, 1]
		  Position		  [345, 150, 375, 170]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "colCountBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  Ports			  [1, 1]
		  Position		  [345, 90, 375, 110]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "blockCountBits+blockRowBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice10"
		  Ports			  [1, 1]
		  Position		  [445, 350, 475, 370]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice11"
		  Ports			  [1, 1]
		  Position		  [445, 300, 475, 320]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "blockCountBits-2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice12"
		  Ports			  [1, 1]
		  Position		  [515, 15, 545, 35]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice13"
		  Ports			  [1, 1]
		  Position		  [515, 60, 545, 80]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "blockCountBits-3"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice14"
		  Ports			  [1, 1]
		  Position		  [495, 300, 525, 320]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice15"
		  Ports			  [1, 1]
		  Position		  [495, 360, 525, 380]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "blockCountBits-3"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  Ports			  [1, 1]
		  Position		  [395, 90, 425, 110]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "blockRowBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  Ports			  [1, 1]
		  Position		  [395, 50, 425, 70]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "blockCountBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  Ports			  [1, 1]
		  Position		  [445, 50, 475, 70]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice5"
		  Ports			  [1, 1]
		  Position		  [445, 15, 475, 35]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "blockCountBits-2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice6"
		  Ports			  [1, 1]
		  Position		  [345, 450, 375, 470]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "colCountBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice7"
		  Ports			  [1, 1]
		  Position		  [345, 390, 375, 410]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "blockCountBits+blockRowBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice8"
		  Ports			  [1, 1]
		  Position		  [395, 400, 425, 420]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "blockRowBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice9"
		  Ports			  [1, 1]
		  Position		  [395, 350, 425, 370]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "blockCountBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "write_counter"
		  Ports			  [2, 1]
		  Position		  [95, 141, 145, 194]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "counterBitWidth"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "acc_length/2-1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "write_addr"
		  Position		  [765, 100, 795, 120]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "read_addr"
		  Position		  [765, 150, 795, 170]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "end_masking"
		  Position		  [565, 500, 595, 520]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "const1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "concat2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "concat3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "concat2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "slice13"
		  SrcPort		  1
		  DstBlock		  "concat2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "concat2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "slice12"
		  SrcPort		  1
		  DstBlock		  "concat2"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "cast0"
		  SrcPort		  1
		  DstBlock		  "concat2"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "const0"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "concat2"
		    DstPort		    7
		  }
		  Branch {
		    DstBlock		    "concat3"
		    DstPort		    7
		  }
		}
		Line {
		  SrcBlock		  "slice7"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice8"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice9"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice10"
		  SrcPort		  1
		  DstBlock		  "concat3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "slice15"
		  SrcPort		  1
		  DstBlock		  "concat3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "slice8"
		  SrcPort		  1
		  DstBlock		  "concat3"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "slice14"
		  SrcPort		  1
		  DstBlock		  "concat3"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "cast1"
		  SrcPort		  1
		  DstBlock		  "concat3"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "write_counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "read_counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "block_counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "or0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "const10"
		  SrcPort		  1
		  DstBlock		  "read_counter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "write_en"
		  SrcPort		  1
		  DstBlock		  "write_counter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "block_counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "concat0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "concat1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "write_counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "concat0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "compare"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "read_counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "concat1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "compare1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "const4"
		  SrcPort		  1
		  DstBlock		  "compare"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "compare"
		  SrcPort		  1
		  DstBlock		  "end_masking"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "const11"
		  SrcPort		  1
		  DstBlock		  "compare1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "concat0"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice0"
		  SrcPort		  1
		  DstBlock		  "cast0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "concat2"
		  SrcPort		  1
		  DstBlock		  "write_addr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice6"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice7"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice6"
		  SrcPort		  1
		  DstBlock		  "cast1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice9"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice10"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice11"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "concat3"
		  SrcPort		  1
		  DstBlock		  "read_addr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice5"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice12"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice13"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice11"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice14"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice15"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "read_en"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "or0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "and0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "or0"
		  SrcPort		  1
		  DstBlock		  "read_counter"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "compare1"
		  SrcPort		  1
		  DstBlock		  "and0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "and0"
		  SrcPort		  1
		  DstBlock		  "read_counter"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmd_gen"
	      Ports		      [2, 7]
	      Position		      [150, 219, 295, 411]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"cmd_gen"
		Location		[2, 74, 1254, 962]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "valid_data"
		  Position		  [25, 293, 55, 307]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 378, 60, 392]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [430, 290, 480, 310]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "burst_length-1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "ceil(log2(2*burst_length+2))"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [415, 540, 465, 560]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "burst_length-1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "ceil(log2(2*burst_length+2))"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [420, 620, 470, 640]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2*burst_length+2-1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "ceil(log2(2*burst_length+2))"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [1500, 810, 1535, 830]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^18-1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [425, 170, 475, 190]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2*burst_length"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "ceil(log2(2*burst_length+2))"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant6"
		  Position		  [1280, 965, 1310, 995]
		  Value			  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [210, 435, 235, 455]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "31"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [1410, 745, 1430, 770]
		  Orientation		  "up"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "31"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [1705, 940, 1720, 960]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert4"
		  Ports			  [1, 1]
		  Position		  [1325, 890, 1350, 910]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "31"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [2, 1]
		  Position		  [655, 370, 695, 405]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  on
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [305, 587, 345, 623]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [1120, 677, 1145, 713]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay4"
		  Ports			  [1, 1]
		  Position		  [205, 374, 235, 396]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [1665, 333, 1695, 347]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out39"
		  Ports			  [1, 1]
		  Position		  [1665, 258, 1695, 272]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out40"
		  Ports			  [1, 1]
		  Position		  [1665, 208, 1695, 222]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out43"
		  Ports			  [1, 1]
		  Position		  [1660, 293, 1690, 307]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  needs_fixed_name	  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [390, 595, 420, 615]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  Ports			  [1, 1]
		  Position		  [735, 328, 765, 342]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter3"
		  Ports			  [1, 1]
		  Position		  [735, 473, 765, 487]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter4"
		  Ports			  [1, 1]
		  Position		  [900, 613, 930, 627]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter5"
		  Ports			  [1, 1]
		  Position		  [725, 665, 755, 685]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter8"
		  Ports			  [1, 1]
		  Position		  [768, 240, 782, 270]
		  Orientation		  "down"
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [805, 373, 830, 402]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [805, 320, 830, 350]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical10"
		  Ports			  [2, 1]
		  Position		  [970, 611, 995, 644]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical11"
		  Ports			  [2, 1]
		  Position		  [155, 427, 180, 458]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical12"
		  Ports			  [2, 1]
		  Position		  [1025, 620, 1050, 660]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical14"
		  Ports			  [2, 1]
		  Position		  [1375, 877, 1400, 908]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical15"
		  Ports			  [2, 1]
		  Position		  [85, 292, 110, 323]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [1080, 675, 1105, 715]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [3, 1]
		  Position		  [610, 576, 635, 634]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [315, 303, 340, 332]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [315, 348, 340, 377]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical6"
		  Ports			  [2, 1]
		  Position		  [385, 402, 410, 433]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical7"
		  Ports			  [2, 1]
		  Position		  [1190, 897, 1215, 928]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical8"
		  Ports			  [2, 1]
		  Position		  [900, 327, 925, 358]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical9"
		  Ports			  [2, 1]
		  Position		  [900, 382, 925, 413]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [3, 1]
		  Position		  [1605, 908, 1675, 982]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  on
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [3, 1]
		  Position		  [530, 293, 580, 337]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a>=b"
		  latency		  "1"
		  explicit_period	  on
		  period		  "1"
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [3, 1]
		  Position		  [530, 543, 580, 587]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<=b"
		  latency		  "1"
		  explicit_period	  on
		  period		  "1"
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  Ports			  [3, 1]
		  Position		  [530, 623, 580, 667]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational4"
		  Ports			  [3, 1]
		  Position		  [530, 173, 580, 217]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<=b"
		  latency		  "1"
		  explicit_period	  on
		  period		  "1"
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope"
		  Ports			  [1]
		  Position		  [1900, 899, 1930, 931]
		  Location		  [188, 390, 512, 629]
		  Open			  off
		  NumInputPorts		  "1"
		  List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		  }
		  SaveName		  "ScopeData34"
		  DataFormat		  "StructureWithTime"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope2"
		  Ports			  [4]
		  Position		  [1750, 196, 1810, 364]
		  Location		  [-3, 41, 1277, 989]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "exception"
		    axes2		    "cmd_valid"
		    axes3		    "wr_be"
		    axes4		    "odd_write"
		  }
		  YMin			  "-1~0~262143~0"
		  YMax			  "1~1~262143~1"
		  SaveName		  "ScopeData12"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [530, 371, 570, 389]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [1475, 971, 1515, 989]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmd_counter"
		  Ports			  [2, 1]
		  Position		  [425, 352, 475, 403]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "ceil(log2(2*burst_length+2))"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "2*burst_length+2-1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "od"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [1740, 935, 1840, 965]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "To Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "dram_acc_test8_dram_vacc1_ctrl_unit"
"_cmd_gen_od_user_data_in"
		}
		Block {
		  BlockType		  Reference
		  Name			  "odd_write"
		  Ports			  [2, 1]
		  Position		  [1235, 868, 1275, 932]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "2*burst_length+2-1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  on
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "rs"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [1345, 965, 1445, 995]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "dram_acc_test8_dram_vacc1_ctrl_unit"
"_cmd_gen_rs_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "system_start"
		  Ports			  [2, 1]
		  Position		  [290, 745, 335, 785]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re_addr_en"
		  Position		  [965, 338, 995, 352]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "wr_addr_en"
		  Position		  [965, 393, 995, 407]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "RWn"
		  Position		  [1695, 473, 1725, 487]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cmd_valid"
		  Position		  [1620, 688, 1650, 702]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "ready"
		  Position		  [800, 668, 830, 682]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rb_addr_en"
		  Position		  [870, 188, 900, 202]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "wr_be"
		  Position		  [1585, 813, 1615, 827]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Logical9"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "wr_addr_en"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical8"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "re_addr_en"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical15"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Logical4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical11"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter8"
		  SrcPort		  1
		  Points		  [0, 70]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Relational4"
		  SrcPort		  1
		  Points		  [0, 0; 190, 0]
		  Branch {
		    DstBlock		    "rb_addr_en"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter8"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "Relational4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical6"
		  SrcPort		  1
		  Points		  [0, 0; 90, 0]
		  Branch {
		    Points		    [120, 0; 0, -25]
		    DstBlock		    "Delay"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -120]
		    DstBlock		    "Relational4"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Relational"
		    DstPort		    3
		    }
		  }
		  Branch {
		    Points		    [0, 160]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Relational2"
		    DstPort		    3
		    }
		  }
		}
		Line {
		  SrcBlock		  "Delay4"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Logical6"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical5"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  DstBlock		  "cmd_counter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical12"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [120, 0]
		  Branch {
		    Points		    [505, 0; 5, 0]
		    Branch {
		    Points		    [0, 300; 195, 0]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, -55]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		  }
		  Branch {
		    Points		    [0, -20]
		    DstBlock		    "Logical6"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Inverter5"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 35; -695, 0]
		    DstBlock		    "Logical15"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "ready"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter4"
		  SrcPort		  1
		  DstBlock		  "Logical10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical10"
		  SrcPort		  1
		  DstBlock		  "Logical12"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter3"
		  SrcPort		  1
		  DstBlock		  "RWn"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "system_start"
		  SrcPort		  1
		  Points		  [670, 0]
		  DstBlock		  "Logical12"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [10, 0; 0, 70]
		  DstBlock		  "cmd_counter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, -85; -385, 0; 0, -45]
		    Branch {
		    Points		    [-125, 0]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -150]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Inverter5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "valid_data"
		  SrcPort		  1
		  DstBlock		  "Logical15"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "Inverter1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  DstBlock		  "Logical3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20]
		  DstBlock		  "Logical3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  DstBlock		  "Logical3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, -10; 90, 0]
		  Branch {
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 165; 105, 0]
		    Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 155]
		    Branch {
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 270]
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    }
		  }
		  Branch {
		    Points		    [115, 0; 0, 20]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 115; 80, 0; 0, 125]
		    DstBlock		    "Inverter4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Logical8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Logical9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical11"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_counter"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 185]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Relational2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -120]
		    DstBlock		    "Relational4"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Delay4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 220; 150, 0]
		    Branch {
		    Points		    [0, 150]
		    Branch {
		    DstBlock		    "system_start"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    DstBlock		    "system_start"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 110; 950, 0]
		    Branch {
		    DstBlock		    "odd_write"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30; 160, 0; 0, 30]
		    DstBlock		    "Logical14"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "Logical7"
		  SrcPort		  1
		  DstBlock		  "odd_write"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "odd_write"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Convert4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -560]
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical14"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 25; 160, 0]
		    Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "Register2"
		    DstPort		    3
		    }
		  }
		  Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "wr_be"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -520]
		    DstBlock		    "Gateway Out43"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 225]
		    DstBlock		    "Logical7"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [375, 0]
		    Branch {
		    DstBlock		    "cmd_valid"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -430]
		    DstBlock		    "Gateway Out39"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [0, -525]
		  DstBlock		  "Gateway Out40"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert4"
		  SrcPort		  1
		  DstBlock		  "Logical14"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out43"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out39"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "Scope2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out40"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "Scope2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "rs"
		  SrcPort		  1
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [50, 0; 0, -35]
		  DstBlock		  "Register2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant6"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "rs"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Convert3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "od"
		  SrcPort		  1
		  Points		  [15, 0; 0, -35]
		  DstBlock		  "Scope"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  DstBlock		  "od"
		  DstPort		  1
		}
		Annotation {
		  Position		  [110, 25]
		}
		Annotation {
		  Name			  "Logic here is added to handle an  o"
"dd number of input valid datas. \nIn case we receive a new sync and valid_wr_"
"cnt is high, we mask the wr_be\nsignal of DRAM and issue a write command to f"
"inish the last command. "
		  Position		  [1051, 976]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "latch_rb_enable"
	      Ports		      [3, 2]
	      Position		      [395, 507, 500, 593]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"latch_rb_enable"
		Location		[2, 74, 1270, 955]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [50, 38, 80, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rb_addr_enable"
		  Position		  [30, 228, 60, 242]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "negedge"
		  Position		  [135, 128, 165, 142]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter5"
		  Ports			  [1, 1]
		  Position		  [210, 179, 235, 191]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [120, 180, 145, 220]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [325, 170, 350, 210]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "1"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [2, 1]
		  Position		  [445, 203, 475, 252]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [275, 164, 300, 191]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  on
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "system_start3"
		  Ports			  [2, 1]
		  Position		  [385, 178, 420, 222]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  off
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  en			  on
		  out_en		  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "inc_addr_en"
		  Position		  [590, 223, 620, 237]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cmd_tag"
		  Position		  [515, 133, 545, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter5"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "inc_addr_en"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "negedge"
		  SrcPort		  1
		  Points		  [20, 0; 0, 50]
		  Branch {
		    Points		    [0, 55; 175, 0]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "system_start3"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "Inverter5"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "rb_addr_enable"
		  SrcPort		  1
		  Points		  [40, 0]
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 145]
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, -50; -100, 0]
		    DstBlock		    "Logical4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "system_start3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "system_start3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "cmd_tag"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "negedge"
	      Ports		      [1, 1]
	      Position		      [343, 410, 367, 455]
	      Orientation	      "down"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"negedge"
		Location		[72, 372, 493, 522]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [85, 27, 130, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [150, 73, 200, 107]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [240, 31, 320, 109]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [350, 63, 380, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "readback_address_dram_vacc"
	      Ports		      [2, 1]
	      Position		      [775, 438, 875, 547]
	      BackgroundColor	      "orange"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskPromptString	      "Accumulation length?|Valid period lengt"
"h?"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "acc_length=@1;valid_length=@2;"
	      MaskInitialization      "readback_address_dram_vacc_mask;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "acc_length|valid_length"
	      MaskTabNameString	      ","
	      System {
		Name			"readback_address_dram_vacc"
		Location		[734, 231, 1600, 1085]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 63, 60, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [30, 113, 60, 127]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "block_counter"
		  Ports			  [1, 1]
		  Position		  [95, 43, 145, 97]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "blockCountBits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "2^blockCountBits-2"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  off
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast1"
		  Ports			  [1, 1]
		  Position		  [395, 450, 425, 470]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat1"
		  Ports			  [2, 1]
		  Position		  [245, 341, 295, 394]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat3"
		  Ports			  [7, 1]
		  Position		  [595, 310, 635, 460]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "7"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "const0"
		  Ports			  [0, 1]
		  Position		  [445, 192, 475, 208]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "5"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "const1"
		  Ports			  [0, 1]
		  Position		  [445, 212, 475, 228]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "read_counter"
		  Ports			  [2, 1]
		  Position		  [115, 241, 165, 294]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "counterBitWidth"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "acc_length/2-1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  on
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice10"
		  Ports			  [1, 1]
		  Position		  [445, 350, 475, 370]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice11"
		  Ports			  [1, 1]
		  Position		  [445, 300, 475, 320]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "blockCountBits-2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice14"
		  Ports			  [1, 1]
		  Position		  [495, 300, 525, 320]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice15"
		  Ports			  [1, 1]
		  Position		  [495, 360, 525, 380]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "blockCountBits-3"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice6"
		  Ports			  [1, 1]
		  Position		  [345, 450, 375, 470]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "colCountBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice7"
		  Ports			  [1, 1]
		  Position		  [345, 390, 375, 410]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "blockCountBits+blockRowBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice8"
		  Ports			  [1, 1]
		  Position		  [395, 400, 425, 420]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "blockRowBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice9"
		  Ports			  [1, 1]
		  Position		  [395, 350, 425, 370]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "blockCountBits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "readback_addr"
		  Position		  [765, 150, 795, 170]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice7"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice8"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice9"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "const1"
		  SrcPort		  1
		  DstBlock		  "concat3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice10"
		  SrcPort		  1
		  DstBlock		  "concat3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "slice15"
		  SrcPort		  1
		  DstBlock		  "concat3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "slice8"
		  SrcPort		  1
		  DstBlock		  "concat3"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "slice14"
		  SrcPort		  1
		  DstBlock		  "concat3"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "cast1"
		  SrcPort		  1
		  DstBlock		  "concat3"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "const0"
		  SrcPort		  1
		  DstBlock		  "concat3"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "read_counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "block_counter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  DstBlock		  "read_counter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "block_counter"
		  SrcPort		  1
		  DstBlock		  "concat1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "read_counter"
		  SrcPort		  1
		  DstBlock		  "concat1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "concat1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice6"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice7"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "slice6"
		  SrcPort		  1
		  DstBlock		  "cast1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice9"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice10"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice11"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "concat3"
		  SrcPort		  1
		  DstBlock		  "readback_addr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice11"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice14"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice15"
		    DstPort		    1
		  }
		}
		Annotation {
		  Position		  [337, 113]
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "address"
	      Position		      [1320, 108, 1350, 122]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cmd_tag"
	      Position		      [1495, 278, 1525, 292]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "RB_active"
	      Position		      [1025, 683, 1055, 697]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "RWn"
	      Position		      [405, 283, 435, 297]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cmd_valid"
	      Position		      [405, 308, 435, 322]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ready"
	      Position		      [405, 333, 435, 347]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "latch_rb_enable"
	      SrcPort		      2
	      Points		      [910, 0]
	      DstBlock		      "Concat1"
	      DstPort		      3
	    }
	    Line {
	      Name		      "v"
	      Labels		      [0, 0]
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, 55]
		DstBlock		"latch_rb_enable"
		DstPort			1
	      }
	      Branch {
		Labels			[1, 0]
		DstBlock		"readback_address_dram_vacc"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      Points		      [0, 120]
	      DstBlock		      "latch_rb_enable"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "latch_rb_enable"
	      SrcPort		      1
	      Points		      [85, 0]
	      Branch {
		Points			[0, 135]
		DstBlock		"RB_active_or_finish"
		DstPort			1
	      }
	      Branch {
		Points			[0, -10]
		DstBlock		"readback_address_dram_vacc"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "readback_address_dram_vacc"
	      SrcPort		      1
	      Points		      [300, 0; 0, -345]
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "valid_data"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "cmd_gen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmd_gen"
	      SrcPort		      6
	      Points		      [55, 0]
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	      Branch {
		Points			[190, 0; 0, -285; 460, 0]
		Branch {
		  Points		  [0, 190]
		  DstBlock		  "Concat1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Mux2"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "cmd_gen"
	      SrcPort		      5
	      DstBlock		      "ready"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmd_gen"
	      SrcPort		      4
	      DstBlock		      "cmd_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmd_gen"
	      SrcPort		      3
	      Points		      [85, 0]
	      Branch {
		Points			[0, -150]
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		DstBlock		"RWn"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "RB_active_or_finish"
	      SrcPort		      1
	      DstBlock		      "RB_active"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"address"
		DstPort			1
	      }
	      Branch {
		Points			[0, 170]
		DstBlock		"Convert2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "en_RB_addr"
	      SrcPort		      1
	      DstBlock		      "latch_rb_enable"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "address_gen_vacc_DRAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "cmd_tag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cmd_gen"
	      SrcPort		      2
	      Points		      [370, 0; 0, 20]
	      DstBlock		      "address_gen_vacc_DRAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "cmd_gen"
	      SrcPort		      1
	      Points		      [370, 0; 0, -10]
	      DstBlock		      "address_gen_vacc_DRAM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [190, 0; 0, -60]
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "address_gen_vacc_DRAM"
	      SrcPort		      2
	      Points		      [10, 0; 0, -20]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "address_gen_vacc_DRAM"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[0, -190]
		DstBlock		"Delay2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0]
		Branch {
		  Points		  [0, 100; 0, 0]
		  Branch {
		    Points		    [0, 250]
		    DstBlock		    "RB_active_or_finish"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "cmd_gen"
		  DstPort		  2
		}
	      }
	    }
	    Annotation {
	      Position		      [5, 190]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "current_addr"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1790, 560, 1890, 590]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_vacc1_current_addr_user"
"_data_in"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dram1"
	  Tag			  "xps:dram"
	  Ports			  [8, 4]
	  Position		  [1785, 624, 1925, 876]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  AncestorBlock		  "xps_library/dram"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "dram"
	  MaskDescription	  "Interface to 1GB DDR2 DIMMs on BEE2.\n\nTo "
"simulate using ModelSim, place a ModelSim block named 'ModelSim' (case-sensit"
"ive) in the top level of the design."
	  MaskPromptString	  "DIMM|Data Type|Data binary point|Datapath c"
"lock rate (MHz)|Sample period|Simulate DRAM using ModelSim|Enable bank manage"
"ment|Use wide data bus (288 bits)|Use half-burst|Share with PowerPC"
	  MaskStyleString	  "popup(1|2|3|4),popup(Boolean|Unsigned|Signe"
"d  (2's comp)),edit,edit,edit,checkbox,checkbox,checkbox,checkbox,checkbox"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||myname=gcb;\nif strcmp(get_param(myn"
"ame, 'wide_data'), 'off')\n    set_param(myname, 'MaskEnables', {'on','on','o"
"n','on','on','on','on','on','on','on'});\nelse\n    set_param(myname, 'half_b"
"urst', 'off');\n    set_param(myname, 'MaskEnables', {'on','on','on','on','on"
"','on','on','on','off','on'});\nend||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "dimm=@1;arith_type=@2;bin_pt=@3;ip_clock=@4"
";sample_period=@5;use_sim=&6;bank_mgt=&7;wide_data=&8;half_burst=&9;shared=&1"
"0;"
	  MaskInitialization	  "dram_mask;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|Unsigned|0|200|1|on|on|off|off|on"
	  MaskTabNameString	  ",,,,,,,,,"
	  System {
	    Name		    "dram1"
	    Location		    [2, 74, 1006, 708]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [40, 62, 70, 78]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "address"
	      Position		      [40, 107, 70, 123]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [40, 152, 70, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "wr_be"
	      Position		      [40, 197, 70, 213]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "RWn"
	      Position		      [40, 242, 70, 258]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cmd_tag"
	      Position		      [40, 287, 70, 303]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cmd_valid"
	      Position		      [40, 332, 70, 348]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rd_ack"
	      Position		      [40, 377, 70, 393]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [540, 60, 570, 90]
	      Value		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Simulation Multiplexer"
	      Ports		      [2, 1]
	      Position		      [875, 67, 920, 103]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Simulation Multiplexer"
	      SourceType	      "Xilinx Simulation Multiplexer"
	      sim_sel		      "2"
	      hw_sel		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Simulation Multiplexer1"
	      Ports		      [2, 1]
	      Position		      [875, 157, 920, 193]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Simulation Multiplexer"
	      SourceType	      "Xilinx Simulation Multiplexer"
	      sim_sel		      "2"
	      hw_sel		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Simulation Multiplexer2"
	      Ports		      [2, 1]
	      Position		      [875, 247, 920, 283]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Simulation Multiplexer"
	      SourceType	      "Xilinx Simulation Multiplexer"
	      sim_sel		      "2"
	      hw_sel		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Simulation Multiplexer3"
	      Ports		      [2, 1]
	      Position		      [875, 337, 920, 373]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Simulation Multiplexer"
	      SourceType	      "Xilinx Simulation Multiplexer"
	      sim_sel		      "2"
	      hw_sel		      "1"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [450, 60, 470, 80]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      Position		      [450, 105, 470, 125]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      Position		      [450, 150, 470, 170]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator3"
	      Position		      [450, 195, 470, 215]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator4"
	      Position		      [450, 240, 470, 260]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator5"
	      Position		      [450, 285, 470, 305]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator6"
	      Position		      [450, 330, 470, 350]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator7"
	      Position		      [450, 375, 470, 395]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_address"
	      Ports		      [1, 1]
	      Position		      [120, 105, 155, 125]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "sample_period"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_cmd_tag"
	      Ports		      [1, 1]
	      Position		      [120, 285, 155, 305]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_cmd_valid"
	      Ports		      [1, 1]
	      Position		      [120, 330, 155, 350]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_data_in"
	      Ports		      [1, 1]
	      Position		      [120, 150, 155, 170]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "144"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "sample_period"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_rd_ack"
	      Ports		      [1, 1]
	      Position		      [120, 375, 155, 395]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_rst"
	      Ports		      [1, 1]
	      Position		      [120, 60, 155, 80]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "sample_period"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_rwn"
	      Ports		      [1, 1]
	      Position		      [120, 240, 155, 260]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_wr_be"
	      Ports		      [1, 1]
	      Position		      [120, 195, 155, 215]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "18"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dram_acc_test8_dram_vacc1_dram1_Mem_Cmd"
"_Ack"
	      Ports		      [1, 1]
	      Position		      [670, 64, 725, 86]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_period"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dram_acc_test8_dram_vacc1_dram1_Mem_Cmd"
"_Address"
	      Ports		      [1, 1]
	      Position		      [335, 105, 375, 125]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dram_acc_test8_dram_vacc1_dram1_Mem_Cmd"
"_RNW"
	      Ports		      [1, 1]
	      Position		      [335, 240, 375, 260]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dram_acc_test8_dram_vacc1_dram1_Mem_Cmd"
"_Tag"
	      Ports		      [1, 1]
	      Position		      [335, 285, 375, 305]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dram_acc_test8_dram_vacc1_dram1_Mem_Cmd"
"_Valid"
	      Ports		      [1, 1]
	      Position		      [335, 330, 375, 350]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dram_acc_test8_dram_vacc1_dram1_Mem_Rd_"
"Ack"
	      Ports		      [1, 1]
	      Position		      [335, 375, 375, 395]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dram_acc_test8_dram_vacc1_dram1_Mem_Rd_"
"Dout"
	      Ports		      [1, 1]
	      Position		      [670, 154, 725, 176]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Unsigned"
	      n_bits		      "144"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_period"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dram_acc_test8_dram_vacc1_dram1_Mem_Rd_"
"Tag"
	      Ports		      [1, 1]
	      Position		      [670, 244, 725, 266]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_period"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dram_acc_test8_dram_vacc1_dram1_Mem_Rd_"
"Valid"
	      Ports		      [1, 1]
	      Position		      [670, 334, 725, 356]
	      SourceBlock	      "xbsIndex_r3/Gateway In"
	      SourceType	      "Xilinx Gateway In"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_period"
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dram_acc_test8_dram_vacc1_dram1_Mem_Rst"
	      Ports		      [1, 1]
	      Position		      [335, 60, 375, 80]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dram_acc_test8_dram_vacc1_dram1_Mem_Wr_"
"BE"
	      Ports		      [1, 1]
	      Position		      [335, 195, 375, 215]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dram_acc_test8_dram_vacc1_dram1_Mem_Wr_"
"Din"
	      Ports		      [1, 1]
	      Position		      [335, 150, 375, 170]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force_data_in"
	      Ports		      [1, 1]
	      Position		      [200, 150, 235, 170]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force_rd_dout"
	      Ports		      [1, 1]
	      Position		      [980, 165, 1015, 185]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sim_wrapper"
	      Ports		      [8, 4]
	      Position		      [505, 435, 670, 790]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"sim_wrapper"
		Location		[6, 74, 1018, 699]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [140, 193, 170, 207]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "address"
		  Position		  [140, 233, 170, 247]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [140, 273, 170, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "wr_be"
		  Position		  [140, 313, 170, 327]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "RWn"
		  Position		  [140, 353, 170, 367]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "cmd_tag"
		  Position		  [140, 393, 170, 407]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "cmd_valid"
		  Position		  [140, 433, 170, 447]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_ack"
		  Position		  [140, 473, 170, 487]
		  Port			  "8"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Disregard Subsystem"
		  Tag			  "discardX"
		  Ports			  []
		  Position		  [29, 15, 80, 65]
		  ShowName		  off
		  AttributesFormatString  "Disregard Subsystem\\nFor Generatio"
"n"
		  SourceBlock		  "xbsIndex_r3/Disregard Subsystem"
		  SourceType		  "Xilinx Disregard Subsystem For Gene"
"ration"
		  ShowPortLabels	  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "ModelSim"
		  Ports			  []
		  Position		  [107, 16, 172, 64]
		  FontName		  "Arial"
		  SourceBlock		  "xbsIndex_r3/ModelSim"
		  SourceType		  "ModelSim HDL Co-Simulation Interfac"
"e"
		  dir			  "./modelsim"
		  waveform		  on
		  leave_open		  on
		  skip_compile		  off
		  custom_scripts	  off
		  post_vsim_script	  "dram_sim.do"
		  startup_timeout	  "600"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [600, 415, 620, 435]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [600, 470, 620, 490]
		  ShowName		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "dram_sim"
		  Ports			  [8, 6]
		  Position		  [380, 180, 535, 500]
		  SourceBlock		  "xbsIndex_r3/Black Box"
		  SourceType		  "Xilinx Blackbox Block"
		  init_code		  "dram_sim"
		  sim_method		  "Use HDL Co-Simulation"
		  engine_block		  "../../../ModelSim"
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cmd_ack"
		  Position		  [725, 198, 755, 212]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [725, 253, 755, 267]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rd_tag"
		  Position		  [725, 308, 755, 322]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rd_valid"
		  Position		  [725, 363, 755, 377]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "dram_sim"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dram_sim"
		  SrcPort		  1
		  DstBlock		  "cmd_ack"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dram_sim"
		  SrcPort		  2
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dram_sim"
		  SrcPort		  3
		  DstBlock		  "rd_tag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dram_sim"
		  SrcPort		  4
		  DstBlock		  "rd_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dram_sim"
		  SrcPort		  5
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "dram_sim"
		  SrcPort		  6
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "address"
		  SrcPort		  1
		  DstBlock		  "dram_sim"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  DstBlock		  "dram_sim"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "wr_be"
		  SrcPort		  1
		  DstBlock		  "dram_sim"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "RWn"
		  SrcPort		  1
		  DstBlock		  "dram_sim"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "cmd_tag"
		  SrcPort		  1
		  DstBlock		  "dram_sim"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "cmd_valid"
		  SrcPort		  1
		  DstBlock		  "dram_sim"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "rd_ack"
		  SrcPort		  1
		  DstBlock		  "dram_sim"
		  DstPort		  8
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cmd_ack"
	      Position		      [1050, 78, 1080, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [1050, 168, 1080, 182]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rd_tag"
	      Position		      [1050, 258, 1080, 272]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rd_valid"
	      Position		      [1050, 348, 1080, 362]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "force_rd_dout"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "force_data_in"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"dram_acc_test8_dram_vacc1_dram1_Mem_W"
"r_Din"
		DstPort			1
	      }
	      Branch {
		Points			[0, 385]
		DstBlock		"sim_wrapper"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "convert_rd_ack"
	      SrcPort		      1
	      Points		      [115, 0]
	      Branch {
		DstBlock		"dram_acc_test8_dram_vacc1_dram1_Mem_R"
"d_Ack"
		DstPort			1
	      }
	      Branch {
		Points			[0, 385]
		DstBlock		"sim_wrapper"
		DstPort			8
	      }
	    }
	    Line {
	      SrcBlock		      "convert_cmd_valid"
	      SrcPort		      1
	      Points		      [120, 0]
	      Branch {
		DstBlock		"dram_acc_test8_dram_vacc1_dram1_Mem_C"
"md_Valid"
		DstPort			1
	      }
	      Branch {
		Points			[0, 385]
		DstBlock		"sim_wrapper"
		DstPort			7
	      }
	    }
	    Line {
	      SrcBlock		      "convert_cmd_tag"
	      SrcPort		      1
	      Points		      [125, 0]
	      Branch {
		DstBlock		"dram_acc_test8_dram_vacc1_dram1_Mem_C"
"md_Tag"
		DstPort			1
	      }
	      Branch {
		Points			[0, 385]
		DstBlock		"sim_wrapper"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "convert_rwn"
	      SrcPort		      1
	      Points		      [130, 0]
	      Branch {
		DstBlock		"dram_acc_test8_dram_vacc1_dram1_Mem_C"
"md_RNW"
		DstPort			1
	      }
	      Branch {
		Points			[0, 385]
		DstBlock		"sim_wrapper"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "convert_wr_be"
	      SrcPort		      1
	      Points		      [135, 0]
	      Branch {
		DstBlock		"dram_acc_test8_dram_vacc1_dram1_Mem_W"
"r_BE"
		DstPort			1
	      }
	      Branch {
		Points			[0, 385]
		DstBlock		"sim_wrapper"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "convert_data_in"
	      SrcPort		      1
	      DstBlock		      "force_data_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_address"
	      SrcPort		      1
	      Points		      [145, 0]
	      Branch {
		DstBlock		"dram_acc_test8_dram_vacc1_dram1_Mem_C"
"md_Address"
		DstPort			1
	      }
	      Branch {
		Points			[0, 385]
		DstBlock		"sim_wrapper"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "convert_rst"
	      SrcPort		      1
	      Points		      [150, 0]
	      Branch {
		DstBlock		"dram_acc_test8_dram_vacc1_dram1_Mem_R"
"st"
		DstPort			1
	      }
	      Branch {
		Points			[0, 385]
		DstBlock		"sim_wrapper"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "rd_ack"
	      SrcPort		      1
	      DstBlock		      "convert_rd_ack"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmd_valid"
	      SrcPort		      1
	      DstBlock		      "convert_cmd_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmd_tag"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "convert_cmd_tag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "RWn"
	      SrcPort		      1
	      DstBlock		      "convert_rwn"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "convert_data_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "convert_rst"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "address"
	      SrcPort		      1
	      DstBlock		      "convert_address"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wr_be"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "convert_wr_be"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_acc_test8_dram_vacc1_dram1_Mem_Rst"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_acc_test8_dram_vacc1_dram1_Mem_Cmd"
"_Address"
	      SrcPort		      1
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_acc_test8_dram_vacc1_dram1_Mem_Wr_"
"Din"
	      SrcPort		      1
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_acc_test8_dram_vacc1_dram1_Mem_Wr_"
"BE"
	      SrcPort		      1
	      DstBlock		      "Terminator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_acc_test8_dram_vacc1_dram1_Mem_Cmd"
"_RNW"
	      SrcPort		      1
	      DstBlock		      "Terminator4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_acc_test8_dram_vacc1_dram1_Mem_Cmd"
"_Tag"
	      SrcPort		      1
	      DstBlock		      "Terminator5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_acc_test8_dram_vacc1_dram1_Mem_Cmd"
"_Valid"
	      SrcPort		      1
	      DstBlock		      "Terminator6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_acc_test8_dram_vacc1_dram1_Mem_Rd_"
"Ack"
	      SrcPort		      1
	      DstBlock		      "Terminator7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		DstBlock		"dram_acc_test8_dram_vacc1_dram1_Mem_C"
"md_Ack"
		DstPort			1
	      }
	      Branch {
		Points			[0, 90]
		Branch {
		  DstBlock		  "dram_acc_test8_dram_vacc1_dram1_Mem"
"_Rd_Dout"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 90]
		  Branch {
		    DstBlock		    "dram_acc_test8_dram_vacc1_dram1_M"
"em_Rd_Tag"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "dram_acc_test8_dram_vacc1_dram1_M"
"em_Rd_Valid"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "dram_acc_test8_dram_vacc1_dram1_Mem_Cmd"
"_Ack"
	      SrcPort		      1
	      DstBlock		      "Simulation Multiplexer"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Simulation Multiplexer"
	      SrcPort		      1
	      DstBlock		      "cmd_ack"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_acc_test8_dram_vacc1_dram1_Mem_Rd_"
"Dout"
	      SrcPort		      1
	      DstBlock		      "Simulation Multiplexer1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Simulation Multiplexer1"
	      SrcPort		      1
	      DstBlock		      "force_rd_dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Simulation Multiplexer2"
	      SrcPort		      1
	      DstBlock		      "rd_tag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Simulation Multiplexer3"
	      SrcPort		      1
	      DstBlock		      "rd_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_acc_test8_dram_vacc1_dram1_Mem_Rd_"
"Tag"
	      SrcPort		      1
	      DstBlock		      "Simulation Multiplexer2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_acc_test8_dram_vacc1_dram1_Mem_Rd_"
"Valid"
	      SrcPort		      1
	      DstBlock		      "Simulation Multiplexer3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_wrapper"
	      SrcPort		      1
	      Points		      [165, 0; 0, -385]
	      DstBlock		      "Simulation Multiplexer"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sim_wrapper"
	      SrcPort		      2
	      Points		      [170, 0; 0, -385]
	      DstBlock		      "Simulation Multiplexer1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sim_wrapper"
	      SrcPort		      3
	      Points		      [175, 0; 0, -385]
	      DstBlock		      "Simulation Multiplexer2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sim_wrapper"
	      SrcPort		      4
	      Points		      [180, 0; 0, -385]
	      DstBlock		      "Simulation Multiplexer3"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fifo_empty_check"
	  Ports			  [6, 1]
	  Position		  [1530, 976, 1615, 1059]
	  Orientation		  "left"
	  BackgroundColor	  "yellow"
	  NamePlacement		  "alternate"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "valid_length|acc_length"
	  System {
	    Name		    "fifo_empty_check"
	    Location		    [2, 74, 1270, 984]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cmd_valid"
	      Position		      [105, 348, 135, 362]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "tag_in"
	      Position		      [110, 273, 140, 287]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "RWn"
	      Position		      [105, 493, 135, 507]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dram_data_tag"
	      Position		      [275, 473, 305, 487]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rd_ack"
	      Position		      [355, 528, 385, 542]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rd_valid"
	      Position		      [355, 588, 385, 602]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [885, 526, 910, 544]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [690, 510, 740, 560]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [490, 527, 530, 543]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [490, 587, 530, 603]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [1095, 303, 1125, 317]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [1090, 248, 1120, 262]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out32"
	      Ports		      [1, 1]
	      Position		      [1000, 128, 1030, 142]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out33"
	      Ports		      [1, 1]
	      Position		      [1095, 113, 1125, 127]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out34"
	      Ports		      [1, 1]
	      Position		      [1095, 193, 1125, 207]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out35"
	      Ports		      [1, 1]
	      Position		      [1110, 358, 1140, 372]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out36"
	      Ports		      [1, 1]
	      Position		      [1185, 143, 1215, 157]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out37"
	      Ports		      [1, 1]
	      Position		      [1160, 173, 1190, 187]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out38"
	      Ports		      [1, 1]
	      Position		      [1090, 158, 1120, 172]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [230, 407, 255, 438]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [3, 1]
	      Position		      [595, 500, 625, 570]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [600, 280, 630, 340]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [965, 495, 1010, 545]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      on
	      period		      "1"
	      rst		      on
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [475, 388, 520, 432]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [3, 1]
	      Position		      [465, 273, 510, 317]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "1"
	      explicit_period	      on
	      period		      "1"
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope7"
	      Ports		      [9]
	      Position		      [1255, 107, 1295, 273]
	      Location		      [6, 49, 1163, 874]
	      Open		      off
	      NumInputPorts	      "9"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"tag_in"
		axes2			"last_read_tag"
		axes3			"tags_equal"
		axes4			"enable_counter"
		axes5			"counter"
		axes6			"neg_edge"
		axes7			"done"
		axes8			"reset_led"
		axes9			"enable_cpm"
	      }
	      YMin		      "0~0~0~0~0~0.95~0~-5~-5"
	      YMax		      "1~1100~7500~1~1~1.05~1~5~5"
	      SaveName		      "ScopeData29"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "last_read_tag"
	      Ports		      [2, 1]
	      Position		      [350, 373, 395, 422]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "negedge"
	      Ports		      [1, 1]
	      Position		      [775, 523, 820, 547]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"negedge"
		Location		[72, 372, 493, 522]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 43, 55, 57]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [85, 27, 130, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [130, 73, 180, 107]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [240, 31, 320, 109]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [350, 63, 380, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "done"
	      Position		      [1095, 513, 1125, 527]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [300, 0]
	      Branch {
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 210]
		DstBlock		"Register1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      Points		      [110, 0; 0, 15]
	      DstBlock		      "Scope7"
	      DstPort		      9
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [110, 0]
	      DstBlock		      "Scope7"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Gateway Out35"
	      SrcPort		      1
	      Points		      [75, 0; 0, -135]
	      DstBlock		      "Scope7"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Gateway Out34"
	      SrcPort		      1
	      Points		      [110, 0]
	      DstBlock		      "Scope7"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out38"
	      SrcPort		      1
	      Points		      [115, 0]
	      DstBlock		      "Scope7"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out37"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "Scope7"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out36"
	      SrcPort		      1
	      DstBlock		      "Scope7"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out32"
	      SrcPort		      1
	      Points		      [205, 0]
	      DstBlock		      "Scope7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out33"
	      SrcPort		      1
	      Points		      [110, 0]
	      DstBlock		      "Scope7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Register1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, -155]
		DstBlock		"Gateway Out35"
		DstPort			1
	      }
	      Branch {
		DstBlock		"done"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, -335]
		DstBlock		"Gateway Out34"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Convert"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -355]
		DstBlock		"Gateway Out37"
		DstPort			1
	      }
	      Branch {
		DstBlock		"negedge"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, -370]
		DstBlock		"Gateway Out38"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, -260]
		DstBlock		"Gateway Out36"
		DstPort			1
	      }
	      Branch {
		Points			[0, 100]
		DstBlock		"Logical1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rd_ack"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [20, 0; 0, -35]
	      DstBlock		      "Logical1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "rd_valid"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram_data_tag"
	      SrcPort		      1
	      Points		      [135, 0; 0, -60]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "last_read_tag"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, -105]
		Branch {
		  Points		  [0, -160]
		  DstBlock		  "Gateway Out32"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [20, 0; 0, -15]
	      Branch {
		Points			[0, -100; 130, 0]
		Branch {
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 15]
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Relational1"
		    DstPort		    3
		  }
		}
		Branch {
		  Points		  [0, -55]
		  DstBlock		  "Gateway Out2"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"last_read_tag"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "tag_in"
	      SrcPort		      1
	      Points		      [180, 0]
	      Branch {
		Points			[0, 0]
		Branch {
		  Points		  [0, -160]
		  DstBlock		  "Gateway Out33"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 0; 0, 105]
		DstBlock		"last_read_tag"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "RWn"
	      SrcPort		      1
	      Points		      [55, 0; 0, -70]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cmd_valid"
	      SrcPort		      1
	      Points		      [55, 0; 0, 60]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Ports			  [1, 1]
	  Position		  [2435, 1283, 2480, 1307]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge"
	    Location		    [72, 372, 493, 522]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [85, 27, 130, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [155, 33, 205, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [240, 31, 320, 109]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [350, 63, 380, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Inverter2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_counter"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1155, 1070, 1255, 1100]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_vacc1_sync_counter_user"
"_data_in"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "test_address"
	  Ports			  [3]
	  Position		  [1605, 310, 1710, 360]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "test_address"
	    Location		    [2, 74, 1270, 955]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "address"
	      Position		      [80, 63, 110, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "RWn"
	      Position		      [80, 218, 110, 232]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cmd_valid"
	      Position		      [80, 278, 110, 292]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [3, 1]
	      Position		      [275, 52, 325, 148]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "3"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [670, 81, 715, 109]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [885, 268, 915, 282]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out39"
	      Ports		      [1, 1]
	      Position		      [885, 223, 915, 237]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out43"
	      Ports		      [1, 1]
	      Position		      [885, 243, 915, 257]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [170, 214, 205, 236]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [280, 217, 300, 248]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [375, 88, 420, 137]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      on
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [1, 1]
	      Position		      [470, 97, 515, 133]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      off
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [3, 1]
	      Position		      [465, 163, 510, 207]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a!=b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [3]
	      Position		      [945, 221, 1005, 279]
	      Location		      [5, 49, 1285, 974]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"data_in"
		axes2			"we"
		axes3			"%<SignalLabel>"
	      }
	      YMin		      "8.55~0.95~-1"
	      YMax		      "9.45~1.05~1"
	      SaveName		      "ScopeData10"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [210, 122, 235, 138]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "28"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [210, 92, 235, 108]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "20"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [210, 62, 235, 78]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "13"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [850, 86, 930, 144]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "[1:2^11]"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [540, 176, 575, 194]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      on
	    }
	    Line {
	      SrcBlock		      "address"
	      SrcPort		      1
	      Points		      [0, 0; 60, 0]
	      Branch {
		Points			[0, 30]
		Branch {
		  Points		  [0, 30]
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "RWn"
	      SrcPort		      1
	      DstBlock		      "Inverter2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmd_valid"
	      SrcPort		      1
	      Points		      [120, 0; 0, -45]
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"Register"
		DstPort			1
	      }
	      Branch {
		Points			[0, 85]
		DstBlock		"Relational"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [30, 0; 0, -35]
	      Branch {
		Points			[0, -75]
		DstBlock		"Register"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[0, 55]
		DstBlock		"Relational"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Register1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [85, 0]
	      Branch {
		DstBlock		"bram"
		DstPort			1
	      }
	      Branch {
		Points			[0, 135]
		DstBlock		"Gateway Out39"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [270, 0]
	      Branch {
		DstBlock		"bram"
		DstPort			2
	      }
	      Branch {
		Points			[0, 135]
		DstBlock		"Gateway Out43"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out39"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out43"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [60, 0; 0, -50]
	      Branch {
		Points			[0, -40]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[135, 0]
		Branch {
		  DstBlock		  "bram"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 140]
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Scope2"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "test_index"
	  Ports			  [4]
	  Position		  [1635, 385, 1740, 435]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "test_index"
	    Location		    [2, 74, 1270, 955]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "address"
	      Position		      [85, 248, 115, 262]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "RWn"
	      Position		      [90, 313, 120, 327]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cmd_valid"
	      Position		      [90, 373, 120, 387]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data"
	      Position		      [405, 158, 435, 172]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [280, 204, 310, 271]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [359, 260, 381, 295]
	      Orientation	      "up"
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [715, 19, 750, 41]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [635, 86, 680, 114]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "13"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [760, 258, 790, 272]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [760, 283, 790, 297]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [750, 308, 780, 322]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out39"
	      Ports		      [1, 1]
	      Position		      [760, 208, 790, 222]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out43"
	      Ports		      [1, 1]
	      Position		      [760, 233, 790, 247]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [180, 309, 215, 331]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [300, 312, 320, 343]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [515, 153, 555, 177]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      off
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      en		      off
	      out_en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [3, 1]
	      Position		      [430, 78, 475, 122]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [5]
	      Position		      [820, 203, 865, 327]
	      Location		      [-3, 41, 1277, 966]
	      Open		      off
	      NumInputPorts	      "5"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"bram_addr"
		axes2			"data"
		axes3			"we"
		axes4			"%<SignalLabel>"
		axes5			"%<SignalLabel>"
	      }
	      YMin		      "13~0~0~0~0"
	      YMax		      "16~1000~1~400~1"
	      SaveName		      "ScopeData10"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [320, 57, 345, 73]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "14"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [465, 157, 490, 173]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [745, 91, 825, 149]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Unsigned"
	      addr_width	      "13"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "[1:2^11]"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "clm_slice"
	      Ports		      [1, 1]
	      Position		      [220, 247, 245, 263]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "5"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cnt"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [800, 15, 900, 45]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "dram_acc_test8_dram_vacc1_test_index_cn"
"t_user_data_in"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "master_reset_sim1"
	      Position		      [125, 50, 155, 80]
	      ShowName		      off
	      Value		      "4"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge2"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [515, 91, 550, 109]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "position"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [185, 50, 285, 80]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      ""
	      ShowPortLabels	      on
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "dram_acc_test8_dram_vacc1_test_index_po"
"sition_user_data_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "row_slice"
	      Ports		      [1, 1]
	      Position		      [220, 212, 245, 228]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "6"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "14"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Line {
	      SrcBlock		      "Gateway Out43"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out39"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[25, 0]
		Branch {
		  DstBlock		  "bram"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 115]
		  DstBlock		  "Gateway Out39"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Convert1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmd_valid"
	      SrcPort		      1
	      Points		      [135, 0; 0, -45]
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "RWn"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "address"
	      SrcPort		      1
	      Points		      [60, 0; 0, 0]
	      Branch {
		DstBlock		"clm_slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, -35]
		DstBlock		"row_slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "master_reset_sim1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "position"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Slice4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "row_slice"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "clm_slice"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "position"
	      SrcPort		      1
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [20, 0; 0, -140; 70, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 190]
		DstBlock		"Gateway Out2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [45, 0; 0, -15]
	      Branch {
		DstBlock		"Convert"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Gateway Out3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      DstBlock		      "posedge2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge2"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40; 130, 0]
		Branch {
		  DstBlock		  "bram"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 125]
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [5, 0; 0, -45; 155, 0]
	      Branch {
		DstBlock		"bram"
		DstPort			2
	      }
	      Branch {
		Points			[0, 120]
		DstBlock		"Gateway Out43"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [20, 0; 0, 20]
	      DstBlock		      "Relational1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [0, -140]
	      DstBlock		      "Relational1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "cnt"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      DstBlock		      "Scope2"
	      DstPort		      5
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_dr_cnt"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1790, 490, 1890, 520]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_vacc1_valid_dr_cnt_user"
"_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_dr_counter"
	  Ports			  [2, 1]
	  Position		  [1725, 487, 1765, 518]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Count Limited"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_in_cnt"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [345, 350, 445, 380]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_dram_vacc1_valid_in_cnt_user"
"_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_in_counter"
	  Ports			  [2, 1]
	  Position		  [280, 347, 320, 378]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Count Limited"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "ready"
	  Position		  [660, 738, 690, 752]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [2575, 678, 2605, 692]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [2575, 723, 2605, 737]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "RB_done"
	  Position		  [2315, 973, 2345, 987]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "RB_reg"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Inverter3"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 0; 0, -405]
	    DstBlock		    "Gateway Out28"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ack_RB"
	  SrcPort		  1
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ctrl_unit"
	  SrcPort		  5
	  Points		  [50, 0]
	  Branch {
	    Points		    [0, -475]
	    DstBlock		    "G4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 225; 120, 0]
	    Branch {
	      Points		      [0, -590]
	      DstBlock		      "Gateway Out13"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [55, 0]
	      Branch {
		Points			[40, 0]
		Branch {
		  Points		  [85, 0]
		  Branch {
		    Points		    [0, -235]
		    DstBlock		    "Logical6"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, 155]
		    Branch {
		    Points		    [0, 215]
		    DstBlock		    "Gateway Out38"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "fifo_empty_check"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "dram1"
		    DstPort		    7
		    }
		  }
		}
		Branch {
		  Points		  [0, -320]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "cack"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical4"
		    DstPort		    1
		  }
		}
	      }
	      Branch {
		Points			[0, -410]
		Branch {
		  Points		  [0, -65]
		  DstBlock		  "test_address"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "test_index"
		  DstPort		  3
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  DstBlock		  "RB_done"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "Counter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RB_counter"
	  SrcPort		  1
	  DstBlock		  "Scope13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "RB_counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_counter"
	  SrcPort		  1
	  DstBlock		  "Scope12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter4"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Logical1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -135]
	    DstBlock		    "Gateway Out16"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65; -270, 0; 0, -75]
	    Branch {
	      DstBlock		      "Register7"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Register6"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "G8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope11"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "G7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope11"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "G6"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Scope11"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "G5"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Scope11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice25"
	  SrcPort		  1
	  DstBlock		  "G8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice24"
	  SrcPort		  1
	  DstBlock		  "G7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice23"
	  SrcPort		  1
	  DstBlock		  "G6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice21"
	  SrcPort		  1
	  DstBlock		  "G5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice20"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "Gateway Out37"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice22"
	  SrcPort		  1
	  DstBlock		  "Gateway Out36"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "current_addr"
	  SrcPort		  1
	  DstBlock		  "Scope10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  Points		  [0, -40]
	  DstBlock		  "Logical6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "current_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice19"
	  SrcPort		  1
	  DstBlock		  "Gateway Out51"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out51"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Register7"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -200]
	    DstBlock		    "Gateway Out6"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [20, 0; 0, -15]
	    DstBlock		    "Trickle_FWFT"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [10, 0; 0, -110]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -5]
	    DstBlock		    "Register"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [10, 0; 0, -25]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "ready"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out47"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Scope9"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Slice18"
	  SrcPort		  1
	  DstBlock		  "Gateway Out40"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice17"
	  SrcPort		  1
	  DstBlock		  "Gateway Out42"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice16"
	  SrcPort		  1
	  DstBlock		  "Gateway Out46"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [0, 35; -210, 0]
	  Branch {
	    Points		    [0, 155]
	    DstBlock		    "Gateway Out34"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "fifo_empty_check"
	    DstPort		    6
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out49"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Scope9"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out50"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope9"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out48"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope9"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out42"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out46"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out41"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out44"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out45"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out43"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "Scope2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out39"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out40"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "Scope2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [0, 0; 40, 0]
	  Branch {
	    Points		    [0, -600]
	    DstBlock		    "Gateway Out14"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [205, 0]
	    Branch {
	      Points		      [40, 0]
	      Branch {
		Points			[0, 30; 415, 0; 0, -120]
		Branch {
		  Points		  [125, 0]
		  Branch {
		    Points		    [0, -225; 35, 0]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Gateway Out44"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Gateway Out45"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "RB_reg"
		    DstPort		    4
		  }
		}
		Branch {
		  Points		  [0, -360]
		  DstBlock		  "Gateway Out29"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"dram1"
		DstPort			8
	      }
	    }
	    Branch {
	      Points		      [0, 185]
	      Branch {
		Points			[0, 90]
		DstBlock		"Gateway Out33"
		DstPort			1
	      }
	      Branch {
		DstBlock		"fifo_empty_check"
		DstPort			5
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "ctrl_unit"
	  SrcPort		  3
	  Points		  [20, 0; 0, 400; 845, 0]
	  Branch {
	    Points		    [0, 20]
	    Branch {
	      DstBlock		      "Inverter2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 315; 150, 0]
	      Branch {
		DstBlock		"posedge"
		DstPort			1
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"Gateway Out47"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    Points		    [0, -135; 105, 0]
	    Branch {
	      DstBlock		      "RB_reg"
	      DstPort		      6
	    }
	    Branch {
	      Points		      [0, -225]
	      DstBlock		      "Gateway Out41"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "RB_reg"
	  SrcPort		  4
	  Points		  [5, 0; 0, 130]
	  Branch {
	    Points		    [0, 230]
	    DstBlock		    "Gateway Out49"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [-1285, 0]
	    DstBlock		    "ctrl_unit"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "RB_reg"
	  SrcPort		  3
	  Points		  [20, 0; 0, 120]
	  Branch {
	    Points		    [-1055, 0]
	    DstBlock		    "Logical2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 260]
	    DstBlock		    "Gateway Out50"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "RB_reg"
	  SrcPort		  2
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "valid"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 390]
	    DstBlock		    "Gateway Out48"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "RB_reg"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    Points		    [0, 365]
	    Branch {
	      Points		      [0, 35]
	      DstBlock		      "Slice17"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Slice16"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "dout"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out29"
	  SrcPort		  1
	  DstBlock		  "Scope8"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Gateway Out28"
	  SrcPort		  1
	  DstBlock		  "Scope8"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Scope8"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "Scope8"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "Scope8"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Scope8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out35"
	  SrcPort		  1
	  Points		  [110, 0]
	  DstBlock		  "Scope7"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Gateway Out34"
	  SrcPort		  1
	  Points		  [0, -25; 110, 0]
	  DstBlock		  "Scope7"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out38"
	  SrcPort		  1
	  Points		  [0, -15]
	  DstBlock		  "Scope7"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out37"
	  SrcPort		  1
	  DstBlock		  "Scope7"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out36"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Scope7"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out32"
	  SrcPort		  1
	  DstBlock		  "Scope7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out33"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "Scope7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fifo_empty_check"
	  SrcPort		  1
	  Points		  [0, 0; -40, 0]
	  Branch {
	    Points		    [0, 255]
	    DstBlock		    "Gateway Out35"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [-780, 0; 0, -185]
	    DstBlock		    "Adder"
	    DstPort		    6
	  }
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [0, 0; 200, 0]
	  Branch {
	    Points		    [0, -525]
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 5; 75, 0]
	    Branch {
	      DstBlock		      "dram1"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, -280]
	      DstBlock		      "test_index"
	      DstPort		      4
	    }
	  }
	}
	Line {
	  SrcBlock		  "Slice14"
	  SrcPort		  1
	  DstBlock		  "Gateway Out31"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out31"
	  SrcPort		  1
	  DstBlock		  "Scope4"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "G4"
	  SrcPort		  1
	  DstBlock		  "Scope6"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "G3"
	  SrcPort		  1
	  DstBlock		  "Scope6"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "G2"
	  SrcPort		  1
	  DstBlock		  "Scope6"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "G1"
	  SrcPort		  1
	  DstBlock		  "Scope6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "G0"
	  SrcPort		  1
	  DstBlock		  "Scope6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice13"
	  SrcPort		  1
	  DstBlock		  "G3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice12"
	  SrcPort		  1
	  DstBlock		  "G2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  DstBlock		  "G1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice10"
	  SrcPort		  1
	  DstBlock		  "G0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out30"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Scope5"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Adder"
	  SrcPort		  5
	  Points		  [15, 0; 0, 105]
	  Branch {
	    Points		    [45, 0; 0, -320]
	    DstBlock		    "Gateway Out30"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [-645, 0; 0, -170]
	    Branch {
	      Points		      [0, -235]
	      DstBlock		      "Gateway Out17"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [30, 0]
	      DstBlock		      "Trickle_FWFT"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice8"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out27"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  DstBlock		  "Gateway Out19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  DstBlock		  "Gateway Out23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  DstBlock		  "Gateway Out22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [0, 70; -1420, 0; 0, -155]
	  Branch {
	    DstBlock		    "Adder"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -380]
	    DstBlock		    "Gateway Out20"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "Gateway Out8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Gateway Out7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out26"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Scope5"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out25"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Scope5"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out24"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Scope5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out22"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Scope5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out21"
	  SrcPort		  1
	  DstBlock		  "Scope4"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out20"
	  SrcPort		  1
	  DstBlock		  "Scope4"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out19"
	  SrcPort		  1
	  DstBlock		  "Scope4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out18"
	  SrcPort		  1
	  DstBlock		  "Scope4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out23"
	  SrcPort		  1
	  DstBlock		  "Scope4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out16"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out15"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out17"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Gateway Out9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Gateway Out10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out14"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out12"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out11"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out10"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register6"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, -60]
	    Branch {
	      DstBlock		      "Slice19"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -80]
	      DstBlock		      "Slice3"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [10, 0; 0, -5]
	    DstBlock		    "Trickle_FWFT"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Trickle_FWFT"
	  SrcPort		  3
	  DstBlock		  "Inverter4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ctrl_unit"
	  SrcPort		  2
	  Points		  [60, 0; 0, 255; 300, 0]
	  Branch {
	    Points		    [0, 200]
	    Branch {
	      Points		      [0, 175]
	      DstBlock		      "Slice22"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "fifo_empty_check"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "dram1"
	    DstPort		    6
	  }
	}
	Line {
	  SrcBlock		  "dram1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -150]
	  Branch {
	    Points		    [0, -245]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "cack"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Adder"
	  SrcPort		  3
	  Points		  [40, 0; 0, 0]
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      Points		      [0, 340]
	      DstBlock		      "Counter1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [185, 0; 0, -175]
	      Branch {
		DstBlock		"ctrl_unit"
		DstPort			2
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"valid_dr_counter"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    Points		    [0, -205]
	    DstBlock		    "Gateway Out25"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Adder"
	  SrcPort		  2
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -200]
	    DstBlock		    "Gateway Out24"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [190, 0]
	    Branch {
	      Points		      [0, -5]
	      Branch {
		DstBlock		"Delay1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -180]
		DstBlock		"ctrl_unit"
		DstPort			1
	      }
	    }
	    Branch {
	      Points		      [0, 100]
	      DstBlock		      "Delay2"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "ctrl_unit"
	  SrcPort		  6
	  Points		  [30, 0]
	  Branch {
	    Points		    [150, 0; 0, -345]
	    DstBlock		    "Gateway Out27"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [1, 0]
	    Points		    [0, 300; -620, 0; 0, -115]
	    Branch {
	      DstBlock		      "Adder"
	      DstPort		      5
	    }
	    Branch {
	      Points		      [0, -390]
	      DstBlock		      "Gateway Out21"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Convert1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -440]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "dram1"
	  SrcPort		  4
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 60]
	    Branch {
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [-445, 0; 0, -695]
	      DstBlock		      "Gateway Out12"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [30, 0]
	    Branch {
	      Points		      [30, 0]
	      Branch {
		Points			[0, -115; 280, 0]
		Branch {
		  DstBlock		  "RB_reg"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, -230]
		  DstBlock		  "Gateway Out43"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[45, 0; 0, -45]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Branch {
	      Points		      [0, -520]
	      DstBlock		      "Gateway Out5"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Inverter3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dram1"
	  SrcPort		  3
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, 290; -210, 0]
	    Branch {
	      Points		      [0, 140]
	      DstBlock		      "Slice20"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -50]
	      DstBlock		      "fifo_empty_check"
	      DstPort		      4
	    }
	  }
	  Branch {
	    Points		    [30, 0]
	    Branch {
	      Points		      [25, 0]
	      Branch {
		Points			[0, -80; 280, 0]
		Branch {
		  DstBlock		  "RB_reg"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -225]
		  DstBlock		  "Gateway Out39"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 600; 160, 0]
		Branch {
		  Points		  [0, 30]
		  Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "Slice24"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice25"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Slice23"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Slice21"
		  DstPort		  1
		}
	      }
	    }
	    Branch {
	      Points		      [0, -480]
	      DstBlock		      "Slice9"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "dram1"
	  SrcPort		  2
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, -45]
	    Branch {
	      Points		      [310, 0]
	      Branch {
		DstBlock		"RB_reg"
		DstPort			1
	      }
	      Branch {
		Points			[0, -215]
		DstBlock		"Slice18"
		DstPort			1
	      }
	    }
	    Branch {
	      Points		      [0, -395]
	      DstBlock		      "Slice8"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 220; -1230, 0; 0, -195]
	    Branch {
	      DstBlock		      "Adder"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, -370]
	      DstBlock		      "Slice7"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Adder"
	  SrcPort		  1
	  Points		  [10, 0; 0, 5; 10, 0]
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -200]
	    DstBlock		    "Slice5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "C1"
	  SrcPort		  1
	  DstBlock		  "dram1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ctrl_unit"
	  SrcPort		  4
	  Points		  [70, 0; 0, 185; 90, 0]
	  Branch {
	    Points		    [0, -570]
	    DstBlock		    "Gateway Out11"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [60, 0]
	    Branch {
	      Points		      [70, 0]
	      Branch {
		Points			[35, 0]
		Branch {
		  DstBlock		  "Inverter1"
		  DstPort		  1
		}
		Branch {
		  Points		  [45, 0]
		  Branch {
		    Points		    [0, 245]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Gateway Out32"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "fifo_empty_check"
		    DstPort		    3
		    }
		  }
		  Branch {
		    DstBlock		    "dram1"
		    DstPort		    5
		  }
		}
	      }
	      Branch {
		DstBlock		"Inverter5"
		DstPort			1
	      }
	    }
	    Branch {
	      Points		      [0, -360]
	      Branch {
		Points			[0, -70]
		DstBlock		"test_address"
		DstPort			2
	      }
	      Branch {
		Points			[0, 0]
		DstBlock		"test_index"
		DstPort			2
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "ctrl_unit"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [55, 0; 0, 155; 70, 0]
	    Branch {
	      Points		      [0, -520]
	      DstBlock		      "Slice2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [65, 0]
	      Branch {
		Points			[90, 0]
		Branch {
		  Points		  [0, -115]
		  DstBlock		  "Register2"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "dram1"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[0, -280]
		Branch {
		  Points		  [0, -75]
		  DstBlock		  "test_address"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "test_index"
		  DstPort		  1
		}
	      }
	    }
	  }
	  Branch {
	    Points		    [0, -495; 85, 0]
	    Branch {
	      Points		      [0, 25]
	      Branch {
		Points			[0, 25]
		Branch {
		  DstBlock		  "Slice12"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 25]
		  DstBlock		  "Slice13"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice11"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Slice10"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Trickle_FWFT"
	  SrcPort		  2
	  Points		  [50, 0]
	  Branch {
	    Points		    [195, 0]
	    Branch {
	      Points		      [0, 5]
	      DstBlock		      "Adder"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -355]
	      DstBlock		      "Gateway Out18"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -125]
	    DstBlock		    "Gateway Out15"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Trickle_FWFT"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "Slice4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 0; 200, 0]
	    Branch {
	      Points		      [0, -345; 110, 0]
	      Branch {
		Points			[0, 100]
		DstBlock		"Slice14"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice6"
		DstPort			1
	      }
	    }
	    Branch {
	      Points		      [0, 5]
	      DstBlock		      "Adder"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Adder"
	  SrcPort		  4
	  Points		  [50, 0]
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Logical2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -210]
	    DstBlock		    "Gateway Out26"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "new_acc"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Convert2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25]
	    Branch {
	      Points		      [110, 0]
	      DstBlock		      "Logical7"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -60]
	      Branch {
		DstBlock		"Logical3"
		DstPort			1
	      }
	      Branch {
		Points			[0, -235]
		DstBlock		"valid_in_counter"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [70, 0; 0, -20]
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "valid_data"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [90, 0; 0, -60]
	    DstBlock		    "Logical8"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -180]
	    Branch {
	      DstBlock		      "Logical3"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -230]
	      DstBlock		      "valid_in_counter"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register5"
	  SrcPort		  1
	  DstBlock		  "Logical7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical7"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Logical8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Register5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "Register5"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [65, 0]
	  DstBlock		  "Register6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical8"
	  SrcPort		  1
	  DstBlock		  "Register7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Trickle_FWFT"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "valid_dr_counter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "valid_dr_cnt"
	  SrcPort		  1
	  DstBlock		  "Scope14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_dr_counter"
	  SrcPort		  1
	  DstBlock		  "valid_dr_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter5"
	  SrcPort		  1
	  Points		  [0, -35]
	  DstBlock		  "Logical4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "valid_in_cnt"
	  SrcPort		  1
	  DstBlock		  "Scope15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_in_counter"
	  SrcPort		  1
	  DstBlock		  "valid_in_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Adder"
	  SrcPort		  6
	  Points		  [65, 0]
	  Branch {
	    Points		    [205, 0; 0, -40]
	    DstBlock		    "Delay2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -215]
	    DstBlock		    "Gateway Out52"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [30, 0; 0, -70]
	  DstBlock		  "dram1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out52"
	  SrcPort		  1
	  DstBlock		  "Scope5"
	  DstPort		  6
	}
	Annotation {
	  Name			  "counts the number of rising edges on\nthe r"
"eadback signal"
	  Position		  [2620, 1350]
	}
	Annotation {
	  Name			  "counts the number of syncs\nsent through th"
"e system"
	  Position		  [1190, 1140]
	}
	Annotation {
	  Name			  "first 2^28-1 cycles DRAM \nis not ready!"
	  Position		  [454, 938]
	}
	Annotation {
	  Name			  "A problem to be solved: \nwhen a new sync c"
"omes in before doing anything I have to make sur\nthat I have acked all the o"
"ld dram datas out of the output fifo\nto do so: I have to save the tag for th"
"e last read command issued somewhere\nand compare it to the values I am ackin"
"g to make sure I have taken them all out\nthen I will proceed with sending th"
"e sync in and the rest of initialization!\nit is solved!"
	  Position		  [2120, 181]
	}
	Annotation {
	  Position		  [601, 403]
	}
      }
    }
    Block {
      BlockType		      Constant
      Name		      "err_clear_sim1"
      Position		      [210, 629, 240, 651]
      ShowName		      off
    }
    Block {
      BlockType		      Constant
      Name		      "err_clear_sim2"
      Position		      [210, 604, 240, 626]
      ShowName		      off
    }
    Block {
      BlockType		      Constant
      Name		      "err_clear_sim3"
      Position		      [210, 579, 240, 601]
      ShowName		      off
    }
    Block {
      BlockType		      Constant
      Name		      "err_clear_sim4"
      Position		      [210, 554, 240, 576]
      ShowName		      off
    }
    Block {
      BlockType		      Constant
      Name		      "err_clear_sim5"
      Position		      [210, 654, 240, 676]
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "led0_ready"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [890, 105, 990, 135]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "BEE2_usr:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "0"
      sample_period	      "1"
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "led3_rb_done"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [950, 305, 1050, 335]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "BEE2_usr:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "3"
      sample_period	      "1"
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      SubSystem
      Name		      "neg_edge_delay"
      Ports		      [1, 1]
      Position		      [825, 236, 860, 254]
      AncestorBlock	      "casper_library/Misc/pulse_ext"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "pulse_ext"
      MaskDescription	      "Extends a boolean signal to be high for the spe"
"cified number of clocks after\nthe last high input."
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\casper_"
"library\\doc\\pulse_ext_usage.html''])')"
      MaskPromptString	      "Length of Pulse"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "pulse_len=@1;"
      MaskInitialization      "bits = ceil(log2(pulse_len+1));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2^20"
      System {
	Name			"neg_edge_delay"
	Location		[465, 320, 1027, 570]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  Position		  [20, 43, 50, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [145, 109, 215, 141]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "pulse_len"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [165, 35, 215, 90]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [240, 93, 285, 137]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  Position		  [325, 108, 355, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45; -160, 0; 0, -85]
	    DstBlock		    "Counter3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  DstBlock		  "Counter3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "neg_edge_delay1"
      Ports		      [1, 1]
      Position		      [860, 311, 895, 329]
      AncestorBlock	      "casper_library/Misc/pulse_ext"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "pulse_ext"
      MaskDescription	      "Extends a boolean signal to be high for the spe"
"cified number of clocks after\nthe last high input."
      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\casper_"
"library\\doc\\pulse_ext_usage.html''])')"
      MaskPromptString	      "Length of Pulse"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "pulse_len=@1;"
      MaskInitialization      "bits = ceil(log2(pulse_len+1));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2^20"
      System {
	Name			"neg_edge_delay1"
	Location		[465, 320, 1027, 570]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  Position		  [20, 43, 50, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [145, 109, 215, 141]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "pulse_len"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [165, 35, 215, 90]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [240, 93, 285, 137]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  Position		  [325, 108, 355, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45; -160, 0; 0, -85]
	    DstBlock		    "Counter3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  DstBlock		  "Counter3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "rb_done"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [950, 355, 1050, 385]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "dram_acc_test8_rb_done_user_data_in"
    }
    Block {
      BlockType		      Reference
      Name		      "ready"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [890, 55, 990, 85]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "dram_acc_test8_ready_user_data_in"
    }
    Block {
      BlockType		      SubSystem
      Name		      "snap_acc1"
      Ports		      [2, 1]
      Position		      [1045, 234, 1110, 296]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"snap_acc1"
	Location		[22, 109, 1034, 763]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [190, 273, 220, 287]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [190, 308, 220, 322]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [135, 217, 170, 233]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [485, 167, 520, 183]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "3"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [550, 313, 575, 337]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [560, 222, 575, 238]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [520, 333, 545, 357]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [905, 234, 960, 256]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [905, 334, 960, 356]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out10"
	  Ports			  [1, 1]
	  Position		  [540, 54, 595, 66]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out11"
	  Ports			  [1, 1]
	  Position		  [540, 44, 595, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out12"
	  Ports			  [1, 1]
	  Position		  [540, 94, 595, 106]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [905, 154, 960, 176]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [905, 274, 960, 296]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [540, 64, 595, 76]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  Ports			  [1, 1]
	  Position		  [540, 74, 595, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out9"
	  Ports			  [1, 1]
	  Position		  [540, 84, 595, 96]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [435, 345, 465, 365]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [285, 225, 315, 245]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [4, 1]
	  Position		  [610, 177, 635, 238]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [300, 295, 335, 335]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  Ports			  [5, 1]
	  Position		  [535, 232, 560, 318]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  DiscretePulseGenerator
	  Name			  "Pulse\nGenerator1"
	  Ports			  [0, 1]
	  Position		  [25, 362, 50, 388]
	  Period		  "100"
	  PulseWidth		  "5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register4"
	  Ports			  [3, 1]
	  Position		  [760, 368, 805, 412]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [185, 213, 230, 257]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational4"
	  Ports			  [2, 1]
	  Position		  [535, 163, 580, 207]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [5]
	  Position		  [1065, 239, 1110, 331]
	  Location		  [375, 198, 1311, 819]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data"
	    axes2		    "we"
	    axes3		    "addr"
	    axes4		    "ack"
	    axes5		    "latch_addr"
	  }
	  YMin			  "0~0~0~0~0"
	  YMax			  "3.5e+009~1~175~1~175"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  Ports			  [6]
	  Position		  [625, 50, 655, 100]
	  Location		  [1, 45, 1433, 863]
	  Open			  off
	  NumInputPorts		  "6"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data"
	    axes2		    "address"
	    axes3		    "128into32 address"
	    axes4		    "BRAM not full"
	    axes5		    "ack 128bits"
	    axes6		    "we"
	  }
	  YMin			  "0~0~0~-5~-5~-5"
	  YMax			  "3.5e+009~1~175~5~5~5"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [485, 268, 515, 282]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "32"
	  bit1			  "-32"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [485, 283, 515, 297]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "32"
	  bit1			  "-64"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [485, 298, 515, 312]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "32"
	  bit1			  "-96"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [425, 238, 455, 252]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  Ports			  [1, 1]
	  Position		  [485, 253, 515, 267]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "32"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "addr"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [825, 375, 925, 405]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_snap_acc1_addr_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [745, 176, 825, 234]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "en"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [70, 360, 170, 390]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "dram_acc_test8_snap_acc1_en_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "enable1"
	  Ports			  [1, 1]
	  Position		  [185, 361, 220, 389]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [365, 327, 405, 363]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  on
	  CounterBits		  "11"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [290, 347, 330, 363]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "ack"
	  Position		  [665, 188, 695, 202]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [10, 0; 0, -80]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [0, 0; 0, -10]
	  Branch {
	    Points		    [0, -80]
	    Branch {
	      DstBlock		      "Slice4"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -185]
	      DstBlock		      "Gateway Out10"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "enable1"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "freeze_cntr"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Register4"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register4"
	  SrcPort		  1
	  DstBlock		  "addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  Points		  [160, 0; 0, -30]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "bram"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [240, 0]
	  Branch {
	    Points		    [0, -5]
	    Branch {
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -15]
	      Branch {
		DstBlock		"Slice6"
		DstPort			1
	      }
	      Branch {
		Points			[0, -210]
		DstBlock		"Gateway Out11"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    Points		    [0, 10]
	    Branch {
	      DstBlock		      "Slice2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 15]
	      DstBlock		      "Slice3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [45, 0]
	    Branch {
	      DstBlock		      "Relational4"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -55]
	    Branch {
	      Points		      [0, -120]
	      DstBlock		      "Gateway Out7"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [-365, 0; 0, 55]
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "Relational4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational4"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  Points		  [0, 0; 160, 0]
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Register4"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      Points		      [0, -120]
	      DstBlock		      "bram"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [0, 0; 120, 0]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Register4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      Points		      [0, -140]
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [190, 0]
	      DstBlock		      "Gateway Out3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [25, 0; 0, 140]
	  DstBlock		  "Scope"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "addr"
	  SrcPort		  1
	  Points		  [110, 0; 0, -65]
	  DstBlock		  "Scope"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [0, -15; 5, 0]
	  Branch {
	    Points		    [0, -30; 10, 0]
	    Branch {
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -45; -130, 0]
	      DstBlock		      "Gateway Out9"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "ack"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [120, 0; 0, -160]
	  Branch {
	    Points		    [5, 0]
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 5; 0, -70; -80, 0; 0, -50]
	    DstBlock		    "Gateway Out8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Pulse\nGenerator1"
	  SrcPort		  1
	  DstBlock		  "en"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  DstBlock		  "enable1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Logical1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -105]
	    Branch {
	      Points		      [0, -110]
	      DstBlock		      "Gateway Out12"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [280, 0]
	      Branch {
		Points			[65, 0]
		DstBlock		"Logical"
		DstPort			3
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Delay2"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out9"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Gateway Out10"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out11"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out12"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [5, 0; 0, 20]
	  DstBlock		  "freeze_cntr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  Points		  [0, 50; -35, 0]
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "Inverter1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "tvg_sel"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [365, 595, 465, 625]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "dram_acc_test8_tvg_sel_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "valid_out"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [980, 455, 1080, 485]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "dram_acc_test8_valid_out_user_data_in"
    }
    Line {
      SrcBlock		      "Gateway Out1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dram_vacc1"
      SrcPort		      2
      Points		      [0, 0; 65, 0]
      Branch {
	Points			[115, 0]
	Branch {
	  Points		  [45, 0; 0, -20]
	  Branch {
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "snap_acc1"
	    DstPort		    1
	  }
	}
	Branch {
	  Points		  [0, 150]
	  DstBlock		  "data_out"
	  DstPort		  1
	}
      }
      Branch {
	Points			[0, 320]
	DstBlock		"Gateway Out7"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "snap_acc1"
      SrcPort		      1
      Points		      [5, 0; 0, 125; -395, 0]
      Branch {
	Points			[-65, 0]
	Branch {
	  Points		  [0, 315]
	  DstBlock		  "Gateway Out10"
	  DstPort		  1
	}
	Branch {
	  Points		  [-40, 0]
	  DstBlock		  "dram_vacc1"
	  DstPort		  4
	}
      }
      Branch {
	Points			[0, 260]
	DstBlock		"Gateway Out9"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "dram_vacc1"
      SrcPort		      3
      Points		      [0, 0; 55, 0]
      Branch {
	Points			[5, 0; 110, 0]
	Branch {
	  Points		  [0, 175]
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
	Branch {
	  Points		  [70, 0; 0, -15]
	  DstBlock		  "snap_acc1"
	  DstPort		  2
	}
      }
      Branch {
	Points			[0, 325]
	DstBlock		"Gateway Out8"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "dram_vacc1"
      SrcPort		      4
      Points		      [0, 0; 80, 0]
      Branch {
	Points			[20, 0]
	Branch {
	  DstBlock		  "neg_edge_delay1"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 50]
	  DstBlock		  "rb_done"
	  DstPort		  1
	}
      }
      Branch {
	Points			[0, 360]
	DstBlock		"Gateway Out16"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "dram_vacc1"
      SrcPort		      1
      Points		      [0, 0; 60, 0]
      Branch {
	Points			[0, -45]
	Branch {
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -130]
	  DstBlock		  "ready"
	  DstPort		  1
	}
      }
      Branch {
	Points			[10, 0]
	Branch {
	  DstBlock		  "neg_edge_delay"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 315]
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "neg_edge_delay"
      SrcPort		      1
      Points		      [5, 0; 0, -125]
      DstBlock		      "led0_ready"
      DstPort		      1
    }
    Line {
      SrcBlock		      "neg_edge_delay1"
      SrcPort		      1
      DstBlock		      "led3_rb_done"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out3"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out7"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out8"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out9"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope3"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out16"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope3"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Gateway Out10"
      SrcPort		      1
      Points		      [5, 0; 0, 5]
      DstBlock		      "Scope3"
      DstPort		      6
    }
    Line {
      SrcBlock		      "tvg_sel"
      SrcPort		      1
      DstBlock		      "Slice5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice5"
      SrcPort		      1
      DstBlock		      "Goto11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "dram_tvg1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant10"
      SrcPort		      1
      Points		      [0, 0; 20, 0]
      Branch {
	DstBlock		"dram_tvg1"
	DstPort			2
      }
      Branch {
	Points			[0, 30]
	DstBlock		"dram_tvg1"
	DstPort			4
      }
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "dram_tvg1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "err_clear_sim1"
      SrcPort		      1
      Points		      [0, -15]
      DstBlock		      "Subsystem"
      DstPort		      5
    }
    Line {
      SrcBlock		      "err_clear_sim2"
      SrcPort		      1
      DstBlock		      "Subsystem"
      DstPort		      4
    }
    Line {
      SrcBlock		      "err_clear_sim3"
      SrcPort		      1
      Points		      [0, 15]
      DstBlock		      "Subsystem"
      DstPort		      3
    }
    Line {
      SrcBlock		      "err_clear_sim4"
      SrcPort		      1
      Points		      [0, 30]
      DstBlock		      "Subsystem"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Subsystem"
      SrcPort		      1
      DstBlock		      "tvg_sel"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Pulse\nGenerator"
      SrcPort		      1
      Points		      [70, 0]
      DstBlock		      "Subsystem"
      DstPort		      1
    }
    Line {
      SrcBlock		      "err_clear_sim5"
      SrcPort		      1
      Points		      [0, -30]
      DstBlock		      "Subsystem"
      DstPort		      6
    }
    Line {
      SrcBlock		      "dram_tvg1"
      SrcPort		      1
      DstBlock		      "dram_vacc1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "dram_tvg1"
      SrcPort		      2
      DstBlock		      "dram_vacc1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "dram_tvg1"
      SrcPort		      3
      DstBlock		      "dram_vacc1"
      DstPort		      3
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    :!H   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X    ("
"#0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@ "
"  !S:&%R960       !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (  "
"   0    (    !          X   !     !@    @    $          4    (     0    L    "
"!         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4 "
"   (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@  "
"  @    !          4    (     0    (    !          X    X    !@    @    $     "
"     4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (  "
"  !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #    "
" &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     "
"8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@"
"    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!"
"I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $    "
"     $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
"    %    \"     $    #     0         0  , ;V9F  X   \"@\"   !@    @    \"    "
"      4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E="
"#( #@   . #   &    \"     (         !0    @    !     0    $         !0 $ !   "
"  !    P    'AI;&EN>&9A;6EL>0    !P87)T                <W!E960              '"
"!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:  "
"       !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L"
"7V9I96QD        8VQO8VM?;&]C          X    X    !@    @    $          4    ( "
"    0    @    !         !     (    5FER=&5X,E .    .     8    (    !         "
" %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"    "
" 0         !0    @    !     @    $         $  \" \"TW   .    .     8    (    "
"!          %    \"     $    &     0         0    !@   &9F,3$U,@  #@   #     &"
"    \"     0         !0    @    !     P    $         $  # %A35  .    2     8 "
"   (    !          %    \"     $    5     0         0    %0   \"XO8VY?8E\\T>%"
"\\R-39W+W-Y<V=E;@    X    P    !@    @    $          4    (     0    ,    !  "
"       !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $   "
"      $  \" #$P   .    2     8    (    !          %    \"     $    8     0   "
"      0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $     "
"     4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0      "
"   !0    @    !     0    $         $  ! #     .    ,     8    (    !         "
" %    \"                0         0          X   !H!   !@    @    \"         "
" 4    (     0    $    !          4 !  3     0   -$   !N9V-?8V]N9FEG          "
"  <WEN=&AE<VES7VQA;F=U86=E '-Y;G1H97-I<U]T;V]L      !X:6QI;GAF86UI;'D        "
" <&%R=                    '-P965D                  !T97-T8F5N8V@             "
"<&%C:V%G90               &1I<F5C=&]R>0            !S>7-C;&M?<&5R:6]D        8"
"VQO8VM?;&]C                       .    Z     8    (     @         %    \"    "
" $    !     0         %  0 %0    $    J    :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'"
"5D95]C9@                      #@   #@    &    \"     8         !0    @    !  "
"   0    $         \"0    @           #P/PX    X    !@    @    &          4   "
" (     0    $    !          D    (               .    ,     8    (    !      "
"    %    \"     $    $     0         0  0 5DA$3 X    P    !@    @    $       "
"   4    (     0    ,    !         !   P!84U0 #@   #@    &    \"     0        "
" !0    @    !    \"     $         $     @   !6:7)T97@R4 X    X    !@    @    "
"$          4    (     0    <    !         !     '    >&,R=G W,  .    ,     8 "
"   (    !          %    \"     $    \"     0         0  ( +3<   X    P    !@ "
"   @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    "
"\"     0         !0    @    !    !@    $         $     8   !F9C$W,#0   X   !("
"    !@    @    $          4    (     0   !<    !         !     7    +B]D<F%M7"
"V%C8U]T97-T.\"]S>7-G96X #@   #@    &    \"     0         !0    @    !    !0  "
"  $         $     4    T+C@W.     X    P    !@    @    $          4    (     "
"          !         !          #@    @-   &    \"     (         !0    @    ! "
"    0    $         !0 $  P    !    &    '-H87)E9        &-O;7!I;&%T:6]N  X   "
" (!   !@    @    \"          4    (     0    $    !          4 !  3     0   ("
"4   !C;VUP:6QA=&EO;@          8V]M<&EL871I;VY?;'5T     '-I;75L:6YK7W!E<FEO9  "
"   !I;F-R7VYE=&QI<W0         =')I;5]V8FET<P           &1B;%]O=G)D            "
"  !D97!R96-A=&5D7V-O;G1R;VP     #@   #@    &    \"     0         !0    @    !"
"    !P    $         $     <   !T87)G970R  X   \"X 0  !@    @    \"          4"
"    (     0    $    !          4 !  '     0    X   !K97ES    =F%L=65S    #@  "
" +@    &    \"     $         !0    @    !     @    $         #@   $     &    "
"\"     0         !0    @    !    \"P    $         $     L   !(1$P@3F5T;&ES=  "
"     #@   $     &    \"     0         !0    @    !    \"P    $         $     "
"L   !.1T,@3F5T;&ES=       #@   *@    &    \"     $         !0    @    !     @"
"    $         #@   #@    &    \"     0         !0    @    !    !P    $       "
"  $     <   !T87)G970Q  X    X    !@    @    $          4    (     0    <    "
"!         !     '    =&%R9V5T,@ .    ,     8    (    !          %    \"     $"
"    !     0         0  $ ,0    X    P    !@    @    $          4    (     0  "
"  ,    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    "
"%P    $         $    !<   !%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;0 .    2     8    ( "
"   !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\""
";&]C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !         "
"!   P!O9F8 #@   * (   &    \"     (         !0    @    !     0    $         !"
"0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    X ,   8    (     @         %  "
"  \"     $    !     0         %  0 $     $   #     >&EL:6YX9F%M:6QY     '!A<G"
"0               !S<&5E9               <&%C:V%G90           '-Y;G1H97-I<U]T;V]"
"L  !D:7)E8W1O<GD         =&5S=&)E;F-H         '-Y<V-L:U]P97)I;V0   !C;W)E7V=E"
";F5R871I;VX <G5N7V-O<F5G96X      &5V86Q?9FEE;&0       !C;&]C:U]L;V,         #"
"@   #@    &    \"     0         !0    @    !    \"     $         $     @   !6"
":7)T97@R4 X    X    !@    @    $          4    (     0    <    !         !   "
"  '    >&,R=G U,  .    ,     8    (    !          %    \"     $    \"     0  "
"       0  ( +3<   X    X    !@    @    $          4    (     0    8    !     "
"    !     &    9F8Q,34R   .    ,     8    (    !          %    \"     $    # "
"    0         0  , 6%-4  X   !(    !@    @    $          4    (     0   !4   "
" !         !     5    +B]C;E]B7S1X7S(U-G<O<WES9V5N    #@   #     &    \"     "
"0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !  "
"        %    \"     $    \"     0         0  ( ,3    X   !(    !@    @    $  "
"        4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($U"
"A<VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]"
"F9@ .    ,     8    (    !          %    \"     $    !     0         0  $ ,  "
"   X    P    !@    @    $          4    (               !         !          "
"#@   &@$   &    \"     (         !0    @    !     0    $         !0 $ !,    !"
"    T0   &YG8U]C;VYF:6<           !S>6YT:&5S:7-?;&%N9W5A9V4 <WEN=&AE<VES7W1O;"
"VP      'AI;&EN>&9A;6EL>0        !P87)T                    <W!E960           "
"       '1E<W1B96YC:             !P86-K86=E                9&ER96-T;W)Y       "
"      '-Y<V-L:U]P97)I;V0       !C;&]C:U]L;V,                       X   #H    "
"!@    @    \"          4    (     0    $    !          4 !  5     0   \"H   !"
"I;F-L=61E7V-L;V-K=W)A<'!E<@!I;F-L=61E7V-F                       .    .     8 "
"   (    !@         %    \"     $    !     0         )    \"            / _#@ "
"  #@    &    \"     8         !0    @    !     0    $         \"0    @       "
"        X    P    !@    @    $          4    (     0    0    !         !  ! !"
"62$1,#@   #     &    \"     0         !0    @    !     P    $         $  # %A"
"35  .    .     8    (    !          %    \"     $    (     0         0    \" "
"   %9I<G1E>#)0#@   #@    &    \"     0         !0    @    !    !P    $       "
"  $     <   !X8S)V<#<P  X    P    !@    @    $          4    (     0    (    "
"!         !   @ M-P  #@   #     &    \"     0         !0    @    !     P    $"
"         $  # &]F9@ .    .     8    (    !          %    \"     $    &     0 "
"        0    !@   &9F,3<P-   #@   $@    &    \"     0         !0    @    !   "
" %P    $         $    !<    N+V1R86U?86-C7W1E<W0X+W-Y<V=E;@ .    .     8    ("
"    !          %    \"     $    %     0         0    !0   #0N.#<X    #@   #  "
"   &    \"     0         !0    @               $         $          "
  }
}
