<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_xcvr_native_a10_181/sim/altera_xcvr_native_a10_functions_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="altera_xcvr_native_a10_functions_h" />
 <file
   path="altera_xcvr_native_a10_181/sim/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_181/sim/mentor/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_181/sim/twentynm_pcs.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/twentynm_pma.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/twentynm_xcvr_native.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/mentor/twentynm_pcs.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_181/sim/mentor/twentynm_pma.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_181/sim/mentor/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_181/sim/mentor/twentynm_xcvr_native.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_181/sim/a10_avmm_h.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/alt_xcvr_native_pipe_retry.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/alt_xcvr_native_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/alt_xcvr_native_prbs_accum.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/alt_xcvr_native_odi_accel.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/alt_xcvr_native_rcfg_arb.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/altera_xcvr_native_pcie_dfe_params_h.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/pcie_mgmt_commands_h.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/pcie_mgmt_functions_h.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/pcie_mgmt_program.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/pcie_mgmt_cpu.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/pcie_mgmt_master.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/altera_xcvr_native_pcie_dfe_ip.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/plain_files.txt"
   type="OTHER"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/mentor_files.txt"
   type="OTHER"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/cadence_files.txt"
   type="OTHER"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/synopsys_files.txt"
   type="OTHER"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/aldec_files.txt"
   type="OTHER"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/wr_arria10_e3p1_phy_altera_xcvr_native_a10_181_t6fhkiq.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="altera_xcvr_native_a10_181/sim/alt_xcvr_native_rcfg_opt_logic_t6fhkiq.sv"
   type="SYSTEM_VERILOG"
   library="wr_arria10_e3p1_phy_altera_xcvr_native_a10_181" />
 <file
   path="sim/wr_arria10_e3p1_phy.v"
   type="VERILOG"
   hasInlineConfiguration="true" />
 <topLevel name="wr_arria10_e3p1_phy" />
 <deviceFamily name="arria10" />
</simPackage>
