============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 15 2025  01:45:29 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (44423 ps) Setup Check with Pin ram_0_char_num_reg[0]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -634                  
       Uncertainty:-     500                  
     Required Time:=   53134                  
      Launch Clock:-    3000                  
         Data Path:-    5711                  
             Slack:=   44423                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.8   228   262    6998    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   281    7280    (-,-) 
  g33349__5115/Y               -       A->Y  F     MX2X1          2  6.6   183   286    7565    (-,-) 
  g33229__7482/Y               -       AN->Y F     NAND2BX1       1  4.1   261   269    7834    (-,-) 
  g33205__8428/Y               -       B->Y  F     OR2X1          2  6.6   180   286    8120    (-,-) 
  g33114__7410/Y               -       B->Y  R     NOR2X2         4 10.3   269   240    8360    (-,-) 
  g33006__2398/Y               -       A1->Y R     AO22X1         1  4.1   107   351    8711    (-,-) 
  ram_0_char_num_reg[0]/D      -       -     R     DFFX1          1    -     -     0    8711    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 2: MET (44423 ps) Setup Check with Pin ram_0_char_num_reg[3]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -634                  
       Uncertainty:-     500                  
     Required Time:=   53134                  
      Launch Clock:-    3000                  
         Data Path:-    5711                  
             Slack:=   44423                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.8   228   262    6998    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   281    7280    (-,-) 
  g33349__5115/Y               -       A->Y  F     MX2X1          2  6.6   183   286    7565    (-,-) 
  g33229__7482/Y               -       AN->Y F     NAND2BX1       1  4.1   261   269    7834    (-,-) 
  g33205__8428/Y               -       B->Y  F     OR2X1          2  6.6   180   286    8120    (-,-) 
  g33114__7410/Y               -       B->Y  R     NOR2X2         4 10.3   269   240    8360    (-,-) 
  g33003__7410/Y               -       A1->Y R     AO22X1         1  4.1   107   351    8711    (-,-) 
  ram_0_char_num_reg[3]/D      -       -     R     DFFX1          1    -     -     0    8711    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 3: MET (44443 ps) Setup Check with Pin ram_0_char_num_reg[2]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -654                  
       Uncertainty:-     500                  
     Required Time:=   53154                  
      Launch Clock:-    3000                  
         Data Path:-    5711                  
             Slack:=   44443                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.8   228   262    6998    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   281    7280    (-,-) 
  g33349__5115/Y               -       A->Y  F     MX2X1          2  6.6   183   286    7565    (-,-) 
  g33229__7482/Y               -       AN->Y F     NAND2BX1       1  4.1   261   269    7834    (-,-) 
  g33205__8428/Y               -       B->Y  F     OR2X1          2  6.6   180   286    8120    (-,-) 
  g33114__7410/Y               -       B->Y  R     NOR2X2         4 10.3   269   240    8360    (-,-) 
  g33004__6417/Y               -       A1->Y R     AO22X1         1  4.1   107   351    8711    (-,-) 
  ram_0_char_num_reg[2]/D      -       -     R     DFFQX2         1    -     -     0    8711    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 4: MET (44443 ps) Setup Check with Pin ram_0_char_num_reg[1]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -654                  
       Uncertainty:-     500                  
     Required Time:=   53154                  
      Launch Clock:-    3000                  
         Data Path:-    5711                  
             Slack:=   44443                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.8   228   262    6998    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   281    7280    (-,-) 
  g33349__5115/Y               -       A->Y  F     MX2X1          2  6.6   183   286    7565    (-,-) 
  g33229__7482/Y               -       AN->Y F     NAND2BX1       1  4.1   261   269    7834    (-,-) 
  g33205__8428/Y               -       B->Y  F     OR2X1          2  6.6   180   286    8120    (-,-) 
  g33114__7410/Y               -       B->Y  R     NOR2X2         4 10.3   269   240    8360    (-,-) 
  g33005__5477/Y               -       A1->Y R     AO22X1         1  4.1   107   351    8711    (-,-) 
  ram_0_char_num_reg[1]/D      -       -     R     DFFQX2         1    -     -     0    8711    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 5: MET (44615 ps) Setup Check with Pin rom_1_chipsel_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_chipsel_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -622                  
       Uncertainty:-     500                  
     Required Time:=   53122                  
      Launch Clock:-    3000                  
         Data Path:-    5507                  
             Slack:=   44615                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.8   228   262    6998    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   281    7280    (-,-) 
  g33659/Y                     -       A->Y  R     INVX1          2  6.3   165   177    7457    (-,-) 
  g33623/Y                     -       A->Y  R     AND2X1         2  6.1   142   250    7707    (-,-) 
  g33408__2346/Y               -       D->Y  R     AND4X1         1  4.3   128   378    8086    (-,-) 
  g33347__6131/Y               -       B0->Y F     AOI21X1        1  4.2   276   145    8231    (-,-) 
  g33230__4733/Y               -       B->Y  R     NOR2X1         1  4.2   236   275    8507    (-,-) 
  rom_1_chipsel_reg/D          -       -     R     DFFHQX1        1    -     -     0    8507    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 6: MET (44700 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[0]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[0]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -636                  
       Uncertainty:-     500                  
     Required Time:=   53136                  
      Launch Clock:-    3000                  
         Data Path:-    5436                  
             Slack:=   44700                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.3   165   208    5081    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.3   283   256    5337    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   311    5648    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5927    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6209    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6361    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   279   240    6601    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   275    6876    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.1   162   293    7169    (-,-) 
  g33001/Y                           -       A->Y   F     INVX3          2  6.7    90   123    7293    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   176   147    7440    (-,-) 
  g32829__2802/Y                     -       B->Y   R     AND2X4        12 33.5   205   321    7761    (-,-) 
  g32649__5115/Y                     -       A1->Y  R     AO22X1         1  4.3   111   320    8081    (-,-) 
  g32433__6260/Y                     -       B0->Y  F     AOI21X1        1  4.2   284   135    8217    (-,-) 
  g32413__6131/Y                     -       B->Y   R     NAND2X1        1  4.1   144   220    8436    (-,-) 
  i4004_ip_board_dram_temp_reg[0]/SI -       -      R     SDFFQX2        1    -     -     0    8436    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 7: MET (44724 ps) Setup Check with Pin rom_1_n0161_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_n0161_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -641                  
       Uncertainty:-     500                  
     Required Time:=   53141                  
      Launch Clock:-    3000                  
         Data Path:-    5417                  
             Slack:=   44724                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g6__9315/Y                   -       OE->Y F     TBUFX2         6 15.7   201   248    6984    (-,-) 
  g33797/Y                     -       A->Y  R     INVX2          2  6.1    99   147    7131    (-,-) 
  g33566/Y                     -       D->Y  R     AND4X1         1  4.1   124   358    7489    (-,-) 
  g33350__7482/Y               -       D->Y  R     AND4X1         2  6.1   164   392    7880    (-,-) 
  g33277__5122/Y               -       A->Y  R     AND2X1         2  6.1   142   250    8130    (-,-) 
  g33123__8428/Y               -       A1->Y R     AO22X1         1  4.2   109   287    8417    (-,-) 
  rom_1_n0161_reg/D            -       -     R     DFFHQX1        1    -     -     0    8417    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 8: MET (44724 ps) Setup Check with Pin rom_1_n0135_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_n0135_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -641                  
       Uncertainty:-     500                  
     Required Time:=   53141                  
      Launch Clock:-    3000                  
         Data Path:-    5417                  
             Slack:=   44724                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g6__9315/Y                   -       OE->Y F     TBUFX2         6 15.7   201   248    6984    (-,-) 
  g33797/Y                     -       A->Y  R     INVX2          2  6.1    99   147    7131    (-,-) 
  g33566/Y                     -       D->Y  R     AND4X1         1  4.1   124   358    7489    (-,-) 
  g33350__7482/Y               -       D->Y  R     AND4X1         2  6.1   164   392    7880    (-,-) 
  g33277__5122/Y               -       A->Y  R     AND2X1         2  6.1   142   250    8130    (-,-) 
  g33096__6131/Y               -       A1->Y R     AO22X1         1  4.2   109   287    8417    (-,-) 
  rom_1_n0135_reg/D            -       -     R     DFFHQX1        1    -     -     0    8417    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 9: MET (44724 ps) Setup Check with Pin rom_0_n0161_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_0_n0161_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -641                  
       Uncertainty:-     500                  
     Required Time:=   53141                  
      Launch Clock:-    3000                  
         Data Path:-    5417                  
             Slack:=   44724                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g6__9315/Y                   -       OE->Y F     TBUFX2         6 15.7   201   248    6984    (-,-) 
  g33797/Y                     -       A->Y  R     INVX2          2  6.1    99   147    7131    (-,-) 
  g33566/Y                     -       D->Y  R     AND4X1         1  4.1   124   358    7489    (-,-) 
  g33350__7482/Y               -       D->Y  R     AND4X1         2  6.1   164   392    7880    (-,-) 
  g33276__1705/Y               -       A->Y  R     AND2X1         2  6.1   142   250    8130    (-,-) 
  g33133__6131/Y               -       A1->Y R     AO22X1         1  4.2   109   287    8417    (-,-) 
  rom_0_n0161_reg/D            -       -     R     DFFHQX1        1    -     -     0    8417    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 10: MET (44724 ps) Setup Check with Pin rom_0_n0135_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_0_n0135_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -641                  
       Uncertainty:-     500                  
     Required Time:=   53141                  
      Launch Clock:-    3000                  
         Data Path:-    5417                  
             Slack:=   44724                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g6__9315/Y                   -       OE->Y F     TBUFX2         6 15.7   201   248    6984    (-,-) 
  g33797/Y                     -       A->Y  R     INVX2          2  6.1    99   147    7131    (-,-) 
  g33566/Y                     -       D->Y  R     AND4X1         1  4.1   124   358    7489    (-,-) 
  g33350__7482/Y               -       D->Y  R     AND4X1         2  6.1   164   392    7880    (-,-) 
  g33276__1705/Y               -       A->Y  R     AND2X1         2  6.1   142   250    8130    (-,-) 
  g33119__5107/Y               -       A1->Y R     AO22X1         1  4.2   109   287    8417    (-,-) 
  rom_0_n0135_reg/D            -       -     R     DFFHQX1        1    -     -     0    8417    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 11: MET (44738 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[2]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[2]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -636                  
       Uncertainty:-     500                  
     Required Time:=   53136                  
      Launch Clock:-    3000                  
         Data Path:-    5398                  
             Slack:=   44738                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.3   165   208    5081    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.3   283   256    5337    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   311    5648    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5927    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6209    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6361    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   279   240    6601    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   275    6876    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.1   162   293    7169    (-,-) 
  g32862__7098/Y                     -       A->Y   R     AND2X1         2  6.5   150   254    7423    (-,-) 
  g32830__1705/Y                     -       B->Y   R     AND2X4        12 31.7   196   304    7727    (-,-) 
  g32644__7098/Y                     -       A1->Y  R     AO22X1         1  4.3   111   316    8043    (-,-) 
  g32439__8428/Y                     -       B0->Y  F     AOI21X1        1  4.2   284   135    8178    (-,-) 
  g32415__5115/Y                     -       B->Y   R     NAND2X1        1  4.1   144   220    8398    (-,-) 
  i4004_ip_board_dram_temp_reg[2]/SI -       -      R     SDFFQX2        1    -     -     0    8398    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 12: MET (44756 ps) Setup Check with Pin i4004_id_board_n0405_reg/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_n0405_reg/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -572                  
       Uncertainty:-     500                  
     Required Time:=   53072                  
      Launch Clock:-    3000                  
         Data Path:-    5316                  
             Slack:=   44756                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  R     DFFHQX1        3  8.8   189  1680    4680    (-,-) 
  g18579__5526/Y               -       B->Y   R     AND2X1         2  6.7   154   283    4963    (-,-) 
  g18543__5526/Y               -       B0->Y  F     AOI2BB1X2      3  8.3   146   160    5123    (-,-) 
  g18537/Y                     -       A->Y   R     INVX1          2  6.3   161   164    5287    (-,-) 
  g18508__5477/Y               -       A1N->Y R     AOI2BB1X2      3  8.4   221   265    5551    (-,-) 
  g18504/Y                     -       A->Y   F     INVX1          2  6.2   201   226    5777    (-,-) 
  g18498__3680/Y               -       A1N->Y F     AOI2BB1X2      4 10.3   171   284    6062    (-,-) 
  g18490__5477/Y               -       A1->Y  F     AO21X1         2  6.3   174   265    6326    (-,-) 
  g18487__1666/Y               -       B0->Y  R     AOI2BB1X1      1  4.1   214   225    6551    (-,-) 
  g18484__9315/Y               -       B0->Y  R     AO21X2         5 13.2   169   270    6821    (-,-) 
  g33401__5115/Y               -       C->Y   F     NAND3BX2       1  4.2   255   236    7057    (-,-) 
  g33340__3680/Y               -       B->Y   R     NOR2X1         1  4.1   229   262    7319    (-,-) 
  g33269__5526/Y               -       A->Y   R     AND2X1         1  4.3   105   260    7579    (-,-) 
  g33185__2346/Y               -       B0->Y  F     AOI21X1        1  4.1   270   130    7710    (-,-) 
  g33103__9315/Y               -       A->Y   F     AND2X1         1  4.1   116   226    7935    (-,-) 
  g33043__5115/Y               -       AN->Y  F     NOR2BX1        1  4.2   139   157    8093    (-,-) 
  g32912__4319/Y               -       B->Y   R     MXI2X1         1  4.1   233   223    8316    (-,-) 
  i4004_id_board_n0405_reg/SI  -       -      R     SDFFQX1        1    -     -     0    8316    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 13: MET (44778 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[3]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[3]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -636                  
       Uncertainty:-     500                  
     Required Time:=   53136                  
      Launch Clock:-    3000                  
         Data Path:-    5358                  
             Slack:=   44778                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.3   165   208    5081    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.3   283   256    5337    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   311    5648    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5927    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6209    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6361    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   279   240    6601    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   275    6876    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.1   162   293    7169    (-,-) 
  g32862__7098/Y                     -       A->Y   R     AND2X1         2  6.5   150   254    7423    (-,-) 
  g32830__1705/Y                     -       B->Y   R     AND2X4        12 31.7   196   304    7727    (-,-) 
  g32642__5122/Y                     -       B1->Y  R     AO22X1         1  4.3   111   276    8003    (-,-) 
  g32440__5526/Y                     -       B0->Y  F     AOI21X1        1  4.2   283   135    8138    (-,-) 
  g32414__1881/Y                     -       B->Y   R     NAND2X1        1  4.1   144   220    8358    (-,-) 
  i4004_ip_board_dram_temp_reg[3]/SI -       -      R     SDFFQX2        1    -     -     0    8358    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 14: MET (44778 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[1]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[1]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -636                  
       Uncertainty:-     500                  
     Required Time:=   53136                  
      Launch Clock:-    3000                  
         Data Path:-    5358                  
             Slack:=   44778                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.3   165   208    5081    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.3   283   256    5337    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   311    5648    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5927    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6209    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6361    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   279   240    6601    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   275    6876    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.1   162   293    7169    (-,-) 
  g32862__7098/Y                     -       A->Y   R     AND2X1         2  6.5   150   254    7423    (-,-) 
  g32830__1705/Y                     -       B->Y   R     AND2X4        12 31.7   196   304    7727    (-,-) 
  g32646__6131/Y                     -       B1->Y  R     AO22X1         1  4.3   111   276    8003    (-,-) 
  g32434__4319/Y                     -       B0->Y  F     AOI21X1        1  4.2   283   135    8138    (-,-) 
  g32416__7482/Y                     -       B->Y   R     NAND2X1        1  4.1   144   220    8358    (-,-) 
  i4004_ip_board_dram_temp_reg[1]/SI -       -      R     SDFFQX2        1    -     -     0    8358    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 15: MET (44820 ps) Setup Check with Pin i4004_alu_board_tmp_reg[3]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -635                  
       Uncertainty:-     500                  
     Required Time:=   53135                  
      Launch Clock:-    3000                  
         Data Path:-    5315                  
             Slack:=   44820                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y               -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y               -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                     -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y               -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                     -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y               -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18490__5477/Y               -       A1->Y  R     AO21X1         2  6.3   149   324    6485    (-,-) 
  g18487__1666/Y               -       B0->Y  F     AOI2BB1X1      1  4.1   146   165    6650    (-,-) 
  g18484__9315/Y               -       B0->Y  F     AO21X2         5 13.0   191   286    6935    (-,-) 
  g18482__7482/Y               -       A1->Y  F     OA22X1         1  4.6   136   292    7227    (-,-) 
  g18481__1881/Y               -       B0->Y  R     OAI31X2        1  4.3   222   106    7334    (-,-) 
  i4004_alu_board_g256__6131/Y -       A->Y   R     TBUFX2         7 28.8   310   392    7726    (-,-) 
  g33397__8246/Y               -       A->Y   F     MXI2X1         1  4.2   295   361    8088    (-,-) 
  g33333__5107/Y               -       B->Y   R     NAND2X1        1  4.2   148   227    8315    (-,-) 
  i4004_alu_board_tmp_reg[3]/D -       -      R     DFFHQX1        1    -     -     0    8315    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 16: MET (44881 ps) Setup Check with Pin rom_1_srcff_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_1_srcff_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -641                  
       Uncertainty:-     500                  
     Required Time:=   53141                  
      Launch Clock:-    3000                  
         Data Path:-    5260                  
             Slack:=   44881                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.8   228   262    6998    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   281    7280    (-,-) 
  g33659/Y                     -       A->Y  R     INVX1          2  6.3   165   177    7457    (-,-) 
  g33623/Y                     -       A->Y  R     AND2X1         2  6.1   142   250    7707    (-,-) 
  g33585/Y                     -       AN->Y R     NOR2BX2        2  6.1   195   238    7946    (-,-) 
  g33403__4733/Y               -       A1->Y R     AO22X1         1  4.2   109   314    8260    (-,-) 
  rom_1_srcff_reg/D            -       -     R     DFFHQX1        1    -     -     0    8260    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 17: MET (44881 ps) Setup Check with Pin rom_0_srcff_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) rom_0_srcff_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -641                  
       Uncertainty:-     500                  
     Required Time:=   53141                  
      Launch Clock:-    3000                  
         Data Path:-    5260                  
             Slack:=   44881                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.8   228   262    6998    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   281    7280    (-,-) 
  g33659/Y                     -       A->Y  R     INVX1          2  6.3   165   177    7457    (-,-) 
  g33623/Y                     -       A->Y  R     AND2X1         2  6.1   142   250    7707    (-,-) 
  g33585/Y                     -       AN->Y R     NOR2BX2        2  6.1   195   238    7946    (-,-) 
  g33406__9945/Y               -       A1->Y R     AO22X1         1  4.2   109   314    8260    (-,-) 
  rom_0_srcff_reg/D            -       -     R     DFFHQX1        1    -     -     0    8260    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 18: MET (44911 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[11]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[11]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5229                  
             Slack:=   44911                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK        -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q         -       CK->Q  R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                            -       A->Y   R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33574/Y                            -       C->Y   R     OR3X1          2  7.3   165   208    5081    (-,-) 
  g33470__8246/Y                      -       B0->Y  F     OAI21X2        3  8.3   283   256    5337    (-,-) 
  g33329__7410/Y                      -       A1N->Y F     OAI2BB1X1      1  4.1   258   311    5648    (-,-) 
  g33282__6131/Y                      -       A->Y   F     AND2X1         3  8.5   224   279    5927    (-,-) 
  g33215__3680/Y                      -       B0->Y  F     AO21X1         2  6.6   182   282    6209    (-,-) 
  g33181/Y                            -       A->Y   R     INVX2          3  8.8   124   152    6361    (-,-) 
  g33104__9945/Y                      -       B0->Y  F     OAI21X1        1  4.2   279   240    6601    (-,-) 
  g33076__6260/Y                      -       B->Y   R     NOR2X1         1  4.1   232   275    6876    (-,-) 
  g33024__5107/Y                      -       A->Y   R     AND2X1         2  7.1   162   293    7169    (-,-) 
  g33001/Y                            -       A->Y   F     INVX3          2  6.7    90   123    7293    (-,-) 
  g32861__8246/Y                      -       B->Y   R     NOR2X2         2  6.5   176   147    7440    (-,-) 
  g32829__2802/Y                      -       B->Y   R     AND2X4        12 33.5   205   321    7761    (-,-) 
  g34028/Y                            -       A1->Y  F     AOI222X2       1  4.2   240   273    8034    (-,-) 
  g32428__7410/Y                      -       B->Y   R     NAND2X1        1  4.1   137   195    8229    (-,-) 
  i4004_ip_board_dram_temp_reg[11]/SI -       -      R     SDFFQX2        1    -     -     0    8229    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 19: MET (44912 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[9]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[9]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5228                  
             Slack:=   44912                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.3   165   208    5081    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.3   283   256    5337    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   311    5648    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5927    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6209    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6361    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   279   240    6601    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   275    6876    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.1   162   293    7169    (-,-) 
  g33001/Y                           -       A->Y   F     INVX3          2  6.7    90   123    7293    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   176   147    7440    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 33.3   204   321    7760    (-,-) 
  g34026/Y                           -       A1->Y  F     AOI222X2       1  4.2   240   272    8033    (-,-) 
  g32426__2346/Y                     -       B->Y   R     NAND2X1        1  4.1   137   195    8228    (-,-) 
  i4004_ip_board_dram_temp_reg[9]/SI -       -      R     SDFFQX2        1    -     -     0    8228    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 20: MET (44912 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[5]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[5]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5228                  
             Slack:=   44912                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.3   165   208    5081    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.3   283   256    5337    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   311    5648    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5927    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6209    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6361    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   279   240    6601    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   275    6876    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.1   162   293    7169    (-,-) 
  g33001/Y                           -       A->Y   F     INVX3          2  6.7    90   123    7293    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   176   147    7440    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 33.3   204   321    7760    (-,-) 
  g34022/Y                           -       A1->Y  F     AOI222X2       1  4.2   240   272    8033    (-,-) 
  g32422__6161/Y                     -       B->Y   R     NAND2X1        1  4.1   137   195    8228    (-,-) 
  i4004_ip_board_dram_temp_reg[5]/SI -       -      R     SDFFQX2        1    -     -     0    8228    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 21: MET (44912 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[4]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[4]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5228                  
             Slack:=   44912                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.3   165   208    5081    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.3   283   256    5337    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   311    5648    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5927    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6209    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6361    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   279   240    6601    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   275    6876    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.1   162   293    7169    (-,-) 
  g33001/Y                           -       A->Y   F     INVX3          2  6.7    90   123    7293    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   176   147    7440    (-,-) 
  g32831__5122/Y                     -       B->Y   R     AND2X4        12 33.3   204   321    7760    (-,-) 
  g34021/Y                           -       A1->Y  F     AOI222X2       1  4.2   240   272    8033    (-,-) 
  g32425__2883/Y                     -       B->Y   R     NAND2X1        1  4.1   137   195    8228    (-,-) 
  i4004_ip_board_dram_temp_reg[4]/SI -       -      R     SDFFQX2        1    -     -     0    8228    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 22: MET (44918 ps) Setup Check with Pin i4004_alu_board_tmp_reg[2]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[2]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -635                  
       Uncertainty:-     500                  
     Required Time:=   53135                  
      Launch Clock:-    3000                  
         Data Path:-    5217                  
             Slack:=   44918                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y               -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y               -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                     -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y               -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                     -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y               -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18492__5107/Y               -       A1->Y  R     AO22X2         5 14.0   186   423    6584    (-,-) 
  g18486__2346/Y               -       AN->Y  R     NOR2BX1        1  4.3   224   266    6850    (-,-) 
  g18485__9945/Y               -       B0->Y  F     AOI21X1        1  4.2   279   203    7054    (-,-) 
  g18483__4733/Y               -       B->Y   R     NAND2BX1       1  4.3   147   220    7273    (-,-) 
  i4004_alu_board_g257__5115/Y -       A->Y   R     TBUFX2         7 28.8   310   355    7628    (-,-) 
  g33396__5122/Y               -       A->Y   F     MXI2X1         1  4.2   295   361    7990    (-,-) 
  g33334__6260/Y               -       B->Y   R     NAND2X1        1  4.2   148   227    8217    (-,-) 
  i4004_alu_board_tmp_reg[2]/D -       -      R     DFFHQX1        1    -     -     0    8217    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 23: MET (44941 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[8]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[8]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5199                  
             Slack:=   44941                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.3   165   208    5081    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.3   283   256    5337    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   311    5648    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5927    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6209    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6361    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   279   240    6601    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   275    6876    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.1   162   293    7169    (-,-) 
  g33001/Y                           -       A->Y   F     INVX3          2  6.7    90   123    7293    (-,-) 
  g32861__8246/Y                     -       B->Y   R     NOR2X2         2  6.5   176   147    7440    (-,-) 
  g32829__2802/Y                     -       B->Y   R     AND2X4        12 33.5   205   321    7761    (-,-) 
  g34025/Y                           -       B1->Y  F     AOI222X2       1  4.2   239   244    8005    (-,-) 
  g32421__4733/Y                     -       B->Y   R     NAND2X1        1  4.1   136   194    8199    (-,-) 
  i4004_ip_board_dram_temp_reg[8]/SI -       -      R     SDFFQX2        1    -     -     0    8199    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 24: MET (44942 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[10]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[10]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5198                  
             Slack:=   44942                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK        -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q         -       CK->Q  R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                            -       A->Y   R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33574/Y                            -       C->Y   R     OR3X1          2  7.3   165   208    5081    (-,-) 
  g33470__8246/Y                      -       B0->Y  F     OAI21X2        3  8.3   283   256    5337    (-,-) 
  g33329__7410/Y                      -       A1N->Y F     OAI2BB1X1      1  4.1   258   311    5648    (-,-) 
  g33282__6131/Y                      -       A->Y   F     AND2X1         3  8.5   224   279    5927    (-,-) 
  g33215__3680/Y                      -       B0->Y  F     AO21X1         2  6.6   182   282    6209    (-,-) 
  g33181/Y                            -       A->Y   R     INVX2          3  8.8   124   152    6361    (-,-) 
  g33104__9945/Y                      -       B0->Y  F     OAI21X1        1  4.2   279   240    6601    (-,-) 
  g33076__6260/Y                      -       B->Y   R     NOR2X1         1  4.1   232   275    6876    (-,-) 
  g33024__5107/Y                      -       A->Y   R     AND2X1         2  7.1   162   293    7169    (-,-) 
  g33001/Y                            -       A->Y   F     INVX3          2  6.7    90   123    7293    (-,-) 
  g32861__8246/Y                      -       B->Y   R     NOR2X2         2  6.5   176   147    7440    (-,-) 
  g32831__5122/Y                      -       B->Y   R     AND2X4        12 33.3   204   321    7760    (-,-) 
  g34027/Y                            -       B1->Y  F     AOI222X2       1  4.2   239   243    8004    (-,-) 
  g32427__1666/Y                      -       B->Y   R     NAND2X1        1  4.1   136   194    8198    (-,-) 
  i4004_ip_board_dram_temp_reg[10]/SI -       -      R     SDFFQX2        1    -     -     0    8198    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 25: MET (44945 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[6]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[6]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5195                  
             Slack:=   44945                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.3   165   208    5081    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.3   283   256    5337    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   311    5648    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5927    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6209    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6361    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   279   240    6601    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   275    6876    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.1   162   293    7169    (-,-) 
  g32862__7098/Y                     -       A->Y   R     AND2X1         2  6.5   150   254    7423    (-,-) 
  g32828__1617/Y                     -       B->Y   R     AND2X4        12 32.7   201   306    7730    (-,-) 
  g34023/Y                           -       A1->Y  F     AOI222X2       1  4.2   239   271    8000    (-,-) 
  g32423__9315/Y                     -       B->Y   R     NAND2X1        1  4.1   137   194    8195    (-,-) 
  i4004_ip_board_dram_temp_reg[6]/SI -       -      R     SDFFQX2        1    -     -     0    8195    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 26: MET (44950 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[7]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[7]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    5189                  
             Slack:=   44950                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q  R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                           -       A->Y   R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33574/Y                           -       C->Y   R     OR3X1          2  7.3   165   208    5081    (-,-) 
  g33470__8246/Y                     -       B0->Y  F     OAI21X2        3  8.3   283   256    5337    (-,-) 
  g33329__7410/Y                     -       A1N->Y F     OAI2BB1X1      1  4.1   258   311    5648    (-,-) 
  g33282__6131/Y                     -       A->Y   F     AND2X1         3  8.5   224   279    5927    (-,-) 
  g33215__3680/Y                     -       B0->Y  F     AO21X1         2  6.6   182   282    6209    (-,-) 
  g33181/Y                           -       A->Y   R     INVX2          3  8.8   124   152    6361    (-,-) 
  g33104__9945/Y                     -       B0->Y  F     OAI21X1        1  4.2   279   240    6601    (-,-) 
  g33076__6260/Y                     -       B->Y   R     NOR2X1         1  4.1   232   275    6876    (-,-) 
  g33024__5107/Y                     -       A->Y   R     AND2X1         2  7.1   162   293    7169    (-,-) 
  g32862__7098/Y                     -       A->Y   R     AND2X1         2  6.5   150   254    7423    (-,-) 
  g32830__1705/Y                     -       B->Y   R     AND2X4        12 31.7   196   304    7727    (-,-) 
  g34024/Y                           -       A1->Y  F     AOI222X2       1  4.2   239   268    7995    (-,-) 
  g32424__9945/Y                     -       B->Y   R     NAND2X1        1  4.1   136   194    8189    (-,-) 
  i4004_ip_board_dram_temp_reg[7]/SI -       -      R     SDFFQX2        1    -     -     0    8189    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 27: MET (44969 ps) Setup Check with Pin i4004_alu_board_tmp_reg[1]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[1]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -635                  
       Uncertainty:-     500                  
     Required Time:=   53135                  
      Launch Clock:-    3000                  
         Data Path:-    5167                  
             Slack:=   44969                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y   F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y   F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y   R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y   R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y   R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y   R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y   R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g5__4733/Y                   -       OE->Y  R     TBUFX2         6 16.0   180   252    6989    (-,-) 
  g18533__6417/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   136   240    7228    (-,-) 
  i4004_tio_board_g3__3680/Y   -       A->Y   R     TBUFX2         7 28.8   311   350    7578    (-,-) 
  g33402__7482/Y               -       A->Y   F     MXI2X1         1  4.2   295   361    7940    (-,-) 
  g33332__2398/Y               -       B->Y   R     NAND2X1        1  4.2   148   227    8167    (-,-) 
  i4004_alu_board_tmp_reg[1]/D -       -      R     DFFHQX1        1    -     -     0    8167    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 28: MET (44994 ps) Setup Check with Pin i4004_alu_board_tmp_reg[0]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[0]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -635                  
       Uncertainty:-     500                  
     Required Time:=   53135                  
      Launch Clock:-    3000                  
         Data Path:-    5141                  
             Slack:=   44994                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y   F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y   F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y   R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y   R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y   R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y   R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y   R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g6__9315/Y                   -       OE->Y  R     TBUFX2         6 15.8   178   251    6988    (-,-) 
  g18534__5477/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   136   239    7226    (-,-) 
  i4004_tio_board_g54__1617/Y  -       A->Y   R     TBUFX2         6 26.8   291   338    7565    (-,-) 
  g33395__1705/Y               -       A->Y   F     MXI2X1         1  4.2   294   350    7915    (-,-) 
  g33331__5477/Y               -       B->Y   R     NAND2X1        1  4.2   148   227    8141    (-,-) 
  i4004_alu_board_tmp_reg[0]/D -       -      R     DFFHQX1        1    -     -     0    8141    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 29: MET (45036 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[7]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[7]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -648                  
       Uncertainty:-     500                  
     Required Time:=   53148                  
      Launch Clock:-    3000                  
         Data Path:-    5112                  
             Slack:=   45036                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                          -       A->Y  R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33605/Y                          -       C->Y  R     OR3X1          2  6.7   152   201    5074    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 12.7   191   179    5253    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.3   194   310    5563    (-,-) 
  g33394__2802/Y                    -       B->Y  R     NAND2X1        1  4.1   141   169    5732    (-,-) 
  g33262__6417/Y                    -       A->Y  R     MX2X1          1  4.3   107   266    5998    (-,-) 
  g33188__6417/Y                    -       B->Y  F     NOR2X1         1  4.1   149   132    6130    (-,-) 
  g33116__5477/Y                    -       A->Y  F     AND2X1         3  8.7   229   232    6362    (-,-) 
  g33090__8246/Y                    -       B->Y  F     OR2X2          6 17.6   248   344    6706    (-,-) 
  g33029__8428/Y                    -       B->Y  F     OR2X1          4 10.7   282   335    7042    (-,-) 
  g32853__5526/Y                    -       B->Y  R     NOR2BX1        1  4.3   241   281    7323    (-,-) 
  g32835__1881/Y                    -       B0->Y F     AOI21X1        1  4.1   276   212    7535    (-,-) 
  g32803__7410/Y                    -       B->Y  F     AND2X1         1  4.2   118   237    7772    (-,-) 
  g32650__7482/Y                    -       B0->Y R     OAI21X1        1  4.1   237   125    7897    (-,-) 
  g32432__5107/Y                    -       B->Y  R     OR2X1          1  4.1    98   214    8112    (-,-) 
  i4004_sp_board_dram_temp_reg[7]/D -       -     R     DFFQX4         1    -     -     0    8112    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 30: MET (45036 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[6]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[6]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -648                  
       Uncertainty:-     500                  
     Required Time:=   53148                  
      Launch Clock:-    3000                  
         Data Path:-    5112                  
             Slack:=   45036                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                          -       A->Y  R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33605/Y                          -       C->Y  R     OR3X1          2  6.7   152   201    5074    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 12.7   191   179    5253    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.3   194   310    5563    (-,-) 
  g33394__2802/Y                    -       B->Y  R     NAND2X1        1  4.1   141   169    5732    (-,-) 
  g33262__6417/Y                    -       A->Y  R     MX2X1          1  4.3   107   266    5998    (-,-) 
  g33188__6417/Y                    -       B->Y  F     NOR2X1         1  4.1   149   132    6130    (-,-) 
  g33116__5477/Y                    -       A->Y  F     AND2X1         3  8.7   229   232    6362    (-,-) 
  g33090__8246/Y                    -       B->Y  F     OR2X2          6 17.6   248   344    6706    (-,-) 
  g33029__8428/Y                    -       B->Y  F     OR2X1          4 10.7   282   335    7042    (-,-) 
  g32854__6783/Y                    -       B->Y  R     NOR2BX1        1  4.3   241   281    7323    (-,-) 
  g32849__5107/Y                    -       B0->Y F     AOI21X1        1  4.1   276   212    7535    (-,-) 
  g32813__8428/Y                    -       B->Y  F     AND2X1         1  4.2   118   237    7772    (-,-) 
  g32651__4733/Y                    -       B0->Y R     OAI21X1        1  4.1   237   125    7897    (-,-) 
  g32431__2398/Y                    -       B->Y  R     OR2X1          1  4.1    98   214    8112    (-,-) 
  i4004_sp_board_dram_temp_reg[6]/D -       -     R     DFFQX4         1    -     -     0    8112    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 31: MET (45036 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[5]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[5]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -648                  
       Uncertainty:-     500                  
     Required Time:=   53148                  
      Launch Clock:-    3000                  
         Data Path:-    5112                  
             Slack:=   45036                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                          -       A->Y  R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33605/Y                          -       C->Y  R     OR3X1          2  6.7   152   201    5074    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 12.7   191   179    5253    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.3   194   310    5563    (-,-) 
  g33394__2802/Y                    -       B->Y  R     NAND2X1        1  4.1   141   169    5732    (-,-) 
  g33262__6417/Y                    -       A->Y  R     MX2X1          1  4.3   107   266    5998    (-,-) 
  g33188__6417/Y                    -       B->Y  F     NOR2X1         1  4.1   149   132    6130    (-,-) 
  g33116__5477/Y                    -       A->Y  F     AND2X1         3  8.7   229   232    6362    (-,-) 
  g33090__8246/Y                    -       B->Y  F     OR2X2          6 17.6   248   344    6706    (-,-) 
  g33029__8428/Y                    -       B->Y  F     OR2X1          4 10.7   282   335    7042    (-,-) 
  g32855__3680/Y                    -       B->Y  R     NOR2BX1        1  4.3   241   281    7323    (-,-) 
  g32847__5477/Y                    -       B0->Y F     AOI21X1        1  4.1   276   212    7535    (-,-) 
  g32812__4319/Y                    -       B->Y  F     AND2X1         1  4.2   118   237    7772    (-,-) 
  g32652__6161/Y                    -       B0->Y R     OAI21X1        1  4.1   237   125    7897    (-,-) 
  g32430__5477/Y                    -       B->Y  R     OR2X1          1  4.1    98   214    8112    (-,-) 
  i4004_sp_board_dram_temp_reg[5]/D -       -     R     DFFQX4         1    -     -     0    8112    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 32: MET (45036 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[4]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[4]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -648                  
       Uncertainty:-     500                  
     Required Time:=   53148                  
      Launch Clock:-    3000                  
         Data Path:-    5112                  
             Slack:=   45036                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                          -       A->Y  R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33605/Y                          -       C->Y  R     OR3X1          2  6.7   152   201    5074    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 12.7   191   179    5253    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.3   194   310    5563    (-,-) 
  g33394__2802/Y                    -       B->Y  R     NAND2X1        1  4.1   141   169    5732    (-,-) 
  g33262__6417/Y                    -       A->Y  R     MX2X1          1  4.3   107   266    5998    (-,-) 
  g33188__6417/Y                    -       B->Y  F     NOR2X1         1  4.1   149   132    6130    (-,-) 
  g33116__5477/Y                    -       A->Y  F     AND2X1         3  8.7   229   232    6362    (-,-) 
  g33090__8246/Y                    -       B->Y  F     OR2X2          6 17.6   248   344    6706    (-,-) 
  g33029__8428/Y                    -       B->Y  F     OR2X1          4 10.7   282   335    7042    (-,-) 
  g32857__2802/Y                    -       B->Y  R     NOR2BX1        1  4.3   241   281    7323    (-,-) 
  g32845__7410/Y                    -       B0->Y F     AOI21X1        1  4.1   276   212    7535    (-,-) 
  g32811__6260/Y                    -       B->Y  F     AND2X1         1  4.2   118   237    7772    (-,-) 
  g32653__9315/Y                    -       B0->Y R     OAI21X1        1  4.1   237   125    7897    (-,-) 
  g32429__6417/Y                    -       B->Y  R     OR2X1          1  4.1    98   214    8112    (-,-) 
  i4004_sp_board_dram_temp_reg[4]/D -       -     R     DFFQX4         1    -     -     0    8112    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 33: MET (45103 ps) Setup Check with Pin ram_0_ram_sel_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_ram_sel_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -622                  
       Uncertainty:-     500                  
     Required Time:=   53122                  
      Launch Clock:-    3000                  
         Data Path:-    5018                  
             Slack:=   45103                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.8   228   262    6998    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   281    7280    (-,-) 
  g33659/Y                     -       A->Y  R     INVX1          2  6.3   165   177    7457    (-,-) 
  g33338__5526/Y               -       A->Y  F     MXI2X1         1  4.2   289   279    7736    (-,-) 
  g33267__4319/Y               -       B->Y  R     NOR2X1         1  4.2   237   283    8018    (-,-) 
  ram_0_ram_sel_reg/D          -       -     R     DFFHQX1        1    -     -     0    8018    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 34: MET (45223 ps) Setup Check with Pin i4004_alu_board_acc_reg[0]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_acc_reg[0]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -635                  
       Uncertainty:-     500                  
     Required Time:=   53135                  
      Launch Clock:-    3000                  
         Data Path:-    4912                  
             Slack:=   45223                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g33600/Y                     -       B->Y  R     OR2X1          3  8.2   182   200    6936    (-,-) 
  g33356__2346/Y               -       B->Y  R     AND2X2         4 11.5   149   300    7237    (-,-) 
  g33228__5115/Y               -       AN->Y R     NOR2BX1        1  4.3   231   249    7485    (-,-) 
  g33098__5115/Y               -       B0->Y F     AOI21X1        1  4.2   281   208    7693    (-,-) 
  g33077__4319/Y               -       B->Y  R     NAND2X1        1  4.2   148   219    7912    (-,-) 
  i4004_alu_board_acc_reg[0]/D -       -     R     DFFHQX1        1    -     -     0    7912    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 35: MET (45223 ps) Setup Check with Pin i4004_alu_board_acc_reg[2]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_acc_reg[2]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -636                  
       Uncertainty:-     500                  
     Required Time:=   53136                  
      Launch Clock:-    3000                  
         Data Path:-    4912                  
             Slack:=   45223                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g33600/Y                     -       B->Y  R     OR2X1          3  8.2   182   200    6936    (-,-) 
  g33356__2346/Y               -       B->Y  R     AND2X2         4 11.5   149   300    7237    (-,-) 
  g33226__6131/Y               -       AN->Y R     NOR2BX1        1  4.3   231   249    7485    (-,-) 
  g33097__1881/Y               -       B0->Y F     AOI21X1        1  4.2   281   208    7693    (-,-) 
  g33069__2346/Y               -       B->Y  R     NAND2X1        1  4.2   146   219    7912    (-,-) 
  i4004_alu_board_acc_reg[2]/D -       -     R     DFFHQX1        1    -     -     0    7912    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 36: MET (45234 ps) Setup Check with Pin i4004_sp_board_din_n_reg[2]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[2]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -636                  
       Uncertainty:-     500                  
     Required Time:=   53136                  
      Launch Clock:-    3000                  
         Data Path:-    4902                  
             Slack:=   45234                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK  -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q   -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y                -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y                -       B->Y   F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y                -       A->Y   F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                      -       A->Y   R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y                -       B->Y   R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                      -       A->Y   R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y                -       D->Y   R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y                -       D->Y   R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g4__6161/Y                    -       OE->Y  F     TBUFX2         7 17.8   228   262    6998    (-,-) 
  g18532__7410/Y                -       A1N->Y F     OAI2BB1X1      1  4.3   271   292    7291    (-,-) 
  i4004_tio_board_g53__5526/Y   -       A->Y   F     TBUFX2         7 28.6   363   393    7684    (-,-) 
  g33815/Y                      -       A->Y   R     INVX2          1  4.1   103   218    7902    (-,-) 
  i4004_sp_board_din_n_reg[2]/D -       -      R     SDFFQX1        1    -     -     0    7902    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 37: MET (45242 ps) Setup Check with Pin i4004_sp_board_din_n_reg[3]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -636                  
       Uncertainty:-     500                  
     Required Time:=   53136                  
      Launch Clock:-    3000                  
         Data Path:-    4894                  
             Slack:=   45242                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK  -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q   -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y                -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y                -       B->Y   F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y                -       A->Y   F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                      -       A->Y   R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y                -       B->Y   R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                      -       A->Y   R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y                -       D->Y   R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y                -       D->Y   R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g1__2346/Y                    -       OE->Y  F     TBUFX3        10 24.5   214   261    6997    (-,-) 
  g18529__2883/Y                -       A1N->Y F     OAI2BB1X1      1  4.3   271   286    7283    (-,-) 
  i4004_tio_board_g52__6783/Y   -       A->Y   F     TBUFX2         7 28.6   363   393    7677    (-,-) 
  g33745/Y                      -       A->Y   R     INVX2          1  4.1   103   218    7894    (-,-) 
  i4004_sp_board_din_n_reg[3]/D -       -      R     SDFFQX1        1    -     -     0    7894    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 38: MET (45259 ps) Setup Check with Pin i4004_sp_board_din_n_reg[1]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[1]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -636                  
       Uncertainty:-     500                  
     Required Time:=   53136                  
      Launch Clock:-    3000                  
         Data Path:-    4877                  
             Slack:=   45259                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK  -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q   -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y                -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y                -       B->Y   F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y                -       A->Y   F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                      -       A->Y   R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y                -       B->Y   R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                      -       A->Y   R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y                -       D->Y   R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y                -       D->Y   R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g5__4733/Y                    -       OE->Y  F     TBUFX2         6 15.8   203   248    6985    (-,-) 
  g18533__6417/Y                -       A1N->Y F     OAI2BB1X1      1  4.3   271   281    7266    (-,-) 
  i4004_tio_board_g3__3680/Y    -       A->Y   F     TBUFX2         7 28.6   363   393    7659    (-,-) 
  g33817/Y                      -       A->Y   R     INVX2          1  4.1   103   218    7877    (-,-) 
  i4004_sp_board_din_n_reg[1]/D -       -      R     SDFFQX1        1    -     -     0    7877    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 39: MET (45288 ps) Setup Check with Pin i4004_sp_board_din_n_reg[0]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[0]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -638                  
       Uncertainty:-     500                  
     Required Time:=   53138                  
      Launch Clock:-    3000                  
         Data Path:-    4850                  
             Slack:=   45288                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK  -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q   -       CK->Q  F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y                -       A->Y   R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y                -       B->Y   F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y                -       A->Y   F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                      -       A->Y   R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y                -       B->Y   R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                      -       A->Y   R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y                -       D->Y   R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y                -       D->Y   R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g6__9315/Y                    -       OE->Y  F     TBUFX2         6 15.7   201   248    6984    (-,-) 
  g18534__5477/Y                -       A1N->Y F     OAI2BB1X1      1  4.3   271   281    7265    (-,-) 
  i4004_tio_board_g54__1617/Y   -       A->Y   F     TBUFX2         6 26.6   338   380    7645    (-,-) 
  g33793/Y                      -       A->Y   R     INVX2          1  4.1   100   205    7850    (-,-) 
  i4004_sp_board_din_n_reg[0]/D -       -      R     SDFFQX1        1    -     -     0    7850    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 40: MET (45306 ps) Setup Check with Pin i4004_tio_board_data_o_reg[3]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_tio_board_data_o_reg[3]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -532                  
       Uncertainty:-     500                  
     Required Time:=   53032                  
      Launch Clock:-    3000                  
         Data Path:-    4726                  
             Slack:=   45306                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK     -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q      -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y                   -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y                   -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                         -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y                   -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                         -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y                   -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18490__5477/Y                   -       A1->Y  R     AO21X1         2  6.3   149   324    6485    (-,-) 
  g18487__1666/Y                   -       B0->Y  F     AOI2BB1X1      1  4.1   146   165    6650    (-,-) 
  g18484__9315/Y                   -       B0->Y  F     AO21X2         5 13.0   191   286    6935    (-,-) 
  g18482__7482/Y                   -       A1->Y  F     OA22X1         1  4.6   136   292    7227    (-,-) 
  g18481__1881/Y                   -       B0->Y  R     OAI31X2        1  4.3   222   106    7334    (-,-) 
  i4004_alu_board_g256__6131/Y     -       A->Y   R     TBUFX2         7 28.8   310   392    7726    (-,-) 
  i4004_tio_board_data_o_reg[3]/SI -       -      R     SDFFQX1        7    -     -     0    7726    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 41: MET (45306 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[3]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    4834                  
             Slack:=   45306                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                          -       A->Y  R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33605/Y                          -       C->Y  R     OR3X1          2  6.7   152   201    5074    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 12.7   191   179    5253    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.3   194   310    5563    (-,-) 
  g33345__8246/Y                    -       A1->Y R     AOI21X1        1  4.1   230   240    5804    (-,-) 
  g33118__2398/Y                    -       C->Y  R     OR4X2          5 13.4   160   293    6096    (-,-) 
  g33093/Y                          -       A->Y  F     INVX1          3  8.2   239   216    6312    (-,-) 
  g33089__5122/Y                    -       B->Y  F     OR2X1          3  9.5   252   315    6628    (-,-) 
  g33028__4319/Y                    -       B->Y  F     OR2X1          4 10.7   282   337    6964    (-,-) 
  g32859__5122/Y                    -       B->Y  R     NOR2BX1        1  4.3   241   281    7246    (-,-) 
  g32844__1666/Y                    -       B0->Y F     AOI21X1        1  4.1   276   212    7458    (-,-) 
  g32810__5107/Y                    -       AN->Y F     NOR2BX1        1  4.2   160   227    7685    (-,-) 
  g32654__9945/Y                    -       B->Y  R     NAND2X1        1  4.1   133   149    7834    (-,-) 
  i4004_sp_board_dram_temp_reg[3]/D -       -     R     DFFX4          1    -     -     0    7834    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 42: MET (45306 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[1]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_dram_temp_reg[1]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -640                  
       Uncertainty:-     500                  
     Required Time:=   53140                  
      Launch Clock:-    3000                  
         Data Path:-    4834                  
             Slack:=   45306                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX2        6 17.0   188  1647    4647    (-,-) 
  g33699/Y                          -       A->Y  R     OR2X1          2  6.1   139   226    4873    (-,-) 
  g33605/Y                          -       C->Y  R     OR3X1          2  6.7   152   201    5074    (-,-) 
  g33543/Y                          -       A->Y  F     INVX2          5 12.7   191   179    5253    (-,-) 
  g33445__9945/Y                    -       A->Y  F     OR2X2          5 13.3   194   310    5563    (-,-) 
  g33345__8246/Y                    -       A1->Y R     AOI21X1        1  4.1   230   240    5804    (-,-) 
  g33118__2398/Y                    -       C->Y  R     OR4X2          5 13.4   160   293    6096    (-,-) 
  g33093/Y                          -       A->Y  F     INVX1          3  8.2   239   216    6312    (-,-) 
  g33089__5122/Y                    -       B->Y  F     OR2X1          3  9.5   252   315    6628    (-,-) 
  g33028__4319/Y                    -       B->Y  F     OR2X1          4 10.7   282   337    6964    (-,-) 
  g32852__8428/Y                    -       B->Y  R     NOR2BX1        1  4.3   241   281    7246    (-,-) 
  g32840__9315/Y                    -       B0->Y F     AOI21X1        1  4.1   276   212    7458    (-,-) 
  g32808__5477/Y                    -       AN->Y F     NOR2BX1        1  4.2   160   227    7685    (-,-) 
  g32656__2346/Y                    -       B->Y  R     NAND2X1        1  4.1   133   149    7834    (-,-) 
  i4004_sp_board_dram_temp_reg[1]/D -       -     R     DFFX4          1    -     -     0    7834    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 43: MET (45311 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[3]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -537                  
       Uncertainty:-     500                  
     Required Time:=   53037                  
      Launch Clock:-    3000                  
         Data Path:-    4726                  
             Slack:=   45311                  

#---------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK    -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q     -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y                  -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y                  -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                        -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y                  -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                        -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y                  -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18490__5477/Y                  -       A1->Y  R     AO21X1         2  6.3   149   324    6485    (-,-) 
  g18487__1666/Y                  -       B0->Y  F     AOI2BB1X1      1  4.1   146   165    6650    (-,-) 
  g18484__9315/Y                  -       B0->Y  F     AO21X2         5 13.0   191   286    6935    (-,-) 
  g18482__7482/Y                  -       A1->Y  F     OA22X1         1  4.6   136   292    7227    (-,-) 
  g18481__1881/Y                  -       B0->Y  R     OAI31X2        1  4.3   222   106    7334    (-,-) 
  i4004_alu_board_g256__6131/Y    -       A->Y   R     TBUFX2         7 28.8   310   392    7726    (-,-) 
  i4004_ip_board_incr_in_reg[3]/D -       -      R     SDFFQX1        7    -     -     0    7726    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 44: MET (45324 ps) Setup Check with Pin i4004_sp_board_row_reg[2]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_sp_board_row_reg[2]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -551                  
       Uncertainty:-     500                  
     Required Time:=   53051                  
      Launch Clock:-    3000                  
         Data Path:-    4726                  
             Slack:=   45324                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y               -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y               -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                     -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y               -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                     -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y               -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18490__5477/Y               -       A1->Y  R     AO21X1         2  6.3   149   324    6485    (-,-) 
  g18487__1666/Y               -       B0->Y  F     AOI2BB1X1      1  4.1   146   165    6650    (-,-) 
  g18484__9315/Y               -       B0->Y  F     AO21X2         5 13.0   191   286    6935    (-,-) 
  g18482__7482/Y               -       A1->Y  F     OA22X1         1  4.6   136   292    7227    (-,-) 
  g18481__1881/Y               -       B0->Y  R     OAI31X2        1  4.3   222   106    7334    (-,-) 
  i4004_alu_board_g256__6131/Y -       A->Y   R     TBUFX2         7 28.8   310   392    7726    (-,-) 
  i4004_sp_board_row_reg[2]/D  -       -      R     SDFFQX2        7    -     -     0    7726    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 45: MET (45324 ps) Setup Check with Pin i4004_id_board_opr_reg[3]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opr_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -551                  
       Uncertainty:-     500                  
     Required Time:=   53051                  
      Launch Clock:-    3000                  
         Data Path:-    4726                  
             Slack:=   45324                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y               -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y               -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                     -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y               -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                     -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y               -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18490__5477/Y               -       A1->Y  R     AO21X1         2  6.3   149   324    6485    (-,-) 
  g18487__1666/Y               -       B0->Y  F     AOI2BB1X1      1  4.1   146   165    6650    (-,-) 
  g18484__9315/Y               -       B0->Y  F     AO21X2         5 13.0   191   286    6935    (-,-) 
  g18482__7482/Y               -       A1->Y  F     OA22X1         1  4.6   136   292    7227    (-,-) 
  g18481__1881/Y               -       B0->Y  R     OAI31X2        1  4.3   222   106    7334    (-,-) 
  i4004_alu_board_g256__6131/Y -       A->Y   R     TBUFX2         7 28.8   310   392    7726    (-,-) 
  i4004_id_board_opr_reg[3]/D  -       -      R     SDFFQX2        7    -     -     0    7726    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 46: MET (45331 ps) Setup Check with Pin i4004_id_board_opa_reg[3]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_id_board_opa_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -557                  
       Uncertainty:-     500                  
     Required Time:=   53057                  
      Launch Clock:-    3000                  
         Data Path:-    4726                  
             Slack:=   45331                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y               -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y               -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                     -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y               -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                     -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y               -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18490__5477/Y               -       A1->Y  R     AO21X1         2  6.3   149   324    6485    (-,-) 
  g18487__1666/Y               -       B0->Y  F     AOI2BB1X1      1  4.1   146   165    6650    (-,-) 
  g18484__9315/Y               -       B0->Y  F     AO21X2         5 13.0   191   286    6935    (-,-) 
  g18482__7482/Y               -       A1->Y  F     OA22X1         1  4.6   136   292    7227    (-,-) 
  g18481__1881/Y               -       B0->Y  R     OAI31X2        1  4.3   222   106    7334    (-,-) 
  i4004_alu_board_g256__6131/Y -       A->Y   R     TBUFX2         7 28.8   310   392    7726    (-,-) 
  i4004_id_board_opa_reg[3]/D  -       -      R     EDFFX4         7    -     -     0    7726    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 47: MET (45349 ps) Setup Check with Pin ram_0_src_ram_sel_reg/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ram_0_src_ram_sel_reg/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -617                  
       Uncertainty:-     500                  
     Required Time:=   53117                  
      Launch Clock:-    3000                  
         Data Path:-    4767                  
             Slack:=   45349                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g4__6161/Y                   -       OE->Y F     TBUFX2         7 17.8   228   262    6998    (-,-) 
  g33681/Y                     -       A->Y  F     OR2X1          2  6.2   170   281    7280    (-,-) 
  g33349__5115/Y               -       A->Y  F     MX2X1          2  6.6   183   286    7565    (-,-) 
  g33194__6260/Y               -       C->Y  R     NOR3X2         1  4.1   201   202    7767    (-,-) 
  ram_0_src_ram_sel_reg/D      -       -     R     DFFX1          1    -     -     0    7767    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 48: MET (45404 ps) Setup Check with Pin i4004_tio_board_data_o_reg[2]/CK->SI
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_tio_board_data_o_reg[2]/SI
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -532                  
       Uncertainty:-     500                  
     Required Time:=   53032                  
      Launch Clock:-    3000                  
         Data Path:-    4628                  
             Slack:=   45404                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK     -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q      -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y                   -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y                   -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                         -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y                   -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                         -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y                   -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18492__5107/Y                   -       A1->Y  R     AO22X2         5 14.0   186   423    6584    (-,-) 
  g18486__2346/Y                   -       AN->Y  R     NOR2BX1        1  4.3   224   266    6850    (-,-) 
  g18485__9945/Y                   -       B0->Y  F     AOI21X1        1  4.2   279   203    7054    (-,-) 
  g18483__4733/Y                   -       B->Y   R     NAND2BX1       1  4.3   147   220    7273    (-,-) 
  i4004_alu_board_g257__5115/Y     -       A->Y   R     TBUFX2         7 28.8   310   355    7628    (-,-) 
  i4004_tio_board_data_o_reg[2]/SI -       -      R     SDFFQX1        7    -     -     0    7628    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 49: MET (45409 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[2]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[2]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -537                  
       Uncertainty:-     500                  
     Required Time:=   53037                  
      Launch Clock:-    3000                  
         Data Path:-    4628                  
             Slack:=   45409                  

#---------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK    -       -      R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_alu_board_n0870_reg/Q     -       CK->Q  F     DFFHQX1        3  8.7   227  1711    4711    (-,-) 
  g18581__3680/Y                  -       A->Y   R     NOR2X2         2  6.3   189   221    4932    (-,-) 
  g18543__5526/Y                  -       A1N->Y R     AOI2BB1X2      3  8.4   221   280    5212    (-,-) 
  g18537/Y                        -       A->Y   F     INVX1          2  6.2   201   226    5438    (-,-) 
  g18508__5477/Y                  -       A1N->Y F     AOI2BB1X2      3  8.3   146   271    5708    (-,-) 
  g18504/Y                        -       A->Y   R     INVX1          2  6.3   161   164    5872    (-,-) 
  g18498__3680/Y                  -       A1N->Y R     AOI2BB1X2      4 10.3   262   289    6161    (-,-) 
  g18492__5107/Y                  -       A1->Y  R     AO22X2         5 14.0   186   423    6584    (-,-) 
  g18486__2346/Y                  -       AN->Y  R     NOR2BX1        1  4.3   224   266    6850    (-,-) 
  g18485__9945/Y                  -       B0->Y  F     AOI21X1        1  4.2   279   203    7054    (-,-) 
  g18483__4733/Y                  -       B->Y   R     NAND2BX1       1  4.3   147   220    7273    (-,-) 
  i4004_alu_board_g257__5115/Y    -       A->Y   R     TBUFX2         7 28.8   310   355    7628    (-,-) 
  i4004_ip_board_incr_in_reg[2]/D -       -      R     SDFFQX1        7    -     -     0    7628    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 50: MET (45416 ps) Setup Check with Pin i4004_alu_board_acc_reg[3]/CK->D
           View: view_mcs4_slow
          Group: My_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) i4004_alu_board_acc_reg[3]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1000         1000     
       Net Latency:+    2000 (I)     2000 (I) 
           Arrival:=   53000         3000     
                                              
             Setup:-    -638                  
       Uncertainty:-     500                  
     Required Time:=   53138                  
      Launch Clock:-    3000                  
         Data Path:-    4722                  
             Slack:=   45416                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  2750     0    3000    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q F     SDFFQX2        6 16.6   222  1680    4680    (-,-) 
  g17761__2398/Y               -       A->Y  R     NAND2X2        3  8.6   135   179    4858    (-,-) 
  g17752__9315/Y               -       B->Y  F     NOR2X1         1  4.1   138   148    5007    (-,-) 
  g17750__4733/Y               -       A->Y  F     AND2X1         2  7.1   189   206    5213    (-,-) 
  g17748/Y                     -       A->Y  R     INVX2          5 13.6   173   184    5396    (-,-) 
  g17743__7098/Y               -       B->Y  R     OR2X1          3  8.8   194   237    5633    (-,-) 
  g34010/Y                     -       A->Y  R     AND3X4         1  4.1    80   357    5990    (-,-) 
  g17729__5107/Y               -       D->Y  R     AND4X1         1  4.3   128   352    6342    (-,-) 
  g17728__2398/Y               -       D->Y  R     AND4X4         8 28.5   112   395    6737    (-,-) 
  g33600/Y                     -       B->Y  R     OR2X1          3  8.2   182   200    6936    (-,-) 
  g33284__5115/Y               -       C->Y  R     AND3X2         4 11.9   173   390    7326    (-,-) 
  g33122__4319/Y               -       A1->Y F     AOI22X2        1  4.2   201   222    7548    (-,-) 
  g33068__2883/Y               -       B->Y  R     NAND2X1        1  4.2   132   174    7722    (-,-) 
  i4004_alu_board_acc_reg[3]/D -       -     R     DFFHQX1        1    -     -     0    7722    (-,-) 
#-----------------------------------------------------------------------------------------------------


