<!DOCTYPE html><html>
    <head><title>CPU Components</title>
    <link rel="icon" href="./assets/images/images.jpeg"></head>
    <body>
        <table style="border: black 1px solid;">
            <tr>
                <caption>CPU COMPONENTS</caption>
                <th>Sr.No</th>
                <th>Name</th>
                <th>Image</th>
                <th>Specification</th>
            </tr>
            <tr>
                <td>1</td>
                <td>Register</td>
                <td><img src="./assets/images/register.jpeg" width="80px"></td>
                <td>1. General-purpose registers (e.g., AX, BX in x86 architecture)
                    <br/>2. Special-purpose registers (e.g., Program Counter, Stack Pointer)
                    <br/>3. Size: 8-bit, 16-bit, 32-bit, or 64-bit
                </td>
            </tr>
            <tr>
                <td>2</td>
                <td>Cache Memory</td>
                <td><img src="./assets/images/cache memory.jpeg" alt="Cache Memory" width="80px"></td>
                <td>1. L1 Cache (Fastest, smallest, ~64KB per core)
                    <br/>2. L2 Cache (Larger, slower than L1, ~256KB to 2MB per core)
                    <br/>3. L3 Cache (Shared among cores, ~4MB to 128MB)
                </td>
            </tr>
            <tr>
                <td>3</td>
                <td>Clock Generator</td>
                <td><img src="./assets/images/clock generator.jpeg" alt="clock generator" width="80px"></td>
                <td>Measured in GHz (e.g., 3.5 GHz means 3.5 billion cycles per second).</td>
            </tr>
            <tr>
                <td>4</td>
                <td>Buses</td>
                <td><img src="./assets/images/buses.jpeg" alt="Buses" width="80px"></td>
                <td>1. Data Bus Width: 32-bit, 64-bit (determines how much data is processed at a time).
                    <br/>2. Address Bus Width: Determines the amount of memory the CPU can address (e.g., 32-bit can address 4GB of RAM, 64-bit can address much more).
                    <br/>3. Control Bus: Manages signals for operations like read/write.
                </td>
            </tr>
            <tr>
                <td>5</td>
                <td>Floating Point Unit</td>
                <td><img src="./assets/images/floating point unit.jpeg" alt="floating point unit" width="80px"></td>
                <td>Operates at the same speed as ALU but optimized for floating-point math.</td>
            </tr>
            <tr>
                <td>6</td>
                <td>Integrated Graphics Processing Unit</td>
                <td><img src="./assets/images/integrated graphics processing unit.jpeg" alt="igpu" width="80px"></td>
                <td>Varies based on CPU model, e.g., Intel UHD, AMD Radeon Vega.</td>
            </tr>
            <tr>
                <td>7</td>
                <td>Thermal Design Power</td>
                <td><img src="./assets/images/thermal design power.jpeg" alt="thermal design power" width="80px"></td>
                <td> Measured in watts (W), e.g., 65W, 125W.</td>
            </tr>
            <tr>
                <td>8</td>
                <td>Control Unit</td>
                <td><img src="./assets/images/control unit.jpeg" alt="control unit" width="80px"></td>
                <td>Works at the same speed as the CPU clock, handles instruction sequencing.</td>
            </tr>
            <tr>
                <td>9</td>
                <td>Arithmatic Logic Unit</td>
                <td><img src="./assets/images/arithmatic unit.jpeg" alt="alu" width="80px"></td>
                <td>32-bit, 64-bit, or 128-bit processing width.</td>
            </tr>
            <tr>
                <td>10</td>
                <td>instruction Pipelines</td>
                <td><img src="./assets/images/instruction-pipeline.png" alt="instruction pipeline" width="80px"></td>
                <td>1. 5-stage pipeline (basic CPUs).
                    <br/>2. 10–20 stage pipeline (modern CPUs).</td>
            </tr>
            <tr>
                <td>11</td>
                <td>Load-Store Unit</td>
                <td><img src="./assets/images/load-store unit.jpeg" alt="load-store" width="80px"></td>
                <td>32–128 buffer entries for high-performance CPUs.</td>
            </tr>
            <tr>
                <td>12</td>
                <td>Vector Processing Unit</td>
                <td><img src="./assets/images/vector processing unit.png" alt="vector processing" width="80px"></td>
                <td>Includes MMX, SSE, AVX instruction sets.</td>
            </tr>
            <tr>
                <td>13</td>
                <td>Inturrupt Controller</td>
                <td><img src="./assets/images/inturrupt controller.jpeg" alt="inturrupt controller" width="80px"></td>
                <td>Advanced Programmable Interrupt Controller (APIC) for multi-core systems.</td>
            </tr>
            <tr>
                <td>14</td>
                <td>Memory Management Unit</td>
                <td><img src="./assets/images/memory management unit.png" alt="memory management" width="80px"></td>
                <td>Uses a Translation Lookaside Buffer (TLB) for fast memory translation.</td>
            </tr>
            <tr>
                <td>15</td>
                <td>Prefetch Unit</td>
                <td><img src="./assets/images/prefetch unit.png" alt="prefetch unit" width="80px"></td>
                <td>Uses speculative execution to boost performance.</td>
            </tr>
        </table>
    </body>
</html>