<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ISE_NEStor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_joystick_ctrl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SPI_joystick_ctrl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SPI_joystick_ctrl.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="TOP_LEVEL.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TOP_LEVEL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TOP_LEVEL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TOP_LEVEL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TOP_LEVEL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TOP_LEVEL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TOP_LEVEL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TOP_LEVEL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TOP_LEVEL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TOP_LEVEL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TOP_LEVEL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP_LEVEL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TOP_LEVEL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TOP_LEVEL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TOP_LEVEL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TOP_LEVEL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TOP_LEVEL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TOP_LEVEL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TOP_LEVEL.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TOP_LEVEL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TOP_LEVEL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP_LEVEL_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TOP_LEVEL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOP_LEVEL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOP_LEVEL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TOP_LEVEL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TOP_LEVEL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_LEVEL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_LEVEL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TOP_LEVEL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TOP_LEVEL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_LEVEL_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP_LEVEL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TOP_LEVEL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TOP_LEVEL_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_LEVEL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="counter.fdo"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/DCM1.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="ipcore_dir/DCM1.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/DCM1.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/DCM1.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="player0.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="player0.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="player0.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="player0.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="player0.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="player0.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_level.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_level.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_level.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1465496515" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1465496515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465496806" xil_pn:in_ck="4518603589965218582" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1465496806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1465496515" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7776035805355712867" xil_pn:start_ts="1465496515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465496515" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2144880100605961247" xil_pn:start_ts="1465496515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1465496518" xil_pn:in_ck="-3900507830399280798" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7110168838417385415" xil_pn:start_ts="1465496515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DCM1.vhd"/>
      <outfile xil_pn:name="ipcore_dir/collision_map_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/collision_map_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/end_game_screen0_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/end_game_screen0_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/end_game_screen1_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/end_game_screen1_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/grudu_down_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/grudu_down_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/grudu_left_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/grudu_left_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/grudu_right_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/grudu_right_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/grudu_text_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/grudu_text_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/grudu_up_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/grudu_up_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mur_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mur_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/nestor_down_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/nestor_down_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/nestor_left_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/nestor_left_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/nestor_right_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/nestor_right_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/nestor_text_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/nestor_text_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/nestor_up_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/nestor_up_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sol_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sol_sprite_ram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1465496806" xil_pn:in_ck="-2649323805083313928" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1465496806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1465496810" xil_pn:in_ck="-2649323805083313928" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3286620494048968334" xil_pn:start_ts="1465496806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1466618584" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1466618584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1466618584" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1756487977237266005" xil_pn:start_ts="1466618584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1466618585" xil_pn:in_ck="-3900507830399280798" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7110168838417385415" xil_pn:start_ts="1466618584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DCM1.vhd"/>
      <outfile xil_pn:name="ipcore_dir/collision_map_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/collision_map_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/end_game_screen0_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/end_game_screen0_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/end_game_screen1_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/end_game_screen1_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/grudu_down_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/grudu_down_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/grudu_left_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/grudu_left_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/grudu_right_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/grudu_right_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/grudu_text_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/grudu_text_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/grudu_up_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/grudu_up_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mur_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mur_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/nestor_down_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/nestor_down_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/nestor_left_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/nestor_left_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/nestor_right_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/nestor_right_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/nestor_text_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/nestor_text_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/nestor_up_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/nestor_up_sprite_ram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/sol_sprite_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sol_sprite_ram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1466618585" xil_pn:in_ck="150644868103133591" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1466618585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1466618585" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2496581371125444461" xil_pn:start_ts="1466618585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1466618585" xil_pn:in_ck="150644868103133591" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1466618585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1466618585" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3422431522010664957" xil_pn:start_ts="1466618585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1466619095" xil_pn:in_ck="5256171408838879478" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3509107691262075154" xil_pn:start_ts="1466619064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOP_LEVEL.lso"/>
      <outfile xil_pn:name="TOP_LEVEL.ngc"/>
      <outfile xil_pn:name="TOP_LEVEL.ngr"/>
      <outfile xil_pn:name="TOP_LEVEL.prj"/>
      <outfile xil_pn:name="TOP_LEVEL.stx"/>
      <outfile xil_pn:name="TOP_LEVEL.syr"/>
      <outfile xil_pn:name="TOP_LEVEL.xst"/>
      <outfile xil_pn:name="TOP_LEVEL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1466619227" xil_pn:in_ck="504296619480011329" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9131814136002629886" xil_pn:start_ts="1466619227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1466619235" xil_pn:in_ck="7454671748435060825" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6577431339000098244" xil_pn:start_ts="1466619227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP_LEVEL.bld"/>
      <outfile xil_pn:name="TOP_LEVEL.ngd"/>
      <outfile xil_pn:name="TOP_LEVEL_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1466619272" xil_pn:in_ck="5255035889948118322" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1466619235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOP_LEVEL.pcf"/>
      <outfile xil_pn:name="TOP_LEVEL_map.map"/>
      <outfile xil_pn:name="TOP_LEVEL_map.mrp"/>
      <outfile xil_pn:name="TOP_LEVEL_map.ncd"/>
      <outfile xil_pn:name="TOP_LEVEL_map.ngm"/>
      <outfile xil_pn:name="TOP_LEVEL_map.xrpt"/>
      <outfile xil_pn:name="TOP_LEVEL_summary.xml"/>
      <outfile xil_pn:name="TOP_LEVEL_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1466619303" xil_pn:in_ck="-9046960859405523637" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1466619272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP_LEVEL.ncd"/>
      <outfile xil_pn:name="TOP_LEVEL.pad"/>
      <outfile xil_pn:name="TOP_LEVEL.par"/>
      <outfile xil_pn:name="TOP_LEVEL.ptwx"/>
      <outfile xil_pn:name="TOP_LEVEL.unroutes"/>
      <outfile xil_pn:name="TOP_LEVEL.xpi"/>
      <outfile xil_pn:name="TOP_LEVEL_pad.csv"/>
      <outfile xil_pn:name="TOP_LEVEL_pad.txt"/>
      <outfile xil_pn:name="TOP_LEVEL_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1466619318" xil_pn:in_ck="-3351361567615870771" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1466619303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOP_LEVEL.bit"/>
      <outfile xil_pn:name="TOP_LEVEL.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1466619334" xil_pn:in_ck="-3351361567615883625" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1466619333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1466081684" xil_pn:in_ck="-3652724962798083177" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7047989797201823252" xil_pn:start_ts="1466081682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1466619302" xil_pn:in_ck="5255035889948118190" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1466619294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP_LEVEL.twr"/>
      <outfile xil_pn:name="TOP_LEVEL.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
