Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Feb 20 10:15:34 2025
| Host         : Thomas-AMD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file probabilistic_circuit_timing_summary_routed.rpt -pb probabilistic_circuit_timing_summary_routed.pb -rpx probabilistic_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : probabilistic_circuit
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.274        0.000                      0                  615        0.132        0.000                      0                  615        3.500        0.000                       0                   538  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.274        0.000                      0                  615        0.132        0.000                      0                  615        3.500        0.000                       0                   538  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 I_i_reg[7]__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[7].p_bit_inst/m_i_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.781ns (37.047%)  route 3.026ns (62.953%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  I_i_reg[7]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.478     5.819 r  I_i_reg[7]__2/Q
                         net (fo=40, routed)          1.684     7.503    P_bit_instances[7].p_bit_inst/lfsr_inst/m_i_reg_0[1]
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.295     7.798 r  P_bit_instances[7].p_bit_inst/lfsr_inst/m_i_i_75/O
                         net (fo=1, routed)           0.709     8.506    P_bit_instances[7].p_bit_inst/lfsr_inst/m_i_i_75_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.630 r  P_bit_instances[7].p_bit_inst/lfsr_inst/m_i_i_51/O
                         net (fo=1, routed)           0.000     8.630    P_bit_instances[7].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__6_0[1]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.163 r  P_bit_instances[7].p_bit_inst/tanh_lut_inst/m_i_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.163    P_bit_instances[7].p_bit_inst/tanh_lut_inst/m_i_reg_i_27_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.280 r  P_bit_instances[7].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__6/CO[3]
                         net (fo=1, routed)           0.000     9.280    P_bit_instances[7].p_bit_inst/lfsr_inst/CO[0]
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.397 r  P_bit_instances[7].p_bit_inst/lfsr_inst/m_i_reg_i_2__6/CO[3]
                         net (fo=1, routed)           0.000     9.397    P_bit_instances[7].p_bit_inst/lfsr_inst/m_i_reg_i_2__6_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.514 r  P_bit_instances[7].p_bit_inst/lfsr_inst/m_i_reg_i_1__6/CO[3]
                         net (fo=2, routed)           0.634    10.148    P_bit_instances[7].p_bit_inst/lfsr_inst_n_24
    SLICE_X35Y36         FDRE                                         r  P_bit_instances[7].p_bit_inst/m_i_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.498    12.890    P_bit_instances[7].p_bit_inst/clk
    SLICE_X35Y36         FDRE                                         r  P_bit_instances[7].p_bit_inst/m_i_reg_lopt_replica/C
                         clock pessimism              0.428    13.319    
                         clock uncertainty           -0.035    13.283    
    SLICE_X35Y36         FDRE (Setup_fdre_C_D)        0.139    13.422    P_bit_instances[7].p_bit_inst/m_i_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.422    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 I_i_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[3].p_bit_inst/m_i_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.491ns (31.842%)  route 3.192ns (68.158%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.666     5.335    clk_IBUF_BUFG
    SLICE_X28Y31         FDRE                                         r  I_i_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  I_i_reg[3]__0/Q
                         net (fo=32, routed)          1.565     7.418    P_bit_instances[3].p_bit_inst/lfsr_inst/m_i_reg[2]
    SLICE_X22Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.542 r  P_bit_instances[3].p_bit_inst/lfsr_inst/m_i_i_31__2/O
                         net (fo=1, routed)           0.617     8.159    P_bit_instances[3].p_bit_inst/lfsr_inst/m_i_i_31__2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.666 r  P_bit_instances[3].p_bit_inst/lfsr_inst/m_i_reg_i_20__2/CO[3]
                         net (fo=1, routed)           0.000     8.666    P_bit_instances[3].p_bit_inst/lfsr_inst/m_i_reg_i_20__2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.780 r  P_bit_instances[3].p_bit_inst/lfsr_inst/m_i_reg_i_11__2/CO[3]
                         net (fo=1, routed)           0.000     8.780    P_bit_instances[3].p_bit_inst/lfsr_inst/m_i_reg_i_11__2_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.894 r  P_bit_instances[3].p_bit_inst/lfsr_inst/m_i_reg_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.894    P_bit_instances[3].p_bit_inst/lfsr_inst/m_i_reg_i_2__2_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.008 r  P_bit_instances[3].p_bit_inst/lfsr_inst/m_i_reg_i_1__2/CO[3]
                         net (fo=2, routed)           1.009    10.017    P_bit_instances[3].p_bit_inst/lfsr_inst_n_0
    SLICE_X28Y31         FDRE                                         r  P_bit_instances[3].p_bit_inst/m_i_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.492    12.884    P_bit_instances[3].p_bit_inst/clk
    SLICE_X28Y31         FDRE                                         r  P_bit_instances[3].p_bit_inst/m_i_reg_lopt_replica/C
                         clock pessimism              0.450    13.335    
                         clock uncertainty           -0.035    13.299    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.186    13.485    P_bit_instances[3].p_bit_inst/m_i_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.485    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 I_i_reg[0]__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[0].p_bit_inst/m_i_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.410ns (32.484%)  route 2.931ns (67.516%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.665     5.334    clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  I_i_reg[0]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.478     5.812 r  I_i_reg[0]__1/Q
                         net (fo=32, routed)          1.544     7.356    P_bit_instances[0].p_bit_inst/lfsr_inst/m_i_reg[1]
    SLICE_X33Y28         LUT6 (Prop_lut6_I4_O)        0.295     7.651 r  P_bit_instances[0].p_bit_inst/lfsr_inst/m_i_i_14/O
                         net (fo=1, routed)           0.569     8.219    P_bit_instances[0].p_bit_inst/lfsr_inst/m_i_i_14_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.739 r  P_bit_instances[0].p_bit_inst/lfsr_inst/m_i_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.739    P_bit_instances[0].p_bit_inst/lfsr_inst/m_i_reg_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.856 r  P_bit_instances[0].p_bit_inst/lfsr_inst/m_i_reg_i_1/CO[3]
                         net (fo=2, routed)           0.818     9.674    P_bit_instances[0].p_bit_inst/lfsr_inst_n_0
    SLICE_X32Y30         FDRE                                         r  P_bit_instances[0].p_bit_inst/m_i_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.492    12.884    P_bit_instances[0].p_bit_inst/clk
    SLICE_X32Y30         FDRE                                         r  P_bit_instances[0].p_bit_inst/m_i_reg_lopt_replica/C
                         clock pessimism              0.449    13.334    
                         clock uncertainty           -0.035    13.298    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.186    13.484    P_bit_instances[0].p_bit_inst/m_i_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 I_i_reg[1]__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[1].p_bit_inst/m_i_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.389ns (32.573%)  route 2.875ns (67.427%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 12.880 - 8.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.665     5.334    clk_IBUF_BUFG
    SLICE_X28Y30         FDRE                                         r  I_i_reg[1]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.518     5.852 r  I_i_reg[1]__2/Q
                         net (fo=32, routed)          1.648     7.500    P_bit_instances[1].p_bit_inst/lfsr_inst/m_i_reg[0]
    SLICE_X29Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.624 r  P_bit_instances[1].p_bit_inst/lfsr_inst/m_i_i_29__0/O
                         net (fo=1, routed)           0.401     8.025    P_bit_instances[1].p_bit_inst/lfsr_inst/m_i_i_29__0_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.421 r  P_bit_instances[1].p_bit_inst/lfsr_inst/m_i_reg_i_20__0/CO[3]
                         net (fo=1, routed)           0.009     8.430    P_bit_instances[1].p_bit_inst/lfsr_inst/m_i_reg_i_20__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.547 r  P_bit_instances[1].p_bit_inst/lfsr_inst/m_i_reg_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     8.547    P_bit_instances[1].p_bit_inst/lfsr_inst/m_i_reg_i_11__0_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.664 r  P_bit_instances[1].p_bit_inst/lfsr_inst/m_i_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.664    P_bit_instances[1].p_bit_inst/lfsr_inst/m_i_reg_i_2__0_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.781 r  P_bit_instances[1].p_bit_inst/lfsr_inst/m_i_reg_i_1__0/CO[3]
                         net (fo=2, routed)           0.817     9.598    P_bit_instances[1].p_bit_inst/lfsr_inst_n_0
    SLICE_X30Y27         FDRE                                         r  P_bit_instances[1].p_bit_inst/m_i_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.488    12.880    P_bit_instances[1].p_bit_inst/clk
    SLICE_X30Y27         FDRE                                         r  P_bit_instances[1].p_bit_inst/m_i_reg_lopt_replica/C
                         clock pessimism              0.426    13.307    
                         clock uncertainty           -0.035    13.271    
    SLICE_X30Y27         FDRE (Setup_fdre_C_D)        0.186    13.457    P_bit_instances[1].p_bit_inst/m_i_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 I_i_reg[7]__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[7].p_bit_inst/m_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.781ns (42.672%)  route 2.393ns (57.328%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  I_i_reg[7]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.478     5.819 r  I_i_reg[7]__2/Q
                         net (fo=40, routed)          1.684     7.503    P_bit_instances[7].p_bit_inst/lfsr_inst/m_i_reg_0[1]
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.295     7.798 r  P_bit_instances[7].p_bit_inst/lfsr_inst/m_i_i_75/O
                         net (fo=1, routed)           0.709     8.506    P_bit_instances[7].p_bit_inst/lfsr_inst/m_i_i_75_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.630 r  P_bit_instances[7].p_bit_inst/lfsr_inst/m_i_i_51/O
                         net (fo=1, routed)           0.000     8.630    P_bit_instances[7].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__6_0[1]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.163 r  P_bit_instances[7].p_bit_inst/tanh_lut_inst/m_i_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.163    P_bit_instances[7].p_bit_inst/tanh_lut_inst/m_i_reg_i_27_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.280 r  P_bit_instances[7].p_bit_inst/tanh_lut_inst/m_i_reg_i_11__6/CO[3]
                         net (fo=1, routed)           0.000     9.280    P_bit_instances[7].p_bit_inst/lfsr_inst/CO[0]
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.397 r  P_bit_instances[7].p_bit_inst/lfsr_inst/m_i_reg_i_2__6/CO[3]
                         net (fo=1, routed)           0.000     9.397    P_bit_instances[7].p_bit_inst/lfsr_inst/m_i_reg_i_2__6_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.514 r  P_bit_instances[7].p_bit_inst/lfsr_inst/m_i_reg_i_1__6/CO[3]
                         net (fo=2, routed)           0.000     9.514    P_bit_instances[7].p_bit_inst/lfsr_inst_n_24
    SLICE_X34Y35         FDRE                                         r  P_bit_instances[7].p_bit_inst/m_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.498    12.890    P_bit_instances[7].p_bit_inst/clk
    SLICE_X34Y35         FDRE                                         r  P_bit_instances[7].p_bit_inst/m_i_reg/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.186    13.466    P_bit_instances[7].p_bit_inst/m_i_reg
  -------------------------------------------------------------------
                         required time                         13.466    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  3.952    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 I_i_reg[5]__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[5].p_bit_inst/m_i_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.451ns (35.224%)  route 2.668ns (64.776%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.743     5.412    clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  I_i_reg[5]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  I_i_reg[5]__2/Q
                         net (fo=28, routed)          1.374     7.242    P_bit_instances[5].p_bit_inst/lfsr_inst/m_i_reg[0]
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.366 r  P_bit_instances[5].p_bit_inst/lfsr_inst/m_i_i_31__4/O
                         net (fo=1, routed)           0.569     7.934    P_bit_instances[5].p_bit_inst/lfsr_inst/m_i_i_31__4_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.454 r  P_bit_instances[5].p_bit_inst/lfsr_inst/m_i_reg_i_20__4/CO[3]
                         net (fo=1, routed)           0.000     8.454    P_bit_instances[5].p_bit_inst/lfsr_inst/m_i_reg_i_20__4_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.571 r  P_bit_instances[5].p_bit_inst/lfsr_inst/m_i_reg_i_11__4/CO[3]
                         net (fo=1, routed)           0.000     8.571    P_bit_instances[5].p_bit_inst/lfsr_inst/m_i_reg_i_11__4_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.688 r  P_bit_instances[5].p_bit_inst/lfsr_inst/m_i_reg_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     8.688    P_bit_instances[5].p_bit_inst/lfsr_inst/m_i_reg_i_2__4_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.805 r  P_bit_instances[5].p_bit_inst/lfsr_inst/m_i_reg_i_1__4/CO[3]
                         net (fo=2, routed)           0.726     9.531    P_bit_instances[5].p_bit_inst/lfsr_inst_n_0
    SLICE_X36Y30         FDRE                                         r  P_bit_instances[5].p_bit_inst/m_i_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.567    12.959    P_bit_instances[5].p_bit_inst/clk
    SLICE_X36Y30         FDRE                                         r  P_bit_instances[5].p_bit_inst/m_i_reg_lopt_replica/C
                         clock pessimism              0.452    13.412    
                         clock uncertainty           -0.035    13.376    
    SLICE_X36Y30         FDRE (Setup_fdre_C_D)        0.138    13.514    P_bit_instances[5].p_bit_inst/m_i_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 I_i_reg[2]__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[2].p_bit_inst/m_i_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.453ns (35.067%)  route 2.690ns (64.933%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.666     5.335    clk_IBUF_BUFG
    SLICE_X29Y31         FDRE                                         r  I_i_reg[2]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.419     5.754 r  I_i_reg[2]__2/Q
                         net (fo=32, routed)          1.505     7.259    P_bit_instances[2].p_bit_inst/lfsr_inst/m_i_reg[0]
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.299     7.558 r  P_bit_instances[2].p_bit_inst/lfsr_inst/m_i_i_23__1/O
                         net (fo=1, routed)           0.407     7.964    P_bit_instances[2].p_bit_inst/lfsr_inst/m_i_i_23__1_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.471 r  P_bit_instances[2].p_bit_inst/lfsr_inst/m_i_reg_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     8.471    P_bit_instances[2].p_bit_inst/lfsr_inst/m_i_reg_i_11__1_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  P_bit_instances[2].p_bit_inst/lfsr_inst/m_i_reg_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.585    P_bit_instances[2].p_bit_inst/lfsr_inst/m_i_reg_i_2__1_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  P_bit_instances[2].p_bit_inst/lfsr_inst/m_i_reg_i_1__1/CO[3]
                         net (fo=2, routed)           0.779     9.478    P_bit_instances[2].p_bit_inst/lfsr_inst_n_0
    SLICE_X30Y33         FDRE                                         r  P_bit_instances[2].p_bit_inst/m_i_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.495    12.887    P_bit_instances[2].p_bit_inst/clk
    SLICE_X30Y33         FDRE                                         r  P_bit_instances[2].p_bit_inst/m_i_reg_lopt_replica/C
                         clock pessimism              0.426    13.314    
                         clock uncertainty           -0.035    13.278    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)        0.186    13.464    P_bit_instances[2].p_bit_inst/m_i_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.464    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 I_i_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[4].p_bit_inst/m_i_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.451ns (36.692%)  route 2.504ns (63.308%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.743     5.412    clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  I_i_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  I_i_reg[4]__0/Q
                         net (fo=30, routed)          1.301     7.169    P_bit_instances[4].p_bit_inst/lfsr_inst/m_i_reg[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.293 r  P_bit_instances[4].p_bit_inst/lfsr_inst/m_i_i_31__3/O
                         net (fo=1, routed)           0.569     7.862    P_bit_instances[4].p_bit_inst/lfsr_inst/m_i_i_31__3_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.382 r  P_bit_instances[4].p_bit_inst/lfsr_inst/m_i_reg_i_20__3/CO[3]
                         net (fo=1, routed)           0.000     8.382    P_bit_instances[4].p_bit_inst/lfsr_inst/m_i_reg_i_20__3_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.499 r  P_bit_instances[4].p_bit_inst/lfsr_inst/m_i_reg_i_11__3/CO[3]
                         net (fo=1, routed)           0.000     8.499    P_bit_instances[4].p_bit_inst/lfsr_inst/m_i_reg_i_11__3_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.616 r  P_bit_instances[4].p_bit_inst/lfsr_inst/m_i_reg_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.616    P_bit_instances[4].p_bit_inst/lfsr_inst/m_i_reg_i_2__3_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.733 r  P_bit_instances[4].p_bit_inst/lfsr_inst/m_i_reg_i_1__3/CO[3]
                         net (fo=2, routed)           0.634     9.366    P_bit_instances[4].p_bit_inst/lfsr_inst_n_0
    SLICE_X39Y30         FDRE                                         r  P_bit_instances[4].p_bit_inst/m_i_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.567    12.959    P_bit_instances[4].p_bit_inst/clk
    SLICE_X39Y30         FDRE                                         r  P_bit_instances[4].p_bit_inst/m_i_reg_lopt_replica/C
                         clock pessimism              0.428    13.388    
                         clock uncertainty           -0.035    13.352    
    SLICE_X39Y30         FDRE (Setup_fdre_C_D)        0.138    13.490    P_bit_instances[4].p_bit_inst/m_i_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.490    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 I_i_reg[10]__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[10].p_bit_inst/m_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.713ns (44.350%)  route 2.149ns (55.650%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 12.964 - 8.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.748     5.417    clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  I_i_reg[10]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.419     5.836 r  I_i_reg[10]__1/Q
                         net (fo=27, routed)          1.396     7.232    P_bit_instances[10].p_bit_inst/lfsr_inst/m_i_reg_i_2__9_1
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.296     7.528 r  P_bit_instances[10].p_bit_inst/lfsr_inst/m_i_i_37/O
                         net (fo=1, routed)           0.000     7.528    P_bit_instances[10].p_bit_inst/lfsr_inst/m_i_i_37_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.060 r  P_bit_instances[10].p_bit_inst/lfsr_inst/m_i_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.060    P_bit_instances[10].p_bit_inst/lfsr_inst/m_i_reg_i_21_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  P_bit_instances[10].p_bit_inst/lfsr_inst/m_i_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.174    P_bit_instances[10].p_bit_inst/lfsr_inst/m_i_reg_i_12_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.288 r  P_bit_instances[10].p_bit_inst/lfsr_inst/m_i_reg_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     8.288    P_bit_instances[10].p_bit_inst/lfsr_inst/m_i_reg_i_3__1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.402 r  P_bit_instances[10].p_bit_inst/lfsr_inst/m_i_reg_i_2__9/CO[3]
                         net (fo=1, routed)           0.753     9.155    P_bit_instances[10].p_bit_inst/lfsr_inst/m_i_reg_i_2__9_n_0
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.279 r  P_bit_instances[10].p_bit_inst/lfsr_inst/m_i_i_1__1/O
                         net (fo=1, routed)           0.000     9.279    P_bit_instances[10].p_bit_inst/lfsr_inst_n_0
    SLICE_X40Y32         FDRE                                         r  P_bit_instances[10].p_bit_inst/m_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.571    12.963    P_bit_instances[10].p_bit_inst/clk
    SLICE_X40Y32         FDRE                                         r  P_bit_instances[10].p_bit_inst/m_i_reg/C
                         clock pessimism              0.453    13.417    
                         clock uncertainty           -0.035    13.381    
    SLICE_X40Y32         FDRE (Setup_fdre_C_D)        0.029    13.410    P_bit_instances[10].p_bit_inst/m_i_reg
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 I_i_reg[6]__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[6].p_bit_inst/m_i_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.149ns (28.936%)  route 2.822ns (71.064%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X30Y35         FDRE                                         r  I_i_reg[6]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  I_i_reg[6]__1/Q
                         net (fo=28, routed)          1.384     7.242    P_bit_instances[6].p_bit_inst/lfsr_inst/m_i_reg[1]
    SLICE_X28Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.366 r  P_bit_instances[6].p_bit_inst/lfsr_inst/m_i_i_5__5/O
                         net (fo=1, routed)           0.619     7.985    P_bit_instances[6].p_bit_inst/lfsr_inst/m_i_i_5__5_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.492 r  P_bit_instances[6].p_bit_inst/lfsr_inst/m_i_reg_i_1__5/CO[3]
                         net (fo=2, routed)           0.820     9.312    P_bit_instances[6].p_bit_inst/lfsr_inst_n_0
    SLICE_X30Y38         FDRE                                         r  P_bit_instances[6].p_bit_inst/m_i_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.499    12.891    P_bit_instances[6].p_bit_inst/clk
    SLICE_X30Y38         FDRE                                         r  P_bit_instances[6].p_bit_inst/m_i_reg_lopt_replica/C
                         clock pessimism              0.426    13.318    
                         clock uncertainty           -0.035    13.282    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.186    13.468    P_bit_instances[6].p_bit_inst/m_i_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.468    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  4.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.081%)  route 0.079ns (29.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.561     1.473    P_bit_instances[6].p_bit_inst/lfsr_inst/clk
    SLICE_X29Y35         FDCE                                         r  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C/Q
                         net (fo=4, routed)           0.079     1.694    P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR[2]
    SLICE_X28Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.739 r  P_bit_instances[6].p_bit_inst/lfsr_inst/p_3_out__5/O
                         net (fo=1, routed)           0.000     1.739    P_bit_instances[6].p_bit_inst/lfsr_inst/p_3_out[0]
    SLICE_X28Y35         FDPE                                         r  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.828     1.987    P_bit_instances[6].p_bit_inst/lfsr_inst/clk
    SLICE_X28Y35         FDPE                                         r  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_P/C
                         clock pessimism             -0.501     1.486    
    SLICE_X28Y35         FDPE (Hold_fdpe_C_D)         0.120     1.606    P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 P_bit_instances[11].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[11].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.696%)  route 0.088ns (38.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.586     1.498    P_bit_instances[11].p_bit_inst/lfsr_inst/clk
    SLICE_X40Y30         FDPE                                         r  P_bit_instances[11].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.639 r  P_bit_instances[11].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_P/Q
                         net (fo=4, routed)           0.088     1.727    P_bit_instances[11].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_P_n_0
    SLICE_X40Y30         FDCE                                         r  P_bit_instances[11].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.853     2.012    P_bit_instances[11].p_bit_inst/lfsr_inst/clk
    SLICE_X40Y30         FDCE                                         r  P_bit_instances[11].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C/C
                         clock pessimism             -0.514     1.498    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.075     1.573    P_bit_instances[11].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.696%)  route 0.088ns (38.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.588     1.500    P_bit_instances[13].p_bit_inst/lfsr_inst/clk
    SLICE_X36Y34         FDCE                                         r  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_C/Q
                         net (fo=4, routed)           0.088     1.729    P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[1]
    SLICE_X36Y34         FDCE                                         r  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.855     2.014    P_bit_instances[13].p_bit_inst/lfsr_inst/clk
    SLICE_X36Y34         FDCE                                         r  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C/C
                         clock pessimism             -0.514     1.500    
    SLICE_X36Y34         FDCE (Hold_fdce_C_D)         0.075     1.575    P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.696%)  route 0.088ns (38.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.557     1.469    P_bit_instances[2].p_bit_inst/lfsr_inst/clk
    SLICE_X26Y30         FDCE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_C/Q
                         net (fo=4, routed)           0.088     1.698    P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR[1]
    SLICE_X26Y30         FDPE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.823     1.982    P_bit_instances[2].p_bit_inst/lfsr_inst/clk
    SLICE_X26Y30         FDPE                                         r  P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_P/C
                         clock pessimism             -0.513     1.469    
    SLICE_X26Y30         FDPE (Hold_fdpe_C_D)         0.075     1.544    P_bit_instances[2].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.141ns (61.696%)  route 0.088ns (38.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.552     1.464    P_bit_instances[3].p_bit_inst/lfsr_inst/clk
    SLICE_X22Y28         FDPE                                         r  P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_P/Q
                         net (fo=4, routed)           0.088     1.693    P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[1]_P_n_0
    SLICE_X22Y28         FDCE                                         r  P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.818     1.977    P_bit_instances[3].p_bit_inst/lfsr_inst/clk
    SLICE_X22Y28         FDCE                                         r  P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C/C
                         clock pessimism             -0.513     1.464    
    SLICE_X22Y28         FDCE (Hold_fdce_C_D)         0.075     1.539    P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 P_bit_instances[5].p_bit_inst/lfsr_inst/r_LFSR_reg[31]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[5].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.558     1.470    P_bit_instances[5].p_bit_inst/lfsr_inst/clk
    SLICE_X35Y31         FDPE                                         r  P_bit_instances[5].p_bit_inst/lfsr_inst/r_LFSR_reg[31]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.611 r  P_bit_instances[5].p_bit_inst/lfsr_inst/r_LFSR_reg[31]_P/Q
                         net (fo=3, routed)           0.119     1.730    P_bit_instances[5].p_bit_inst/lfsr_inst/r_LFSR_reg[31]_P_n_0
    SLICE_X35Y30         FDPE                                         r  P_bit_instances[5].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.824     1.983    P_bit_instances[5].p_bit_inst/lfsr_inst/clk
    SLICE_X35Y30         FDPE                                         r  P_bit_instances[5].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_P/C
                         clock pessimism             -0.500     1.483    
    SLICE_X35Y30         FDPE (Hold_fdpe_C_D)         0.072     1.555    P_bit_instances[5].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_P
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[20]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.153%)  route 0.135ns (48.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.552     1.464    P_bit_instances[1].p_bit_inst/lfsr_inst/clk
    SLICE_X27Y25         FDCE                                         r  P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[19]_C/Q
                         net (fo=3, routed)           0.135     1.740    P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR[19]
    SLICE_X29Y25         FDPE                                         r  P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[20]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     1.976    P_bit_instances[1].p_bit_inst/lfsr_inst/clk
    SLICE_X29Y25         FDPE                                         r  P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[20]_P/C
                         clock pessimism             -0.480     1.496    
    SLICE_X29Y25         FDPE (Hold_fdpe_C_D)         0.066     1.562    P_bit_instances[1].p_bit_inst/lfsr_inst/r_LFSR_reg[20]_P
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[17]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[18]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.588     1.500    P_bit_instances[13].p_bit_inst/lfsr_inst/clk
    SLICE_X38Y35         FDCE                                         r  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[17]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.164     1.664 r  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[17]_C/Q
                         net (fo=3, routed)           0.101     1.765    P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[17]
    SLICE_X37Y36         FDCE                                         r  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[18]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.856     2.015    P_bit_instances[13].p_bit_inst/lfsr_inst/clk
    SLICE_X37Y36         FDCE                                         r  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[18]_C/C
                         clock pessimism             -0.500     1.515    
    SLICE_X37Y36         FDCE (Hold_fdce_C_D)         0.070     1.585    P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[18]_C
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 P_bit_instances[12].p_bit_inst/lfsr_inst/r_LFSR_reg[29]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[12].p_bit_inst/lfsr_inst/r_LFSR_reg[30]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.590     1.502    P_bit_instances[12].p_bit_inst/lfsr_inst/clk
    SLICE_X41Y36         FDCE                                         r  P_bit_instances[12].p_bit_inst/lfsr_inst/r_LFSR_reg[29]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  P_bit_instances[12].p_bit_inst/lfsr_inst/r_LFSR_reg[29]_C/Q
                         net (fo=3, routed)           0.114     1.757    P_bit_instances[12].p_bit_inst/lfsr_inst/r_LFSR[29]
    SLICE_X42Y37         FDCE                                         r  P_bit_instances[12].p_bit_inst/lfsr_inst/r_LFSR_reg[30]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.859     2.018    P_bit_instances[12].p_bit_inst/lfsr_inst/clk
    SLICE_X42Y37         FDCE                                         r  P_bit_instances[12].p_bit_inst/lfsr_inst/r_LFSR_reg[30]_C/C
                         clock pessimism             -0.500     1.518    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.059     1.577    P_bit_instances[12].p_bit_inst/lfsr_inst/r_LFSR_reg[30]_C
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.588     1.500    P_bit_instances[13].p_bit_inst/lfsr_inst/clk
    SLICE_X37Y34         FDPE                                         r  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[6]_P/Q
                         net (fo=3, routed)           0.121     1.762    P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[6]_P_n_0
    SLICE_X37Y35         FDCE                                         r  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.856     2.015    P_bit_instances[13].p_bit_inst/lfsr_inst/clk
    SLICE_X37Y35         FDCE                                         r  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[7]_C/C
                         clock pessimism             -0.500     1.515    
    SLICE_X37Y35         FDCE (Hold_fdce_C_D)         0.066     1.581    P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y30    I_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y30    I_i_reg[0]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y30    I_i_reg[0]__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y30    I_i_reg[0]__2/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y32    I_i_reg[10]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y32    I_i_reg[10]__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y31    I_i_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y31    I_i_reg[11]__1/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y31    I_i_reg[11]__2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]__1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]__1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]__2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]__2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y32    I_i_reg[10]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y32    I_i_reg[10]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]__2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y30    I_i_reg[0]__2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y32    I_i_reg[10]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y32    I_i_reg[10]__0/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_bit_instances[2].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.830ns  (logic 4.138ns (60.580%)  route 2.693ns (39.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.669     5.338    P_bit_instances[2].p_bit_inst/clk
    SLICE_X30Y33         FDRE                                         r  P_bit_instances[2].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.518     5.856 r  P_bit_instances[2].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           2.693     8.548    lopt_5
    T11                  OBUF (Prop_obuf_I_O)         3.620    12.168 r  m[2]_INST_0/O
                         net (fo=0)                   0.000    12.168    m[2]
    T11                                                               r  m[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[3].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.814ns  (logic 4.130ns (60.615%)  route 2.684ns (39.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.666     5.335    P_bit_instances[3].p_bit_inst/clk
    SLICE_X28Y31         FDRE                                         r  P_bit_instances[3].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  P_bit_instances[3].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           2.684     8.536    lopt_6
    T10                  OBUF (Prop_obuf_I_O)         3.612    12.149 r  m[3]_INST_0/O
                         net (fo=0)                   0.000    12.149    m[3]
    T10                                                               r  m[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[8].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.625ns  (logic 4.081ns (61.603%)  route 2.544ns (38.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.673     5.342    P_bit_instances[8].p_bit_inst/clk
    SLICE_X34Y37         FDRE                                         r  P_bit_instances[8].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  P_bit_instances[8].p_bit_inst/m_i_reg/Q
                         net (fo=17, routed)          2.544     8.404    P_bit_instances[8].p_bit_inst_n_0
    T14                  OBUF (Prop_obuf_I_O)         3.563    11.967 r  m[8]_INST_0/O
                         net (fo=0)                   0.000    11.967    m[8]
    T14                                                               r  m[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[6].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.457ns  (logic 4.115ns (63.725%)  route 2.342ns (36.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.674     5.343    P_bit_instances[6].p_bit_inst/clk
    SLICE_X30Y38         FDRE                                         r  P_bit_instances[6].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.861 r  P_bit_instances[6].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           2.342     8.203    lopt_9
    T12                  OBUF (Prop_obuf_I_O)         3.597    11.799 r  m[6]_INST_0/O
                         net (fo=0)                   0.000    11.799    m[6]
    T12                                                               r  m[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[7].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.384ns  (logic 4.200ns (65.789%)  route 2.184ns (34.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.672     5.341    P_bit_instances[7].p_bit_inst/clk
    SLICE_X35Y36         FDRE                                         r  P_bit_instances[7].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  P_bit_instances[7].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           2.184     7.944    lopt_10
    U12                  OBUF (Prop_obuf_I_O)         3.781    11.725 r  m[7]_INST_0/O
                         net (fo=0)                   0.000    11.725    m[7]
    U12                                                               r  m[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[1].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.393ns  (logic 4.135ns (64.690%)  route 2.257ns (35.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.660     5.329    P_bit_instances[1].p_bit_inst/clk
    SLICE_X30Y27         FDRE                                         r  P_bit_instances[1].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.518     5.847 r  P_bit_instances[1].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           2.257     8.104    lopt_4
    W15                  OBUF (Prop_obuf_I_O)         3.617    11.722 r  m[1]_INST_0/O
                         net (fo=0)                   0.000    11.722    m[1]
    W15                                                               r  m[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[13].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 4.068ns (66.312%)  route 2.067ns (33.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.751     5.420    P_bit_instances[13].p_bit_inst/clk
    SLICE_X37Y37         FDRE                                         r  P_bit_instances[13].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  P_bit_instances[13].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           2.067     7.942    lopt_3
    U15                  OBUF (Prop_obuf_I_O)         3.612    11.554 r  m[13]_INST_0/O
                         net (fo=0)                   0.000    11.554    m[13]
    U15                                                               r  m[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[0].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.203ns  (logic 4.142ns (66.767%)  route 2.062ns (33.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.665     5.334    P_bit_instances[0].p_bit_inst/clk
    SLICE_X32Y30         FDRE                                         r  P_bit_instances[0].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     5.852 r  P_bit_instances[0].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           2.062     7.913    lopt
    V15                  OBUF (Prop_obuf_I_O)         3.624    11.537 r  m[0]_INST_0/O
                         net (fo=0)                   0.000    11.537    m[0]
    V15                                                               r  m[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[12].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.041ns  (logic 4.134ns (68.424%)  route 1.908ns (31.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.752     5.421    P_bit_instances[12].p_bit_inst/clk
    SLICE_X42Y36         FDRE                                         r  P_bit_instances[12].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518     5.939 r  P_bit_instances[12].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           1.908     7.846    lopt_2
    U14                  OBUF (Prop_obuf_I_O)         3.616    11.462 r  m[12]_INST_0/O
                         net (fo=0)                   0.000    11.462    m[12]
    U14                                                               r  m[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[5].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 4.096ns (68.651%)  route 1.870ns (31.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.743     5.412    P_bit_instances[5].p_bit_inst/clk
    SLICE_X36Y30         FDRE                                         r  P_bit_instances[5].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  P_bit_instances[5].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           1.870     7.738    lopt_8
    Y14                  OBUF (Prop_obuf_I_O)         3.640    11.378 r  m[5]_INST_0/O
                         net (fo=0)                   0.000    11.378    m[5]
    Y14                                                               r  m[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_bit_instances[11].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.409ns (79.309%)  route 0.368ns (20.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.589     1.501    P_bit_instances[11].p_bit_inst/clk
    SLICE_X41Y33         FDRE                                         r  P_bit_instances[11].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  P_bit_instances[11].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           0.368     2.010    lopt_1
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.277 r  m[11]_INST_0/O
                         net (fo=0)                   0.000     3.277    m[11]
    R14                                                               r  m[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[9].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.408ns (76.698%)  route 0.428ns (23.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.589     1.501    P_bit_instances[9].p_bit_inst/clk
    SLICE_X39Y37         FDRE                                         r  P_bit_instances[9].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  P_bit_instances[9].p_bit_inst/m_i_reg/Q
                         net (fo=19, routed)          0.428     2.070    P_bit_instances[9].p_bit_inst_n_1
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.337 r  m[9]_INST_0/O
                         net (fo=0)                   0.000     3.337    m[9]
    T15                                                               r  m[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[10].p_bit_inst/m_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.414ns (76.359%)  route 0.438ns (23.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.588     1.500    P_bit_instances[10].p_bit_inst/clk
    SLICE_X40Y32         FDRE                                         r  P_bit_instances[10].p_bit_inst/m_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  P_bit_instances[10].p_bit_inst/m_i_reg/Q
                         net (fo=8, routed)           0.438     2.079    P_bit_instances[10].p_bit_inst_n_0
    P14                  OBUF (Prop_obuf_I_O)         1.273     3.352 r  m[10]_INST_0/O
                         net (fo=0)                   0.000     3.352    m[10]
    P14                                                               r  m[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[5].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.481ns (78.464%)  route 0.406ns (21.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.584     1.496    P_bit_instances[5].p_bit_inst/clk
    SLICE_X36Y30         FDRE                                         r  P_bit_instances[5].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  P_bit_instances[5].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           0.406     2.044    lopt_8
    Y14                  OBUF (Prop_obuf_I_O)         1.340     3.384 r  m[5]_INST_0/O
                         net (fo=0)                   0.000     3.384    m[5]
    Y14                                                               r  m[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[4].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.478ns (78.289%)  route 0.410ns (21.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.584     1.496    P_bit_instances[4].p_bit_inst/clk
    SLICE_X39Y30         FDRE                                         r  P_bit_instances[4].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  P_bit_instances[4].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           0.410     2.047    lopt_7
    W14                  OBUF (Prop_obuf_I_O)         1.337     3.385 r  m[4]_INST_0/O
                         net (fo=0)                   0.000     3.385    m[4]
    W14                                                               r  m[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[12].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.480ns (77.257%)  route 0.436ns (22.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.590     1.502    P_bit_instances[12].p_bit_inst/clk
    SLICE_X42Y36         FDRE                                         r  P_bit_instances[12].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  P_bit_instances[12].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           0.436     2.102    lopt_2
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.418 r  m[12]_INST_0/O
                         net (fo=0)                   0.000     3.418    m[12]
    U14                                                               r  m[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[13].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.453ns (74.034%)  route 0.510ns (25.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.589     1.501    P_bit_instances[13].p_bit_inst/clk
    SLICE_X37Y37         FDRE                                         r  P_bit_instances[13].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  P_bit_instances[13].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           0.510     2.152    lopt_3
    U15                  OBUF (Prop_obuf_I_O)         1.312     3.464 r  m[13]_INST_0/O
                         net (fo=0)                   0.000     3.464    m[13]
    U15                                                               r  m[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[0].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.488ns (73.495%)  route 0.537ns (26.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.557     1.469    P_bit_instances[0].p_bit_inst/clk
    SLICE_X32Y30         FDRE                                         r  P_bit_instances[0].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  P_bit_instances[0].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           0.537     2.170    lopt
    V15                  OBUF (Prop_obuf_I_O)         1.324     3.494 r  m[0]_INST_0/O
                         net (fo=0)                   0.000     3.494    m[0]
    V15                                                               r  m[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[7].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.488ns (70.993%)  route 0.608ns (29.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.561     1.473    P_bit_instances[7].p_bit_inst/clk
    SLICE_X35Y36         FDRE                                         r  P_bit_instances[7].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  P_bit_instances[7].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           0.608     2.209    lopt_10
    U12                  OBUF (Prop_obuf_I_O)         1.360     3.569 r  m[7]_INST_0/O
                         net (fo=0)                   0.000     3.569    m[7]
    U12                                                               r  m[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_bit_instances[1].p_bit_inst/m_i_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.481ns (70.286%)  route 0.626ns (29.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.555     1.467    P_bit_instances[1].p_bit_inst/clk
    SLICE_X30Y27         FDRE                                         r  P_bit_instances[1].p_bit_inst/m_i_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  P_bit_instances[1].p_bit_inst/m_i_reg_lopt_replica/Q
                         net (fo=1, routed)           0.626     2.258    lopt_4
    W15                  OBUF (Prop_obuf_I_O)         1.317     3.575 r  m[1]_INST_0/O
                         net (fo=0)                   0.000     3.575    m[1]
    W15                                                               r  m[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           464 Endpoints
Min Delay           464 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[22]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.300ns  (logic 1.576ns (18.993%)  route 6.723ns (81.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.471     2.923    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         5.253     8.300    P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X27Y37         FDPE                                         f  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.498     4.891    P_bit_instances[6].p_bit_inst/lfsr_inst/clk
    SLICE_X27Y37         FDPE                                         r  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[22]_P/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[23]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.300ns  (logic 1.576ns (18.993%)  route 6.723ns (81.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.471     2.923    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         5.253     8.300    P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X27Y37         FDPE                                         f  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[23]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.498     4.891    P_bit_instances[6].p_bit_inst/lfsr_inst/clk
    SLICE_X27Y37         FDPE                                         r  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[23]_P/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[24]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.300ns  (logic 1.576ns (18.993%)  route 6.723ns (81.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.471     2.923    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         5.253     8.300    P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X27Y37         FDCE                                         f  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[24]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.498     4.891    P_bit_instances[6].p_bit_inst/lfsr_inst/clk
    SLICE_X27Y37         FDCE                                         r  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[24]_C/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[25]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.300ns  (logic 1.576ns (18.993%)  route 6.723ns (81.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.471     2.923    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         5.253     8.300    P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X27Y37         FDCE                                         f  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.498     4.891    P_bit_instances[6].p_bit_inst/lfsr_inst/clk
    SLICE_X27Y37         FDCE                                         r  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[25]_C/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[26]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.288ns  (logic 1.576ns (19.020%)  route 6.712ns (80.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.471     2.923    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         5.241     8.288    P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X27Y38         FDPE                                         f  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.499     4.891    P_bit_instances[6].p_bit_inst/lfsr_inst/clk
    SLICE_X27Y38         FDPE                                         r  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[26]_P/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[27]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.288ns  (logic 1.576ns (19.020%)  route 6.712ns (80.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.471     2.923    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         5.241     8.288    P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X27Y38         FDCE                                         f  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.499     4.891    P_bit_instances[6].p_bit_inst/lfsr_inst/clk
    SLICE_X27Y38         FDCE                                         r  P_bit_instances[6].p_bit_inst/lfsr_inst/r_LFSR_reg[27]_C/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[22]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.271ns  (logic 1.576ns (19.058%)  route 6.695ns (80.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.471     2.923    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         5.224     8.271    P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_P_0
    SLICE_X22Y31         FDPE                                         f  P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.488     4.880    P_bit_instances[3].p_bit_inst/lfsr_inst/clk
    SLICE_X22Y31         FDPE                                         r  P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[22]_P/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[23]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.271ns  (logic 1.576ns (19.058%)  route 6.695ns (80.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.471     2.923    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         5.224     8.271    P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_P_0
    SLICE_X22Y31         FDCE                                         f  P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[23]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.488     4.880    P_bit_instances[3].p_bit_inst/lfsr_inst/clk
    SLICE_X22Y31         FDCE                                         r  P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[23]_C/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[24]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.271ns  (logic 1.576ns (19.058%)  route 6.695ns (80.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.471     2.923    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         5.224     8.271    P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_P_0
    SLICE_X22Y31         FDCE                                         f  P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[24]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.488     4.880    P_bit_instances[3].p_bit_inst/lfsr_inst/clk
    SLICE_X22Y31         FDCE                                         r  P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[24]_C/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[25]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.271ns  (logic 1.576ns (19.058%)  route 6.695ns (80.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.471     2.923    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         5.224     8.271    P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_P_0
    SLICE_X22Y31         FDPE                                         f  P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[25]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.488     4.880    P_bit_instances[3].p_bit_inst/lfsr_inst/clk
    SLICE_X22Y31         FDPE                                         r  P_bit_instances[3].p_bit_inst/lfsr_inst/r_LFSR_reg[25]_P/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[29]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.265ns (24.292%)  route 0.827ns (75.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.594     0.814    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.859 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         0.234     1.093    P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X41Y40         FDCE                                         f  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[29]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.862     2.021    P_bit_instances[9].p_bit_inst/lfsr_inst/clk
    SLICE_X41Y40         FDCE                                         r  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[29]_C/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[30]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.265ns (24.292%)  route 0.827ns (75.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.594     0.814    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.859 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         0.234     1.093    P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X41Y40         FDPE                                         f  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.862     2.021    P_bit_instances[9].p_bit_inst/lfsr_inst/clk
    SLICE_X41Y40         FDPE                                         r  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[30]_P/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[31]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.265ns (24.292%)  route 0.827ns (75.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.594     0.814    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.859 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         0.234     1.093    P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X41Y40         FDPE                                         f  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.862     2.021    P_bit_instances[9].p_bit_inst/lfsr_inst/clk
    SLICE_X41Y40         FDPE                                         r  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[31]_P/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.265ns (24.292%)  route 0.827ns (75.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.594     0.814    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.859 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         0.234     1.093    P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X41Y40         FDCE                                         f  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.862     2.021    P_bit_instances[9].p_bit_inst/lfsr_inst/clk
    SLICE_X41Y40         FDCE                                         r  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[25]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.265ns (24.196%)  route 0.832ns (75.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.594     0.814    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.859 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         0.238     1.097    P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X40Y40         FDPE                                         f  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[25]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.862     2.021    P_bit_instances[9].p_bit_inst/lfsr_inst/clk
    SLICE_X40Y40         FDPE                                         r  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[25]_P/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[26]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.265ns (24.196%)  route 0.832ns (75.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.594     0.814    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.859 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         0.238     1.097    P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X40Y40         FDPE                                         f  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.862     2.021    P_bit_instances[9].p_bit_inst/lfsr_inst/clk
    SLICE_X40Y40         FDPE                                         r  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[26]_P/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[27]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.265ns (24.196%)  route 0.832ns (75.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.594     0.814    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.859 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         0.238     1.097    P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X40Y40         FDCE                                         f  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.862     2.021    P_bit_instances[9].p_bit_inst/lfsr_inst/clk
    SLICE_X40Y40         FDCE                                         r  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[27]_C/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[28]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.265ns (24.196%)  route 0.832ns (75.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.594     0.814    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.859 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         0.238     1.097    P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X40Y40         FDPE                                         f  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.862     2.021    P_bit_instances[9].p_bit_inst/lfsr_inst/clk
    SLICE_X40Y40         FDPE                                         r  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[28]_P/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[21]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.265ns (22.759%)  route 0.901ns (77.241%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.594     0.814    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.859 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         0.307     1.167    P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X41Y39         FDCE                                         f  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[21]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.861     2.020    P_bit_instances[9].p_bit_inst/lfsr_inst/clk
    SLICE_X41Y39         FDCE                                         r  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[21]_C/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[22]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.265ns (22.759%)  route 0.901ns (77.241%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.594     0.814    P_bit_instances[13].p_bit_inst/lfsr_inst/reset_n_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.859 f  P_bit_instances[13].p_bit_inst/lfsr_inst/r_LFSR[32]_P_i_1/O
                         net (fo=464, routed)         0.307     1.167    P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[32]_C_0
    SLICE_X41Y39         FDPE                                         f  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.861     2.020    P_bit_instances[9].p_bit_inst/lfsr_inst/clk
    SLICE_X41Y39         FDPE                                         r  P_bit_instances[9].p_bit_inst/lfsr_inst/r_LFSR_reg[22]_P/C





