<stg><name>fft_streaming</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:6  %Stage1_R_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage1_R_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:7  %Stage1_I_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage1_I_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:8  %Stage2_R_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage2_R_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:9  %Stage2_I_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage2_I_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:10  %Stage3_R_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage3_R_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:11  %Stage3_I_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage3_I_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:12  %Stage4_R_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage4_R_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:13  %Stage4_I_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage4_I_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:14  %Stage5_R_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage5_R_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:15  %Stage5_I_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage5_I_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:16  %Stage6_R_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage6_R_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:17  %Stage6_I_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage6_I_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:18  %Stage7_R_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage7_R_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:19  %Stage7_I_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage7_I_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %Stage8_R_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage8_R_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:21  %Stage8_I_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage8_I_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:22  %Stage9_R_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage9_R_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  %Stage9_I_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage9_I_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:24  %Stage10_R_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage10_R_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:25  %Stage10_I_V = alloca [1024 x i22], align 4

]]></Node>
<StgValue><ssdm name="Stage10_I_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22">
<![CDATA[
arrayctor.loop1.preheader:26  call fastcc void @bit_reverse([1024 x i22]* %X_R_V, [1024 x i22]* %X_I_V, [1024 x i22]* %Stage1_R_V, [1024 x i22]* %Stage1_I_V)

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22">
<![CDATA[
arrayctor.loop1.preheader:26  call fastcc void @bit_reverse([1024 x i22]* %X_R_V, [1024 x i22]* %X_I_V, [1024 x i22]* %Stage1_R_V, [1024 x i22]* %Stage1_I_V)

]]></Node>
<StgValue><ssdm name="call_ln79"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:27  call fastcc void @fft_stage81([1024 x i22]* %Stage1_R_V, [1024 x i22]* %Stage1_I_V, [1024 x i22]* %Stage2_R_V, [1024 x i22]* %Stage2_I_V)

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:27  call fastcc void @fft_stage81([1024 x i22]* %Stage1_R_V, [1024 x i22]* %Stage1_I_V, [1024 x i22]* %Stage2_R_V, [1024 x i22]* %Stage2_I_V)

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:28  call fastcc void @fft_stage82([1024 x i22]* %Stage2_R_V, [1024 x i22]* %Stage2_I_V, [1024 x i22]* %Stage3_R_V, [1024 x i22]* %Stage3_I_V)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:28  call fastcc void @fft_stage82([1024 x i22]* %Stage2_R_V, [1024 x i22]* %Stage2_I_V, [1024 x i22]* %Stage3_R_V, [1024 x i22]* %Stage3_I_V)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:29  call fastcc void @fft_stage83([1024 x i22]* %Stage3_R_V, [1024 x i22]* %Stage3_I_V, [1024 x i22]* %Stage4_R_V, [1024 x i22]* %Stage4_I_V)

]]></Node>
<StgValue><ssdm name="call_ln82"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:29  call fastcc void @fft_stage83([1024 x i22]* %Stage3_R_V, [1024 x i22]* %Stage3_I_V, [1024 x i22]* %Stage4_R_V, [1024 x i22]* %Stage4_I_V)

]]></Node>
<StgValue><ssdm name="call_ln82"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="51" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:30  call fastcc void @fft_stage84([1024 x i22]* %Stage4_R_V, [1024 x i22]* %Stage4_I_V, [1024 x i22]* %Stage5_R_V, [1024 x i22]* %Stage5_I_V)

]]></Node>
<StgValue><ssdm name="call_ln83"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="52" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:30  call fastcc void @fft_stage84([1024 x i22]* %Stage4_R_V, [1024 x i22]* %Stage4_I_V, [1024 x i22]* %Stage5_R_V, [1024 x i22]* %Stage5_I_V)

]]></Node>
<StgValue><ssdm name="call_ln83"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="53" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:31  call fastcc void @fft_stage85([1024 x i22]* %Stage5_R_V, [1024 x i22]* %Stage5_I_V, [1024 x i22]* %Stage6_R_V, [1024 x i22]* %Stage6_I_V)

]]></Node>
<StgValue><ssdm name="call_ln84"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="54" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:31  call fastcc void @fft_stage85([1024 x i22]* %Stage5_R_V, [1024 x i22]* %Stage5_I_V, [1024 x i22]* %Stage6_R_V, [1024 x i22]* %Stage6_I_V)

]]></Node>
<StgValue><ssdm name="call_ln84"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="55" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:32  call fastcc void @fft_stage86([1024 x i22]* %Stage6_R_V, [1024 x i22]* %Stage6_I_V, [1024 x i22]* %Stage7_R_V, [1024 x i22]* %Stage7_I_V)

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="56" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:32  call fastcc void @fft_stage86([1024 x i22]* %Stage6_R_V, [1024 x i22]* %Stage6_I_V, [1024 x i22]* %Stage7_R_V, [1024 x i22]* %Stage7_I_V)

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="57" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:33  call fastcc void @fft_stage87([1024 x i22]* %Stage7_R_V, [1024 x i22]* %Stage7_I_V, [1024 x i22]* %Stage8_R_V, [1024 x i22]* %Stage8_I_V)

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="58" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:33  call fastcc void @fft_stage87([1024 x i22]* %Stage7_R_V, [1024 x i22]* %Stage7_I_V, [1024 x i22]* %Stage8_R_V, [1024 x i22]* %Stage8_I_V)

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="59" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:34  call fastcc void @fft_stage88([1024 x i22]* %Stage8_R_V, [1024 x i22]* %Stage8_I_V, [1024 x i22]* %Stage9_R_V, [1024 x i22]* %Stage9_I_V)

]]></Node>
<StgValue><ssdm name="call_ln87"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="60" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:34  call fastcc void @fft_stage88([1024 x i22]* %Stage8_R_V, [1024 x i22]* %Stage8_I_V, [1024 x i22]* %Stage9_R_V, [1024 x i22]* %Stage9_I_V)

]]></Node>
<StgValue><ssdm name="call_ln87"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="61" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:35  call fastcc void @fft_stage89([1024 x i22]* %Stage9_R_V, [1024 x i22]* %Stage9_I_V, [1024 x i22]* %Stage10_R_V, [1024 x i22]* %Stage10_I_V)

]]></Node>
<StgValue><ssdm name="call_ln88"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="62" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:35  call fastcc void @fft_stage89([1024 x i22]* %Stage9_R_V, [1024 x i22]* %Stage9_I_V, [1024 x i22]* %Stage10_R_V, [1024 x i22]* %Stage10_I_V)

]]></Node>
<StgValue><ssdm name="call_ln88"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="63" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:36  call fastcc void @fft_stage90([1024 x i22]* %Stage10_R_V, [1024 x i22]* %Stage10_I_V, [1024 x i22]* %OUT_R_V, [1024 x i22]* %OUT_I_V)

]]></Node>
<StgValue><ssdm name="call_ln89"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="64" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln67"/></StgValue>
</operation>

<operation id="65" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="22">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i22]* %X_R_V), !map !88

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="22">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i22]* %X_I_V), !map !94

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="22">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i22]* %OUT_R_V), !map !98

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="22">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i22]* %OUT_I_V), !map !102

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @fft_streaming_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="70" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="256" op_6_bw="59" op_7_bw="52" op_8_bw="44" op_9_bw="33" op_10_bw="25" op_11_bw="0" op_12_bw="0">
<![CDATA[
arrayctor.loop1.preheader:36  call fastcc void @fft_stage90([1024 x i22]* %Stage10_R_V, [1024 x i22]* %Stage10_I_V, [1024 x i22]* %OUT_R_V, [1024 x i22]* %OUT_I_V)

]]></Node>
<StgValue><ssdm name="call_ln89"/></StgValue>
</operation>

<operation id="71" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
arrayctor.loop1.preheader:37  ret void

]]></Node>
<StgValue><ssdm name="ret_ln90"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
