read_slang <<EOF
module regular_module(input logic clk, output logic q);
    always_ff @(posedge clk) begin
        q <= 1'b1;
    end
endmodule

program tst;
    logic clk, q;

    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    initial begin
        #100;
        $display("Test completed");
        $finish;
    end
endprogram
EOF

design -save before
design -load before
