/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [22:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = !(celloutsig_1_8z ? celloutsig_1_1z : celloutsig_1_13z);
  assign celloutsig_1_18z = !(celloutsig_1_15z ? celloutsig_1_2z[1] : celloutsig_1_5z);
  assign celloutsig_0_23z = !(celloutsig_0_5z ? celloutsig_0_15z : celloutsig_0_5z);
  assign celloutsig_0_11z = ~(celloutsig_0_10z | celloutsig_0_4z[0]);
  assign celloutsig_1_0z = ~in_data[171];
  assign celloutsig_1_1z = ~in_data[163];
  assign celloutsig_1_11z = ~((celloutsig_1_7z | celloutsig_1_5z) & (celloutsig_1_9z | celloutsig_1_1z));
  assign celloutsig_1_8z = celloutsig_1_6z ^ celloutsig_1_3z[5];
  assign celloutsig_0_4z = celloutsig_0_2z[4:0] + celloutsig_0_1z[4:0];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 23'h000000;
    else _00_ <= { in_data[72:58], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_1z[4:1], celloutsig_0_5z, celloutsig_0_0z } / { 1'h1, in_data[89:85] };
  assign celloutsig_0_14z = { celloutsig_0_4z[4:3], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_11z } / { 1'h1, in_data[33:29], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[66:61] / { 1'h1, in_data[76:72] };
  assign celloutsig_0_5z = { celloutsig_0_2z[2:0], celloutsig_0_1z, celloutsig_0_0z } === { celloutsig_0_2z[4:2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_32z = { celloutsig_0_22z[1], celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_9z } === { in_data[42:33], celloutsig_0_24z };
  assign celloutsig_0_39z = { celloutsig_0_22z[2:0], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_1z, celloutsig_0_22z } >= { celloutsig_0_29z, celloutsig_0_33z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_21z };
  assign celloutsig_1_5z = { in_data[150:147], celloutsig_1_2z } >= { celloutsig_1_3z[7:5], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_14z = in_data[184:178] >= { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_28z = { celloutsig_0_18z[14:2], celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_9z } >= { celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_26z };
  assign celloutsig_0_27z = { celloutsig_0_22z[2], celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_9z } > { celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_19z = ! { in_data[66:59], celloutsig_0_9z };
  assign celloutsig_0_20z = ! celloutsig_0_1z;
  assign celloutsig_0_33z = { celloutsig_0_14z[7:3], celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_26z } < { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_1_19z = celloutsig_1_17z[10] & ~(celloutsig_1_2z[2]);
  assign celloutsig_0_1z = in_data[15:9] % { 1'h1, in_data[36:35], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_24z = celloutsig_0_21z[7:4] % { 1'h1, celloutsig_0_22z[2:0] };
  assign celloutsig_1_7z = celloutsig_1_3z[11:0] !== celloutsig_1_3z[14:3];
  assign celloutsig_1_9z = { in_data[172], celloutsig_1_1z, celloutsig_1_8z } !== { in_data[144:143], celloutsig_1_1z };
  assign celloutsig_0_10z = { in_data[50:48], celloutsig_0_0z, celloutsig_0_2z } !== in_data[20:11];
  assign celloutsig_0_3z = in_data[75:68] !== { celloutsig_0_2z[5:4], celloutsig_0_2z };
  assign celloutsig_0_38z = & celloutsig_0_18z[11:6];
  assign celloutsig_1_6z = & { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = & { celloutsig_0_2z[3:1], celloutsig_0_0z };
  assign celloutsig_0_15z = & { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_11z, in_data[77:73] };
  assign celloutsig_0_26z = & { celloutsig_0_22z, celloutsig_0_16z[3:1], celloutsig_0_10z };
  assign celloutsig_0_25z = celloutsig_0_4z[0] & celloutsig_0_0z;
  assign celloutsig_0_0z = ~^ in_data[76:68];
  assign celloutsig_1_17z = in_data[139:129] >> { celloutsig_1_3z[14:7], celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_0_16z = { celloutsig_0_1z[6:3], celloutsig_0_7z } >>> _00_[14:10];
  assign celloutsig_0_21z = celloutsig_0_18z[14:7] >>> { celloutsig_0_1z[4:3], celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_20z };
  assign celloutsig_1_2z = { in_data[177], celloutsig_1_1z, celloutsig_1_1z } - { in_data[158:157], celloutsig_1_0z };
  assign celloutsig_0_12z = _00_[10:7] - in_data[88:85];
  assign celloutsig_0_22z = celloutsig_0_21z[7:4] - celloutsig_0_21z[4:1];
  assign celloutsig_1_3z = in_data[164:149] ~^ { in_data[170:156], celloutsig_1_1z };
  assign celloutsig_0_18z = { celloutsig_0_12z[2:0], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_12z } ~^ { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_29z = { celloutsig_0_22z[3:1], celloutsig_0_19z, celloutsig_0_28z } ~^ { celloutsig_0_13z[6:3], celloutsig_0_23z };
  assign celloutsig_0_13z = _00_[11:4] ^ { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_17z = celloutsig_0_1z ^ { _00_[20:19], celloutsig_0_4z };
  assign celloutsig_1_13z = ~((celloutsig_1_3z[12] & in_data[141]) | celloutsig_1_1z);
  assign celloutsig_0_9z = ~((celloutsig_0_0z & _00_[11]) | (celloutsig_0_3z & celloutsig_0_2z[3]));
  assign celloutsig_0_31z = ~((celloutsig_0_28z & celloutsig_0_27z) | (celloutsig_0_18z[1] & _00_[6]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
