Hardware description language (HDL)

Since 2008, Verilog has been merged into [[SystemVerilog]].

**Tools that target Verilog**:
- [ABC](../Tools/Frameworks/ABC.md)
- [ADAC](../Tools/ADAC.md)
- [CoSA](../Tools/CoSA.md)
- [EBMC](../Tools/Checkers/EBMC.md)
- [fault](../Tools/fault.md)
- [Manthan](../Tools/Synthesiser/Manthan.md)
- [MCHyper](../Tools/Checkers/MCHyper.md)
- [Pono](../Tools/Checkers/Pono.md)
- [v2c](../Tools/v2c.md)
- [VCEGAR](../Tools/VCEGAR.md)
- [Yosys](../Tools/Yosys.md)

#### Meta
:: no PV
:: Specification format
:: Hardware
:: Source :: https://doi.org/10.1145/3550355.3552426