<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;__ez.queue=(function(){var count=0,incr=0,items=[],timeDelayFired=false,hpItems=[],lpItems=[],allowLoad=true;var obj={func:function(name,funcName,parameters,isBlock,blockedBy,deleteWhenComplete,proceedIfError){var self=this;this.name=name;this.funcName=funcName;this.parameters=parameters===null?null:(parameters instanceof Array)?parameters:[parameters];this.isBlock=isBlock;this.blockedBy=blockedBy;this.deleteWhenComplete=deleteWhenComplete;this.isError=false;this.isComplete=false;this.isInitialized=false;this.proceedIfError=proceedIfError;this.isTimeDelay=false;this.process=function(){log("... func = "+name);self.isInitialized=true;self.isComplete=true;log("... func.apply: "+name);var funcs=self.funcName.split('.');var func=null;if(funcs.length>3){}else if(funcs.length===3){func=window[funcs[0]][funcs[1]][funcs[2]];}else if(funcs.length===2){func=window[funcs[0]][funcs[1]];}else{func=window[self.funcName];}
if(typeof func!=='undefined'&&func!==null){func.apply(null,this.parameters);}
if(self.deleteWhenComplete===true)delete items[name];if(self.isBlock===true){log("----- F'D: "+self.name);processAll();}}},file:function(name,path,isBlock,blockedBy,async,defer,proceedIfError){var self=this;this.name=name;this.path=path;this.async=async;this.defer=defer;this.isBlock=isBlock;this.blockedBy=blockedBy;this.isInitialized=false;this.isError=false;this.isComplete=false;this.proceedIfError=proceedIfError;this.isTimeDelay=false;this.process=function(){self.isInitialized=true;log("... file = "+name);var scr=document.createElement('script');scr.src=path;if(async===true)scr.async=true;else if(defer===true)scr.defer=true;scr.onerror=function(){log("----- ERR'D: "+self.name);self.isError=true;if(self.isBlock===true){processAll();}};scr.onreadystatechange=scr.onload=function(){var state=scr.readyState;log("----- F'D: "+self.name);if((!state||/loaded|complete/.test(state))){self.isComplete=true;if(self.isBlock===true){processAll();}}};document.getElementsByTagName('head')[0].appendChild(scr);}},fileLoaded:function(name,isComplete){this.name=name;this.path="";this.async=false;this.defer=false;this.isBlock=false;this.blockedBy=[];this.isInitialized=true;this.isError=false;this.isComplete=isComplete;this.proceedIfError=false;this.isTimeDelay=false;this.process=function(){};}};function init(){window.addEventListener("load",function(){setTimeout(function(){timeDelayFired=true;log('TDELAY -----');processAll();},5000);},false);}
function addFile(name,path,isBlock,blockedBy,async,defer,proceedIfError,priority){var item=new obj.file(name,path,isBlock,blockedBy,async,defer,proceedIfError);if(priority===true){hpItems[name]=item}else{lpItems[name]=item}
items[name]=item;checkIfBlocked(item);}
function setallowLoad(settobool){allowLoad=settobool}
function addFunc(name,func,parameters,isBlock,blockedBy,autoInc,deleteWhenComplete,proceedIfError,priority){if(autoInc===true)name=name+"_"+incr++;var item=new obj.func(name,func,parameters,isBlock,blockedBy,deleteWhenComplete,proceedIfError);if(priority===true){hpItems[name]=item}else{lpItems[name]=item}
items[name]=item;checkIfBlocked(item);}
function addTimeDelayFile(name,path){var item=new obj.file(name,path,false,[],false,false,true);item.isTimeDelay=true;log(name+' ... '+' FILE! TDELAY');lpItems[name]=item;items[name]=item;checkIfBlocked(item);}
function addTimeDelayFunc(name,func,parameters){var item=new obj.func(name,func,parameters,false,[],true,true);item.isTimeDelay=true;log(name+' ... '+' FUNCTION! TDELAY');lpItems[name]=item;items[name]=item;checkIfBlocked(item);}
function checkIfBlocked(item){if(isBlocked(item)===true||allowLoad==false)return;item.process();}
function isBlocked(item){if(item.isTimeDelay===true&&timeDelayFired===false){log(item.name+" blocked = TIME DELAY!");return true;}
if(item.blockedBy instanceof Array){for(var i=0;i<item.blockedBy.length;i++){var block=item.blockedBy[i];if(items.hasOwnProperty(block)===false){log(item.name+" blocked = "+block);return true;}else if(item.proceedIfError===true&&items[block].isError===true){return false;}else if(items[block].isComplete===false){log(item.name+" blocked = "+block);return true;}}}
return false;}
function markLoaded(filename){if(!filename||0===filename.length){return;}
if(filename in items){var item=items[filename];if(item.isComplete===true){log(item.name+' '+filename+': error loaded duplicate')}else{item.isComplete=true;item.isInitialized=true;}}else{items[filename]=new obj.fileLoaded(filename,true);}
log("Added dummyfile: "+items[filename]);}
function log(msg){var href=window.location.href;var reg=new RegExp('[?&]ezq=([^&#]*)','i');var string=reg.exec(href);var res=string?string[1]:null;if(res==="1")console.debug(msg);}
function processAll(){count++;if(count>200)return;log("let's go");processItems(hpItems);processItems(lpItems);}
function processItems(list){for(var i in list){if(list.hasOwnProperty(i)===false)continue;var item=list[i];if(item.isComplete===true||isBlocked(item)||item.isInitialized===true||item.isError===true){if(item.isError===true){log(item.name+': error')}else if(item.isComplete===true){log(item.name+': complete already')}else if(item.isInitialized===true){log(item.name+': initialized already')}}else{item.process();}}}
init();return{addFile:addFile,addDelayFile:addTimeDelayFile,addFunc:addFunc,addDelayFunc:addTimeDelayFunc,items:items,processAll:processAll,setallowLoad:setallowLoad,markLoaded:markLoaded,};})();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=194-3&cb=1', false, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/memphis.js', '/detroitchicago/memphis.js?gcb=194-3&cb=7', false, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/minneapolis.js', '/detroitchicago/minneapolis.js?gcb=194-3&cb=3', false, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/rochester.js', '/detroitchicago/rochester.js?gcb=194-3&cb=10', false, ['/detroitchicago/memphis.js','/detroitchicago/minneapolis.js'], true, false, true, false);__ez.vep=(function(){var pixels=[],pxURL="/detroitchicago/grapefruit.gif";function AddPixel(vID,pixelData){if(__ez.dot.isDefined(vID)&&__ez.dot.isValid(pixelData)){pixels.push({type:'video',video_impression_id:vID,domain_id:__ez.dot.getDID(),t_epoch:__ez.dot.getEpoch(0),data:__ez.dot.dataToStr(pixelData)});}}
function Fire(){if(typeof document.visibilityState!=='undefined'&&document.visibilityState==="prerender"){return;}
if(__ez.dot.isDefined(pixels)&&pixels.length>0){while(pixels.length>0){var j=5;if(j>pixels.length){j=pixels.length;}
var pushPixels=pixels.splice(0,j);var pixelURL=__ez.dot.getURL(pxURL)+"?orig="+(__ez.template.isOrig===true?1:0)+"&v="+btoa(JSON.stringify(pushPixels));__ez.dot.Fire(pixelURL);}}
pixels=[];}
return{Add:AddPixel,Fire:Fire};})();</script><script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>__ez.pel=(function(){var pixels=[],pxURL="/porpoiseant/army.gif";function AddAndFirePixel(adSlot,pixelData){AddPixel(adSlot,pixelData,0,0,0,0,0);Fire();}
function AddAndFireOrigPixel(adSlot,pixelData){AddPixel(adSlot,pixelData,0,0,0,0,0,true);Fire();}
function GetCurrentPixels(){return pixels;}
function AddPixel(adSlot,pixelData,revenue,est_revenue,bid_floor_filled,bid_floor_prev,stat_source_id,isOrig){if(!__ez.dot.isDefined(adSlot)||__ez.dot.isAnyDefined(adSlot.getSlotElementId,adSlot.ElementId)==false){return;}
var ad_position_id=parseInt(__ez.dot.getTargeting(adSlot,'ap'));var impId=__ez.dot.getSlotIID(adSlot),adUnit=__ez.dot.getAdUnit(adSlot,isOrig);var compId=parseInt(__ez.dot.getTargeting(adSlot,"compid"));var lineItemId=0;var creativeId=0;var ezimData=getEzimData(adSlot);if(typeof ezimData=='object'){if(ezimData.creative_id!==undefined){creativeId=ezimData.creative_id;}
if(ezimData.line_item_id!==undefined){lineItemId=ezimData.line_item_id;}}
if(__ez.dot.isDefined(impId,adUnit)&&__ez.dot.isValid(pixelData)){pixels.push({type:"impression",impression_id:impId,domain_id:__ez.dot.getDID(),unit:adUnit,t_epoch:__ez.dot.getEpoch(0),revenue:revenue,est_revenue:est_revenue,ad_position:ad_position_id,ad_size:"",bid_floor_filled:bid_floor_filled,bid_floor_prev:bid_floor_prev,stat_source_id:stat_source_id,country_code:__ez.dot.getCC(),pageview_id:__ez.dot.getPageviewId(),comp_id:compId,line_item_id:lineItemId,creative_id:creativeId,data:__ez.dot.dataToStr(pixelData),is_orig:isOrig||__ez.template.isOrig,});}}
function AddPixelById(impFullId,pixelData,isOrig){var vals=impFullId.split('/');if(__ez.dot.isDefined(impFullId)&&vals.length===3&&__ez.dot.isValid(pixelData)){var adUnit=vals[0],impId=vals[2];pixels.push({type:"impression",impression_id:impId,domain_id:__ez.dot.getDID(),unit:adUnit,t_epoch:__ez.dot.getEpoch(0),pageview_id:__ez.dot.getPageviewId(),data:__ez.dot.dataToStr(pixelData),is_orig:isOrig||__ez.template.isOrig});}}
function Fire(){if(typeof document.visibilityState!=='undefined'&&document.visibilityState==="prerender")return;if(__ez.dot.isDefined(pixels)&&pixels.length>0){var allPixels=[pixels.filter(function(pixel){return pixel.is_orig}),pixels.filter(function(pixel){return!pixel.is_orig})];allPixels.forEach(function(pixels){while(pixels.length>0){var isOrig=pixels[0].is_orig||false;var j=5;if(j>pixels.length){j=pixels.length;}
var pushPixels=pixels.splice(0,j);var pixelURL=__ez.dot.getURL(pxURL)+"?orig="+(isOrig===true?1:0)+"&sts="+btoa(JSON.stringify(pushPixels));if(typeof window.isAmp!=='undefined'&&isAmp&&typeof window._ezaq!=='undefined'&&_ezaq.hasOwnProperty("domain_id")){pixelURL+="&visit_uuid="+_ezaq['visit_uuid'];}
__ez.dot.Fire(pixelURL);}})}
pixels=[];}
function getEzimData(adSlot){if(typeof _ezim_d=="undefined"){return false}
var adUnitName=__ez.dot.getAdUnitPath(adSlot).split('/').pop();if(typeof _ezim_d==='object'&&_ezim_d.hasOwnProperty(adUnitName)){return _ezim_d[adUnitName];}
for(var ezimKey in _ezim_d){if(ezimKey.split('/').pop()===adUnitName){return _ezim_d[ezimKey];}}
return false;}
return{Add:AddPixel,AddAndFire:AddAndFirePixel,AddAndFireOrig:AddAndFireOrigPixel,AddById:AddPixelById,Fire:Fire,GetPixels:GetCurrentPixels,};})();__ez.queue.addFile('/detroitchicago/raleigh.js', '/detroitchicago/raleigh.js?gcb=194-3&cb=5', false, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/tampa.js', '/detroitchicago/tampa.js?gcb=194-3&cb=3', false, [], true, false, true, false);</script>
<script data-ezscrex="false" data-cfasync="false">(function(){if("function"===typeof window.CustomEvent)return!1;window.CustomEvent=function(c,a){a=a||{bubbles:!1,cancelable:!1,detail:null};var b=document.createEvent("CustomEvent");b.initCustomEvent(c,a.bubbles,a.cancelable,a.detail);return b}})();</script><script data-ezscrex="false" data-cfasync="false">__ez.queue.addFile('/detroitchicago/tulsa.js', '/detroitchicago/tulsa.js?gcb=194-3&cb=5', false, [], true, false, true, false);</script>

<title>Bonnell - Microarchitectures - Intel - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"intel/microarchitectures/bonnell","wgTitle":"intel/microarchitectures/bonnell","wgCurRevisionId":91047,"wgRevisionId":91047,"wgArticleId":6584,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["cpu microarchitectures by intel","microarchitectures by intel","all microarchitectures"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"intel/microarchitectures/bonnell","wgRelevantArticleId":6584,"wgRequestId":"0dc6f1e38547672424b4f0d9","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"intel/bonnell_(microarch)","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/intel/microarchitectures/bonnell"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","mediawiki.page.gallery.styles":"ready","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.page.gallery.styles%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="intel/microarchitectures/bonnell" href="/w/index.php?title=Special:ExportRDF/intel/microarchitectures/bonnell&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="/w/api.php?action=rsd"/>
<link rel="canonical" href="/wiki/intel/microarchitectures/bonnell"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:image" content="/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:title" content="Bonnell - Microarchitectures - Intel - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Bonnell was a microarchitecture for Intel&#39;s 45 nm ultra-low voltage microprocessors first introduced in 2008 for their then-new Atom family. Bonnell, which was named after the highest point in Austin - Mount Bonnell, was Intel&#39;s first x86-compatible microarchitecture designed to target the ultra-low power market."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type="text/javascript">var ezouid = "1";</script><base href="/wiki/intel/bonnell_(microarch)"><script type='text/javascript'>
var ezoTemplate = 'old_site_gc';
if(typeof ezouid == 'undefined')
{
    var ezouid = 'none';
}
var ezoFormfactor = '1';
var ezo_elements_to_check = Array();
</script><!-- START EZHEAD -->
<script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script>
<!--{jquery}-->
<!-- END EZHEAD -->
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">var _ezaq = {"ad_cache_level":0,"ad_lazyload_version":0,"ad_load_version":0,"city":"Ashburn","country":"US","days_since_last_visit":-1,"domain_id":86609,"domain_test_group":20210308,"engaged_time_visit":0,"ezcache_level":0,"ezcache_skip_code":0,"form_factor_id":1,"framework_id":1,"is_return_visitor":false,"is_sitespeed":0,"last_page_load":"","last_pageview_id":"","lt_cache_level":0,"metro_code":511,"page_ad_positions":"","page_view_count":0,"page_view_id":"d4e2d103-3b77-471c-5ab5-c584f3bdc73f","position_selection_id":0,"postal_code":"20149","pv_event_count":0,"response_size_orig":190252,"response_time_orig":172,"serverid":"18.208.197.133:22625","state":"VA","t_epoch":1621114814,"template_id":126,"time_on_site_visit":0,"url":"/wiki/intel/bonnell_(microarch)","user_id":0,"word_count":6524,"worst_bad_word_level":0};var _ezExtraQueries = "&ez_orig=1";</script>
<script data-ezscrex='false' data-pagespeed-no-defer data-cfasync='false'>
function create_ezolpl(pvID, rv) {
    var d = new Date();
    d.setTime(d.getTime() + (365*24*60*60*1000));
    var expires = "expires="+d.toUTCString();
    __ez.ck.setByCat("ezux_lpl_86609=" + new Date().getTime() + "|" + pvID + "|" + rv + "; " + expires, 3);
}
function attach_ezolpl(pvID, rv) {
    if (document.readyState === "complete") {
        create_ezolpl(pvID, rv);
    }
    if(window.attachEvent) {
        window.attachEvent("onload", create_ezolpl, pvID, rv);
    } else {
        if(window.onload) {
            var curronload = window.onload;
            var newonload = function(evt) {
                curronload(evt);
                create_ezolpl(pvID, rv);
            };
            window.onload = newonload;
        } else {
            window.onload = create_ezolpl.bind(null, pvID, rv);
        }
    }
}

__ez.queue.addFunc("attach_ezolpl", "attach_ezolpl", ["d4e2d103-3b77-471c-5ab5-c584f3bdc73f", "false"], false, ['/detroitchicago/boise.js'], true, false, false, false);
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-intel_microarchitectures_bonnell rootpage-intel skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel">Intel</a></li>
                                    <li><a href="/wiki/amd">AMD</a></li>
                                    <li><a href="/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/intel/microarchitectures/bonnell">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:intel/microarchitectures/bonnell"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=intel%2Fmicroarchitectures%2Fbonnell"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/intel/microarchitectures/bonnell"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/intel/microarchitectures/bonnell"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;oldid=91047"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:intel-2Fmicroarchitectures-2Fbonnell"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Bonnell - Microarchitectures - Intel    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/intel" title="intel">intel</a>‎ | <a href="/wiki/intel/microarchitectures" title="intel/microarchitectures">microarchitectures</a></span><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=intel/bonnell_(microarch)&amp;redirect=no" class="mw-redirect" title="intel/bonnell (microarch)">intel/bonnell (microarch)</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: right; font-weight: bold;"><a href="/wiki/Special:FormEdit/microarchitecture/intel/microarchitectures/bonnell" title="Special:FormEdit/microarchitecture/intel/microarchitectures/bonnell"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">Bonnell µarch</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Arch Type</td><td class="value">CPU</td></tr><tr><td class="label">Designer</td><td class="value">Intel</td></tr><tr><td class="label">Manufacturer</td><td class="value">Intel</td></tr><tr><td class="label">Introduction</td><td class="value">March 2, 2008</td></tr><tr><td class="label">Phase-out</td><td class="value">2011</td></tr><tr><td class="label">Process</td><td class="value"><a href="/wiki/45_nm_process" class="mw-redirect" title="45 nm process">45 nm</a></td></tr><tr><td class="label">Core Configs</td><td class="value"><a href="/wiki/1_cores" class="mw-redirect" title="1 cores">1</a>, <a href="/wiki/2_cores" class="mw-redirect" title="2 cores">2</a></td></tr><tr><td class="header" colspan="2">Pipeline</td></tr><tr><td class="label">Type</td><td class="value">Superscalar</td></tr><tr><td class="label">OoOE</td><td class="value">No</td></tr><tr><td class="label">Speculative</td><td class="value">Yes</td></tr><tr><td class="label">Reg Renaming</td><td class="value">No</td></tr><tr><td class="label">Stages</td><td class="value">16-19</td></tr><tr><td class="header" colspan="2">Instructions</td></tr><tr><td class="label">ISA</td><td class="value">x86-64</td></tr><tr><td class="label">Extensions</td><td class="value">MOVBE, MMX, SSE, SSE2, SSE3, SSSE3</td></tr><tr><td class="header" colspan="2">Cache</td></tr><tr><td class="label">L1I Cache</td><td class="value">32 KiB/Core<br/>8-way set associative</td></tr><tr><td class="label">L1D Cache</td><td class="value">24 KiB/Core<br/>6-way set associative</td></tr><tr><td class="label">L2 Cache</td><td class="value">512 KiB/Core<br/>8-way set associative</td></tr><tr><td class="header" colspan="2">Cores</td></tr><tr><td class="label">Core Names</td><td class="value">Silverthorne,<br/>Diamondville,<br/>Lincroft,<br/>Pineview,<br/>Tunnel Creek,<br/>Stellarton,<br/>Sodaville,<br/>Groveland</td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"></div><div style="display: inline-flex; float: right;"><div style="float: left;"><a href="/wiki/intel/microarchitectures/saltwell" title="intel/microarchitectures/saltwell">Saltwell</a></div><div style="float: right; padding-left: 10px; margin: auto 5px;"><i class="fa fa-chevron-right"></i></div></div></td></tr></tbody></table>
<p><b>Bonnell</b> was a <a href="/wiki/microarchitecture" title="microarchitecture">microarchitecture</a> for <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>&#39;s <a href="/wiki/45_nm" class="mw-redirect" title="45 nm">45 nm</a> ultra-low voltage <a href="/wiki/microprocessor" title="microprocessor">microprocessors</a> first introduced in 2008 for their then-new <a href="/wiki/intel/atom" title="intel/atom">Atom</a> family. Bonnell, which was named after the highest point in <a href="http://en.wikipedia.org/wiki/Austin,_Texas" class="extiw" title="wikipedia:Austin, Texas">Austin</a> - <a href="http://en.wikipedia.org/wiki/Mount_Bonnell" class="extiw" title="wikipedia:Mount Bonnell">Mount Bonnell</a>, was Intel&#39;s first x86-compatible <a href="/wiki/microarchitecture" title="microarchitecture">microarchitecture</a> designed to target the ultra-low power market.
</p><p>Bonnell (project Silverthorne then) was designed by a then-new low-power design team Intel created at their Texas Development Center in Austin in 2004 along with a new chipset (<a href="/wiki/intel/chipsets/poulsbo" title="intel/chipsets/poulsbo">Poulsbo</a>) design team. The design team was led by Elinora Yoeli. While Yoeli previously worked at her native country, Bonnell was a US design and was unconnected to any of Intel&#39;s projects worked on by the Israel Design Center in Haifa. Previously Yoeli led the Israeli team in the development of <a href="/wiki/intel/microarchitectures/pentium_m" title="intel/microarchitectures/pentium m">Pentium M</a>.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Codenames"><span class="tocnumber">1</span> <span class="toctext">Codenames</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Generation_successor"><span class="tocnumber">1.1</span> <span class="toctext">Generation successor</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-3"><a href="#Brands"><span class="tocnumber">2</span> <span class="toctext">Brands</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Release_Dates"><span class="tocnumber">3</span> <span class="toctext">Release Dates</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Process_Technology"><span class="tocnumber">4</span> <span class="toctext">Process Technology</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Compatibility"><span class="tocnumber">5</span> <span class="toctext">Compatibility</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#Compiler_support"><span class="tocnumber">6</span> <span class="toctext">Compiler support</span></a></li>
<li class="toclevel-1 tocsection-8"><a href="#Architecture"><span class="tocnumber">7</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-9"><a href="#Architecture_2"><span class="tocnumber">7.1</span> <span class="toctext">Architecture</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Block_Diagram"><span class="tocnumber">7.2</span> <span class="toctext">Block Diagram</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#Memory_Hierarchy"><span class="tocnumber">7.3</span> <span class="toctext">Memory Hierarchy</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#Overview"><span class="tocnumber">7.4</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#Pipeline"><span class="tocnumber">7.5</span> <span class="toctext">Pipeline</span></a>
<ul>
<li class="toclevel-3 tocsection-14"><a href="#Front_End"><span class="tocnumber">7.5.1</span> <span class="toctext">Front End</span></a>
<ul>
<li class="toclevel-4 tocsection-15"><a href="#Branch_predictor"><span class="tocnumber">7.5.1.1</span> <span class="toctext">Branch predictor</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-16"><a href="#Back_End"><span class="tocnumber">7.5.2</span> <span class="toctext">Back End</span></a>
<ul>
<li class="toclevel-4 tocsection-17"><a href="#FP.2FSIMD_execution_Cluster"><span class="tocnumber">7.5.2.1</span> <span class="toctext">FP/SIMD execution Cluster</span></a></li>
<li class="toclevel-4 tocsection-18"><a href="#Integer_Execution_Cluster"><span class="tocnumber">7.5.2.2</span> <span class="toctext">Integer Execution Cluster</span></a></li>
<li class="toclevel-4 tocsection-19"><a href="#Memory_Subsystem"><span class="tocnumber">7.5.2.3</span> <span class="toctext">Memory Subsystem</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-2 tocsection-20"><a href="#I.2FO_Bus"><span class="tocnumber">7.6</span> <span class="toctext">I/O Bus</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-21"><a href="#Features"><span class="tocnumber">8</span> <span class="toctext">Features</span></a>
<ul>
<li class="toclevel-2 tocsection-22"><a href="#Multithreading"><span class="tocnumber">8.1</span> <span class="toctext">Multithreading</span></a></li>
<li class="toclevel-2 tocsection-23"><a href="#Low-power_features"><span class="tocnumber">8.2</span> <span class="toctext">Low-power features</span></a></li>
<li class="toclevel-2 tocsection-24"><a href="#Modularity"><span class="tocnumber">8.3</span> <span class="toctext">Modularity</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-25"><a href="#Second_Generation_Enhancements"><span class="tocnumber">9</span> <span class="toctext">Second Generation Enhancements</span></a>
<ul>
<li class="toclevel-2 tocsection-26"><a href="#Performance_Features"><span class="tocnumber">9.1</span> <span class="toctext">Performance Features</span></a>
<ul>
<li class="toclevel-3 tocsection-27"><a href="#Clock_Domains"><span class="tocnumber">9.1.1</span> <span class="toctext">Clock Domains</span></a></li>
<li class="toclevel-3 tocsection-28"><a href="#Bus_Turbo_Mode_.26_Burst_Mode"><span class="tocnumber">9.1.2</span> <span class="toctext">Bus Turbo Mode &amp; Burst Mode</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-29"><a href="#Low-power_features_2"><span class="tocnumber">9.2</span> <span class="toctext">Low-power features</span></a>
<ul>
<li class="toclevel-3 tocsection-30"><a href="#Enhanced_Geyserville_.28eGVL.29"><span class="tocnumber">9.2.1</span> <span class="toctext">Enhanced Geyserville (eGVL)</span></a></li>
<li class="toclevel-3 tocsection-31"><a href="#Extensive_power-gating"><span class="tocnumber">9.2.2</span> <span class="toctext">Extensive power-gating</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-32"><a href="#Die"><span class="tocnumber">10</span> <span class="toctext">Die</span></a>
<ul>
<li class="toclevel-2 tocsection-33"><a href="#Silverthorne"><span class="tocnumber">10.1</span> <span class="toctext">Silverthorne</span></a>
<ul>
<li class="toclevel-3 tocsection-34"><a href="#Physical_layout"><span class="tocnumber">10.1.1</span> <span class="toctext">Physical layout</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-35"><a href="#Lincroft"><span class="tocnumber">10.2</span> <span class="toctext">Lincroft</span></a>
<ul>
<li class="toclevel-3 tocsection-36"><a href="#Moorestown_Platform"><span class="tocnumber">10.2.1</span> <span class="toctext">Moorestown Platform</span></a></li>
<li class="toclevel-3 tocsection-37"><a href="#Oak_Trail_Platform"><span class="tocnumber">10.2.2</span> <span class="toctext">Oak Trail Platform</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-38"><a href="#Cores"><span class="tocnumber">11</span> <span class="toctext">Cores</span></a>
<ul>
<li class="toclevel-2 tocsection-39"><a href="#First_generation"><span class="tocnumber">11.1</span> <span class="toctext">First generation</span></a></li>
<li class="toclevel-2 tocsection-40"><a href="#Second_Generation"><span class="tocnumber">11.2</span> <span class="toctext">Second Generation</span></a>
<ul>
<li class="toclevel-3 tocsection-41"><a href="#Pineview"><span class="tocnumber">11.2.1</span> <span class="toctext">Pineview</span></a></li>
<li class="toclevel-3 tocsection-42"><a href="#Tunnel_Creek"><span class="tocnumber">11.2.2</span> <span class="toctext">Tunnel Creek</span></a></li>
<li class="toclevel-3 tocsection-43"><a href="#Stellarton"><span class="tocnumber">11.2.3</span> <span class="toctext">Stellarton</span></a></li>
<li class="toclevel-3 tocsection-44"><a href="#Sodaville"><span class="tocnumber">11.2.4</span> <span class="toctext">Sodaville</span></a></li>
<li class="toclevel-3 tocsection-45"><a href="#Groveland"><span class="tocnumber">11.2.5</span> <span class="toctext">Groveland</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-46"><a href="#All_Bonnell_Chips"><span class="tocnumber">12</span> <span class="toctext">All Bonnell Chips</span></a></li>
<li class="toclevel-1 tocsection-47"><a href="#Documents"><span class="tocnumber">13</span> <span class="toctext">Documents</span></a></li>
<li class="toclevel-1 tocsection-48"><a href="#Artwork"><span class="tocnumber">14</span> <span class="toctext">Artwork</span></a></li>
<li class="toclevel-1 tocsection-49"><a href="#References"><span class="tocnumber">15</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-50"><a href="#See_also"><span class="tocnumber">16</span> <span class="toctext">See also</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Codenames">Codenames</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=1" title="Edit section: Codenames">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:502px;"><a href="/wiki/File:intel_low-power_roadmap_(45-32-22).png" class="image"><img alt="" src="/w/images/thumb/4/4f/intel_low-power_roadmap_%2845-32-22%29.png/500px-intel_low-power_roadmap_%2845-32-22%29.png" width="500" height="279" class="thumbimage" srcset="/w/images/thumb/4/4f/intel_low-power_roadmap_%2845-32-22%29.png/750px-intel_low-power_roadmap_%2845-32-22%29.png 1.5x, /w/images/thumb/4/4f/intel_low-power_roadmap_%2845-32-22%29.png/1000px-intel_low-power_roadmap_%2845-32-22%29.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:intel_low-power_roadmap_(45-32-22).png" class="internal" title="Enlarge"></a></div><a href="/wiki/45_nm" class="mw-redirect" title="45 nm">45 nm</a> - <a href="/wiki/32_nm" class="mw-redirect" title="32 nm">32 nm</a> roadmap.</div></div></div>
<table class="wikitable">

<tbody><tr>
<th> Platform </th>
<th> Chipset </th>
<th> Core </th>
<th> Target
</th></tr>
<tr>
<td> <a href="/wiki/intel/platforms/menlow" title="intel/platforms/menlow">Menlow</a> </td>
<td> <a href="/wiki/intel/chipsets/poulsbo" title="intel/chipsets/poulsbo">Poulsbo</a> </td>
<td> <a href="/wiki/intel/cores/silverthorne" title="intel/cores/silverthorne">Silverthorne</a> </td>
<td> MIDs
</td></tr>
<tr>
<td> <a href="/wiki/intel/platforms/menlow" title="intel/platforms/menlow">Menlow</a> </td>
<td> <a href="/wiki/intel/chipsets/poulsbo" title="intel/chipsets/poulsbo">Poulsbo</a> </td>
<td> <a href="/wiki/intel/cores/diamondville" title="intel/cores/diamondville">Diamondville</a> </td>
<td> Nettops
</td></tr>
<tr>
<td> <a href="/wiki/intel/platforms/moorestown" title="intel/platforms/moorestown">Moorestown</a> </td>
<td> <a href="/w/index.php?title=intel/langwell&amp;action=edit&amp;redlink=1" class="new" title="intel/langwell (page does not exist)">Langwell</a> </td>
<td> <a href="/wiki/intel/cores/lincroft" title="intel/cores/lincroft">Lincroft</a> </td>
<td> MIDs
</td></tr>
<tr>
<td> <a href="/w/index.php?title=intel/pine_trail&amp;action=edit&amp;redlink=1" class="new" title="intel/pine trail (page does not exist)">Pine Trail</a> </td>
<td> <a href="/w/index.php?title=intel/tiger_point&amp;action=edit&amp;redlink=1" class="new" title="intel/tiger point (page does not exist)">Tiger Point</a> </td>
<td> <a href="/w/index.php?title=intel/cores/pineview&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/pineview (page does not exist)">Pineview</a> </td>
<td> Nettops
</td></tr>
<tr>
<td> <a href="/w/index.php?title=intel/queens_bay&amp;action=edit&amp;redlink=1" class="new" title="intel/queens bay (page does not exist)">Queens Bay</a> </td>
<td> <a href="/w/index.php?title=intel/topcliff&amp;action=edit&amp;redlink=1" class="new" title="intel/topcliff (page does not exist)">Topcliff</a> </td>
<td> <a href="/w/index.php?title=intel/cores/tunnel_creek&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/tunnel creek (page does not exist)">Tunnel Creek</a> </td>
<td> Embedded
</td></tr>
<tr>
<td> <a href="/w/index.php?title=intel/queens_bay&amp;action=edit&amp;redlink=1" class="new" title="intel/queens bay (page does not exist)">Queens Bay</a> </td>
<td> <a href="/w/index.php?title=intel/topcliff&amp;action=edit&amp;redlink=1" class="new" title="intel/topcliff (page does not exist)">Topcliff</a> </td>
<td> <a href="/w/index.php?title=intel/cores/stellarton&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/stellarton (page does not exist)">Stellarton</a> </td>
<td> Embedded + <a href="/w/index.php?title=Altera&amp;action=edit&amp;redlink=1" class="new" title="Altera (page does not exist)">Altera</a> FPGA
</td></tr>
<tr>
<td> </td>
<td> </td>
<td> <a href="/wiki/intel/cores/sodaville" title="intel/cores/sodaville">Sodaville</a> </td>
<td> CE
</td></tr>
<tr>
<td> </td>
<td> </td>
<td> <a href="/wiki/intel/cores/groveland" title="intel/cores/groveland">Groveland</a> </td>
<td> CE
</td></tr>
<tr style="text-decoration: line-through;">
<td> </td>
<td> </td>
<td> <a href="/wiki/intel/cores/elk_rock" title="intel/cores/elk rock">Elk Rock</a> </td>
<td> CE
</td></tr></tbody></table>
<p><br/>
</p>
<h3><span class="mw-headline" id="Generation_successor">Generation successor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=2" title="Edit section: Generation successor">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable">

<tbody><tr>
<th> First Generation </th>
<th> </th>
<th> Second Generation </th>
<th> </th>
<th> Third Generation
</th></tr>
<tr>
<td> <a href="/wiki/intel/cores/silverthorne" title="intel/cores/silverthorne">Silverthorne</a> </td>
<td> → </td>
<td> <a href="/wiki/intel/cores/lincroft" title="intel/cores/lincroft">Lincroft</a>
</td></tr>
<tr>
<td> <a href="/wiki/intel/cores/diamondville" title="intel/cores/diamondville">Diamondville</a> </td>
<td> → </td>
<td> <a href="/w/index.php?title=intel/cores/pineview&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/pineview (page does not exist)">Pineview</a>
</td></tr>
<tr>
<td> </td>
<td> </td>
<td> <a href="/w/index.php?title=intel/cores/tunnel_creek&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/tunnel creek (page does not exist)">Tunnel Creek</a>
</td></tr>
<tr>
<td> </td>
<td> </td>
<td> <a href="/w/index.php?title=intel/cores/stellarton&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/stellarton (page does not exist)">Stellarton</a>
</td></tr>
<tr>
<td> </td>
<td> </td>
<td> <a href="/wiki/intel/cores/sodaville" title="intel/cores/sodaville">Sodaville</a> </td>
<td> → </td>
<td> <a href="/wiki/intel/cores/groveland" title="intel/cores/groveland">Groveland</a>
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Brands">Brands</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=3" title="Edit section: Brands">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Intel sold Bonnell-based processors under the <b><a href="/wiki/intel/atom" title="intel/atom">Atom</a></b> brand. Additionally, manufacturers were allowed to use the <b>Centrino Atom</b> brand if the system consist of a Bonnell-based processor, the chipset, wireless capabilities (<a href="/w/index.php?title=WiFi&amp;action=edit&amp;redlink=1" class="new" title="WiFi (page does not exist)">WiFi</a>, <a href="/w/index.php?title=3G&amp;action=edit&amp;redlink=1" class="new" title="3G (page does not exist)">3G</a>, <a href="/w/index.php?title=WiMAX&amp;action=edit&amp;redlink=1" class="new" title="WiMAX (page does not exist)">WiMAX</a>), is battery powered, and had a screen size of up to 6&#34;.
</p>
<table class="wikitable">

<tbody><tr>
<td> <a href="/wiki/File:intel_centrino_atom_logo.png" class="image"><img alt="intel centrino atom logo.png" src="/w/images/thumb/8/8d/intel_centrino_atom_logo.png/100px-intel_centrino_atom_logo.png" width="100" height="124" srcset="/w/images/thumb/8/8d/intel_centrino_atom_logo.png/150px-intel_centrino_atom_logo.png 1.5x, /w/images/thumb/8/8d/intel_centrino_atom_logo.png/200px-intel_centrino_atom_logo.png 2x"/></a> </td>
<td>
<ul><li> <a href="/wiki/intel/cores/silverthorne" title="intel/cores/silverthorne">Silverthorne</a></li>
<li> <a href="/wiki/intel/chipsets/poulsbo" title="intel/chipsets/poulsbo">Poulsbo</a> </li>
<li> <a href="/w/index.php?title=WiFi&amp;action=edit&amp;redlink=1" class="new" title="WiFi (page does not exist)">WiFi</a>/<a href="/w/index.php?title=3G&amp;action=edit&amp;redlink=1" class="new" title="3G (page does not exist)">3G</a>/<a href="/w/index.php?title=WiMAX&amp;action=edit&amp;redlink=1" class="new" title="WiMAX (page does not exist)">WiMAX</a></li>
<li> 6&#34; or less Display</li></ul>
</td></tr>
<tr>
<td> <a href="/wiki/File:intel_atom_logo_(2008-2009).png" class="image"><img alt="intel atom logo (2008-2009).png" src="/w/images/thumb/e/e3/intel_atom_logo_%282008-2009%29.png/100px-intel_atom_logo_%282008-2009%29.png" width="100" height="124" srcset="/w/images/thumb/e/e3/intel_atom_logo_%282008-2009%29.png/150px-intel_atom_logo_%282008-2009%29.png 1.5x, /w/images/thumb/e/e3/intel_atom_logo_%282008-2009%29.png/200px-intel_atom_logo_%282008-2009%29.png 2x"/></a> </td>
<td>
<ul><li> <a href="/wiki/intel/cores/silverthorne" title="intel/cores/silverthorne">Silverthorne</a></li></ul>
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Release_Dates">Release Dates</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=4" title="Edit section: Release Dates">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The <a href="/wiki/intel/atom" title="intel/atom">Atom</a> family was officially announced on March 2, 2008 under the <b>Intel Atom</b> and <b>Intel Centrino Atom</b> brands. Bonnell was first introduced on April 2nd <a href="/wiki/2008" title="2008">2008</a> during the Intel Developers Forum in Shanghai.
</p>
<h2><span class="mw-headline" id="Process_Technology">Process Technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=5" title="Edit section: Process Technology">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable" style="float: right;">
<tbody><tr>
<th colspan="2"> 45 nm Manufacturing Fabs
</th></tr>
<tr>
<th> Fab </th>
<th> Location
</th></tr>
<tr>
<td> D1D </td>
<td> Hillsboro, Oregon
</td></tr>
<tr>
<td> Fab 32 </td>
<td> Chandler, Arizona
</td></tr>
<tr>
<td> Fab 28 </td>
<td> Kiryat Gat, Israel
</td></tr></tbody></table>
<p>Bonell is designed to be manufactured using a <a href="/wiki/45_nm_process" class="mw-redirect" title="45 nm process">45 nm process</a>. Intel&#39;s 45 nm process is the first high-volume manufacturing process to introduce High-k + metal gate transistors. 
</p>
<div class="floatleft"><a href="/wiki/File:intel_45nm_transistor.png" class="image"><img alt="intel 45nm transistor.png" src="/w/images/thumb/0/07/intel_45nm_transistor.png/215px-intel_45nm_transistor.png" width="215" height="203" srcset="/w/images/thumb/0/07/intel_45nm_transistor.png/323px-intel_45nm_transistor.png 1.5x, /w/images/thumb/0/07/intel_45nm_transistor.png/430px-intel_45nm_transistor.png 2x"/></a></div>
<table class="wikitable">

<tbody><tr>
<th> </th>
<th> Bonnell
</th></tr>
<tr>
<td> </td>
<td> <a href="/wiki/45_nm" class="mw-redirect" title="45 nm">45 nm</a>
</td></tr>
<tr>
<td> Gate Pitch </td>
<td> 180 nm
</td></tr>
<tr>
<td> Interconnect Pitch </td>
<td> 160 nm
</td></tr>
<tr>
<td> SRAM bit cell (HD)​ </td>
<td> 0.346 µm²
</td></tr>
<tr>
<td> SRAM bit cell (LP)​ </td>
<td> 0.3816 µm²
</td></tr></tbody></table>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="Compatibility">Compatibility</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=6" title="Edit section: Compatibility">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable">
<tbody><tr>
<th> Vendor </th>
<th> OS  </th>
<th> Version </th>
<th> Notes
</th></tr>
<tr>
<td rowspan="4"> <a href="/wiki/Microsoft" class="mw-redirect" title="Microsoft">Microsoft</a> </td>
<td rowspan="4"> Windows </td>
<td style="background-color: #d6ffd8;"> Windows XP Embedded SP2 </td>
<td> Support
</td></tr>
<tr>
<td style="background-color: #d6ffd8;"> Windows Embedded CE 6.0 </td>
<td> Support
</td></tr>
<tr>
<td style="background-color: #d6ffd8;"> Windows 7 </td>
<td> Support
</td></tr>
<tr>
<td style="background-color: #d6ffd8;"> Windows Embedded Standard 7 </td>
<td> Support
</td></tr>
<tr>
<td rowspan="2"> Linux </td>
<td rowspan="2"> Linux </td>
<td style="background-color: #d6ffd8;"> Kernel 2.4/2.6? </td>
<td> Initial Support
</td></tr>
<tr>
<td style="background-color: #d6ffd8;"> MeeGo 1 </td>
<td> Support
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Compiler_support">Compiler support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=7" title="Edit section: Compiler support">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable">

<tbody><tr>
<th> Compiler </th>
<th> Arch-Specific </th>
<th> Arch-Favorable
</th></tr>
<tr>
<td> <a href="/w/index.php?title=GCC&amp;action=edit&amp;redlink=1" class="new" title="GCC (page does not exist)">GCC</a> </td>
<td> <code>-march=bonnell</code> </td>
<td> <code>-mtune=bonnell</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=LLVM&amp;action=edit&amp;redlink=1" class="new" title="LLVM (page does not exist)">LLVM</a> </td>
<td> <code>-march=bonnell</code> </td>
<td> <code>-mtune=bonnell</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=Visual_Studio&amp;action=edit&amp;redlink=1" class="new" title="Visual Studio (page does not exist)">Visual Studio</a> </td>
<td> <code>/arch:SSE3</code>
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=8" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:452px;"><a href="/wiki/File:Menlo_with_Penny_Comparison_(cropped).jpg" class="image"><img alt="" src="/w/images/thumb/1/14/Menlo_with_Penny_Comparison_%28cropped%29.jpg/450px-Menlo_with_Penny_Comparison_%28cropped%29.jpg" width="450" height="273" class="thumbimage" srcset="/w/images/thumb/1/14/Menlo_with_Penny_Comparison_%28cropped%29.jpg/675px-Menlo_with_Penny_Comparison_%28cropped%29.jpg 1.5x, /w/images/thumb/1/14/Menlo_with_Penny_Comparison_%28cropped%29.jpg/900px-Menlo_with_Penny_Comparison_%28cropped%29.jpg 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Menlo_with_Penny_Comparison_(cropped).jpg" class="internal" title="Enlarge"></a></div><a href="/wiki/intel/cores/silverthorne" title="intel/cores/silverthorne">Silverthorne</a> processor next to a penny.</div></div></div>
<p>Bonnell features a brand new architecture not based on any previous Intel design. The architecture was specifically designed for ultra-mobile PCs (UMPCs), mobile internet devices (MID), and other embedded devices. Bonnell&#39;s primary goals were:
</p>
<ol><li> Reduce power consumption,</li>
<li> while staying fully <a href="/wiki/x86" title="x86">x86</a>-compatible,</li>
<li> at acceptable performance</li></ol>
<p>Performance/Power new rule: +1% performance for at most +1% power consumption.
</p><p>In additional to full-<a href="/wiki/x86" title="x86">x86</a> compatibility and power requirements, Bonnell was also required to maintain 100% compatibility with Intel&#39;s <a href="/wiki/intel/microarchitectures/core" class="mw-redirect" title="intel/microarchitectures/core">Core</a> architecture (specficially the then-new <a href="/w/index.php?title=intel/core_2_duo&amp;action=edit&amp;redlink=1" class="new" title="intel/core 2 duo (page does not exist)">Core 2 Duo</a> processors.
</p>
<h3><span class="mw-headline" id="Architecture_2">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=9" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> Strictly ultra-low power
<ul><li> 90%+ lower power than <a href="/wiki/90_nm" class="mw-redirect" title="90 nm">90 nm</a> <a href="/wiki/intel/microarchitectures/pentium_m" title="intel/microarchitectures/pentium m">Pentium M</a></li></ul></li>
<li> <a href="/wiki/45_nm_process" class="mw-redirect" title="45 nm process">45 nm process</a>, 9 metal layers, <a href="/wiki/CMOS" class="mw-redirect" title="CMOS">CMOS</a></li>
<li> 500 mW to 2 W TDP
<ul><li> Average 220 mW</li>
<li> Idle under 80 mW</li></ul></li>
<li> 533 MT/s dual mode (<a href="/w/index.php?title=gunning_transceiver_logic&amp;action=edit&amp;redlink=1" class="new" title="gunning transceiver logic (page does not exist)">GTL</a> &amp; <a href="/wiki/CMOS" class="mw-redirect" title="CMOS">CMOS</a>) <a href="/w/index.php?title=front_side_bus&amp;action=edit&amp;redlink=1" class="new" title="front side bus (page does not exist)">FSB</a></li>
<li> In-order</li>
<li> 2-issue decode</li>
<li> Simple 2-way <a href="/wiki/SMT" class="mw-redirect mw-disambig" title="SMT">SMT</a></li>
<li> Instruction Queue of 32 entries (16 entries/thread)</li>
<li> <a href="/w/index.php?title=floating_point&amp;action=edit&amp;redlink=1" class="new" title="floating point (page does not exist)">FP</a> <a href="/w/index.php?title=Register_File&amp;action=edit&amp;redlink=1" class="new" title="Register File (page does not exist)">Register File</a> (per thread)</li>
<li> <a href="/w/index.php?title=Integer&amp;action=edit&amp;redlink=1" class="new" title="Integer (page does not exist)">Integer</a> <a href="/w/index.php?title=Register_File&amp;action=edit&amp;redlink=1" class="new" title="Register File (page does not exist)">Register File</a> (per thread)</li>
<li> Private L1 cache for each core</li>
<li> Shared L2 cache for the entire chip</li></ul>
<p>The number of functional units were kept to minimum to cut on power consumption.
</p>
<ul><li> 2 <a href="/w/index.php?title=address_generation_units&amp;action=edit&amp;redlink=1" class="new" title="address generation units (page does not exist)">address generation units</a> (AGUs)</li>
<li> 2 Integer <a href="/wiki/ALU" class="mw-redirect" title="ALU">ALUs</a> (1 for jumps, 1 for shifts)</li>
<li> 2 FP ALUs (1 adder, 1 for others)</li>
<li> No Integer multiplier &amp; divider (shared with FP ALU instead)</li></ul>
<h3><span class="mw-headline" id="Block_Diagram">Block Diagram</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=10" title="Edit section: Block Diagram">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><a href="/wiki/File:bonnell_block_diagram.svg" class="image"><img alt="bonnell block diagram.svg" src="/w/images/thumb/b/ba/bonnell_block_diagram.svg/1098px-bonnell_block_diagram.svg.png" width="1098" height="776" srcset="/w/images/thumb/b/ba/bonnell_block_diagram.svg/1647px-bonnell_block_diagram.svg.png 1.5x, /w/images/thumb/b/ba/bonnell_block_diagram.svg/2196px-bonnell_block_diagram.svg.png 2x"/></a>
</p>
<h3><span class="mw-headline" id="Memory_Hierarchy">Memory Hierarchy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=11" title="Edit section: Memory Hierarchy">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> Cache
<ul><li> Hardware prefetchers</li>
<li> C6 cache
<ul><li> 10.5 KiB array to hold the architectural state during deep power down state</li>
<li> 1-read, 1-write ported</li></ul></li>
<li> L1 Instruction Cache
<ul><li> 36 <a href="/wiki/KiB" class="mw-redirect" title="KiB">KiB</a>
<ul><li> 32 KiB Instruction + 4 KiB Boundary Mark</li>
<li> 8-way <a href="/w/index.php?title=set_associative&amp;action=edit&amp;redlink=1" class="new" title="set associative (page does not exist)">set associative</a></li></ul></li>
<li> 1 read and 1 write port</li>
<li> 8 transistors (instead of 6) to reduce voltage</li>
<li> 1-bit pairty (but no ECC)</li></ul></li>
<li> L1 Data Cache
<ul><li> 24 KiB
<ul><li> 6-way set associative</li></ul></li>
<li> 1 read and 1 write port</li>
<li> 8 transistors (instead of 6) to reduce voltage</li>
<li> 1-bit pairty (but no ECC)</li>
<li> Per core</li></ul></li>
<li> L2 Cache:
<ul><li> 512 KiB 8-way set associative</li>
<li> ECC support</li>
<li> Shrinkable from 512 KiB to 128 KiB (2-way)</li>
<li> 64-bit cache line</li>
<li> Per core</li></ul></li>
<li> Tag/<a href="/w/index.php?title=Least_Recently_Used&amp;action=edit&amp;redlink=1" class="new" title="Least Recently Used (page does not exist)">LRU</a>/State bit
<ul><li> All in one array</li>
<li> Tag + data = 4.5 KiB + 17.5 KiB</li></ul></li>
<li> L3 Cache:
<ul><li> No level 3 cache</li></ul></li>
<li> RAM
<ul><li> Maximum of 2 <a href="/wiki/GiB" class="mw-redirect" title="GiB">GiB</a>, 4 GiB, and 8 GiB</li></ul></li></ul></li></ul>
<p>Note that the L1 cache for data and instructions were originally both 32 KiB (8-way), however due to power restrictions, the L1d$ was later reduced to 24 KiB.
</p>
<ul><li> TLB
<ul><li> ITLB
<ul><li> 32-entry</li>
<li> fully associative</li></ul></li>
<li> DTLB
<ul><li> 4 KiB PAges
<ul><li> 64-entry TLB
<ul><li> 4-way set associative</li></ul></li>
<li> 16-entry micro-TLB
<ul><li> fully associative</li>
<li> duplicated for each thread</li></ul></li>
<li> 16-entry PDE cache
<ul><li>fully associative</li></ul></li></ul></li>
<li> Large Pages
<ul><li> 8 entries, 4-way set associative</li></ul></li></ul></li></ul></li></ul>
<h3><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=12" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Bonnell&#39;s architecture shares very little in common with other Intel designs. To achieve the strict ultra-low power objects, Bonnell features a very slimmed down design discarding many high-performance techniques used by Intel&#39;s high-performance architectures such as aggressive <a href="/w/index.php?title=speculative_execution&amp;action=edit&amp;redlink=1" class="new" title="speculative execution (page does not exist)">speculative execution</a>, <a href="/w/index.php?title=out-of-order&amp;action=edit&amp;redlink=1" class="new" title="out-of-order (page does not exist)">out-of-order</a> execution, and µop transformation.
</p><p>Part of the design requirement was that Bonnell retain full <a href="/wiki/x86" title="x86">x86</a> compatibility, up to the latest extension - at one tenth of the power consumption of the <a href="/wiki/intel/microarchitectures/pentium_m" title="intel/microarchitectures/pentium m">Pentium M</a>. This meant any software is now 100% compatible but it forced engineers to deal with all the baggage the architecture brought along. The decision to offer full compatibility brought its own set of benefits such as access to the largest software code base in the world, including the ability to run any other <a href="/wiki/x86" title="x86">x86</a> operating system unmodified. At the same time it forced the design team to resort to other means of reducing power. 
</p><p>Up to Bonnell, all of Intel&#39;s existing architectures put very low priority on power efficiency (note that this has significantly changed since the introduction of <a href="/wiki/intel/microarchitectures/sandy_bridge" class="mw-redirect" title="intel/microarchitectures/sandy bridge">Sandy Bridge</a>). High-performance, high-throughput, complex designs are simply inadequate for the kind of power goals required out of Bonnell, even if they were trimmed down. It was decided that Bonnell would be designed from the scratch with power goals in mind. For those reasons Bonnell resembles the <a href="/wiki/intel/microarchitectures/p5" title="intel/microarchitectures/p5">P5</a> microarchitecture.
</p>
<h3><span class="mw-headline" id="Pipeline">Pipeline</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=13" title="Edit section: Pipeline">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Much like the original <a href="/wiki/intel/microarchitectures/p5" title="intel/microarchitectures/p5">P5</a> microarchitecture, Bonnell consists of an <a href="/w/index.php?title=in-order&amp;action=edit&amp;redlink=1" class="new" title="in-order (page does not exist)">in-order</a> <a href="/w/index.php?title=dual-issue&amp;action=edit&amp;redlink=1" class="new" title="dual-issue (page does not exist)">dual-issue</a> pipeline. The pipeline is shown below. Note the pipeline is duplicated for dual-issue execution. 
</p><p><br/>
</p>
<div style="text-align: center;"><a href="/wiki/File:bonnell_pipeline.svg" class="image"><img alt="bonnell pipeline.svg" src="/w/images/thumb/1/16/bonnell_pipeline.svg/931px-bonnell_pipeline.svg.png" width="931" height="192" srcset="/w/images/thumb/1/16/bonnell_pipeline.svg/1397px-bonnell_pipeline.svg.png 1.5x, /w/images/thumb/1/16/bonnell_pipeline.svg/1862px-bonnell_pipeline.svg.png 2x"/></a></div>
<p><br/>
Unlike <a href="/wiki/intel/microarchitectures/p5" title="intel/microarchitectures/p5">P5</a>, which only had 5 stages, Bonnell has 16 to 19 pipeline stages. The longer pipeline allows a more even spreading of heat across the chip with more units. This also allows a higher clock rate. 
</p>
<h4><span class="mw-headline" id="Front_End">Front End</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=14" title="Edit section: Front End">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Bonnell&#39;s front end is very simple when compared to Intel&#39;s high-performance architectures. <a href="/w/index.php?title=Out-of-order_execution&amp;action=edit&amp;redlink=1" class="new" title="Out-of-order execution (page does not exist)">Out-of-order execution</a> (OoOE) that is found ubiquitously in all HPC architectures was rejected. Bonnell&#39;s power and area constraints simply couldn&#39;t allow for the complex logic needed to support that capability. The <a href="/w/index.php?title=Instruction_Fetch&amp;action=edit&amp;redlink=1" class="new" title="Instruction Fetch (page does not exist)">Instruction Fetch</a> consists of 3 stages, capable of going through up to 16 bytes per cycle. Like fetch, the <a href="/w/index.php?title=Instruction_Decode&amp;action=edit&amp;redlink=1" class="new" title="Instruction Decode (page does not exist)">Instruction Decode</a> is also 3 stages, capable of decording instructions with up to 3 prefixes each cycle (considerably longer for more complex instructions).
</p><p>Bonnell is a departure from all modern x86 architectures with respect to decoding (including those developed by <a href="/wiki/AMD" class="mw-redirect" title="AMD">AMD</a> and <a href="/wiki/VIA" class="mw-redirect" title="VIA">VIA</a> and every Intel architecture since <a href="/wiki/intel/microarchitectures/p6" title="intel/microarchitectures/p6">P6</a>). Whereas modern architectures transform complex <a href="/wiki/x86" title="x86">x86</a> instructions into a more easily digestible µop form, Bonnell does almost no such transformations. The pipeline is tailored to execute regular x86 instructions as single atomic operations consisting of a single destination register and up to three source-registers (typical load-operate-store format). Most instructions actually correspond very closely to the original x86 instructions. This design choice results in lower complexity but at the cost of performance reduction. Bonnell has two identical decoders capable of decoding complex x86 instructions. Being variable length instruction architecture introduces an additional layer of complexity. To assist the decoders, Bonnell implements predecoders that determine instruction boundaries and mark them using a single-bit marker. Two cycles are allocated for predecoding as well as L1 storage. Boundary marks are also stored in the L1 eliminating the need to preform needlessly redundant predecoding. Repeated operations are retrieved pre-marked eliminating two cycles. Bonnel has a 36 KiB L1 instruction cache consisting of 32 KiB instruction cache and 4 KiB instruction boundary mark cache. All instructions (coming from both cache or predecode) must undergo full decode. It&#39;s worthwhile noting that Intel states Bonnell is a 16-stage pipeline because for the most part, after a cache hit you&#39;ll have 16 stages. This is also true in some cases where the processor can simultaneously decode the next instruction. However, in the cases where you get a miss, it will cost 3 additional stages to catch up and locate the boundary for that instruction for a total of 19 stages.
</p><p>Some x86 instructions are simply too complex to handle directly. Those selected few get diverted into the <b>micro-code sequencer ROM</b> (<b>MSROM</b>) for decoding producing much more sane RISCish instructions at the cost of 2 additional cycles. Intel estimates that only 5% of common software require instructions to be split up. Only decoder0 can request transfer to use the MSROM. All instructions longer than 8 bytes or instructions having more than three prefixes will result in a MSROM transfer unconditionally. Those instructions will experience two cycles of delay. The inability to execute things <a href="/w/index.php?title=out-of-order&amp;action=edit&amp;redlink=1" class="new" title="out-of-order (page does not exist)">out-of-order</a> eliminates lots of optimization opportunities at this stage. One thing Bonnell can do is lockstep instructions that can be execute simultaneously such as in the case of instructions that performance a memory access along an arithmetic operation. In those instances Bonnell will issue the instruction as if it were two separate instructions executing simultaneously. In addition, only one <a href="/w/index.php?title=x87&amp;action=edit&amp;redlink=1" class="new" title="x87 (page does not exist)">x87</a> instruction can be decoded per cycle.
</p><p>Because Bonnell has support for <a href="/w/index.php?title=intel/hyper-threading&amp;action=edit&amp;redlink=1" class="new" title="intel/hyper-threading (page does not exist)">Hyper-Threading</a>, Intel&#39;s brand name for their own <a href="/w/index.php?title=simultaneous_multithreading&amp;action=edit&amp;redlink=1" class="new" title="simultaneous multithreading (page does not exist)">simultaneous multithreading</a> technology, a number of modifications had to be done. The <a href="/w/index.php?title=prefetch_buffer&amp;action=edit&amp;redlink=1" class="new" title="prefetch buffer (page does not exist)">prefetch buffer</a> and the <a href="/w/index.php?title=instruction_queue&amp;action=edit&amp;redlink=1" class="new" title="instruction queue (page does not exist)">instruction queue</a> have been duplicated for each thread.
</p>
<h5><span class="mw-headline" id="Branch_predictor">Branch predictor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=15" title="Edit section: Branch predictor">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>No aggressive speculative execution is done in Bonnell, however it does implements a light-weight <a href="/w/index.php?title=Gshare&amp;action=edit&amp;redlink=1" class="new" title="Gshare (page does not exist)">Gshare</a> <a href="/w/index.php?title=branch_predictor&amp;action=edit&amp;redlink=1" class="new" title="branch predictor (page does not exist)">branch predictor</a> consisting of a <a href="/w/index.php?title=two-level_adaptive_predictor&amp;action=edit&amp;redlink=1" class="new" title="two-level adaptive predictor (page does not exist)">two-level adaptive predictor</a> with a 12-bit global history table. The pattern history table has 4096 entries and is <a href="/w/index.php?title=competitively_shared&amp;action=edit&amp;redlink=1" class="new" title="competitively shared (page does not exist)">competitively shared</a> between threads. The branch buffer target has 128 entries (4-way by 32 sets). While <a href="/w/index.php?title=unconditional_jumps&amp;action=edit&amp;redlink=1" class="new" title="unconditional jumps (page does not exist)">unconditional jumps</a> are not recorded in the table, <a href="/w/index.php?title=always-taken&amp;action=edit&amp;redlink=1" class="new" title="always-taken (page does not exist)">always-taken</a> and <a href="/w/index.php?title=never-taken&amp;action=edit&amp;redlink=1" class="new" title="never-taken (page does not exist)">never-taken</a> jumps do.
</p><p>The branch-misprediction penalty is 11 to 13 cycles. Some of the rare or complex x86 instructions will detour into a microcode sequencer for decoding, necessitating two additional clock cycles. Additionally there is a roughly 7 cycle penalty for correctly predicted branches but no target can be predicted because of a missing <a href="/w/index.php?title=branch_target_buffer&amp;action=edit&amp;redlink=1" class="new" title="branch target buffer (page does not exist)">branch target buffer</a> (BTB) entry. Bonnell return stack buffer is 8-entry deep.
</p>
<h4><span class="mw-headline" id="Back_End">Back End</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=16" title="Edit section: Back End">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Each cycle two instructions are dispatched in-order. The scheduler can take a pair of instructions from a single thread or across threads. Bonnell <a href="/w/index.php?title=in-order&amp;action=edit&amp;redlink=1" class="new" title="in-order (page does not exist)">in-order</a> back-end resembles a traditional early 90s design featuring a dual <a href="/wiki/ALU" class="mw-redirect" title="ALU">ALU</a>, a dual <a href="/w/index.php?title=FPU&amp;action=edit&amp;redlink=1" class="new" title="FPU (page does not exist)">FPU</a> and a dual <a href="/w/index.php?title=AGU&amp;action=edit&amp;redlink=1" class="new" title="AGU (page does not exist)">AGU</a>. Similarly to the front-end, in order to accommodate <a href="/w/index.php?title=simultaneous_multithreading&amp;action=edit&amp;redlink=1" class="new" title="simultaneous multithreading (page does not exist)">simultaneous multithreading</a>, the Bonnell design team chose to duplicate both the <a href="/w/index.php?title=floating-point&amp;action=edit&amp;redlink=1" class="new" title="floating-point (page does not exist)">floating-point</a> and <a href="/w/index.php?title=integer&amp;action=edit&amp;redlink=1" class="new" title="integer (page does not exist)">integer</a> <a href="/w/index.php?title=register_file&amp;action=edit&amp;redlink=1" class="new" title="register file (page does not exist)">register files</a>. The duplication of the register files allows Bonnell to perform context switching on each stage by maintaining duplicate states for each thread. The decision to duplicate this logic directly results in more transistors and larger area of the silicon. Overall implementing SMT still required less power and less die area than the other heavyweight alternatives (i.e., <a href="/w/index.php?title=out-of-order&amp;action=edit&amp;redlink=1" class="new" title="out-of-order (page does not exist)">out-of-order</a> and larger <a href="/w/index.php?title=superscaler&amp;action=edit&amp;redlink=1" class="new" title="superscaler (page does not exist)">superscaler</a>). Nonetheless the total register file area accounts for 50% of the entire core&#39;s die area which was single-handedly an important contributor to the overall chip power consumption. 
</p>
<h5><span class="mw-headline" id="FP.2FSIMD_execution_Cluster">FP/SIMD execution Cluster</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=17" title="Edit section: FP/SIMD execution Cluster">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<table class="wikitable" style="text-align: center; float: right;">
<tbody><tr>
<th colspan="2"> SIMD/FP Execution Cluster Ports
</th></tr>
<tr>
<th> Port 0 </th>
<th> Port 1
</th></tr>
<tr>
<td> SIMD ALU<br/>(128-bit / 64-bit int) </td>
<td> SIMD ALU<br/>(128-bit)
</td></tr>
<tr>
<td> Shuffle unit<br/>(128-bit / 64-bit int) </td>
<td> FP Adder
</td></tr>
<tr>
<td> SIMD/FP multiply unit<br/>(128-bit / 64-bit int)
</td></tr>
<tr>
<td> Divide unit (support IMUL, IDIV)
</td></tr></tbody></table>
<p>In the further pursuit of power saving specialized execution units were minimized as much as possible. Bonnell&#39;s <a href="/w/index.php?title=floating_point&amp;action=edit&amp;redlink=1" class="new" title="floating point (page does not exist)">floating point</a> &amp; SIMD execution cluster does most of the heavy lifting. It features a 128 bit <a href="/w/index.php?title=SIMD&amp;action=edit&amp;redlink=1" class="new" title="SIMD (page does not exist)">SIMD</a> <a href="/w/index.php?title=integer&amp;action=edit&amp;redlink=1" class="new" title="integer (page does not exist)">integer</a> path containing 2 SIMD <a href="/wiki/ALU" class="mw-redirect" title="ALU">ALUs</a> and 1 <a href="/w/index.php?title=shuffle_unit&amp;action=edit&amp;redlink=1" class="new" title="shuffle unit (page does not exist)">shuffle unit</a>. Bonnell&#39;s <a href="/w/index.php?title=SIMD&amp;action=edit&amp;redlink=1" class="new" title="SIMD (page does not exist)">SIMD</a> <a href="/w/index.php?title=integer&amp;action=edit&amp;redlink=1" class="new" title="integer (page does not exist)">integer</a> <a href="/w/index.php?title=multiplier&amp;action=edit&amp;redlink=1" class="new" title="multiplier (page does not exist)">multiplier</a> and <a href="/w/index.php?title=floating_point&amp;action=edit&amp;redlink=1" class="new" title="floating point (page does not exist)">floating point</a> <a href="/w/index.php?title=divider&amp;action=edit&amp;redlink=1" class="new" title="divider (page does not exist)">divider</a> are also responsible for the scalar integer multiply and integer divider operations. Additionally the cluster includes a 64 bit FP &amp; SIMD integer multipliers and a 128 bit FP adder.
</p><p>Additionally, this cluster contains a <b>Safe Instruction Recognition</b> (<b>SIR</b>) unit responsible for supporing out-of-order commits. The idea behind the SIR unit is fairly simple, when conditions are met (i.e, when there are no inter-dependency between varying latency instructions) the two instructions will execute simultaneously allowing the shorter latency instruction to execute and finish before a possibly longer latency floating point operation ends. This algorithm reduces needless stalls that plagues traditional in-order pipelines.
</p>
<div style="clear:both;"></div>
<h5><span class="mw-headline" id="Integer_Execution_Cluster">Integer Execution Cluster</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=18" title="Edit section: Integer Execution Cluster">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<table class="wikitable" style="text-align: center; float: left;">
<tbody><tr>
<th colspan="2"> SIMD/FP Execution Cluster Ports
</th></tr>
<tr>
<th> Port 0 </th>
<th> Port 1
</th></tr>
<tr>
<td> Load/Store </td>
<td> Jump unite and LEA
</td></tr>
<tr>
<td> ALU0 </td>
<td> ALU1
</td></tr>
<tr>
<td> Shift/Rotate unit </td>
<td> Bit processing unit
</td></tr></tbody></table>
<p>The integer execution cluster contains two <a href="/wiki/ALU" class="mw-redirect" title="ALU">ALUs</a>, a <a href="/w/index.php?title=shifter&amp;action=edit&amp;redlink=1" class="new" title="shifter (page does not exist)">shifter</a>, and a <a href="/w/index.php?title=jump&amp;action=edit&amp;redlink=1" class="new" title="jump (page does not exist)">jump</a> execution unit capable of performing single-cycle 64 bit <a href="/w/index.php?title=integer&amp;action=edit&amp;redlink=1" class="new" title="integer (page does not exist)">integer</a> operations. The Integer cluster has store-forwarding support allowing for a 0-cycle latency effective load-to-use.
</p>
<div style="clear:both;"></div>
<h5><span class="mw-headline" id="Memory_Subsystem">Memory Subsystem</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=19" title="Edit section: Memory Subsystem">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Bonnell has two <a href="/w/index.php?title=address_generation_units&amp;action=edit&amp;redlink=1" class="new" title="address generation units (page does not exist)">address generation units</a> (AGUs). For data, there is 24 <a href="/wiki/KiB" class="mw-redirect" title="KiB">KiB</a> <a href="/w/index.php?title=write-back&amp;action=edit&amp;redlink=1" class="new" title="write-back (page does not exist)">write-back</a> L1 cache with a 2-level DTLB hierarchy, hardware page walker, and an integer store-to-load forwarding support. Additionally, there is a rather large 512 KiB <a href="/w/index.php?title=L2_cache&amp;action=edit&amp;redlink=1" class="new" title="L2 cache (page does not exist)">L2 cache</a> with inline ECC and <a href="/w/index.php?title=hardware_pre-fetchers&amp;action=edit&amp;redlink=1" class="new" title="hardware pre-fetchers (page does not exist)">hardware pre-fetchers</a>. The tag, <a href="/w/index.php?title=Least_Recently_Used&amp;action=edit&amp;redlink=1" class="new" title="Least Recently Used (page does not exist)">LRU</a>, and the state bits are all stored in a single array to minimize area. The tag and data consist of 8 4.5 KiB tag sub arrays and 32 17.5 KiB data sub-arrays made of 256 cells on the bit line and 136 cells on the write line.
</p><p>As a power-saving feature, the L2 cache can be configured down to 2-way dynamically (i.e. programmatically) for applications that do not require the full performance. Doing so reduces the power and downsizes the cache to 128 KiB. Additionally, for less demanding tasks, the Bonnell power gates unused ways. It&#39;s interesting to note that the design team placed the TAG blocks at the bottom of the DATA arrays allowing, in theory, to expend the L2 to 1 MiB should they want to.
</p>
<h3><span class="mw-headline" id="I.2FO_Bus">I/O Bus</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=20" title="Edit section: I/O Bus">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="floatright"><a href="/wiki/File:dual-mode_fsb_driver.png" class="image"><img alt="dual-mode fsb driver.png" src="/w/images/thumb/5/57/dual-mode_fsb_driver.png/550px-dual-mode_fsb_driver.png" width="550" height="214" srcset="/w/images/thumb/5/57/dual-mode_fsb_driver.png/825px-dual-mode_fsb_driver.png 1.5x, /w/images/thumb/5/57/dual-mode_fsb_driver.png/1100px-dual-mode_fsb_driver.png 2x"/></a></div>
<dl><dd><i>Main article: <a href="/w/index.php?title=intel/front-side_bus&amp;action=edit&amp;redlink=1" class="new" title="intel/front-side bus (page does not exist)">Front-Side Bus</a></i></dd></dl>
<p>Traditionally, Intel has been using A<a href="/w/index.php?title=GTL&amp;action=edit&amp;redlink=1" class="new" title="GTL (page does not exist)">GTL</a>+ transceivers (Advanced <a href="/w/index.php?title=Gunning_Transceiver_Logic&amp;action=edit&amp;redlink=1" class="new" title="Gunning Transceiver Logic (page does not exist)">Gunning Transceiver Logic</a>) for their <a href="/w/index.php?title=front-side_bus&amp;action=edit&amp;redlink=1" class="new" title="front-side bus (page does not exist)">front-side bus</a> communication. With bonnell (and the <a href="/w/index.php?title=chipset&amp;action=edit&amp;redlink=1" class="new" title="chipset (page does not exist)">chipset</a>) Intel also introduced a <a href="/wiki/CMOS" class="mw-redirect" title="CMOS">CMOS</a> signaling logic mode. CMOS has the advantage of only drawing power during transition. The switch to CMOS saves 200-500 mW at the cost of worse latency and slower bus which ranges from 400 to 533 MHz. Bonnell&#39;s intended applications is not heavy processing machine, the lower bus speed was likely a worthy compromise.
</p><p>Bonnell implements both mode, so designers who prefer the faster <a href="/w/index.php?title=front-side_bus&amp;action=edit&amp;redlink=1" class="new" title="front-side bus (page does not exist)">bus</a> can opt for the traditional AGTL+ transceivers while those who seek low power can opt for the CMOS implementation. Intel offers both types by simply fusing the appropriate circuitry. This is done by reprogramming the NFET control pull-down and the PFET control accordingly, activating or deactivating the resistor and switching the voltage.
</p>
<div class="floatleft"><a href="/wiki/File:bonnell_split_power_planes.png" class="image"><img alt="bonnell split power planes.png" src="/w/images/thumb/3/3c/bonnell_split_power_planes.png/400px-bonnell_split_power_planes.png" width="400" height="254" srcset="/w/images/thumb/3/3c/bonnell_split_power_planes.png/600px-bonnell_split_power_planes.png 1.5x, /w/images/thumb/3/3c/bonnell_split_power_planes.png/800px-bonnell_split_power_planes.png 2x"/></a></div>
<p>Note that during deep sleep, the design team designed the power rails using two power planes. To further save power, only keeping 21 pins are kept alive, reducing the average power by another 10% while killing off 182 of the other I/O which are not necessary for that state.
</p>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="Features">Features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=21" title="Edit section: Features">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Multithreading">Multithreading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=22" title="Edit section: Multithreading">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Bonnell supports <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>&#39;s <a href="/w/index.php?title=intel/hyper-threading&amp;action=edit&amp;redlink=1" class="new" title="intel/hyper-threading (page does not exist)">Hyper-Threading</a>, their marketing term for their own implementation of simultaneous multithreading. The notion of implementing <a href="/w/index.php?title=simultaneous_multithreading&amp;action=edit&amp;redlink=1" class="new" title="simultaneous multithreading (page does not exist)">simultaneous multithreading</a> on such a low-power architecture might seem unusual at first. In fact, it&#39;s one of only a handful of ultra-low power architectures to support such feature. Intel justified this design choice by demonstrating that performance enjoys an uplift of anywhere from 30% to 50% while worsening power consumption by up to 20% (with an average of 30% performance increase for 15% more power). The toll on the die area was a mere 8%.
</p><p>In the front-end, the <a href="/w/index.php?title=prefetch_buffer&amp;action=edit&amp;redlink=1" class="new" title="prefetch buffer (page does not exist)">prefetch buffer</a> and the <a href="/w/index.php?title=instruction_queue&amp;action=edit&amp;redlink=1" class="new" title="instruction queue (page does not exist)">instruction queue</a> have been duplicated for each thread, everything else is competitively shared between the threads. In the back-end, only the <a href="/w/index.php?title=integer&amp;action=edit&amp;redlink=1" class="new" title="integer (page does not exist)">integer</a> and <a href="/w/index.php?title=floating&amp;action=edit&amp;redlink=1" class="new" title="floating (page does not exist)">floating</a> <a href="/w/index.php?title=register_file&amp;action=edit&amp;redlink=1" class="new" title="register file (page does not exist)">register files</a> are duplicated, everything else is competitively shared as well. Note that both threads compete over the L1 instruction and data caches as well as the L2 and the TLBs with the exception of a 16-entry micro-TLB that&#39;s duplicated for each thread.
</p>
<h3><span class="mw-headline" id="Low-power_features">Low-power features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=23" title="Edit section: Low-power features">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div style="margin-right: 25px; float: left;"><a href="/wiki/File:bonnell_c-states.png" class="image"><img alt="bonnell c-states.png" src="/w/images/thumb/c/c2/bonnell_c-states.png/400px-bonnell_c-states.png" width="400" height="278" srcset="/w/images/c/c2/bonnell_c-states.png 1.5x"/></a></div>
<p>Bonnell implements a number of features to enhance battery life including several lower power states (<a href="/wiki/C-states" class="mw-redirect" title="C-states">C-states</a>). Bonnell is capable of achieving 2 GHz core frequency at 1 V and can go down all the way to 600 MHz at 0.75 V though down-dialing the core phase-lock-loop (PLL) ratio. Bonnell supports up to C6 <a href="/wiki/C-state" class="mw-redirect" title="C-state">C-state</a> where more power saving is achieving with higher C-state which in term means more components (i.e., features) are turned off.
</p>
<div>
<p>• C-0 state, the processor can operate at its highest frequency (in high-frequency mode (HFM)) and in its lowest frequency (low frequency mode (LFM)).<br/>
• C-1 state, the core is <a href="/w/index.php?title=power-gated&amp;action=edit&amp;redlink=1" class="new" title="power-gated (page does not exist)">power-gated</a> and the L1 caches are flushed, yielding lower dynamic power; exit latency is sub-1µs<br/>
• C-4 state, the <a href="/w/index.php?title=PPL&amp;action=edit&amp;redlink=1" class="new" title="PPL (page does not exist)">PPLs</a> are shut down down as well, exit latency is in the order of 30 µs<br/>
• C-6 state, the state of the machine is kept alive in a 10.5 KiB register file (SRAM kept at V<sub>CC</sub> of 0.3 V) with the core power is completely shut off; exit latency in the order of 100 µs<br/>
</p>
</div>
<p>Intel estimates C-6 residency to be between 80% and 90% resulting in an average power in the order of 220 mW. Likewise Idle power, which is dominated by leakage power of the functional units, is below 80 mW.
</p>
<div style="clear:both;"></div>
<h3><span class="mw-headline" id="Modularity">Modularity</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=24" title="Edit section: Modularity">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Bonnell is a highly modular architecture with almost all features disableable via built-in fuses allowing for many <a href="/w/index.php?title=binning&amp;action=edit&amp;redlink=1" class="new" title="binning (page does not exist)">binning</a> variation. Both virtualization support (VT-x/d) and <a href="/w/index.php?title=intel/hyper-threading&amp;action=edit&amp;redlink=1" class="new" title="intel/hyper-threading (page does not exist)">Hyper-Threading</a> may be disabled to cut on power. Bonnell implements both AGTL+ and CMOS transceiver logic for the <a href="/w/index.php?title=front-side_bus&amp;action=edit&amp;redlink=1" class="new" title="front-side bus (page does not exist)">front-side bus</a> signaling with either one capable of being fused off. CMOS signaling allows for lower power but cannot reach the high bug speeds that AGTL+ can. This may or maybe not be a restriction that system designers might face.
</p>
<h2><span class="mw-headline" id="Second_Generation_Enhancements">Second Generation Enhancements</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=25" title="Edit section: Second Generation Enhancements">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="floatleft"><a href="/wiki/File:lincroft_goals.png" class="image"><img alt="lincroft goals.png" src="/w/images/thumb/f/f3/lincroft_goals.png/200px-lincroft_goals.png" width="200" height="130" srcset="/w/images/thumb/f/f3/lincroft_goals.png/300px-lincroft_goals.png 1.5x, /w/images/thumb/f/f3/lincroft_goals.png/400px-lincroft_goals.png 2x"/></a></div>
<div class="floatright"><a href="/wiki/File:bonnell_system_board_size_goals.png" class="image"><img alt="bonnell system board size goals.png" src="/w/images/thumb/5/50/bonnell_system_board_size_goals.png/300px-bonnell_system_board_size_goals.png" width="300" height="234" srcset="/w/images/thumb/5/50/bonnell_system_board_size_goals.png/450px-bonnell_system_board_size_goals.png 1.5x, /w/images/thumb/5/50/bonnell_system_board_size_goals.png/600px-bonnell_system_board_size_goals.png 2x"/></a></div>
<p>With the introduction of <a href="/wiki/intel/cores/lincroft" title="intel/cores/lincroft">Lincroft</a>, Intel has made substantial improvements the overall platform. The <a href="/wiki/intel/cores/silverthorne" title="intel/cores/silverthorne">Silverthorne</a>-based systems had a great core in terms of power and performance, but they were drugged behind when was combined with far less efficient chipset and system design. These deficiencies were addressed in the second generation of Bonnell-based models. 
</p><p>The first variant was <a href="/wiki/intel/cores/lincroft" title="intel/cores/lincroft">Lincroft</a> which set out to reduce the original system standby power of 1.6 W down to 32 mW (a 50x reduction) while reducing the overall board size by 2x. To achieve those goals Intel turned to higher integration, moving <a href="/wiki/integrated_graphics" class="mw-redirect" title="integrated graphics">Graphics</a>, CPU core, Video Acceleration, <a href="/w/index.php?title=Display_Controller&amp;action=edit&amp;redlink=1" class="new" title="Display Controller (page does not exist)">Display Controller</a>, and <a href="/w/index.php?title=Memory_Controller&amp;action=edit&amp;redlink=1" class="new" title="Memory Controller (page does not exist)">Memory Controller</a> all in a single <a href="/w/index.php?title=system_on_a_chip&amp;action=edit&amp;redlink=1" class="new" title="system on a chip (page does not exist)">system on a chip</a>. Those components were previously incorporated on the <a href="/wiki/130_nm_process" class="mw-redirect" title="130 nm process">130 nm process</a> chipset. This leaves the <a href="/wiki/intel/chipsets/langwell" title="intel/chipsets/langwell">Langwell</a> chipset with just the low-power <a href="/w/index.php?title=southbridge&amp;action=edit&amp;redlink=1" class="new" title="southbridge (page does not exist)">southbridge</a> functionalities. The new chipset is also manufactured on a considerably better <a href="/wiki/65_nm_process" class="mw-redirect" title="65 nm process">65 nm process</a>
</p>
<h3><span class="mw-headline" id="Performance_Features">Performance Features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=26" title="Edit section: Performance Features">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>To address the higher performance goals, Intel introduced a number of new features into Lincroft including <b>Bus Turbo Mode</b> and <b>Burst Mode</b>.
</p>
<h4><span class="mw-headline" id="Clock_Domains">Clock Domains</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=27" title="Edit section: Clock Domains">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Each of <a href="/wiki/intel/cores/lincroft" title="intel/cores/lincroft">Lincroft</a>&#39;s multimedia engines are assigned a specific clock ratios and using a farm of clock dividers and clock selectors the appropriate clocks get generated to the individual multimedia engines. The complex clocking architecture implemented in Lincroft was designed to allow greater flexibility and a wider range of devices. This is done by simply tweaking the appropriate ratios for each engine based on the desired performance and power goals.
</p><p><a href="/wiki/File:lincroft_clock_domains.png" class="image"><img alt="lincroft clock domains.png" src="/w/images/thumb/9/9b/lincroft_clock_domains.png/600px-lincroft_clock_domains.png" width="600" height="311" srcset="/w/images/thumb/9/9b/lincroft_clock_domains.png/900px-lincroft_clock_domains.png 1.5x, /w/images/thumb/9/9b/lincroft_clock_domains.png/1200px-lincroft_clock_domains.png 2x"/></a>
</p>
<h4><span class="mw-headline" id="Bus_Turbo_Mode_.26_Burst_Mode">Bus Turbo Mode &amp; Burst Mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=28" title="Edit section: Bus Turbo Mode &amp; Burst Mode">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Intel also introduced <b>Burst Turbo Mode</b>, a feature designed to reduce memory latency by dynamically increasing bus frequencies in sync with CPU bursts. At pre-defined CPU frequencies, the bus gets dynamically overclocked to reduce the bottlenecking that might occur. This is implemented directly in hardware using the <a href="/w/index.php?title=clock_dividers&amp;action=edit&amp;redlink=1" class="new" title="clock dividers (page does not exist)">clock dividers</a> (see <a href="#Clock_Domains">§ Clock Domains</a>) without the need to re-clock the PLLs.
</p><p>Another feature that was introduced was <b>Burst Mode</b>, the ability for the CPU to opportunistically take advantage of the thermal headroom on the T<sub>junction</sub> and T<sub>skin</sub> by temporarily increasing the CPU frequency. Upon violation of T<sub>junction</sub>/T<sub>skin</sub>, the system throttles down back to recovery points (LFM <a href="/wiki/c-state" class="mw-redirect" title="c-state">c-state</a>).
</p>
<h3><span class="mw-headline" id="Low-power_features_2">Low-power features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=29" title="Edit section: Low-power features">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In order to further reduce power Intel introduced a number of new features:
</p>
<ul><li> Low power architecture features
<ul><li> <a href="/w/index.php?title=MIPI-DSI&amp;action=edit&amp;redlink=1" class="new" title="MIPI-DSI (page does not exist)">MIPI-DSI</a></li>
<li> <a href="/w/index.php?title=LP-DDR1&amp;action=edit&amp;redlink=1" class="new" title="LP-DDR1 (page does not exist)">LP-DDR1</a></li>
<li> Integrated Hardware accelerators for Video Encode/Code</li></ul></li>
<li> Enhanced Geyserville for ULFM</li>
<li> Extended CPU Power <a href="/wiki/C-States" class="mw-redirect" title="C-States">C-States</a></li>
<li> Distributed <a href="/w/index.php?title=Power_Gating&amp;action=edit&amp;redlink=1" class="new" title="Power Gating (page does not exist)">Power Gating</a></li></ul>
<h4><span class="mw-headline" id="Enhanced_Geyserville_.28eGVL.29">Enhanced Geyserville (eGVL)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=30" title="Edit section: Enhanced Geyserville (eGVL)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="floatright"><a href="/wiki/File:lincroft_new_egvl_mode.png" class="image"><img alt="lincroft new egvl mode.png" src="/w/images/thumb/1/1a/lincroft_new_egvl_mode.png/200px-lincroft_new_egvl_mode.png" width="200" height="194" srcset="/w/images/thumb/1/1a/lincroft_new_egvl_mode.png/300px-lincroft_new_egvl_mode.png 1.5x, /w/images/thumb/1/1a/lincroft_new_egvl_mode.png/400px-lincroft_new_egvl_mode.png 2x"/></a></div>
<p><b>Enhanced Geyserville</b> is a new mode that allows the CPU to run below LFM at V<sub>min</sub>. This enables linear saving of average power during instances where the CPU is idle while in C0 <a href="/w/index.php?title=C-State&amp;action=edit&amp;redlink=1" class="new" title="C-State (page does not exist)">C-State</a> (cV²F, note that leakage is mostly a constant due to V=V<sub>min</sub> the entire time). Equivalent, the bus frequency is also down-clocked at predefined frequencies (see <a href="#Bus_Turbo_Mode_.26_Burst_Mode">§ Bus Turbo Mode</a>). The additional ultra low-power mode is exposed as a <a href="/w/index.php?title=P-State&amp;action=edit&amp;redlink=1" class="new" title="P-State (page does not exist)">P-State</a> to the <a href="/w/index.php?title=operating_system&amp;action=edit&amp;redlink=1" class="new" title="operating system (page does not exist)">operating system</a>.
</p><p>Below is the C-State chart with the additional Ultra-low LFM state added, enabling further decrease in average power consumption.
</p><p><a href="/wiki/File:lincroft_extended_c-states.png" class="image"><img alt="lincroft extended c-states.png" src="/w/images/thumb/0/01/lincroft_extended_c-states.png/400px-lincroft_extended_c-states.png" width="400" height="304" srcset="/w/images/thumb/0/01/lincroft_extended_c-states.png/600px-lincroft_extended_c-states.png 1.5x, /w/images/thumb/0/01/lincroft_extended_c-states.png/800px-lincroft_extended_c-states.png 2x"/></a>
</p>
<h4><span class="mw-headline" id="Extensive_power-gating">Extensive power-gating</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=31" title="Edit section: Extensive power-gating">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Lincroft introduces an extensive system of power-gating. The entire SoC is divided up into multiple physical power islands. Each island can be individually controlled through a distributed power-gating system. Lincroft allows for a fine-grained management of power through both hardware and software to be able to disable areas of the chip that are not being actively utilized.
</p><p><br/>
</p>
<div style="display: inline-block;">
<div style="float: left; margin: 10px;"><a href="/wiki/File:lincroft_all_off.png" class="image"><img alt="lincroft all off.png" src="/w/images/thumb/5/5d/lincroft_all_off.png/300px-lincroft_all_off.png" width="300" height="478" srcset="/w/images/thumb/5/5d/lincroft_all_off.png/450px-lincroft_all_off.png 1.5x, /w/images/thumb/5/5d/lincroft_all_off.png/600px-lincroft_all_off.png 2x"/></a></div>
<div style="float: left; margin: 10px;"><a href="/wiki/File:lincroft_all_on.png" class="image"><img alt="lincroft all on.png" src="/w/images/thumb/d/d2/lincroft_all_on.png/300px-lincroft_all_on.png" width="300" height="480" srcset="/w/images/thumb/d/d2/lincroft_all_on.png/450px-lincroft_all_on.png 1.5x, /w/images/thumb/d/d2/lincroft_all_on.png/600px-lincroft_all_on.png 2x"/></a></div>
</div>
<h2><span class="mw-headline" id="Die">Die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=32" title="Edit section: Die">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Silverthorne"><a href="/wiki/intel/cores/silverthorne" title="intel/cores/silverthorne">Silverthorne</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=33" title="Edit section: Silverthorne">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> <a href="/wiki/45_nm_process" class="mw-redirect" title="45 nm process">45 nm process</a></li>
<li> 9 metal layers</li>
<li> 47,212,207 transistors</li>
<li> 3.1 mm x 7.8 mm</li>
<li> 24.18 mm² die size</li>
<li> packaged in a Halide-Free 441 ball, 14 mm x 13 mm µFCBGA</li></ul>
<p><a href="/wiki/File:Silverthorne_die_shot.jpg" class="image"><img alt="Silverthorne die shot.jpg" src="/w/images/thumb/d/d1/Silverthorne_die_shot.jpg/1100px-Silverthorne_die_shot.jpg" width="1100" height="450" srcset="/w/images/thumb/d/d1/Silverthorne_die_shot.jpg/1650px-Silverthorne_die_shot.jpg 1.5x, /w/images/thumb/d/d1/Silverthorne_die_shot.jpg/2200px-Silverthorne_die_shot.jpg 2x"/></a>
</p><p><a href="/wiki/File:Silverthorne_die_shot_2.jpg" class="image"><img alt="Silverthorne die shot 2.jpg" src="/w/images/e/e0/Silverthorne_die_shot_2.jpg" width="1100" height="454"/></a>
</p><p><a href="/wiki/File:Silverthorne_die_shot_(marked).png" class="image"><img alt="Silverthorne die shot (marked).png" src="/w/images/thumb/b/b8/Silverthorne_die_shot_%28marked%29.png/1100px-Silverthorne_die_shot_%28marked%29.png" width="1100" height="450" srcset="/w/images/thumb/b/b8/Silverthorne_die_shot_%28marked%29.png/1650px-Silverthorne_die_shot_%28marked%29.png 1.5x, /w/images/thumb/b/b8/Silverthorne_die_shot_%28marked%29.png/2200px-Silverthorne_die_shot_%28marked%29.png 2x"/></a>
</p><p><b>Function Unit Blocks (</b>FUBs<b>):</b>
</p>
<ul><li> <b>BIC</b>/<b>BIU</b> - Bus Interface Cluster/Unit</li>
<li> <b>MEC</b> - Memory Cluster Execution &amp; L1d$</li>
<li> <b>FPC</b> - FP/SIMD execution Cluster</li>
<li> <b>IEC</b> - Integer Execution Cluster</li>
<li> <b>FEC</b> - Front-End Cluster &amp; L1i$</li>
<li> <b>FSB</b> - Front Side Bus</li></ul>
<h4><span class="mw-headline" id="Physical_layout">Physical layout</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=34" title="Edit section: Physical layout">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="floatright"><a href="/wiki/File:bonnell_die_size_areas.svg" class="image"><img alt="bonnell die size areas.svg" src="/w/images/thumb/9/95/bonnell_die_size_areas.svg/500px-bonnell_die_size_areas.svg.png" width="500" height="202" srcset="/w/images/thumb/9/95/bonnell_die_size_areas.svg/750px-bonnell_die_size_areas.svg.png 1.5x, /w/images/thumb/9/95/bonnell_die_size_areas.svg/1000px-bonnell_die_size_areas.svg.png 2x"/></a></div><div class="floatright"><a href="/wiki/File:bonnell_die_size_areas_2.svg" class="image"><img alt="bonnell die size areas 2.svg" src="/w/images/thumb/3/3c/bonnell_die_size_areas_2.svg/500px-bonnell_die_size_areas_2.svg.png" width="500" height="202" srcset="/w/images/thumb/3/3c/bonnell_die_size_areas_2.svg/750px-bonnell_die_size_areas_2.svg.png 1.5x, /w/images/thumb/3/3c/bonnell_die_size_areas_2.svg/1000px-bonnell_die_size_areas_2.svg.png 2x"/></a></div>
<p>The Atom design team was considerably smaller than Intel&#39;s typical design teams which forced them to work in a slightly different way. The design team used a methodology they described as a &#34;sea of Functional Unit Block&#34; (FUBs) where by all cluster hierarchies (including unit-level hierarchies) are flattened at the chip level. This development methodology allowed for faster iteration. The various FUB designs were divided among the team members allowing them to handle the design in a more manageable way. All in all, Bonnell&#39;s physical database consisted of 205 unique FUBs interlinked via 41,000 FUB-to-FUB interconnects. Bonnell is manufactured on <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>&#39;s <a href="/wiki/45_nm_process" class="mw-redirect" title="45 nm process">45 nm process</a>. 91% of the FUBs using pre-characterized <a href="/w/index.php?title=standard_cells&amp;action=edit&amp;redlink=1" class="new" title="standard cells (page does not exist)">standard cells</a> (45% structured data-path and 46% fully synthesized random logic blocks) with only the remaining 9% being <a href="/w/index.php?title=full-custom&amp;action=edit&amp;redlink=1" class="new" title="full-custom (page does not exist)">full-custom</a> blocks. The unusually high utilization of standard cells (at least for Intel) is likely due to the limited resources given to the Bonnell design team.
</p>
<table class="wikitable sortable">

<tbody><tr>
<th> Type </th>
<th> Unique </th>
<th> Instances
</th></tr>
<tr>
<td> Random Logic Synthesized </td>
<td style="text-align: center;"> 92 </td>
<td style="text-align: center;"> 92
</td></tr>
<tr>
<td> Structured Data Paths </td>
<td style="text-align: center;"> 88 </td>
<td style="text-align: center;"> 140
</td></tr>
<tr>
<td> L2 sub-arrays </td>
<td style="text-align: center;"> 2 </td>
<td style="text-align: center;"> 40
</td></tr>
<tr>
<td> Custom </td>
<td style="text-align: center;"> 18 </td>
<td style="text-align: center;"> 19
</td></tr>
<tr>
<td> Repeater Station </td>
<td style="text-align: center;"> - </td>
<td style="text-align: center;"> 317
</td></tr>
<tr>
<th> Total </th>
<th> 200 </th>
<th> 608
</th></tr></tbody></table>
<table class="wikitable sortable" style="float: left;">

<tbody><tr>
<th> Cluster </th>
<th> <a href="/w/index.php?title=Transistor_Count&amp;action=edit&amp;redlink=1" class="new" title="Transistor Count (page does not exist)">Transistor Count</a>
</th></tr>
<tr>
<td> Core </td>
<td style="text-align: right;"> 13,828,574
</td></tr>
<tr>
<td> Uncore </td>
<td style="text-align: right;"> 2,738,951
</td></tr>
<tr>
<td> L2 &amp; L2 tag </td>
<td style="text-align: right;"> 30,644,682
</td></tr>
<tr>
<th> Total </th>
<th style="text-align: right;"> 47,212,207
</th></tr></tbody></table>
<div style="clear:both;"></div>
<h3><span class="mw-headline" id="Lincroft"><a href="/wiki/intel/cores/lincroft" title="intel/cores/lincroft">Lincroft</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=35" title="Edit section: Lincroft">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> <a href="/wiki/45_nm_process" class="mw-redirect" title="45 nm process">45 nm process</a></li></ul>
<h4><span class="mw-headline" id="Moorestown_Platform">Moorestown Platform</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=36" title="Edit section: Moorestown Platform">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li> <a href="/wiki/45_nm_process" class="mw-redirect" title="45 nm process">45 nm process</a></li>
<li> 140,000,000</li>
<li> Die size 7.34 mm × 8.89 mm</li>
<li> Size area 65.2526 mm²</li></ul>
<p><a href="/wiki/File:lincroft_die_shot.png" class="image"><img alt="lincroft die shot.png" src="/w/images/thumb/6/63/lincroft_die_shot.png/750px-lincroft_die_shot.png" width="750" height="624" srcset="/w/images/6/63/lincroft_die_shot.png 1.5x"/></a>
</p><p><a href="/wiki/File:lincroft_die_shot_(annotated).png" class="image"><img alt="lincroft die shot (annotated).png" src="/w/images/thumb/d/d8/lincroft_die_shot_%28annotated%29.png/750px-lincroft_die_shot_%28annotated%29.png" width="750" height="624" srcset="/w/images/d/d8/lincroft_die_shot_%28annotated%29.png 1.5x"/></a>
</p><p><br/>
<a href="/wiki/File:lincroft_die_shot_2.png" class="image"><img alt="lincroft die shot 2.png" src="/w/images/0/08/lincroft_die_shot_2.png" width="750" height="623"/></a>
</p><p><a href="/wiki/File:lincroft_die_shot_2_(annotated).png" class="image"><img alt="lincroft die shot 2 (annotated).png" src="/w/images/5/50/lincroft_die_shot_2_%28annotated%29.png" width="750" height="623"/></a>
</p>
<h4><span class="mw-headline" id="Oak_Trail_Platform">Oak Trail Platform</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=37" title="Edit section: Oak Trail Platform">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/File:lincroft_oak_trail_die_shot.png" class="image"><img alt="lincroft oak trail die shot.png" src="/w/images/3/32/lincroft_oak_trail_die_shot.png" width="750" height="572"/></a>
</p>
<h2><span class="mw-headline" id="Cores">Cores</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=38" title="Edit section: Cores">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Bonnell has lived through a number of iterations unlike the mainstream variants which followed a <a href="/wiki/intel/tick-tock" title="intel/tick-tock">far more ambitious development cycle</a>. Products based on Bonnell can more or less be split into two generations:
</p>
<ul><li> <b>First Generation</b> - initial Bonnell processor models. Those relied on a number of external chipset chips for the I/O, graphics, and various other system features.</li>
<li> <b>Second Generation</b> - considerably higher integration was introduced. The original CPU was not incorporated along with many of its peripheral on a single chip to create a <a href="/w/index.php?title=System_on_a_Chip&amp;action=edit&amp;redlink=1" class="new" title="System on a Chip (page does not exist)">System on a Chip</a>.</li></ul>
<h3><span class="mw-headline" id="First_generation">First generation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=39" title="Edit section: First generation">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>First generation of Bonnell-based microprocessors introduced 2 cores: <b><a href="/wiki/intel/cores/silverthorne" title="intel/cores/silverthorne">Silverthorne</a></b> for ultra-mobile PCs and mobile Internet devices (MIDs) and <b><a href="/wiki/intel/diamondville" class="mw-redirect" title="intel/diamondville">Diamondville</a></b> for ultra cheap notebooks and desktops. 
</p>
<ul><li> <b><a href="/wiki/intel/cores/silverthorne" title="intel/cores/silverthorne">Silverthorne</a></b> was the codename for a series of Mobile Internet Devices (MIDs) introduced in 2008. These processors had 1 core and 2 threads with a FSB operating at 400 MHz-533 MHz. Those models were branded as <a href="/wiki/intel/atom" title="intel/atom">Atom</a> MIDs and went along with the <a href="/wiki/intel/chipsets/poulsbo" title="intel/chipsets/poulsbo">poulsbo</a> chipset.</li>
<li> <b><a href="/wiki/intel/cores/diamondville" title="intel/cores/diamondville">Diamondville</a></b> was the codename for the series of ultra cheap notebooks and desktops introduced in 2008. Diamondville is very much a soldered-on-motherboard derivative of <a href="/wiki/intel/cores/silverthorne" title="intel/cores/silverthorne">Silverthorne</a> with faster FSB (operating at 533 MHz - 667 MHz). The dual-core version is a <a href="/w/index.php?title=Multi_Chip_Module&amp;action=edit&amp;redlink=1" class="new" title="Multi Chip Module (page does not exist)">Multi Chip Module</a> (MCM) Silverthorne variant operating on the same <a href="/w/index.php?title=FSB&amp;action=edit&amp;redlink=1" class="new" title="FSB (page does not exist)">FSB</a>.</li></ul>
<h3><span class="mw-headline" id="Second_Generation">Second Generation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=40" title="Edit section: Second Generation">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>First generation of Bonnell-based microprocessors while being low power had to work with the older <a href="/wiki/90_nm_process" class="mw-redirect" title="90 nm process">90 nm process</a> <a href="/w/index.php?title=intel/945gse&amp;action=edit&amp;redlink=1" class="new" title="intel/945gse (page does not exist)">945GSE</a> chipset and <a href="/w/index.php?title=intel/82801gbm&amp;action=edit&amp;redlink=1" class="new" title="intel/82801gbm (page does not exist)">82801GBM</a> I/O controller with a TDP of almost 9.5 watts - almost 4 times that of the processor itself. Second generation Bonnell-based microprocessors aimed to address this issue by integrating a memory controller and GPU on-chip. This drastically reduced power consumption and cost.
</p>
<ul><li> <b><a href="/wiki/intel/cores/lincroft" title="intel/cores/lincroft">Lincroft</a></b> is the codename for Bonnell-based Silverthorne&#39;s successor. Lincroft integrates on-die the graphics and memory controller. Lincroft effectively replaces the original Silverthorne offering 2x reduction in average circuit board size and up to 50x standby power reduction vs Menlow equivalent. Lincroft also introduces a 2x reduction in the overall active power consumption of the system.</li></ul>
<h4><span class="mw-headline" id="Pineview">Pineview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=41" title="Edit section: Pineview">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><i>Main article: <a href="/w/index.php?title=intel/pineview&amp;action=edit&amp;redlink=1" class="new" title="intel/pineview (page does not exist)">Pineview</a></i></dd></dl>
<p><b>Pineview</b> was the codename for second generate Bonnell-based processors which integrated a <a href="/w/index.php?title=memory_controller&amp;action=edit&amp;redlink=1" class="new" title="memory controller (page does not exist)">memory controller</a>, <a href="/w/index.php?title=intel/direct_media_interface&amp;action=edit&amp;redlink=1" class="new" title="intel/direct media interface (page does not exist)">Direct Media Interface</a> (DMI) link, and the <a href="/w/index.php?title=intel/gma_3150&amp;action=edit&amp;redlink=1" class="new" title="intel/gma 3150 (page does not exist)">GMA 3150</a> GPU. Pineview is the successor for Diamondville, targeting the same ultra cheap desktops, nettops and netbooks.
</p>
<h4><span class="mw-headline" id="Tunnel_Creek">Tunnel Creek</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=42" title="Edit section: Tunnel Creek">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><i>Main article: <a href="/w/index.php?title=intel/tunnel_creek&amp;action=edit&amp;redlink=1" class="new" title="intel/tunnel creek (page does not exist)">Tunnel Creek</a></i></dd></dl>
<p><b>Tunnel Creek</b> was the codename for a series of MPUs for embedded applications.
</p>
<h4><span class="mw-headline" id="Stellarton">Stellarton</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=43" title="Edit section: Stellarton">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><i>Main article: <a href="/w/index.php?title=intel/stellarton&amp;action=edit&amp;redlink=1" class="new" title="intel/stellarton (page does not exist)">Stellarton</a></i></dd></dl>
<p><b>Stellarton</b> was the codename for a series of MPUs for embedded applications. Stellarton is the <a href="/w/index.php?title=intel/tunnel_creek&amp;action=edit&amp;redlink=1" class="new" title="intel/tunnel creek (page does not exist)">Tunnel Creek</a> core packaged with an <a href="/w/index.php?title=Altera&amp;action=edit&amp;redlink=1" class="new" title="Altera (page does not exist)">Altera</a> FPGA.
</p>
<h4><span class="mw-headline" id="Sodaville">Sodaville</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=44" title="Edit section: Sodaville">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><i>Main article: <a href="/wiki/intel/sodaville" class="mw-redirect" title="intel/sodaville">Sodaville</a></i></dd></dl>
<p><b>Sodaville</b> is the codename for a series of consumer electronics <a href="/w/index.php?title=system_on_a_chip&amp;action=edit&amp;redlink=1" class="new" title="system on a chip (page does not exist)">system on a chip</a> (e.g. set-top box).
</p>
<h4><span class="mw-headline" id="Groveland">Groveland</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=45" title="Edit section: Groveland">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><i>Main article: <a href="/wiki/intel/sodaville" class="mw-redirect" title="intel/sodaville">Groveland</a></i></dd></dl>
<p><b>Groveland</b> is the codename for a series of consumer electronics MPUs (e.g. smart TVs).
</p>
<h2><span class="mw-headline" id="All_Bonnell_Chips">All Bonnell Chips</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=46" title="Edit section: All Bonnell Chips">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="comptable-wrapper"><div class="comptable-scroller">
<table class="comptable sortable tc13 tc14 tc15 tc16 tc17 tc18 tc19 tc20 tc21 tc22">
<tbody><tr class="comptable-header"><th> </th><th colspan="20">List of Bonnell-based Processors</th></tr>
<tr class="comptable-header"><th> </th><th colspan="9">Main processor</th><th colspan="2">Bus</th><th colspan="2"><a href="/wiki/IGP" class="mw-redirect" title="IGP">IGP</a></th><th colspan="4">Features</th></tr>
<tr class="comptable-header"><th class="unsortable">Model</th><th>Price</th><th>Core</th><th>Launched</th><th>C</th><th>T</th><th>Freq</th><th>Burst</th><th>TDP</th><th>SDP</th><th>Speed</th><th>Rate</th><th>Name</th><th>Frequency</th><th>Package</th><th><a href="/w/index.php?title=intel/hyper-threading&amp;action=edit&amp;redlink=1" class="new" title="intel/hyper-threading (page does not exist)">HT</a></th><th>VT-x</th><th><a href="/w/index.php?title=intel/eist&amp;action=edit&amp;redlink=1" class="new" title="intel/eist (page does not exist)">EIST</a></th></tr>
<tr><td><a href="/wiki/intel/atom/230" title="intel/atom/230">230</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;26.10 £&amp;#160;23.49 ¥&amp;#160;2,996.57"><span class="smwtext">$ 29.00</span><div class="smwttcontent">€ 26.10 <br/>£ 23.49 <br/>¥ 2,996.57 <br/></div></span></td><td>Diamondville</td><td>3 June 2008</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,599.99&amp;#160;MHz 1,599,990&amp;#160;kHz"><span class="smwtext">1.6 GHz</span><div class="smwttcontent">1,599.99 MHz <br/>1,599,990 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4&amp;#160;W 0.00536&amp;#160;hp 0.004&amp;#160;kW"><span class="smwtext">4,000 mW</span><div class="smwttcontent">4 W <br/>0.00536 hp <br/>0.004 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.133&amp;#160;GHz 133,330&amp;#160;kHz"><span class="smwtext">133.33 MHz</span><div class="smwttcontent">0.133 GHz <br/>133,330 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.533&amp;#160;GT/s 533,330&amp;#160;kT/s"><span class="smwtext">533.33 MT/s</span><div class="smwttcontent">0.533 GT/s <br/>533,330 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-437</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/intel/atom/330" title="intel/atom/330">330</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;38.70 £&amp;#160;34.83 ¥&amp;#160;4,443.19"><span class="smwtext">$ 43.00</span><div class="smwttcontent">€ 38.70 <br/>£ 34.83 <br/>¥ 4,443.19 <br/></div></span></td><td>Diamondville</td><td>21 September 2008</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,599.99&amp;#160;MHz 1,599,990&amp;#160;kHz"><span class="smwtext">1.6 GHz</span><div class="smwttcontent">1,599.99 MHz <br/>1,599,990 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8&amp;#160;W 0.0107&amp;#160;hp 0.008&amp;#160;kW"><span class="smwtext">8,000 mW</span><div class="smwttcontent">8 W <br/>0.0107 hp <br/>0.008 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.133&amp;#160;GHz 133,330&amp;#160;kHz"><span class="smwtext">133.33 MHz</span><div class="smwttcontent">0.133 GHz <br/>133,330 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.533&amp;#160;GT/s 533,330&amp;#160;kT/s"><span class="smwtext">533.33 MT/s</span><div class="smwttcontent">0.533 GT/s <br/>533,330 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-437</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/intel/atom/n270" title="intel/atom/n270">N270</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;39.60 £&amp;#160;35.64 ¥&amp;#160;4,546.52"><span class="smwtext">$ 44.00</span><div class="smwttcontent">€ 39.60 <br/>£ 35.64 <br/>¥ 4,546.52 <br/></div></span></td><td>Diamondville</td><td>3 June 2008</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,599.99&amp;#160;MHz 1,599,990&amp;#160;kHz"><span class="smwtext">1.6 GHz</span><div class="smwttcontent">1,599.99 MHz <br/>1,599,990 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2.5&amp;#160;W 0.00335&amp;#160;hp 0.0025&amp;#160;kW"><span class="smwtext">2,500 mW</span><div class="smwttcontent">2.5 W <br/>0.00335 hp <br/>0.0025 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.133&amp;#160;GHz 133,330&amp;#160;kHz"><span class="smwtext">133.33 MHz</span><div class="smwttcontent">0.133 GHz <br/>133,330 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.533&amp;#160;GT/s 533,330&amp;#160;kT/s"><span class="smwtext">533.33 MT/s</span><div class="smwttcontent">0.533 GT/s <br/>533,330 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-437</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/n280" title="intel/atom/n280">N280</a></td><td></td><td>Diamondville</td><td>7 February 2009</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,666.66&amp;#160;MHz 1,666,660&amp;#160;kHz"><span class="smwtext">1.667 GHz</span><div class="smwttcontent">1,666.66 MHz <br/>1,666,660 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2.5&amp;#160;W 0.00335&amp;#160;hp 0.0025&amp;#160;kW"><span class="smwtext">2,500 mW</span><div class="smwttcontent">2.5 W <br/>0.00335 hp <br/>0.0025 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.167&amp;#160;GHz 166,660&amp;#160;kHz"><span class="smwtext">166.66 MHz</span><div class="smwttcontent">0.167 GHz <br/>166,660 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.667&amp;#160;GT/s 666,660&amp;#160;kT/s"><span class="smwtext">666.66 MT/s</span><div class="smwttcontent">0.667 GT/s <br/>666,660 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-437</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z500" title="intel/atom/z500">Z500</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;40.50 £&amp;#160;36.45 ¥&amp;#160;4,649.85"><span class="smwtext">$ 45.00</span><div class="smwttcontent">€ 40.50 <br/>£ 36.45 <br/>¥ 4,649.85 <br/></div></span></td><td>Silverthorne</td><td>2 April 2008</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="800&amp;#160;MHz 800,000&amp;#160;kHz"><span class="smwtext">0.8 GHz</span><div class="smwttcontent">800 MHz <br/>800,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;W 8.7165e-4&amp;#160;hp 6.5e-4&amp;#160;kW"><span class="smwtext">650 mW</span><div class="smwttcontent">0.65 W <br/>8.7165e-4 hp <br/>6.5e-4 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.96&amp;#160;W 0.00129&amp;#160;hp 9.6e-4&amp;#160;kW"><span class="smwtext">960 mW</span><div class="smwttcontent">0.96 W <br/>0.00129 hp <br/>9.6e-4 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.1&amp;#160;GHz 100,000&amp;#160;kHz"><span class="smwtext">100 MHz</span><div class="smwttcontent">0.1 GHz <br/>100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GT/s 400,000&amp;#160;kT/s"><span class="smwtext">400 MT/s</span><div class="smwttcontent">0.4 GT/s <br/>400,000 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-441</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z510" title="intel/atom/z510">Z510</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;40.50 £&amp;#160;36.45 ¥&amp;#160;4,649.85"><span class="smwtext">$ 45.00</span><div class="smwttcontent">€ 40.50 <br/>£ 36.45 <br/>¥ 4,649.85 <br/></div></span></td><td>Silverthorne</td><td>2 April 2008</td><td>1</td><td>1</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,100&amp;#160;MHz 1,100,000&amp;#160;kHz"><span class="smwtext">1.1 GHz</span><div class="smwttcontent">1,100 MHz <br/>1,100,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2&amp;#160;W 0.00268&amp;#160;hp 0.002&amp;#160;kW"><span class="smwtext">2,000 mW</span><div class="smwttcontent">2 W <br/>0.00268 hp <br/>0.002 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.96&amp;#160;W 0.00129&amp;#160;hp 9.6e-4&amp;#160;kW"><span class="smwtext">960 mW</span><div class="smwttcontent">0.96 W <br/>0.00129 hp <br/>9.6e-4 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.1&amp;#160;GHz 100,000&amp;#160;kHz"><span class="smwtext">100 MHz</span><div class="smwttcontent">0.1 GHz <br/>100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GT/s 400,000&amp;#160;kT/s"><span class="smwtext">400 MT/s</span><div class="smwttcontent">0.4 GT/s <br/>400,000 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-441</td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z510p" title="intel/atom/z510p">Z510P</a></td><td></td><td>Silverthorne</td><td>2 March 2009</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,100&amp;#160;MHz 1,100,000&amp;#160;kHz"><span class="smwtext">1.1 GHz</span><div class="smwttcontent">1,100 MHz <br/>1,100,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2&amp;#160;W 0.00268&amp;#160;hp 0.002&amp;#160;kW"><span class="smwtext">2,000 mW</span><div class="smwttcontent">2 W <br/>0.00268 hp <br/>0.002 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.1&amp;#160;GHz 100,000&amp;#160;kHz"><span class="smwtext">100 MHz</span><div class="smwttcontent">0.1 GHz <br/>100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GT/s 400,000&amp;#160;kT/s"><span class="smwtext">400 MT/s</span><div class="smwttcontent">0.4 GT/s <br/>400,000 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-437</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z510pt" title="intel/atom/z510pt">Z510PT</a></td><td></td><td>Silverthorne</td><td>2 March 2009</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,100&amp;#160;MHz 1,100,000&amp;#160;kHz"><span class="smwtext">1.1 GHz</span><div class="smwttcontent">1,100 MHz <br/>1,100,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2&amp;#160;W 0.00268&amp;#160;hp 0.002&amp;#160;kW"><span class="smwtext">2,000 mW</span><div class="smwttcontent">2 W <br/>0.00268 hp <br/>0.002 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.1&amp;#160;GHz 100,000&amp;#160;kHz"><span class="smwtext">100 MHz</span><div class="smwttcontent">0.1 GHz <br/>100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GT/s 400,000&amp;#160;kT/s"><span class="smwtext">400 MT/s</span><div class="smwttcontent">0.4 GT/s <br/>400,000 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-437</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z515" title="intel/atom/z515">Z515</a></td><td></td><td>Silverthorne</td><td>8 April 2009</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,200&amp;#160;MHz 1,200,000&amp;#160;kHz"><span class="smwtext">1.2 GHz</span><div class="smwttcontent">1,200 MHz <br/>1,200,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.65&amp;#160;W 8.7165e-4&amp;#160;hp 6.5e-4&amp;#160;kW"><span class="smwtext">650 mW</span><div class="smwttcontent">0.65 W <br/>8.7165e-4 hp <br/>6.5e-4 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.1&amp;#160;GHz 100,000&amp;#160;kHz"><span class="smwtext">100 MHz</span><div class="smwttcontent">0.1 GHz <br/>100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GT/s 400,000&amp;#160;kT/s"><span class="smwtext">400 MT/s</span><div class="smwttcontent">0.4 GT/s <br/>400,000 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-441</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z520" title="intel/atom/z520">Z520</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;58.50 £&amp;#160;52.65 ¥&amp;#160;6,716.45"><span class="smwtext">$ 65.00</span><div class="smwttcontent">€ 58.50 <br/>£ 52.65 <br/>¥ 6,716.45 <br/></div></span></td><td>Silverthorne</td><td>2 April 2008</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,333.33&amp;#160;MHz 1,333,330&amp;#160;kHz"><span class="smwtext">1.333 GHz</span><div class="smwttcontent">1,333.33 MHz <br/>1,333,330 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2&amp;#160;W 0.00268&amp;#160;hp 0.002&amp;#160;kW"><span class="smwtext">2,000 mW</span><div class="smwttcontent">2 W <br/>0.00268 hp <br/>0.002 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.96&amp;#160;W 0.00129&amp;#160;hp 9.6e-4&amp;#160;kW"><span class="smwtext">960 mW</span><div class="smwttcontent">0.96 W <br/>0.00129 hp <br/>9.6e-4 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.133&amp;#160;GHz 133,330&amp;#160;kHz"><span class="smwtext">133.33 MHz</span><div class="smwttcontent">0.133 GHz <br/>133,330 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.533&amp;#160;GT/s 533,330&amp;#160;kT/s"><span class="smwtext">533.33 MT/s</span><div class="smwttcontent">0.533 GT/s <br/>533,330 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-441</td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z520pt" title="intel/atom/z520pt">Z520PT</a></td><td></td><td>Silverthorne</td><td>2 March 2009</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,333.33&amp;#160;MHz 1,333,330&amp;#160;kHz"><span class="smwtext">1.333 GHz</span><div class="smwttcontent">1,333.33 MHz <br/>1,333,330 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2&amp;#160;W 0.00268&amp;#160;hp 0.002&amp;#160;kW"><span class="smwtext">2,000 mW</span><div class="smwttcontent">2 W <br/>0.00268 hp <br/>0.002 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.133&amp;#160;GHz 133,330&amp;#160;kHz"><span class="smwtext">133.33 MHz</span><div class="smwttcontent">0.133 GHz <br/>133,330 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.533&amp;#160;GT/s 533,330&amp;#160;kT/s"><span class="smwtext">533.33 MT/s</span><div class="smwttcontent">0.533 GT/s <br/>533,330 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-437</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z530" title="intel/atom/z530">Z530</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;85.50 £&amp;#160;76.95 ¥&amp;#160;9,816.35"><span class="smwtext">$ 95.00</span><div class="smwttcontent">€ 85.50 <br/>£ 76.95 <br/>¥ 9,816.35 <br/></div></span></td><td>Silverthorne</td><td>2 April 2008</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,599.99&amp;#160;MHz 1,599,990&amp;#160;kHz"><span class="smwtext">1.6 GHz</span><div class="smwttcontent">1,599.99 MHz <br/>1,599,990 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2.2&amp;#160;W 0.00295&amp;#160;hp 0.0022&amp;#160;kW"><span class="smwtext">2,200 mW</span><div class="smwttcontent">2.2 W <br/>0.00295 hp <br/>0.0022 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.133&amp;#160;GHz 133,330&amp;#160;kHz"><span class="smwtext">133.33 MHz</span><div class="smwttcontent">0.133 GHz <br/>133,330 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.533&amp;#160;GT/s 533,330&amp;#160;kT/s"><span class="smwtext">533.33 MT/s</span><div class="smwttcontent">0.533 GT/s <br/>533,330 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-441</td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z530p" title="intel/atom/z530p">Z530P</a></td><td></td><td>Silverthorne</td><td>2 March 2009</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,599.99&amp;#160;MHz 1,599,990&amp;#160;kHz"><span class="smwtext">1.6 GHz</span><div class="smwttcontent">1,599.99 MHz <br/>1,599,990 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2&amp;#160;W 0.00268&amp;#160;hp 0.002&amp;#160;kW"><span class="smwtext">2,000 mW</span><div class="smwttcontent">2 W <br/>0.00268 hp <br/>0.002 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.133&amp;#160;GHz 133,330&amp;#160;kHz"><span class="smwtext">133.33 MHz</span><div class="smwttcontent">0.133 GHz <br/>133,330 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.533&amp;#160;GT/s 533,330&amp;#160;kT/s"><span class="smwtext">533.33 MT/s</span><div class="smwttcontent">0.533 GT/s <br/>533,330 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-437</td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z540" title="intel/atom/z540">Z540</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;144.00 £&amp;#160;129.60 ¥&amp;#160;16,532.80"><span class="smwtext">$ 160.00</span><div class="smwttcontent">€ 144.00 <br/>£ 129.60 <br/>¥ 16,532.80 <br/></div></span></td><td>Silverthorne</td><td>2 April 2008</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,866.66&amp;#160;MHz 1,866,660&amp;#160;kHz"><span class="smwtext">1.867 GHz</span><div class="smwttcontent">1,866.66 MHz <br/>1,866,660 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2.4&amp;#160;W 0.00322&amp;#160;hp 0.0024&amp;#160;kW"><span class="smwtext">2,400 mW</span><div class="smwttcontent">2.4 W <br/>0.00322 hp <br/>0.0024 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.96&amp;#160;W 0.00129&amp;#160;hp 9.6e-4&amp;#160;kW"><span class="smwtext">960 mW</span><div class="smwttcontent">0.96 W <br/>0.00129 hp <br/>9.6e-4 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.133&amp;#160;GHz 133,330&amp;#160;kHz"><span class="smwtext">133.33 MHz</span><div class="smwttcontent">0.133 GHz <br/>133,330 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.533&amp;#160;GT/s 533,330&amp;#160;kT/s"><span class="smwtext">533.33 MT/s</span><div class="smwttcontent">0.533 GT/s <br/>533,330 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-441</td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z550" title="intel/atom/z550">Z550</a></td><td></td><td>Silverthorne</td><td>8 April 2009</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,999.99&amp;#160;MHz 1,999,990&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">1,999.99 MHz <br/>1,999,990 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2.4&amp;#160;W 0.00322&amp;#160;hp 0.0024&amp;#160;kW"><span class="smwtext">2,400 mW</span><div class="smwttcontent">2.4 W <br/>0.00322 hp <br/>0.0024 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.133&amp;#160;GHz 133,330&amp;#160;kHz"><span class="smwtext">133.33 MHz</span><div class="smwttcontent">0.133 GHz <br/>133,330 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.533&amp;#160;GT/s 533,330&amp;#160;kT/s"><span class="smwtext">533.33 MT/s</span><div class="smwttcontent">0.533 GT/s <br/>533,330 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-441</td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z560" title="intel/atom/z560">Z560</a></td><td></td><td>Silverthorne</td><td>June 2010</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,133.33&amp;#160;MHz 2,133,330&amp;#160;kHz"><span class="smwtext">2.133 GHz</span><div class="smwttcontent">2,133.33 MHz <br/>2,133,330 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2.5&amp;#160;W 0.00335&amp;#160;hp 0.0025&amp;#160;kW"><span class="smwtext">2,500 mW</span><div class="smwttcontent">2.5 W <br/>0.00335 hp <br/>0.0025 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.133&amp;#160;GHz 133,330&amp;#160;kHz"><span class="smwtext">133.33 MHz</span><div class="smwttcontent">0.133 GHz <br/>133,330 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.533&amp;#160;GT/s 533,330&amp;#160;kT/s"><span class="smwtext">533.33 MT/s</span><div class="smwttcontent">0.533 GT/s <br/>533,330 kT/s <br/></div></span></td><td></td><td></td><td>FCBGA-441</td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z600" title="intel/atom/z600">Z600</a></td><td></td><td>Lincroft</td><td>4 May 2010</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="800&amp;#160;MHz 800,000&amp;#160;kHz"><span class="smwtext">0.8 GHz</span><div class="smwttcontent">800 MHz <br/>800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,200&amp;#160;MHz 1,200,000&amp;#160;kHz"><span class="smwtext">1.2 GHz</span><div class="smwttcontent">1,200 MHz <br/>1,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;W 0.00174&amp;#160;hp 0.0013&amp;#160;kW"><span class="smwtext">1,300 mW</span><div class="smwttcontent">1.3 W <br/>0.00174 hp <br/>0.0013 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.1&amp;#160;GHz 100,000&amp;#160;kHz"><span class="smwtext">100 MHz</span><div class="smwttcontent">0.1 GHz <br/>100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GT/s 400,000&amp;#160;kT/s"><span class="smwtext">400 MT/s</span><div class="smwttcontent">0.4 GT/s <br/>400,000 kT/s <br/></div></span></td><td>PowerVR SGX535</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.2&amp;#160;GHz 200,000&amp;#160;KHz"><span class="smwtext">200 MHz</span><div class="smwttcontent">0.2 GHz <br/>200,000 KHz <br/></div></span></td><td>FCBGA-518</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z605" title="intel/atom/z605">Z605</a></td><td></td><td>Lincroft</td><td>4 May 2010</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,000&amp;#160;MHz 1,000,000&amp;#160;kHz"><span class="smwtext">1 GHz</span><div class="smwttcontent">1,000 MHz <br/>1,000,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2.2&amp;#160;W 0.00295&amp;#160;hp 0.0022&amp;#160;kW"><span class="smwtext">2,200 mW</span><div class="smwttcontent">2.2 W <br/>0.00295 hp <br/>0.0022 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.1&amp;#160;GHz 100,000&amp;#160;kHz"><span class="smwtext">100 MHz</span><div class="smwttcontent">0.1 GHz <br/>100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GT/s 400,000&amp;#160;kT/s"><span class="smwtext">400 MT/s</span><div class="smwttcontent">0.4 GT/s <br/>400,000 kT/s <br/></div></span></td><td>PowerVR SGX535</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GHz 400,000&amp;#160;KHz"><span class="smwtext">400 MHz</span><div class="smwttcontent">0.4 GHz <br/>400,000 KHz <br/></div></span></td><td>FCBGA-518</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z610" title="intel/atom/z610">Z610</a></td><td></td><td>Lincroft</td><td>4 May 2010</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="800&amp;#160;MHz 800,000&amp;#160;kHz"><span class="smwtext">0.8 GHz</span><div class="smwttcontent">800 MHz <br/>800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,200&amp;#160;MHz 1,200,000&amp;#160;kHz"><span class="smwtext">1.2 GHz</span><div class="smwttcontent">1,200 MHz <br/>1,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;W 0.00174&amp;#160;hp 0.0013&amp;#160;kW"><span class="smwtext">1,300 mW</span><div class="smwttcontent">1.3 W <br/>0.00174 hp <br/>0.0013 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.1&amp;#160;GHz 100,000&amp;#160;kHz"><span class="smwtext">100 MHz</span><div class="smwttcontent">0.1 GHz <br/>100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GT/s 400,000&amp;#160;kT/s"><span class="smwtext">400 MT/s</span><div class="smwttcontent">0.4 GT/s <br/>400,000 kT/s <br/></div></span></td><td>PowerVR SGX535</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GHz 400,000&amp;#160;KHz"><span class="smwtext">400 MHz</span><div class="smwttcontent">0.4 GHz <br/>400,000 KHz <br/></div></span></td><td>FCBGA-518</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z612" title="intel/atom/z612">Z612</a></td><td></td><td>Lincroft</td><td>4 May 2010</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="900&amp;#160;MHz 900,000&amp;#160;kHz"><span class="smwtext">0.9 GHz</span><div class="smwttcontent">900 MHz <br/>900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5 GHz</span><div class="smwttcontent">1,500 MHz <br/>1,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;W 0.00174&amp;#160;hp 0.0013&amp;#160;kW"><span class="smwtext">1,300 mW</span><div class="smwttcontent">1.3 W <br/>0.00174 hp <br/>0.0013 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.1&amp;#160;GHz 100,000&amp;#160;kHz"><span class="smwtext">100 MHz</span><div class="smwttcontent">0.1 GHz <br/>100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GT/s 400,000&amp;#160;kT/s"><span class="smwtext">400 MT/s</span><div class="smwttcontent">0.4 GT/s <br/>400,000 kT/s <br/></div></span></td><td>PowerVR SGX535</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GHz 400,000&amp;#160;KHz"><span class="smwtext">400 MHz</span><div class="smwttcontent">0.4 GHz <br/>400,000 KHz <br/></div></span></td><td>FCBGA-518</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z615" title="intel/atom/z615">Z615</a></td><td></td><td>Lincroft</td><td>4 May 2010</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,200&amp;#160;MHz 1,200,000&amp;#160;kHz"><span class="smwtext">1.2 GHz</span><div class="smwttcontent">1,200 MHz <br/>1,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6 GHz</span><div class="smwttcontent">1,600 MHz <br/>1,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2.2&amp;#160;W 0.00295&amp;#160;hp 0.0022&amp;#160;kW"><span class="smwtext">2,200 mW</span><div class="smwttcontent">2.2 W <br/>0.00295 hp <br/>0.0022 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.1&amp;#160;GHz 100,000&amp;#160;kHz"><span class="smwtext">100 MHz</span><div class="smwttcontent">0.1 GHz <br/>100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GT/s 400,000&amp;#160;kT/s"><span class="smwtext">400 MT/s</span><div class="smwttcontent">0.4 GT/s <br/>400,000 kT/s <br/></div></span></td><td>PowerVR SGX535</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GHz 400,000&amp;#160;KHz"><span class="smwtext">400 MHz</span><div class="smwttcontent">0.4 GHz <br/>400,000 KHz <br/></div></span></td><td>FCBGA-518</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z620" title="intel/atom/z620">Z620</a></td><td></td><td>Lincroft</td><td>4 May 2010</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="900&amp;#160;MHz 900,000&amp;#160;kHz"><span class="smwtext">0.9 GHz</span><div class="smwttcontent">900 MHz <br/>900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6 GHz</span><div class="smwttcontent">1,600 MHz <br/>1,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1.3&amp;#160;W 0.00174&amp;#160;hp 0.0013&amp;#160;kW"><span class="smwtext">1,300 mW</span><div class="smwttcontent">1.3 W <br/>0.00174 hp <br/>0.0013 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.1&amp;#160;GHz 100,000&amp;#160;kHz"><span class="smwtext">100 MHz</span><div class="smwttcontent">0.1 GHz <br/>100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GT/s 400,000&amp;#160;kT/s"><span class="smwtext">400 MT/s</span><div class="smwttcontent">0.4 GT/s <br/>400,000 kT/s <br/></div></span></td><td>PowerVR SGX535</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GHz 400,000&amp;#160;KHz"><span class="smwtext">400 MHz</span><div class="smwttcontent">0.4 GHz <br/>400,000 KHz <br/></div></span></td><td>FCBGA-518</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z625" title="intel/atom/z625">Z625</a></td><td></td><td>Lincroft</td><td>4 May 2010</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5 GHz</span><div class="smwttcontent">1,500 MHz <br/>1,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,900&amp;#160;MHz 1,900,000&amp;#160;kHz"><span class="smwtext">1.9 GHz</span><div class="smwttcontent">1,900 MHz <br/>1,900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2.2&amp;#160;W 0.00295&amp;#160;hp 0.0022&amp;#160;kW"><span class="smwtext">2,200 mW</span><div class="smwttcontent">2.2 W <br/>0.00295 hp <br/>0.0022 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.1&amp;#160;GHz 100,000&amp;#160;kHz"><span class="smwtext">100 MHz</span><div class="smwttcontent">0.1 GHz <br/>100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GT/s 400,000&amp;#160;kT/s"><span class="smwtext">400 MT/s</span><div class="smwttcontent">0.4 GT/s <br/>400,000 kT/s <br/></div></span></td><td>PowerVR SGX535</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GHz 400,000&amp;#160;KHz"><span class="smwtext">400 MHz</span><div class="smwttcontent">0.4 GHz <br/>400,000 KHz <br/></div></span></td><td>FCBGA-518</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z650" title="intel/atom/z650">Z650</a></td><td></td><td>Lincroft</td><td>11 April 2011</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,200&amp;#160;MHz 1,200,000&amp;#160;kHz"><span class="smwtext">1.2 GHz</span><div class="smwttcontent">1,200 MHz <br/>1,200,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3&amp;#160;W 0.00402&amp;#160;hp 0.003&amp;#160;kW"><span class="smwtext">3,000 mW</span><div class="smwttcontent">3 W <br/>0.00402 hp <br/>0.003 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.1&amp;#160;GHz 100,000&amp;#160;kHz"><span class="smwtext">100 MHz</span><div class="smwttcontent">0.1 GHz <br/>100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GT/s 400,000&amp;#160;kT/s"><span class="smwtext">400 MT/s</span><div class="smwttcontent">0.4 GT/s <br/>400,000 kT/s <br/></div></span></td><td>PowerVR SGX535</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GHz 400,000&amp;#160;KHz"><span class="smwtext">400 MHz</span><div class="smwttcontent">0.4 GHz <br/>400,000 KHz <br/></div></span></td><td>FCBGA-518</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/intel/atom/z670" title="intel/atom/z670">Z670</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;67.50 £&amp;#160;60.75 ¥&amp;#160;7,749.75"><span class="smwtext">$ 75.00</span><div class="smwttcontent">€ 67.50 <br/>£ 60.75 <br/>¥ 7,749.75 <br/></div></span></td><td>Lincroft</td><td>11 April 2011</td><td>1</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5 GHz</span><div class="smwttcontent">1,500 MHz <br/>1,500,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3&amp;#160;W 0.00402&amp;#160;hp 0.003&amp;#160;kW"><span class="smwtext">3,000 mW</span><div class="smwttcontent">3 W <br/>0.00402 hp <br/>0.003 kW <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.1&amp;#160;GHz 100,000&amp;#160;kHz"><span class="smwtext">100 MHz</span><div class="smwttcontent">0.1 GHz <br/>100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GT/s 400,000&amp;#160;kT/s"><span class="smwtext">400 MT/s</span><div class="smwttcontent">0.4 GT/s <br/>400,000 kT/s <br/></div></span></td><td>PowerVR SGX535</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.4&amp;#160;GHz 400,000&amp;#160;KHz"><span class="smwtext">400 MHz</span><div class="smwttcontent">0.4 GHz <br/>400,000 KHz <br/></div></span></td><td>FCBGA-518</td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td></tr>
<tr class="comptable-header"><th>Count: 25</th></tr>
</tbody></table>
</div></div>
<h2><span class="mw-headline" id="Documents">Documents</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=47" title="Edit section: Documents">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> <a href="/wiki/File:Menlow_Platform.pdf" title="File:Menlow Platform.pdf">Menlow Platform</a> presentation</li>
<li> <a href="/wiki/File:nettops_2008_platform.pdf" title="File:nettops 2008 platform.pdf">Nettops 2008 platform</a></li></ul>
<h2><span class="mw-headline" id="Artwork">Artwork</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=48" title="Edit section: Artwork">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul class="gallery mw-gallery-traditional">
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:33px auto;"><a href="/wiki/File:Menlo_with_Penny_Comparison.jpg" class="image"><img alt="" src="/w/images/thumb/7/72/Menlo_with_Penny_Comparison.jpg/120px-Menlo_with_Penny_Comparison.jpg" width="120" height="84" srcset="/w/images/thumb/7/72/Menlo_with_Penny_Comparison.jpg/180px-Menlo_with_Penny_Comparison.jpg 1.5x, /w/images/thumb/7/72/Menlo_with_Penny_Comparison.jpg/240px-Menlo_with_Penny_Comparison.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Menlo Platform with penny comparison
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:Silverthorne_package.jpg" class="image"><img alt="Silverthorne package.jpg" src="/w/images/thumb/d/d0/Silverthorne_package.jpg/120px-Silverthorne_package.jpg" width="120" height="80" srcset="/w/images/thumb/d/d0/Silverthorne_package.jpg/180px-Silverthorne_package.jpg 1.5x, /w/images/thumb/d/d0/Silverthorne_package.jpg/240px-Silverthorne_package.jpg 2x"/></a></div></div>
			<div class="gallerytext">
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:Silverthorne_die_on_Tukwila_wafer.jpg" class="image"><img alt="" src="/w/images/thumb/a/a7/Silverthorne_die_on_Tukwila_wafer.jpg/120px-Silverthorne_die_on_Tukwila_wafer.jpg" width="120" height="80" srcset="/w/images/thumb/a/a7/Silverthorne_die_on_Tukwila_wafer.jpg/180px-Silverthorne_die_on_Tukwila_wafer.jpg 1.5x, /w/images/thumb/a/a7/Silverthorne_die_on_Tukwila_wafer.jpg/240px-Silverthorne_die_on_Tukwila_wafer.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Silverthorne die on a <a href="/wiki/intel/tukwila" class="mw-redirect" title="intel/tukwila">Tukwila</a> (Itanium) wafer comparison
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:Silverthorne_glamour_shot1.jpg" class="image"><img alt="" src="/w/images/thumb/8/83/Silverthorne_glamour_shot1.jpg/120px-Silverthorne_glamour_shot1.jpg" width="120" height="80" srcset="/w/images/thumb/8/83/Silverthorne_glamour_shot1.jpg/180px-Silverthorne_glamour_shot1.jpg 1.5x, /w/images/thumb/8/83/Silverthorne_glamour_shot1.jpg/240px-Silverthorne_glamour_shot1.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Silverthorne dice on a whole wafer
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:Silverthorne_glamour_shot2.jpg" class="image"><img alt="" src="/w/images/thumb/7/78/Silverthorne_glamour_shot2.jpg/120px-Silverthorne_glamour_shot2.jpg" width="120" height="80" srcset="/w/images/thumb/7/78/Silverthorne_glamour_shot2.jpg/180px-Silverthorne_glamour_shot2.jpg 1.5x, /w/images/thumb/7/78/Silverthorne_glamour_shot2.jpg/240px-Silverthorne_glamour_shot2.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Silverthorne
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:Silverthorne_glamour_shot3.jpg" class="image"><img alt="" src="/w/images/thumb/b/b7/Silverthorne_glamour_shot3.jpg/120px-Silverthorne_glamour_shot3.jpg" width="120" height="80" srcset="/w/images/thumb/b/b7/Silverthorne_glamour_shot3.jpg/180px-Silverthorne_glamour_shot3.jpg 1.5x, /w/images/thumb/b/b7/Silverthorne_glamour_shot3.jpg/240px-Silverthorne_glamour_shot3.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Silverthorne
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:Silverthorne_wafer_shot.jpg" class="image"><img alt="" src="/w/images/thumb/4/48/Silverthorne_wafer_shot.jpg/120px-Silverthorne_wafer_shot.jpg" width="120" height="80" srcset="/w/images/thumb/4/48/Silverthorne_wafer_shot.jpg/180px-Silverthorne_wafer_shot.jpg 1.5x, /w/images/thumb/4/48/Silverthorne_wafer_shot.jpg/240px-Silverthorne_wafer_shot.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Silverthorne
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:Silverthorne_wafer_shot1.jpg" class="image"><img alt="" src="/w/images/thumb/2/20/Silverthorne_wafer_shot1.jpg/120px-Silverthorne_wafer_shot1.jpg" width="120" height="80" srcset="/w/images/thumb/2/20/Silverthorne_wafer_shot1.jpg/180px-Silverthorne_wafer_shot1.jpg 1.5x, /w/images/thumb/2/20/Silverthorne_wafer_shot1.jpg/240px-Silverthorne_wafer_shot1.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Silverthorne
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:Silverthorne_wafer_shot2.jpg" class="image"><img alt="" src="/w/images/thumb/d/db/Silverthorne_wafer_shot2.jpg/120px-Silverthorne_wafer_shot2.jpg" width="120" height="80" srcset="/w/images/thumb/d/db/Silverthorne_wafer_shot2.jpg/180px-Silverthorne_wafer_shot2.jpg 1.5x, /w/images/thumb/d/db/Silverthorne_wafer_shot2.jpg/240px-Silverthorne_wafer_shot2.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Silverthorne
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:Silverthorne_wafer_shot3.jpg" class="image"><img alt="" src="/w/images/thumb/9/9b/Silverthorne_wafer_shot3.jpg/120px-Silverthorne_wafer_shot3.jpg" width="120" height="80" srcset="/w/images/thumb/9/9b/Silverthorne_wafer_shot3.jpg/180px-Silverthorne_wafer_shot3.jpg 1.5x, /w/images/thumb/9/9b/Silverthorne_wafer_shot3.jpg/240px-Silverthorne_wafer_shot3.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Silverthorne
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 155px"><div style="width: 155px">
			<div class="thumb" style="width: 150px;"><div style="margin:35px auto;"><a href="/wiki/File:Silverthorne_wafer_shot_with_needle.jpg" class="image"><img alt="" src="/w/images/thumb/e/e9/Silverthorne_wafer_shot_with_needle.jpg/120px-Silverthorne_wafer_shot_with_needle.jpg" width="120" height="80" srcset="/w/images/thumb/e/e9/Silverthorne_wafer_shot_with_needle.jpg/180px-Silverthorne_wafer_shot_with_needle.jpg 1.5x, /w/images/thumb/e/e9/Silverthorne_wafer_shot_with_needle.jpg/240px-Silverthorne_wafer_shot_with_needle.jpg 2x"/></a></div></div>
			<div class="gallerytext">
<p>Silverthorne
</p>
			</div>
		</div></li>
</ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=49" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Some information was obtained directly from Intel</li>
<li> Gerosa, Gianfranco, et al. &#34;A sub-2 W low power IA processor for mobile internet devices in 45 nm high-k metal gate CMOS.&#34; IEEE Journal of Solid-State Circuits 44.1 (2009): 73-82.</li>
<li> Gerosa, Gianfranco, et al. &#34;A sub-1W to 2W low-power IA processor for mobile internet devices and ultra-mobile PCs in 45nm hi-κ metal gate CMOS.&#34; Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International. IEEE, 2008.</li>
<li> Taufique, Mohammed H., et al. &#34;A 512-KB level-2 cache design in 45-nm for low power IA processor silverthorne.&#34; Custom Integrated Circuits Conference, 2008. CICC 2008. IEEE. IEEE, 2008.</li>
<li> Wang, Perry H., et al. &#34;Intel® atom™ processor core made FPGA-synthesizable.&#34; Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays. ACM, 2009.</li>
<li> Corporation, Intel. &#34;Intel 64 and IA-32 architectures optimization reference manual.&#34; (2009).</li>
<li> Beavers, Brad. &#34;The story behind the Intel Atom processor success.&#34; IEEE Design &amp; Test of Computers 26.2 (2009).</li></ul>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/bonnell&amp;action=edit&amp;section=50" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Marvell&#39;s <a href="/w/index.php?title=marvell/microarchitectures/sheeva_pj1&amp;action=edit&amp;redlink=1" class="new" title="marvell/microarchitectures/sheeva pj1 (page does not exist)">Sheeva PJ1</a></li>
<li> ARM&#39;s <a href="/w/index.php?title=arm/arm11&amp;action=edit&amp;redlink=1" class="new" title="arm/arm11 (page does not exist)">ARM11</a></li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:6584-0!*!0!default!!en!5!* and timestamp 20210515165443 and revision id 91047
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="/w/index.php?title=intel/microarchitectures/bonnell&amp;oldid=91047">/w/index.php?title=intel/microarchitectures/bonnell&amp;oldid=91047</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:cpu_microarchitectures_by_intel" title="Category:cpu microarchitectures by intel">cpu microarchitectures by intel</a></li><li><a href="/wiki/Category:microarchitectures_by_intel" title="Category:microarchitectures by intel">microarchitectures by intel</a></li><li><a href="/wiki/Category:all_microarchitectures" title="Category:all microarchitectures">all microarchitectures</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:intel-2Fmicroarchitectures-2Fbonnell" title="Special:Browse/:intel-2Fmicroarchitectures-2Fbonnell">Bonnell - Microarchitectures - Intel</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/intel/microarchitectures/bonnell" title="Special:ExportRDF/intel/microarchitectures/bonnell">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:codename" title="Property:codename">codename</a></td><td class="smwprops">Bonnell  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:codename/Bonnell" title="Special:SearchByProperty/:codename/Bonnell">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:core_count" title="Property:core count">core count</a></td><td class="smwprops">1  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/1" title="Special:SearchByProperty/:core-20count/1">+</a></span> and 2  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/2" title="Special:SearchByProperty/:core-20count/2">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/Intel" title="Special:SearchByProperty/:designer/Intel">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">first launched</a></td><td class="smwprops">March 2, 2008  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/2-20March-202008" title="Special:SearchByProperty/:first-20launched/2-20March-202008">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">full page name</a></td><td class="smwprops">intel/microarchitectures/bonnell  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/intel-2Fmicroarchitectures-2Fbonnell" title="Special:SearchByProperty/:full-20page-20name/intel-2Fmicroarchitectures-2Fbonnell">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">microarchitecture  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/microarchitecture" title="Special:SearchByProperty/:instance-20of/microarchitecture">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:instruction_set_architecture" title="Property:instruction set architecture">instruction set architecture</a></td><td class="smwprops">x86-64  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instruction-20set-20architecture/x86-2D64" title="Special:SearchByProperty/:instruction-20set-20architecture/x86-2D64">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/Intel" title="Special:SearchByProperty/:manufacturer/Intel">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:microarchitecture_type" title="Property:microarchitecture type">microarchitecture type</a></td><td class="smwprops">CPU  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture-20type/CPU" title="Special:SearchByProperty/:microarchitecture-20type/CPU">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">Bonnell  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/Bonnell" title="Special:SearchByProperty/:name/Bonnell">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:phase-out" title="Property:phase-out">phase-out</a></td><td class="smwprops">2011  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:phase-2Dout/2011" title="Special:SearchByProperty/:phase-2Dout/2011">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages_(max)" title="Property:pipeline stages (max)">pipeline stages (max)</a></td><td class="smwprops">19  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages-20(max)/19" title="Special:SearchByProperty/:pipeline-20stages-20(max)/19">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages_(min)" title="Property:pipeline stages (min)">pipeline stages (min)</a></td><td class="smwprops">16  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages-20(min)/16" title="Special:SearchByProperty/:pipeline-20stages-20(min)/16">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:process" title="Property:process">process</a></td><td class="smwprops">45 nm (0.045 μm, 4.5e-5 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/45-20nm" title="Special:SearchByProperty/:process/45-20nm">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 23 May 2019, at 20:29.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":123});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<script type='text/javascript' style='display:none;' async>
__ez.queue.addFile('/detroitchicago/edmonton.webp', '/detroitchicago/edmonton.webp?a=a&cb=3&shcb=34', true, ['/detroitchicago/minneapolis.js'], true, false, false, false);
__ez.queue.addFile('/porpoiseant/jellyfish.webp', '/porpoiseant/jellyfish.webp?a=a&cb=3&shcb=34', false, [], true, false, false, false);
</script>

<script>var _audins_dom="wikichip_org",_audins_did=86609;__ez.queue.addDelayFunc("audins.js","__ez.script.add", "//go.ezoic.net/detroitchicago/audins.js?cb=194-3");</script><noscript><div style="display:none;"><img src="//pixel.quantserve.com/pixel/p-31iz6hfFutd16.gif?labels=Domain.wikichip_org,DomainId.86609" border="0" height="1" width="1" alt="Quantcast"/></div></noscript>
<script type="text/javascript" data-cfasync="false"></script>
<script>__ez.queue.addFile('/tardisrocinante/vitals.js', '/tardisrocinante/vitals.js?gcb=3&cb=3', false, ['/detroitchicago/minneapolis.js'], true, false, true, false);</script><script type="text/javascript" onload="__ezcl.handle(true);" async src="/utilcave_com/inc/ezcl.webp?cb=4"></script></body></html>