
*** Running vivado
    with args -log design_1_uart_axifull_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_uart_axifull_0_3.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_uart_axifull_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/LVDS_Buffer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.cache/ip 
Command: synth_design -top design_1_uart_axifull_0_3 -part xc7a15tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15696
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1115.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:121]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'uart_axifull_v1_0' declared at 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:5' bound to instance 'U0' of component 'uart_axifull_v1_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:285]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:112]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S01_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S01_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S01_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 's01_axi_awid' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:65]
WARNING: [Synth 8-506] null port 's01_axi_awuser' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:75]
WARNING: [Synth 8-506] null port 's01_axi_wuser' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:81]
WARNING: [Synth 8-506] null port 's01_axi_bid' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:84]
WARNING: [Synth 8-506] null port 's01_axi_buser' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:86]
WARNING: [Synth 8-506] null port 's01_axi_arid' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:89]
WARNING: [Synth 8-506] null port 's01_axi_aruser' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:99]
WARNING: [Synth 8-506] null port 's01_axi_rid' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:102]
WARNING: [Synth 8-506] null port 's01_axi_ruser' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:106]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'uart_axifull_v1_0_S00_AXI' declared at 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S00_AXI.vhd:5' bound to instance 'uart_axifull_v1_0_S00_AXI_inst' of component 'uart_axifull_v1_0_S00_AXI' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:232]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0_S00_AXI' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S00_AXI.vhd:233]
INFO: [Synth 8-226] default block is never used [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S00_AXI.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0_S00_AXI' (1#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S00_AXI.vhd:90]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:182]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:192]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:198]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:201]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:203]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:206]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:216]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:219]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:223]
INFO: [Synth 8-3491] module 'uart_axifull_v1_0_S01_AXI' declared at 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:5' bound to instance 'uart_axifull_v1_0_S01_AXI_inst' of component 'uart_axifull_v1_0_S01_AXI' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:267]
INFO: [Synth 8-638] synthesizing module 'uart_axifull_v1_0_S01_AXI' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:178]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'S_AXI_AWID' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:50]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:77]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:96]
WARNING: [Synth 8-506] null port 'S_AXI_BID' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:105]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:110]
WARNING: [Synth 8-506] null port 'S_AXI_ARID' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:119]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:147]
WARNING: [Synth 8-506] null port 'S_AXI_RID' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:158]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:168]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:185]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:192]
WARNING: [Synth 8-5640] Port 'clk_baudrate' is missing in component declaration [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:253]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_tx.vhd:7' bound to instance 'I_UART_TX' of component 'uart_tx' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:601]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_tx.vhd:23]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_baudrate bound to: 115200 - type: integer 
	Parameter c_stopbit bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_tx.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0_S01_AXI' (3#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0_S01_AXI.vhd:178]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:292]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:303]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:309]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:312]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:314]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:317]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:327]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:330]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:334]
INFO: [Synth 8-256] done synthesizing module 'uart_axifull_v1_0' (4#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ipshared/3a0c/hdl/uart_axifull_v1_0.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'design_1_uart_axifull_0_3' (5#1) [c:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/synth/design_1_uart_axifull_0_3.vhd:121]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.297 ; gain = 39.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.297 ; gain = 39.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1155.297 ; gain = 39.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1155.297 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1257.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1257.082 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.082 ; gain = 141.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.082 ; gain = 141.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.082 ; gain = 141.367
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
                 s_start |                              001 |                              001
                  s_data |                              010 |                              010
                s_parity |                              011 |                              011
                  s_stop |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.082 ; gain = 141.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     17 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               17 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 21    
+---RAMs : 
	              50K Bit	(6501 X 8 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 4     
	   5 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 6     
	   4 Input   17 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 2     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 45    
	   5 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.082 ; gain = 141.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
+--------------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1257.082 ; gain = 141.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1257.082 ; gain = 141.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object                                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|design_1_uart_axifull_0_3 | U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg | 6 K x 8(READ_FIRST)    | W | R | 6 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
+--------------------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/uart_axifull_v1_0_S01_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1272.281 ; gain = 156.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.824 ; gain = 157.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.824 ; gain = 157.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.824 ; gain = 157.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.824 ; gain = 157.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.848 ; gain = 157.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.848 ; gain = 157.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    33|
|2     |LUT1     |     5|
|3     |LUT2     |    39|
|4     |LUT3     |    43|
|5     |LUT4     |   136|
|6     |LUT5     |    64|
|7     |LUT6     |   125|
|8     |RAMB36E1 |     8|
|9     |FDRE     |   435|
|10    |FDSE     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.848 ; gain = 157.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1272.848 ; gain = 55.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1272.848 ; gain = 157.133
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1284.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1286.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1286.113 ; gain = 170.398
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/design_1_uart_axifull_0_3.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_uart_axifull_0_3, cache-ID = cf5b34144fcf7f6a
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/design_1_uart_axifull_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_uart_axifull_0_3_utilization_synth.rpt -pb design_1_uart_axifull_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  7 11:43:37 2023...
