Model {
  Name			  "shiftdn35_tb"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.61"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  PreLoadFcn		  "total_errors=0;"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Wed Aug 11 14:45:24 2004"
  Creator		  "alexc"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "douangp"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon May 16 13:33:54 2011"
  RTWModifiedTimeStamp	  227452439
  ModelVersionFormat	  "1.%<AutoIncrement:61>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  on
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "1000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "None"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  Description		  "Generic Real-Time Target"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		11
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonInlinedSFcns"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 360, 210, 1240, 840 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Abs
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SignalGenerator
      WaveForm		      "sine"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Frequency		      "1"
      Units		      "Hertz"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "1"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      FixptAsFi		      off
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      InputProcessing	      "Inherited"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
  }
  System {
    Name		    "shiftdn35_tb"
    Location		    [473, 82, 1510, 668]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "151"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "1"
      Tag		      "genX"
      Ports		      []
      Position		      [22, 22, 73, 72]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      infoedit		      " System Generator"
      xilinxfamily	      "virtex6"
      part		      "xc6vcx240t"
      speed		      "-1"
      package		      "ff784"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./netlist"
      proj_type		      "Project Navigator"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "10"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "326,241,464,470"
      block_type	      "system_generator"
      block_version	      "8.2.EA1"
      sg_icon_stat	      "51,50,0,0,token,white,0,58c5b5770fe5f7c311f53dbc6e73f0f6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 0 ],[0 0 50 50 0 ],[1 1 1 ]"
      ");\npatch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.1"
      "55 36.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 3"
      "6.655 26.155 ],[0.698039 0.0313725 0.219608 ]);\npatch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.15"
      "5 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.15"
      "5 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graph"
      "ics');\nfprintf('','COMMENT: begin icon text');\n\nfprintf('','COMMENT: end icon text');"
      sg_blockgui_xml	      "<!--  *  Copyright (c) 2005, Xilinx, Inc.  All Rights Reserved.            --><!--  *  Re"
      "production or reuse, in any form, without the explicit written  --><!--  *  consent of Xilinx, Inc., is strictly"
      " prohibited.                  --><sysgenblock has_userdata=\"true\" tag=\"genX\" block_type=\"system_generator\""
      " simulinkname=\" System Generator\" >\n <icon width=\"51\" bg_color=\"beige\" height=\"50\" caption_format=\"Sys"
      "tem\\nGenerator\" wmark_color=\"red\" />\n <callbacks DeleteFcn=\"xlSysgenGUI('delete', gcs, gcbh);\" OpenFcn=\""
      "xlSysgenGUI('startup',gcs,gcbh)\" ModelCloseFcn=\"xlSysgenGUI('Close',gcs,gcbh)\" PostSaveFcn=\"xlSysgenGUI('Sav"
      "e')\" />\n <libraries>\n  <library name=\"xbsIndex\" />\n  <library name=\"xbsBasic\" />\n  <library name=\"xbsT"
      "ools\" />\n </libraries>\n <subsystem_model file=\"system_generator_subsystem.mdl\" />\n <blockgui label=\"Xilin"
      "x System Generator\" >\n  <editbox evaluate=\"false\" multi_line=\"true\" name=\"infoedit\" read_only=\"true\" d"
      "efault=\" System Generator\" />\n  <editbox evaluate=\"false\" name=\"xilinxfamily\" default=\"Virtex4\" label=\""
      "Xilinx family\" />\n  <editbox evaluate=\"false\" name=\"part\" default=\"xc4vsx35\" label=\"Part\" />\n  <editb"
      "ox evaluate=\"false\" name=\"speed\" default=\"-10\" label=\"Speed\" />\n  <editbox evaluate=\"false\" name=\"pa"
      "ckage\" default=\"ff668\" label=\"Package\" />\n  <listbox evaluate=\"true\" name=\"synthesis_tool\" default=\"X"
      "ST\" label=\"Synthesis tool\" >\n   <item value=\"Spectrum\" />\n   <item value=\"Synplify\" />\n   <item value="
      "\"Synplify Pro\" />\n   <item value=\"XST\" />\n   <item value=\"Precision\" />\n  </listbox>\n  <editbox evalua"
      "te=\"false\" name=\"directory\" default=\"./netlist\" label=\"Target directory\" />\n  <checkbox evaluate=\"true"
      "\" name=\"testbench\" default=\"off\" label=\"Testbench\" />\n  <editbox evaluate=\"true\" name=\"simulink_perio"
      "d\" default=\"1\" label=\"Simulink period\" />\n  <editbox evaluate=\"true\" name=\"sysclk_period\" default=\"10"
      "\" label=\"System clock period\" />\n  <checkbox evaluate=\"true\" name=\"incr_netlist\" default=\"off\" label=\""
      "Incremental netlisting\" />\n  <listbox evaluate=\"true\" name=\"trim_vbits\" default=\"Everywhere in SubSystem\""
      " label=\"Trim valid bits\" >\n   <item value=\"According to Block Masks\" />\n   <item value=\"Everywhere in Sub"
      "System\" />\n   <item value=\"No Where in SubSystem\" />\n  </listbox>\n  <listbox evaluate=\"true\" name=\"dbl_"
      "ovrd\" default=\"According to Block Masks\" label=\"Override with doubles\" >\n   <item value=\"According to Blo"
      "ck Masks\" />\n   <item value=\"Everywhere in SubSystem\" />\n   <item value=\"No Where in SubSystem\" />\n  </l"
      "istbox>\n  <listbox evaluate=\"true\" name=\"core_generation\" default=\"According to Block Masks\" label=\"Gene"
      "rate cores\" >\n   <item value=\"According to Block Masks\" />\n   <item value=\"Everywhere Available\" />\n   <"
      "item value=\"Not Needed - Already Generated\" />\n  </listbox>\n  <checkbox evaluate=\"true\" name=\"run_coregen"
      "\" default=\"off\" label=\"Run CoreGen\" />\n  <checkbox evaluate=\"true\" name=\"deprecated_control\" default=\""
      "off\" label=\"Show deprecated controls\" />\n  <hiddenvar evaluate=\"true\" name=\"eval_field\" default=\"0\" />"
      "\n </blockgui>\n</sysgenblock>\n"
    }
    Block {
      BlockType		      Abs
      Name		      "Abs1"
      SID		      "2"
      Position		      [80, 265, 100, 295]
      SampleTime	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      SID		      "3"
      Position		      [135, 335, 165, 365]
    }
    Block {
      BlockType		      Reference
      Name		      "Copyright"
      SID		      "4"
      Ports		      []
      Position		      [47, 447, 246, 545]
      DropShadow	      on
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsCopyrightNotice_r4/Copyright"
      SourceType	      "Xilinx Copyright Notice Block"
      copyrighttext	      "Copyright (c) 2011  by  Xilinx, Inc. All rights reserved.<br><br>This file contains proprie"
      "tary, confidential information of Xilinx, Inc., is distributed under license from Xilinx, Inc., and may be used,"
      " copied and/or disclosed only pursuant to the terms of a valid license agreement with Xilinx, Inc. Xilinx hereby"
      " grants you a license to use this file solely for design, simulation, implementation and creation of design file"
      "s limited to Xilinx devices or technologies. Use with non-Xilinx devices or technologies is expressly prohibited"
      " and immediately terminates your license unless covered by a separate agreement.<br><br>Xilinx is providing this"
      " design, code, or information \"as-is\" solely for use in developing programs and solutions for Xilinx devices, "
      "with no obligation on the part of Xilinx to provide support. By providing this design, code, or information as o"
      "ne possible implementation of this feature, application or standard, Xilinx is making no representation that thi"
      "s implementation is free from any claims of infringement. You are responsible for obtaining any rights you may r"
      "equire for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy "
      "of the implementation, including but not limited to any warranties or representations that this implementation i"
      "s free from claims of infringement, implied warranties of merchantability or fitness for a particular purpose.<b"
      "r><br>Xilinx products are not intended for use in life support appliances, devices, or systems. Use in such appl"
      "ications is expressly prohibited.<br><br>Any modifications that are made to the Source Code are done at the user"
      "'s sole risk and will be unsupported.<br><br>This copyright and support notice must be retained as part of this "
      "text at all times. (c) Copyright 1995-2011 Xilinx, Inc. All rights reserved."
      infoedit		      "	\nCopyright(C) 2008 by  Xilinx, Inc. All rights reserved.<br>	\n<br>	\nThis file contains prop"
      "rietary, confidential information of Xilinx, Inc., is distributed under license	\nfrom Xilinx, Inc., and may be "
      "used, copied and/or disclosed only pursuant to the terms of a valid license	\nagreement with Xilinx, Inc. Xilinx"
      " hereby grants you a license to use this file solely for design,	\nsimulation, implementation and creation of de"
      "sign files limited to Xilinx devices or technologies. Use 	\nwith non-Xilinx devices or technologies is expressl"
      "y prohibited and immediately terminates your license 	\nunless covered by a separate agreement.<br>	\n<br>	\nXil"
      "inx is providing this design, code, or information \"as-is\" solely for use in developing programs and 	\nsoluti"
      "ons for Xilinx devices, with no obligation on the part of Xilinx to provide support. By providing	\nthis design,"
      " code, or information as one possible implementation of this feature, application or standard,	\nXilinx is makin"
      "g no representation that this implementation is free from any claims of infringement. You	\nare responsible for "
      "obtaining any rights you may require for your implementation. Xilinx expressly disclaims	\nany warranty whatsoev"
      "er with respect to the adequacy of the implementation, including but not limited to any	\nwarranties or represen"
      "tations that this implementation is free from claims of infringement, implied warranties	\nof merchantability or"
      " fitness for a particular purpose.<br>	\n<br>	\nXilinx products are not intended for use in life support applian"
      "ces, devices, or systems. Use in such 	\napplications is expressly prohibited.<br>	\n<br>	\nAny modifications th"
      "at are made to the Source Code are done at the user's sole risk and will be unsupported.<br>	\n<br>	\nThis copyr"
      "ight and support notice must be retained as part of this text at all times. 	\n(c) Copyright 1995-2008 Xilinx, I"
      "nc. All rights reserved.	\n      "
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "copyright"
      block_version	      "10.1.00"
      sg_icon_stat	      "199,98,-1,-1,beige,white,0,0,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 200 200 0 0 ],[0 0 100 100 0 ],[1 1"
      " 1 ]);\nplot([0 200 200 0 0 ],[0 0 100 100 0 ]);\npatch([68.85 89.08 103.08 117.08 131.08 103.08 82.85 68.85 ],["
      "65.54 65.54 79.54 65.54 79.54 79.54 79.54 65.54 ],[0.951 0.944 0.902 ]);\npatch([82.85 103.08 89.08 68.85 82.85 "
      "],[51.54 51.54 65.54 65.54 51.54 ],[0.93 0.92 0.86 ]);\npatch([68.85 89.08 103.08 82.85 68.85 ],[37.54 37.54 51."
      "54 51.54 37.54 ],[0.951 0.944 0.902 ]);\npatch([82.85 131.08 117.08 103.08 89.08 68.85 82.85 ],[23.54 23.54 37.5"
      "4 23.54 37.54 37.54 23.54 ],[0.93 0.92 0.86 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
      " begin icon text');\nfprintf('','COMMENT: end icon text');disp(['{\\fontsize{12pt}(c) Copyright 1995-' datestr(n"
      "ow, 'yyyy') ' Xilinx, Inc.}\\newline \\newline '],'texmode','on');\ndisp('{\\fontsize{12pt}#-- All rights reserv"
      "ed.}','texmode','on');\ndisp('\\newline \\newline \\newline \\newline{\\fontsize{12pt}Double Click for Copyright"
      " Notice}','texmode','on');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay"
      SID		      "5"
      Ports		      [1, 1]
      Position		      [370, 335, 390, 365]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link"
      " of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of fli"
      "p-flops."
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "20,30,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 30 30 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[17.22 1"
      "7.22 19.22 17.22 19.22 19.22 19.22 17.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[15.22 15.22 17.22 17."
      "22 15.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[13.22 13.22 15.22 15.22 13.22 ],[1 1 1 ])"
      ";\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[11.22 11.22 13.22 11.22 13.22 13.22 11.22 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
      "sp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay1"
      SID		      "6"
      Ports		      [1, 1]
      Position		      [370, 240, 390, 270]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link"
      " of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of fli"
      "p-flops."
      en		      off
      latency		      "2"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "20,30,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 30 30 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[17.22 1"
      "7.22 19.22 17.22 19.22 19.22 19.22 17.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[15.22 15.22 17.22 17."
      "22 15.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[13.22 13.22 15.22 15.22 13.22 ],[1 1 1 ])"
      ";\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[11.22 11.22 13.22 11.22 13.22 13.22 11.22 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
      "sp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay2"
      SID		      "7"
      Ports		      [1, 1]
      Position		      [700, 176, 725, 204]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link"
      " of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of fli"
      "p-flops."
      en		      off
      latency		      "6"
      dbl_ovrd		      off
      reg_retiming	      off
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "25,28,1,1,white,blue,0,aa5bc30d,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 28 28 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 28 28 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[17.3"
      "3 17.33 20.33 17.33 20.33 20.33 20.33 17.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[14.33 14.33 17."
      "33 17.33 14.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[11.33 11.33 14.33 14.33 11.33 ],"
      "[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[8.33 8.33 11.33 8.33 11.33 11.33 8.33 ],[0.931 0."
      "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bl"
      "ack');disp('z^{-6}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay3"
      SID		      "8"
      Ports		      [1, 1]
      Position		      [370, 155, 390, 185]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link"
      " of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of fli"
      "p-flops."
      en		      off
      latency		      "3"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "20,30,1,1,white,blue,0,83e6bb61,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 30 30 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[17.22 1"
      "7.22 19.22 17.22 19.22 19.22 19.22 17.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[15.22 15.22 17.22 17."
      "22 15.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[13.22 13.22 15.22 15.22 13.22 ],[1 1 1 ])"
      ";\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[11.22 11.22 13.22 11.22 13.22 13.22 11.22 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
      "sp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay5"
      SID		      "9"
      Ports		      [1, 1]
      Position		      [495, 195, 515, 225]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link"
      " of which is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of fli"
      "p-flops."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "delay"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "20,30,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 30 30 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[17.22 1"
      "7.22 19.22 17.22 19.22 19.22 19.22 17.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[15.22 15.22 17.22 17."
      "22 15.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[13.22 13.22 15.22 15.22 13.22 ],[1 1 1 ])"
      ";\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[11.22 11.22 13.22 11.22 13.22 13.22 11.22 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
      "sp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay6"
      SID		      "10"
      Ports		      [1, 1]
      Position		      [700, 305, 720, 335]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Delay"
      SourceType	      "Xilinx Delay Block"
      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      reg_retiming	      on
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "368,117,348,282"
      block_type	      "delay"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "20,30,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 30 30 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 30 30 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[17.22 1"
      "7.22 19.22 17.22 19.22 19.22 19.22 17.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[15.22 15.22 17.22 17."
      "22 15.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[13.22 13.22 15.22 15.22 13.22 ],[1 1 1 ])"
      ";\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[11.22 11.22 13.22 11.22 13.22 13.22 11.22 ],[0.931 0.946 0.97"
      "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');di"
      "sp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Manual Switch"
      SID		      "11"
      Ports		      [2, 1]
      Position		      [130, 152, 160, 188]
      LibraryVersion	      "1.225"
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      sw		      "0"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Manual Switch1"
      SID		      "12"
      Ports		      [2, 1]
      Position		      [135, 272, 165, 308]
      LibraryVersion	      "1.225"
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      sw		      "0"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "More Info"
      SID		      "13"
      Ports		      []
      Position		      [296, 456, 487, 538]
      DropShadow	      on
      ShowName		      off
      OpenFcn		      "xlDoc('-book','sysgen','-topic','Hardware Design Using System Generator/Design Styles for the DS"
      "P48/Designs that Use DSP48 and DSP48 Macro Blocks');"
      FontSize		      12
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Double click\\n for System Generator\\n documentation on related topics.')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"More Info"
	Location		[345, 318, 880, 451]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      "14"
      Ports		      [4]
      Position		      [930, 258, 985, 462]
      Floating		      off
      Location		      [384, 225, 834, 738]
      Open		      on
      NumInputPorts	      "4"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
      }
      YMin		      "0~-2e+010~-1.5e+010~-1.5e+010"
      YMax		      "30~2e+010~1.5e+010~1.5e+010"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      SignalGenerator
      Name		      "Signal\nGenerator1"
      SID		      "15"
      Ports		      [0, 1]
      Position		      [25, 265, 55, 295]
      WaveForm		      "sawtooth"
      Amplitude		      "34"
      Frequency		      "0.002"
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave"
      SID		      "16"
      Ports		      [0, 1]
      Position		      [30, 125, 60, 155]
      Amplitude		      "34"
      Frequency		      "0.002"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "data"
      SID		      "29"
      Position		      [25, 200, 55, 230]
      Value		      "100"
    }
    Block {
      BlockType		      Reference
      Name		      "din"
      SID		      "30"
      Ports		      [1, 1]
      Position		      [240, 159, 295, 181]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx "
      "fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
      arith_type	      "Signed  (2's comp)"
      n_bits		      "35"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,423"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output'"
      ",1,' ');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "din1"
      SID		      "31"
      Ports		      [1, 1]
      Position		      [795, 374, 850, 396]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,grey,0,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.964 0.964 0.964 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.964 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','"
      "on');\nfprintf('','COMMENT: end icon text');\n"
      Port {
	PortNumber		1
	Name			"din"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Display
      Name		      "din2"
      SID		      "32"
      Ports		      [1]
      Position		      [240, 110, 330, 140]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "dout"
      SID		      "33"
      Ports		      [1]
      Position		      [740, 255, 830, 285]
      BlockMirror	      on
      NamePlacement	      "alternate"
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Reference
      Name		      "dsp48_shift"
      SID		      "34"
      Ports		      [1, 1]
      Position		      [795, 309, 850, 331]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmod"
      "e','on');\nfprintf('','COMMENT: end icon text');\n"
      Port {
	PortNumber		1
	Name			"dout"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "enable"
      SID		      "35"
      Ports		      [1, 1]
      Position		      [240, 339, 295, 361]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx "
      "fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
      arith_type	      "Boolean"
      n_bits		      "8"
      bin_pt		      "6"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output'"
      ",1,' ');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "error_monitor"
      SID		      "149"
      Ports		      [2]
      Position		      [935, 178, 985, 227]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"error_monitor"
	Location		[486, 365, 1194, 684]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "150"
	  Position		  [75, 28, 105, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  "151"
	  Position		  [105, 88, 135, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "140"
	  Position		  [215, 80, 230, 100]
	  Value			  "0"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion"
	  SID			  "141"
	  Position		  [330, 61, 385, 89]
	  OutDataTypeStr	  "double"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  "142"
	  Ports			  [2, 1]
	  Position		  [265, 57, 295, 88]
	  Operator		  "~="
	  InputSameDT		  off
	  OutDataTypeStr	  "sint(32)"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  SID			  "143"
	  Ports			  [3]
	  Position		  [440, 195, 470, 295]
	  Floating		  off
	  Location		  [409, 426, 859, 939]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-1.25e+010~-1.5e+010~-2.25e+009"
	  YMax			  "1.5e+010~1.5e+010~7.5e+008"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  "144"
	  Ports			  [2, 1]
	  Position		  [145, 55, 165, 75]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "-|+"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Port {
	    PortNumber		    1
	    Name		    "err"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  "145"
	  Ports			  [2, 1]
	  Position		  [430, 65, 450, 85]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  ToWorkspace
	  Name			  "To Workspace"
	  SID			  "146"
	  Ports			  [1]
	  Position		  [615, 60, 675, 90]
	  VariableName		  "total_errors1"
	  MaxDataPoints		  "1"
	  SampleTime		  "-1"
	  SaveFormat		  "Array"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  SID			  "147"
	  Position		  [480, 55, 515, 95]
	}
	Block {
	  BlockType		  Display
	  Name			  "nerrors"
	  SID			  "148"
	  Ports			  [1]
	  Position		  [595, 120, 685, 150]
	  Decimation		  "1"
	  Lockdown		  off
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [0, 60]
	    Branch {
	      Points		      [-110, 0]
	      DstBlock		      "Sum1"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "nerrors"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "To Workspace"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Data Type Conversion"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Labels		    [2, 0]
	    Points		    [0, 150]
	    DstBlock		    "Scope2"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Sum"
	    DstPort		    2
	  }
	}
	Line {
	  Name			  "err"
	  Labels		  [0, 0]
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "Relational\nOperator"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [2, 0]
	    Points		    [0, 215]
	    DstBlock		    "Scope2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Labels		    [2, 0]
	    Points		    [0, 175]
	    DstBlock		    "Scope2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [30, 0]
	    DstBlock		    "Sum"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  DstBlock		  "Unit Delay"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "ref"
      SID		      "36"
      Ports		      [1, 1]
      Position		      [795, 179, 850, 201]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,grey,0,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.964 0.964 0.964 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.964 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','"
      "on');\nfprintf('','COMMENT: end icon text');\n"
      Port {
	PortNumber		1
	Name			"ref"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Constant
      Name		      "shift"
      SID		      "37"
      Position		      [30, 335, 60, 365]
      Value		      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "shift amount"
      SID		      "38"
      Ports		      [1, 1]
      Position		      [240, 244, 295, 266]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx "
      "fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
      arith_type	      "Unsigned"
      n_bits		      "6"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.985 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output'"
      ",1,' ');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Display
      Name		      "shift1"
      SID		      "39"
      Ports		      [1]
      Position		      [240, 205, 330, 235]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Reference
      Name		      "shift_amt"
      SID		      "40"
      Ports		      [1, 1]
      Position		      [795, 424, 850, 446]
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,grey,0,632ec840,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.88 0."
      "88 0.88 ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "14.33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 1"
      "1.33 14.33 14.33 11.33 ],[0.964 0.964 0.964 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.3"
      "3 8.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ]"
      ",[0.964 0.964 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
      "or('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','"
      "on');\nfprintf('','COMMENT: end icon text');\n"
      Port {
	PortNumber		1
	Name			"shift"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "shifter_dsp48_macro"
      SID		      "41"
      Ports		      [3, 1]
      Position		      [585, 274, 655, 366]
      BackgroundColor	      "[0.749020, 0.901961, 0.760784]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"shifter_dsp48_macro"
	Location		[283, 93, 1369, 732]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "shift"
	  SID			  "42"
	  Position		  [100, 152, 130, 168]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  SID			  "43"
	  Position		  [100, 292, 130, 308]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ena"
	  SID			  "44"
	  Position		  [100, 413, 130, 427]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  SID			  "45"
	  Ports			  [1, 1]
	  Position		  [250, 291, 280, 309]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes: Add"
	  "itional hardware is used when rounding or saturation is selected and output width is less than the input width."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22 1"
	  "3.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'ca"
	  "st');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DSP48 Macro 2.1 "
	  SID			  "113"
	  Ports			  [3, 2]
	  Position		  [520, 228, 595, 412]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/DSP48 Macro 2.1 "
	  SourceType		  "Xilinx DSP48 Macro 2.1  Block"
	  infoedit		  "<html>Valid operands: CONCAT, P, C, PCIN, P>>17, PCIN>>17, CARRYIN, CARRYCASCIN, ACIN, A, BCIN,B<br><b"
	  "r>Valid operators: +, -, *, ()<br><br>Valid functions: RNDSIMPLE, RNDSYM<br><br>Instructions are case insensitive a"
	  "nd tolerate spaces.</html>"
	  dsptype		  "Target XtremeDSP Slice: DSP48E1"
	  instruction_list	  "-(A*B)"
	  AvailableInstructions	  "'(A+D)\n(A+D)*B\n(A+D)*B+C\n(A+D)*B+C+CARRYIN\n(A+D)*B+CARRYIN\n(A+D)*B+P\n(A+D)*B+P+CARRY"
	  "IN\n(A+D)*B+P>>17\n(A+D)*B+P>>17+CARRYIN\n(A+D)*B+PCIN\n(A+D)*B+PCIN+CARRYIN\n(A+D)*B+PCIN>>17\n(A+D)*B+PCIN>>17+CA"
	  "RRYIN\n(A+D)*BCIN\n(A+D)*BCIN+C\n(A+D)*BCIN+C+CARRYIN\n(A+D)*BCIN+CARRYIN\n(A+D)*BCIN+P\n(A+D)*BCIN+P+CARRYIN\n(A+D"
	  ")*BCIN+P>>17\n(A+D)*BCIN+P>>17+CARRYIN\n(A+D)*BCIN+PCIN\n(A+D)*BCIN+PCIN+CARRYIN\n(A+D)*BCIN+PCIN>>17\n(A+D)*BCIN+P"
	  "CIN>>17+CARRYIN\n(A+D)+C\n(A+D)+C+CARRYIN\n(A+D)+CARRYIN\n(A+D)+P\n(A+D)+P+CARRYIN\n(A+D)+P>>17\n(A+D)+P>>17+CARRYI"
	  "N\n(A+D)+PCIN\n(A+D)+PCIN+CARRYIN\n(A+D)+PCIN>>17\n(A+D)+PCIN>>17+CARRYIN\n(ACIN+D)\n(ACIN+D)*B\n(ACIN+D)*B+C\n(ACI"
	  "N+D)*B+C+CARRYIN\n(ACIN+D)*B+CARRYIN\n(ACIN+D)*B+P\n(ACIN+D)*B+P+CARRYIN\n(ACIN+D)*B+P>>17\n(ACIN+D)*B+P>>17+CARRYI"
	  "N\n(ACIN+D)*B+PCIN\n(ACIN+D)*B+PCIN+CARRYIN\n(ACIN+D)*B+PCIN>>17\n(ACIN+D)*B+PCIN>>17+CARRYIN\n(ACIN+D)*BCIN\n(ACIN"
	  "+D)*BCIN+C\n(ACIN+D)*BCIN+C+CARRYIN\n(ACIN+D)*BCIN+CARRYIN\n(ACIN+D)*BCIN+P\n(ACIN+D)*BCIN+P+CARRYIN\n(ACIN+D)*BCIN"
	  "+P>>17\n(ACIN+D)*BCIN+P>>17+CARRYIN\n(ACIN+D)*BCIN+PCIN\n(ACIN+D)*BCIN+PCIN+CARRYIN\n(ACIN+D)*BCIN+PCIN>>17\n(ACIN+"
	  "D)*BCIN+PCIN>>17+CARRYIN\n(ACIN+D)+C\n(ACIN+D)+C+CARRYIN\n(ACIN+D)+CARRYIN\n(ACIN+D)+P\n(ACIN+D)+P+CARRYIN\n(ACIN+D"
	  ")+P>>17\n(ACIN+D)+P>>17+CARRYIN\n(ACIN+D)+PCIN\n(ACIN+D)+PCIN+CARRYIN\n(ACIN+D)+PCIN>>17\n(ACIN+D)+PCIN>>17+CARRYIN"
	  "\n(D+A)\n(D+A)*B\n(D+A)*B+C\n(D+A)*B+C+CARRYIN\n(D+A)*B+CARRYIN\n(D+A)*B+P\n(D+A)*B+P+CARRYIN\n(D+A)*B+P>>17\n(D+A)"
	  "*B+P>>17+CARRYIN\n(D+A)*B+PCIN\n(D+A)*B+PCIN+CARRYIN\n(D+A)*B+PCIN>>17\n(D+A)*B+PCIN>>17+CARRYIN\n(D+A)*BCIN\n(D+A)"
	  "*BCIN+C\n(D+A)*BCIN+C+CARRYIN\n(D+A)*BCIN+CARRYIN\n(D+A)*BCIN+P\n(D+A)*BCIN+P+CARRYIN\n(D+A)*BCIN+P>>17\n(D+A)*BCIN"
	  "+P>>17+CARRYIN\n(D+A)*BCIN+PCIN\n(D+A)*BCIN+PCIN+CARRYIN\n(D+A)*BCIN+PCIN>>17\n(D+A)*BCIN+PCIN>>17+CARRYIN\n(D+A)+C"
	  "\n(D+A)+C+CARRYIN\n(D+A)+CARRYIN\n(D+A)+P\n(D+A)+P+CARRYIN\n(D+A)+P>>17\n(D+A)+P>>17+CARRYIN\n(D+A)+PCIN\n(D+A)+PCI"
	  "N+CARRYIN\n(D+A)+PCIN>>17\n(D+A)+PCIN>>17+CARRYIN\n(D+ACIN)\n(D+ACIN)*B\n(D+ACIN)*B+C\n(D+ACIN)*B+C+CARRYIN\n(D+ACI"
	  "N)*B+CARRYIN\n(D+ACIN)*B+P\n(D+ACIN)*B+P+CARRYIN\n(D+ACIN)*B+P>>17\n(D+ACIN)*B+P>>17+CARRYIN\n(D+ACIN)*B+PCIN\n(D+A"
	  "CIN)*B+PCIN+CARRYIN\n(D+ACIN)*B+PCIN>>17\n(D+ACIN)*B+PCIN>>17+CARRYIN\n(D+ACIN)*BCIN\n(D+ACIN)*BCIN+C\n(D+ACIN)*BCI"
	  "N+C+CARRYIN\n(D+ACIN)*BCIN+CARRYIN\n(D+ACIN)*BCIN+P\n(D+ACIN)*BCIN+P+CARRYIN\n(D+ACIN)*BCIN+P>>17\n(D+ACIN)*BCIN+P>"
	  ">17+CARRYIN\n(D+ACIN)*BCIN+PCIN\n(D+ACIN)*BCIN+PCIN+CARRYIN\n(D+ACIN)*BCIN+PCIN>>17\n(D+ACIN)*BCIN+PCIN>>17+CARRYIN"
	  "\n(D+ACIN)+C\n(D+ACIN)+C+CARRYIN\n(D+ACIN)+CARRYIN\n(D+ACIN)+P\n(D+ACIN)+P+CARRYIN\n(D+ACIN)+P>>17\n(D+ACIN)+P>>17+"
	  "CARRYIN\n(D+ACIN)+PCIN\n(D+ACIN)+PCIN+CARRYIN\n(D+ACIN)+PCIN>>17\n(D+ACIN)+PCIN>>17+CARRYIN\n(D-A)\n(D-A)*B\n(D-A)*"
	  "B+C\n(D-A)*B+C+CARRYIN\n(D-A)*B+CARRYIN\n(D-A)*B+P\n(D-A)*B+P+CARRYIN\n(D-A)*B+P>>17\n(D-A)*B+P>>17+CARRYIN\n(D-A)*"
	  "B+PCIN\n(D-A)*B+PCIN+CARRYIN\n(D-A)*B+PCIN>>17\n(D-A)*B+PCIN>>17+CARRYIN\n(D-A)*BCIN\n(D-A)*BCIN+C\n(D-A)*BCIN+C+CA"
	  "RRYIN\n(D-A)*BCIN+CARRYIN\n(D-A)*BCIN+P\n(D-A)*BCIN+P+CARRYIN\n(D-A)*BCIN+P>>17\n(D-A)*BCIN+P>>17+CARRYIN\n(D-A)*BC"
	  "IN+PCIN\n(D-A)*BCIN+PCIN+CARRYIN\n(D-A)*BCIN+PCIN>>17\n(D-A)*BCIN+PCIN>>17+CARRYIN\n(D-A)+C\n(D-A)+C+CARRYIN\n(D-A)"
	  "+CARRYIN\n(D-A)+P\n(D-A)+P+CARRYIN\n(D-A)+P>>17\n(D-A)+P>>17+CARRYIN\n(D-A)+PCIN\n(D-A)+PCIN+CARRYIN\n(D-A)+PCIN>>1"
	  "7\n(D-A)+PCIN>>17+CARRYIN\n(D-ACIN)\n(D-ACIN)*B\n(D-ACIN)*B+C\n(D-ACIN)*B+C+CARRYIN\n(D-ACIN)*B+CARRYIN\n(D-ACIN)*B"
	  "+P\n(D-ACIN)*B+P+CARRYIN\n(D-ACIN)*B+P>>17\n(D-ACIN)*B+P>>17+CARRYIN\n(D-ACIN)*B+PCIN\n(D-ACIN)*B+PCIN+CARRYIN\n(D-"
	  "ACIN)*B+PCIN>>17\n(D-ACIN)*B+PCIN>>17+CARRYIN\n(D-ACIN)*BCIN\n(D-ACIN)*BCIN+C\n(D-ACIN)*BCIN+C+CARRYIN\n(D-ACIN)*BC"
	  "IN+CARRYIN\n(D-ACIN)*BCIN+P\n(D-ACIN)*BCIN+P+CARRYIN\n(D-ACIN)*BCIN+P>>17\n(D-ACIN)*BCIN+P>>17+CARRYIN\n(D-ACIN)*BC"
	  "IN+PCIN\n(D-ACIN)*BCIN+PCIN+CARRYIN\n(D-ACIN)*BCIN+PCIN>>17\n(D-ACIN)*BCIN+PCIN>>17+CARRYIN\n(D-ACIN)+C\n(D-ACIN)+C"
	  "+CARRYIN\n(D-ACIN)+CARRYIN\n(D-ACIN)+P\n(D-ACIN)+P+CARRYIN\n(D-ACIN)+P>>17\n(D-ACIN)+P>>17+CARRYIN\n(D-ACIN)+PCIN\n"
	  "(D-ACIN)+PCIN+CARRYIN\n(D-ACIN)+PCIN>>17\n(D-ACIN)+PCIN>>17+CARRYIN\n-((A+D))\n-((A+D)*B)\n-((A+D)*B+CARRYIN)\n-((A"
	  "+D)*BCIN)\n-((A+D)*BCIN+CARRYIN)\n-((A+D)+CARRYIN)\n-((ACIN+D))\n-((ACIN+D)*B)\n-((ACIN+D)*B+CARRYIN)\n-((ACIN+D)*B"
	  "CIN)\n-((ACIN+D)*BCIN+CARRYIN)\n-((ACIN+D)+CARRYIN)\n-((D+A))\n-((D+A)*B)\n-((D+A)*B+CARRYIN)\n-((D+A)*BCIN)\n-((D+"
	  "A)*BCIN+CARRYIN)\n-((D+A)+CARRYIN)\n-((D+ACIN))\n-((D+ACIN)*B)\n-((D+ACIN)*B+CARRYIN)\n-((D+ACIN)*BCIN)\n-((D+ACIN)"
	  "*BCIN+CARRYIN)\n-((D+ACIN)+CARRYIN)\n-((D-A))\n-((D-A)*B)\n-((D-A)*B+CARRYIN)\n-((D-A)*BCIN)\n-((D-A)*BCIN+CARRYIN)"
	  "\n-((D-A)+CARRYIN)\n-((D-ACIN))\n-((D-ACIN)*B)\n-((D-ACIN)*B+CARRYIN)\n-((D-ACIN)*BCIN)\n-((D-ACIN)*BCIN+CARRYIN)\n"
	  "-((D-ACIN)+CARRYIN)\n-(A)\n-(A*B)\n-(A*B+CARRYIN)\n-(A*BCIN)\n-(A*BCIN+CARRYIN)\n-(A+CARRYIN)\n-(A+D)\n-(A+D)*B\n-("
	  "A+D)*B-CARRYIN\n-(A+D)*BCIN\n-(A+D)*BCIN-CARRYIN\n-(A+D)-CARRYIN\n-(ACIN)\n-(ACIN*B)\n-(ACIN*B+CARRYIN)\n-(ACIN*BCI"
	  "N)\n-(ACIN*BCIN+CARRYIN)\n-(ACIN+CARRYIN)\n-(ACIN+D)\n-(ACIN+D)*B\n-(ACIN+D)*B-CARRYIN\n-(ACIN+D)*BCIN\n-(ACIN+D)*B"
	  "CIN-CARRYIN\n-(ACIN+D)-CARRYIN\n-(B*(A+D))\n-(B*(A+D)+CARRYIN)\n-(B*(ACIN+D))\n-(B*(ACIN+D)+CARRYIN)\n-(B*(D+A))\n-"
	  "(B*(D+A)+CARRYIN)\n-(B*(D+ACIN))\n-(B*(D+ACIN)+CARRYIN)\n-(B*(D-A))\n-(B*(D-A)+CARRYIN)\n-(B*(D-ACIN))\n-(B*(D-ACIN"
	  ")+CARRYIN)\n-(B*A)\n-(B*A+CARRYIN)\n-(B*ACIN)\n-(B*ACIN+CARRYIN)\n-(B*D)\n-(B*D+CARRYIN)\n-(BCIN*(A+D))\n-(BCIN*(A+"
	  "D)+CARRYIN)\n-(BCIN*(ACIN+D))\n-(BCIN*(ACIN+D)+CARRYIN)\n-(BCIN*(D+A))\n-(BCIN*(D+A)+CARRYIN)\n-(BCIN*(D+ACIN))\n-("
	  "BCIN*(D+ACIN)+CARRYIN)\n-(BCIN*(D-A))\n-(BCIN*(D-A)+CARRYIN)\n-(BCIN*(D-ACIN))\n-(BCIN*(D-ACIN)+CARRYIN)\n-(BCIN*A)"
	  "\n-(BCIN*A+CARRYIN)\n-(BCIN*ACIN)\n-(BCIN*ACIN+CARRYIN)\n-(BCIN*D)\n-(BCIN*D+CARRYIN)\n-(C)\n-(C+CARRYCASCIN)\n-(C+"
	  "CARRYIN)\n-(C+CONCAT)\n-(C+CONCAT+CARRYCASCIN)\n-(C+CONCAT+CARRYIN)\n-(C+P)\n-(C+P+CARRYCASCIN)\n-(C+P+CARRYIN)\n-("
	  "CARRYIN)\n-(CONCAT)\n-(CONCAT+C)\n-(CONCAT+C+CARRYCASCIN)\n-(CONCAT+C+CARRYIN)\n-(CONCAT+CARRYCASCIN)\n-(CONCAT+CAR"
	  "RYIN)\n-(D)\n-(D*B)\n-(D*B+CARRYIN)\n-(D*BCIN)\n-(D*BCIN+CARRYIN)\n-(D+A)\n-(D+A)*B\n-(D+A)*B-CARRYIN\n-(D+A)*BCIN\n"
	  "-(D+A)*BCIN-CARRYIN\n-(D+A)-CARRYIN\n-(D+ACIN)\n-(D+ACIN)*B\n-(D+ACIN)*B-CARRYIN\n-(D+ACIN)*BCIN\n-(D+ACIN)*BCIN-CA"
	  "RRYIN\n-(D+ACIN)-CARRYIN\n-(D+CARRYIN)\n-(D-A)\n-(D-A)*B\n-(D-A)*B-CARRYIN\n-(D-A)*BCIN\n-(D-A)*BCIN-CARRYIN\n-(D-A"
	  ")-CARRYIN\n-(D-ACIN)\n-(D-ACIN)*B\n-(D-ACIN)*B-CARRYIN\n-(D-ACIN)*BCIN\n-(D-ACIN)*BCIN-CARRYIN\n-(D-ACIN)-CARRYIN\n"
	  "-(P)\n-(P+C)\n-(P+C+CARRYCASCIN)\n-(P+C+CARRYIN)\n-(P+CARRYCASCIN)\n-(P+CARRYIN)\n-A\n-A*B\n-A*B-CARRYIN\n-A*BCIN\n"
	  "-A*BCIN-CARRYIN\n-A-CARRYIN\n-ACIN\n-ACIN*B\n-ACIN*B-CARRYIN\n-ACIN*BCIN\n-ACIN*BCIN-CARRYIN\n-ACIN-CARRYIN\n-B*(A+"
	  "D)\n-B*(A+D)-CARRYIN\n-B*(ACIN+D)\n-B*(ACIN+D)-CARRYIN\n-B*(D+A)\n-B*(D+A)-CARRYIN\n-B*(D+ACIN)\n-B*(D+ACIN)-CARRYI"
	  "N\n-B*(D-A)\n-B*(D-A)-CARRYIN\n-B*(D-ACIN)\n-B*(D-ACIN)-CARRYIN\n-B*A\n-B*A-CARRYIN\n-B*ACIN\n-B*ACIN-CARRYIN\n-B*D"
	  "\n-B*D-CARRYIN\n-BCIN*(A+D)\n-BCIN*(A+D)-CARRYIN\n-BCIN*(ACIN+D)\n-BCIN*(ACIN+D)-CARRYIN\n-BCIN*(D+A)\n-BCIN*(D+A)-"
	  "CARRYIN\n-BCIN*(D+ACIN)\n-BCIN*(D+ACIN)-CARRYIN\n-BCIN*(D-A)\n-BCIN*(D-A)-CARRYIN\n-BCIN*(D-ACIN)\n-BCIN*(D-ACIN)-C"
	  "ARRYIN\n-BCIN*A\n-BCIN*A-CARRYIN\n-BCIN*ACIN\n-BCIN*ACIN-CARRYIN\n-BCIN*D\n-BCIN*D-CARRYIN\n-C\n-C-CARRYCASCIN\n-C-"
	  "CARRYIN\n-C-CONCAT\n-C-CONCAT-CARRYCASCIN\n-C-CONCAT-CARRYIN\n-C-P\n-C-P-CARRYCASCIN\n-C-P-CARRYIN\n-CARRYIN\n-CONC"
	  "AT\n-CONCAT-C\n-CONCAT-C-CARRYCASCIN\n-CONCAT-C-CARRYIN\n-CONCAT-CARRYCASCIN\n-CONCAT-CARRYIN\n-D\n-D*B\n-D*B-CARRY"
	  "IN\n-D*BCIN\n-D*BCIN-CARRYIN\n-D-CARRYIN\n-P\n-P-C\n-P-C-CARRYCASCIN\n-P-C-CARRYIN\n-P-CARRYCASCIN\n-P-CARRYIN\n0\n"
	  "A\nA*B\nA*B+C\nA*B+C+CARRYIN\nA*B+CARRYIN\nA*B+P\nA*B+P+CARRYIN\nA*B+P>>17\nA*B+P>>17+CARRYIN\nA*B+PCIN\nA*B+PCIN+C"
	  "ARRYIN\nA*B+PCIN>>17\nA*B+PCIN>>17+CARRYIN\nA*BCIN\nA*BCIN+C\nA*BCIN+C+CARRYIN\nA*BCIN+CARRYIN\nA*BCIN+P\nA*BCIN+P+"
	  "CARRYIN\nA*BCIN+P>>17\nA*BCIN+P>>17+CARRYIN\nA*BCIN+PCIN\nA*BCIN+PCIN+CARRYIN\nA*BCIN+PCIN>>17\nA*BCIN+PCIN>>17+CAR"
	  "RYIN\nA+C\nA+C+CARRYIN\nA+CARRYIN\nA+P\nA+P+CARRYIN\nA+P>>17\nA+P>>17+CARRYIN\nA+PCIN\nA+PCIN+CARRYIN\nA+PCIN>>17\n"
	  "A+PCIN>>17+CARRYIN\nACIN\nACIN*B\nACIN*B+C\nACIN*B+C+CARRYIN\nACIN*B+CARRYIN\nACIN*B+P\nACIN*B+P+CARRYIN\nACIN*B+P>"
	  ">17\nACIN*B+P>>17+CARRYIN\nACIN*B+PCIN\nACIN*B+PCIN+CARRYIN\nACIN*B+PCIN>>17\nACIN*B+PCIN>>17+CARRYIN\nACIN*BCIN\nA"
	  "CIN*BCIN+C\nACIN*BCIN+C+CARRYIN\nACIN*BCIN+CARRYIN\nACIN*BCIN+P\nACIN*BCIN+P+CARRYIN\nACIN*BCIN+P>>17\nACIN*BCIN+P>"
	  ">17+CARRYIN\nACIN*BCIN+PCIN\nACIN*BCIN+PCIN+CARRYIN\nACIN*BCIN+PCIN>>17\nACIN*BCIN+PCIN>>17+CARRYIN\nACIN+C\nACIN+C"
	  "+CARRYIN\nACIN+CARRYIN\nACIN+P\nACIN+P+CARRYIN\nACIN+P>>17\nACIN+P>>17+CARRYIN\nACIN+PCIN\nACIN+PCIN+CARRYIN\nACIN+"
	  "PCIN>>17\nACIN+PCIN>>17+CARRYIN\nB*(A+D)\nB*(A+D)+C\nB*(A+D)+C+CARRYIN\nB*(A+D)+CARRYIN\nB*(A+D)+P\nB*(A+D)+P+CARRY"
	  "IN\nB*(A+D)+P>>17\nB*(A+D)+P>>17+CARRYIN\nB*(A+D)+PCIN\nB*(A+D)+PCIN+CARRYIN\nB*(A+D)+PCIN>>17\nB*(A+D)+PCIN>>17+CA"
	  "RRYIN\nB*(ACIN+D)\nB*(ACIN+D)+C\nB*(ACIN+D)+C+CARRYIN\nB*(ACIN+D)+CARRYIN\nB*(ACIN+D)+P\nB*(ACIN+D)+P+CARRYIN\nB*(A"
	  "CIN+D)+P>>17\nB*(ACIN+D)+P>>17+CARRYIN\nB*(ACIN+D)+PCIN\nB*(ACIN+D)+PCIN+CARRYIN\nB*(ACIN+D)+PCIN>>17\nB*(ACIN+D)+P"
	  "CIN>>17+CARRYIN\nB*(D+A)\nB*(D+A)+C\nB*(D+A)+C+CARRYIN\nB*(D+A)+CARRYIN\nB*(D+A)+P\nB*(D+A)+P+CARRYIN\nB*(D+A)+P>>1"
	  "7\nB*(D+A)+P>>17+CARRYIN\nB*(D+A)+PCIN\nB*(D+A)+PCIN+CARRYIN\nB*(D+A)+PCIN>>17\nB*(D+A)+PCIN>>17+CARRYIN\nB*(D+ACIN"
	  ")\nB*(D+ACIN)+C\nB*(D+ACIN)+C+CARRYIN\nB*(D+ACIN)+CARRYIN\nB*(D+ACIN)+P\nB*(D+ACIN)+P+CARRYIN\nB*(D+ACIN)+P>>17\nB*"
	  "(D+ACIN)+P>>17+CARRYIN\nB*(D+ACIN)+PCIN\nB*(D+ACIN)+PCIN+CARRYIN\nB*(D+ACIN)+PCIN>>17\nB*(D+ACIN)+PCIN>>17+CARRYIN\n"
	  "B*(D-A)\nB*(D-A)+C\nB*(D-A)+C+CARRYIN\nB*(D-A)+CARRYIN\nB*(D-A)+P\nB*(D-A)+P+CARRYIN\nB*(D-A)+P>>17\nB*(D-A)+P>>17+"
	  "CARRYIN\nB*(D-A)+PCIN\nB*(D-A)+PCIN+CARRYIN\nB*(D-A)+PCIN>>17\nB*(D-A)+PCIN>>17+CARRYIN\nB*(D-ACIN)\nB*(D-ACIN)+C\n"
	  "B*(D-ACIN)+C+CARRYIN\nB*(D-ACIN)+CARRYIN\nB*(D-ACIN)+P\nB*(D-ACIN)+P+CARRYIN\nB*(D-ACIN)+P>>17\nB*(D-ACIN)+P>>17+CA"
	  "RRYIN\nB*(D-ACIN)+PCIN\nB*(D-ACIN)+PCIN+CARRYIN\nB*(D-ACIN)+PCIN>>17\nB*(D-ACIN)+PCIN>>17+CARRYIN\nB*A\nB*A+C\nB*A+"
	  "C+CARRYIN\nB*A+CARRYIN\nB*A+P\nB*A+P+CARRYIN\nB*A+P>>17\nB*A+P>>17+CARRYIN\nB*A+PCIN\nB*A+PCIN+CARRYIN\nB*A+PCIN>>1"
	  "7\nB*A+PCIN>>17+CARRYIN\nB*ACIN\nB*ACIN+C\nB*ACIN+C+CARRYIN\nB*ACIN+CARRYIN\nB*ACIN+P\nB*ACIN+P+CARRYIN\nB*ACIN+P>>"
	  "17\nB*ACIN+P>>17+CARRYIN\nB*ACIN+PCIN\nB*ACIN+PCIN+CARRYIN\nB*ACIN+PCIN>>17\nB*ACIN+PCIN>>17+CARRYIN\nB*D\nB*D+C\nB"
	  "*D+C+CARRYIN\nB*D+CARRYIN\nB*D+P\nB*D+P+CARRYIN\nB*D+P>>17\nB*D+P>>17+CARRYIN\nB*D+PCIN\nB*D+PCIN+CARRYIN\nB*D+PCIN"
	  ">>17\nB*D+PCIN>>17+CARRYIN\nBCIN*(A+D)\nBCIN*(A+D)+C\nBCIN*(A+D)+C+CARRYIN\nBCIN*(A+D)+CARRYIN\nBCIN*(A+D)+P\nBCIN*"
	  "(A+D)+P+CARRYIN\nBCIN*(A+D)+P>>17\nBCIN*(A+D)+P>>17+CARRYIN\nBCIN*(A+D)+PCIN\nBCIN*(A+D)+PCIN+CARRYIN\nBCIN*(A+D)+P"
	  "CIN>>17\nBCIN*(A+D)+PCIN>>17+CARRYIN\nBCIN*(ACIN+D)\nBCIN*(ACIN+D)+C\nBCIN*(ACIN+D)+C+CARRYIN\nBCIN*(ACIN+D)+CARRYI"
	  "N\nBCIN*(ACIN+D)+P\nBCIN*(ACIN+D)+P+CARRYIN\nBCIN*(ACIN+D)+P>>17\nBCIN*(ACIN+D)+P>>17+CARRYIN\nBCIN*(ACIN+D)+PCIN\n"
	  "BCIN*(ACIN+D)+PCIN+CARRYIN\nBCIN*(ACIN+D)+PCIN>>17\nBCIN*(ACIN+D)+PCIN>>17+CARRYIN\nBCIN*(D+A)\nBCIN*(D+A)+C\nBCIN*"
	  "(D+A)+C+CARRYIN\nBCIN*(D+A)+CARRYIN\nBCIN*(D+A)+P\nBCIN*(D+A)+P+CARRYIN\nBCIN*(D+A)+P>>17\nBCIN*(D+A)+P>>17+CARRYIN"
	  "\nBCIN*(D+A)+PCIN\nBCIN*(D+A)+PCIN+CARRYIN\nBCIN*(D+A)+PCIN>>17\nBCIN*(D+A)+PCIN>>17+CARRYIN\nBCIN*(D+ACIN)\nBCIN*("
	  "D+ACIN)+C\nBCIN*(D+ACIN)+C+CARRYIN\nBCIN*(D+ACIN)+CARRYIN\nBCIN*(D+ACIN)+P\nBCIN*(D+ACIN)+P+CARRYIN\nBCIN*(D+ACIN)+"
	  "P>>17\nBCIN*(D+ACIN)+P>>17+CARRYIN\nBCIN*(D+ACIN)+PCIN\nBCIN*(D+ACIN)+PCIN+CARRYIN\nBCIN*(D+ACIN)+PCIN>>17\nBCIN*(D"
	  "+ACIN)+PCIN>>17+CARRYIN\nBCIN*(D-A)\nBCIN*(D-A)+C\nBCIN*(D-A)+C+CARRYIN\nBCIN*(D-A)+CARRYIN\nBCIN*(D-A)+P\nBCIN*(D-"
	  "A)+P+CARRYIN\nBCIN*(D-A)+P>>17\nBCIN*(D-A)+P>>17+CARRYIN\nBCIN*(D-A)+PCIN\nBCIN*(D-A)+PCIN+CARRYIN\nBCIN*(D-A)+PCIN"
	  ">>17\nBCIN*(D-A)+PCIN>>17+CARRYIN\nBCIN*(D-ACIN)\nBCIN*(D-ACIN)+C\nBCIN*(D-ACIN)+C+CARRYIN\nBCIN*(D-ACIN)+CARRYIN\n"
	  "BCIN*(D-ACIN)+P\nBCIN*(D-ACIN)+P+CARRYIN\nBCIN*(D-ACIN)+P>>17\nBCIN*(D-ACIN)+P>>17+CARRYIN\nBCIN*(D-ACIN)+PCIN\nBCI"
	  "N*(D-ACIN)+PCIN+CARRYIN\nBCIN*(D-ACIN)+PCIN>>17\nBCIN*(D-ACIN)+PCIN>>17+CARRYIN\nBCIN*A\nBCIN*A+C\nBCIN*A+C+CARRYIN"
	  "\nBCIN*A+CARRYIN\nBCIN*A+P\nBCIN*A+P+CARRYIN\nBCIN*A+P>>17\nBCIN*A+P>>17+CARRYIN\nBCIN*A+PCIN\nBCIN*A+PCIN+CARRYIN\n"
	  "BCIN*A+PCIN>>17\nBCIN*A+PCIN>>17+CARRYIN\nBCIN*ACIN\nBCIN*ACIN+C\nBCIN*ACIN+C+CARRYIN\nBCIN*ACIN+CARRYIN\nBCIN*ACIN"
	  "+P\nBCIN*ACIN+P+CARRYIN\nBCIN*ACIN+P>>17\nBCIN*ACIN+P>>17+CARRYIN\nBCIN*ACIN+PCIN\nBCIN*ACIN+PCIN+CARRYIN\nBCIN*ACI"
	  "N+PCIN>>17\nBCIN*ACIN+PCIN>>17+CARRYIN\nBCIN*D\nBCIN*D+C\nBCIN*D+C+CARRYIN\nBCIN*D+CARRYIN\nBCIN*D+P\nBCIN*D+P+CARR"
	  "YIN\nBCIN*D+P>>17\nBCIN*D+P>>17+CARRYIN\nBCIN*D+PCIN\nBCIN*D+PCIN+CARRYIN\nBCIN*D+PCIN>>17\nBCIN*D+PCIN>>17+CARRYIN"
	  "\nC\nC+(A+D)\nC+(A+D)*B\nC+(A+D)*B+CARRYIN\nC+(A+D)*BCIN\nC+(A+D)*BCIN+CARRYIN\nC+(A+D)+CARRYIN\nC+(ACIN+D)\nC+(ACI"
	  "N+D)*B\nC+(ACIN+D)*B+CARRYIN\nC+(ACIN+D)*BCIN\nC+(ACIN+D)*BCIN+CARRYIN\nC+(ACIN+D)+CARRYIN\nC+(D+A)\nC+(D+A)*B\nC+("
	  "D+A)*B+CARRYIN\nC+(D+A)*BCIN\nC+(D+A)*BCIN+CARRYIN\nC+(D+A)+CARRYIN\nC+(D+ACIN)\nC+(D+ACIN)*B\nC+(D+ACIN)*B+CARRYIN"
	  "\nC+(D+ACIN)*BCIN\nC+(D+ACIN)*BCIN+CARRYIN\nC+(D+ACIN)+CARRYIN\nC+(D-A)\nC+(D-A)*B\nC+(D-A)*B+CARRYIN\nC+(D-A)*BCIN"
	  "\nC+(D-A)*BCIN+CARRYIN\nC+(D-A)+CARRYIN\nC+(D-ACIN)\nC+(D-ACIN)*B\nC+(D-ACIN)*B+CARRYIN\nC+(D-ACIN)*BCIN\nC+(D-ACIN"
	  ")*BCIN+CARRYIN\nC+(D-ACIN)+CARRYIN\nC+A\nC+A*B\nC+A*B+CARRYIN\nC+A*BCIN\nC+A*BCIN+CARRYIN\nC+A+CARRYIN\nC+ACIN\nC+A"
	  "CIN*B\nC+ACIN*B+CARRYIN\nC+ACIN*BCIN\nC+ACIN*BCIN+CARRYIN\nC+ACIN+CARRYIN\nC+B*(A+D)\nC+B*(A+D)+CARRYIN\nC+B*(ACIN+"
	  "D)\nC+B*(ACIN+D)+CARRYIN\nC+B*(D+A)\nC+B*(D+A)+CARRYIN\nC+B*(D+ACIN)\nC+B*(D+ACIN)+CARRYIN\nC+B*(D-A)\nC+B*(D-A)+CA"
	  "RRYIN\nC+B*(D-ACIN)\nC+B*(D-ACIN)+CARRYIN\nC+B*A\nC+B*A+CARRYIN\nC+B*ACIN\nC+B*ACIN+CARRYIN\nC+B*D\nC+B*D+CARRYIN\n"
	  "C+BCIN*(A+D)\nC+BCIN*(A+D)+CARRYIN\nC+BCIN*(ACIN+D)\nC+BCIN*(ACIN+D)+CARRYIN\nC+BCIN*(D+A)\nC+BCIN*(D+A)+CARRYIN\nC"
	  "+BCIN*(D+ACIN)\nC+BCIN*(D+ACIN)+CARRYIN\nC+BCIN*(D-A)\nC+BCIN*(D-A)+CARRYIN\nC+BCIN*(D-ACIN)\nC+BCIN*(D-ACIN)+CARRY"
	  "IN\nC+BCIN*A\nC+BCIN*A+CARRYIN\nC+BCIN*ACIN\nC+BCIN*ACIN+CARRYIN\nC+BCIN*D\nC+BCIN*D+CARRYIN\nC+C\nC+C+CARRYCASCIN\n"
	  "C+C+CARRYIN\nC+C+CONCAT\nC+C+CONCAT+CARRYIN\nC+C+P\nC+C+P+CARRYIN\nC+CARRYCASCIN\nC+CARRYIN\nC+CONCAT\nC+CONCAT+C\n"
	  "C+CONCAT+C+CARRYIN\nC+CONCAT+CARRYCASCIN\nC+CONCAT+CARRYIN\nC+CONCAT+P\nC+CONCAT+P+CARRYIN\nC+CONCAT+P>>17\nC+CONCA"
	  "T+P>>17+CARRYIN\nC+CONCAT+PCIN\nC+CONCAT+PCIN+CARRYIN\nC+CONCAT+PCIN>>17\nC+CONCAT+PCIN>>17+CARRYIN\nC+D\nC+D*B\nC+"
	  "D*B+CARRYIN\nC+D*BCIN\nC+D*BCIN+CARRYIN\nC+D+CARRYIN\nC+P\nC+P+C\nC+P+C+CARRYIN\nC+P+CARRYCASCIN\nC+P+CARRYIN\nC+P+"
	  "CONCAT\nC+P+CONCAT+CARRYIN\nC+P+P\nC+P+P+CARRYIN\nC+P+P>>17\nC+P+P>>17+CARRYIN\nC+P+PCIN\nC+P+PCIN+CARRYIN\nC+P+PCI"
	  "N>>17\nC+P+PCIN>>17+CARRYIN\nC+P>>17\nC+P>>17+CARRYIN\nC+P>>17+CONCAT\nC+P>>17+CONCAT+CARRYIN\nC+P>>17+P\nC+P>>17+P"
	  "+CARRYIN\nC+PCIN\nC+PCIN+CARRYIN\nC+PCIN+CONCAT\nC+PCIN+CONCAT+CARRYIN\nC+PCIN+P\nC+PCIN+P+CARRYIN\nC+PCIN>>17\nC+P"
	  "CIN>>17+CARRYIN\nC+PCIN>>17+CONCAT\nC+PCIN>>17+CONCAT+CARRYIN\nC+PCIN>>17+P\nC+PCIN>>17+P+CARRYIN\nC-((A+D))\nC-((A"
	  "+D)*B)\nC-((A+D)*B+CARRYIN)\nC-((A+D)*BCIN)\nC-((A+D)*BCIN+CARRYIN)\nC-((A+D)+CARRYIN)\nC-((ACIN+D))\nC-((ACIN+D)*B"
	  ")\nC-((ACIN+D)*B+CARRYIN)\nC-((ACIN+D)*BCIN)\nC-((ACIN+D)*BCIN+CARRYIN)\nC-((ACIN+D)+CARRYIN)\nC-((D+A))\nC-((D+A)*"
	  "B)\nC-((D+A)*B+CARRYIN)\nC-((D+A)*BCIN)\nC-((D+A)*BCIN+CARRYIN)\nC-((D+A)+CARRYIN)\nC-((D+ACIN))\nC-((D+ACIN)*B)\nC"
	  "-((D+ACIN)*B+CARRYIN)\nC-((D+ACIN)*BCIN)\nC-((D+ACIN)*BCIN+CARRYIN)\nC-((D+ACIN)+CARRYIN)\nC-((D-A))\nC-((D-A)*B)\n"
	  "C-((D-A)*B+CARRYIN)\nC-((D-A)*BCIN)\nC-((D-A)*BCIN+CARRYIN)\nC-((D-A)+CARRYIN)\nC-((D-ACIN))\nC-((D-ACIN)*B)\nC-((D"
	  "-ACIN)*B+CARRYIN)\nC-((D-ACIN)*BCIN)\nC-((D-ACIN)*BCIN+CARRYIN)\nC-((D-ACIN)+CARRYIN)\nC-(A)\nC-(A*B)\nC-(A*B+CARRY"
	  "IN)\nC-(A*BCIN)\nC-(A*BCIN+CARRYIN)\nC-(A+CARRYIN)\nC-(A+D)\nC-(A+D)*B\nC-(A+D)*B-CARRYIN\nC-(A+D)*BCIN\nC-(A+D)*BC"
	  "IN-CARRYIN\nC-(A+D)-CARRYIN\nC-(ACIN)\nC-(ACIN*B)\nC-(ACIN*B+CARRYIN)\nC-(ACIN*BCIN)\nC-(ACIN*BCIN+CARRYIN)\nC-(ACI"
	  "N+CARRYIN)\nC-(ACIN+D)\nC-(ACIN+D)*B\nC-(ACIN+D)*B-CARRYIN\nC-(ACIN+D)*BCIN\nC-(ACIN+D)*BCIN-CARRYIN\nC-(ACIN+D)-CA"
	  "RRYIN\nC-(B*(A+D))\nC-(B*(A+D)+CARRYIN)\nC-(B*(ACIN+D))\nC-(B*(ACIN+D)+CARRYIN)\nC-(B*(D+A))\nC-(B*(D+A)+CARRYIN)\n"
	  "C-(B*(D+ACIN))\nC-(B*(D+ACIN)+CARRYIN)\nC-(B*(D-A))\nC-(B*(D-A)+CARRYIN)\nC-(B*(D-ACIN))\nC-(B*(D-ACIN)+CARRYIN)\nC"
	  "-(B*A)\nC-(B*A+CARRYIN)\nC-(B*ACIN)\nC-(B*ACIN+CARRYIN)\nC-(B*D)\nC-(B*D+CARRYIN)\nC-(BCIN*(A+D))\nC-(BCIN*(A+D)+CA"
	  "RRYIN)\nC-(BCIN*(ACIN+D))\nC-(BCIN*(ACIN+D)+CARRYIN)\nC-(BCIN*(D+A))\nC-(BCIN*(D+A)+CARRYIN)\nC-(BCIN*(D+ACIN))\nC-"
	  "(BCIN*(D+ACIN)+CARRYIN)\nC-(BCIN*(D-A))\nC-(BCIN*(D-A)+CARRYIN)\nC-(BCIN*(D-ACIN))\nC-(BCIN*(D-ACIN)+CARRYIN)\nC-(B"
	  "CIN*A)\nC-(BCIN*A+CARRYIN)\nC-(BCIN*ACIN)\nC-(BCIN*ACIN+CARRYIN)\nC-(BCIN*D)\nC-(BCIN*D+CARRYIN)\nC-(C)\nC-(C+CARRY"
	  "CASCIN)\nC-(C+CARRYIN)\nC-(C+CONCAT)\nC-(C+CONCAT+CARRYIN)\nC-(C+P)\nC-(C+P+CARRYIN)\nC-(CARRYCASCIN)\nC-(CARRYIN)\n"
	  "C-(CONCAT)\nC-(CONCAT+C)\nC-(CONCAT+C+CARRYIN)\nC-(CONCAT+CARRYCASCIN)\nC-(CONCAT+CARRYIN)\nC-(D)\nC-(D*B)\nC-(D*B+"
	  "CARRYIN)\nC-(D*BCIN)\nC-(D*BCIN+CARRYIN)\nC-(D+A)\nC-(D+A)*B\nC-(D+A)*B-CARRYIN\nC-(D+A)*BCIN\nC-(D+A)*BCIN-CARRYIN"
	  "\nC-(D+A)-CARRYIN\nC-(D+ACIN)\nC-(D+ACIN)*B\nC-(D+ACIN)*B-CARRYIN\nC-(D+ACIN)*BCIN\nC-(D+ACIN)*BCIN-CARRYIN\nC-(D+A"
	  "CIN)-CARRYIN\nC-(D+CARRYIN)\nC-(D-A)\nC-(D-A)*B\nC-(D-A)*B-CARRYIN\nC-(D-A)*BCIN\nC-(D-A)*BCIN-CARRYIN\nC-(D-A)-CAR"
	  "RYIN\nC-(D-ACIN)\nC-(D-ACIN)*B\nC-(D-ACIN)*B-CARRYIN\nC-(D-ACIN)*BCIN\nC-(D-ACIN)*BCIN-CARRYIN\nC-(D-ACIN)-CARRYIN\n"
	  "C-(P)\nC-(P+C)\nC-(P+C+CARRYIN)\nC-(P+CARRYCASCIN)\nC-(P+CARRYIN)\nC-A\nC-A*B\nC-A*B-CARRYIN\nC-A*BCIN\nC-A*BCIN-CA"
	  "RRYIN\nC-A-CARRYIN\nC-ACIN\nC-ACIN*B\nC-ACIN*B-CARRYIN\nC-ACIN*BCIN\nC-ACIN*BCIN-CARRYIN\nC-ACIN-CARRYIN\nC-B*(A+D)"
	  "\nC-B*(A+D)-CARRYIN\nC-B*(ACIN+D)\nC-B*(ACIN+D)-CARRYIN\nC-B*(D+A)\nC-B*(D+A)-CARRYIN\nC-B*(D+ACIN)\nC-B*(D+ACIN)-C"
	  "ARRYIN\nC-B*(D-A)\nC-B*(D-A)-CARRYIN\nC-B*(D-ACIN)\nC-B*(D-ACIN)-CARRYIN\nC-B*A\nC-B*A-CARRYIN\nC-B*ACIN\nC-B*ACIN-"
	  "CARRYIN\nC-B*D\nC-B*D-CARRYIN\nC-BCIN*(A+D)\nC-BCIN*(A+D)-CARRYIN\nC-BCIN*(ACIN+D)\nC-BCIN*(ACIN+D)-CARRYIN\nC-BCIN"
	  "*(D+A)\nC-BCIN*(D+A)-CARRYIN\nC-BCIN*(D+ACIN)\nC-BCIN*(D+ACIN)-CARRYIN\nC-BCIN*(D-A)\nC-BCIN*(D-A)-CARRYIN\nC-BCIN*"
	  "(D-ACIN)\nC-BCIN*(D-ACIN)-CARRYIN\nC-BCIN*A\nC-BCIN*A-CARRYIN\nC-BCIN*ACIN\nC-BCIN*ACIN-CARRYIN\nC-BCIN*D\nC-BCIN*D"
	  "-CARRYIN\nC-C\nC-C-CARRYCASCIN\nC-C-CARRYIN\nC-C-CONCAT\nC-C-CONCAT-CARRYIN\nC-C-P\nC-C-P-CARRYIN\nC-CARRYCASCIN\nC"
	  "-CARRYIN\nC-CONCAT\nC-CONCAT-C\nC-CONCAT-C-CARRYIN\nC-CONCAT-CARRYCASCIN\nC-CONCAT-CARRYIN\nC-D\nC-D*B\nC-D*B-CARRY"
	  "IN\nC-D*BCIN\nC-D*BCIN-CARRYIN\nC-D-CARRYIN\nC-P\nC-P-C\nC-P-C-CARRYIN\nC-P-CARRYCASCIN\nC-P-CARRYIN\nCARRYIN\nCONC"
	  "AT\nCONCAT+C\nCONCAT+C+C\nCONCAT+C+C+CARRYIN\nCONCAT+C+CARRYCASCIN\nCONCAT+C+CARRYIN\nCONCAT+C+P\nCONCAT+C+P+CARRYI"
	  "N\nCONCAT+C+P>>17\nCONCAT+C+P>>17+CARRYIN\nCONCAT+C+PCIN\nCONCAT+C+PCIN+CARRYIN\nCONCAT+C+PCIN>>17\nCONCAT+C+PCIN>>"
	  "17+CARRYIN\nCONCAT+CARRYCASCIN\nCONCAT+CARRYIN\nCONCAT+P\nCONCAT+P+C\nCONCAT+P+C+CARRYIN\nCONCAT+P+CARRYCASCIN\nCON"
	  "CAT+P+CARRYIN\nCONCAT+P>>17\nCONCAT+P>>17+C\nCONCAT+P>>17+C+CARRYIN\nCONCAT+P>>17+CARRYIN\nCONCAT+PCIN\nCONCAT+PCIN"
	  "+C\nCONCAT+PCIN+C+CARRYIN\nCONCAT+PCIN+CARRYIN\nCONCAT+PCIN>>17\nCONCAT+PCIN>>17+C\nCONCAT+PCIN>>17+C+CARRYIN\nCONC"
	  "AT+PCIN>>17+CARRYIN\nD\nD*B\nD*B+C\nD*B+C+CARRYIN\nD*B+CARRYIN\nD*B+P\nD*B+P+CARRYIN\nD*B+P>>17\nD*B+P>>17+CARRYIN\n"
	  "D*B+PCIN\nD*B+PCIN+CARRYIN\nD*B+PCIN>>17\nD*B+PCIN>>17+CARRYIN\nD*BCIN\nD*BCIN+C\nD*BCIN+C+CARRYIN\nD*BCIN+CARRYIN\n"
	  "D*BCIN+P\nD*BCIN+P+CARRYIN\nD*BCIN+P>>17\nD*BCIN+P>>17+CARRYIN\nD*BCIN+PCIN\nD*BCIN+PCIN+CARRYIN\nD*BCIN+PCIN>>17\n"
	  "D*BCIN+PCIN>>17+CARRYIN\nD+C\nD+C+CARRYIN\nD+CARRYIN\nD+P\nD+P+CARRYIN\nD+P>>17\nD+P>>17+CARRYIN\nD+PCIN\nD+PCIN+CA"
	  "RRYIN\nD+PCIN>>17\nD+PCIN>>17+CARRYIN\nP\nP+(A+D)\nP+(A+D)*B\nP+(A+D)*B+CARRYIN\nP+(A+D)*BCIN\nP+(A+D)*BCIN+CARRYIN"
	  "\nP+(A+D)+CARRYIN\nP+(ACIN+D)\nP+(ACIN+D)*B\nP+(ACIN+D)*B+CARRYIN\nP+(ACIN+D)*BCIN\nP+(ACIN+D)*BCIN+CARRYIN\nP+(ACI"
	  "N+D)+CARRYIN\nP+(D+A)\nP+(D+A)*B\nP+(D+A)*B+CARRYIN\nP+(D+A)*BCIN\nP+(D+A)*BCIN+CARRYIN\nP+(D+A)+CARRYIN\nP+(D+ACIN"
	  ")\nP+(D+ACIN)*B\nP+(D+ACIN)*B+CARRYIN\nP+(D+ACIN)*BCIN\nP+(D+ACIN)*BCIN+CARRYIN\nP+(D+ACIN)+CARRYIN\nP+(D-A)\nP+(D-"
	  "A)*B\nP+(D-A)*B+CARRYIN\nP+(D-A)*BCIN\nP+(D-A)*BCIN+CARRYIN\nP+(D-A)+CARRYIN\nP+(D-ACIN)\nP+(D-ACIN)*B\nP+(D-ACIN)*"
	  "B+CARRYIN\nP+(D-ACIN)*BCIN\nP+(D-ACIN)*BCIN+CARRYIN\nP+(D-ACIN)+CARRYIN\nP+A\nP+A*B\nP+A*B+CARRYIN\nP+A*BCIN\nP+A*B"
	  "CIN+CARRYIN\nP+A+CARRYIN\nP+ACIN\nP+ACIN*B\nP+ACIN*B+CARRYIN\nP+ACIN*BCIN\nP+ACIN*BCIN+CARRYIN\nP+ACIN+CARRYIN\nP+B"
	  "*(A+D)\nP+B*(A+D)+CARRYIN\nP+B*(ACIN+D)\nP+B*(ACIN+D)+CARRYIN\nP+B*(D+A)\nP+B*(D+A)+CARRYIN\nP+B*(D+ACIN)\nP+B*(D+A"
	  "CIN)+CARRYIN\nP+B*(D-A)\nP+B*(D-A)+CARRYIN\nP+B*(D-ACIN)\nP+B*(D-ACIN)+CARRYIN\nP+B*A\nP+B*A+CARRYIN\nP+B*ACIN\nP+B"
	  "*ACIN+CARRYIN\nP+B*D\nP+B*D+CARRYIN\nP+BCIN*(A+D)\nP+BCIN*(A+D)+CARRYIN\nP+BCIN*(ACIN+D)\nP+BCIN*(ACIN+D)+CARRYIN\n"
	  "P+BCIN*(D+A)\nP+BCIN*(D+A)+CARRYIN\nP+BCIN*(D+ACIN)\nP+BCIN*(D+ACIN)+CARRYIN\nP+BCIN*(D-A)\nP+BCIN*(D-A)+CARRYIN\nP"
	  "+BCIN*(D-ACIN)\nP+BCIN*(D-ACIN)+CARRYIN\nP+BCIN*A\nP+BCIN*A+CARRYIN\nP+BCIN*ACIN\nP+BCIN*ACIN+CARRYIN\nP+BCIN*D\nP+"
	  "BCIN*D+CARRYIN\nP+C\nP+C+C\nP+C+C+CARRYIN\nP+C+CARRYCASCIN\nP+C+CARRYIN\nP+C+CONCAT\nP+C+CONCAT+CARRYIN\nP+C+P\nP+C"
	  "+P+CARRYIN\nP+C+P>>17\nP+C+P>>17+CARRYIN\nP+C+PCIN\nP+C+PCIN+CARRYIN\nP+C+PCIN>>17\nP+C+PCIN>>17+CARRYIN\nP+CARRYCA"
	  "SCIN\nP+CARRYIN\nP+CONCAT\nP+CONCAT+C\nP+CONCAT+C+CARRYIN\nP+CONCAT+CARRYCASCIN\nP+CONCAT+CARRYIN\nP+D\nP+D*B\nP+D*"
	  "B+CARRYIN\nP+D*BCIN\nP+D*BCIN+CARRYIN\nP+D+CARRYIN\nP+P\nP+P+C\nP+P+C+CARRYIN\nP+P+CARRYCASCIN\nP+P+CARRYIN\nP+P>>1"
	  "7\nP+P>>17+C\nP+P>>17+C+CARRYIN\nP+P>>17+CARRYIN\nP+PCIN\nP+PCIN+C\nP+PCIN+C+CARRYIN\nP+PCIN+CARRYIN\nP+PCIN>>17\nP"
	  "+PCIN>>17+C\nP+PCIN>>17+C+CARRYIN\nP+PCIN>>17+CARRYIN\nP-((A+D))\nP-((A+D)*B)\nP-((A+D)*B+CARRYIN)\nP-((A+D)*BCIN)\n"
	  "P-((A+D)*BCIN+CARRYIN)\nP-((A+D)+CARRYIN)\nP-((ACIN+D))\nP-((ACIN+D)*B)\nP-((ACIN+D)*B+CARRYIN)\nP-((ACIN+D)*BCIN)\n"
	  "P-((ACIN+D)*BCIN+CARRYIN)\nP-((ACIN+D)+CARRYIN)\nP-((D+A))\nP-((D+A)*B)\nP-((D+A)*B+CARRYIN)\nP-((D+A)*BCIN)\nP-((D"
	  "+A)*BCIN+CARRYIN)\nP-((D+A)+CARRYIN)\nP-((D+ACIN))\nP-((D+ACIN)*B)\nP-((D+ACIN)*B+CARRYIN)\nP-((D+ACIN)*BCIN)\nP-(("
	  "D+ACIN)*BCIN+CARRYIN)\nP-((D+ACIN)+CARRYIN)\nP-((D-A))\nP-((D-A)*B)\nP-((D-A)*B+CARRYIN)\nP-((D-A)*BCIN)\nP-((D-A)*"
	  "BCIN+CARRYIN)\nP-((D-A)+CARRYIN)\nP-((D-ACIN))\nP-((D-ACIN)*B)\nP-((D-ACIN)*B+CARRYIN)\nP-((D-ACIN)*BCIN)\nP-((D-AC"
	  "IN)*BCIN+CARRYIN)\nP-((D-ACIN)+CARRYIN)\nP-(A)\nP-(A*B)\nP-(A*B+CARRYIN)\nP-(A*BCIN)\nP-(A*BCIN+CARRYIN)\nP-(A+CARR"
	  "YIN)\nP-(A+D)\nP-(A+D)*B\nP-(A+D)*B-CARRYIN\nP-(A+D)*BCIN\nP-(A+D)*BCIN-CARRYIN\nP-(A+D)-CARRYIN\nP-(ACIN)\nP-(ACIN"
	  "*B)\nP-(ACIN*B+CARRYIN)\nP-(ACIN*BCIN)\nP-(ACIN*BCIN+CARRYIN)\nP-(ACIN+CARRYIN)\nP-(ACIN+D)\nP-(ACIN+D)*B\nP-(ACIN+"
	  "D)*B-CARRYIN\nP-(ACIN+D)*BCIN\nP-(ACIN+D)*BCIN-CARRYIN\nP-(ACIN+D)-CARRYIN\nP-(B*(A+D))\nP-(B*(A+D)+CARRYIN)\nP-(B*"
	  "(ACIN+D))\nP-(B*(ACIN+D)+CARRYIN)\nP-(B*(D+A))\nP-(B*(D+A)+CARRYIN)\nP-(B*(D+ACIN))\nP-(B*(D+ACIN)+CARRYIN)\nP-(B*("
	  "D-A))\nP-(B*(D-A)+CARRYIN)\nP-(B*(D-ACIN))\nP-(B*(D-ACIN)+CARRYIN)\nP-(B*A)\nP-(B*A+CARRYIN)\nP-(B*ACIN)\nP-(B*ACIN"
	  "+CARRYIN)\nP-(B*D)\nP-(B*D+CARRYIN)\nP-(BCIN*(A+D))\nP-(BCIN*(A+D)+CARRYIN)\nP-(BCIN*(ACIN+D))\nP-(BCIN*(ACIN+D)+CA"
	  "RRYIN)\nP-(BCIN*(D+A))\nP-(BCIN*(D+A)+CARRYIN)\nP-(BCIN*(D+ACIN))\nP-(BCIN*(D+ACIN)+CARRYIN)\nP-(BCIN*(D-A))\nP-(BC"
	  "IN*(D-A)+CARRYIN)\nP-(BCIN*(D-ACIN))\nP-(BCIN*(D-ACIN)+CARRYIN)\nP-(BCIN*A)\nP-(BCIN*A+CARRYIN)\nP-(BCIN*ACIN)\nP-("
	  "BCIN*ACIN+CARRYIN)\nP-(BCIN*D)\nP-(BCIN*D+CARRYIN)\nP-(C)\nP-(C+CARRYCASCIN)\nP-(C+CARRYIN)\nP-(C+CONCAT)\nP-(C+CON"
	  "CAT+CARRYIN)\nP-(C+P)\nP-(C+P+CARRYIN)\nP-(CARRYCASCIN)\nP-(CARRYIN)\nP-(CONCAT)\nP-(CONCAT+C)\nP-(CONCAT+C+CARRYIN"
	  ")\nP-(CONCAT+CARRYCASCIN)\nP-(CONCAT+CARRYIN)\nP-(D)\nP-(D*B)\nP-(D*B+CARRYIN)\nP-(D*BCIN)\nP-(D*BCIN+CARRYIN)\nP-("
	  "D+A)\nP-(D+A)*B\nP-(D+A)*B-CARRYIN\nP-(D+A)*BCIN\nP-(D+A)*BCIN-CARRYIN\nP-(D+A)-CARRYIN\nP-(D+ACIN)\nP-(D+ACIN)*B\n"
	  "P-(D+ACIN)*B-CARRYIN\nP-(D+ACIN)*BCIN\nP-(D+ACIN)*BCIN-CARRYIN\nP-(D+ACIN)-CARRYIN\nP-(D+CARRYIN)\nP-(D-A)\nP-(D-A)"
	  "*B\nP-(D-A)*B-CARRYIN\nP-(D-A)*BCIN\nP-(D-A)*BCIN-CARRYIN\nP-(D-A)-CARRYIN\nP-(D-ACIN)\nP-(D-ACIN)*B\nP-(D-ACIN)*B-"
	  "CARRYIN\nP-(D-ACIN)*BCIN\nP-(D-ACIN)*BCIN-CARRYIN\nP-(D-ACIN)-CARRYIN\nP-(P)\nP-(P+C)\nP-(P+C+CARRYIN)\nP-(P+CARRYC"
	  "ASCIN)\nP-(P+CARRYIN)\nP-A\nP-A*B\nP-A*B-CARRYIN\nP-A*BCIN\nP-A*BCIN-CARRYIN\nP-A-CARRYIN\nP-ACIN\nP-ACIN*B\nP-ACIN"
	  "*B-CARRYIN\nP-ACIN*BCIN\nP-ACIN*BCIN-CARRYIN\nP-ACIN-CARRYIN\nP-B*(A+D)\nP-B*(A+D)-CARRYIN\nP-B*(ACIN+D)\nP-B*(ACIN"
	  "+D)-CARRYIN\nP-B*(D+A)\nP-B*(D+A)-CARRYIN\nP-B*(D+ACIN)\nP-B*(D+ACIN)-CARRYIN\nP-B*(D-A)\nP-B*(D-A)-CARRYIN\nP-B*(D"
	  "-ACIN)\nP-B*(D-ACIN)-CARRYIN\nP-B*A\nP-B*A-CARRYIN\nP-B*ACIN\nP-B*ACIN-CARRYIN\nP-B*D\nP-B*D-CARRYIN\nP-BCIN*(A+D)\n"
	  "P-BCIN*(A+D)-CARRYIN\nP-BCIN*(ACIN+D)\nP-BCIN*(ACIN+D)-CARRYIN\nP-BCIN*(D+A)\nP-BCIN*(D+A)-CARRYIN\nP-BCIN*(D+ACIN)"
	  "\nP-BCIN*(D+ACIN)-CARRYIN\nP-BCIN*(D-A)\nP-BCIN*(D-A)-CARRYIN\nP-BCIN*(D-ACIN)\nP-BCIN*(D-ACIN)-CARRYIN\nP-BCIN*A\n"
	  "P-BCIN*A-CARRYIN\nP-BCIN*ACIN\nP-BCIN*ACIN-CARRYIN\nP-BCIN*D\nP-BCIN*D-CARRYIN\nP-C\nP-C-CARRYCASCIN\nP-C-CARRYIN\n"
	  "P-C-CONCAT\nP-C-CONCAT-CARRYIN\nP-C-P\nP-C-P-CARRYIN\nP-CARRYCASCIN\nP-CARRYIN\nP-CONCAT\nP-CONCAT-C\nP-CONCAT-C-CA"
	  "RRYIN\nP-CONCAT-CARRYCASCIN\nP-CONCAT-CARRYIN\nP-D\nP-D*B\nP-D*B-CARRYIN\nP-D*BCIN\nP-D*BCIN-CARRYIN\nP-D-CARRYIN\n"
	  "P-P\nP-P-C\nP-P-C-CARRYIN\nP-P-CARRYCASCIN\nP-P-CARRYIN\nP>>17\nP>>17+(A+D)\nP>>17+(A+D)*B\nP>>17+(A+D)*B+CARRYIN\n"
	  "P>>17+(A+D)*BCIN\nP>>17+(A+D)*BCIN+CARRYIN\nP>>17+(A+D)+CARRYIN\nP>>17+(ACIN+D)\nP>>17+(ACIN+D)*B\nP>>17+(ACIN+D)*B"
	  "+CARRYIN\nP>>17+(ACIN+D)*BCIN\nP>>17+(ACIN+D)*BCIN+CARRYIN\nP>>17+(ACIN+D)+CARRYIN\nP>>17+(D+A)\nP>>17+(D+A)*B\nP>>"
	  "17+(D+A)*B+CARRYIN\nP>>17+(D+A)*BCIN\nP>>17+(D+A)*BCIN+CARRYIN\nP>>17+(D+A)+CARRYIN\nP>>17+(D+ACIN)\nP>>17+(D+ACIN)"
	  "*B\nP>>17+(D+ACIN)*B+CARRYIN\nP>>17+(D+ACIN)*BCIN\nP>>17+(D+ACIN)*BCIN+CARRYIN\nP>>17+(D+ACIN)+CARRYIN\nP>>17+(D-A)"
	  "\nP>>17+(D-A)*B\nP>>17+(D-A)*B+CARRYIN\nP>>17+(D-A)*BCIN\nP>>17+(D-A)*BCIN+CARRYIN\nP>>17+(D-A)+CARRYIN\nP>>17+(D-A"
	  "CIN)\nP>>17+(D-ACIN)*B\nP>>17+(D-ACIN)*B+CARRYIN\nP>>17+(D-ACIN)*BCIN\nP>>17+(D-ACIN)*BCIN+CARRYIN\nP>>17+(D-ACIN)+"
	  "CARRYIN\nP>>17+A\nP>>17+A*B\nP>>17+A*B+CARRYIN\nP>>17+A*BCIN\nP>>17+A*BCIN+CARRYIN\nP>>17+A+CARRYIN\nP>>17+ACIN\nP>"
	  ">17+ACIN*B\nP>>17+ACIN*B+CARRYIN\nP>>17+ACIN*BCIN\nP>>17+ACIN*BCIN+CARRYIN\nP>>17+ACIN+CARRYIN\nP>>17+B*(A+D)\nP>>1"
	  "7+B*(A+D)+CARRYIN\nP>>17+B*(ACIN+D)\nP>>17+B*(ACIN+D)+CARRYIN\nP>>17+B*(D+A)\nP>>17+B*(D+A)+CARRYIN\nP>>17+B*(D+ACI"
	  "N)\nP>>17+B*(D+ACIN)+CARRYIN\nP>>17+B*(D-A)\nP>>17+B*(D-A)+CARRYIN\nP>>17+B*(D-ACIN)\nP>>17+B*(D-ACIN)+CARRYIN\nP>>"
	  "17+B*A\nP>>17+B*A+CARRYIN\nP>>17+B*ACIN\nP>>17+B*ACIN+CARRYIN\nP>>17+B*D\nP>>17+B*D+CARRYIN\nP>>17+BCIN*(A+D)\nP>>1"
	  "7+BCIN*(A+D)+CARRYIN\nP>>17+BCIN*(ACIN+D)\nP>>17+BCIN*(ACIN+D)+CARRYIN\nP>>17+BCIN*(D+A)\nP>>17+BCIN*(D+A)+CARRYIN\n"
	  "P>>17+BCIN*(D+ACIN)\nP>>17+BCIN*(D+ACIN)+CARRYIN\nP>>17+BCIN*(D-A)\nP>>17+BCIN*(D-A)+CARRYIN\nP>>17+BCIN*(D-ACIN)\n"
	  "P>>17+BCIN*(D-ACIN)+CARRYIN\nP>>17+BCIN*A\nP>>17+BCIN*A+CARRYIN\nP>>17+BCIN*ACIN\nP>>17+BCIN*ACIN+CARRYIN\nP>>17+BC"
	  "IN*D\nP>>17+BCIN*D+CARRYIN\nP>>17+C\nP>>17+C+CARRYIN\nP>>17+C+CONCAT\nP>>17+C+CONCAT+CARRYIN\nP>>17+C+P\nP>>17+C+P+"
	  "CARRYIN\nP>>17+CARRYIN\nP>>17+CONCAT\nP>>17+CONCAT+C\nP>>17+CONCAT+C+CARRYIN\nP>>17+CONCAT+CARRYIN\nP>>17+D\nP>>17+"
	  "D*B\nP>>17+D*B+CARRYIN\nP>>17+D*BCIN\nP>>17+D*BCIN+CARRYIN\nP>>17+D+CARRYIN\nP>>17+P\nP>>17+P+C\nP>>17+P+C+CARRYIN\n"
	  "P>>17+P+CARRYIN\nP>>17-((A+D))\nP>>17-((A+D)*B)\nP>>17-((A+D)*B+CARRYIN)\nP>>17-((A+D)*BCIN)\nP>>17-((A+D)*BCIN+CAR"
	  "RYIN)\nP>>17-((A+D)+CARRYIN)\nP>>17-((ACIN+D))\nP>>17-((ACIN+D)*B)\nP>>17-((ACIN+D)*B+CARRYIN)\nP>>17-((ACIN+D)*BCI"
	  "N)\nP>>17-((ACIN+D)*BCIN+CARRYIN)\nP>>17-((ACIN+D)+CARRYIN)\nP>>17-((D+A))\nP>>17-((D+A)*B)\nP>>17-((D+A)*B+CARRYIN"
	  ")\nP>>17-((D+A)*BCIN)\nP>>17-((D+A)*BCIN+CARRYIN)\nP>>17-((D+A)+CARRYIN)\nP>>17-((D+ACIN))\nP>>17-((D+ACIN)*B)\nP>>"
	  "17-((D+ACIN)*B+CARRYIN)\nP>>17-((D+ACIN)*BCIN)\nP>>17-((D+ACIN)*BCIN+CARRYIN)\nP>>17-((D+ACIN)+CARRYIN)\nP>>17-((D-"
	  "A))\nP>>17-((D-A)*B)\nP>>17-((D-A)*B+CARRYIN)\nP>>17-((D-A)*BCIN)\nP>>17-((D-A)*BCIN+CARRYIN)\nP>>17-((D-A)+CARRYIN"
	  ")\nP>>17-((D-ACIN))\nP>>17-((D-ACIN)*B)\nP>>17-((D-ACIN)*B+CARRYIN)\nP>>17-((D-ACIN)*BCIN)\nP>>17-((D-ACIN)*BCIN+CA"
	  "RRYIN)\nP>>17-((D-ACIN)+CARRYIN)\nP>>17-(A)\nP>>17-(A*B)\nP>>17-(A*B+CARRYIN)\nP>>17-(A*BCIN)\nP>>17-(A*BCIN+CARRYI"
	  "N)\nP>>17-(A+CARRYIN)\nP>>17-(A+D)\nP>>17-(A+D)*B\nP>>17-(A+D)*B-CARRYIN\nP>>17-(A+D)*BCIN\nP>>17-(A+D)*BCIN-CARRYI"
	  "N\nP>>17-(A+D)-CARRYIN\nP>>17-(ACIN)\nP>>17-(ACIN*B)\nP>>17-(ACIN*B+CARRYIN)\nP>>17-(ACIN*BCIN)\nP>>17-(ACIN*BCIN+C"
	  "ARRYIN)\nP>>17-(ACIN+CARRYIN)\nP>>17-(ACIN+D)\nP>>17-(ACIN+D)*B\nP>>17-(ACIN+D)*B-CARRYIN\nP>>17-(ACIN+D)*BCIN\nP>>"
	  "17-(ACIN+D)*BCIN-CARRYIN\nP>>17-(ACIN+D)-CARRYIN\nP>>17-(B*(A+D))\nP>>17-(B*(A+D)+CARRYIN)\nP>>17-(B*(ACIN+D))\nP>>"
	  "17-(B*(ACIN+D)+CARRYIN)\nP>>17-(B*(D+A))\nP>>17-(B*(D+A)+CARRYIN)\nP>>17-(B*(D+ACIN))\nP>>17-(B*(D+ACIN)+CARRYIN)\n"
	  "P>>17-(B*(D-A))\nP>>17-(B*(D-A)+CARRYIN)\nP>>17-(B*(D-ACIN))\nP>>17-(B*(D-ACIN)+CARRYIN)\nP>>17-(B*A)\nP>>17-(B*A+C"
	  "ARRYIN)\nP>>17-(B*ACIN)\nP>>17-(B*ACIN+CARRYIN)\nP>>17-(B*D)\nP>>17-(B*D+CARRYIN)\nP>>17-(BCIN*(A+D))\nP>>17-(BCIN*"
	  "(A+D)+CARRYIN)\nP>>17-(BCIN*(ACIN+D))\nP>>17-(BCIN*(ACIN+D)+CARRYIN)\nP>>17-(BCIN*(D+A))\nP>>17-(BCIN*(D+A)+CARRYIN"
	  ")\nP>>17-(BCIN*(D+ACIN))\nP>>17-(BCIN*(D+ACIN)+CARRYIN)\nP>>17-(BCIN*(D-A))\nP>>17-(BCIN*(D-A)+CARRYIN)\nP>>17-(BCI"
	  "N*(D-ACIN))\nP>>17-(BCIN*(D-ACIN)+CARRYIN)\nP>>17-(BCIN*A)\nP>>17-(BCIN*A+CARRYIN)\nP>>17-(BCIN*ACIN)\nP>>17-(BCIN*"
	  "ACIN+CARRYIN)\nP>>17-(BCIN*D)\nP>>17-(BCIN*D+CARRYIN)\nP>>17-(C)\nP>>17-(C+CARRYIN)\nP>>17-(C+CONCAT)\nP>>17-(C+CON"
	  "CAT+CARRYIN)\nP>>17-(C+P)\nP>>17-(C+P+CARRYIN)\nP>>17-(CARRYIN)\nP>>17-(CONCAT)\nP>>17-(CONCAT+C)\nP>>17-(CONCAT+C+"
	  "CARRYIN)\nP>>17-(CONCAT+CARRYIN)\nP>>17-(D)\nP>>17-(D*B)\nP>>17-(D*B+CARRYIN)\nP>>17-(D*BCIN)\nP>>17-(D*BCIN+CARRYI"
	  "N)\nP>>17-(D+A)\nP>>17-(D+A)*B\nP>>17-(D+A)*B-CARRYIN\nP>>17-(D+A)*BCIN\nP>>17-(D+A)*BCIN-CARRYIN\nP>>17-(D+A)-CARR"
	  "YIN\nP>>17-(D+ACIN)\nP>>17-(D+ACIN)*B\nP>>17-(D+ACIN)*B-CARRYIN\nP>>17-(D+ACIN)*BCIN\nP>>17-(D+ACIN)*BCIN-CARRYIN\n"
	  "P>>17-(D+ACIN)-CARRYIN\nP>>17-(D+CARRYIN)\nP>>17-(D-A)\nP>>17-(D-A)*B\nP>>17-(D-A)*B-CARRYIN\nP>>17-(D-A)*BCIN\nP>>"
	  "17-(D-A)*BCIN-CARRYIN\nP>>17-(D-A)-CARRYIN\nP>>17-(D-ACIN)\nP>>17-(D-ACIN)*B\nP>>17-(D-ACIN)*B-CARRYIN\nP>>17-(D-AC"
	  "IN)*BCIN\nP>>17-(D-ACIN)*BCIN-CARRYIN\nP>>17-(D-ACIN)-CARRYIN\nP>>17-(P)\nP>>17-(P+C)\nP>>17-(P+C+CARRYIN)\nP>>17-("
	  "P+CARRYIN)\nP>>17-A\nP>>17-A*B\nP>>17-A*B-CARRYIN\nP>>17-A*BCIN\nP>>17-A*BCIN-CARRYIN\nP>>17-A-CARRYIN\nP>>17-ACIN\n"
	  "P>>17-ACIN*B\nP>>17-ACIN*B-CARRYIN\nP>>17-ACIN*BCIN\nP>>17-ACIN*BCIN-CARRYIN\nP>>17-ACIN-CARRYIN\nP>>17-B*(A+D)\nP>"
	  ">17-B*(A+D)-CARRYIN\nP>>17-B*(ACIN+D)\nP>>17-B*(ACIN+D)-CARRYIN\nP>>17-B*(D+A)\nP>>17-B*(D+A)-CARRYIN\nP>>17-B*(D+A"
	  "CIN)\nP>>17-B*(D+ACIN)-CARRYIN\nP>>17-B*(D-A)\nP>>17-B*(D-A)-CARRYIN\nP>>17-B*(D-ACIN)\nP>>17-B*(D-ACIN)-CARRYIN\nP"
	  ">>17-B*A\nP>>17-B*A-CARRYIN\nP>>17-B*ACIN\nP>>17-B*ACIN-CARRYIN\nP>>17-B*D\nP>>17-B*D-CARRYIN\nP>>17-BCIN*(A+D)\nP>"
	  ">17-BCIN*(A+D)-CARRYIN\nP>>17-BCIN*(ACIN+D)\nP>>17-BCIN*(ACIN+D)-CARRYIN\nP>>17-BCIN*(D+A)\nP>>17-BCIN*(D+A)-CARRYI"
	  "N\nP>>17-BCIN*(D+ACIN)\nP>>17-BCIN*(D+ACIN)-CARRYIN\nP>>17-BCIN*(D-A)\nP>>17-BCIN*(D-A)-CARRYIN\nP>>17-BCIN*(D-ACIN"
	  ")\nP>>17-BCIN*(D-ACIN)-CARRYIN\nP>>17-BCIN*A\nP>>17-BCIN*A-CARRYIN\nP>>17-BCIN*ACIN\nP>>17-BCIN*ACIN-CARRYIN\nP>>17"
	  "-BCIN*D\nP>>17-BCIN*D-CARRYIN\nP>>17-C\nP>>17-C-CARRYIN\nP>>17-C-CONCAT\nP>>17-C-CONCAT-CARRYIN\nP>>17-C-P\nP>>17-C"
	  "-P-CARRYIN\nP>>17-CARRYIN\nP>>17-CONCAT\nP>>17-CONCAT-C\nP>>17-CONCAT-C-CARRYIN\nP>>17-CONCAT-CARRYIN\nP>>17-D\nP>>"
	  "17-D*B\nP>>17-D*B-CARRYIN\nP>>17-D*BCIN\nP>>17-D*BCIN-CARRYIN\nP>>17-D-CARRYIN\nP>>17-P\nP>>17-P-C\nP>>17-P-C-CARRY"
	  "IN\nP>>17-P-CARRYIN\nPCIN\nPCIN+(A+D)\nPCIN+(A+D)*B\nPCIN+(A+D)*B+CARRYIN\nPCIN+(A+D)*BCIN\nPCIN+(A+D)*BCIN+CARRYIN"
	  "\nPCIN+(A+D)+CARRYIN\nPCIN+(ACIN+D)\nPCIN+(ACIN+D)*B\nPCIN+(ACIN+D)*B+CARRYIN\nPCIN+(ACIN+D)*BCIN\nPCIN+(ACIN+D)*BC"
	  "IN+CARRYIN\nPCIN+(ACIN+D)+CARRYIN\nPCIN+(D+A)\nPCIN+(D+A)*B\nPCIN+(D+A)*B+CARRYIN\nPCIN+(D+A)*BCIN\nPCIN+(D+A)*BCIN"
	  "+CARRYIN\nPCIN+(D+A)+CARRYIN\nPCIN+(D+ACIN)\nPCIN+(D+ACIN)*B\nPCIN+(D+ACIN)*B+CARRYIN\nPCIN+(D+ACIN)*BCIN\nPCIN+(D+"
	  "ACIN)*BCIN+CARRYIN\nPCIN+(D+ACIN)+CARRYIN\nPCIN+(D-A)\nPCIN+(D-A)*B\nPCIN+(D-A)*B+CARRYIN\nPCIN+(D-A)*BCIN\nPCIN+(D"
	  "-A)*BCIN+CARRYIN\nPCIN+(D-A)+CARRYIN\nPCIN+(D-ACIN)\nPCIN+(D-ACIN)*B\nPCIN+(D-ACIN)*B+CARRYIN\nPCIN+(D-ACIN)*BCIN\n"
	  "PCIN+(D-ACIN)*BCIN+CARRYIN\nPCIN+(D-ACIN)+CARRYIN\nPCIN+A\nPCIN+A*B\nPCIN+A*B+CARRYIN\nPCIN+A*BCIN\nPCIN+A*BCIN+CAR"
	  "RYIN\nPCIN+A+CARRYIN\nPCIN+ACIN\nPCIN+ACIN*B\nPCIN+ACIN*B+CARRYIN\nPCIN+ACIN*BCIN\nPCIN+ACIN*BCIN+CARRYIN\nPCIN+ACI"
	  "N+CARRYIN\nPCIN+B*(A+D)\nPCIN+B*(A+D)+CARRYIN\nPCIN+B*(ACIN+D)\nPCIN+B*(ACIN+D)+CARRYIN\nPCIN+B*(D+A)\nPCIN+B*(D+A)"
	  "+CARRYIN\nPCIN+B*(D+ACIN)\nPCIN+B*(D+ACIN)+CARRYIN\nPCIN+B*(D-A)\nPCIN+B*(D-A)+CARRYIN\nPCIN+B*(D-ACIN)\nPCIN+B*(D-"
	  "ACIN)+CARRYIN\nPCIN+B*A\nPCIN+B*A+CARRYIN\nPCIN+B*ACIN\nPCIN+B*ACIN+CARRYIN\nPCIN+B*D\nPCIN+B*D+CARRYIN\nPCIN+BCIN*"
	  "(A+D)\nPCIN+BCIN*(A+D)+CARRYIN\nPCIN+BCIN*(ACIN+D)\nPCIN+BCIN*(ACIN+D)+CARRYIN\nPCIN+BCIN*(D+A)\nPCIN+BCIN*(D+A)+CA"
	  "RRYIN\nPCIN+BCIN*(D+ACIN)\nPCIN+BCIN*(D+ACIN)+CARRYIN\nPCIN+BCIN*(D-A)\nPCIN+BCIN*(D-A)+CARRYIN\nPCIN+BCIN*(D-ACIN)"
	  "\nPCIN+BCIN*(D-ACIN)+CARRYIN\nPCIN+BCIN*A\nPCIN+BCIN*A+CARRYIN\nPCIN+BCIN*ACIN\nPCIN+BCIN*ACIN+CARRYIN\nPCIN+BCIN*D"
	  "\nPCIN+BCIN*D+CARRYIN\nPCIN+C\nPCIN+C+CARRYIN\nPCIN+C+CONCAT\nPCIN+C+CONCAT+CARRYIN\nPCIN+C+P\nPCIN+C+P+CARRYIN\nPC"
	  "IN+CARRYIN\nPCIN+CONCAT\nPCIN+CONCAT+C\nPCIN+CONCAT+C+CARRYIN\nPCIN+CONCAT+CARRYIN\nPCIN+D\nPCIN+D*B\nPCIN+D*B+CARR"
	  "YIN\nPCIN+D*BCIN\nPCIN+D*BCIN+CARRYIN\nPCIN+D+CARRYIN\nPCIN+P\nPCIN+P+C\nPCIN+P+C+CARRYIN\nPCIN+P+CARRYIN\nPCIN-((A"
	  "+D))\nPCIN-((A+D)*B)\nPCIN-((A+D)*B+CARRYIN)\nPCIN-((A+D)*BCIN)\nPCIN-((A+D)*BCIN+CARRYIN)\nPCIN-((A+D)+CARRYIN)\nP"
	  "CIN-((ACIN+D))\nPCIN-((ACIN+D)*B)\nPCIN-((ACIN+D)*B+CARRYIN)\nPCIN-((ACIN+D)*BCIN)\nPCIN-((ACIN+D)*BCIN+CARRYIN)\nP"
	  "CIN-((ACIN+D)+CARRYIN)\nPCIN-((D+A))\nPCIN-((D+A)*B)\nPCIN-((D+A)*B+CARRYIN)\nPCIN-((D+A)*BCIN)\nPCIN-((D+A)*BCIN+C"
	  "ARRYIN)\nPCIN-((D+A)+CARRYIN)\nPCIN-((D+ACIN))\nPCIN-((D+ACIN)*B)\nPCIN-((D+ACIN)*B+CARRYIN)\nPCIN-((D+ACIN)*BCIN)\n"
	  "PCIN-((D+ACIN)*BCIN+CARRYIN)\nPCIN-((D+ACIN)+CARRYIN)\nPCIN-((D-A))\nPCIN-((D-A)*B)\nPCIN-((D-A)*B+CARRYIN)\nPCIN-("
	  "(D-A)*BCIN)\nPCIN-((D-A)*BCIN+CARRYIN)\nPCIN-((D-A)+CARRYIN)\nPCIN-((D-ACIN))\nPCIN-((D-ACIN)*B)\nPCIN-((D-ACIN)*B+"
	  "CARRYIN)\nPCIN-((D-ACIN)*BCIN)\nPCIN-((D-ACIN)*BCIN+CARRYIN)\nPCIN-((D-ACIN)+CARRYIN)\nPCIN-(A)\nPCIN-(A*B)\nPCIN-("
	  "A*B+CARRYIN)\nPCIN-(A*BCIN)\nPCIN-(A*BCIN+CARRYIN)\nPCIN-(A+CARRYIN)\nPCIN-(A+D)\nPCIN-(A+D)*B\nPCIN-(A+D)*B-CARRYI"
	  "N\nPCIN-(A+D)*BCIN\nPCIN-(A+D)*BCIN-CARRYIN\nPCIN-(A+D)-CARRYIN\nPCIN-(ACIN)\nPCIN-(ACIN*B)\nPCIN-(ACIN*B+CARRYIN)\n"
	  "PCIN-(ACIN*BCIN)\nPCIN-(ACIN*BCIN+CARRYIN)\nPCIN-(ACIN+CARRYIN)\nPCIN-(ACIN+D)\nPCIN-(ACIN+D)*B\nPCIN-(ACIN+D)*B-CA"
	  "RRYIN\nPCIN-(ACIN+D)*BCIN\nPCIN-(ACIN+D)*BCIN-CARRYIN\nPCIN-(ACIN+D)-CARRYIN\nPCIN-(B*(A+D))\nPCIN-(B*(A+D)+CARRYIN"
	  ")\nPCIN-(B*(ACIN+D))\nPCIN-(B*(ACIN+D)+CARRYIN)\nPCIN-(B*(D+A))\nPCIN-(B*(D+A)+CARRYIN)\nPCIN-(B*(D+ACIN))\nPCIN-(B"
	  "*(D+ACIN)+CARRYIN)\nPCIN-(B*(D-A))\nPCIN-(B*(D-A)+CARRYIN)\nPCIN-(B*(D-ACIN))\nPCIN-(B*(D-ACIN)+CARRYIN)\nPCIN-(B*A"
	  ")\nPCIN-(B*A+CARRYIN)\nPCIN-(B*ACIN)\nPCIN-(B*ACIN+CARRYIN)\nPCIN-(B*D)\nPCIN-(B*D+CARRYIN)\nPCIN-(BCIN*(A+D))\nPCI"
	  "N-(BCIN*(A+D)+CARRYIN)\nPCIN-(BCIN*(ACIN+D))\nPCIN-(BCIN*(ACIN+D)+CARRYIN)\nPCIN-(BCIN*(D+A))\nPCIN-(BCIN*(D+A)+CAR"
	  "RYIN)\nPCIN-(BCIN*(D+ACIN))\nPCIN-(BCIN*(D+ACIN)+CARRYIN)\nPCIN-(BCIN*(D-A))\nPCIN-(BCIN*(D-A)+CARRYIN)\nPCIN-(BCIN"
	  "*(D-ACIN))\nPCIN-(BCIN*(D-ACIN)+CARRYIN)\nPCIN-(BCIN*A)\nPCIN-(BCIN*A+CARRYIN)\nPCIN-(BCIN*ACIN)\nPCIN-(BCIN*ACIN+C"
	  "ARRYIN)\nPCIN-(BCIN*D)\nPCIN-(BCIN*D+CARRYIN)\nPCIN-(C)\nPCIN-(C+CARRYIN)\nPCIN-(C+CONCAT)\nPCIN-(C+CONCAT+CARRYIN)"
	  "\nPCIN-(C+P)\nPCIN-(C+P+CARRYIN)\nPCIN-(CARRYIN)\nPCIN-(CONCAT)\nPCIN-(CONCAT+C)\nPCIN-(CONCAT+C+CARRYIN)\nPCIN-(CO"
	  "NCAT+CARRYIN)\nPCIN-(D)\nPCIN-(D*B)\nPCIN-(D*B+CARRYIN)\nPCIN-(D*BCIN)\nPCIN-(D*BCIN+CARRYIN)\nPCIN-(D+A)\nPCIN-(D+"
	  "A)*B\nPCIN-(D+A)*B-CARRYIN\nPCIN-(D+A)*BCIN\nPCIN-(D+A)*BCIN-CARRYIN\nPCIN-(D+A)-CARRYIN\nPCIN-(D+ACIN)\nPCIN-(D+AC"
	  "IN)*B\nPCIN-(D+ACIN)*B-CARRYIN\nPCIN-(D+ACIN)*BCIN\nPCIN-(D+ACIN)*BCIN-CARRYIN\nPCIN-(D+ACIN)-CARRYIN\nPCIN-(D+CARR"
	  "YIN)\nPCIN-(D-A)\nPCIN-(D-A)*B\nPCIN-(D-A)*B-CARRYIN\nPCIN-(D-A)*BCIN\nPCIN-(D-A)*BCIN-CARRYIN\nPCIN-(D-A)-CARRYIN\n"
	  "PCIN-(D-ACIN)\nPCIN-(D-ACIN)*B\nPCIN-(D-ACIN)*B-CARRYIN\nPCIN-(D-ACIN)*BCIN\nPCIN-(D-ACIN)*BCIN-CARRYIN\nPCIN-(D-AC"
	  "IN)-CARRYIN\nPCIN-(P)\nPCIN-(P+C)\nPCIN-(P+C+CARRYIN)\nPCIN-(P+CARRYIN)\nPCIN-A\nPCIN-A*B\nPCIN-A*B-CARRYIN\nPCIN-A"
	  "*BCIN\nPCIN-A*BCIN-CARRYIN\nPCIN-A-CARRYIN\nPCIN-ACIN\nPCIN-ACIN*B\nPCIN-ACIN*B-CARRYIN\nPCIN-ACIN*BCIN\nPCIN-ACIN*"
	  "BCIN-CARRYIN\nPCIN-ACIN-CARRYIN\nPCIN-B*(A+D)\nPCIN-B*(A+D)-CARRYIN\nPCIN-B*(ACIN+D)\nPCIN-B*(ACIN+D)-CARRYIN\nPCIN"
	  "-B*(D+A)\nPCIN-B*(D+A)-CARRYIN\nPCIN-B*(D+ACIN)\nPCIN-B*(D+ACIN)-CARRYIN\nPCIN-B*(D-A)\nPCIN-B*(D-A)-CARRYIN\nPCIN-"
	  "B*(D-ACIN)\nPCIN-B*(D-ACIN)-CARRYIN\nPCIN-B*A\nPCIN-B*A-CARRYIN\nPCIN-B*ACIN\nPCIN-B*ACIN-CARRYIN\nPCIN-B*D\nPCIN-B"
	  "*D-CARRYIN\nPCIN-BCIN*(A+D)\nPCIN-BCIN*(A+D)-CARRYIN\nPCIN-BCIN*(ACIN+D)\nPCIN-BCIN*(ACIN+D)-CARRYIN\nPCIN-BCIN*(D+"
	  "A)\nPCIN-BCIN*(D+A)-CARRYIN\nPCIN-BCIN*(D+ACIN)\nPCIN-BCIN*(D+ACIN)-CARRYIN\nPCIN-BCIN*(D-A)\nPCIN-BCIN*(D-A)-CARRY"
	  "IN\nPCIN-BCIN*(D-ACIN)\nPCIN-BCIN*(D-ACIN)-CARRYIN\nPCIN-BCIN*A\nPCIN-BCIN*A-CARRYIN\nPCIN-BCIN*ACIN\nPCIN-BCIN*ACI"
	  "N-CARRYIN\nPCIN-BCIN*D\nPCIN-BCIN*D-CARRYIN\nPCIN-C\nPCIN-C-CARRYIN\nPCIN-C-CONCAT\nPCIN-C-CONCAT-CARRYIN\nPCIN-C-P"
	  "\nPCIN-C-P-CARRYIN\nPCIN-CARRYIN\nPCIN-CONCAT\nPCIN-CONCAT-C\nPCIN-CONCAT-C-CARRYIN\nPCIN-CONCAT-CARRYIN\nPCIN-D\nP"
	  "CIN-D*B\nPCIN-D*B-CARRYIN\nPCIN-D*BCIN\nPCIN-D*BCIN-CARRYIN\nPCIN-D-CARRYIN\nPCIN-P\nPCIN-P-C\nPCIN-P-C-CARRYIN\nPC"
	  "IN-P-CARRYIN\nPCIN>>17\nPCIN>>17+(A+D)\nPCIN>>17+(A+D)*B\nPCIN>>17+(A+D)*B+CARRYIN\nPCIN>>17+(A+D)*BCIN\nPCIN>>17+("
	  "A+D)*BCIN+CARRYIN\nPCIN>>17+(A+D)+CARRYIN\nPCIN>>17+(ACIN+D)\nPCIN>>17+(ACIN+D)*B\nPCIN>>17+(ACIN+D)*B+CARRYIN\nPCI"
	  "N>>17+(ACIN+D)*BCIN\nPCIN>>17+(ACIN+D)*BCIN+CARRYIN\nPCIN>>17+(ACIN+D)+CARRYIN\nPCIN>>17+(D+A)\nPCIN>>17+(D+A)*B\nP"
	  "CIN>>17+(D+A)*B+CARRYIN\nPCIN>>17+(D+A)*BCIN\nPCIN>>17+(D+A)*BCIN+CARRYIN\nPCIN>>17+(D+A)+CARRYIN\nPCIN>>17+(D+ACIN"
	  ")\nPCIN>>17+(D+ACIN)*B\nPCIN>>17+(D+ACIN)*B+CARRYIN\nPCIN>>17+(D+ACIN)*BCIN\nPCIN>>17+(D+ACIN)*BCIN+CARRYIN\nPCIN>>"
	  "17+(D+ACIN)+CARRYIN\nPCIN>>17+(D-A)\nPCIN>>17+(D-A)*B\nPCIN>>17+(D-A)*B+CARRYIN\nPCIN>>17+(D-A)*BCIN\nPCIN>>17+(D-A"
	  ")*BCIN+CARRYIN\nPCIN>>17+(D-A)+CARRYIN\nPCIN>>17+(D-ACIN)\nPCIN>>17+(D-ACIN)*B\nPCIN>>17+(D-ACIN)*B+CARRYIN\nPCIN>>"
	  "17+(D-ACIN)*BCIN\nPCIN>>17+(D-ACIN)*BCIN+CARRYIN\nPCIN>>17+(D-ACIN)+CARRYIN\nPCIN>>17+A\nPCIN>>17+A*B\nPCIN>>17+A*B"
	  "+CARRYIN\nPCIN>>17+A*BCIN\nPCIN>>17+A*BCIN+CARRYIN\nPCIN>>17+A+CARRYIN\nPCIN>>17+ACIN\nPCIN>>17+ACIN*B\nPCIN>>17+AC"
	  "IN*B+CARRYIN\nPCIN>>17+ACIN*BCIN\nPCIN>>17+ACIN*BCIN+CARRYIN\nPCIN>>17+ACIN+CARRYIN\nPCIN>>17+B*(A+D)\nPCIN>>17+B*("
	  "A+D)+CARRYIN\nPCIN>>17+B*(ACIN+D)\nPCIN>>17+B*(ACIN+D)+CARRYIN\nPCIN>>17+B*(D+A)\nPCIN>>17+B*(D+A)+CARRYIN\nPCIN>>1"
	  "7+B*(D+ACIN)\nPCIN>>17+B*(D+ACIN)+CARRYIN\nPCIN>>17+B*(D-A)\nPCIN>>17+B*(D-A)+CARRYIN\nPCIN>>17+B*(D-ACIN)\nPCIN>>1"
	  "7+B*(D-ACIN)+CARRYIN\nPCIN>>17+B*A\nPCIN>>17+B*A+CARRYIN\nPCIN>>17+B*ACIN\nPCIN>>17+B*ACIN+CARRYIN\nPCIN>>17+B*D\nP"
	  "CIN>>17+B*D+CARRYIN\nPCIN>>17+BCIN*(A+D)\nPCIN>>17+BCIN*(A+D)+CARRYIN\nPCIN>>17+BCIN*(ACIN+D)\nPCIN>>17+BCIN*(ACIN+"
	  "D)+CARRYIN\nPCIN>>17+BCIN*(D+A)\nPCIN>>17+BCIN*(D+A)+CARRYIN\nPCIN>>17+BCIN*(D+ACIN)\nPCIN>>17+BCIN*(D+ACIN)+CARRYI"
	  "N\nPCIN>>17+BCIN*(D-A)\nPCIN>>17+BCIN*(D-A)+CARRYIN\nPCIN>>17+BCIN*(D-ACIN)\nPCIN>>17+BCIN*(D-ACIN)+CARRYIN\nPCIN>>"
	  "17+BCIN*A\nPCIN>>17+BCIN*A+CARRYIN\nPCIN>>17+BCIN*ACIN\nPCIN>>17+BCIN*ACIN+CARRYIN\nPCIN>>17+BCIN*D\nPCIN>>17+BCIN*"
	  "D+CARRYIN\nPCIN>>17+C\nPCIN>>17+C+CARRYIN\nPCIN>>17+C+CONCAT\nPCIN>>17+C+CONCAT+CARRYIN\nPCIN>>17+C+P\nPCIN>>17+C+P"
	  "+CARRYIN\nPCIN>>17+CARRYIN\nPCIN>>17+CONCAT\nPCIN>>17+CONCAT+C\nPCIN>>17+CONCAT+C+CARRYIN\nPCIN>>17+CONCAT+CARRYIN\n"
	  "PCIN>>17+D\nPCIN>>17+D*B\nPCIN>>17+D*B+CARRYIN\nPCIN>>17+D*BCIN\nPCIN>>17+D*BCIN+CARRYIN\nPCIN>>17+D+CARRYIN\nPCIN>"
	  ">17+P\nPCIN>>17+P+C\nPCIN>>17+P+C+CARRYIN\nPCIN>>17+P+CARRYIN\nPCIN>>17-((A+D))\nPCIN>>17-((A+D)*B)\nPCIN>>17-((A+D"
	  ")*B+CARRYIN)\nPCIN>>17-((A+D)*BCIN)\nPCIN>>17-((A+D)*BCIN+CARRYIN)\nPCIN>>17-((A+D)+CARRYIN)\nPCIN>>17-((ACIN+D))\n"
	  "PCIN>>17-((ACIN+D)*B)\nPCIN>>17-((ACIN+D)*B+CARRYIN)\nPCIN>>17-((ACIN+D)*BCIN)\nPCIN>>17-((ACIN+D)*BCIN+CARRYIN)\nP"
	  "CIN>>17-((ACIN+D)+CARRYIN)\nPCIN>>17-((D+A))\nPCIN>>17-((D+A)*B)\nPCIN>>17-((D+A)*B+CARRYIN)\nPCIN>>17-((D+A)*BCIN)"
	  "\nPCIN>>17-((D+A)*BCIN+CARRYIN)\nPCIN>>17-((D+A)+CARRYIN)\nPCIN>>17-((D+ACIN))\nPCIN>>17-((D+ACIN)*B)\nPCIN>>17-((D"
	  "+ACIN)*B+CARRYIN)\nPCIN>>17-((D+ACIN)*BCIN)\nPCIN>>17-((D+ACIN)*BCIN+CARRYIN)\nPCIN>>17-((D+ACIN)+CARRYIN)\nPCIN>>1"
	  "7-((D-A))\nPCIN>>17-((D-A)*B)\nPCIN>>17-((D-A)*B+CARRYIN)\nPCIN>>17-((D-A)*BCIN)\nPCIN>>17-((D-A)*BCIN+CARRYIN)\nPC"
	  "IN>>17-((D-A)+CARRYIN)\nPCIN>>17-((D-ACIN))\nPCIN>>17-((D-ACIN)*B)\nPCIN>>17-((D-ACIN)*B+CARRYIN)\nPCIN>>17-((D-ACI"
	  "N)*BCIN)\nPCIN>>17-((D-ACIN)*BCIN+CARRYIN)\nPCIN>>17-((D-ACIN)+CARRYIN)\nPCIN>>17-(A)\nPCIN>>17-(A*B)\nPCIN>>17-(A*"
	  "B+CARRYIN)\nPCIN>>17-(A*BCIN)\nPCIN>>17-(A*BCIN+CARRYIN)\nPCIN>>17-(A+CARRYIN)\nPCIN>>17-(A+D)\nPCIN>>17-(A+D)*B\nP"
	  "CIN>>17-(A+D)*B-CARRYIN\nPCIN>>17-(A+D)*BCIN\nPCIN>>17-(A+D)*BCIN-CARRYIN\nPCIN>>17-(A+D)-CARRYIN\nPCIN>>17-(ACIN)\n"
	  "PCIN>>17-(ACIN*B)\nPCIN>>17-(ACIN*B+CARRYIN)\nPCIN>>17-(ACIN*BCIN)\nPCIN>>17-(ACIN*BCIN+CARRYIN)\nPCIN>>17-(ACIN+CA"
	  "RRYIN)\nPCIN>>17-(ACIN+D)\nPCIN>>17-(ACIN+D)*B\nPCIN>>17-(ACIN+D)*B-CARRYIN\nPCIN>>17-(ACIN+D)*BCIN\nPCIN>>17-(ACIN"
	  "+D)*BCIN-CARRYIN\nPCIN>>17-(ACIN+D)-CARRYIN\nPCIN>>17-(B*(A+D))\nPCIN>>17-(B*(A+D)+CARRYIN)\nPCIN>>17-(B*(ACIN+D))\n"
	  "PCIN>>17-(B*(ACIN+D)+CARRYIN)\nPCIN>>17-(B*(D+A))\nPCIN>>17-(B*(D+A)+CARRYIN)\nPCIN>>17-(B*(D+ACIN))\nPCIN>>17-(B*("
	  "D+ACIN)+CARRYIN)\nPCIN>>17-(B*(D-A))\nPCIN>>17-(B*(D-A)+CARRYIN)\nPCIN>>17-(B*(D-ACIN))\nPCIN>>17-(B*(D-ACIN)+CARRY"
	  "IN)\nPCIN>>17-(B*A)\nPCIN>>17-(B*A+CARRYIN)\nPCIN>>17-(B*ACIN)\nPCIN>>17-(B*ACIN+CARRYIN)\nPCIN>>17-(B*D)\nPCIN>>17"
	  "-(B*D+CARRYIN)\nPCIN>>17-(BCIN*(A+D))\nPCIN>>17-(BCIN*(A+D)+CARRYIN)\nPCIN>>17-(BCIN*(ACIN+D))\nPCIN>>17-(BCIN*(ACI"
	  "N+D)+CARRYIN)\nPCIN>>17-(BCIN*(D+A))\nPCIN>>17-(BCIN*(D+A)+CARRYIN)\nPCIN>>17-(BCIN*(D+ACIN))\nPCIN>>17-(BCIN*(D+AC"
	  "IN)+CARRYIN)\nPCIN>>17-(BCIN*(D-A))\nPCIN>>17-(BCIN*(D-A)+CARRYIN)\nPCIN>>17-(BCIN*(D-ACIN))\nPCIN>>17-(BCIN*(D-ACI"
	  "N)+CARRYIN)\nPCIN>>17-(BCIN*A)\nPCIN>>17-(BCIN*A+CARRYIN)\nPCIN>>17-(BCIN*ACIN)\nPCIN>>17-(BCIN*ACIN+CARRYIN)\nPCIN"
	  ">>17-(BCIN*D)\nPCIN>>17-(BCIN*D+CARRYIN)\nPCIN>>17-(C)\nPCIN>>17-(C+CARRYIN)\nPCIN>>17-(C+CONCAT)\nPCIN>>17-(C+CONC"
	  "AT+CARRYIN)\nPCIN>>17-(C+P)\nPCIN>>17-(C+P+CARRYIN)\nPCIN>>17-(CARRYIN)\nPCIN>>17-(CONCAT)\nPCIN>>17-(CONCAT+C)\nPC"
	  "IN>>17-(CONCAT+C+CARRYIN)\nPCIN>>17-(CONCAT+CARRYIN)\nPCIN>>17-(D)\nPCIN>>17-(D*B)\nPCIN>>17-(D*B+CARRYIN)\nPCIN>>1"
	  "7-(D*BCIN)\nPCIN>>17-(D*BCIN+CARRYIN)\nPCIN>>17-(D+A)\nPCIN>>17-(D+A)*B\nPCIN>>17-(D+A)*B-CARRYIN\nPCIN>>17-(D+A)*B"
	  "CIN\nPCIN>>17-(D+A)*BCIN-CARRYIN\nPCIN>>17-(D+A)-CARRYIN\nPCIN>>17-(D+ACIN)\nPCIN>>17-(D+ACIN)*B\nPCIN>>17-(D+ACIN)"
	  "*B-CARRYIN\nPCIN>>17-(D+ACIN)*BCIN\nPCIN>>17-(D+ACIN)*BCIN-CARRYIN\nPCIN>>17-(D+ACIN)-CARRYIN\nPCIN>>17-(D+CARRYIN)"
	  "\nPCIN>>17-(D-A)\nPCIN>>17-(D-A)*B\nPCIN>>17-(D-A)*B-CARRYIN\nPCIN>>17-(D-A)*BCIN\nPCIN>>17-(D-A)*BCIN-CARRYIN\nPCI"
	  "N>>17-(D-A)-CARRYIN\nPCIN>>17-(D-ACIN)\nPCIN>>17-(D-ACIN)*B\nPCIN>>17-(D-ACIN)*B-CARRYIN\nPCIN>>17-(D-ACIN)*BCIN\nP"
	  "CIN>>17-(D-ACIN)*BCIN-CARRYIN\nPCIN>>17-(D-ACIN)-CARRYIN\nPCIN>>17-(P)\nPCIN>>17-(P+C)\nPCIN>>17-(P+C+CARRYIN)\nPCI"
	  "N>>17-(P+CARRYIN)\nPCIN>>17-A\nPCIN>>17-A*B\nPCIN>>17-A*B-CARRYIN\nPCIN>>17-A*BCIN\nPCIN>>17-A*BCIN-CARRYIN\nPCIN>>"
	  "17-A-CARRYIN\nPCIN>>17-ACIN\nPCIN>>17-ACIN*B\nPCIN>>17-ACIN*B-CARRYIN\nPCIN>>17-ACIN*BCIN\nPCIN>>17-ACIN*BCIN-CARRY"
	  "IN\nPCIN>>17-ACIN-CARRYIN\nPCIN>>17-B*(A+D)\nPCIN>>17-B*(A+D)-CARRYIN\nPCIN>>17-B*(ACIN+D)\nPCIN>>17-B*(ACIN+D)-CAR"
	  "RYIN\nPCIN>>17-B*(D+A)\nPCIN>>17-B*(D+A)-CARRYIN\nPCIN>>17-B*(D+ACIN)\nPCIN>>17-B*(D+ACIN)-CARRYIN\nPCIN>>17-B*(D-A"
	  ")\nPCIN>>17-B*(D-A)-CARRYIN\nPCIN>>17-B*(D-ACIN)\nPCIN>>17-B*(D-ACIN)-CARRYIN\nPCIN>>17-B*A\nPCIN>>17-B*A-CARRYIN\n"
	  "PCIN>>17-B*ACIN\nPCIN>>17-B*ACIN-CARRYIN\nPCIN>>17-B*D\nPCIN>>17-B*D-CARRYIN\nPCIN>>17-BCIN*(A+D)\nPCIN>>17-BCIN*(A"
	  "+D)-CARRYIN\nPCIN>>17-BCIN*(ACIN+D)\nPCIN>>17-BCIN*(ACIN+D)-CARRYIN\nPCIN>>17-BCIN*(D+A)\nPCIN>>17-BCIN*(D+A)-CARRY"
	  "IN\nPCIN>>17-BCIN*(D+ACIN)\nPCIN>>17-BCIN*(D+ACIN)-CARRYIN\nPCIN>>17-BCIN*(D-A)\nPCIN>>17-BCIN*(D-A)-CARRYIN\nPCIN>"
	  ">17-BCIN*(D-ACIN)\nPCIN>>17-BCIN*(D-ACIN)-CARRYIN\nPCIN>>17-BCIN*A\nPCIN>>17-BCIN*A-CARRYIN\nPCIN>>17-BCIN*ACIN\nPC"
	  "IN>>17-BCIN*ACIN-CARRYIN\nPCIN>>17-BCIN*D\nPCIN>>17-BCIN*D-CARRYIN\nPCIN>>17-C\nPCIN>>17-C-CARRYIN\nPCIN>>17-C-CONC"
	  "AT\nPCIN>>17-C-CONCAT-CARRYIN\nPCIN>>17-C-P\nPCIN>>17-C-P-CARRYIN\nPCIN>>17-CARRYIN\nPCIN>>17-CONCAT\nPCIN>>17-CONC"
	  "AT-C\nPCIN>>17-CONCAT-C-CARRYIN\nPCIN>>17-CONCAT-CARRYIN\nPCIN>>17-D\nPCIN>>17-D*B\nPCIN>>17-D*B-CARRYIN\nPCIN>>17-"
	  "D*BCIN\nPCIN>>17-D*BCIN-CARRYIN\nPCIN>>17-D-CARRYIN\nPCIN>>17-P\nPCIN>>17-P-C\nPCIN>>17-P-C-CARRYIN\nPCIN>>17-P-CAR"
	  "RYIN\nRNDSIMPLE((A+D))\nRNDSIMPLE((A+D)*B)\nRNDSIMPLE((A+D)*B+CARRYIN)\nRNDSIMPLE((A+D)*BCIN)\nRNDSIMPLE((A+D)*BCIN"
	  "+CARRYIN)\nRNDSIMPLE((A+D)+CARRYIN)\nRNDSIMPLE((ACIN+D))\nRNDSIMPLE((ACIN+D)*B)\nRNDSIMPLE((ACIN+D)*B+CARRYIN)\nRND"
	  "SIMPLE((ACIN+D)*BCIN)\nRNDSIMPLE((ACIN+D)*BCIN+CARRYIN)\nRNDSIMPLE((ACIN+D)+CARRYIN)\nRNDSIMPLE((D+A))\nRNDSIMPLE(("
	  "D+A)*B)\nRNDSIMPLE((D+A)*B+CARRYIN)\nRNDSIMPLE((D+A)*BCIN)\nRNDSIMPLE((D+A)*BCIN+CARRYIN)\nRNDSIMPLE((D+A)+CARRYIN)"
	  "\nRNDSIMPLE((D+ACIN))\nRNDSIMPLE((D+ACIN)*B)\nRNDSIMPLE((D+ACIN)*B+CARRYIN)\nRNDSIMPLE((D+ACIN)*BCIN)\nRNDSIMPLE((D"
	  "+ACIN)*BCIN+CARRYIN)\nRNDSIMPLE((D+ACIN)+CARRYIN)\nRNDSIMPLE((D-A))\nRNDSIMPLE((D-A)*B)\nRNDSIMPLE((D-A)*B+CARRYIN)"
	  "\nRNDSIMPLE((D-A)*BCIN)\nRNDSIMPLE((D-A)*BCIN+CARRYIN)\nRNDSIMPLE((D-A)+CARRYIN)\nRNDSIMPLE((D-ACIN))\nRNDSIMPLE((D"
	  "-ACIN)*B)\nRNDSIMPLE((D-ACIN)*B+CARRYIN)\nRNDSIMPLE((D-ACIN)*BCIN)\nRNDSIMPLE((D-ACIN)*BCIN+CARRYIN)\nRNDSIMPLE((D-"
	  "ACIN)+CARRYIN)\nRNDSIMPLE(A)\nRNDSIMPLE(A*B)\nRNDSIMPLE(A*B+CARRYIN)\nRNDSIMPLE(A*BCIN)\nRNDSIMPLE(A*BCIN+CARRYIN)\n"
	  "RNDSIMPLE(A+CARRYIN)\nRNDSIMPLE(ACIN)\nRNDSIMPLE(ACIN*B)\nRNDSIMPLE(ACIN*B+CARRYIN)\nRNDSIMPLE(ACIN*BCIN)\nRNDSIMPL"
	  "E(ACIN*BCIN+CARRYIN)\nRNDSIMPLE(ACIN+CARRYIN)\nRNDSIMPLE(B*(A+D))\nRNDSIMPLE(B*(A+D)+CARRYIN)\nRNDSIMPLE(B*(ACIN+D)"
	  ")\nRNDSIMPLE(B*(ACIN+D)+CARRYIN)\nRNDSIMPLE(B*(D+A))\nRNDSIMPLE(B*(D+A)+CARRYIN)\nRNDSIMPLE(B*(D+ACIN))\nRNDSIMPLE("
	  "B*(D+ACIN)+CARRYIN)\nRNDSIMPLE(B*(D-A))\nRNDSIMPLE(B*(D-A)+CARRYIN)\nRNDSIMPLE(B*(D-ACIN))\nRNDSIMPLE(B*(D-ACIN)+CA"
	  "RRYIN)\nRNDSIMPLE(B*A)\nRNDSIMPLE(B*A+CARRYIN)\nRNDSIMPLE(B*ACIN)\nRNDSIMPLE(B*ACIN+CARRYIN)\nRNDSIMPLE(B*D)\nRNDSI"
	  "MPLE(B*D+CARRYIN)\nRNDSIMPLE(BCIN*(A+D))\nRNDSIMPLE(BCIN*(A+D)+CARRYIN)\nRNDSIMPLE(BCIN*(ACIN+D))\nRNDSIMPLE(BCIN*("
	  "ACIN+D)+CARRYIN)\nRNDSIMPLE(BCIN*(D+A))\nRNDSIMPLE(BCIN*(D+A)+CARRYIN)\nRNDSIMPLE(BCIN*(D+ACIN))\nRNDSIMPLE(BCIN*(D"
	  "+ACIN)+CARRYIN)\nRNDSIMPLE(BCIN*(D-A))\nRNDSIMPLE(BCIN*(D-A)+CARRYIN)\nRNDSIMPLE(BCIN*(D-ACIN))\nRNDSIMPLE(BCIN*(D-"
	  "ACIN)+CARRYIN)\nRNDSIMPLE(BCIN*A)\nRNDSIMPLE(BCIN*A+CARRYIN)\nRNDSIMPLE(BCIN*ACIN)\nRNDSIMPLE(BCIN*ACIN+CARRYIN)\nR"
	  "NDSIMPLE(BCIN*D)\nRNDSIMPLE(BCIN*D+CARRYIN)\nRNDSIMPLE(CARRYIN)\nRNDSIMPLE(CONCAT)\nRNDSIMPLE(CONCAT+CARRYCASCIN)\n"
	  "RNDSIMPLE(CONCAT+CARRYIN)\nRNDSIMPLE(D)\nRNDSIMPLE(D*B)\nRNDSIMPLE(D*B+CARRYIN)\nRNDSIMPLE(D*BCIN)\nRNDSIMPLE(D*BCI"
	  "N+CARRYIN)\nRNDSIMPLE(D+CARRYIN)\nRNDSIMPLE(P)\nRNDSIMPLE(P+CARRYCASCIN)\nRNDSIMPLE(P+CARRYIN)\nRNDSIMPLE(P+CONCAT)"
	  "\nRNDSIMPLE(P+CONCAT+CARRYIN)\nRNDSIMPLE(P+P)\nRNDSIMPLE(P+P+CARRYIN)\nRNDSIMPLE(P>>17)\nRNDSIMPLE(P>>17+CARRYIN)\n"
	  "RNDSIMPLE(P>>17+CONCAT)\nRNDSIMPLE(P>>17+CONCAT+CARRYIN)\nRNDSIMPLE(P>>17+P)\nRNDSIMPLE(P>>17+P+CARRYIN)\nRNDSIMPLE"
	  "(PCIN)\nRNDSIMPLE(PCIN+CARRYIN)\nRNDSIMPLE(PCIN+CONCAT)\nRNDSIMPLE(PCIN+CONCAT+CARRYIN)\nRNDSIMPLE(PCIN+P)\nRNDSIMP"
	  "LE(PCIN+P+CARRYIN)\nRNDSIMPLE(PCIN>>17)\nRNDSIMPLE(PCIN>>17+CARRYIN)\nRNDSIMPLE(PCIN>>17+CONCAT)\nRNDSIMPLE(PCIN>>1"
	  "7+CONCAT+CARRYIN)\nRNDSIMPLE(PCIN>>17+P)\nRNDSIMPLE(PCIN>>17+P+CARRYIN)\nRNDSYM((A+D))\nRNDSYM((A+D)*B)\nRNDSYM((A+"
	  "D)*BCIN)\nRNDSYM((ACIN+D))\nRNDSYM((ACIN+D)*B)\nRNDSYM((ACIN+D)*BCIN)\nRNDSYM((D+A))\nRNDSYM((D+A)*B)\nRNDSYM((D+A)"
	  "*BCIN)\nRNDSYM((D+ACIN))\nRNDSYM((D+ACIN)*B)\nRNDSYM((D+ACIN)*BCIN)\nRNDSYM((D-A))\nRNDSYM((D-A)*B)\nRNDSYM((D-A)*B"
	  "CIN)\nRNDSYM((D-ACIN))\nRNDSYM((D-ACIN)*B)\nRNDSYM((D-ACIN)*BCIN)\nRNDSYM(A)\nRNDSYM(A*B)\nRNDSYM(A*BCIN)\nRNDSYM(A"
	  "CIN)\nRNDSYM(ACIN*B)\nRNDSYM(ACIN*BCIN)\nRNDSYM(B*(A+D))\nRNDSYM(B*(ACIN+D))\nRNDSYM(B*(D+A))\nRNDSYM(B*(D+ACIN))\n"
	  "RNDSYM(B*(D-A))\nRNDSYM(B*(D-ACIN))\nRNDSYM(B*A)\nRNDSYM(B*ACIN)\nRNDSYM(B*D)\nRNDSYM(BCIN*(A+D))\nRNDSYM(BCIN*(ACI"
	  "N+D))\nRNDSYM(BCIN*(D+A))\nRNDSYM(BCIN*(D+ACIN))\nRNDSYM(BCIN*(D-A))\nRNDSYM(BCIN*(D-ACIN))\nRNDSYM(BCIN*A)\nRNDSYM"
	  "(BCIN*ACIN)\nRNDSYM(BCIN*D)\nRNDSYM(D)\nRNDSYM(D*B)\nRNDSYM(D*BCIN)\nRNDSYM(P)\nRNDSYM(PCIN)'"
	  show_filtered		  off
	  pipeline_options	  "Automatic"
	  dspimage		  "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n<h"
	  "tml><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }\n</s"
	  "tyle></head><body style=\" font-family:'MS Shell Dlg 2'; font-size:8.25pt; font-weight:400; font-style:normal;\">\n"
	  "<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0"
	  "px;\"><img src=\"C:/Xilinx/13.2/ISE_DS/ISE/sysgen/data/images/xbip_dsp48_macro_v2_1_regimag.png\" /></p></body></ht"
	  "ml>"
	  tier_1		  off
	  tier_2		  off
	  tier_3		  off
	  tier_4		  off
	  tier_5		  off
	  tier_6		  off
	  dreg_1		  off
	  dreg_2		  off
	  dreg_3		  off
	  areg_1		  off
	  areg_2		  off
	  areg_3		  on
	  areg_4		  on
	  breg_1		  off
	  breg_2		  off
	  breg_3		  on
	  breg_4		  on
	  mreg_5		  on
	  concatreg_3		  off
	  concatreg_4		  off
	  concatreg_5		  off
	  creg_1		  off
	  creg_2		  off
	  creg_3		  off
	  creg_4		  off
	  creg_5		  off
	  preg_6		  on
	  cinreg_1		  off
	  cinreg_2		  off
	  cinreg_3		  off
	  cinreg_4		  off
	  cinreg_5		  off
	  opreg_1		  off
	  opreg_2		  off
	  opreg_3		  off
	  opreg_4		  off
	  opreg_5		  off
	  output_properties	  "Full_Precision"
	  p_width		  "36"
	  p_binarywidth		  "0"
	  has_acout		  off
	  has_bcout		  off
	  has_pcout		  on
	  has_carryout		  off
	  has_carrycascout	  off
	  has_ce		  on
	  has_d_ce		  off
	  has_a_ce		  off
	  has_b_ce		  off
	  has_concat_ce		  off
	  has_c_ce		  off
	  has_m_ce		  off
	  has_p_ce		  off
	  has_sel_ce		  off
	  has_sclr		  off
	  has_d_sclr		  off
	  has_a_sclr		  off
	  has_b_sclr		  off
	  has_concat_sclr	  off
	  has_c_sclr		  off
	  has_m_sclr		  off
	  has_p_sclr		  off
	  has_sel_sclr		  off
	  use_dsp48		  on
	  gui_behaviour		  "Sysgen"
	  instruction1		  "#"
	  ip_name		  "DSP48 Macro"
	  ip_version		  "2.1"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  wrapper_available	  "true"
	  port_translation_map	  "{ 'ce' => 'en', 'sclr' => 'rst'}"
	  ipcore_xco_need_fpga_part "true"
	  ipcore_fpga_part	  "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	  ipcore_latency_function "'has_combinational'"
	  structural_sim	  "false"
	  ipcore_verbose	  "false"
	  ipcore_port_config	  "{ 'carryin' => { 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}, 'car"
	  "rycascin' => { 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}, 'carrycascout' => { 'arith' "
	  "=> 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}, 'carryout' => { 'arith' => 'ufix', 'binpt' => 0.000"
	  "00000000, 'width' => 1.00000000000}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "2162,127,479,512"
	  block_type		  "xbip_dsp48_macro_v2_1"
	  sg_icon_stat		  "75,184,3,2,white,blue,0,5ef737dc,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 75 75 0 0 ],[0 0 184 184 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 75 75 0 0 ],[0 0 184 184 0 ]);\npatch([14.75 29.2 39.2 49.2 59.2 39.2 24.75 14.75 ],[103.1 103.1 11"
	  "3.1 103.1 113.1 113.1 113.1 103.1 ],[1 1 1 ]);\npatch([24.75 39.2 29.2 14.75 24.75 ],[93.1 93.1 103.1 103.1 93.1 ],"
	  "[0.931 0.946 0.973 ]);\npatch([14.75 29.2 39.2 24.75 14.75 ],[83.1 83.1 93.1 93.1 83.1 ],[1 1 1 ]);\npatch([24.75 5"
	  "9.2 49.2 39.2 29.2 14.75 24.75 ],[73.1 73.1 83.1 73.1 83.1 83.1 73.1 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT:"
	  " end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('b"
	  "lack');port_label('input',2,'b');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1"
	  ",'p');\ncolor('black');port_label('output',2,'pcout');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DSP48 Macro 2.1 1"
	  SID			  "114"
	  Ports			  [5, 1]
	  Position		  [870, 229, 940, 421]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/DSP48 Macro 2.1 "
	  SourceType		  "Xilinx DSP48 Macro 2.1  Block"
	  infoedit		  "<html>Valid operands: CONCAT, P, C, PCIN, P>>17, PCIN>>17, CARRYIN, CARRYCASCIN, ACIN, A, BCIN,B<br><b"
	  "r>Valid operators: +, -, *, ()<br><br>Valid functions: RNDSIMPLE, RNDSYM<br><br>Instructions are case insensitive a"
	  "nd tolerate spaces.</html>"
	  dsptype		  "Target XtremeDSP Slice: DSP48E1"
	  instruction_list	  "PCIN>>17-(A*B)\nPCIN>>17"
	  AvailableInstructions	  "'(A+D)\n(A+D)*B\n(A+D)*B+C\n(A+D)*B+C+CARRYIN\n(A+D)*B+CARRYIN\n(A+D)*B+P\n(A+D)*B+P+CARRY"
	  "IN\n(A+D)*B+P>>17\n(A+D)*B+P>>17+CARRYIN\n(A+D)*B+PCIN\n(A+D)*B+PCIN+CARRYIN\n(A+D)*B+PCIN>>17\n(A+D)*B+PCIN>>17+CA"
	  "RRYIN\n(A+D)*BCIN\n(A+D)*BCIN+C\n(A+D)*BCIN+C+CARRYIN\n(A+D)*BCIN+CARRYIN\n(A+D)*BCIN+P\n(A+D)*BCIN+P+CARRYIN\n(A+D"
	  ")*BCIN+P>>17\n(A+D)*BCIN+P>>17+CARRYIN\n(A+D)*BCIN+PCIN\n(A+D)*BCIN+PCIN+CARRYIN\n(A+D)*BCIN+PCIN>>17\n(A+D)*BCIN+P"
	  "CIN>>17+CARRYIN\n(A+D)+C\n(A+D)+C+CARRYIN\n(A+D)+CARRYIN\n(A+D)+P\n(A+D)+P+CARRYIN\n(A+D)+P>>17\n(A+D)+P>>17+CARRYI"
	  "N\n(A+D)+PCIN\n(A+D)+PCIN+CARRYIN\n(A+D)+PCIN>>17\n(A+D)+PCIN>>17+CARRYIN\n(ACIN+D)\n(ACIN+D)*B\n(ACIN+D)*B+C\n(ACI"
	  "N+D)*B+C+CARRYIN\n(ACIN+D)*B+CARRYIN\n(ACIN+D)*B+P\n(ACIN+D)*B+P+CARRYIN\n(ACIN+D)*B+P>>17\n(ACIN+D)*B+P>>17+CARRYI"
	  "N\n(ACIN+D)*B+PCIN\n(ACIN+D)*B+PCIN+CARRYIN\n(ACIN+D)*B+PCIN>>17\n(ACIN+D)*B+PCIN>>17+CARRYIN\n(ACIN+D)*BCIN\n(ACIN"
	  "+D)*BCIN+C\n(ACIN+D)*BCIN+C+CARRYIN\n(ACIN+D)*BCIN+CARRYIN\n(ACIN+D)*BCIN+P\n(ACIN+D)*BCIN+P+CARRYIN\n(ACIN+D)*BCIN"
	  "+P>>17\n(ACIN+D)*BCIN+P>>17+CARRYIN\n(ACIN+D)*BCIN+PCIN\n(ACIN+D)*BCIN+PCIN+CARRYIN\n(ACIN+D)*BCIN+PCIN>>17\n(ACIN+"
	  "D)*BCIN+PCIN>>17+CARRYIN\n(ACIN+D)+C\n(ACIN+D)+C+CARRYIN\n(ACIN+D)+CARRYIN\n(ACIN+D)+P\n(ACIN+D)+P+CARRYIN\n(ACIN+D"
	  ")+P>>17\n(ACIN+D)+P>>17+CARRYIN\n(ACIN+D)+PCIN\n(ACIN+D)+PCIN+CARRYIN\n(ACIN+D)+PCIN>>17\n(ACIN+D)+PCIN>>17+CARRYIN"
	  "\n(D+A)\n(D+A)*B\n(D+A)*B+C\n(D+A)*B+C+CARRYIN\n(D+A)*B+CARRYIN\n(D+A)*B+P\n(D+A)*B+P+CARRYIN\n(D+A)*B+P>>17\n(D+A)"
	  "*B+P>>17+CARRYIN\n(D+A)*B+PCIN\n(D+A)*B+PCIN+CARRYIN\n(D+A)*B+PCIN>>17\n(D+A)*B+PCIN>>17+CARRYIN\n(D+A)*BCIN\n(D+A)"
	  "*BCIN+C\n(D+A)*BCIN+C+CARRYIN\n(D+A)*BCIN+CARRYIN\n(D+A)*BCIN+P\n(D+A)*BCIN+P+CARRYIN\n(D+A)*BCIN+P>>17\n(D+A)*BCIN"
	  "+P>>17+CARRYIN\n(D+A)*BCIN+PCIN\n(D+A)*BCIN+PCIN+CARRYIN\n(D+A)*BCIN+PCIN>>17\n(D+A)*BCIN+PCIN>>17+CARRYIN\n(D+A)+C"
	  "\n(D+A)+C+CARRYIN\n(D+A)+CARRYIN\n(D+A)+P\n(D+A)+P+CARRYIN\n(D+A)+P>>17\n(D+A)+P>>17+CARRYIN\n(D+A)+PCIN\n(D+A)+PCI"
	  "N+CARRYIN\n(D+A)+PCIN>>17\n(D+A)+PCIN>>17+CARRYIN\n(D+ACIN)\n(D+ACIN)*B\n(D+ACIN)*B+C\n(D+ACIN)*B+C+CARRYIN\n(D+ACI"
	  "N)*B+CARRYIN\n(D+ACIN)*B+P\n(D+ACIN)*B+P+CARRYIN\n(D+ACIN)*B+P>>17\n(D+ACIN)*B+P>>17+CARRYIN\n(D+ACIN)*B+PCIN\n(D+A"
	  "CIN)*B+PCIN+CARRYIN\n(D+ACIN)*B+PCIN>>17\n(D+ACIN)*B+PCIN>>17+CARRYIN\n(D+ACIN)*BCIN\n(D+ACIN)*BCIN+C\n(D+ACIN)*BCI"
	  "N+C+CARRYIN\n(D+ACIN)*BCIN+CARRYIN\n(D+ACIN)*BCIN+P\n(D+ACIN)*BCIN+P+CARRYIN\n(D+ACIN)*BCIN+P>>17\n(D+ACIN)*BCIN+P>"
	  ">17+CARRYIN\n(D+ACIN)*BCIN+PCIN\n(D+ACIN)*BCIN+PCIN+CARRYIN\n(D+ACIN)*BCIN+PCIN>>17\n(D+ACIN)*BCIN+PCIN>>17+CARRYIN"
	  "\n(D+ACIN)+C\n(D+ACIN)+C+CARRYIN\n(D+ACIN)+CARRYIN\n(D+ACIN)+P\n(D+ACIN)+P+CARRYIN\n(D+ACIN)+P>>17\n(D+ACIN)+P>>17+"
	  "CARRYIN\n(D+ACIN)+PCIN\n(D+ACIN)+PCIN+CARRYIN\n(D+ACIN)+PCIN>>17\n(D+ACIN)+PCIN>>17+CARRYIN\n(D-A)\n(D-A)*B\n(D-A)*"
	  "B+C\n(D-A)*B+C+CARRYIN\n(D-A)*B+CARRYIN\n(D-A)*B+P\n(D-A)*B+P+CARRYIN\n(D-A)*B+P>>17\n(D-A)*B+P>>17+CARRYIN\n(D-A)*"
	  "B+PCIN\n(D-A)*B+PCIN+CARRYIN\n(D-A)*B+PCIN>>17\n(D-A)*B+PCIN>>17+CARRYIN\n(D-A)*BCIN\n(D-A)*BCIN+C\n(D-A)*BCIN+C+CA"
	  "RRYIN\n(D-A)*BCIN+CARRYIN\n(D-A)*BCIN+P\n(D-A)*BCIN+P+CARRYIN\n(D-A)*BCIN+P>>17\n(D-A)*BCIN+P>>17+CARRYIN\n(D-A)*BC"
	  "IN+PCIN\n(D-A)*BCIN+PCIN+CARRYIN\n(D-A)*BCIN+PCIN>>17\n(D-A)*BCIN+PCIN>>17+CARRYIN\n(D-A)+C\n(D-A)+C+CARRYIN\n(D-A)"
	  "+CARRYIN\n(D-A)+P\n(D-A)+P+CARRYIN\n(D-A)+P>>17\n(D-A)+P>>17+CARRYIN\n(D-A)+PCIN\n(D-A)+PCIN+CARRYIN\n(D-A)+PCIN>>1"
	  "7\n(D-A)+PCIN>>17+CARRYIN\n(D-ACIN)\n(D-ACIN)*B\n(D-ACIN)*B+C\n(D-ACIN)*B+C+CARRYIN\n(D-ACIN)*B+CARRYIN\n(D-ACIN)*B"
	  "+P\n(D-ACIN)*B+P+CARRYIN\n(D-ACIN)*B+P>>17\n(D-ACIN)*B+P>>17+CARRYIN\n(D-ACIN)*B+PCIN\n(D-ACIN)*B+PCIN+CARRYIN\n(D-"
	  "ACIN)*B+PCIN>>17\n(D-ACIN)*B+PCIN>>17+CARRYIN\n(D-ACIN)*BCIN\n(D-ACIN)*BCIN+C\n(D-ACIN)*BCIN+C+CARRYIN\n(D-ACIN)*BC"
	  "IN+CARRYIN\n(D-ACIN)*BCIN+P\n(D-ACIN)*BCIN+P+CARRYIN\n(D-ACIN)*BCIN+P>>17\n(D-ACIN)*BCIN+P>>17+CARRYIN\n(D-ACIN)*BC"
	  "IN+PCIN\n(D-ACIN)*BCIN+PCIN+CARRYIN\n(D-ACIN)*BCIN+PCIN>>17\n(D-ACIN)*BCIN+PCIN>>17+CARRYIN\n(D-ACIN)+C\n(D-ACIN)+C"
	  "+CARRYIN\n(D-ACIN)+CARRYIN\n(D-ACIN)+P\n(D-ACIN)+P+CARRYIN\n(D-ACIN)+P>>17\n(D-ACIN)+P>>17+CARRYIN\n(D-ACIN)+PCIN\n"
	  "(D-ACIN)+PCIN+CARRYIN\n(D-ACIN)+PCIN>>17\n(D-ACIN)+PCIN>>17+CARRYIN\n-((A+D))\n-((A+D)*B)\n-((A+D)*B+CARRYIN)\n-((A"
	  "+D)*BCIN)\n-((A+D)*BCIN+CARRYIN)\n-((A+D)+CARRYIN)\n-((ACIN+D))\n-((ACIN+D)*B)\n-((ACIN+D)*B+CARRYIN)\n-((ACIN+D)*B"
	  "CIN)\n-((ACIN+D)*BCIN+CARRYIN)\n-((ACIN+D)+CARRYIN)\n-((D+A))\n-((D+A)*B)\n-((D+A)*B+CARRYIN)\n-((D+A)*BCIN)\n-((D+"
	  "A)*BCIN+CARRYIN)\n-((D+A)+CARRYIN)\n-((D+ACIN))\n-((D+ACIN)*B)\n-((D+ACIN)*B+CARRYIN)\n-((D+ACIN)*BCIN)\n-((D+ACIN)"
	  "*BCIN+CARRYIN)\n-((D+ACIN)+CARRYIN)\n-((D-A))\n-((D-A)*B)\n-((D-A)*B+CARRYIN)\n-((D-A)*BCIN)\n-((D-A)*BCIN+CARRYIN)"
	  "\n-((D-A)+CARRYIN)\n-((D-ACIN))\n-((D-ACIN)*B)\n-((D-ACIN)*B+CARRYIN)\n-((D-ACIN)*BCIN)\n-((D-ACIN)*BCIN+CARRYIN)\n"
	  "-((D-ACIN)+CARRYIN)\n-(A)\n-(A*B)\n-(A*B+CARRYIN)\n-(A*BCIN)\n-(A*BCIN+CARRYIN)\n-(A+CARRYIN)\n-(A+D)\n-(A+D)*B\n-("
	  "A+D)*B-CARRYIN\n-(A+D)*BCIN\n-(A+D)*BCIN-CARRYIN\n-(A+D)-CARRYIN\n-(ACIN)\n-(ACIN*B)\n-(ACIN*B+CARRYIN)\n-(ACIN*BCI"
	  "N)\n-(ACIN*BCIN+CARRYIN)\n-(ACIN+CARRYIN)\n-(ACIN+D)\n-(ACIN+D)*B\n-(ACIN+D)*B-CARRYIN\n-(ACIN+D)*BCIN\n-(ACIN+D)*B"
	  "CIN-CARRYIN\n-(ACIN+D)-CARRYIN\n-(B*(A+D))\n-(B*(A+D)+CARRYIN)\n-(B*(ACIN+D))\n-(B*(ACIN+D)+CARRYIN)\n-(B*(D+A))\n-"
	  "(B*(D+A)+CARRYIN)\n-(B*(D+ACIN))\n-(B*(D+ACIN)+CARRYIN)\n-(B*(D-A))\n-(B*(D-A)+CARRYIN)\n-(B*(D-ACIN))\n-(B*(D-ACIN"
	  ")+CARRYIN)\n-(B*A)\n-(B*A+CARRYIN)\n-(B*ACIN)\n-(B*ACIN+CARRYIN)\n-(B*D)\n-(B*D+CARRYIN)\n-(BCIN*(A+D))\n-(BCIN*(A+"
	  "D)+CARRYIN)\n-(BCIN*(ACIN+D))\n-(BCIN*(ACIN+D)+CARRYIN)\n-(BCIN*(D+A))\n-(BCIN*(D+A)+CARRYIN)\n-(BCIN*(D+ACIN))\n-("
	  "BCIN*(D+ACIN)+CARRYIN)\n-(BCIN*(D-A))\n-(BCIN*(D-A)+CARRYIN)\n-(BCIN*(D-ACIN))\n-(BCIN*(D-ACIN)+CARRYIN)\n-(BCIN*A)"
	  "\n-(BCIN*A+CARRYIN)\n-(BCIN*ACIN)\n-(BCIN*ACIN+CARRYIN)\n-(BCIN*D)\n-(BCIN*D+CARRYIN)\n-(C)\n-(C+CARRYCASCIN)\n-(C+"
	  "CARRYIN)\n-(C+CONCAT)\n-(C+CONCAT+CARRYCASCIN)\n-(C+CONCAT+CARRYIN)\n-(C+P)\n-(C+P+CARRYCASCIN)\n-(C+P+CARRYIN)\n-("
	  "CARRYIN)\n-(CONCAT)\n-(CONCAT+C)\n-(CONCAT+C+CARRYCASCIN)\n-(CONCAT+C+CARRYIN)\n-(CONCAT+CARRYCASCIN)\n-(CONCAT+CAR"
	  "RYIN)\n-(D)\n-(D*B)\n-(D*B+CARRYIN)\n-(D*BCIN)\n-(D*BCIN+CARRYIN)\n-(D+A)\n-(D+A)*B\n-(D+A)*B-CARRYIN\n-(D+A)*BCIN\n"
	  "-(D+A)*BCIN-CARRYIN\n-(D+A)-CARRYIN\n-(D+ACIN)\n-(D+ACIN)*B\n-(D+ACIN)*B-CARRYIN\n-(D+ACIN)*BCIN\n-(D+ACIN)*BCIN-CA"
	  "RRYIN\n-(D+ACIN)-CARRYIN\n-(D+CARRYIN)\n-(D-A)\n-(D-A)*B\n-(D-A)*B-CARRYIN\n-(D-A)*BCIN\n-(D-A)*BCIN-CARRYIN\n-(D-A"
	  ")-CARRYIN\n-(D-ACIN)\n-(D-ACIN)*B\n-(D-ACIN)*B-CARRYIN\n-(D-ACIN)*BCIN\n-(D-ACIN)*BCIN-CARRYIN\n-(D-ACIN)-CARRYIN\n"
	  "-(P)\n-(P+C)\n-(P+C+CARRYCASCIN)\n-(P+C+CARRYIN)\n-(P+CARRYCASCIN)\n-(P+CARRYIN)\n-A\n-A*B\n-A*B-CARRYIN\n-A*BCIN\n"
	  "-A*BCIN-CARRYIN\n-A-CARRYIN\n-ACIN\n-ACIN*B\n-ACIN*B-CARRYIN\n-ACIN*BCIN\n-ACIN*BCIN-CARRYIN\n-ACIN-CARRYIN\n-B*(A+"
	  "D)\n-B*(A+D)-CARRYIN\n-B*(ACIN+D)\n-B*(ACIN+D)-CARRYIN\n-B*(D+A)\n-B*(D+A)-CARRYIN\n-B*(D+ACIN)\n-B*(D+ACIN)-CARRYI"
	  "N\n-B*(D-A)\n-B*(D-A)-CARRYIN\n-B*(D-ACIN)\n-B*(D-ACIN)-CARRYIN\n-B*A\n-B*A-CARRYIN\n-B*ACIN\n-B*ACIN-CARRYIN\n-B*D"
	  "\n-B*D-CARRYIN\n-BCIN*(A+D)\n-BCIN*(A+D)-CARRYIN\n-BCIN*(ACIN+D)\n-BCIN*(ACIN+D)-CARRYIN\n-BCIN*(D+A)\n-BCIN*(D+A)-"
	  "CARRYIN\n-BCIN*(D+ACIN)\n-BCIN*(D+ACIN)-CARRYIN\n-BCIN*(D-A)\n-BCIN*(D-A)-CARRYIN\n-BCIN*(D-ACIN)\n-BCIN*(D-ACIN)-C"
	  "ARRYIN\n-BCIN*A\n-BCIN*A-CARRYIN\n-BCIN*ACIN\n-BCIN*ACIN-CARRYIN\n-BCIN*D\n-BCIN*D-CARRYIN\n-C\n-C-CARRYCASCIN\n-C-"
	  "CARRYIN\n-C-CONCAT\n-C-CONCAT-CARRYCASCIN\n-C-CONCAT-CARRYIN\n-C-P\n-C-P-CARRYCASCIN\n-C-P-CARRYIN\n-CARRYIN\n-CONC"
	  "AT\n-CONCAT-C\n-CONCAT-C-CARRYCASCIN\n-CONCAT-C-CARRYIN\n-CONCAT-CARRYCASCIN\n-CONCAT-CARRYIN\n-D\n-D*B\n-D*B-CARRY"
	  "IN\n-D*BCIN\n-D*BCIN-CARRYIN\n-D-CARRYIN\n-P\n-P-C\n-P-C-CARRYCASCIN\n-P-C-CARRYIN\n-P-CARRYCASCIN\n-P-CARRYIN\n0\n"
	  "A\nA*B\nA*B+C\nA*B+C+CARRYIN\nA*B+CARRYIN\nA*B+P\nA*B+P+CARRYIN\nA*B+P>>17\nA*B+P>>17+CARRYIN\nA*B+PCIN\nA*B+PCIN+C"
	  "ARRYIN\nA*B+PCIN>>17\nA*B+PCIN>>17+CARRYIN\nA*BCIN\nA*BCIN+C\nA*BCIN+C+CARRYIN\nA*BCIN+CARRYIN\nA*BCIN+P\nA*BCIN+P+"
	  "CARRYIN\nA*BCIN+P>>17\nA*BCIN+P>>17+CARRYIN\nA*BCIN+PCIN\nA*BCIN+PCIN+CARRYIN\nA*BCIN+PCIN>>17\nA*BCIN+PCIN>>17+CAR"
	  "RYIN\nA+C\nA+C+CARRYIN\nA+CARRYIN\nA+P\nA+P+CARRYIN\nA+P>>17\nA+P>>17+CARRYIN\nA+PCIN\nA+PCIN+CARRYIN\nA+PCIN>>17\n"
	  "A+PCIN>>17+CARRYIN\nACIN\nACIN*B\nACIN*B+C\nACIN*B+C+CARRYIN\nACIN*B+CARRYIN\nACIN*B+P\nACIN*B+P+CARRYIN\nACIN*B+P>"
	  ">17\nACIN*B+P>>17+CARRYIN\nACIN*B+PCIN\nACIN*B+PCIN+CARRYIN\nACIN*B+PCIN>>17\nACIN*B+PCIN>>17+CARRYIN\nACIN*BCIN\nA"
	  "CIN*BCIN+C\nACIN*BCIN+C+CARRYIN\nACIN*BCIN+CARRYIN\nACIN*BCIN+P\nACIN*BCIN+P+CARRYIN\nACIN*BCIN+P>>17\nACIN*BCIN+P>"
	  ">17+CARRYIN\nACIN*BCIN+PCIN\nACIN*BCIN+PCIN+CARRYIN\nACIN*BCIN+PCIN>>17\nACIN*BCIN+PCIN>>17+CARRYIN\nACIN+C\nACIN+C"
	  "+CARRYIN\nACIN+CARRYIN\nACIN+P\nACIN+P+CARRYIN\nACIN+P>>17\nACIN+P>>17+CARRYIN\nACIN+PCIN\nACIN+PCIN+CARRYIN\nACIN+"
	  "PCIN>>17\nACIN+PCIN>>17+CARRYIN\nB*(A+D)\nB*(A+D)+C\nB*(A+D)+C+CARRYIN\nB*(A+D)+CARRYIN\nB*(A+D)+P\nB*(A+D)+P+CARRY"
	  "IN\nB*(A+D)+P>>17\nB*(A+D)+P>>17+CARRYIN\nB*(A+D)+PCIN\nB*(A+D)+PCIN+CARRYIN\nB*(A+D)+PCIN>>17\nB*(A+D)+PCIN>>17+CA"
	  "RRYIN\nB*(ACIN+D)\nB*(ACIN+D)+C\nB*(ACIN+D)+C+CARRYIN\nB*(ACIN+D)+CARRYIN\nB*(ACIN+D)+P\nB*(ACIN+D)+P+CARRYIN\nB*(A"
	  "CIN+D)+P>>17\nB*(ACIN+D)+P>>17+CARRYIN\nB*(ACIN+D)+PCIN\nB*(ACIN+D)+PCIN+CARRYIN\nB*(ACIN+D)+PCIN>>17\nB*(ACIN+D)+P"
	  "CIN>>17+CARRYIN\nB*(D+A)\nB*(D+A)+C\nB*(D+A)+C+CARRYIN\nB*(D+A)+CARRYIN\nB*(D+A)+P\nB*(D+A)+P+CARRYIN\nB*(D+A)+P>>1"
	  "7\nB*(D+A)+P>>17+CARRYIN\nB*(D+A)+PCIN\nB*(D+A)+PCIN+CARRYIN\nB*(D+A)+PCIN>>17\nB*(D+A)+PCIN>>17+CARRYIN\nB*(D+ACIN"
	  ")\nB*(D+ACIN)+C\nB*(D+ACIN)+C+CARRYIN\nB*(D+ACIN)+CARRYIN\nB*(D+ACIN)+P\nB*(D+ACIN)+P+CARRYIN\nB*(D+ACIN)+P>>17\nB*"
	  "(D+ACIN)+P>>17+CARRYIN\nB*(D+ACIN)+PCIN\nB*(D+ACIN)+PCIN+CARRYIN\nB*(D+ACIN)+PCIN>>17\nB*(D+ACIN)+PCIN>>17+CARRYIN\n"
	  "B*(D-A)\nB*(D-A)+C\nB*(D-A)+C+CARRYIN\nB*(D-A)+CARRYIN\nB*(D-A)+P\nB*(D-A)+P+CARRYIN\nB*(D-A)+P>>17\nB*(D-A)+P>>17+"
	  "CARRYIN\nB*(D-A)+PCIN\nB*(D-A)+PCIN+CARRYIN\nB*(D-A)+PCIN>>17\nB*(D-A)+PCIN>>17+CARRYIN\nB*(D-ACIN)\nB*(D-ACIN)+C\n"
	  "B*(D-ACIN)+C+CARRYIN\nB*(D-ACIN)+CARRYIN\nB*(D-ACIN)+P\nB*(D-ACIN)+P+CARRYIN\nB*(D-ACIN)+P>>17\nB*(D-ACIN)+P>>17+CA"
	  "RRYIN\nB*(D-ACIN)+PCIN\nB*(D-ACIN)+PCIN+CARRYIN\nB*(D-ACIN)+PCIN>>17\nB*(D-ACIN)+PCIN>>17+CARRYIN\nB*A\nB*A+C\nB*A+"
	  "C+CARRYIN\nB*A+CARRYIN\nB*A+P\nB*A+P+CARRYIN\nB*A+P>>17\nB*A+P>>17+CARRYIN\nB*A+PCIN\nB*A+PCIN+CARRYIN\nB*A+PCIN>>1"
	  "7\nB*A+PCIN>>17+CARRYIN\nB*ACIN\nB*ACIN+C\nB*ACIN+C+CARRYIN\nB*ACIN+CARRYIN\nB*ACIN+P\nB*ACIN+P+CARRYIN\nB*ACIN+P>>"
	  "17\nB*ACIN+P>>17+CARRYIN\nB*ACIN+PCIN\nB*ACIN+PCIN+CARRYIN\nB*ACIN+PCIN>>17\nB*ACIN+PCIN>>17+CARRYIN\nB*D\nB*D+C\nB"
	  "*D+C+CARRYIN\nB*D+CARRYIN\nB*D+P\nB*D+P+CARRYIN\nB*D+P>>17\nB*D+P>>17+CARRYIN\nB*D+PCIN\nB*D+PCIN+CARRYIN\nB*D+PCIN"
	  ">>17\nB*D+PCIN>>17+CARRYIN\nBCIN*(A+D)\nBCIN*(A+D)+C\nBCIN*(A+D)+C+CARRYIN\nBCIN*(A+D)+CARRYIN\nBCIN*(A+D)+P\nBCIN*"
	  "(A+D)+P+CARRYIN\nBCIN*(A+D)+P>>17\nBCIN*(A+D)+P>>17+CARRYIN\nBCIN*(A+D)+PCIN\nBCIN*(A+D)+PCIN+CARRYIN\nBCIN*(A+D)+P"
	  "CIN>>17\nBCIN*(A+D)+PCIN>>17+CARRYIN\nBCIN*(ACIN+D)\nBCIN*(ACIN+D)+C\nBCIN*(ACIN+D)+C+CARRYIN\nBCIN*(ACIN+D)+CARRYI"
	  "N\nBCIN*(ACIN+D)+P\nBCIN*(ACIN+D)+P+CARRYIN\nBCIN*(ACIN+D)+P>>17\nBCIN*(ACIN+D)+P>>17+CARRYIN\nBCIN*(ACIN+D)+PCIN\n"
	  "BCIN*(ACIN+D)+PCIN+CARRYIN\nBCIN*(ACIN+D)+PCIN>>17\nBCIN*(ACIN+D)+PCIN>>17+CARRYIN\nBCIN*(D+A)\nBCIN*(D+A)+C\nBCIN*"
	  "(D+A)+C+CARRYIN\nBCIN*(D+A)+CARRYIN\nBCIN*(D+A)+P\nBCIN*(D+A)+P+CARRYIN\nBCIN*(D+A)+P>>17\nBCIN*(D+A)+P>>17+CARRYIN"
	  "\nBCIN*(D+A)+PCIN\nBCIN*(D+A)+PCIN+CARRYIN\nBCIN*(D+A)+PCIN>>17\nBCIN*(D+A)+PCIN>>17+CARRYIN\nBCIN*(D+ACIN)\nBCIN*("
	  "D+ACIN)+C\nBCIN*(D+ACIN)+C+CARRYIN\nBCIN*(D+ACIN)+CARRYIN\nBCIN*(D+ACIN)+P\nBCIN*(D+ACIN)+P+CARRYIN\nBCIN*(D+ACIN)+"
	  "P>>17\nBCIN*(D+ACIN)+P>>17+CARRYIN\nBCIN*(D+ACIN)+PCIN\nBCIN*(D+ACIN)+PCIN+CARRYIN\nBCIN*(D+ACIN)+PCIN>>17\nBCIN*(D"
	  "+ACIN)+PCIN>>17+CARRYIN\nBCIN*(D-A)\nBCIN*(D-A)+C\nBCIN*(D-A)+C+CARRYIN\nBCIN*(D-A)+CARRYIN\nBCIN*(D-A)+P\nBCIN*(D-"
	  "A)+P+CARRYIN\nBCIN*(D-A)+P>>17\nBCIN*(D-A)+P>>17+CARRYIN\nBCIN*(D-A)+PCIN\nBCIN*(D-A)+PCIN+CARRYIN\nBCIN*(D-A)+PCIN"
	  ">>17\nBCIN*(D-A)+PCIN>>17+CARRYIN\nBCIN*(D-ACIN)\nBCIN*(D-ACIN)+C\nBCIN*(D-ACIN)+C+CARRYIN\nBCIN*(D-ACIN)+CARRYIN\n"
	  "BCIN*(D-ACIN)+P\nBCIN*(D-ACIN)+P+CARRYIN\nBCIN*(D-ACIN)+P>>17\nBCIN*(D-ACIN)+P>>17+CARRYIN\nBCIN*(D-ACIN)+PCIN\nBCI"
	  "N*(D-ACIN)+PCIN+CARRYIN\nBCIN*(D-ACIN)+PCIN>>17\nBCIN*(D-ACIN)+PCIN>>17+CARRYIN\nBCIN*A\nBCIN*A+C\nBCIN*A+C+CARRYIN"
	  "\nBCIN*A+CARRYIN\nBCIN*A+P\nBCIN*A+P+CARRYIN\nBCIN*A+P>>17\nBCIN*A+P>>17+CARRYIN\nBCIN*A+PCIN\nBCIN*A+PCIN+CARRYIN\n"
	  "BCIN*A+PCIN>>17\nBCIN*A+PCIN>>17+CARRYIN\nBCIN*ACIN\nBCIN*ACIN+C\nBCIN*ACIN+C+CARRYIN\nBCIN*ACIN+CARRYIN\nBCIN*ACIN"
	  "+P\nBCIN*ACIN+P+CARRYIN\nBCIN*ACIN+P>>17\nBCIN*ACIN+P>>17+CARRYIN\nBCIN*ACIN+PCIN\nBCIN*ACIN+PCIN+CARRYIN\nBCIN*ACI"
	  "N+PCIN>>17\nBCIN*ACIN+PCIN>>17+CARRYIN\nBCIN*D\nBCIN*D+C\nBCIN*D+C+CARRYIN\nBCIN*D+CARRYIN\nBCIN*D+P\nBCIN*D+P+CARR"
	  "YIN\nBCIN*D+P>>17\nBCIN*D+P>>17+CARRYIN\nBCIN*D+PCIN\nBCIN*D+PCIN+CARRYIN\nBCIN*D+PCIN>>17\nBCIN*D+PCIN>>17+CARRYIN"
	  "\nC\nC+(A+D)\nC+(A+D)*B\nC+(A+D)*B+CARRYIN\nC+(A+D)*BCIN\nC+(A+D)*BCIN+CARRYIN\nC+(A+D)+CARRYIN\nC+(ACIN+D)\nC+(ACI"
	  "N+D)*B\nC+(ACIN+D)*B+CARRYIN\nC+(ACIN+D)*BCIN\nC+(ACIN+D)*BCIN+CARRYIN\nC+(ACIN+D)+CARRYIN\nC+(D+A)\nC+(D+A)*B\nC+("
	  "D+A)*B+CARRYIN\nC+(D+A)*BCIN\nC+(D+A)*BCIN+CARRYIN\nC+(D+A)+CARRYIN\nC+(D+ACIN)\nC+(D+ACIN)*B\nC+(D+ACIN)*B+CARRYIN"
	  "\nC+(D+ACIN)*BCIN\nC+(D+ACIN)*BCIN+CARRYIN\nC+(D+ACIN)+CARRYIN\nC+(D-A)\nC+(D-A)*B\nC+(D-A)*B+CARRYIN\nC+(D-A)*BCIN"
	  "\nC+(D-A)*BCIN+CARRYIN\nC+(D-A)+CARRYIN\nC+(D-ACIN)\nC+(D-ACIN)*B\nC+(D-ACIN)*B+CARRYIN\nC+(D-ACIN)*BCIN\nC+(D-ACIN"
	  ")*BCIN+CARRYIN\nC+(D-ACIN)+CARRYIN\nC+A\nC+A*B\nC+A*B+CARRYIN\nC+A*BCIN\nC+A*BCIN+CARRYIN\nC+A+CARRYIN\nC+ACIN\nC+A"
	  "CIN*B\nC+ACIN*B+CARRYIN\nC+ACIN*BCIN\nC+ACIN*BCIN+CARRYIN\nC+ACIN+CARRYIN\nC+B*(A+D)\nC+B*(A+D)+CARRYIN\nC+B*(ACIN+"
	  "D)\nC+B*(ACIN+D)+CARRYIN\nC+B*(D+A)\nC+B*(D+A)+CARRYIN\nC+B*(D+ACIN)\nC+B*(D+ACIN)+CARRYIN\nC+B*(D-A)\nC+B*(D-A)+CA"
	  "RRYIN\nC+B*(D-ACIN)\nC+B*(D-ACIN)+CARRYIN\nC+B*A\nC+B*A+CARRYIN\nC+B*ACIN\nC+B*ACIN+CARRYIN\nC+B*D\nC+B*D+CARRYIN\n"
	  "C+BCIN*(A+D)\nC+BCIN*(A+D)+CARRYIN\nC+BCIN*(ACIN+D)\nC+BCIN*(ACIN+D)+CARRYIN\nC+BCIN*(D+A)\nC+BCIN*(D+A)+CARRYIN\nC"
	  "+BCIN*(D+ACIN)\nC+BCIN*(D+ACIN)+CARRYIN\nC+BCIN*(D-A)\nC+BCIN*(D-A)+CARRYIN\nC+BCIN*(D-ACIN)\nC+BCIN*(D-ACIN)+CARRY"
	  "IN\nC+BCIN*A\nC+BCIN*A+CARRYIN\nC+BCIN*ACIN\nC+BCIN*ACIN+CARRYIN\nC+BCIN*D\nC+BCIN*D+CARRYIN\nC+C\nC+C+CARRYCASCIN\n"
	  "C+C+CARRYIN\nC+C+CONCAT\nC+C+CONCAT+CARRYIN\nC+C+P\nC+C+P+CARRYIN\nC+CARRYCASCIN\nC+CARRYIN\nC+CONCAT\nC+CONCAT+C\n"
	  "C+CONCAT+C+CARRYIN\nC+CONCAT+CARRYCASCIN\nC+CONCAT+CARRYIN\nC+CONCAT+P\nC+CONCAT+P+CARRYIN\nC+CONCAT+P>>17\nC+CONCA"
	  "T+P>>17+CARRYIN\nC+CONCAT+PCIN\nC+CONCAT+PCIN+CARRYIN\nC+CONCAT+PCIN>>17\nC+CONCAT+PCIN>>17+CARRYIN\nC+D\nC+D*B\nC+"
	  "D*B+CARRYIN\nC+D*BCIN\nC+D*BCIN+CARRYIN\nC+D+CARRYIN\nC+P\nC+P+C\nC+P+C+CARRYIN\nC+P+CARRYCASCIN\nC+P+CARRYIN\nC+P+"
	  "CONCAT\nC+P+CONCAT+CARRYIN\nC+P+P\nC+P+P+CARRYIN\nC+P+P>>17\nC+P+P>>17+CARRYIN\nC+P+PCIN\nC+P+PCIN+CARRYIN\nC+P+PCI"
	  "N>>17\nC+P+PCIN>>17+CARRYIN\nC+P>>17\nC+P>>17+CARRYIN\nC+P>>17+CONCAT\nC+P>>17+CONCAT+CARRYIN\nC+P>>17+P\nC+P>>17+P"
	  "+CARRYIN\nC+PCIN\nC+PCIN+CARRYIN\nC+PCIN+CONCAT\nC+PCIN+CONCAT+CARRYIN\nC+PCIN+P\nC+PCIN+P+CARRYIN\nC+PCIN>>17\nC+P"
	  "CIN>>17+CARRYIN\nC+PCIN>>17+CONCAT\nC+PCIN>>17+CONCAT+CARRYIN\nC+PCIN>>17+P\nC+PCIN>>17+P+CARRYIN\nC-((A+D))\nC-((A"
	  "+D)*B)\nC-((A+D)*B+CARRYIN)\nC-((A+D)*BCIN)\nC-((A+D)*BCIN+CARRYIN)\nC-((A+D)+CARRYIN)\nC-((ACIN+D))\nC-((ACIN+D)*B"
	  ")\nC-((ACIN+D)*B+CARRYIN)\nC-((ACIN+D)*BCIN)\nC-((ACIN+D)*BCIN+CARRYIN)\nC-((ACIN+D)+CARRYIN)\nC-((D+A))\nC-((D+A)*"
	  "B)\nC-((D+A)*B+CARRYIN)\nC-((D+A)*BCIN)\nC-((D+A)*BCIN+CARRYIN)\nC-((D+A)+CARRYIN)\nC-((D+ACIN))\nC-((D+ACIN)*B)\nC"
	  "-((D+ACIN)*B+CARRYIN)\nC-((D+ACIN)*BCIN)\nC-((D+ACIN)*BCIN+CARRYIN)\nC-((D+ACIN)+CARRYIN)\nC-((D-A))\nC-((D-A)*B)\n"
	  "C-((D-A)*B+CARRYIN)\nC-((D-A)*BCIN)\nC-((D-A)*BCIN+CARRYIN)\nC-((D-A)+CARRYIN)\nC-((D-ACIN))\nC-((D-ACIN)*B)\nC-((D"
	  "-ACIN)*B+CARRYIN)\nC-((D-ACIN)*BCIN)\nC-((D-ACIN)*BCIN+CARRYIN)\nC-((D-ACIN)+CARRYIN)\nC-(A)\nC-(A*B)\nC-(A*B+CARRY"
	  "IN)\nC-(A*BCIN)\nC-(A*BCIN+CARRYIN)\nC-(A+CARRYIN)\nC-(A+D)\nC-(A+D)*B\nC-(A+D)*B-CARRYIN\nC-(A+D)*BCIN\nC-(A+D)*BC"
	  "IN-CARRYIN\nC-(A+D)-CARRYIN\nC-(ACIN)\nC-(ACIN*B)\nC-(ACIN*B+CARRYIN)\nC-(ACIN*BCIN)\nC-(ACIN*BCIN+CARRYIN)\nC-(ACI"
	  "N+CARRYIN)\nC-(ACIN+D)\nC-(ACIN+D)*B\nC-(ACIN+D)*B-CARRYIN\nC-(ACIN+D)*BCIN\nC-(ACIN+D)*BCIN-CARRYIN\nC-(ACIN+D)-CA"
	  "RRYIN\nC-(B*(A+D))\nC-(B*(A+D)+CARRYIN)\nC-(B*(ACIN+D))\nC-(B*(ACIN+D)+CARRYIN)\nC-(B*(D+A))\nC-(B*(D+A)+CARRYIN)\n"
	  "C-(B*(D+ACIN))\nC-(B*(D+ACIN)+CARRYIN)\nC-(B*(D-A))\nC-(B*(D-A)+CARRYIN)\nC-(B*(D-ACIN))\nC-(B*(D-ACIN)+CARRYIN)\nC"
	  "-(B*A)\nC-(B*A+CARRYIN)\nC-(B*ACIN)\nC-(B*ACIN+CARRYIN)\nC-(B*D)\nC-(B*D+CARRYIN)\nC-(BCIN*(A+D))\nC-(BCIN*(A+D)+CA"
	  "RRYIN)\nC-(BCIN*(ACIN+D))\nC-(BCIN*(ACIN+D)+CARRYIN)\nC-(BCIN*(D+A))\nC-(BCIN*(D+A)+CARRYIN)\nC-(BCIN*(D+ACIN))\nC-"
	  "(BCIN*(D+ACIN)+CARRYIN)\nC-(BCIN*(D-A))\nC-(BCIN*(D-A)+CARRYIN)\nC-(BCIN*(D-ACIN))\nC-(BCIN*(D-ACIN)+CARRYIN)\nC-(B"
	  "CIN*A)\nC-(BCIN*A+CARRYIN)\nC-(BCIN*ACIN)\nC-(BCIN*ACIN+CARRYIN)\nC-(BCIN*D)\nC-(BCIN*D+CARRYIN)\nC-(C)\nC-(C+CARRY"
	  "CASCIN)\nC-(C+CARRYIN)\nC-(C+CONCAT)\nC-(C+CONCAT+CARRYIN)\nC-(C+P)\nC-(C+P+CARRYIN)\nC-(CARRYCASCIN)\nC-(CARRYIN)\n"
	  "C-(CONCAT)\nC-(CONCAT+C)\nC-(CONCAT+C+CARRYIN)\nC-(CONCAT+CARRYCASCIN)\nC-(CONCAT+CARRYIN)\nC-(D)\nC-(D*B)\nC-(D*B+"
	  "CARRYIN)\nC-(D*BCIN)\nC-(D*BCIN+CARRYIN)\nC-(D+A)\nC-(D+A)*B\nC-(D+A)*B-CARRYIN\nC-(D+A)*BCIN\nC-(D+A)*BCIN-CARRYIN"
	  "\nC-(D+A)-CARRYIN\nC-(D+ACIN)\nC-(D+ACIN)*B\nC-(D+ACIN)*B-CARRYIN\nC-(D+ACIN)*BCIN\nC-(D+ACIN)*BCIN-CARRYIN\nC-(D+A"
	  "CIN)-CARRYIN\nC-(D+CARRYIN)\nC-(D-A)\nC-(D-A)*B\nC-(D-A)*B-CARRYIN\nC-(D-A)*BCIN\nC-(D-A)*BCIN-CARRYIN\nC-(D-A)-CAR"
	  "RYIN\nC-(D-ACIN)\nC-(D-ACIN)*B\nC-(D-ACIN)*B-CARRYIN\nC-(D-ACIN)*BCIN\nC-(D-ACIN)*BCIN-CARRYIN\nC-(D-ACIN)-CARRYIN\n"
	  "C-(P)\nC-(P+C)\nC-(P+C+CARRYIN)\nC-(P+CARRYCASCIN)\nC-(P+CARRYIN)\nC-A\nC-A*B\nC-A*B-CARRYIN\nC-A*BCIN\nC-A*BCIN-CA"
	  "RRYIN\nC-A-CARRYIN\nC-ACIN\nC-ACIN*B\nC-ACIN*B-CARRYIN\nC-ACIN*BCIN\nC-ACIN*BCIN-CARRYIN\nC-ACIN-CARRYIN\nC-B*(A+D)"
	  "\nC-B*(A+D)-CARRYIN\nC-B*(ACIN+D)\nC-B*(ACIN+D)-CARRYIN\nC-B*(D+A)\nC-B*(D+A)-CARRYIN\nC-B*(D+ACIN)\nC-B*(D+ACIN)-C"
	  "ARRYIN\nC-B*(D-A)\nC-B*(D-A)-CARRYIN\nC-B*(D-ACIN)\nC-B*(D-ACIN)-CARRYIN\nC-B*A\nC-B*A-CARRYIN\nC-B*ACIN\nC-B*ACIN-"
	  "CARRYIN\nC-B*D\nC-B*D-CARRYIN\nC-BCIN*(A+D)\nC-BCIN*(A+D)-CARRYIN\nC-BCIN*(ACIN+D)\nC-BCIN*(ACIN+D)-CARRYIN\nC-BCIN"
	  "*(D+A)\nC-BCIN*(D+A)-CARRYIN\nC-BCIN*(D+ACIN)\nC-BCIN*(D+ACIN)-CARRYIN\nC-BCIN*(D-A)\nC-BCIN*(D-A)-CARRYIN\nC-BCIN*"
	  "(D-ACIN)\nC-BCIN*(D-ACIN)-CARRYIN\nC-BCIN*A\nC-BCIN*A-CARRYIN\nC-BCIN*ACIN\nC-BCIN*ACIN-CARRYIN\nC-BCIN*D\nC-BCIN*D"
	  "-CARRYIN\nC-C\nC-C-CARRYCASCIN\nC-C-CARRYIN\nC-C-CONCAT\nC-C-CONCAT-CARRYIN\nC-C-P\nC-C-P-CARRYIN\nC-CARRYCASCIN\nC"
	  "-CARRYIN\nC-CONCAT\nC-CONCAT-C\nC-CONCAT-C-CARRYIN\nC-CONCAT-CARRYCASCIN\nC-CONCAT-CARRYIN\nC-D\nC-D*B\nC-D*B-CARRY"
	  "IN\nC-D*BCIN\nC-D*BCIN-CARRYIN\nC-D-CARRYIN\nC-P\nC-P-C\nC-P-C-CARRYIN\nC-P-CARRYCASCIN\nC-P-CARRYIN\nCARRYIN\nCONC"
	  "AT\nCONCAT+C\nCONCAT+C+C\nCONCAT+C+C+CARRYIN\nCONCAT+C+CARRYCASCIN\nCONCAT+C+CARRYIN\nCONCAT+C+P\nCONCAT+C+P+CARRYI"
	  "N\nCONCAT+C+P>>17\nCONCAT+C+P>>17+CARRYIN\nCONCAT+C+PCIN\nCONCAT+C+PCIN+CARRYIN\nCONCAT+C+PCIN>>17\nCONCAT+C+PCIN>>"
	  "17+CARRYIN\nCONCAT+CARRYCASCIN\nCONCAT+CARRYIN\nCONCAT+P\nCONCAT+P+C\nCONCAT+P+C+CARRYIN\nCONCAT+P+CARRYCASCIN\nCON"
	  "CAT+P+CARRYIN\nCONCAT+P>>17\nCONCAT+P>>17+C\nCONCAT+P>>17+C+CARRYIN\nCONCAT+P>>17+CARRYIN\nCONCAT+PCIN\nCONCAT+PCIN"
	  "+C\nCONCAT+PCIN+C+CARRYIN\nCONCAT+PCIN+CARRYIN\nCONCAT+PCIN>>17\nCONCAT+PCIN>>17+C\nCONCAT+PCIN>>17+C+CARRYIN\nCONC"
	  "AT+PCIN>>17+CARRYIN\nD\nD*B\nD*B+C\nD*B+C+CARRYIN\nD*B+CARRYIN\nD*B+P\nD*B+P+CARRYIN\nD*B+P>>17\nD*B+P>>17+CARRYIN\n"
	  "D*B+PCIN\nD*B+PCIN+CARRYIN\nD*B+PCIN>>17\nD*B+PCIN>>17+CARRYIN\nD*BCIN\nD*BCIN+C\nD*BCIN+C+CARRYIN\nD*BCIN+CARRYIN\n"
	  "D*BCIN+P\nD*BCIN+P+CARRYIN\nD*BCIN+P>>17\nD*BCIN+P>>17+CARRYIN\nD*BCIN+PCIN\nD*BCIN+PCIN+CARRYIN\nD*BCIN+PCIN>>17\n"
	  "D*BCIN+PCIN>>17+CARRYIN\nD+C\nD+C+CARRYIN\nD+CARRYIN\nD+P\nD+P+CARRYIN\nD+P>>17\nD+P>>17+CARRYIN\nD+PCIN\nD+PCIN+CA"
	  "RRYIN\nD+PCIN>>17\nD+PCIN>>17+CARRYIN\nP\nP+(A+D)\nP+(A+D)*B\nP+(A+D)*B+CARRYIN\nP+(A+D)*BCIN\nP+(A+D)*BCIN+CARRYIN"
	  "\nP+(A+D)+CARRYIN\nP+(ACIN+D)\nP+(ACIN+D)*B\nP+(ACIN+D)*B+CARRYIN\nP+(ACIN+D)*BCIN\nP+(ACIN+D)*BCIN+CARRYIN\nP+(ACI"
	  "N+D)+CARRYIN\nP+(D+A)\nP+(D+A)*B\nP+(D+A)*B+CARRYIN\nP+(D+A)*BCIN\nP+(D+A)*BCIN+CARRYIN\nP+(D+A)+CARRYIN\nP+(D+ACIN"
	  ")\nP+(D+ACIN)*B\nP+(D+ACIN)*B+CARRYIN\nP+(D+ACIN)*BCIN\nP+(D+ACIN)*BCIN+CARRYIN\nP+(D+ACIN)+CARRYIN\nP+(D-A)\nP+(D-"
	  "A)*B\nP+(D-A)*B+CARRYIN\nP+(D-A)*BCIN\nP+(D-A)*BCIN+CARRYIN\nP+(D-A)+CARRYIN\nP+(D-ACIN)\nP+(D-ACIN)*B\nP+(D-ACIN)*"
	  "B+CARRYIN\nP+(D-ACIN)*BCIN\nP+(D-ACIN)*BCIN+CARRYIN\nP+(D-ACIN)+CARRYIN\nP+A\nP+A*B\nP+A*B+CARRYIN\nP+A*BCIN\nP+A*B"
	  "CIN+CARRYIN\nP+A+CARRYIN\nP+ACIN\nP+ACIN*B\nP+ACIN*B+CARRYIN\nP+ACIN*BCIN\nP+ACIN*BCIN+CARRYIN\nP+ACIN+CARRYIN\nP+B"
	  "*(A+D)\nP+B*(A+D)+CARRYIN\nP+B*(ACIN+D)\nP+B*(ACIN+D)+CARRYIN\nP+B*(D+A)\nP+B*(D+A)+CARRYIN\nP+B*(D+ACIN)\nP+B*(D+A"
	  "CIN)+CARRYIN\nP+B*(D-A)\nP+B*(D-A)+CARRYIN\nP+B*(D-ACIN)\nP+B*(D-ACIN)+CARRYIN\nP+B*A\nP+B*A+CARRYIN\nP+B*ACIN\nP+B"
	  "*ACIN+CARRYIN\nP+B*D\nP+B*D+CARRYIN\nP+BCIN*(A+D)\nP+BCIN*(A+D)+CARRYIN\nP+BCIN*(ACIN+D)\nP+BCIN*(ACIN+D)+CARRYIN\n"
	  "P+BCIN*(D+A)\nP+BCIN*(D+A)+CARRYIN\nP+BCIN*(D+ACIN)\nP+BCIN*(D+ACIN)+CARRYIN\nP+BCIN*(D-A)\nP+BCIN*(D-A)+CARRYIN\nP"
	  "+BCIN*(D-ACIN)\nP+BCIN*(D-ACIN)+CARRYIN\nP+BCIN*A\nP+BCIN*A+CARRYIN\nP+BCIN*ACIN\nP+BCIN*ACIN+CARRYIN\nP+BCIN*D\nP+"
	  "BCIN*D+CARRYIN\nP+C\nP+C+C\nP+C+C+CARRYIN\nP+C+CARRYCASCIN\nP+C+CARRYIN\nP+C+CONCAT\nP+C+CONCAT+CARRYIN\nP+C+P\nP+C"
	  "+P+CARRYIN\nP+C+P>>17\nP+C+P>>17+CARRYIN\nP+C+PCIN\nP+C+PCIN+CARRYIN\nP+C+PCIN>>17\nP+C+PCIN>>17+CARRYIN\nP+CARRYCA"
	  "SCIN\nP+CARRYIN\nP+CONCAT\nP+CONCAT+C\nP+CONCAT+C+CARRYIN\nP+CONCAT+CARRYCASCIN\nP+CONCAT+CARRYIN\nP+D\nP+D*B\nP+D*"
	  "B+CARRYIN\nP+D*BCIN\nP+D*BCIN+CARRYIN\nP+D+CARRYIN\nP+P\nP+P+C\nP+P+C+CARRYIN\nP+P+CARRYCASCIN\nP+P+CARRYIN\nP+P>>1"
	  "7\nP+P>>17+C\nP+P>>17+C+CARRYIN\nP+P>>17+CARRYIN\nP+PCIN\nP+PCIN+C\nP+PCIN+C+CARRYIN\nP+PCIN+CARRYIN\nP+PCIN>>17\nP"
	  "+PCIN>>17+C\nP+PCIN>>17+C+CARRYIN\nP+PCIN>>17+CARRYIN\nP-((A+D))\nP-((A+D)*B)\nP-((A+D)*B+CARRYIN)\nP-((A+D)*BCIN)\n"
	  "P-((A+D)*BCIN+CARRYIN)\nP-((A+D)+CARRYIN)\nP-((ACIN+D))\nP-((ACIN+D)*B)\nP-((ACIN+D)*B+CARRYIN)\nP-((ACIN+D)*BCIN)\n"
	  "P-((ACIN+D)*BCIN+CARRYIN)\nP-((ACIN+D)+CARRYIN)\nP-((D+A))\nP-((D+A)*B)\nP-((D+A)*B+CARRYIN)\nP-((D+A)*BCIN)\nP-((D"
	  "+A)*BCIN+CARRYIN)\nP-((D+A)+CARRYIN)\nP-((D+ACIN))\nP-((D+ACIN)*B)\nP-((D+ACIN)*B+CARRYIN)\nP-((D+ACIN)*BCIN)\nP-(("
	  "D+ACIN)*BCIN+CARRYIN)\nP-((D+ACIN)+CARRYIN)\nP-((D-A))\nP-((D-A)*B)\nP-((D-A)*B+CARRYIN)\nP-((D-A)*BCIN)\nP-((D-A)*"
	  "BCIN+CARRYIN)\nP-((D-A)+CARRYIN)\nP-((D-ACIN))\nP-((D-ACIN)*B)\nP-((D-ACIN)*B+CARRYIN)\nP-((D-ACIN)*BCIN)\nP-((D-AC"
	  "IN)*BCIN+CARRYIN)\nP-((D-ACIN)+CARRYIN)\nP-(A)\nP-(A*B)\nP-(A*B+CARRYIN)\nP-(A*BCIN)\nP-(A*BCIN+CARRYIN)\nP-(A+CARR"
	  "YIN)\nP-(A+D)\nP-(A+D)*B\nP-(A+D)*B-CARRYIN\nP-(A+D)*BCIN\nP-(A+D)*BCIN-CARRYIN\nP-(A+D)-CARRYIN\nP-(ACIN)\nP-(ACIN"
	  "*B)\nP-(ACIN*B+CARRYIN)\nP-(ACIN*BCIN)\nP-(ACIN*BCIN+CARRYIN)\nP-(ACIN+CARRYIN)\nP-(ACIN+D)\nP-(ACIN+D)*B\nP-(ACIN+"
	  "D)*B-CARRYIN\nP-(ACIN+D)*BCIN\nP-(ACIN+D)*BCIN-CARRYIN\nP-(ACIN+D)-CARRYIN\nP-(B*(A+D))\nP-(B*(A+D)+CARRYIN)\nP-(B*"
	  "(ACIN+D))\nP-(B*(ACIN+D)+CARRYIN)\nP-(B*(D+A))\nP-(B*(D+A)+CARRYIN)\nP-(B*(D+ACIN))\nP-(B*(D+ACIN)+CARRYIN)\nP-(B*("
	  "D-A))\nP-(B*(D-A)+CARRYIN)\nP-(B*(D-ACIN))\nP-(B*(D-ACIN)+CARRYIN)\nP-(B*A)\nP-(B*A+CARRYIN)\nP-(B*ACIN)\nP-(B*ACIN"
	  "+CARRYIN)\nP-(B*D)\nP-(B*D+CARRYIN)\nP-(BCIN*(A+D))\nP-(BCIN*(A+D)+CARRYIN)\nP-(BCIN*(ACIN+D))\nP-(BCIN*(ACIN+D)+CA"
	  "RRYIN)\nP-(BCIN*(D+A))\nP-(BCIN*(D+A)+CARRYIN)\nP-(BCIN*(D+ACIN))\nP-(BCIN*(D+ACIN)+CARRYIN)\nP-(BCIN*(D-A))\nP-(BC"
	  "IN*(D-A)+CARRYIN)\nP-(BCIN*(D-ACIN))\nP-(BCIN*(D-ACIN)+CARRYIN)\nP-(BCIN*A)\nP-(BCIN*A+CARRYIN)\nP-(BCIN*ACIN)\nP-("
	  "BCIN*ACIN+CARRYIN)\nP-(BCIN*D)\nP-(BCIN*D+CARRYIN)\nP-(C)\nP-(C+CARRYCASCIN)\nP-(C+CARRYIN)\nP-(C+CONCAT)\nP-(C+CON"
	  "CAT+CARRYIN)\nP-(C+P)\nP-(C+P+CARRYIN)\nP-(CARRYCASCIN)\nP-(CARRYIN)\nP-(CONCAT)\nP-(CONCAT+C)\nP-(CONCAT+C+CARRYIN"
	  ")\nP-(CONCAT+CARRYCASCIN)\nP-(CONCAT+CARRYIN)\nP-(D)\nP-(D*B)\nP-(D*B+CARRYIN)\nP-(D*BCIN)\nP-(D*BCIN+CARRYIN)\nP-("
	  "D+A)\nP-(D+A)*B\nP-(D+A)*B-CARRYIN\nP-(D+A)*BCIN\nP-(D+A)*BCIN-CARRYIN\nP-(D+A)-CARRYIN\nP-(D+ACIN)\nP-(D+ACIN)*B\n"
	  "P-(D+ACIN)*B-CARRYIN\nP-(D+ACIN)*BCIN\nP-(D+ACIN)*BCIN-CARRYIN\nP-(D+ACIN)-CARRYIN\nP-(D+CARRYIN)\nP-(D-A)\nP-(D-A)"
	  "*B\nP-(D-A)*B-CARRYIN\nP-(D-A)*BCIN\nP-(D-A)*BCIN-CARRYIN\nP-(D-A)-CARRYIN\nP-(D-ACIN)\nP-(D-ACIN)*B\nP-(D-ACIN)*B-"
	  "CARRYIN\nP-(D-ACIN)*BCIN\nP-(D-ACIN)*BCIN-CARRYIN\nP-(D-ACIN)-CARRYIN\nP-(P)\nP-(P+C)\nP-(P+C+CARRYIN)\nP-(P+CARRYC"
	  "ASCIN)\nP-(P+CARRYIN)\nP-A\nP-A*B\nP-A*B-CARRYIN\nP-A*BCIN\nP-A*BCIN-CARRYIN\nP-A-CARRYIN\nP-ACIN\nP-ACIN*B\nP-ACIN"
	  "*B-CARRYIN\nP-ACIN*BCIN\nP-ACIN*BCIN-CARRYIN\nP-ACIN-CARRYIN\nP-B*(A+D)\nP-B*(A+D)-CARRYIN\nP-B*(ACIN+D)\nP-B*(ACIN"
	  "+D)-CARRYIN\nP-B*(D+A)\nP-B*(D+A)-CARRYIN\nP-B*(D+ACIN)\nP-B*(D+ACIN)-CARRYIN\nP-B*(D-A)\nP-B*(D-A)-CARRYIN\nP-B*(D"
	  "-ACIN)\nP-B*(D-ACIN)-CARRYIN\nP-B*A\nP-B*A-CARRYIN\nP-B*ACIN\nP-B*ACIN-CARRYIN\nP-B*D\nP-B*D-CARRYIN\nP-BCIN*(A+D)\n"
	  "P-BCIN*(A+D)-CARRYIN\nP-BCIN*(ACIN+D)\nP-BCIN*(ACIN+D)-CARRYIN\nP-BCIN*(D+A)\nP-BCIN*(D+A)-CARRYIN\nP-BCIN*(D+ACIN)"
	  "\nP-BCIN*(D+ACIN)-CARRYIN\nP-BCIN*(D-A)\nP-BCIN*(D-A)-CARRYIN\nP-BCIN*(D-ACIN)\nP-BCIN*(D-ACIN)-CARRYIN\nP-BCIN*A\n"
	  "P-BCIN*A-CARRYIN\nP-BCIN*ACIN\nP-BCIN*ACIN-CARRYIN\nP-BCIN*D\nP-BCIN*D-CARRYIN\nP-C\nP-C-CARRYCASCIN\nP-C-CARRYIN\n"
	  "P-C-CONCAT\nP-C-CONCAT-CARRYIN\nP-C-P\nP-C-P-CARRYIN\nP-CARRYCASCIN\nP-CARRYIN\nP-CONCAT\nP-CONCAT-C\nP-CONCAT-C-CA"
	  "RRYIN\nP-CONCAT-CARRYCASCIN\nP-CONCAT-CARRYIN\nP-D\nP-D*B\nP-D*B-CARRYIN\nP-D*BCIN\nP-D*BCIN-CARRYIN\nP-D-CARRYIN\n"
	  "P-P\nP-P-C\nP-P-C-CARRYIN\nP-P-CARRYCASCIN\nP-P-CARRYIN\nP>>17\nP>>17+(A+D)\nP>>17+(A+D)*B\nP>>17+(A+D)*B+CARRYIN\n"
	  "P>>17+(A+D)*BCIN\nP>>17+(A+D)*BCIN+CARRYIN\nP>>17+(A+D)+CARRYIN\nP>>17+(ACIN+D)\nP>>17+(ACIN+D)*B\nP>>17+(ACIN+D)*B"
	  "+CARRYIN\nP>>17+(ACIN+D)*BCIN\nP>>17+(ACIN+D)*BCIN+CARRYIN\nP>>17+(ACIN+D)+CARRYIN\nP>>17+(D+A)\nP>>17+(D+A)*B\nP>>"
	  "17+(D+A)*B+CARRYIN\nP>>17+(D+A)*BCIN\nP>>17+(D+A)*BCIN+CARRYIN\nP>>17+(D+A)+CARRYIN\nP>>17+(D+ACIN)\nP>>17+(D+ACIN)"
	  "*B\nP>>17+(D+ACIN)*B+CARRYIN\nP>>17+(D+ACIN)*BCIN\nP>>17+(D+ACIN)*BCIN+CARRYIN\nP>>17+(D+ACIN)+CARRYIN\nP>>17+(D-A)"
	  "\nP>>17+(D-A)*B\nP>>17+(D-A)*B+CARRYIN\nP>>17+(D-A)*BCIN\nP>>17+(D-A)*BCIN+CARRYIN\nP>>17+(D-A)+CARRYIN\nP>>17+(D-A"
	  "CIN)\nP>>17+(D-ACIN)*B\nP>>17+(D-ACIN)*B+CARRYIN\nP>>17+(D-ACIN)*BCIN\nP>>17+(D-ACIN)*BCIN+CARRYIN\nP>>17+(D-ACIN)+"
	  "CARRYIN\nP>>17+A\nP>>17+A*B\nP>>17+A*B+CARRYIN\nP>>17+A*BCIN\nP>>17+A*BCIN+CARRYIN\nP>>17+A+CARRYIN\nP>>17+ACIN\nP>"
	  ">17+ACIN*B\nP>>17+ACIN*B+CARRYIN\nP>>17+ACIN*BCIN\nP>>17+ACIN*BCIN+CARRYIN\nP>>17+ACIN+CARRYIN\nP>>17+B*(A+D)\nP>>1"
	  "7+B*(A+D)+CARRYIN\nP>>17+B*(ACIN+D)\nP>>17+B*(ACIN+D)+CARRYIN\nP>>17+B*(D+A)\nP>>17+B*(D+A)+CARRYIN\nP>>17+B*(D+ACI"
	  "N)\nP>>17+B*(D+ACIN)+CARRYIN\nP>>17+B*(D-A)\nP>>17+B*(D-A)+CARRYIN\nP>>17+B*(D-ACIN)\nP>>17+B*(D-ACIN)+CARRYIN\nP>>"
	  "17+B*A\nP>>17+B*A+CARRYIN\nP>>17+B*ACIN\nP>>17+B*ACIN+CARRYIN\nP>>17+B*D\nP>>17+B*D+CARRYIN\nP>>17+BCIN*(A+D)\nP>>1"
	  "7+BCIN*(A+D)+CARRYIN\nP>>17+BCIN*(ACIN+D)\nP>>17+BCIN*(ACIN+D)+CARRYIN\nP>>17+BCIN*(D+A)\nP>>17+BCIN*(D+A)+CARRYIN\n"
	  "P>>17+BCIN*(D+ACIN)\nP>>17+BCIN*(D+ACIN)+CARRYIN\nP>>17+BCIN*(D-A)\nP>>17+BCIN*(D-A)+CARRYIN\nP>>17+BCIN*(D-ACIN)\n"
	  "P>>17+BCIN*(D-ACIN)+CARRYIN\nP>>17+BCIN*A\nP>>17+BCIN*A+CARRYIN\nP>>17+BCIN*ACIN\nP>>17+BCIN*ACIN+CARRYIN\nP>>17+BC"
	  "IN*D\nP>>17+BCIN*D+CARRYIN\nP>>17+C\nP>>17+C+CARRYIN\nP>>17+C+CONCAT\nP>>17+C+CONCAT+CARRYIN\nP>>17+C+P\nP>>17+C+P+"
	  "CARRYIN\nP>>17+CARRYIN\nP>>17+CONCAT\nP>>17+CONCAT+C\nP>>17+CONCAT+C+CARRYIN\nP>>17+CONCAT+CARRYIN\nP>>17+D\nP>>17+"
	  "D*B\nP>>17+D*B+CARRYIN\nP>>17+D*BCIN\nP>>17+D*BCIN+CARRYIN\nP>>17+D+CARRYIN\nP>>17+P\nP>>17+P+C\nP>>17+P+C+CARRYIN\n"
	  "P>>17+P+CARRYIN\nP>>17-((A+D))\nP>>17-((A+D)*B)\nP>>17-((A+D)*B+CARRYIN)\nP>>17-((A+D)*BCIN)\nP>>17-((A+D)*BCIN+CAR"
	  "RYIN)\nP>>17-((A+D)+CARRYIN)\nP>>17-((ACIN+D))\nP>>17-((ACIN+D)*B)\nP>>17-((ACIN+D)*B+CARRYIN)\nP>>17-((ACIN+D)*BCI"
	  "N)\nP>>17-((ACIN+D)*BCIN+CARRYIN)\nP>>17-((ACIN+D)+CARRYIN)\nP>>17-((D+A))\nP>>17-((D+A)*B)\nP>>17-((D+A)*B+CARRYIN"
	  ")\nP>>17-((D+A)*BCIN)\nP>>17-((D+A)*BCIN+CARRYIN)\nP>>17-((D+A)+CARRYIN)\nP>>17-((D+ACIN))\nP>>17-((D+ACIN)*B)\nP>>"
	  "17-((D+ACIN)*B+CARRYIN)\nP>>17-((D+ACIN)*BCIN)\nP>>17-((D+ACIN)*BCIN+CARRYIN)\nP>>17-((D+ACIN)+CARRYIN)\nP>>17-((D-"
	  "A))\nP>>17-((D-A)*B)\nP>>17-((D-A)*B+CARRYIN)\nP>>17-((D-A)*BCIN)\nP>>17-((D-A)*BCIN+CARRYIN)\nP>>17-((D-A)+CARRYIN"
	  ")\nP>>17-((D-ACIN))\nP>>17-((D-ACIN)*B)\nP>>17-((D-ACIN)*B+CARRYIN)\nP>>17-((D-ACIN)*BCIN)\nP>>17-((D-ACIN)*BCIN+CA"
	  "RRYIN)\nP>>17-((D-ACIN)+CARRYIN)\nP>>17-(A)\nP>>17-(A*B)\nP>>17-(A*B+CARRYIN)\nP>>17-(A*BCIN)\nP>>17-(A*BCIN+CARRYI"
	  "N)\nP>>17-(A+CARRYIN)\nP>>17-(A+D)\nP>>17-(A+D)*B\nP>>17-(A+D)*B-CARRYIN\nP>>17-(A+D)*BCIN\nP>>17-(A+D)*BCIN-CARRYI"
	  "N\nP>>17-(A+D)-CARRYIN\nP>>17-(ACIN)\nP>>17-(ACIN*B)\nP>>17-(ACIN*B+CARRYIN)\nP>>17-(ACIN*BCIN)\nP>>17-(ACIN*BCIN+C"
	  "ARRYIN)\nP>>17-(ACIN+CARRYIN)\nP>>17-(ACIN+D)\nP>>17-(ACIN+D)*B\nP>>17-(ACIN+D)*B-CARRYIN\nP>>17-(ACIN+D)*BCIN\nP>>"
	  "17-(ACIN+D)*BCIN-CARRYIN\nP>>17-(ACIN+D)-CARRYIN\nP>>17-(B*(A+D))\nP>>17-(B*(A+D)+CARRYIN)\nP>>17-(B*(ACIN+D))\nP>>"
	  "17-(B*(ACIN+D)+CARRYIN)\nP>>17-(B*(D+A))\nP>>17-(B*(D+A)+CARRYIN)\nP>>17-(B*(D+ACIN))\nP>>17-(B*(D+ACIN)+CARRYIN)\n"
	  "P>>17-(B*(D-A))\nP>>17-(B*(D-A)+CARRYIN)\nP>>17-(B*(D-ACIN))\nP>>17-(B*(D-ACIN)+CARRYIN)\nP>>17-(B*A)\nP>>17-(B*A+C"
	  "ARRYIN)\nP>>17-(B*ACIN)\nP>>17-(B*ACIN+CARRYIN)\nP>>17-(B*D)\nP>>17-(B*D+CARRYIN)\nP>>17-(BCIN*(A+D))\nP>>17-(BCIN*"
	  "(A+D)+CARRYIN)\nP>>17-(BCIN*(ACIN+D))\nP>>17-(BCIN*(ACIN+D)+CARRYIN)\nP>>17-(BCIN*(D+A))\nP>>17-(BCIN*(D+A)+CARRYIN"
	  ")\nP>>17-(BCIN*(D+ACIN))\nP>>17-(BCIN*(D+ACIN)+CARRYIN)\nP>>17-(BCIN*(D-A))\nP>>17-(BCIN*(D-A)+CARRYIN)\nP>>17-(BCI"
	  "N*(D-ACIN))\nP>>17-(BCIN*(D-ACIN)+CARRYIN)\nP>>17-(BCIN*A)\nP>>17-(BCIN*A+CARRYIN)\nP>>17-(BCIN*ACIN)\nP>>17-(BCIN*"
	  "ACIN+CARRYIN)\nP>>17-(BCIN*D)\nP>>17-(BCIN*D+CARRYIN)\nP>>17-(C)\nP>>17-(C+CARRYIN)\nP>>17-(C+CONCAT)\nP>>17-(C+CON"
	  "CAT+CARRYIN)\nP>>17-(C+P)\nP>>17-(C+P+CARRYIN)\nP>>17-(CARRYIN)\nP>>17-(CONCAT)\nP>>17-(CONCAT+C)\nP>>17-(CONCAT+C+"
	  "CARRYIN)\nP>>17-(CONCAT+CARRYIN)\nP>>17-(D)\nP>>17-(D*B)\nP>>17-(D*B+CARRYIN)\nP>>17-(D*BCIN)\nP>>17-(D*BCIN+CARRYI"
	  "N)\nP>>17-(D+A)\nP>>17-(D+A)*B\nP>>17-(D+A)*B-CARRYIN\nP>>17-(D+A)*BCIN\nP>>17-(D+A)*BCIN-CARRYIN\nP>>17-(D+A)-CARR"
	  "YIN\nP>>17-(D+ACIN)\nP>>17-(D+ACIN)*B\nP>>17-(D+ACIN)*B-CARRYIN\nP>>17-(D+ACIN)*BCIN\nP>>17-(D+ACIN)*BCIN-CARRYIN\n"
	  "P>>17-(D+ACIN)-CARRYIN\nP>>17-(D+CARRYIN)\nP>>17-(D-A)\nP>>17-(D-A)*B\nP>>17-(D-A)*B-CARRYIN\nP>>17-(D-A)*BCIN\nP>>"
	  "17-(D-A)*BCIN-CARRYIN\nP>>17-(D-A)-CARRYIN\nP>>17-(D-ACIN)\nP>>17-(D-ACIN)*B\nP>>17-(D-ACIN)*B-CARRYIN\nP>>17-(D-AC"
	  "IN)*BCIN\nP>>17-(D-ACIN)*BCIN-CARRYIN\nP>>17-(D-ACIN)-CARRYIN\nP>>17-(P)\nP>>17-(P+C)\nP>>17-(P+C+CARRYIN)\nP>>17-("
	  "P+CARRYIN)\nP>>17-A\nP>>17-A*B\nP>>17-A*B-CARRYIN\nP>>17-A*BCIN\nP>>17-A*BCIN-CARRYIN\nP>>17-A-CARRYIN\nP>>17-ACIN\n"
	  "P>>17-ACIN*B\nP>>17-ACIN*B-CARRYIN\nP>>17-ACIN*BCIN\nP>>17-ACIN*BCIN-CARRYIN\nP>>17-ACIN-CARRYIN\nP>>17-B*(A+D)\nP>"
	  ">17-B*(A+D)-CARRYIN\nP>>17-B*(ACIN+D)\nP>>17-B*(ACIN+D)-CARRYIN\nP>>17-B*(D+A)\nP>>17-B*(D+A)-CARRYIN\nP>>17-B*(D+A"
	  "CIN)\nP>>17-B*(D+ACIN)-CARRYIN\nP>>17-B*(D-A)\nP>>17-B*(D-A)-CARRYIN\nP>>17-B*(D-ACIN)\nP>>17-B*(D-ACIN)-CARRYIN\nP"
	  ">>17-B*A\nP>>17-B*A-CARRYIN\nP>>17-B*ACIN\nP>>17-B*ACIN-CARRYIN\nP>>17-B*D\nP>>17-B*D-CARRYIN\nP>>17-BCIN*(A+D)\nP>"
	  ">17-BCIN*(A+D)-CARRYIN\nP>>17-BCIN*(ACIN+D)\nP>>17-BCIN*(ACIN+D)-CARRYIN\nP>>17-BCIN*(D+A)\nP>>17-BCIN*(D+A)-CARRYI"
	  "N\nP>>17-BCIN*(D+ACIN)\nP>>17-BCIN*(D+ACIN)-CARRYIN\nP>>17-BCIN*(D-A)\nP>>17-BCIN*(D-A)-CARRYIN\nP>>17-BCIN*(D-ACIN"
	  ")\nP>>17-BCIN*(D-ACIN)-CARRYIN\nP>>17-BCIN*A\nP>>17-BCIN*A-CARRYIN\nP>>17-BCIN*ACIN\nP>>17-BCIN*ACIN-CARRYIN\nP>>17"
	  "-BCIN*D\nP>>17-BCIN*D-CARRYIN\nP>>17-C\nP>>17-C-CARRYIN\nP>>17-C-CONCAT\nP>>17-C-CONCAT-CARRYIN\nP>>17-C-P\nP>>17-C"
	  "-P-CARRYIN\nP>>17-CARRYIN\nP>>17-CONCAT\nP>>17-CONCAT-C\nP>>17-CONCAT-C-CARRYIN\nP>>17-CONCAT-CARRYIN\nP>>17-D\nP>>"
	  "17-D*B\nP>>17-D*B-CARRYIN\nP>>17-D*BCIN\nP>>17-D*BCIN-CARRYIN\nP>>17-D-CARRYIN\nP>>17-P\nP>>17-P-C\nP>>17-P-C-CARRY"
	  "IN\nP>>17-P-CARRYIN\nPCIN\nPCIN+(A+D)\nPCIN+(A+D)*B\nPCIN+(A+D)*B+CARRYIN\nPCIN+(A+D)*BCIN\nPCIN+(A+D)*BCIN+CARRYIN"
	  "\nPCIN+(A+D)+CARRYIN\nPCIN+(ACIN+D)\nPCIN+(ACIN+D)*B\nPCIN+(ACIN+D)*B+CARRYIN\nPCIN+(ACIN+D)*BCIN\nPCIN+(ACIN+D)*BC"
	  "IN+CARRYIN\nPCIN+(ACIN+D)+CARRYIN\nPCIN+(D+A)\nPCIN+(D+A)*B\nPCIN+(D+A)*B+CARRYIN\nPCIN+(D+A)*BCIN\nPCIN+(D+A)*BCIN"
	  "+CARRYIN\nPCIN+(D+A)+CARRYIN\nPCIN+(D+ACIN)\nPCIN+(D+ACIN)*B\nPCIN+(D+ACIN)*B+CARRYIN\nPCIN+(D+ACIN)*BCIN\nPCIN+(D+"
	  "ACIN)*BCIN+CARRYIN\nPCIN+(D+ACIN)+CARRYIN\nPCIN+(D-A)\nPCIN+(D-A)*B\nPCIN+(D-A)*B+CARRYIN\nPCIN+(D-A)*BCIN\nPCIN+(D"
	  "-A)*BCIN+CARRYIN\nPCIN+(D-A)+CARRYIN\nPCIN+(D-ACIN)\nPCIN+(D-ACIN)*B\nPCIN+(D-ACIN)*B+CARRYIN\nPCIN+(D-ACIN)*BCIN\n"
	  "PCIN+(D-ACIN)*BCIN+CARRYIN\nPCIN+(D-ACIN)+CARRYIN\nPCIN+A\nPCIN+A*B\nPCIN+A*B+CARRYIN\nPCIN+A*BCIN\nPCIN+A*BCIN+CAR"
	  "RYIN\nPCIN+A+CARRYIN\nPCIN+ACIN\nPCIN+ACIN*B\nPCIN+ACIN*B+CARRYIN\nPCIN+ACIN*BCIN\nPCIN+ACIN*BCIN+CARRYIN\nPCIN+ACI"
	  "N+CARRYIN\nPCIN+B*(A+D)\nPCIN+B*(A+D)+CARRYIN\nPCIN+B*(ACIN+D)\nPCIN+B*(ACIN+D)+CARRYIN\nPCIN+B*(D+A)\nPCIN+B*(D+A)"
	  "+CARRYIN\nPCIN+B*(D+ACIN)\nPCIN+B*(D+ACIN)+CARRYIN\nPCIN+B*(D-A)\nPCIN+B*(D-A)+CARRYIN\nPCIN+B*(D-ACIN)\nPCIN+B*(D-"
	  "ACIN)+CARRYIN\nPCIN+B*A\nPCIN+B*A+CARRYIN\nPCIN+B*ACIN\nPCIN+B*ACIN+CARRYIN\nPCIN+B*D\nPCIN+B*D+CARRYIN\nPCIN+BCIN*"
	  "(A+D)\nPCIN+BCIN*(A+D)+CARRYIN\nPCIN+BCIN*(ACIN+D)\nPCIN+BCIN*(ACIN+D)+CARRYIN\nPCIN+BCIN*(D+A)\nPCIN+BCIN*(D+A)+CA"
	  "RRYIN\nPCIN+BCIN*(D+ACIN)\nPCIN+BCIN*(D+ACIN)+CARRYIN\nPCIN+BCIN*(D-A)\nPCIN+BCIN*(D-A)+CARRYIN\nPCIN+BCIN*(D-ACIN)"
	  "\nPCIN+BCIN*(D-ACIN)+CARRYIN\nPCIN+BCIN*A\nPCIN+BCIN*A+CARRYIN\nPCIN+BCIN*ACIN\nPCIN+BCIN*ACIN+CARRYIN\nPCIN+BCIN*D"
	  "\nPCIN+BCIN*D+CARRYIN\nPCIN+C\nPCIN+C+CARRYIN\nPCIN+C+CONCAT\nPCIN+C+CONCAT+CARRYIN\nPCIN+C+P\nPCIN+C+P+CARRYIN\nPC"
	  "IN+CARRYIN\nPCIN+CONCAT\nPCIN+CONCAT+C\nPCIN+CONCAT+C+CARRYIN\nPCIN+CONCAT+CARRYIN\nPCIN+D\nPCIN+D*B\nPCIN+D*B+CARR"
	  "YIN\nPCIN+D*BCIN\nPCIN+D*BCIN+CARRYIN\nPCIN+D+CARRYIN\nPCIN+P\nPCIN+P+C\nPCIN+P+C+CARRYIN\nPCIN+P+CARRYIN\nPCIN-((A"
	  "+D))\nPCIN-((A+D)*B)\nPCIN-((A+D)*B+CARRYIN)\nPCIN-((A+D)*BCIN)\nPCIN-((A+D)*BCIN+CARRYIN)\nPCIN-((A+D)+CARRYIN)\nP"
	  "CIN-((ACIN+D))\nPCIN-((ACIN+D)*B)\nPCIN-((ACIN+D)*B+CARRYIN)\nPCIN-((ACIN+D)*BCIN)\nPCIN-((ACIN+D)*BCIN+CARRYIN)\nP"
	  "CIN-((ACIN+D)+CARRYIN)\nPCIN-((D+A))\nPCIN-((D+A)*B)\nPCIN-((D+A)*B+CARRYIN)\nPCIN-((D+A)*BCIN)\nPCIN-((D+A)*BCIN+C"
	  "ARRYIN)\nPCIN-((D+A)+CARRYIN)\nPCIN-((D+ACIN))\nPCIN-((D+ACIN)*B)\nPCIN-((D+ACIN)*B+CARRYIN)\nPCIN-((D+ACIN)*BCIN)\n"
	  "PCIN-((D+ACIN)*BCIN+CARRYIN)\nPCIN-((D+ACIN)+CARRYIN)\nPCIN-((D-A))\nPCIN-((D-A)*B)\nPCIN-((D-A)*B+CARRYIN)\nPCIN-("
	  "(D-A)*BCIN)\nPCIN-((D-A)*BCIN+CARRYIN)\nPCIN-((D-A)+CARRYIN)\nPCIN-((D-ACIN))\nPCIN-((D-ACIN)*B)\nPCIN-((D-ACIN)*B+"
	  "CARRYIN)\nPCIN-((D-ACIN)*BCIN)\nPCIN-((D-ACIN)*BCIN+CARRYIN)\nPCIN-((D-ACIN)+CARRYIN)\nPCIN-(A)\nPCIN-(A*B)\nPCIN-("
	  "A*B+CARRYIN)\nPCIN-(A*BCIN)\nPCIN-(A*BCIN+CARRYIN)\nPCIN-(A+CARRYIN)\nPCIN-(A+D)\nPCIN-(A+D)*B\nPCIN-(A+D)*B-CARRYI"
	  "N\nPCIN-(A+D)*BCIN\nPCIN-(A+D)*BCIN-CARRYIN\nPCIN-(A+D)-CARRYIN\nPCIN-(ACIN)\nPCIN-(ACIN*B)\nPCIN-(ACIN*B+CARRYIN)\n"
	  "PCIN-(ACIN*BCIN)\nPCIN-(ACIN*BCIN+CARRYIN)\nPCIN-(ACIN+CARRYIN)\nPCIN-(ACIN+D)\nPCIN-(ACIN+D)*B\nPCIN-(ACIN+D)*B-CA"
	  "RRYIN\nPCIN-(ACIN+D)*BCIN\nPCIN-(ACIN+D)*BCIN-CARRYIN\nPCIN-(ACIN+D)-CARRYIN\nPCIN-(B*(A+D))\nPCIN-(B*(A+D)+CARRYIN"
	  ")\nPCIN-(B*(ACIN+D))\nPCIN-(B*(ACIN+D)+CARRYIN)\nPCIN-(B*(D+A))\nPCIN-(B*(D+A)+CARRYIN)\nPCIN-(B*(D+ACIN))\nPCIN-(B"
	  "*(D+ACIN)+CARRYIN)\nPCIN-(B*(D-A))\nPCIN-(B*(D-A)+CARRYIN)\nPCIN-(B*(D-ACIN))\nPCIN-(B*(D-ACIN)+CARRYIN)\nPCIN-(B*A"
	  ")\nPCIN-(B*A+CARRYIN)\nPCIN-(B*ACIN)\nPCIN-(B*ACIN+CARRYIN)\nPCIN-(B*D)\nPCIN-(B*D+CARRYIN)\nPCIN-(BCIN*(A+D))\nPCI"
	  "N-(BCIN*(A+D)+CARRYIN)\nPCIN-(BCIN*(ACIN+D))\nPCIN-(BCIN*(ACIN+D)+CARRYIN)\nPCIN-(BCIN*(D+A))\nPCIN-(BCIN*(D+A)+CAR"
	  "RYIN)\nPCIN-(BCIN*(D+ACIN))\nPCIN-(BCIN*(D+ACIN)+CARRYIN)\nPCIN-(BCIN*(D-A))\nPCIN-(BCIN*(D-A)+CARRYIN)\nPCIN-(BCIN"
	  "*(D-ACIN))\nPCIN-(BCIN*(D-ACIN)+CARRYIN)\nPCIN-(BCIN*A)\nPCIN-(BCIN*A+CARRYIN)\nPCIN-(BCIN*ACIN)\nPCIN-(BCIN*ACIN+C"
	  "ARRYIN)\nPCIN-(BCIN*D)\nPCIN-(BCIN*D+CARRYIN)\nPCIN-(C)\nPCIN-(C+CARRYIN)\nPCIN-(C+CONCAT)\nPCIN-(C+CONCAT+CARRYIN)"
	  "\nPCIN-(C+P)\nPCIN-(C+P+CARRYIN)\nPCIN-(CARRYIN)\nPCIN-(CONCAT)\nPCIN-(CONCAT+C)\nPCIN-(CONCAT+C+CARRYIN)\nPCIN-(CO"
	  "NCAT+CARRYIN)\nPCIN-(D)\nPCIN-(D*B)\nPCIN-(D*B+CARRYIN)\nPCIN-(D*BCIN)\nPCIN-(D*BCIN+CARRYIN)\nPCIN-(D+A)\nPCIN-(D+"
	  "A)*B\nPCIN-(D+A)*B-CARRYIN\nPCIN-(D+A)*BCIN\nPCIN-(D+A)*BCIN-CARRYIN\nPCIN-(D+A)-CARRYIN\nPCIN-(D+ACIN)\nPCIN-(D+AC"
	  "IN)*B\nPCIN-(D+ACIN)*B-CARRYIN\nPCIN-(D+ACIN)*BCIN\nPCIN-(D+ACIN)*BCIN-CARRYIN\nPCIN-(D+ACIN)-CARRYIN\nPCIN-(D+CARR"
	  "YIN)\nPCIN-(D-A)\nPCIN-(D-A)*B\nPCIN-(D-A)*B-CARRYIN\nPCIN-(D-A)*BCIN\nPCIN-(D-A)*BCIN-CARRYIN\nPCIN-(D-A)-CARRYIN\n"
	  "PCIN-(D-ACIN)\nPCIN-(D-ACIN)*B\nPCIN-(D-ACIN)*B-CARRYIN\nPCIN-(D-ACIN)*BCIN\nPCIN-(D-ACIN)*BCIN-CARRYIN\nPCIN-(D-AC"
	  "IN)-CARRYIN\nPCIN-(P)\nPCIN-(P+C)\nPCIN-(P+C+CARRYIN)\nPCIN-(P+CARRYIN)\nPCIN-A\nPCIN-A*B\nPCIN-A*B-CARRYIN\nPCIN-A"
	  "*BCIN\nPCIN-A*BCIN-CARRYIN\nPCIN-A-CARRYIN\nPCIN-ACIN\nPCIN-ACIN*B\nPCIN-ACIN*B-CARRYIN\nPCIN-ACIN*BCIN\nPCIN-ACIN*"
	  "BCIN-CARRYIN\nPCIN-ACIN-CARRYIN\nPCIN-B*(A+D)\nPCIN-B*(A+D)-CARRYIN\nPCIN-B*(ACIN+D)\nPCIN-B*(ACIN+D)-CARRYIN\nPCIN"
	  "-B*(D+A)\nPCIN-B*(D+A)-CARRYIN\nPCIN-B*(D+ACIN)\nPCIN-B*(D+ACIN)-CARRYIN\nPCIN-B*(D-A)\nPCIN-B*(D-A)-CARRYIN\nPCIN-"
	  "B*(D-ACIN)\nPCIN-B*(D-ACIN)-CARRYIN\nPCIN-B*A\nPCIN-B*A-CARRYIN\nPCIN-B*ACIN\nPCIN-B*ACIN-CARRYIN\nPCIN-B*D\nPCIN-B"
	  "*D-CARRYIN\nPCIN-BCIN*(A+D)\nPCIN-BCIN*(A+D)-CARRYIN\nPCIN-BCIN*(ACIN+D)\nPCIN-BCIN*(ACIN+D)-CARRYIN\nPCIN-BCIN*(D+"
	  "A)\nPCIN-BCIN*(D+A)-CARRYIN\nPCIN-BCIN*(D+ACIN)\nPCIN-BCIN*(D+ACIN)-CARRYIN\nPCIN-BCIN*(D-A)\nPCIN-BCIN*(D-A)-CARRY"
	  "IN\nPCIN-BCIN*(D-ACIN)\nPCIN-BCIN*(D-ACIN)-CARRYIN\nPCIN-BCIN*A\nPCIN-BCIN*A-CARRYIN\nPCIN-BCIN*ACIN\nPCIN-BCIN*ACI"
	  "N-CARRYIN\nPCIN-BCIN*D\nPCIN-BCIN*D-CARRYIN\nPCIN-C\nPCIN-C-CARRYIN\nPCIN-C-CONCAT\nPCIN-C-CONCAT-CARRYIN\nPCIN-C-P"
	  "\nPCIN-C-P-CARRYIN\nPCIN-CARRYIN\nPCIN-CONCAT\nPCIN-CONCAT-C\nPCIN-CONCAT-C-CARRYIN\nPCIN-CONCAT-CARRYIN\nPCIN-D\nP"
	  "CIN-D*B\nPCIN-D*B-CARRYIN\nPCIN-D*BCIN\nPCIN-D*BCIN-CARRYIN\nPCIN-D-CARRYIN\nPCIN-P\nPCIN-P-C\nPCIN-P-C-CARRYIN\nPC"
	  "IN-P-CARRYIN\nPCIN>>17\nPCIN>>17+(A+D)\nPCIN>>17+(A+D)*B\nPCIN>>17+(A+D)*B+CARRYIN\nPCIN>>17+(A+D)*BCIN\nPCIN>>17+("
	  "A+D)*BCIN+CARRYIN\nPCIN>>17+(A+D)+CARRYIN\nPCIN>>17+(ACIN+D)\nPCIN>>17+(ACIN+D)*B\nPCIN>>17+(ACIN+D)*B+CARRYIN\nPCI"
	  "N>>17+(ACIN+D)*BCIN\nPCIN>>17+(ACIN+D)*BCIN+CARRYIN\nPCIN>>17+(ACIN+D)+CARRYIN\nPCIN>>17+(D+A)\nPCIN>>17+(D+A)*B\nP"
	  "CIN>>17+(D+A)*B+CARRYIN\nPCIN>>17+(D+A)*BCIN\nPCIN>>17+(D+A)*BCIN+CARRYIN\nPCIN>>17+(D+A)+CARRYIN\nPCIN>>17+(D+ACIN"
	  ")\nPCIN>>17+(D+ACIN)*B\nPCIN>>17+(D+ACIN)*B+CARRYIN\nPCIN>>17+(D+ACIN)*BCIN\nPCIN>>17+(D+ACIN)*BCIN+CARRYIN\nPCIN>>"
	  "17+(D+ACIN)+CARRYIN\nPCIN>>17+(D-A)\nPCIN>>17+(D-A)*B\nPCIN>>17+(D-A)*B+CARRYIN\nPCIN>>17+(D-A)*BCIN\nPCIN>>17+(D-A"
	  ")*BCIN+CARRYIN\nPCIN>>17+(D-A)+CARRYIN\nPCIN>>17+(D-ACIN)\nPCIN>>17+(D-ACIN)*B\nPCIN>>17+(D-ACIN)*B+CARRYIN\nPCIN>>"
	  "17+(D-ACIN)*BCIN\nPCIN>>17+(D-ACIN)*BCIN+CARRYIN\nPCIN>>17+(D-ACIN)+CARRYIN\nPCIN>>17+A\nPCIN>>17+A*B\nPCIN>>17+A*B"
	  "+CARRYIN\nPCIN>>17+A*BCIN\nPCIN>>17+A*BCIN+CARRYIN\nPCIN>>17+A+CARRYIN\nPCIN>>17+ACIN\nPCIN>>17+ACIN*B\nPCIN>>17+AC"
	  "IN*B+CARRYIN\nPCIN>>17+ACIN*BCIN\nPCIN>>17+ACIN*BCIN+CARRYIN\nPCIN>>17+ACIN+CARRYIN\nPCIN>>17+B*(A+D)\nPCIN>>17+B*("
	  "A+D)+CARRYIN\nPCIN>>17+B*(ACIN+D)\nPCIN>>17+B*(ACIN+D)+CARRYIN\nPCIN>>17+B*(D+A)\nPCIN>>17+B*(D+A)+CARRYIN\nPCIN>>1"
	  "7+B*(D+ACIN)\nPCIN>>17+B*(D+ACIN)+CARRYIN\nPCIN>>17+B*(D-A)\nPCIN>>17+B*(D-A)+CARRYIN\nPCIN>>17+B*(D-ACIN)\nPCIN>>1"
	  "7+B*(D-ACIN)+CARRYIN\nPCIN>>17+B*A\nPCIN>>17+B*A+CARRYIN\nPCIN>>17+B*ACIN\nPCIN>>17+B*ACIN+CARRYIN\nPCIN>>17+B*D\nP"
	  "CIN>>17+B*D+CARRYIN\nPCIN>>17+BCIN*(A+D)\nPCIN>>17+BCIN*(A+D)+CARRYIN\nPCIN>>17+BCIN*(ACIN+D)\nPCIN>>17+BCIN*(ACIN+"
	  "D)+CARRYIN\nPCIN>>17+BCIN*(D+A)\nPCIN>>17+BCIN*(D+A)+CARRYIN\nPCIN>>17+BCIN*(D+ACIN)\nPCIN>>17+BCIN*(D+ACIN)+CARRYI"
	  "N\nPCIN>>17+BCIN*(D-A)\nPCIN>>17+BCIN*(D-A)+CARRYIN\nPCIN>>17+BCIN*(D-ACIN)\nPCIN>>17+BCIN*(D-ACIN)+CARRYIN\nPCIN>>"
	  "17+BCIN*A\nPCIN>>17+BCIN*A+CARRYIN\nPCIN>>17+BCIN*ACIN\nPCIN>>17+BCIN*ACIN+CARRYIN\nPCIN>>17+BCIN*D\nPCIN>>17+BCIN*"
	  "D+CARRYIN\nPCIN>>17+C\nPCIN>>17+C+CARRYIN\nPCIN>>17+C+CONCAT\nPCIN>>17+C+CONCAT+CARRYIN\nPCIN>>17+C+P\nPCIN>>17+C+P"
	  "+CARRYIN\nPCIN>>17+CARRYIN\nPCIN>>17+CONCAT\nPCIN>>17+CONCAT+C\nPCIN>>17+CONCAT+C+CARRYIN\nPCIN>>17+CONCAT+CARRYIN\n"
	  "PCIN>>17+D\nPCIN>>17+D*B\nPCIN>>17+D*B+CARRYIN\nPCIN>>17+D*BCIN\nPCIN>>17+D*BCIN+CARRYIN\nPCIN>>17+D+CARRYIN\nPCIN>"
	  ">17+P\nPCIN>>17+P+C\nPCIN>>17+P+C+CARRYIN\nPCIN>>17+P+CARRYIN\nPCIN>>17-((A+D))\nPCIN>>17-((A+D)*B)\nPCIN>>17-((A+D"
	  ")*B+CARRYIN)\nPCIN>>17-((A+D)*BCIN)\nPCIN>>17-((A+D)*BCIN+CARRYIN)\nPCIN>>17-((A+D)+CARRYIN)\nPCIN>>17-((ACIN+D))\n"
	  "PCIN>>17-((ACIN+D)*B)\nPCIN>>17-((ACIN+D)*B+CARRYIN)\nPCIN>>17-((ACIN+D)*BCIN)\nPCIN>>17-((ACIN+D)*BCIN+CARRYIN)\nP"
	  "CIN>>17-((ACIN+D)+CARRYIN)\nPCIN>>17-((D+A))\nPCIN>>17-((D+A)*B)\nPCIN>>17-((D+A)*B+CARRYIN)\nPCIN>>17-((D+A)*BCIN)"
	  "\nPCIN>>17-((D+A)*BCIN+CARRYIN)\nPCIN>>17-((D+A)+CARRYIN)\nPCIN>>17-((D+ACIN))\nPCIN>>17-((D+ACIN)*B)\nPCIN>>17-((D"
	  "+ACIN)*B+CARRYIN)\nPCIN>>17-((D+ACIN)*BCIN)\nPCIN>>17-((D+ACIN)*BCIN+CARRYIN)\nPCIN>>17-((D+ACIN)+CARRYIN)\nPCIN>>1"
	  "7-((D-A))\nPCIN>>17-((D-A)*B)\nPCIN>>17-((D-A)*B+CARRYIN)\nPCIN>>17-((D-A)*BCIN)\nPCIN>>17-((D-A)*BCIN+CARRYIN)\nPC"
	  "IN>>17-((D-A)+CARRYIN)\nPCIN>>17-((D-ACIN))\nPCIN>>17-((D-ACIN)*B)\nPCIN>>17-((D-ACIN)*B+CARRYIN)\nPCIN>>17-((D-ACI"
	  "N)*BCIN)\nPCIN>>17-((D-ACIN)*BCIN+CARRYIN)\nPCIN>>17-((D-ACIN)+CARRYIN)\nPCIN>>17-(A)\nPCIN>>17-(A*B)\nPCIN>>17-(A*"
	  "B+CARRYIN)\nPCIN>>17-(A*BCIN)\nPCIN>>17-(A*BCIN+CARRYIN)\nPCIN>>17-(A+CARRYIN)\nPCIN>>17-(A+D)\nPCIN>>17-(A+D)*B\nP"
	  "CIN>>17-(A+D)*B-CARRYIN\nPCIN>>17-(A+D)*BCIN\nPCIN>>17-(A+D)*BCIN-CARRYIN\nPCIN>>17-(A+D)-CARRYIN\nPCIN>>17-(ACIN)\n"
	  "PCIN>>17-(ACIN*B)\nPCIN>>17-(ACIN*B+CARRYIN)\nPCIN>>17-(ACIN*BCIN)\nPCIN>>17-(ACIN*BCIN+CARRYIN)\nPCIN>>17-(ACIN+CA"
	  "RRYIN)\nPCIN>>17-(ACIN+D)\nPCIN>>17-(ACIN+D)*B\nPCIN>>17-(ACIN+D)*B-CARRYIN\nPCIN>>17-(ACIN+D)*BCIN\nPCIN>>17-(ACIN"
	  "+D)*BCIN-CARRYIN\nPCIN>>17-(ACIN+D)-CARRYIN\nPCIN>>17-(B*(A+D))\nPCIN>>17-(B*(A+D)+CARRYIN)\nPCIN>>17-(B*(ACIN+D))\n"
	  "PCIN>>17-(B*(ACIN+D)+CARRYIN)\nPCIN>>17-(B*(D+A))\nPCIN>>17-(B*(D+A)+CARRYIN)\nPCIN>>17-(B*(D+ACIN))\nPCIN>>17-(B*("
	  "D+ACIN)+CARRYIN)\nPCIN>>17-(B*(D-A))\nPCIN>>17-(B*(D-A)+CARRYIN)\nPCIN>>17-(B*(D-ACIN))\nPCIN>>17-(B*(D-ACIN)+CARRY"
	  "IN)\nPCIN>>17-(B*A)\nPCIN>>17-(B*A+CARRYIN)\nPCIN>>17-(B*ACIN)\nPCIN>>17-(B*ACIN+CARRYIN)\nPCIN>>17-(B*D)\nPCIN>>17"
	  "-(B*D+CARRYIN)\nPCIN>>17-(BCIN*(A+D))\nPCIN>>17-(BCIN*(A+D)+CARRYIN)\nPCIN>>17-(BCIN*(ACIN+D))\nPCIN>>17-(BCIN*(ACI"
	  "N+D)+CARRYIN)\nPCIN>>17-(BCIN*(D+A))\nPCIN>>17-(BCIN*(D+A)+CARRYIN)\nPCIN>>17-(BCIN*(D+ACIN))\nPCIN>>17-(BCIN*(D+AC"
	  "IN)+CARRYIN)\nPCIN>>17-(BCIN*(D-A))\nPCIN>>17-(BCIN*(D-A)+CARRYIN)\nPCIN>>17-(BCIN*(D-ACIN))\nPCIN>>17-(BCIN*(D-ACI"
	  "N)+CARRYIN)\nPCIN>>17-(BCIN*A)\nPCIN>>17-(BCIN*A+CARRYIN)\nPCIN>>17-(BCIN*ACIN)\nPCIN>>17-(BCIN*ACIN+CARRYIN)\nPCIN"
	  ">>17-(BCIN*D)\nPCIN>>17-(BCIN*D+CARRYIN)\nPCIN>>17-(C)\nPCIN>>17-(C+CARRYIN)\nPCIN>>17-(C+CONCAT)\nPCIN>>17-(C+CONC"
	  "AT+CARRYIN)\nPCIN>>17-(C+P)\nPCIN>>17-(C+P+CARRYIN)\nPCIN>>17-(CARRYIN)\nPCIN>>17-(CONCAT)\nPCIN>>17-(CONCAT+C)\nPC"
	  "IN>>17-(CONCAT+C+CARRYIN)\nPCIN>>17-(CONCAT+CARRYIN)\nPCIN>>17-(D)\nPCIN>>17-(D*B)\nPCIN>>17-(D*B+CARRYIN)\nPCIN>>1"
	  "7-(D*BCIN)\nPCIN>>17-(D*BCIN+CARRYIN)\nPCIN>>17-(D+A)\nPCIN>>17-(D+A)*B\nPCIN>>17-(D+A)*B-CARRYIN\nPCIN>>17-(D+A)*B"
	  "CIN\nPCIN>>17-(D+A)*BCIN-CARRYIN\nPCIN>>17-(D+A)-CARRYIN\nPCIN>>17-(D+ACIN)\nPCIN>>17-(D+ACIN)*B\nPCIN>>17-(D+ACIN)"
	  "*B-CARRYIN\nPCIN>>17-(D+ACIN)*BCIN\nPCIN>>17-(D+ACIN)*BCIN-CARRYIN\nPCIN>>17-(D+ACIN)-CARRYIN\nPCIN>>17-(D+CARRYIN)"
	  "\nPCIN>>17-(D-A)\nPCIN>>17-(D-A)*B\nPCIN>>17-(D-A)*B-CARRYIN\nPCIN>>17-(D-A)*BCIN\nPCIN>>17-(D-A)*BCIN-CARRYIN\nPCI"
	  "N>>17-(D-A)-CARRYIN\nPCIN>>17-(D-ACIN)\nPCIN>>17-(D-ACIN)*B\nPCIN>>17-(D-ACIN)*B-CARRYIN\nPCIN>>17-(D-ACIN)*BCIN\nP"
	  "CIN>>17-(D-ACIN)*BCIN-CARRYIN\nPCIN>>17-(D-ACIN)-CARRYIN\nPCIN>>17-(P)\nPCIN>>17-(P+C)\nPCIN>>17-(P+C+CARRYIN)\nPCI"
	  "N>>17-(P+CARRYIN)\nPCIN>>17-A\nPCIN>>17-A*B\nPCIN>>17-A*B-CARRYIN\nPCIN>>17-A*BCIN\nPCIN>>17-A*BCIN-CARRYIN\nPCIN>>"
	  "17-A-CARRYIN\nPCIN>>17-ACIN\nPCIN>>17-ACIN*B\nPCIN>>17-ACIN*B-CARRYIN\nPCIN>>17-ACIN*BCIN\nPCIN>>17-ACIN*BCIN-CARRY"
	  "IN\nPCIN>>17-ACIN-CARRYIN\nPCIN>>17-B*(A+D)\nPCIN>>17-B*(A+D)-CARRYIN\nPCIN>>17-B*(ACIN+D)\nPCIN>>17-B*(ACIN+D)-CAR"
	  "RYIN\nPCIN>>17-B*(D+A)\nPCIN>>17-B*(D+A)-CARRYIN\nPCIN>>17-B*(D+ACIN)\nPCIN>>17-B*(D+ACIN)-CARRYIN\nPCIN>>17-B*(D-A"
	  ")\nPCIN>>17-B*(D-A)-CARRYIN\nPCIN>>17-B*(D-ACIN)\nPCIN>>17-B*(D-ACIN)-CARRYIN\nPCIN>>17-B*A\nPCIN>>17-B*A-CARRYIN\n"
	  "PCIN>>17-B*ACIN\nPCIN>>17-B*ACIN-CARRYIN\nPCIN>>17-B*D\nPCIN>>17-B*D-CARRYIN\nPCIN>>17-BCIN*(A+D)\nPCIN>>17-BCIN*(A"
	  "+D)-CARRYIN\nPCIN>>17-BCIN*(ACIN+D)\nPCIN>>17-BCIN*(ACIN+D)-CARRYIN\nPCIN>>17-BCIN*(D+A)\nPCIN>>17-BCIN*(D+A)-CARRY"
	  "IN\nPCIN>>17-BCIN*(D+ACIN)\nPCIN>>17-BCIN*(D+ACIN)-CARRYIN\nPCIN>>17-BCIN*(D-A)\nPCIN>>17-BCIN*(D-A)-CARRYIN\nPCIN>"
	  ">17-BCIN*(D-ACIN)\nPCIN>>17-BCIN*(D-ACIN)-CARRYIN\nPCIN>>17-BCIN*A\nPCIN>>17-BCIN*A-CARRYIN\nPCIN>>17-BCIN*ACIN\nPC"
	  "IN>>17-BCIN*ACIN-CARRYIN\nPCIN>>17-BCIN*D\nPCIN>>17-BCIN*D-CARRYIN\nPCIN>>17-C\nPCIN>>17-C-CARRYIN\nPCIN>>17-C-CONC"
	  "AT\nPCIN>>17-C-CONCAT-CARRYIN\nPCIN>>17-C-P\nPCIN>>17-C-P-CARRYIN\nPCIN>>17-CARRYIN\nPCIN>>17-CONCAT\nPCIN>>17-CONC"
	  "AT-C\nPCIN>>17-CONCAT-C-CARRYIN\nPCIN>>17-CONCAT-CARRYIN\nPCIN>>17-D\nPCIN>>17-D*B\nPCIN>>17-D*B-CARRYIN\nPCIN>>17-"
	  "D*BCIN\nPCIN>>17-D*BCIN-CARRYIN\nPCIN>>17-D-CARRYIN\nPCIN>>17-P\nPCIN>>17-P-C\nPCIN>>17-P-C-CARRYIN\nPCIN>>17-P-CAR"
	  "RYIN\nRNDSIMPLE((A+D))\nRNDSIMPLE((A+D)*B)\nRNDSIMPLE((A+D)*B+CARRYIN)\nRNDSIMPLE((A+D)*BCIN)\nRNDSIMPLE((A+D)*BCIN"
	  "+CARRYIN)\nRNDSIMPLE((A+D)+CARRYIN)\nRNDSIMPLE((ACIN+D))\nRNDSIMPLE((ACIN+D)*B)\nRNDSIMPLE((ACIN+D)*B+CARRYIN)\nRND"
	  "SIMPLE((ACIN+D)*BCIN)\nRNDSIMPLE((ACIN+D)*BCIN+CARRYIN)\nRNDSIMPLE((ACIN+D)+CARRYIN)\nRNDSIMPLE((D+A))\nRNDSIMPLE(("
	  "D+A)*B)\nRNDSIMPLE((D+A)*B+CARRYIN)\nRNDSIMPLE((D+A)*BCIN)\nRNDSIMPLE((D+A)*BCIN+CARRYIN)\nRNDSIMPLE((D+A)+CARRYIN)"
	  "\nRNDSIMPLE((D+ACIN))\nRNDSIMPLE((D+ACIN)*B)\nRNDSIMPLE((D+ACIN)*B+CARRYIN)\nRNDSIMPLE((D+ACIN)*BCIN)\nRNDSIMPLE((D"
	  "+ACIN)*BCIN+CARRYIN)\nRNDSIMPLE((D+ACIN)+CARRYIN)\nRNDSIMPLE((D-A))\nRNDSIMPLE((D-A)*B)\nRNDSIMPLE((D-A)*B+CARRYIN)"
	  "\nRNDSIMPLE((D-A)*BCIN)\nRNDSIMPLE((D-A)*BCIN+CARRYIN)\nRNDSIMPLE((D-A)+CARRYIN)\nRNDSIMPLE((D-ACIN))\nRNDSIMPLE((D"
	  "-ACIN)*B)\nRNDSIMPLE((D-ACIN)*B+CARRYIN)\nRNDSIMPLE((D-ACIN)*BCIN)\nRNDSIMPLE((D-ACIN)*BCIN+CARRYIN)\nRNDSIMPLE((D-"
	  "ACIN)+CARRYIN)\nRNDSIMPLE(A)\nRNDSIMPLE(A*B)\nRNDSIMPLE(A*B+CARRYIN)\nRNDSIMPLE(A*BCIN)\nRNDSIMPLE(A*BCIN+CARRYIN)\n"
	  "RNDSIMPLE(A+CARRYIN)\nRNDSIMPLE(ACIN)\nRNDSIMPLE(ACIN*B)\nRNDSIMPLE(ACIN*B+CARRYIN)\nRNDSIMPLE(ACIN*BCIN)\nRNDSIMPL"
	  "E(ACIN*BCIN+CARRYIN)\nRNDSIMPLE(ACIN+CARRYIN)\nRNDSIMPLE(B*(A+D))\nRNDSIMPLE(B*(A+D)+CARRYIN)\nRNDSIMPLE(B*(ACIN+D)"
	  ")\nRNDSIMPLE(B*(ACIN+D)+CARRYIN)\nRNDSIMPLE(B*(D+A))\nRNDSIMPLE(B*(D+A)+CARRYIN)\nRNDSIMPLE(B*(D+ACIN))\nRNDSIMPLE("
	  "B*(D+ACIN)+CARRYIN)\nRNDSIMPLE(B*(D-A))\nRNDSIMPLE(B*(D-A)+CARRYIN)\nRNDSIMPLE(B*(D-ACIN))\nRNDSIMPLE(B*(D-ACIN)+CA"
	  "RRYIN)\nRNDSIMPLE(B*A)\nRNDSIMPLE(B*A+CARRYIN)\nRNDSIMPLE(B*ACIN)\nRNDSIMPLE(B*ACIN+CARRYIN)\nRNDSIMPLE(B*D)\nRNDSI"
	  "MPLE(B*D+CARRYIN)\nRNDSIMPLE(BCIN*(A+D))\nRNDSIMPLE(BCIN*(A+D)+CARRYIN)\nRNDSIMPLE(BCIN*(ACIN+D))\nRNDSIMPLE(BCIN*("
	  "ACIN+D)+CARRYIN)\nRNDSIMPLE(BCIN*(D+A))\nRNDSIMPLE(BCIN*(D+A)+CARRYIN)\nRNDSIMPLE(BCIN*(D+ACIN))\nRNDSIMPLE(BCIN*(D"
	  "+ACIN)+CARRYIN)\nRNDSIMPLE(BCIN*(D-A))\nRNDSIMPLE(BCIN*(D-A)+CARRYIN)\nRNDSIMPLE(BCIN*(D-ACIN))\nRNDSIMPLE(BCIN*(D-"
	  "ACIN)+CARRYIN)\nRNDSIMPLE(BCIN*A)\nRNDSIMPLE(BCIN*A+CARRYIN)\nRNDSIMPLE(BCIN*ACIN)\nRNDSIMPLE(BCIN*ACIN+CARRYIN)\nR"
	  "NDSIMPLE(BCIN*D)\nRNDSIMPLE(BCIN*D+CARRYIN)\nRNDSIMPLE(CARRYIN)\nRNDSIMPLE(CONCAT)\nRNDSIMPLE(CONCAT+CARRYCASCIN)\n"
	  "RNDSIMPLE(CONCAT+CARRYIN)\nRNDSIMPLE(D)\nRNDSIMPLE(D*B)\nRNDSIMPLE(D*B+CARRYIN)\nRNDSIMPLE(D*BCIN)\nRNDSIMPLE(D*BCI"
	  "N+CARRYIN)\nRNDSIMPLE(D+CARRYIN)\nRNDSIMPLE(P)\nRNDSIMPLE(P+CARRYCASCIN)\nRNDSIMPLE(P+CARRYIN)\nRNDSIMPLE(P+CONCAT)"
	  "\nRNDSIMPLE(P+CONCAT+CARRYIN)\nRNDSIMPLE(P+P)\nRNDSIMPLE(P+P+CARRYIN)\nRNDSIMPLE(P>>17)\nRNDSIMPLE(P>>17+CARRYIN)\n"
	  "RNDSIMPLE(P>>17+CONCAT)\nRNDSIMPLE(P>>17+CONCAT+CARRYIN)\nRNDSIMPLE(P>>17+P)\nRNDSIMPLE(P>>17+P+CARRYIN)\nRNDSIMPLE"
	  "(PCIN)\nRNDSIMPLE(PCIN+CARRYIN)\nRNDSIMPLE(PCIN+CONCAT)\nRNDSIMPLE(PCIN+CONCAT+CARRYIN)\nRNDSIMPLE(PCIN+P)\nRNDSIMP"
	  "LE(PCIN+P+CARRYIN)\nRNDSIMPLE(PCIN>>17)\nRNDSIMPLE(PCIN>>17+CARRYIN)\nRNDSIMPLE(PCIN>>17+CONCAT)\nRNDSIMPLE(PCIN>>1"
	  "7+CONCAT+CARRYIN)\nRNDSIMPLE(PCIN>>17+P)\nRNDSIMPLE(PCIN>>17+P+CARRYIN)\nRNDSYM((A+D))\nRNDSYM((A+D)*B)\nRNDSYM((A+"
	  "D)*BCIN)\nRNDSYM((ACIN+D))\nRNDSYM((ACIN+D)*B)\nRNDSYM((ACIN+D)*BCIN)\nRNDSYM((D+A))\nRNDSYM((D+A)*B)\nRNDSYM((D+A)"
	  "*BCIN)\nRNDSYM((D+ACIN))\nRNDSYM((D+ACIN)*B)\nRNDSYM((D+ACIN)*BCIN)\nRNDSYM((D-A))\nRNDSYM((D-A)*B)\nRNDSYM((D-A)*B"
	  "CIN)\nRNDSYM((D-ACIN))\nRNDSYM((D-ACIN)*B)\nRNDSYM((D-ACIN)*BCIN)\nRNDSYM(A)\nRNDSYM(A*B)\nRNDSYM(A*BCIN)\nRNDSYM(A"
	  "CIN)\nRNDSYM(ACIN*B)\nRNDSYM(ACIN*BCIN)\nRNDSYM(B*(A+D))\nRNDSYM(B*(ACIN+D))\nRNDSYM(B*(D+A))\nRNDSYM(B*(D+ACIN))\n"
	  "RNDSYM(B*(D-A))\nRNDSYM(B*(D-ACIN))\nRNDSYM(B*A)\nRNDSYM(B*ACIN)\nRNDSYM(B*D)\nRNDSYM(BCIN*(A+D))\nRNDSYM(BCIN*(ACI"
	  "N+D))\nRNDSYM(BCIN*(D+A))\nRNDSYM(BCIN*(D+ACIN))\nRNDSYM(BCIN*(D-A))\nRNDSYM(BCIN*(D-ACIN))\nRNDSYM(BCIN*A)\nRNDSYM"
	  "(BCIN*ACIN)\nRNDSYM(BCIN*D)\nRNDSYM(D)\nRNDSYM(D*B)\nRNDSYM(D*BCIN)\nRNDSYM(P)\nRNDSYM(PCIN)'"
	  show_filtered		  off
	  pipeline_options	  "Automatic"
	  dspimage		  "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n<h"
	  "tml><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }\n</s"
	  "tyle></head><body style=\" font-family:'MS Shell Dlg 2'; font-size:8.25pt; font-weight:400; font-style:normal;\">\n"
	  "<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0"
	  "px;\"><img src=\"C:/Xilinx/13.2/ISE_DS/ISE/sysgen/data/images/xbip_dsp48_macro_v2_1_regimag.png\" /></p></body></ht"
	  "ml>"
	  tier_1		  off
	  tier_2		  off
	  tier_3		  off
	  tier_4		  off
	  tier_5		  off
	  tier_6		  off
	  dreg_1		  off
	  dreg_2		  off
	  dreg_3		  off
	  areg_1		  off
	  areg_2		  off
	  areg_3		  on
	  areg_4		  on
	  breg_1		  off
	  breg_2		  off
	  breg_3		  on
	  breg_4		  on
	  mreg_5		  on
	  concatreg_3		  off
	  concatreg_4		  off
	  concatreg_5		  off
	  creg_1		  off
	  creg_2		  off
	  creg_3		  off
	  creg_4		  off
	  creg_5		  off
	  preg_6		  on
	  cinreg_1		  off
	  cinreg_2		  off
	  cinreg_3		  off
	  cinreg_4		  off
	  cinreg_5		  off
	  opreg_1		  off
	  opreg_2		  off
	  opreg_3		  on
	  opreg_4		  on
	  opreg_5		  on
	  output_properties	  "Full_Precision"
	  p_width		  "48"
	  p_binarywidth		  "0"
	  has_acout		  off
	  has_bcout		  off
	  has_pcout		  off
	  has_carryout		  off
	  has_carrycascout	  off
	  has_ce		  on
	  has_d_ce		  off
	  has_a_ce		  off
	  has_b_ce		  off
	  has_concat_ce		  off
	  has_c_ce		  off
	  has_m_ce		  off
	  has_p_ce		  off
	  has_sel_ce		  off
	  has_sclr		  off
	  has_d_sclr		  off
	  has_a_sclr		  off
	  has_b_sclr		  off
	  has_concat_sclr	  off
	  has_c_sclr		  off
	  has_m_sclr		  off
	  has_p_sclr		  off
	  has_sel_sclr		  off
	  use_dsp48		  on
	  gui_behaviour		  "Sysgen"
	  instruction1		  "#"
	  ip_name		  "DSP48 Macro"
	  ip_version		  "2.1"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  wrapper_available	  "true"
	  port_translation_map	  "{ 'ce' => 'en', 'sclr' => 'rst'}"
	  ipcore_xco_need_fpga_part "true"
	  ipcore_fpga_part	  "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	  ipcore_latency_function "'has_combinational'"
	  structural_sim	  "false"
	  ipcore_verbose	  "false"
	  ipcore_port_config	  "{ 'carryin' => { 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}, 'car"
	  "rycascin' => { 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}, 'carrycascout' => { 'arith' "
	  "=> 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}, 'carryout' => { 'arith' => 'ufix', 'binpt' => 0.000"
	  "00000000, 'width' => 1.00000000000}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "1932,28,479,512"
	  block_type		  "xbip_dsp48_macro_v2_1"
	  sg_icon_stat		  "70,192,5,1,white,blue,0,9059b5f1,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 192 192 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 70 70 0 0 ],[0 0 192 192 0 ]);\npatch([12.75 27.2 37.2 47.2 57.2 37.2 22.75 12.75 ],[107.1 107.1 11"
	  "7.1 107.1 117.1 117.1 117.1 107.1 ],[1 1 1 ]);\npatch([22.75 37.2 27.2 12.75 22.75 ],[97.1 97.1 107.1 107.1 97.1 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.75 27.2 37.2 22.75 12.75 ],[87.1 87.1 97.1 97.1 87.1 ],[1 1 1 ]);\npatch([22.75 5"
	  "7.2 47.2 37.2 27.2 12.75 22.75 ],[77.1 77.1 87.1 77.1 87.1 87.1 77.1 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT:"
	  " end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('b"
	  "lack');port_label('input',2,'b');\ncolor('black');port_label('input',3,'sel');\ncolor('black');port_label('input',4"
	  ",'pcin');\ncolor('black');port_label('input',5,'en');\ncolor('black');port_label('output',1,'p');\nfprintf('','COMM"
	  "ENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "48"
	  Ports			  [2, 1]
	  Position		  [520, 163, 545, 187]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of whi"
	  "ch is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
	  en			  on
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "25,24,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 15.33 18"
	  ".33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33 15.33 12.3"
	  "3 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 ]);\npatch(["
	  "8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973 ]);\nfprintf(''"
	  ",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('input',2,'en"
	  "');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  SID			  "49"
	  Ports			  [2, 1]
	  Position		  [315, 228, 335, 257]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of whi"
	  "ch is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
	  en			  on
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "20,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 29 29 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 29 29 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[16.22 16.22 18.22"
	  " 16.22 18.22 18.22 18.22 16.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[14.22 14.22 16.22 16.22 14.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[12.22 12.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 1"
	  "4.44 12.44 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 10.22 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('input',2,'en')"
	  ";\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  SID			  "50"
	  Ports			  [2, 1]
	  Position		  [315, 153, 335, 182]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Delay line having  configurable length.<P><P>Hardware notes: A delay line is a chain, each link of whi"
	  "ch is an SRL16 followed by a flip-flop. If register retiming is enabled, the delay line is a chain of flip-flops."
	  en			  on
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "20,29,2,1,white,blue,0,7c0ac154,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 29 29 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 20 20 0 0 ],[0 0 29 29 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[16.22 16.22 18.22"
	  " 16.22 18.22 18.22 18.22 16.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[14.22 14.22 16.22 16.22 14.22 ],[0"
	  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[12.22 12.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 1"
	  "4.44 12.44 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 10.22 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('input',2,'en')"
	  ";\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  SID			  "51"
	  Ports			  [3, 1]
	  Position		  [425, 267, 450, 333]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "25,66,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 9.42857 56.5714 66 0 ],[0.7"
	  "7 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 9.42857 56.5714 66 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5"
	  ".325 ],[36.33 36.33 39.33 36.33 39.33 39.33 39.33 36.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[33.33 "
	  "33.33 36.33 36.33 33.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[30.33 30.33 33.33 33.33 30"
	  ".33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[27.33 27.33 30.33 27.33 30.33 30.33 27.33 ],[0"
	  ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	  "ack');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3"
	  ",'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ROM"
	  SID			  "52"
	  Ports			  [1, 1]
	  Position		  [245, 218, 280, 262]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/ROM"
	  SourceType		  "Xilinx Single Port Read-Only Memory Block"
	  depth			  "64"
	  initVector		  "[ 2.^(17:-1:0)  2.^(16:-1:0)  ]*-1"
	  distributed_mem	  "Distributed memory"
	  rst			  off
	  init_reg		  "0"
	  en			  off
	  latency		  "0"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  optimize		  "Area"
	  use_rpm		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "sprom"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "35,44,1,1,white,blue,0,eff69a7e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 44 44 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[27.55 27.55 32.55"
	  " 27.55 32.55 32.55 32.55 27.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[22.55 22.55 27.55 27.55 22.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[17.55 17.55 22.55 22.55 17.55 ],[1 1 1 ]);\npatch("
	  "[10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[12.55 12.55 17.55 12.55 17.55 17.55 12.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',"
	  "1,'addr');\n\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ROM1"
	  SID			  "53"
	  Ports			  [1, 1]
	  Position		  [245, 138, 280, 182]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/ROM"
	  SourceType		  "Xilinx Single Port Read-Only Memory Block"
	  depth			  "64"
	  initVector		  "[ zeros(1,18) ones(1,18) ]"
	  distributed_mem	  "Distributed memory"
	  rst			  off
	  init_reg		  "0"
	  en			  off
	  latency		  "0"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  optimize		  "Area"
	  use_rpm		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "sprom"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "35,44,1,1,white,blue,0,eff69a7e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 44 44 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[27.55 27.55 32.55"
	  " 27.55 32.55 32.55 32.55 27.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[22.55 22.55 27.55 27.55 22.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[17.55 17.55 22.55 22.55 17.55 ],[1 1 1 ]);\npatch("
	  "[10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[12.55 12.55 17.55 12.55 17.55 17.55 12.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',"
	  "1,'addr');\n\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  SID			  "54"
	  Ports			  [1, 1]
	  Position		  [250, 342, 285, 358]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes type of samples without altering their binary representation.<P><P>Hardware notes: In hardware"
	  " this block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the"
	  " output is forced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) bec"
	  "omes an output of 56 (111000 in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "cast"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "35,16,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 16 16 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([14"
	  ".55 21.44 19.44 17.44 15.44 12.55 14.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  SID			  "55"
	  Ports			  [1, 1]
	  Position		  [190, 293, 220, 307]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "17"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  SID			  "56"
	  Ports			  [1, 1]
	  Position		  [190, 343, 220, 357]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "18"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "17"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  SID			  "57"
	  Ports			  [1, 1]
	  Position		  [185, 233, 215, 247]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "6"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 11."
	  "22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.55 19"
	  ".44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
	  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');"
	  "\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "58"
	  Position		  [645, 265, 665, 285]
	  ShowName		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "so"
	  SID			  "59"
	  Position		  [975, 318, 1005, 332]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -35; 460, 0; 0, 35]
	    DstBlock		    "DSP48 Macro 2.1 1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [155, 0]
	    DstBlock		    "DSP48 Macro 2.1 "
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ROM"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "ROM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ROM1"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  Points		  [0, 5; 25, 0]
	  Branch {
	    Points		    [0, -10; 70, 0]
	    DstBlock		    "ROM1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "DSP48 Macro 2.1 "
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ena"
	  SrcPort		  1
	  Points		  [0, 10; 165, 0]
	  Branch {
	    Points		    [0, 0; 150, 0]
	    Branch {
	      Points		      [380, 0; 0, -25]
	      DstBlock		      "DSP48 Macro 2.1 1"
	      DstPort		      5
	    }
	    Branch {
	      Points		      [0, -50]
	      DstBlock		      "DSP48 Macro 2.1 "
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, -180]
	    Branch {
	      Points		      [-5, 0; 0, -50]
	      Branch {
		Points			[0, -25]
		DstBlock		"Delay6"
		DstPort			2
	      }
	      Branch {
		Points			[210, 0]
		DstBlock		"Delay1"
		DstPort			2
	      }
	    }
	    Branch {
	      DstBlock		      "Delay5"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, 0; 80, 0]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Mux1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 100; 440, 0; 0, -165]
	    DstBlock		    "DSP48 Macro 2.1 1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "DSP48 Macro 2.1 1"
	  SrcPort		  1
	  DstBlock		  "so"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [140, 0; 0, 150]
	  DstBlock		  "DSP48 Macro 2.1 1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "DSP48 Macro 2.1 "
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DSP48 Macro 2.1 "
	  SrcPort		  2
	  DstBlock		  "DSP48 Macro 2.1 1"
	  DstPort		  4
	}
	Annotation {
	  Name			  "this DSP48 is used to shift \nthe upper word up 0-18  bits. \nIf the total downshift is more than \n18-bi"
	  "ts the DSP48 shifts the lower\n word instead"
	  Position		  [451, 493]
	  HorizontalAlignment	  "left"
	}
	Annotation {
	  Name			  "this DSP48 is used to shift the lower word up 0-18 bits\nand to merge the upper word down shifted by 17 i"
	  "nto the result\nIf the total downshift is more than 18-bits the DSP48 \nreplaces the lower word with 0 \n"
	  Position		  [701, 493]
	  HorizontalAlignment	  "left"
	}
	Annotation {
	  Name			  "ROMs are used to convert the shift\namount to a linear scale. For instance \na shift up by 4-bits is the "
	  "replaced by a \nmultiply by 16. If the shift anount is \ngreater than 18, the upper ROM is used \nto switch DSP48 i"
	  "nstructions"
	  Position		  [171, 493]
	  HorizontalAlignment	  "left"
	}
	Annotation {
	  Name			  "DSP48 Macro based 35-bit signed down shift"
	  Position		  [374, 75]
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  16
	}
	Annotation {
	  Name			  "Two DSP48s are used to implement a 35-bit\nsigned downshift. In operation the 35-bit input \nis split int"
	  "o 18 and 17-bit words. The shift amount \nis used to scale the upper and lower words which \nare added together to "
	  "produce a 35-bit result"
	  Position		  [626, 78]
	  HorizontalAlignment	  "left"
	}
	Annotation {
	  Name			  "To cover the ROM latency,  the \nshift amount is required to \nbe ready one clock previous \nto the data"
	  Position		  [171, 590]
	  HorizontalAlignment	  "left"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "shifter_luts"
      SID		      "60"
      Ports		      [2, 1]
      Position		      [585, 148, 655, 232]
      BackgroundColor	      "[0.745098, 0.890196, 0.905882]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"shifter_luts"
	Location		[174, 226, 850, 543]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  SID			  "61"
	  Position		  [35, 218, 65, 232]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "amt"
	  SID			  "62"
	  Position		  [35, 93, 65, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "63"
	  Position		  [520, 110, 540, 130]
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "shift stage"
	  SID			  "64"
	  Ports			  [2, 2]
	  Position		  [115, 115, 155, 175]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "shift stage"
	    Location		    [278, 239, 746, 529]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sel"
	      SID		      "65"
	      Position		      [25, 28, 55, 42]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "66"
	      Position		      [25, 73, 55, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      SID		      "67"
	      Ports		      [3, 1]
	      Position		      [220, 51, 250, 109]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,58,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 8.28571 49.7143 58 "
	      "0 ],[0.77 0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 8.28571 49.7143 58 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15"
	      ".88 10.1 6.1 ],[33.44 33.44 37.44 33.44 37.44 37.44 37.44 33.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 "
	      "],[29.44 29.44 33.44 33.44 29.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[25.44 25.44 29.44"
	      " 29.44 25.44 ],[1 1 1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[21.44 21.44 25.44 21.44 25.44 25.44 "
	      "21.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	      "');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');po"
	      "rt_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text'"
	      ");\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      SID		      "68"
	      Ports		      [1, 1]
	      Position		      [130, 94, 175, 126]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Right"
	      shift_bits	      "1"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,77cd8d92,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('\\bf{X >> 1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "69"
	      Ports		      [1, 1]
	      Position		      [125, 21, 170, 49]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "o1"
	      SID		      "70"
	      Position		      [305, 23, 335, 37]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "o"
	      SID		      "71"
	      Position		      [310, 78, 340, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [40, 0]
	      DstBlock		      "o"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"Shift"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sel"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, -25; 195, 0]
		DstBlock		"o1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "shift stage1"
	  SID			  "72"
	  Ports			  [2, 2]
	  Position		  [180, 115, 220, 175]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "shift stage1"
	    Location		    [294, 294, 731, 475]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sel"
	      SID		      "73"
	      Position		      [25, 28, 55, 42]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "74"
	      Position		      [25, 73, 55, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      SID		      "75"
	      Ports		      [3, 1]
	      Position		      [220, 51, 250, 109]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,58,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 8.28571 49.7143 58 "
	      "0 ],[0.77 0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 8.28571 49.7143 58 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15"
	      ".88 10.1 6.1 ],[33.44 33.44 37.44 33.44 37.44 37.44 37.44 33.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 "
	      "],[29.44 29.44 33.44 33.44 29.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[25.44 25.44 29.44"
	      " 29.44 25.44 ],[1 1 1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[21.44 21.44 25.44 21.44 25.44 25.44 "
	      "21.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	      "');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');po"
	      "rt_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text'"
	      ");\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      SID		      "76"
	      Ports		      [1, 1]
	      Position		      [130, 94, 175, 126]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Right"
	      shift_bits	      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,b3ac20f4,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('\\bf{X >> 2}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "77"
	      Ports		      [1, 1]
	      Position		      [125, 21, 170, 49]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "o1"
	      SID		      "78"
	      Position		      [305, 23, 335, 37]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "o"
	      SID		      "79"
	      Position		      [310, 78, 340, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "sel"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, -25; 195, 0]
		DstBlock		"o1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		Points			[0, 30]
		DstBlock		"Shift"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [40, 0]
	      DstBlock		      "o"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "shift stage2"
	  SID			  "80"
	  Ports			  [2, 2]
	  Position		  [245, 115, 285, 175]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "shift stage2"
	    Location		    [278, 239, 746, 529]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sel"
	      SID		      "81"
	      Position		      [25, 28, 55, 42]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "82"
	      Position		      [25, 73, 55, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      SID		      "83"
	      Ports		      [3, 1]
	      Position		      [220, 51, 250, 109]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,58,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 8.28571 49.7143 58 "
	      "0 ],[0.77 0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 8.28571 49.7143 58 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15"
	      ".88 10.1 6.1 ],[33.44 33.44 37.44 33.44 37.44 37.44 37.44 33.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 "
	      "],[29.44 29.44 33.44 33.44 29.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[25.44 25.44 29.44"
	      " 29.44 25.44 ],[1 1 1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[21.44 21.44 25.44 21.44 25.44 25.44 "
	      "21.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	      "');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');po"
	      "rt_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text'"
	      ");\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      SID		      "84"
	      Ports		      [1, 1]
	      Position		      [130, 94, 175, 126]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Right"
	      shift_bits	      "4"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,f24dc431,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('\\bf{X >> 4}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "85"
	      Ports		      [1, 1]
	      Position		      [125, 21, 170, 49]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "o1"
	      SID		      "86"
	      Position		      [305, 23, 335, 37]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "o"
	      SID		      "87"
	      Position		      [310, 78, 340, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [40, 0]
	      DstBlock		      "o"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"Shift"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sel"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, -25; 195, 0]
		DstBlock		"o1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "shift stage3"
	  SID			  "88"
	  Ports			  [2, 2]
	  Position		  [310, 115, 350, 175]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "shift stage3"
	    Location		    [278, 239, 746, 529]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sel"
	      SID		      "89"
	      Position		      [25, 28, 55, 42]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "90"
	      Position		      [25, 73, 55, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      SID		      "91"
	      Ports		      [3, 1]
	      Position		      [220, 51, 250, 109]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,58,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 8.28571 49.7143 58 "
	      "0 ],[0.77 0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 8.28571 49.7143 58 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15"
	      ".88 10.1 6.1 ],[33.44 33.44 37.44 33.44 37.44 37.44 37.44 33.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 "
	      "],[29.44 29.44 33.44 33.44 29.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[25.44 25.44 29.44"
	      " 29.44 25.44 ],[1 1 1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[21.44 21.44 25.44 21.44 25.44 25.44 "
	      "21.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	      "');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');po"
	      "rt_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text'"
	      ");\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      SID		      "92"
	      Ports		      [1, 1]
	      Position		      [130, 94, 175, 126]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Right"
	      shift_bits	      "8"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,6fdd366c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('\\bf{X >> 8}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "93"
	      Ports		      [1, 1]
	      Position		      [125, 21, 170, 49]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "3"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "o1"
	      SID		      "94"
	      Position		      [305, 23, 335, 37]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "o"
	      SID		      "95"
	      Position		      [310, 78, 340, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "sel"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25; 195, 0]
		DstBlock		"o1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		Points			[0, 30]
		DstBlock		"Shift"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [40, 0]
	      DstBlock		      "o"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "shift stage4"
	  SID			  "96"
	  Ports			  [2, 2]
	  Position		  [370, 115, 410, 175]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "shift stage4"
	    Location		    [278, 239, 746, 529]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sel"
	      SID		      "97"
	      Position		      [25, 28, 55, 42]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "98"
	      Position		      [25, 73, 55, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      SID		      "99"
	      Ports		      [3, 1]
	      Position		      [220, 51, 250, 109]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,58,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 8.28571 49.7143 58 "
	      "0 ],[0.77 0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 8.28571 49.7143 58 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15"
	      ".88 10.1 6.1 ],[33.44 33.44 37.44 33.44 37.44 37.44 37.44 33.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 "
	      "],[29.44 29.44 33.44 33.44 29.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[25.44 25.44 29.44"
	      " 29.44 25.44 ],[1 1 1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[21.44 21.44 25.44 21.44 25.44 25.44 "
	      "21.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	      "');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');po"
	      "rt_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text'"
	      ");\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      SID		      "100"
	      Ports		      [1, 1]
	      Position		      [130, 94, 175, 126]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Right"
	      shift_bits	      "16"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,fe7d19d0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('\\bf{X >> 16}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "101"
	      Ports		      [1, 1]
	      Position		      [125, 21, 170, 49]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "4"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "o1"
	      SID		      "102"
	      Position		      [305, 23, 335, 37]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "o"
	      SID		      "103"
	      Position		      [310, 78, 340, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [40, 0]
	      DstBlock		      "o"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"Shift"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sel"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, -25; 195, 0]
		DstBlock		"o1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "shift stage5"
	  SID			  "104"
	  Ports			  [2, 2]
	  Position		  [440, 115, 480, 175]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "shift stage5"
	    Location		    [278, 239, 746, 529]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sel"
	      SID		      "105"
	      Position		      [25, 28, 55, 42]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "i"
	      SID		      "106"
	      Position		      [25, 73, 55, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      SID		      "107"
	      Ports		      [3, 1]
	      Position		      [220, 51, 250, 109]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "30,58,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 8.28571 49.7143 58 "
	      "0 ],[0.77 0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 8.28571 49.7143 58 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15"
	      ".88 10.1 6.1 ],[33.44 33.44 37.44 33.44 37.44 37.44 37.44 33.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 "
	      "],[29.44 29.44 33.44 33.44 29.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[25.44 25.44 29.44"
	      " 29.44 25.44 ],[1 1 1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[21.44 21.44 25.44 21.44 25.44 25.44 "
	      "21.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	      "');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');po"
	      "rt_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text'"
	      ");\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      SID		      "108"
	      Ports		      [1, 1]
	      Position		      [130, 94, 175, 126]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block costs nothing if full output precision is used."
	      shift_dir		      "Right"
	      shift_bits	      "32"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,32,1,1,white,blue,0,eb1657cf,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('\\bf{X >> 32}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "109"
	      Ports		      [1, 1]
	      Position		      [125, 21, 170, 49]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "5"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "o1"
	      SID		      "110"
	      Position		      [305, 23, 335, 37]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "o"
	      SID		      "111"
	      Position		      [310, 78, 340, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "sel"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25; 195, 0]
		DstBlock		"o1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "i"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		Points			[0, 30]
		DstBlock		"Shift"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [40, 0]
	      DstBlock		      "o"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "o"
	  SID			  "112"
	  Position		  [525, 153, 555, 167]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "shift stage"
	  SrcPort		  1
	  DstBlock		  "shift stage1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift stage1"
	  SrcPort		  1
	  DstBlock		  "shift stage2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift stage2"
	  SrcPort		  1
	  DstBlock		  "shift stage3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift stage3"
	  SrcPort		  1
	  DstBlock		  "shift stage4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift stage3"
	  SrcPort		  2
	  DstBlock		  "shift stage4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "shift stage2"
	  SrcPort		  2
	  DstBlock		  "shift stage3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "shift stage1"
	  SrcPort		  2
	  DstBlock		  "shift stage2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "shift stage"
	  SrcPort		  2
	  DstBlock		  "shift stage1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, -65]
	  DstBlock		  "shift stage"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "amt"
	  SrcPort		  1
	  Points		  [0, 5; 5, 0; 0, 25]
	  DstBlock		  "shift stage"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift stage5"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift stage4"
	  SrcPort		  1
	  DstBlock		  "shift stage5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift stage4"
	  SrcPort		  2
	  DstBlock		  "shift stage5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "shift stage5"
	  SrcPort		  2
	  DstBlock		  "o"
	  DstPort		  1
	}
	Annotation {
	  Name			  "MUX based combinatorial shifter"
	  Position		  [294, 60]
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  16
	}
      }
    }
    Line {
      SrcBlock		      "din"
      SrcPort		      1
      Points		      [0, 0; 45, 0]
      Branch {
	Points			[0, 265]
	DstBlock		"shift_amt"
	DstPort			1
      }
      Branch {
	DstBlock		"Delay3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "shift amount"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[0, 130]
	DstBlock		"din1"
	DstPort			1
      }
      Branch {
	DstBlock		"Delay1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Sine Wave"
      SrcPort		      1
      Points		      [50, 0]
      DstBlock		      "Manual Switch"
      DstPort		      1
    }
    Line {
      SrcBlock		      "data"
      SrcPort		      1
      Points		      [35, 0; 0, -35]
      DstBlock		      "Manual Switch"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Manual Switch"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"din"
	DstPort			1
      }
      Branch {
	Points			[0, -45]
	DstBlock		"din2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "shifter_luts"
      SrcPort		      1
      DstBlock		      "Delay2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay2"
      SrcPort		      1
      DstBlock		      "ref"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Manual Switch1"
      SrcPort		      1
      Points		      [10, 0; 0, -35]
      Branch {
	DstBlock		"shift amount"
	DstPort			1
      }
      Branch {
	Points			[0, -35]
	DstBlock		"shift1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Signal\nGenerator1"
      SrcPort		      1
      DstBlock		      "Abs1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "shift"
      SrcPort		      1
      Points		      [40, 0; 0, -50]
      DstBlock		      "Manual Switch1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Abs1"
      SrcPort		      1
      DstBlock		      "Manual Switch1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "enable"
      SrcPort		      1
      DstBlock		      "Delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "enable"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay"
      SrcPort		      1
      DstBlock		      "shifter_dsp48_macro"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Delay1"
      SrcPort		      1
      Points		      [0, 0; 35, 0]
      Branch {
	Points			[0, 35]
	DstBlock		"shifter_dsp48_macro"
	DstPort			1
      }
      Branch {
	Points			[0, -45]
	DstBlock		"Delay5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Delay3"
      SrcPort		      1
      Points		      [0, 0; 50, 0]
      Branch {
	DstBlock		"shifter_luts"
	DstPort			1
      }
      Branch {
	Points			[0, 150]
	DstBlock		"shifter_dsp48_macro"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Delay6"
      SrcPort		      1
      DstBlock		      "dsp48_shift"
      DstPort		      1
    }
    Line {
      SrcBlock		      "shifter_dsp48_macro"
      SrcPort		      1
      DstBlock		      "Delay6"
      DstPort		      1
    }
    Line {
      Name		      "ref"
      Labels		      [0, 0]
      SrcBlock		      "ref"
      SrcPort		      1
      Points		      [45, 0]
      Branch {
	Points			[0, 95]
	DstBlock		"Scope1"
	DstPort			1
      }
      Branch {
	DstBlock		"error_monitor"
	DstPort			1
      }
    }
    Line {
      Name		      "dout"
      Labels		      [0, 0]
      SrcBlock		      "dsp48_shift"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	Points			[0, -50]
	Branch {
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -55]
	  DstBlock		  "error_monitor"
	  DstPort		  2
	}
      }
      Branch {
	Points			[0, 15]
	DstBlock		"Scope1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Delay5"
      SrcPort		      1
      DstBlock		      "shifter_luts"
      DstPort		      2
    }
    Line {
      Name		      "din"
      Labels		      [0, 0]
      SrcBlock		      "din1"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      3
    }
    Line {
      Name		      "shift"
      Labels		      [0, 0]
      SrcBlock		      "shift_amt"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      4
    }
    Annotation {
      Name		      "35-bit arithmetic dynamic downshift "
      Position		      [434, 50]
      DropShadow	      on
      FontName		      "Arial"
      FontSize		      24
    }
    Annotation {
      Name		      "This testbench compares two dynamic shifter \nimplementations. The reference implementation \nis im"
      "plemented using LUTs as a cascade of 2:1 MUXes. \nThe DSP48 implementation used 2 DSP48s.  "
      Position		      [691, 75]
      HorizontalAlignment     "left"
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    &'<   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   !@.P  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960    "
    "   !C;VUP:6QA=&EO;@ .    6 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&E"
    "L871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',      "
    "     !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !          "
    "%    \"     $    '     0         0    !P   '1A<F=E=#$ #@   +@!   &    \"     (         !0    @    !     0    $    "
    "     !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0         %    \"     $    \"     0         "
    ".    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0     8   "
    " (    !          %    \"     $    )     0         0    \"0   $)I='-T<F5A;0         .    J     8    (     0        "
    " %    \"     $    \"     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<"
    "F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@    @   "
    " $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0    @    !     P    $    "
    "     $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B"
    "4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<V"
    "MS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %   "
    " \"     $    '     0         0    !P   $1E9F%U;'0 #@   *@V   &    \"     (         !0    @    !     0    $        "
    " !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    B!H   8    (     @         %    \"     $    !     0         %  0 "
    "'@    $    X!   :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=             "
    "                      <W!E960                                 <&%C:V%G90                              <WEN=&AE<VES"
    "7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     9&ER96-T;W)Y                            =&5S=&"
    ")E;F-H7W-G861V86YC960             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       "
    ":6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9         "
    "      8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E"
    "9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9         "
    "                  :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8VM?='EP90  "
    "                        8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                        <V=?;6%S:U"
    "]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL                    8VQO"
    "8VM?;&]C                            <WEN=&AE<VES7VQA;F=U86=E                8V5?8VQR                              "
    "  <')E<V5R=F5?:&EE<F%R8VAY                8VQO8VM?=W)A<'!E<@                      9&-M7VEN<'5T7V-L;V-K7W!E<FEO9   "
    "        8W)E871E7VEN=&5R9F%C95]D;V-U;65N=       <')O:E]T>7!E                            #@   $@    &    \"     0  "
    "       !0    @    !    $0    $         $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          "
    "%    \"     $    '     0         0    !P   '9I<G1E>#8 #@   $     &    \"     0         !0    @    !    \"@    $   "
    "      $     H   !X8S9V8W@R-#!T        #@   #     &    \"     0         !0    @    !     @    $         $  \" \"TQ "
    "  .    .     8    (    !          %    \"     $    %     0         0    !0   &9F-S@T    #@   #     &    \"     0  "
    "       !0    @               $         $          .    ,     8    (    !          %    \"     $    #     0        "
    " 0  , 6%-4  X   !     !@    @    $          4    (     0    D    !         !     )    +B]N971L:7-T          X    P"
    "    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @    ! "
    "    P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3    X    P "
    "   !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @       "
    "        $         $          .    ,     8    (    !          %    \"                0         0          X    P   "
    " !@    @    $          4    (               !         !          #@   $@    &    \"     0         !0    @    !    "
    "&     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"               "
    " 0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \""
    "     0         !0    @               $         $          .    ,     8    (    !          %    \"     $    !     0"
    "         0  $ ,     X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   $     &    \"  "
    "   0         !0    @    !    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   $     &    \"     0         !0 "
    "   @    !    $     $         $    !    !S>7-T96U?9V5N97)A=&]R#@   #@    &    \"     0         !0    @    !    !P  "
    "  $         $     <    X+C(N14$Q  X   !0    !@    @    $          4    (     0   !T    !         !     =    -3$L-3"
    " L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0    .    P $   8    (    !          %    \"     $   \". 0   0         0    C@$  &"
    "9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3$@-3$@,\"!=+%LP(# @-3 @-3 @72Q;,\"XY,R P+C"
    "DR(# N.#9=*3L*<&%T8V@H6S$R(#0@,38@-\" Q,B R-2 R.2 S,R T-R S-B R-2 Q-R R.2 Q-R R-2 S-B T-R S,R R.2 R-2 Q,B!=+%LU(#$"
    "S(#(U(#,W(#0U(#0U(#0Q(#0U(#0U(#,T(#0U(#,W(#(U(#$S(#4@,38@-2 U(#D@-2 U(%TL6S N-B P+C(@,\"XR-5TI.PIP;&]T*%LP(# @-3$@"
    "-3$@,\"!=+%LP(#4P(#4P(# @,\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345."
    "5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L*   .    ,     8    (    !       "
    "   %    \"                0         0          X   #X\"P  !@    @    $          4    (     0   ,4+   !         !  "
    "  #%\"P  /\"$M+2 @*B @0V]P>7)I9VAT(\"AC*2 R,# U+\"!8:6QI;G@L($EN8RX@($%L;\"!2:6=H=',@4F5S97)V960N(\" @(\" @(\" @(\""
    " @+2T^/\"$M+2 @*B @4F5P<F]D=6-T:6]N(&]R(')E=7-E+\"!I;B!A;GD@9F]R;2P@=VET:&]U=\"!T:&4@97AP;&EC:70@=W)I='1E;B @+2T^/"
    "\"$M+2 @*B @8V]N<V5N=\"!O9B!8:6QI;G@L($EN8RXL(&ES('-T<FEC=&QY('!R;VAI8FET960N(\" @(\" @(\" @(\" @(\" @(\" @+2T^/'-"
    "Y<V=E;F)L;V-K(&AA<U]U<V5R9&%T83TB=')U92(@=&%G/2)G96Y8(B!B;&]C:U]T>7!E/2)S>7-T96U?9V5N97)A=&]R(B!S:6UU;&EN:VYA;64]("
    "B!3>7-T96T@1V5N97)A=&]R(B ^\"B \\:6-O;B!W:61T:#TB-3$B(&)G7V-O;&]R/2)B96EG92(@:&5I9VAT/2(U,\"(@8V%P=&EO;E]F;W)M870]"
    "(E-Y<W1E;5QN1V5N97)A=&]R(B!W;6%R:U]C;VQO<CTB<F5D(B O/@H@/&-A;&QB86-K<R!$96QE=&5&8VX](GAL4WES9V5N1U5)*\"=D96QE=&4G+"
    "\"!G8W,L(&=C8F@I.R(@3W!E;D9C;CTB>&Q3>7-G96Y'54DH)W-T87)T=7 G+&=C<RQG8V)H*2(@36]D96Q#;&]S949C;CTB>&Q3>7-G96Y'54DH)T"
    "-L;W-E)RQG8W,L9V-B:\"DB(%!O<W13879E1F-N/2)X;%-Y<V=E;D=522@G4V%V92<I(B O/@H@/&QI8G)A<FEE<SX*(\" \\;&EB<F%R>2!N86UE/"
    "2)X8G-);F1E>\"(@+SX*(\" \\;&EB<F%R>2!N86UE/2)X8G-\"87-I8R(@+SX*(\" \\;&EB<F%R>2!N86UE/2)X8G-4;V]L<R(@+SX*(#PO;&EB<"
    "F%R:65S/@H@/'-U8G-Y<W1E;5]M;V1E;\"!F:6QE/2)S>7-T96U?9V5N97)A=&]R7W-U8G-Y<W1E;2YM9&PB(\"\\^\"B \\8FQO8VMG=6D@;&%B96"
    "P](EAI;&EN>\"!3>7-T96T@1V5N97)A=&]R(B ^\"B @/&5D:71B;W@@979A;'5A=&4](F9A;'-E(B!M=6QT:5]L:6YE/2)T<G5E(B!N86UE/2)I;F"
    "9O961I=\"(@<F5A9%]O;FQY/2)T<G5E(B!D969A=6QT/2(@4WES=&5M($=E;F5R871O<B(@+SX*(\" \\961I=&)O>\"!E=F%L=6%T93TB9F%L<V4B"
    "(&YA;64](GAI;&EN>&9A;6EL>2(@9&5F875L=#TB5FER=&5X-\"(@;&%B96P](EAI;&EN>\"!F86UI;'DB(\"\\^\"B @/&5D:71B;W@@979A;'5A="
    "&4](F9A;'-E(B!N86UE/2)P87)T(B!D969A=6QT/2)X8S1V<W@S-2(@;&%B96P](E!A<G0B(\"\\^\"B @/&5D:71B;W@@979A;'5A=&4](F9A;'-E"
    "(B!N86UE/2)S<&5E9\"(@9&5F875L=#TB+3$P(B!L86)E;#TB4W!E960B(\"\\^\"B @/&5D:71B;W@@979A;'5A=&4](F9A;'-E(B!N86UE/2)P86"
    "-K86=E(B!D969A=6QT/2)F9C8V.\"(@;&%B96P](E!A8VMA9V4B(\"\\^\"B @/&QI<W1B;W@@979A;'5A=&4](G1R=64B(&YA;64](G-Y;G1H97-I"
    "<U]T;V]L(B!D969A=6QT/2)84U0B(&QA8F5L/2)3>6YT:&5S:7,@=&]O;\"(@/@H@(\" \\:71E;2!V86QU93TB4W!E8W1R=6TB(\"\\^\"B @(#QI"
    "=&5M('9A;'5E/2)3>6YP;&EF>2(@+SX*(\" @/&ET96T@=F%L=64](E-Y;G!L:69Y(%!R;R(@+SX*(\" @/&ET96T@=F%L=64](EA35\"(@+SX*(\""
    " @/&ET96T@=F%L=64](E!R96-I<VEO;B(@+SX*(\" \\+VQI<W1B;W@^\"B @/&5D:71B;W@@979A;'5A=&4](F9A;'-E(B!N86UE/2)D:7)E8W1O<"
    "GDB(&1E9F%U;'0](BXO;F5T;&ES=\"(@;&%B96P](E1A<F=E=\"!D:7)E8W1O<GDB(\"\\^\"B @/&-H96-K8F]X(&5V86QU871E/2)T<G5E(B!N86"
    "UE/2)T97-T8F5N8V@B(&1E9F%U;'0](F]F9B(@;&%B96P](E1E<W1B96YC:\"(@+SX*(\" \\961I=&)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB"
    "<VEM=6QI;FM?<&5R:6]D(B!D969A=6QT/2(Q(B!L86)E;#TB4VEM=6QI;FL@<&5R:6]D(B O/@H@(#QE9&ET8F]X(&5V86QU871E/2)T<G5E(B!N86"
    "UE/2)S>7-C;&M?<&5R:6]D(B!D969A=6QT/2(Q,\"(@;&%B96P](E-Y<W1E;2!C;&]C:R!P97)I;V0B(\"\\^\"B @/&-H96-K8F]X(&5V86QU871E"
    "/2)T<G5E(B!N86UE/2)I;F-R7VYE=&QI<W0B(&1E9F%U;'0](F]F9B(@;&%B96P](DEN8W)E;65N=&%L(&YE=&QI<W1I;F<B(\"\\^\"B @/&QI<W1"
    "B;W@@979A;'5A=&4](G1R=64B(&YA;64](G1R:6U?=F)I=',B(&1E9F%U;'0](D5V97)Y=VAE<F4@:6X@4W5B4WES=&5M(B!L86)E;#TB5')I;2!V8"
    "6QI9\"!B:71S(B ^\"B @(#QI=&5M('9A;'5E/2)!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,B(\"\\^\"B @(#QI=&5M('9A;'5E/2)%=F5R>7=H9"
    "7)E(&EN(%-U8E-Y<W1E;2(@+SX*(\" @/&ET96T@=F%L=64](DYO(%=H97)E(&EN(%-U8E-Y<W1E;2(@+SX*(\" \\+VQI<W1B;W@^\"B @/&QI<W1"
    "B;W@@979A;'5A=&4](G1R=64B(&YA;64](F1B;%]O=G)D(B!D969A=6QT/2)!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,B(&QA8F5L/2)/=F5R<FED"
    "92!W:71H(&1O=6)L97,B(#X*(\" @/&ET96T@=F%L=64](D%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<R(@+SX*(\" @/&ET96T@=F%L=64](D5V97)"
    "Y=VAE<F4@:6X@4W5B4WES=&5M(B O/@H@(\" \\:71E;2!V86QU93TB3F\\@5VAE<F4@:6X@4W5B4WES=&5M(B O/@H@(#PO;&ES=&)O>#X*(\" \\"
    ";&ES=&)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB8V]R95]G96YE<F%T:6]N(B!D969A=6QT/2)!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,B(&QA"
    "8F5L/2)'96YE<F%T92!C;W)E<R(@/@H@(\" \\:71E;2!V86QU93TB06-C;W)D:6YG('1O($)L;V-K($UA<VMS(B O/@H@(\" \\:71E;2!V86QU93"
    "TB179E<GEW:&5R92!!=F%I;&%B;&4B(\"\\^\"B @(#QI=&5M('9A;'5E/2).;W0@3F5E9&5D(\"T@06QR96%D>2!'96YE<F%T960B(\"\\^\"B @/"
    "\"]L:7-T8F]X/@H@(#QC:&5C:V)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB<G5N7V-O<F5G96XB(&1E9F%U;'0](F]F9B(@;&%B96P](E)U;B!#;"
    "W)E1V5N(B O/@H@(#QC:&5C:V)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB9&5P<F5C871E9%]C;VYT<F]L(B!D969A=6QT/2)O9F8B(&QA8F5L/2"
    ")3:&]W(&1E<')E8V%T960@8V]N=')O;',B(\"\\^\"B @/&AI9&1E;G9A<B!E=F%L=6%T93TB=')U92(@;F%M93TB979A;%]F:65L9\"(@9&5F875L"
    "=#TB,\"(@+SX*(#PO8FQO8VMG=6D^\"CPO<WES9V5N8FQO8VL^\"@    X    P    !@    @    $          4    (               !   "
    "      !          #@   #     &    \"     0         !0    @    !    !     $         $  $ %9(1$P.    .     8    (    "
    "!@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8         !0    @    !   "
    "  0    $         \"0    @               X   !     !@    @    $          4    (     0    T    !         !     -    "
    "0VQO8VL@16YA8FQE<P    X    P    !@    @    $          4    (     0    ,    !         !   P Q,#  #@   #     &    \""
    "     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"     $    1     0"
    "         0    $0   %!R;VIE8W0@3F%V:6=A=&]R          X   #(&P  !@    @    \"          4    (     0    $    !       "
    "   4 !  >     0   )($  !I;F9O961I=                             !X:6QI;GAF86UI;'D                       !P87)T     "
    "                             !S<&5E9                                 !P86-K86=E                              !S>6Y"
    "T:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?=&]O;                     !D:7)E8W1O<GD                          "
    " !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@                           !S>7-C;&M?<&5R:6]D               "
    "       !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D "
    "             !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%"
    "D=F%N8V5D          !R=6Y?8V]R96=E;@                        !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD "
    "                         !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,                           !B;&]C:U]"
    "T>7!E                          !B;&]C:U]V97)S:6]N                      !S9U]I8V]N7W-T870                       !S9"
    "U]M87-K7V1I<W!L87D                   !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                "
    "   !C;&]C:U]L;V,                           !S>6YT:&5S:7-?;&%N9W5A9V4               !C95]C;'(                      "
    "         !P<F5S97)V95]H:65R87)C:'D               !P;W-T9V5N97)A=&EO;E]F8VX               !S971T:6YG<U]F8VX        "
    "               !C;&]C:U]W<F%P<&5R                      !D8VU?:6YP=71?8VQO8VM?<&5R:6]D          !V97)S:6]N         "
    "                     !C<F5A=&5?:6YT97)F86-E7V1O8W5M96YT      !P<F]J7W1Y<&4                                    .   "
    " 2     8    (    !          %    \"     $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X    X   "
    " !@    @    $          4    (     0    <    !         !     '    =FER=&5X-@ .    0     8    (    !          %    \""
    "     $    *     0         0    \"@   'AC-G9C>#(T,'0        .    ,     8    (    !          %    \"     $    \"    "
    " 0         0  ( +3$   X    X    !@    @    $          4    (     0    4    !         !     %    9F8W.#0    .    , "
    "    8    (    !          %    \"                0         0          X    P    !@    @    $          4    (     0 "
    "   ,    !         !   P!84U0 #@   $     &    \"     0         !0    @    !    \"0    $         $     D    N+VYE=&Q"
    "I<W0         #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !   "
    "       %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    (    !         "
    "!   @ Q,   #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !     "
    "     %    \"                0         0          X    P    !@    @    $          4    (               !         ! "
    "         #@   #     &    \"     0         !0    @               $         $          .    2     8    (    !       "
    "   %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4 "
    "   (               !         !          #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9"
    "@ .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          4   "
    " (     0    $    !         !   0 P    #@   #     &    \"     0         !0    @    !     0    $         $  ! #     "
    ".    0     8    (    !          %    \"     $    +     0         0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    0     8"
    "    (    !          %    \"     $    0     0         0    $    '-Y<W1E;5]G96YE<F%T;W(.    .     8    (    !       "
    "   %    \"     $    '     0         0    !P   #@N,BY%03$ #@   %     &    \"     0         !0    @    !    '0    $ "
    "        $    !T    U,2PU,\"PM,2PM,2QR960L8F5I9V4L,\"PP-S<S-     X   #  0  !@    @    $          4    (     0   (X!"
    "   !         !    \". 0  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!G<F%P:&EC<R<I.PIP871C:\"A;,\" U,2 U,2 P(%TL6S "
    "@,\" U,\" U,\"!=+%LP+CDS(# N.3(@,\"XX-ETI.PIP871C:\"A;,3(@-\" Q-B T(#$R(#(U(#(Y(#,S(#0W(#,V(#(U(#$W(#(Y(#$W(#(U(#,"
    "V(#0W(#,S(#(Y(#(U(#$R(%TL6S4@,3,@,C4@,S<@-#4@-#4@-#$@-#4@-#4@,S0@-#4@,S<@,C4@,3,@-2 Q-B U(#4@.2 U(#4@72Q;,\"XV(# N"
    ",B P+C(U72D[\"G!L;W0H6S @,\" U,2 U,2 P(%TL6S @-3 @-3 @,\" P(%TI.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!G<F%P:"
    "&EC<R<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I"
    ".PH   X    P    !@    @    $          4    (               !         !          #@   /@+   &    \"     0         !"
    "0    @    !    Q0L   $         $    ,4+   \\(2TM(\" J(\"!#;W!Y<FEG:'0@*&,I(#(P,#4L(%AI;&EN>\"P@26YC+B @06QL(%)I9VA"
    "T<R!297-E<G9E9\"X@(\" @(\" @(\" @(\" M+3X\\(2TM(\" J(\"!297!R;V1U8W1I;VX@;W(@<F5U<V4L(&EN(&%N>2!F;W)M+\"!W:71H;W5T"
    "('1H92!E>'!L:6-I=\"!W<FET=&5N(\" M+3X\\(2TM(\" J(\"!C;VYS96YT(&]F(%AI;&EN>\"P@26YC+BP@:7,@<W1R:6-T;'D@<')O:&EB:71E"
    "9\"X@(\" @(\" @(\" @(\" @(\" @(\" M+3X\\<WES9V5N8FQO8VL@:&%S7W5S97)D871A/2)T<G5E(B!T86<](F=E;E@B(&)L;V-K7W1Y<&4](G"
    "-Y<W1E;5]G96YE<F%T;W(B('-I;75L:6YK;F%M93TB(%-Y<W1E;2!'96YE<F%T;W(B(#X*(#QI8V]N('=I9'1H/2(U,2(@8F=?8V]L;W(](F)E:6=E"
    "(B!H96EG:'0](C4P(B!C87!T:6]N7V9O<FUA=#TB4WES=&5M7&Y'96YE<F%T;W(B('=M87)K7V-O;&]R/2)R960B(\"\\^\"B \\8V%L;&)A8VMS($"
    "1E;&5T949C;CTB>&Q3>7-G96Y'54DH)V1E;&5T92<L(&=C<RP@9V-B:\"D[(B!/<&5N1F-N/2)X;%-Y<V=E;D=522@G<W1A<G1U<\"<L9V-S+&=C8F"
    "@I(B!-;V1E;$-L;W-E1F-N/2)X;%-Y<V=E;D=522@G0VQO<V4G+&=C<RQG8V)H*2(@4&]S=%-A=F5&8VX](GAL4WES9V5N1U5)*\"=3879E)RDB(\""
    "\\^\"B \\;&EB<F%R:65S/@H@(#QL:6)R87)Y(&YA;64](GAB<TEN9&5X(B O/@H@(#QL:6)R87)Y(&YA;64](GAB<T)A<VEC(B O/@H@(#QL:6)R8"
    "7)Y(&YA;64](GAB<U1O;VQS(B O/@H@/\"]L:6)R87)I97,^\"B \\<W5B<WES=&5M7VUO9&5L(&9I;&4](G-Y<W1E;5]G96YE<F%T;W)?<W5B<WES"
    "=&5M+FUD;\"(@+SX*(#QB;&]C:V=U:2!L86)E;#TB6&EL:6YX(%-Y<W1E;2!'96YE<F%T;W(B(#X*(\" \\961I=&)O>\"!E=F%L=6%T93TB9F%L<V"
    "4B(&UU;'1I7VQI;F4](G1R=64B(&YA;64](FEN9F]E9&ET(B!R96%D7V]N;'D](G1R=64B(&1E9F%U;'0](B!3>7-T96T@1V5N97)A=&]R(B O/@H@"
    "(#QE9&ET8F]X(&5V86QU871E/2)F86QS92(@;F%M93TB>&EL:6YX9F%M:6QY(B!D969A=6QT/2)6:7)T97@T(B!L86)E;#TB6&EL:6YX(&9A;6EL>2"
    "(@+SX*(\" \\961I=&)O>\"!E=F%L=6%T93TB9F%L<V4B(&YA;64](G!A<G0B(&1E9F%U;'0](GAC-'9S>#,U(B!L86)E;#TB4&%R=\"(@+SX*(\" "
    "\\961I=&)O>\"!E=F%L=6%T93TB9F%L<V4B(&YA;64](G-P965D(B!D969A=6QT/2(M,3 B(&QA8F5L/2)3<&5E9\"(@+SX*(\" \\961I=&)O>\"!"
    "E=F%L=6%T93TB9F%L<V4B(&YA;64](G!A8VMA9V4B(&1E9F%U;'0](F9F-C8X(B!L86)E;#TB4&%C:V%G92(@+SX*(\" \\;&ES=&)O>\"!E=F%L=6"
    "%T93TB=')U92(@;F%M93TB<WEN=&AE<VES7W1O;VPB(&1E9F%U;'0](EA35\"(@;&%B96P](E-Y;G1H97-I<R!T;V]L(B ^\"B @(#QI=&5M('9A;'"
    "5E/2)3<&5C=')U;2(@+SX*(\" @/&ET96T@=F%L=64](E-Y;G!L:69Y(B O/@H@(\" \\:71E;2!V86QU93TB4WEN<&QI9GD@4')O(B O/@H@(\" \\"
    ":71E;2!V86QU93TB6%-4(B O/@H@(\" \\:71E;2!V86QU93TB4')E8VES:6]N(B O/@H@(#PO;&ES=&)O>#X*(\" \\961I=&)O>\"!E=F%L=6%T9"
    "3TB9F%L<V4B(&YA;64](F1I<F5C=&]R>2(@9&5F875L=#TB+B]N971L:7-T(B!L86)E;#TB5&%R9V5T(&1I<F5C=&]R>2(@+SX*(\" \\8VAE8VMB;"
    "W@@979A;'5A=&4](G1R=64B(&YA;64](G1E<W1B96YC:\"(@9&5F875L=#TB;V9F(B!L86)E;#TB5&5S=&)E;F-H(B O/@H@(#QE9&ET8F]X(&5V86"
    "QU871E/2)T<G5E(B!N86UE/2)S:6UU;&EN:U]P97)I;V0B(&1E9F%U;'0](C$B(&QA8F5L/2)3:6UU;&EN:R!P97)I;V0B(\"\\^\"B @/&5D:71B;"
    "W@@979A;'5A=&4](G1R=64B(&YA;64](G-Y<V-L:U]P97)I;V0B(&1E9F%U;'0](C$P(B!L86)E;#TB4WES=&5M(&-L;V-K('!E<FEO9\"(@+SX*(\""
    " \\8VAE8VMB;W@@979A;'5A=&4](G1R=64B(&YA;64](FEN8W)?;F5T;&ES=\"(@9&5F875L=#TB;V9F(B!L86)E;#TB26YC<F5M96YT86P@;F5T;&"
    "ES=&EN9R(@+SX*(\" \\;&ES=&)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB=')I;5]V8FET<R(@9&5F875L=#TB179E<GEW:&5R92!I;B!3=6)3>"
    "7-T96TB(&QA8F5L/2)4<FEM('9A;&ED(&)I=',B(#X*(\" @/&ET96T@=F%L=64](D%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<R(@+SX*(\" @/&ET"
    "96T@=F%L=64](D5V97)Y=VAE<F4@:6X@4W5B4WES=&5M(B O/@H@(\" \\:71E;2!V86QU93TB3F\\@5VAE<F4@:6X@4W5B4WES=&5M(B O/@H@(#P"
    "O;&ES=&)O>#X*(\" \\;&ES=&)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB9&)L7V]V<F0B(&1E9F%U;'0](D%C8V]R9&EN9R!T;R!\";&]C:R!-8"
    "7-K<R(@;&%B96P](D]V97)R:61E('=I=&@@9&]U8FQE<R(@/@H@(\" \\:71E;2!V86QU93TB06-C;W)D:6YG('1O($)L;V-K($UA<VMS(B O/@H@("
    "\" \\:71E;2!V86QU93TB179E<GEW:&5R92!I;B!3=6)3>7-T96TB(\"\\^\"B @(#QI=&5M('9A;'5E/2).;R!7:&5R92!I;B!3=6)3>7-T96TB(\""
    "\\^\"B @/\"]L:7-T8F]X/@H@(#QL:7-T8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)C;W)E7V=E;F5R871I;VXB(&1E9F%U;'0](D%C8V]R9&EN9"
    "R!T;R!\";&]C:R!-87-K<R(@;&%B96P](D=E;F5R871E(&-O<F5S(B ^\"B @(#QI=&5M('9A;'5E/2)!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,B"
    "(\"\\^\"B @(#QI=&5M('9A;'5E/2)%=F5R>7=H97)E($%V86EL86)L92(@+SX*(\" @/&ET96T@=F%L=64](DYO=\"!.965D960@+2!!;')E861Y("
    "$=E;F5R871E9\"(@+SX*(\" \\+VQI<W1B;W@^\"B @/&-H96-K8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)R=6Y?8V]R96=E;B(@9&5F875L=#T"
    "B;V9F(B!L86)E;#TB4G5N($-O<F5'96XB(\"\\^\"B @/&-H96-K8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)D97!R96-A=&5D7V-O;G1R;VPB(&"
    "1E9F%U;'0](F]F9B(@;&%B96P](E-H;W<@9&5P<F5C871E9\"!C;VYT<F]L<R(@+SX*(\" \\:&ED9&5N=F%R(&5V86QU871E/2)T<G5E(B!N86UE/"
    "2)E=F%L7V9I96QD(B!D969A=6QT/2(P(B O/@H@/\"]B;&]C:V=U:3X*/\"]S>7-G96YB;&]C:SX*    #@   #     &    \"     0         "
    "!0    @               $         $          .    ,     8    (    !          %    \"     $    $     0         0  0 5"
    "DA$3 X    X    !@    @    &          4    (     0    $    !          D    (               .    .     8    (    !@ "
    "        %    \"     $    !     0         )    \"               #@   %     &    \"     0         !0    @    !    &0"
    "    $         $    !D   !X;$)I='-T<F5A;5!O<W1'96YE<F%T:6]N          X   !(    !@    @    $          4    (     0  "
    " !0    !         !     4    >&Q4;W!,979E;$YE=&QI<W1'54D     #@   $     &    \"     0         !0    @    !    #0   "
    " $         $     T   !#;&]C:R!%;F%B;&5S    #@   #     &    \"     0         !0    @    !     P    $         $  # #"
    "$P,  .    ,     8    (    !          %    \"     $    $     0         0  0 ,3$N,@X    P    !@    @    $          4"
    "    (     0    ,    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    $0    $         $    !$ "
    "  !0<F]J96-T($YA=FEG871O<@         .    8#L   8    (     @         %    \"     $    !     0         %  0 #     $  "
    "  8    <VAA<F5D        8V]M<&EL871I;VX #@   %@$   &    \"     (         !0    @    !     0    $         !0 $ !,   "
    " !    F    &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=         !T"
    "<FEM7W9B:71S            9&)L7V]V<F0              &1E<')E8V%T961?8V]N=')O; !B;&]C:U]I8V]N7V1I<W!L87D #@   #@    &  "
    "  \"     0         !0    @    !    !P    $         $     <   !T87)G970Q  X   \"X 0  !@    @    \"          4    ( "
    "    0    $    !          4 !  '     0    X   !K97ES    =F%L=65S    #@   +@    &    \"     $         !0    @    !  "
    "   @    $         #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !(1$P@3F5T;&ES=     "
    "  #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !\":71S=')E86T         #@   *@    & "
    "   \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    !P    $      "
    "   $     <   !T87)G970Q  X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,@ .   "
    " ,     8    (    !          %    \"     $    !     0         0  $ ,0    X    P    !@    @    $          4    (    "
    " 0    ,    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    %P    $         $    !<   !%=F5R>"
    "7=H97)E(&EN(%-U8E-Y<W1E;0 .    2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R"
    "!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \" "
    "    0         !0    @    !    !P    $         $     <   !$969A=6QT  X   \"H-@  !@    @    \"          4    (     0"
    "    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E=#( #@   (@:   &    \"     (         !0    @    !     0 "
    "   $         !0 $ !X    !    . 0  &EN9F]E9&ET                             'AI;&EN>&9A;6EL>0                       "
    "'!A<G0                                  '-P965D                                 '!A8VMA9V4                        "
    "      '-Y;G1H97-I<U]T;V]L7W-G861V86YC960      '-Y;G1H97-I<U]T;V]L                     &1I<F5C=&]R>0               "
    "            '1E<W1B96YC:%]S9V%D=F%N8V5D             '1E<W1B96YC:                            '-Y<V-L:U]P97)I;V0    "
    "                  &EN8W)?;F5T;&ES=%]S9V%D=F%N8V5D         '1R:6U?=F)I='-?<V=A9'9A;F-E9            &1B;%]O=G)D7W-G8"
    "61V86YC960              &-O<F5?9V5N97)A=&EO;E]S9V%D=F%N8V5D     &-O<F5?9V5N97)A=&EO;@                   ')U;E]C;W)"
    "E9V5N7W-G861V86YC960          ')U;E]C;W)E9V5N                         &1E<')E8V%T961?8V]N=')O;%]S9V%D=F%N8V5D &5V8"
    "6Q?9FEE;&0                          &AA<U]A9'9A;F-E9%]C;VYT<F]L             '-G9W5I7W!O<P                         "
    "  &)L;V-K7W1Y<&4                          &)L;V-K7W9E<G-I;VX                      '-G7VEC;VY?<W1A=                "
    "        '-G7VUA<VM?9&ES<&QA>0                   '-G7VQI<W1?8V]N=&5N=',                  '-G7V)L;V-K9W5I7WAM;      "
    "              &-L;V-K7VQO8P                           '-Y;G1H97-I<U]L86YG=6%G90               &-E7V-L<@           "
    "                    '!R97-E<G9E7VAI97)A<F-H>0               &-L;V-K7W=R87!P97(                      &1C;5]I;G!U=%]"
    "C;&]C:U]P97)I;V0          &-R96%T95]I;G1E<F9A8V5?9&]C=6UE;G0      '!R;VI?='EP90                            X   !( "
    "   !@    @    $          4    (     0   !$    !         !     1    (%-Y<W1E;2!'96YE<F%T;W(         #@   #@    &   "
    " \"     0         !0    @    !    !P    $         $     <   !V:7)T97@V  X   !     !@    @    $          4    (    "
    " 0    H    !         !     *    >&,V=F-X,C0P=         X    P    !@    @    $          4    (     0    (    !      "
    "   !   @ M,0  #@   #@    &    \"     0         !0    @    !    !0    $         $     4   !F9C<X-     X    P    !@ "
    "   @    $          4    (               !         !          #@   #     &    \"     0         !0    @    !     P  "
    "  $         $  # %A35  .    0     8    (    !          %    \"     $    )     0         0    \"0   \"XO;F5T;&ES=  "
    "        .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $        "
    "  4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $         $  \""
    " #$P   .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $         "
    " 4    (               !         !          #@   #     &    \"     0         !0    @               $         $     "
    "     .    ,     8    (    !          %    \"                0         0          X   !(    !@    @    $          4"
    "    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @ "
    "              $         $          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X  "
    "  P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @   "
    " !     0    $         $  ! #     .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X   !"
    "     !@    @    $          4    (     0    L    !         !     +    +3$L+3$L+3$L+3$       X   !     !@    @    $ "
    "         4    (     0   !     !         !     0    <WES=&5M7V=E;F5R871O<@X    X    !@    @    $          4    (   "
    "  0    <    !         !     '    .\"XR+D5!,0 .    4     8    (    !          %    \"     $    =     0         0   "
    " '0   #4Q+#4P+\"TQ+\"TQ+')E9\"QB96EG92PP+# W-S,T    #@   , !   &    \"     0         !0    @    !    C@$   $      "
    "   $    (X!  !F<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4"
    "P(%TL6S N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@,CD@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD"
    "@,C4@,3(@72Q;-2 Q,R R-2 S-R T-2 T-2 T,2 T-2 T-2 S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L"
    "*<&QO=\"A;,\" P(#4Q(#4Q(# @72Q;,\" U,\" U,\" P(# @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\""
    "F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@ "
    "  #     &    \"     0         !0    @               $         $          .    ^ L   8    (    !          %    \"  "
    "   $   #%\"P   0         0    Q0L  #PA+2T@(\"H@($-O<'ER:6=H=\" H8RD@,C P-2P@6&EL:6YX+\"!);F,N(\"!!;&P@4FEG:'1S(%)E"
    "<V5R=F5D+B @(\" @(\" @(\" @(\"TM/CPA+2T@(\"H@(%)E<')O9'5C=&EO;B!O<B!R975S92P@:6X@86YY(&9O<FTL('=I=&AO=70@=&AE(&5X<"
    "&QI8VET('=R:71T96X@(\"TM/CPA+2T@(\"H@(&-O;G-E;G0@;V8@6&EL:6YX+\"!);F,N+\"!I<R!S=')I8W1L>2!P<F]H:6)I=&5D+B @(\" @(\""
    " @(\" @(\" @(\" @(\"TM/CQS>7-G96YB;&]C:R!H87-?=7-E<F1A=&$](G1R=64B('1A9STB9V5N6\"(@8FQO8VM?='EP93TB<WES=&5M7V=E;F5"
    "R871O<B(@<VEM=6QI;FMN86UE/2(@4WES=&5M($=E;F5R871O<B(@/@H@/&EC;VX@=VED=&@](C4Q(B!B9U]C;VQO<CTB8F5I9V4B(&AE:6=H=#TB-"
    "3 B(&-A<'1I;VY?9F]R;6%T/2)3>7-T96U<;D=E;F5R871O<B(@=VUA<FM?8V]L;W(](G)E9\"(@+SX*(#QC86QL8F%C:W,@1&5L971E1F-N/2)X;%"
    "-Y<V=E;D=522@G9&5L971E)RP@9V-S+\"!G8V)H*3LB($]P96Y&8VX](GAL4WES9V5N1U5)*\"=S=&%R='5P)RQG8W,L9V-B:\"DB($UO9&5L0VQO<"
    "V5&8VX](GAL4WES9V5N1U5)*\"=#;&]S92<L9V-S+&=C8F@I(B!0;W-T4V%V949C;CTB>&Q3>7-G96Y'54DH)U-A=F4G*2(@+SX*(#QL:6)R87)I97"
    ",^\"B @/&QI8G)A<GD@;F%M93TB>&)S26YD97@B(\"\\^\"B @/&QI8G)A<GD@;F%M93TB>&)S0F%S:6,B(\"\\^\"B @/&QI8G)A<GD@;F%M93TB>"
    "&)S5&]O;',B(\"\\^\"B \\+VQI8G)A<FEE<SX*(#QS=6)S>7-T96U?;6]D96P@9FEL93TB<WES=&5M7V=E;F5R871O<E]S=6)S>7-T96TN;61L(B "
    "O/@H@/&)L;V-K9W5I(&QA8F5L/2)8:6QI;G@@4WES=&5M($=E;F5R871O<B(@/@H@(#QE9&ET8F]X(&5V86QU871E/2)F86QS92(@;75L=&E?;&EN9"
    "3TB=')U92(@;F%M93TB:6YF;V5D:70B(')E861?;VYL>3TB=')U92(@9&5F875L=#TB(%-Y<W1E;2!'96YE<F%T;W(B(\"\\^\"B @/&5D:71B;W@@"
    "979A;'5A=&4](F9A;'-E(B!N86UE/2)X:6QI;GAF86UI;'DB(&1E9F%U;'0](E9I<G1E>#0B(&QA8F5L/2)8:6QI;G@@9F%M:6QY(B O/@H@(#QE9&"
    "ET8F]X(&5V86QU871E/2)F86QS92(@;F%M93TB<&%R=\"(@9&5F875L=#TB>&,T=G-X,S4B(&QA8F5L/2)087)T(B O/@H@(#QE9&ET8F]X(&5V86Q"
    "U871E/2)F86QS92(@;F%M93TB<W!E960B(&1E9F%U;'0](BTQ,\"(@;&%B96P](E-P965D(B O/@H@(#QE9&ET8F]X(&5V86QU871E/2)F86QS92(@"
    ";F%M93TB<&%C:V%G92(@9&5F875L=#TB9F8V-C@B(&QA8F5L/2)086-K86=E(B O/@H@(#QL:7-T8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)S>6"
    "YT:&5S:7-?=&]O;\"(@9&5F875L=#TB6%-4(B!L86)E;#TB4WEN=&AE<VES('1O;VPB(#X*(\" @/&ET96T@=F%L=64](E-P96-T<G5M(B O/@H@(\""
    " \\:71E;2!V86QU93TB4WEN<&QI9GDB(\"\\^\"B @(#QI=&5M('9A;'5E/2)3>6YP;&EF>2!0<F\\B(\"\\^\"B @(#QI=&5M('9A;'5E/2)84U0B"
    "(\"\\^\"B @(#QI=&5M('9A;'5E/2)0<F5C:7-I;VXB(\"\\^\"B @/\"]L:7-T8F]X/@H@(#QE9&ET8F]X(&5V86QU871E/2)F86QS92(@;F%M93T"
    "B9&ER96-T;W)Y(B!D969A=6QT/2(N+VYE=&QI<W0B(&QA8F5L/2)487)G970@9&ER96-T;W)Y(B O/@H@(#QC:&5C:V)O>\"!E=F%L=6%T93TB=')U"
    "92(@;F%M93TB=&5S=&)E;F-H(B!D969A=6QT/2)O9F8B(&QA8F5L/2)497-T8F5N8V@B(\"\\^\"B @/&5D:71B;W@@979A;'5A=&4](G1R=64B(&Y"
    "A;64](G-I;75L:6YK7W!E<FEO9\"(@9&5F875L=#TB,2(@;&%B96P](E-I;75L:6YK('!E<FEO9\"(@+SX*(\" \\961I=&)O>\"!E=F%L=6%T93TB"
    "=')U92(@;F%M93TB<WES8VQK7W!E<FEO9\"(@9&5F875L=#TB,3 B(&QA8F5L/2)3>7-T96T@8VQO8VL@<&5R:6]D(B O/@H@(#QC:&5C:V)O>\"!E"
    "=F%L=6%T93TB=')U92(@;F%M93TB:6YC<E]N971L:7-T(B!D969A=6QT/2)O9F8B(&QA8F5L/2));F-R96UE;G1A;\"!N971L:7-T:6YG(B O/@H@("
    "#QL:7-T8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)T<FEM7W9B:71S(B!D969A=6QT/2)%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;2(@;&%B96P](E1"
    "R:6T@=F%L:60@8FET<R(@/@H@(\" \\:71E;2!V86QU93TB06-C;W)D:6YG('1O($)L;V-K($UA<VMS(B O/@H@(\" \\:71E;2!V86QU93TB179E<"
    "GEW:&5R92!I;B!3=6)3>7-T96TB(\"\\^\"B @(#QI=&5M('9A;'5E/2).;R!7:&5R92!I;B!3=6)3>7-T96TB(\"\\^\"B @/\"]L:7-T8F]X/@H@"
    "(#QL:7-T8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)D8FQ?;W9R9\"(@9&5F875L=#TB06-C;W)D:6YG('1O($)L;V-K($UA<VMS(B!L86)E;#TB3"
    "W9E<G)I9&4@=VET:\"!D;W5B;&5S(B ^\"B @(#QI=&5M('9A;'5E/2)!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,B(\"\\^\"B @(#QI=&5M('9A;"
    "'5E/2)%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;2(@+SX*(\" @/&ET96T@=F%L=64](DYO(%=H97)E(&EN(%-U8E-Y<W1E;2(@+SX*(\" \\+VQI<W1B"
    ";W@^\"B @/&QI<W1B;W@@979A;'5A=&4](G1R=64B(&YA;64](F-O<F5?9V5N97)A=&EO;B(@9&5F875L=#TB06-C;W)D:6YG('1O($)L;V-K($UA<"
    "VMS(B!L86)E;#TB1V5N97)A=&4@8V]R97,B(#X*(\" @/&ET96T@=F%L=64](D%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<R(@+SX*(\" @/&ET96T@"
    "=F%L=64](D5V97)Y=VAE<F4@079A:6QA8FQE(B O/@H@(\" \\:71E;2!V86QU93TB3F]T($YE961E9\" M($%L<F5A9'D@1V5N97)A=&5D(B O/@H"
    "@(#PO;&ES=&)O>#X*(\" \\8VAE8VMB;W@@979A;'5A=&4](G1R=64B(&YA;64](G)U;E]C;W)E9V5N(B!D969A=6QT/2)O9F8B(&QA8F5L/2)2=6X"
    "@0V]R94=E;B(@+SX*(\" \\8VAE8VMB;W@@979A;'5A=&4](G1R=64B(&YA;64](F1E<')E8V%T961?8V]N=')O;\"(@9&5F875L=#TB;V9F(B!L86"
    ")E;#TB4VAO=R!D97!R96-A=&5D(&-O;G1R;VQS(B O/@H@(#QH:61D96YV87(@979A;'5A=&4](G1R=64B(&YA;64](F5V86Q?9FEE;&0B(&1E9F%U"
    ";'0](C B(\"\\^\"B \\+V)L;V-K9W5I/@H\\+W-Y<V=E;F)L;V-K/@H    .    ,     8    (    !          %    \"               "
    " 0         0          X    P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@   #@    &    \""
    "     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    (     0"
    "    $    !          D    (               .    0     8    (    !          %    \"     $    -     0         0    #0 "
    "  $-L;V-K($5N86)L97,    .    ,     8    (    !          %    \"     $    #     0         0  , ,3 P  X    P    !@  "
    "  @    $          4    (     0    ,    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    $0   "
    " $         $    !$   !0<F]J96-T($YA=FEG871O<@         .    R!L   8    (     @         %    \"     $    !     0    "
    "     %  0 '@    $   \"2!   :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=  "
    "                                 <W!E960                                 <&%C:V%G90                              <"
    "WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     9&ER96-T;W)Y                       "
    "     =&5S=&)E;F-H7W-G861V86YC960             =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9            "
    "           :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-"
    "E9               8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<"
    "V=A9'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65"
    "L9                           :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8"
    "VM?='EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                       "
    " <V=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL             "
    "       8VQO8VM?;&]C                            <WEN=&AE<VES7VQA;F=U86=E                8V5?8VQR                   "
    "             <')E<V5R=F5?:&EE<F%R8VAY                <&]S=&=E;F5R871I;VY?9F-N                <V5T=&EN9W-?9F-N     "
    "                   8VQO8VM?=W)A<'!E<@                      9&-M7VEN<'5T7V-L;V-K7W!E<FEO9           =F5R<VEO;@     "
    "                         8W)E871E7VEN=&5R9F%C95]D;V-U;65N=       <')O:E]T>7!E                                    #"
    "@   $@    &    \"     0         !0    @    !    $0    $         $    !$    @4WES=&5M($=E;F5R871O<@         .    . "
    "    8    (    !          %    \"     $    '     0         0    !P   '9I<G1E>#8 #@   $     &    \"     0         !0"
    "    @    !    \"@    $         $     H   !X8S9V8W@R-#!T        #@   #     &    \"     0         !0    @    !     @"
    "    $         $  \" \"TQ   .    .     8    (    !          %    \"     $    %     0         0    !0   &9F-S@T    #"
    "@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \""
    "     $    #     0         0  , 6%-4  X   !     !@    @    $          4    (     0    D    !         !     )    +B]"
    "N971L:7-T          X    P    !@    @    $          4    (               !         !          #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0  "
    "       0  ( ,3    X    P    !@    @    $          4    (               !         !          #@   #     &    \"    "
    " 0         !0    @               $         $          .    ,     8    (    !          %    \"                0    "
    "     0          X    P    !@    @    $          4    (               !         !          #@   $@    &    \"     0"
    "         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !       "
    "   %    \"                0         0          X    P    !@    @    $          4    (     0    ,    !         !   "
    "P!O9F8 #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !         "
    " %    \"     $    !     0         0  $ ,     X    P    !@    @    $          4    (     0    $    !         !   0 "
    "P    #@   $     &    \"     0         !0    @    !    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   $     "
    "&    \"     0         !0    @    !    $     $         $    !    !S>7-T96U?9V5N97)A=&]R#@   #@    &    \"     0    "
    "     !0    @    !    !P    $         $     <    X+C(N14$Q  X   !0    !@    @    $          4    (     0   !T    ! "
    "        !     =    -3$L-3 L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0    .    P $   8    (    !          %    \"     $   \". "
    "0   0         0    C@$  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3$@-3$@,\"!=+%LP(#"
    " @-3 @-3 @72Q;,\"XY,R P+CDR(# N.#9=*3L*<&%T8V@H6S$R(#0@,38@-\" Q,B R-2 R.2 S,R T-R S-B R-2 Q-R R.2 Q-R R-2 S-B T-R"
    " S,R R.2 R-2 Q,B!=+%LU(#$S(#(U(#,W(#0U(#0U(#0Q(#0U(#0U(#,T(#0U(#,W(#(U(#$S(#4@,38@-2 U(#D@-2 U(%TL6S N-B P+C(@,\"X"
    "R-5TI.PIP;&]T*%LP(# @-3$@-3$@,\"!=+%LP(#4P(#4P(# @,\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L"
    "*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L*   .   "
    " ,     8    (    !          %    \"                0         0          X   #X\"P  !@    @    $          4    (   "
    "  0   ,4+   !         !    #%\"P  /\"$M+2 @*B @0V]P>7)I9VAT(\"AC*2 R,# U+\"!8:6QI;G@L($EN8RX@($%L;\"!2:6=H=',@4F5S"
    "97)V960N(\" @(\" @(\" @(\" @+2T^/\"$M+2 @*B @4F5P<F]D=6-T:6]N(&]R(')E=7-E+\"!I;B!A;GD@9F]R;2P@=VET:&]U=\"!T:&4@97A"
    "P;&EC:70@=W)I='1E;B @+2T^/\"$M+2 @*B @8V]N<V5N=\"!O9B!8:6QI;G@L($EN8RXL(&ES('-T<FEC=&QY('!R;VAI8FET960N(\" @(\" @("
    "\" @(\" @(\" @(\" @+2T^/'-Y<V=E;F)L;V-K(&AA<U]U<V5R9&%T83TB=')U92(@=&%G/2)G96Y8(B!B;&]C:U]T>7!E/2)S>7-T96U?9V5N97)"
    "A=&]R(B!S:6UU;&EN:VYA;64](B!3>7-T96T@1V5N97)A=&]R(B ^\"B \\:6-O;B!W:61T:#TB-3$B(&)G7V-O;&]R/2)B96EG92(@:&5I9VAT/2("
    "U,\"(@8V%P=&EO;E]F;W)M870](E-Y<W1E;5QN1V5N97)A=&]R(B!W;6%R:U]C;VQO<CTB<F5D(B O/@H@/&-A;&QB86-K<R!$96QE=&5&8VX](GAL"
    "4WES9V5N1U5)*\"=D96QE=&4G+\"!G8W,L(&=C8F@I.R(@3W!E;D9C;CTB>&Q3>7-G96Y'54DH)W-T87)T=7 G+&=C<RQG8V)H*2(@36]D96Q#;&]S"
    "949C;CTB>&Q3>7-G96Y'54DH)T-L;W-E)RQG8W,L9V-B:\"DB(%!O<W13879E1F-N/2)X;%-Y<V=E;D=522@G4V%V92<I(B O/@H@/&QI8G)A<FEE<"
    "SX*(\" \\;&EB<F%R>2!N86UE/2)X8G-);F1E>\"(@+SX*(\" \\;&EB<F%R>2!N86UE/2)X8G-\"87-I8R(@+SX*(\" \\;&EB<F%R>2!N86UE/2)"
    "X8G-4;V]L<R(@+SX*(#PO;&EB<F%R:65S/@H@/'-U8G-Y<W1E;5]M;V1E;\"!F:6QE/2)S>7-T96U?9V5N97)A=&]R7W-U8G-Y<W1E;2YM9&PB(\"\\"
    "^\"B \\8FQO8VMG=6D@;&%B96P](EAI;&EN>\"!3>7-T96T@1V5N97)A=&]R(B ^\"B @/&5D:71B;W@@979A;'5A=&4](F9A;'-E(B!M=6QT:5]L:"
    "6YE/2)T<G5E(B!N86UE/2)I;F9O961I=\"(@<F5A9%]O;FQY/2)T<G5E(B!D969A=6QT/2(@4WES=&5M($=E;F5R871O<B(@+SX*(\" \\961I=&)O"
    ">\"!E=F%L=6%T93TB9F%L<V4B(&YA;64](GAI;&EN>&9A;6EL>2(@9&5F875L=#TB5FER=&5X-\"(@;&%B96P](EAI;&EN>\"!F86UI;'DB(\"\\^\""
    "B @/&5D:71B;W@@979A;'5A=&4](F9A;'-E(B!N86UE/2)P87)T(B!D969A=6QT/2)X8S1V<W@S-2(@;&%B96P](E!A<G0B(\"\\^\"B @/&5D:71B"
    ";W@@979A;'5A=&4](F9A;'-E(B!N86UE/2)S<&5E9\"(@9&5F875L=#TB+3$P(B!L86)E;#TB4W!E960B(\"\\^\"B @/&5D:71B;W@@979A;'5A=&"
    "4](F9A;'-E(B!N86UE/2)P86-K86=E(B!D969A=6QT/2)F9C8V.\"(@;&%B96P](E!A8VMA9V4B(\"\\^\"B @/&QI<W1B;W@@979A;'5A=&4](G1R"
    "=64B(&YA;64](G-Y;G1H97-I<U]T;V]L(B!D969A=6QT/2)84U0B(&QA8F5L/2)3>6YT:&5S:7,@=&]O;\"(@/@H@(\" \\:71E;2!V86QU93TB4W!"
    "E8W1R=6TB(\"\\^\"B @(#QI=&5M('9A;'5E/2)3>6YP;&EF>2(@+SX*(\" @/&ET96T@=F%L=64](E-Y;G!L:69Y(%!R;R(@+SX*(\" @/&ET96T@"
    "=F%L=64](EA35\"(@+SX*(\" @/&ET96T@=F%L=64](E!R96-I<VEO;B(@+SX*(\" \\+VQI<W1B;W@^\"B @/&5D:71B;W@@979A;'5A=&4](F9A;"
    "'-E(B!N86UE/2)D:7)E8W1O<GDB(&1E9F%U;'0](BXO;F5T;&ES=\"(@;&%B96P](E1A<F=E=\"!D:7)E8W1O<GDB(\"\\^\"B @/&-H96-K8F]X(&"
    "5V86QU871E/2)T<G5E(B!N86UE/2)T97-T8F5N8V@B(&1E9F%U;'0](F]F9B(@;&%B96P](E1E<W1B96YC:\"(@+SX*(\" \\961I=&)O>\"!E=F%L"
    "=6%T93TB=')U92(@;F%M93TB<VEM=6QI;FM?<&5R:6]D(B!D969A=6QT/2(Q(B!L86)E;#TB4VEM=6QI;FL@<&5R:6]D(B O/@H@(#QE9&ET8F]X(&"
    "5V86QU871E/2)T<G5E(B!N86UE/2)S>7-C;&M?<&5R:6]D(B!D969A=6QT/2(Q,\"(@;&%B96P](E-Y<W1E;2!C;&]C:R!P97)I;V0B(\"\\^\"B @"
    "/&-H96-K8F]X(&5V86QU871E/2)T<G5E(B!N86UE/2)I;F-R7VYE=&QI<W0B(&1E9F%U;'0](F]F9B(@;&%B96P](DEN8W)E;65N=&%L(&YE=&QI<W"
    "1I;F<B(\"\\^\"B @/&QI<W1B;W@@979A;'5A=&4](G1R=64B(&YA;64](G1R:6U?=F)I=',B(&1E9F%U;'0](D5V97)Y=VAE<F4@:6X@4W5B4WES="
    "&5M(B!L86)E;#TB5')I;2!V86QI9\"!B:71S(B ^\"B @(#QI=&5M('9A;'5E/2)!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,B(\"\\^\"B @(#QI="
    "&5M('9A;'5E/2)%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;2(@+SX*(\" @/&ET96T@=F%L=64](DYO(%=H97)E(&EN(%-U8E-Y<W1E;2(@+SX*(\" \\"
    "+VQI<W1B;W@^\"B @/&QI<W1B;W@@979A;'5A=&4](G1R=64B(&YA;64](F1B;%]O=G)D(B!D969A=6QT/2)!8V-O<F1I;F<@=&\\@0FQO8VL@36%S"
    ":W,B(&QA8F5L/2)/=F5R<FED92!W:71H(&1O=6)L97,B(#X*(\" @/&ET96T@=F%L=64](D%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<R(@+SX*(\" "
    "@/&ET96T@=F%L=64](D5V97)Y=VAE<F4@:6X@4W5B4WES=&5M(B O/@H@(\" \\:71E;2!V86QU93TB3F\\@5VAE<F4@:6X@4W5B4WES=&5M(B O/@"
    "H@(#PO;&ES=&)O>#X*(\" \\;&ES=&)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB8V]R95]G96YE<F%T:6]N(B!D969A=6QT/2)!8V-O<F1I;F<@="
    "&\\@0FQO8VL@36%S:W,B(&QA8F5L/2)'96YE<F%T92!C;W)E<R(@/@H@(\" \\:71E;2!V86QU93TB06-C;W)D:6YG('1O($)L;V-K($UA<VMS(B O"
    "/@H@(\" \\:71E;2!V86QU93TB179E<GEW:&5R92!!=F%I;&%B;&4B(\"\\^\"B @(#QI=&5M('9A;'5E/2).;W0@3F5E9&5D(\"T@06QR96%D>2!'"
    "96YE<F%T960B(\"\\^\"B @/\"]L:7-T8F]X/@H@(#QC:&5C:V)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB<G5N7V-O<F5G96XB(&1E9F%U;'0]("
    "F]F9B(@;&%B96P](E)U;B!#;W)E1V5N(B O/@H@(#QC:&5C:V)O>\"!E=F%L=6%T93TB=')U92(@;F%M93TB9&5P<F5C871E9%]C;VYT<F]L(B!D96"
    "9A=6QT/2)O9F8B(&QA8F5L/2)3:&]W(&1E<')E8V%T960@8V]N=')O;',B(\"\\^\"B @/&AI9&1E;G9A<B!E=F%L=6%T93TB=')U92(@;F%M93TB9"
    "79A;%]F:65L9\"(@9&5F875L=#TB,\"(@+SX*(#PO8FQO8VMG=6D^\"CPO<WES9V5N8FQO8VL^\"@    X    P    !@    @    $          4"
    "    (               !         !          #@   #     &    \"     0         !0    @    !    !     $         $  $ %9("
    "1$P.    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8"
    "         !0    @    !     0    $         \"0    @               X   !0    !@    @    $          4    (     0   !D "
    "   !         !     9    >&Q\":71S=')E86U0;W-T1V5N97)A=&EO;@         .    2     8    (    !          %    \"     $ "
    "   4     0         0    %    'AL5&]P3&5V96Q.971L:7-T1U5)      X   !     !@    @    $          4    (     0    T   "
    " !         !     -    0VQO8VL@16YA8FQE<P    X    P    !@    @    $          4    (     0    ,    !         !   P Q"
    ",#  #@   #     &    \"     0         !0    @    !    !     $         $  $ #$Q+C(.    ,     8    (    !          % "
    "   \"     $    #     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !$    !         !     1  "
    "  4')O:F5C=\"!.879I9V%T;W(         "
  }
}
