//////////////////////////////////////////////////////////////////////////////////
// Computer Organization Laboratory (CS39001)
// Semester 05 (Autumn 2021-22)
// Assignment 05 
// Group No. 16
//      Hritaban Ghosh (19CS30053)
//      Nakul Aggarwal (19CS10044)
//////////////////////////////////////////////////////////////////////////////////

Please open the files in Xilinx ISE. The formatting of the comments in the verilog code is slightly distorted when opened in other editors like Notepad or Visual Studio etc. 

While simulating the testbenches, please make sure that the simulation run time is sufficient to obtain the complete output.
Our suggestion is to set the Simulation Run Time to about 10000ns.

This can be done by the following steps.
Simulation Behavorial Model ---> Right Click ----> Process Properties ----> Simulation Run Time ----> Set to 10000ns.