5 12 101 5 *
8 /ptmp/covered/diags/verilog -t main -vcd real3.4.vcd -o real3.4.cdd -v real3.4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" real3.4.v 9 22 1
3 0 foo "main.a" real3.4.v 24 40 1
2 1 33 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 A 4 0 120000 1 0 31 0 64 21 0 3.400000
1 a 1 25 d 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 30 110005 1 0 63 0 64 53 0 0.000000
1 c 3 31 1070005 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0
3 1 foo.$u1 "main.a.$u1" real3.4.v 0 38 1
2 2 34 20002 1 0 1008 0 0 32 48 1 0
2 3 34 10002 2 2c 900a 2 0 32 18 0 ffffffff 0 0 0 0
2 4 35 50005 1 1 1004 0 0 1 1 a
2 5 35 10001 0 1 1410 0 0 1 1 c
2 6 35 10005 1 37 16 4 5
2 7 36 20002 1 0 1008 0 0 32 48 5 0
2 8 36 10002 2 2c 900a 7 0 32 18 0 ffffffff 0 0 0 0
2 9 37 b000d 1 0 1004 0 0 64 20 1 3.4
2 10 37 60006 1 32 1004 0 0 64 5 A
2 11 37 6000d 1 11 1048 9 10 1 18 0 1 0 1 0 0
2 12 37 10001 0 1 1410 0 0 1 1 c
2 13 37 1000e 1 37 1a 11 12
4 13 0 0 0
4 8 0 13 0
4 6 0 8 8
4 3 11 6 0
3 1 main.$u0 "main.$u0" real3.4.v 0 20 1
