{"path":".obsidian/plugins/text-extractor/cache/dc524a247cd3edf1043ef15b7bc727c9.json","text":"o g 6 s = A et At \"\"\"r i LU ! Watchdog Power debugWIRE i i Timer Supervision ! 1 POR / BOD & e H ' Oszlator . 1 Oscillator ! i LU i LU U F i 1 Circuits / ! ! Clock 1T U 1 i Generation : i LU i LU ! AVR v . i l ! EEPROM : l ! ] i Ą LU | AREF I _ 1 e H l ! . 21 1 8bit T/C O 16bit T/C 1 AD Conv. i i LU i LU i LU |8 ' comp ' i|e SbLTIC 2 Comp. Bandgap ! l % i i l i LU i LU i LU || | == : H I I l . I i L ! 1 — 1 1 | 1 --\" m ' ' IS Yl ) | i l H PORT D (8) PORT B (8) PORT C (7) ! i l 1 RESET 1 ] H * I----------- Tm XTAL[1..2] PD[0..7] PBLO..7] PC[0..6] ADC[6..7]","libVersion":"0.2.2","langs":"eng+pol"}