

================================================================
== Vitis HLS Report for 'stencil_SLR'
================================================================
* Date:           Fri Aug  1 02:12:38 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        stencil_SLR
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.149 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+-----------+-----+---------+----------+
        |                        |             |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
        |        Instance        |    Module   |   min   |   max   |    min   |    max    | min |   max   |   Type   |
        +------------------------+-------------+---------+---------+----------+-----------+-----+---------+----------+
        |grp_process_SLR_fu_592  |process_SLR  |      525|  4202981|  1.750 us|  14.009 ms|   45|  4202501|  dataflow|
        +------------------------+-------------+---------+---------+----------+-----------+-----+---------+----------+

        * Loop: 
        +--------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_133_1  |        ?|        ?|  527 ~ 4202983|          -|          -|     ?|        no|
        +--------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      63|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        0|  1157|   351727|  124683|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      45|    -|
|Register         |        -|     -|      124|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|  1157|   351851|  124791|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|    58|       19|      13|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------+---------+------+--------+--------+-----+
    |        Instance        |     Module    | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +------------------------+---------------+---------+------+--------+--------+-----+
    |control_s_axi_U         |control_s_axi  |        0|     0|     606|    1000|    0|
    |grp_process_SLR_fu_592  |process_SLR    |        0|  1157|  351121|  123683|    0|
    +------------------------+---------------+---------+------+--------+--------+-----+
    |Total                   |               |        0|  1157|  351727|  124683|    0|
    +------------------------+---------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_1082_p2                           |         +|   0|  0|  31|          31|           1|
    |grp_process_SLR_fu_592_a_out_TREADY      |       and|   0|  0|   2|           1|           1|
    |grp_process_SLR_fu_592_b_out_TREADY      |       and|   0|  0|   2|           1|           1|
    |grp_process_SLR_fu_592_c_out_TREADY      |       and|   0|  0|   2|           1|           1|
    |grp_process_SLR_fu_592_out_r_TREADY      |       and|   0|  0|   2|           1|           1|
    |icmp_ln133_fu_1092_p2                    |      icmp|   0|  0|  16|          32|          32|
    |ap_block_state1                          |        or|   0|  0|   2|           1|           1|
    |ap_block_state4                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_process_SLR_fu_592_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_process_SLR_fu_592_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0|  63|          71|          41|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |a_in_TREADY_int_regslice  |   2|          2|    1|          2|
    |ap_NS_fsm                 |   6|          5|    1|          5|
    |ap_done                   |   2|          2|    1|          2|
    |b_in_TREADY_int_regslice  |   2|          2|    1|          2|
    |c_in_TREADY_int_regslice  |   2|          2|    1|          2|
    |i_fu_558                  |  29|          2|   31|         62|
    |in_r_TREADY_int_regslice  |   2|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  45|         17|   37|         77|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_rst_n_inv                                 |   1|   0|    1|          0|
    |ap_rst_reg_1                                 |   1|   0|    1|          0|
    |ap_rst_reg_2                                 |   1|   0|    1|          0|
    |ap_sync_reg_grp_process_SLR_fu_592_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_process_SLR_fu_592_ap_ready  |   1|   0|    1|          0|
    |grp_process_SLR_fu_592_ap_start_reg          |   1|   0|    1|          0|
    |i_fu_558                                     |  31|   0|   31|          0|
    |shl_ln133_reg_1129                           |  31|   0|   32|          1|
    |trunc_ln66_1_reg_1119                        |  16|   0|   16|          0|
    |trunc_ln66_2_reg_1124                        |  19|   0|   19|          0|
    |trunc_ln66_reg_1114                          |  16|   0|   16|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 124|   0|  125|          1|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+---------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    8|          s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    8|          s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|     stencil_SLR|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|     stencil_SLR|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|     stencil_SLR|  return value|
|in_r_TDATA             |   in|  256|           axis|   in_r_V_data_V|       pointer|
|in_r_TVALID            |   in|    1|           axis|   in_r_V_last_V|       pointer|
|in_r_TREADY            |  out|    1|           axis|   in_r_V_last_V|       pointer|
|in_r_TLAST             |   in|    1|           axis|   in_r_V_last_V|       pointer|
|in_r_TKEEP             |   in|   32|           axis|   in_r_V_keep_V|       pointer|
|in_r_TSTRB             |   in|   32|           axis|   in_r_V_strb_V|       pointer|
|a_in_TDATA             |   in|  256|           axis|   a_in_V_data_V|       pointer|
|a_in_TVALID            |   in|    1|           axis|   a_in_V_last_V|       pointer|
|a_in_TREADY            |  out|    1|           axis|   a_in_V_last_V|       pointer|
|a_in_TLAST             |   in|    1|           axis|   a_in_V_last_V|       pointer|
|a_in_TKEEP             |   in|   32|           axis|   a_in_V_keep_V|       pointer|
|a_in_TSTRB             |   in|   32|           axis|   a_in_V_strb_V|       pointer|
|b_in_TDATA             |   in|  256|           axis|   b_in_V_data_V|       pointer|
|b_in_TVALID            |   in|    1|           axis|   b_in_V_last_V|       pointer|
|b_in_TREADY            |  out|    1|           axis|   b_in_V_last_V|       pointer|
|b_in_TLAST             |   in|    1|           axis|   b_in_V_last_V|       pointer|
|b_in_TKEEP             |   in|   32|           axis|   b_in_V_keep_V|       pointer|
|b_in_TSTRB             |   in|   32|           axis|   b_in_V_strb_V|       pointer|
|c_in_TDATA             |   in|  256|           axis|   c_in_V_data_V|       pointer|
|c_in_TVALID            |   in|    1|           axis|   c_in_V_last_V|       pointer|
|c_in_TREADY            |  out|    1|           axis|   c_in_V_last_V|       pointer|
|c_in_TLAST             |   in|    1|           axis|   c_in_V_last_V|       pointer|
|c_in_TKEEP             |   in|   32|           axis|   c_in_V_keep_V|       pointer|
|c_in_TSTRB             |   in|   32|           axis|   c_in_V_strb_V|       pointer|
|out_r_TDATA            |  out|  256|           axis|  out_r_V_data_V|       pointer|
|out_r_TVALID           |  out|    1|           axis|  out_r_V_last_V|       pointer|
|out_r_TREADY           |   in|    1|           axis|  out_r_V_last_V|       pointer|
|out_r_TLAST            |  out|    1|           axis|  out_r_V_last_V|       pointer|
|out_r_TKEEP            |  out|   32|           axis|  out_r_V_keep_V|       pointer|
|out_r_TSTRB            |  out|   32|           axis|  out_r_V_strb_V|       pointer|
|a_out_TDATA            |  out|  256|           axis|  a_out_V_data_V|       pointer|
|a_out_TVALID           |  out|    1|           axis|  a_out_V_last_V|       pointer|
|a_out_TREADY           |   in|    1|           axis|  a_out_V_last_V|       pointer|
|a_out_TLAST            |  out|    1|           axis|  a_out_V_last_V|       pointer|
|a_out_TKEEP            |  out|   32|           axis|  a_out_V_keep_V|       pointer|
|a_out_TSTRB            |  out|   32|           axis|  a_out_V_strb_V|       pointer|
|b_out_TDATA            |  out|  256|           axis|  b_out_V_data_V|       pointer|
|b_out_TVALID           |  out|    1|           axis|  b_out_V_last_V|       pointer|
|b_out_TREADY           |   in|    1|           axis|  b_out_V_last_V|       pointer|
|b_out_TLAST            |  out|    1|           axis|  b_out_V_last_V|       pointer|
|b_out_TKEEP            |  out|   32|           axis|  b_out_V_keep_V|       pointer|
|b_out_TSTRB            |  out|   32|           axis|  b_out_V_strb_V|       pointer|
|c_out_TDATA            |  out|  256|           axis|  c_out_V_data_V|       pointer|
|c_out_TVALID           |  out|    1|           axis|  c_out_V_last_V|       pointer|
|c_out_TREADY           |   in|    1|           axis|  c_out_V_last_V|       pointer|
|c_out_TLAST            |  out|    1|           axis|  c_out_V_last_V|       pointer|
|c_out_TKEEP            |  out|   32|           axis|  c_out_V_keep_V|       pointer|
|c_out_TSTRB            |  out|   32|           axis|  c_out_V_strb_V|       pointer|
+-----------------------+-----+-----+---------------+----------------+--------------+

