{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1720797393188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1720797393189 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov7670 EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"ov7670\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720797393238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720797393295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720797393295 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll0_altpll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll0_altpll1.v" 47 -1 0 } } { "" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 3083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1720797393346 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll0_altpll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll0_altpll1.v" 47 -1 0 } } { "" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 3084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1720797393346 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|wire_pll1_clk\[2\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll0_altpll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll0_altpll1.v" 47 -1 0 } } { "" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 3085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1720797393346 ""}  } { { "db/pll0_altpll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll0_altpll1.v" 47 -1 0 } } { "" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 3083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1720797393346 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] 288.0 degrees 285.0 degrees " "Can't achieve requested value 288.0 degrees for clock output capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] of parameter phase shift -- achieved value of 285.0 degrees" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 2903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1720797393347 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 2901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1720797393347 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 109 6042 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 109 degrees (6042 ps) for capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 2902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1720797393347 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] 4 1 285 3958 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 285 degrees (3958 ps) for capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 2903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1720797393347 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 2901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1720797393347 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720797393466 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1720797393472 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720797393647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720797393647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720797393647 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1720797393647 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 12935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720797393663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 12937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720797393663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 12939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720797393663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 12941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720797393663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 12943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720797393663 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1720797393663 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1720797393668 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1720797393760 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|pll1 " "The input ports of the PLL capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and the PLL pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|pll1 ARESET " "PLL capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 and PLL pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 2901 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3083 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll0_altpll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll0_altpll1.v" 81 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1720797394290 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 2901 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3083 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll0_altpll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll0_altpll1.v" 81 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1720797394290 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "The Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1720797395049 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_2rk1 " "Entity dcfifo_2rk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720797395056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720797395056 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720797395056 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1720797395056 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/w2016/desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/w2016/desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1720797395076 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1720797395082 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1720797395085 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1720797395145 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1720797395148 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1720797395150 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720797395471 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 2901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720797395471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720797395471 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 2901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720797395471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720797395471 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 2901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720797395471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720797395471 ""}  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 12904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720797395471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720797395471 ""}  } { { "db/pll0_altpll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll0_altpll1.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 3083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720797395471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720797395471 ""}  } { { "db/pll0_altpll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll0_altpll1.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 3083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720797395471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720797395471 ""}  } { { "db/pll0_altpll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll0_altpll1.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 3083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720797395471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25M  " "Automatically promoted node clk_25M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720797395471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_25M~0 " "Destination node clk_25M~0" {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 11596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720797395471 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1720797395471 ""}  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 3126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720797395471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "capture:capture_ins\|pclk_buf  " "Automatically promoted node capture:capture_ins\|pclk_buf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720797395471 ""}  } { { "capture.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/capture.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 2926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720797395471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debug_mux:debug_mux_ins\|current_mode  " "Automatically promoted node debug_mux:debug_mux_ins\|current_mode " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720797395471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_mux:debug_mux_ins\|Selector5~0 " "Destination node debug_mux:debug_mux_ins\|Selector5~0" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 4168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720797395471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_mux:debug_mux_ins\|sdram_dout_req~0 " "Destination node debug_mux:debug_mux_ins\|sdram_dout_req~0" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 4984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720797395471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_mux:debug_mux_ins\|current_mode~0 " "Destination node debug_mux:debug_mux_ins\|current_mode~0" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 5306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720797395471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_mux:debug_mux_ins\|uart_watcher_sdram_read_ack~0 " "Destination node debug_mux:debug_mux_ins\|uart_watcher_sdram_read_ack~0" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 5308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720797395471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_watcher:uart_watcher_ins\|sdram_rd_req~0 " "Destination node uart_watcher:uart_watcher_ins\|sdram_rd_req~0" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 5965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720797395471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sensor_filter_mid:sensor_filter\|req_out~0 " "Destination node sensor_filter_mid:sensor_filter\|req_out~0" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 5966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720797395471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "capture:capture_ins\|sdram_controller:u_meme_controller\|dout_vld~1 " "Destination node capture:capture_ins\|sdram_controller:u_meme_controller\|dout_vld~1" {  } { { "sdram_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sdram_controller.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 5969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720797395471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_mux:debug_mux_ins\|Selector6~0 " "Destination node debug_mux:debug_mux_ins\|Selector6~0" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 10231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720797395471 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debug_mux:debug_mux_ins\|sensor_filter_sdram_read_ack~0 " "Destination node debug_mux:debug_mux_ins\|sensor_filter_sdram_read_ack~0" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 10880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720797395471 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1720797395471 ""}  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 0 { 0 ""} 0 2283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720797395471 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720797396232 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720797396238 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720797396238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720797396245 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1720797396271 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1720797396271 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1720797396271 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720797396272 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1720797396284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1720797396284 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720797396290 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720797397201 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1720797397207 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 I/O Output Buffer " "Packed 51 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1720797397207 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1720797397207 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720797397207 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|pll1 clk\[2\] xclk~output " "PLL \"pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll0_altpll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll0_altpll1.v" 47 -1 0 } } { "altpll.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll0.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/pll0.v" 108 0 0 } } { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 145 0 0 } } { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 26 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1720797397287 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 0 " "PLL \"capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll1_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/pll1.v" 112 0 0 } } { "capture.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/capture.v" 53 0 0 } } { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 246 0 0 } } { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 24 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1720797397293 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll1_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/pll1.v" 112 0 0 } } { "capture.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/capture.v" 53 0 0 } } { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 246 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1720797397293 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll1_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/pll1.v" 112 0 0 } } { "capture.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/capture.v" 53 0 0 } } { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 246 0 0 } } { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 57 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1720797397293 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_test_2 " "Node \"uart_test_2\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_test_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_hsync " "Node \"vga_hsync\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[0\] " "Node \"vga_rgb\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[10\] " "Node \"vga_rgb\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[11\] " "Node \"vga_rgb\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[12\] " "Node \"vga_rgb\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[13\] " "Node \"vga_rgb\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[14\] " "Node \"vga_rgb\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[15\] " "Node \"vga_rgb\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[1\] " "Node \"vga_rgb\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[2\] " "Node \"vga_rgb\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[3\] " "Node \"vga_rgb\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[4\] " "Node \"vga_rgb\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[5\] " "Node \"vga_rgb\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[6\] " "Node \"vga_rgb\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[7\] " "Node \"vga_rgb\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[8\] " "Node \"vga_rgb\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_rgb\[9\] " "Node \"vga_rgb\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_rgb\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_vsync " "Node \"vga_vsync\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720797397400 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1720797397400 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720797397401 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1720797397413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720797398330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720797400170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720797400232 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720797411950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720797411950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720797413057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+02 ns 2.3% " "7e+02 ns of routing delay (approximately 2.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1720797417992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1720797418713 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720797418713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1720797424457 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720797424457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720797424461 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.77 " "Total time spent on timing analysis during the Fitter is 9.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1720797424695 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720797424733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720797425431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720797425434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720797426440 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720797427612 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1720797428104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/output_files/ov7670.fit.smsg " "Generated suppressed messages file C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/output_files/ov7670.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720797428451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5737 " "Peak virtual memory: 5737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720797429967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 23:17:09 2024 " "Processing ended: Fri Jul 12 23:17:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720797429967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720797429967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720797429967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720797429967 ""}
