Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Sep 25 00:56:43 2018
| Host         : andrew-vm running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mp1a_hardware_wrapper_timing_summary_routed.rpt -rpx mp1a_hardware_wrapper_timing_summary_routed.rpx
| Design       : mp1a_hardware_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.823        0.000                      0                 2812        0.057        0.000                      0                 2812        4.020        0.000                       0                  1366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
BRAM_CLK    {0.000 5.000}      10.000          100.000         
PL_CLK      {0.000 5.000}      10.000          100.000         
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BRAM_CLK            1.823        0.000                      0                  810        0.128        0.000                      0                  810        4.500        0.000                       0                   388  
PL_CLK                                                                                                                                                          7.845        0.000                       0                     1  
clk_fpga_0          3.040        0.000                      0                 2002        0.057        0.000                      0                 2002        4.020        0.000                       0                   977  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    BRAM_CLK            2.964        0.000                      0                    5        1.631        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BRAM_CLK
  To Clock:  BRAM_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.664ns  (logic 1.393ns (18.177%)  route 6.271ns (81.823%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.829     1.829    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X6Y13          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.478     2.307 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[86]/Q
                         net (fo=68, routed)          1.550     3.857    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[86]
    SLICE_X14Y16         LUT3 (Prop_lut3_I0_O)        0.295     4.152 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_197/O
                         net (fo=2, routed)           0.797     4.949    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_197_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.073 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_79/O
                         net (fo=1, routed)           0.548     5.621    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_79_n_0
    SLICE_X17Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.745 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_29/O
                         net (fo=1, routed)           0.825     6.570    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_29_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.694 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_9/O
                         net (fo=56, routed)          1.316     8.010    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_9_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.134 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[86]_i_1/O
                         net (fo=2, routed)           0.465     8.599    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_4
    SLICE_X6Y15          LUT4 (Prop_lut4_I0_O)        0.124     8.723 r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.770     9.493    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB18_X0Y8          RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.597    11.597    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.115    11.711    
                         clock uncertainty           -0.035    11.676    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.316    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.316    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 2.147ns (28.643%)  route 5.349ns (71.357%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 11.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.749     1.749    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDSE (Prop_fdse_C_Q)         0.456     2.205 f  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/Q
                         net (fo=69, routed)          1.388     3.593    mp1a_hardware_i/oled_ip_0/inst/Example/Q[4]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.124     3.717 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_330/O
                         net (fo=1, routed)           0.000     3.717    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_330_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.093 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_325/CO[3]
                         net (fo=1, routed)           0.000     4.093    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_325_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_320/CO[3]
                         net (fo=1, routed)           0.000     4.210    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_320_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.327 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_315/CO[3]
                         net (fo=1, routed)           0.000     4.327    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_315_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.444 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_310/CO[3]
                         net (fo=1, routed)           0.000     4.444    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_310_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.561 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_305/CO[3]
                         net (fo=1, routed)           0.000     4.561    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_305_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.678 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_171/CO[3]
                         net (fo=1, routed)           0.000     4.678    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_171_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.795 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.795    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_59_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.912 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_23/CO[3]
                         net (fo=2, routed)           2.369     7.281    mp1a_hardware_i/oled_ip_0/inst/Example/example_en
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.405 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_19/O
                         net (fo=1, routed)           0.350     7.755    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_19_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_8/O
                         net (fo=1, routed)           0.325     8.203    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_8_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_1/O
                         net (fo=8, routed)           0.917     9.245    mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state
    SLICE_X7Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.648    11.648    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X7Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[18]/C
                         clock pessimism              0.115    11.763    
                         clock uncertainty           -0.035    11.728    
    SLICE_X7Y16          FDRE (Setup_fdre_C_CE)      -0.205    11.523    mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[18]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 2.147ns (28.643%)  route 5.349ns (71.357%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 11.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.749     1.749    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDSE (Prop_fdse_C_Q)         0.456     2.205 f  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/Q
                         net (fo=69, routed)          1.388     3.593    mp1a_hardware_i/oled_ip_0/inst/Example/Q[4]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.124     3.717 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_330/O
                         net (fo=1, routed)           0.000     3.717    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_330_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.093 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_325/CO[3]
                         net (fo=1, routed)           0.000     4.093    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_325_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_320/CO[3]
                         net (fo=1, routed)           0.000     4.210    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_320_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.327 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_315/CO[3]
                         net (fo=1, routed)           0.000     4.327    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_315_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.444 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_310/CO[3]
                         net (fo=1, routed)           0.000     4.444    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_310_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.561 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_305/CO[3]
                         net (fo=1, routed)           0.000     4.561    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_305_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.678 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_171/CO[3]
                         net (fo=1, routed)           0.000     4.678    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_171_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.795 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.795    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_59_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.912 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_23/CO[3]
                         net (fo=2, routed)           2.369     7.281    mp1a_hardware_i/oled_ip_0/inst/Example/example_en
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.405 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_19/O
                         net (fo=1, routed)           0.350     7.755    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_19_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_8/O
                         net (fo=1, routed)           0.325     8.203    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_8_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_1/O
                         net (fo=8, routed)           0.917     9.245    mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state
    SLICE_X7Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.648    11.648    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X7Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[33]/C
                         clock pessimism              0.115    11.763    
                         clock uncertainty           -0.035    11.728    
    SLICE_X7Y16          FDRE (Setup_fdre_C_CE)      -0.205    11.523    mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[33]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/temp_page_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 2.147ns (28.643%)  route 5.349ns (71.357%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 11.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.749     1.749    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDSE (Prop_fdse_C_Q)         0.456     2.205 f  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/Q
                         net (fo=69, routed)          1.388     3.593    mp1a_hardware_i/oled_ip_0/inst/Example/Q[4]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.124     3.717 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_330/O
                         net (fo=1, routed)           0.000     3.717    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_330_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.093 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_325/CO[3]
                         net (fo=1, routed)           0.000     4.093    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_325_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_320/CO[3]
                         net (fo=1, routed)           0.000     4.210    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_320_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.327 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_315/CO[3]
                         net (fo=1, routed)           0.000     4.327    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_315_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.444 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_310/CO[3]
                         net (fo=1, routed)           0.000     4.444    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_310_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.561 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_305/CO[3]
                         net (fo=1, routed)           0.000     4.561    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_305_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.678 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_171/CO[3]
                         net (fo=1, routed)           0.000     4.678    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_171_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.795 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.795    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_59_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.912 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_23/CO[3]
                         net (fo=2, routed)           2.369     7.281    mp1a_hardware_i/oled_ip_0/inst/Example/example_en
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.405 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_19/O
                         net (fo=1, routed)           0.350     7.755    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_19_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_8/O
                         net (fo=1, routed)           0.325     8.203    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_8_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_1/O
                         net (fo=8, routed)           0.917     9.245    mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state
    SLICE_X7Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.648    11.648    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X7Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page_reg[0]/C
                         clock pessimism              0.115    11.763    
                         clock uncertainty           -0.035    11.728    
    SLICE_X7Y16          FDRE (Setup_fdre_C_CE)      -0.205    11.523    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page_reg[0]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/current_state_reg[83]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.466ns  (logic 1.056ns (14.145%)  route 6.410ns (85.855%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 11.574 - 10.000 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.749     1.749    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDSE (Prop_fdse_C_Q)         0.456     2.205 f  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/Q
                         net (fo=69, routed)          1.007     3.212    mp1a_hardware_i/oled_ip_0/inst/current_state_reg_n_0_[110]
    SLICE_X23Y45         LUT2 (Prop_lut2_I1_O)        0.150     3.362 f  mp1a_hardware_i/oled_ip_0/inst/oled_init_i_2/O
                         net (fo=2, routed)           2.428     5.790    mp1a_hardware_i/oled_ip_0/inst/oled_init_i_2_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I4_O)        0.326     6.116 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_3/O
                         net (fo=1, routed)           2.396     8.511    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[83]_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.635 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[110]_i_1/O
                         net (fo=5, routed)           0.580     9.215    mp1a_hardware_i/oled_ip_0/inst/current_state
    SLICE_X22Y42         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[83]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.574    11.574    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X22Y42         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[83]/C
                         clock pessimism              0.153    11.727    
                         clock uncertainty           -0.035    11.692    
    SLICE_X22Y42         FDRE (Setup_fdre_C_CE)      -0.169    11.523    mp1a_hardware_i/oled_ip_0/inst/current_state_reg[83]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 2.147ns (28.643%)  route 5.349ns (71.357%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 11.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.749     1.749    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDSE (Prop_fdse_C_Q)         0.456     2.205 f  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/Q
                         net (fo=69, routed)          1.388     3.593    mp1a_hardware_i/oled_ip_0/inst/Example/Q[4]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.124     3.717 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_330/O
                         net (fo=1, routed)           0.000     3.717    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_330_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.093 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_325/CO[3]
                         net (fo=1, routed)           0.000     4.093    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_325_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_320/CO[3]
                         net (fo=1, routed)           0.000     4.210    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_320_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.327 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_315/CO[3]
                         net (fo=1, routed)           0.000     4.327    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_315_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.444 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_310/CO[3]
                         net (fo=1, routed)           0.000     4.444    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_310_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.561 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_305/CO[3]
                         net (fo=1, routed)           0.000     4.561    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_305_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.678 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_171/CO[3]
                         net (fo=1, routed)           0.000     4.678    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_171_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.795 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.795    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_59_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.912 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_23/CO[3]
                         net (fo=2, routed)           2.369     7.281    mp1a_hardware_i/oled_ip_0/inst/Example/example_en
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.405 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_19/O
                         net (fo=1, routed)           0.350     7.755    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_19_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_8/O
                         net (fo=1, routed)           0.325     8.203    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_8_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_1/O
                         net (fo=8, routed)           0.917     9.245    mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state
    SLICE_X6Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.648    11.648    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X6Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[17]/C
                         clock pessimism              0.115    11.763    
                         clock uncertainty           -0.035    11.728    
    SLICE_X6Y16          FDRE (Setup_fdre_C_CE)      -0.169    11.559    mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[17]
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 2.147ns (28.643%)  route 5.349ns (71.357%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 11.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.749     1.749    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDSE (Prop_fdse_C_Q)         0.456     2.205 f  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/Q
                         net (fo=69, routed)          1.388     3.593    mp1a_hardware_i/oled_ip_0/inst/Example/Q[4]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.124     3.717 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_330/O
                         net (fo=1, routed)           0.000     3.717    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_330_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.093 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_325/CO[3]
                         net (fo=1, routed)           0.000     4.093    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_325_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_320/CO[3]
                         net (fo=1, routed)           0.000     4.210    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_320_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.327 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_315/CO[3]
                         net (fo=1, routed)           0.000     4.327    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_315_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.444 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_310/CO[3]
                         net (fo=1, routed)           0.000     4.444    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_310_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.561 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_305/CO[3]
                         net (fo=1, routed)           0.000     4.561    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_305_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.678 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_171/CO[3]
                         net (fo=1, routed)           0.000     4.678    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_171_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.795 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.795    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_59_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.912 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_23/CO[3]
                         net (fo=2, routed)           2.369     7.281    mp1a_hardware_i/oled_ip_0/inst/Example/example_en
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.405 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_19/O
                         net (fo=1, routed)           0.350     7.755    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_19_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_8/O
                         net (fo=1, routed)           0.325     8.203    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_8_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_1/O
                         net (fo=8, routed)           0.917     9.245    mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state
    SLICE_X6Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.648    11.648    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X6Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[26]/C
                         clock pessimism              0.115    11.763    
                         clock uncertainty           -0.035    11.728    
    SLICE_X6Y16          FDRE (Setup_fdre_C_CE)      -0.169    11.559    mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[26]
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 2.147ns (28.643%)  route 5.349ns (71.357%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 11.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.749     1.749    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDSE (Prop_fdse_C_Q)         0.456     2.205 f  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/Q
                         net (fo=69, routed)          1.388     3.593    mp1a_hardware_i/oled_ip_0/inst/Example/Q[4]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.124     3.717 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_330/O
                         net (fo=1, routed)           0.000     3.717    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_330_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.093 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_325/CO[3]
                         net (fo=1, routed)           0.000     4.093    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_325_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_320/CO[3]
                         net (fo=1, routed)           0.000     4.210    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_320_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.327 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_315/CO[3]
                         net (fo=1, routed)           0.000     4.327    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_315_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.444 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_310/CO[3]
                         net (fo=1, routed)           0.000     4.444    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_310_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.561 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_305/CO[3]
                         net (fo=1, routed)           0.000     4.561    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_305_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.678 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_171/CO[3]
                         net (fo=1, routed)           0.000     4.678    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_171_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.795 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.795    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_59_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.912 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_23/CO[3]
                         net (fo=2, routed)           2.369     7.281    mp1a_hardware_i/oled_ip_0/inst/Example/example_en
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.405 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_19/O
                         net (fo=1, routed)           0.350     7.755    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_19_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_8/O
                         net (fo=1, routed)           0.325     8.203    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_8_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_1/O
                         net (fo=8, routed)           0.917     9.245    mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state
    SLICE_X6Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.648    11.648    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X6Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[62]/C
                         clock pessimism              0.115    11.763    
                         clock uncertainty           -0.035    11.728    
    SLICE_X6Y16          FDRE (Setup_fdre_C_CE)      -0.169    11.559    mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[62]
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/temp_page_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 2.147ns (28.643%)  route 5.349ns (71.357%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 11.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.749     1.749    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDSE (Prop_fdse_C_Q)         0.456     2.205 f  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/Q
                         net (fo=69, routed)          1.388     3.593    mp1a_hardware_i/oled_ip_0/inst/Example/Q[4]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.124     3.717 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_330/O
                         net (fo=1, routed)           0.000     3.717    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[94]_i_330_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.093 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_325/CO[3]
                         net (fo=1, routed)           0.000     4.093    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_325_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_320/CO[3]
                         net (fo=1, routed)           0.000     4.210    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_320_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.327 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_315/CO[3]
                         net (fo=1, routed)           0.000     4.327    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_315_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.444 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_310/CO[3]
                         net (fo=1, routed)           0.000     4.444    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_310_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.561 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_305/CO[3]
                         net (fo=1, routed)           0.000     4.561    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_305_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.678 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_171/CO[3]
                         net (fo=1, routed)           0.000     4.678    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_171_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.795 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.795    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_59_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.912 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[94]_i_23/CO[3]
                         net (fo=2, routed)           2.369     7.281    mp1a_hardware_i/oled_ip_0/inst/Example/example_en
    SLICE_X11Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.405 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_19/O
                         net (fo=1, routed)           0.350     7.755    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_19_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.879 f  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_8/O
                         net (fo=1, routed)           0.325     8.203    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_8_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.327 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page[1]_i_1/O
                         net (fo=8, routed)           0.917     9.245    mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state
    SLICE_X6Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.648    11.648    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X6Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page_reg[1]/C
                         clock pessimism              0.115    11.763    
                         clock uncertainty           -0.035    11.728    
    SLICE_X6Y16          FDRE (Setup_fdre_C_CE)      -0.169    11.559    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page_reg[1]
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/CE
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.276ns  (logic 1.056ns (14.513%)  route 6.220ns (85.487%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 11.574 - 10.000 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.749     1.749    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDSE (Prop_fdse_C_Q)         0.456     2.205 f  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/Q
                         net (fo=69, routed)          1.007     3.212    mp1a_hardware_i/oled_ip_0/inst/current_state_reg_n_0_[110]
    SLICE_X23Y45         LUT2 (Prop_lut2_I1_O)        0.150     3.362 f  mp1a_hardware_i/oled_ip_0/inst/oled_init_i_2/O
                         net (fo=2, routed)           2.428     5.790    mp1a_hardware_i/oled_ip_0/inst/oled_init_i_2_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I4_O)        0.326     6.116 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_3/O
                         net (fo=1, routed)           2.396     8.511    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[83]_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.635 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[110]_i_1/O
                         net (fo=5, routed)           0.390     9.025    mp1a_hardware_i/oled_ip_0/inst/current_state
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.574    11.574    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
                         clock pessimism              0.175    11.749    
                         clock uncertainty           -0.035    11.714    
    SLICE_X23Y42         FDSE (Setup_fdse_C_CE)      -0.205    11.509    mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]
  -------------------------------------------------------------------
                         required time                         11.509    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  2.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.589     0.589    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X9Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_index_reg[0]/Q
                         net (fo=11, routed)          0.076     0.806    mp1a_hardware_i/oled_ip_0/inst/Example/temp_index[0]
    SLICE_X8Y16          LUT6 (Prop_lut6_I5_O)        0.045     0.851 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char[1]_i_1/O
                         net (fo=1, routed)           0.000     0.851    mp1a_hardware_i/oled_ip_0/inst/Example/current_screen[1]
    SLICE_X8Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.856     0.856    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X8Y16          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[1]/C
                         clock pessimism             -0.254     0.602    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.121     0.723    mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.622     0.622    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X3Y42          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     0.763 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[78]/Q
                         net (fo=6, routed)           0.078     0.841    mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg_n_0_[78]
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.045     0.886 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[70]_i_1__0/O
                         net (fo=1, routed)           0.000     0.886    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[70]_i_1__0_n_0
    SLICE_X2Y42          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.892     0.892    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X2Y42          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[70]/C
                         clock pessimism             -0.257     0.635    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.121     0.756    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[70]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.622%)  route 0.161ns (53.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.584     0.584    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X11Y22         FDCE                                         r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.161     0.886    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_sig_1
    RAMB18_X0Y8          RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.890     0.890    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.233     0.657    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.753    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.963%)  route 0.209ns (56.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.585     0.585    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X8Y20          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     0.749 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.209     0.958    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y8          RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.890     0.890    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.637    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.820    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.928%)  route 0.209ns (56.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.586     0.586    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X8Y19          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     0.750 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.209     0.959    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y8          RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.890     0.890    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.637    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.820    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.810%)  route 0.210ns (56.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.585     0.585    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X8Y20          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     0.749 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.210     0.959    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.890     0.890    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.637    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.820    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.780%)  route 0.211ns (56.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.585     0.585    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X8Y20          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     0.749 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[7]/Q
                         net (fo=1, routed)           0.211     0.959    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y8          RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.890     0.890    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.637    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.820    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.860%)  route 0.237ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.585     0.585    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X10Y20         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/Q
                         net (fo=1, routed)           0.237     0.986    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y8          RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.890     0.890    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.233     0.657    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.840    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.620     0.620    mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/CLK
    SLICE_X7Y37          FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDSE (Prop_fdse_C_Q)         0.141     0.761 f  mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=7, routed)           0.132     0.892    mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X6Y37          LUT5 (Prop_lut5_I0_O)        0.048     0.940 r  mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state[24]_i_1__1/O
                         net (fo=1, routed)           0.000     0.940    mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/p_1_in[24]
    SLICE_X6Y37          FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.888     0.888    mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/CLK
    SLICE_X6Y37          FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[24]/C
                         clock pessimism             -0.255     0.633    
    SLICE_X6Y37          FDSE (Hold_fdse_C_D)         0.131     0.764    mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.620     0.620    mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/CLK
    SLICE_X7Y37          FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDSE (Prop_fdse_C_Q)         0.141     0.761 r  mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[27]/Q
                         net (fo=7, routed)           0.136     0.896    mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg_n_0_[27]
    SLICE_X6Y37          LUT5 (Prop_lut5_I0_O)        0.048     0.944 r  mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state[26]_i_1__2/O
                         net (fo=1, routed)           0.000     0.944    mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state[26]_i_1__2_n_0
    SLICE_X6Y37          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.888     0.888    mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/CLK
    SLICE_X6Y37          FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[26]/C
                         clock pessimism             -0.255     0.633    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.131     0.764    mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BRAM_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PL_CLK_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y15  mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[56]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y16   mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[62]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y14   mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[9]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X6Y37   mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y37   mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[19]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X6Y37   mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y37   mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[26]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X7Y37   mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y15  mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[56]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y16   mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state_reg[62]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38   mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/ms_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38   mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/ms_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38   mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/ms_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38   mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/ms_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y39   mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y38   mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y41   mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y38   mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y44   mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y42  mp1a_hardware_i/oled_ip_0/inst/Init/temp_spi_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y41   mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y44   mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y41   mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y39   mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y41   mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y42   mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y40   mp1a_hardware_i/oled_ip_0/inst/Init/temp_vbat_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y40   mp1a_hardware_i/oled_ip_0/inst/Init/temp_vbat_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  PL_CLK
  To Clock:  PL_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PL_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PL_CLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  PL_CLK_IBUF_BUFG_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 3.045ns (44.089%)  route 3.861ns (55.911%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.648     2.942    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y87         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.478     3.420 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.001     4.421    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X33Y87         LUT2 (Prop_lut2_I0_O)        0.323     4.744 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.123     5.868    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.326     6.194 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.075     7.269    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X31Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.393 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.393    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.943 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.943    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.182 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[2]
                         net (fo=1, routed)           0.662     8.843    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][2]
    SLICE_X30Y96         LUT3 (Prop_lut3_I0_O)        0.302     9.145 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_3/O
                         net (fo=1, routed)           0.000     9.145    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_3_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.525 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.525    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.848 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.848    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X30Y97         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.526    12.705    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y97         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.109    12.889    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 3.037ns (44.024%)  route 3.861ns (55.976%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.648     2.942    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y87         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.478     3.420 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.001     4.421    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X33Y87         LUT2 (Prop_lut2_I0_O)        0.323     4.744 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.123     5.868    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.326     6.194 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.075     7.269    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X31Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.393 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.393    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.943 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.943    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.182 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[2]
                         net (fo=1, routed)           0.662     8.843    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][2]
    SLICE_X30Y96         LUT3 (Prop_lut3_I0_O)        0.302     9.145 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_3/O
                         net (fo=1, routed)           0.000     9.145    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_3_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.525 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.525    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.840 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.840    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X30Y97         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.526    12.705    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y97         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.109    12.889    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 2.961ns (43.401%)  route 3.861ns (56.599%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.648     2.942    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y87         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.478     3.420 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.001     4.421    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X33Y87         LUT2 (Prop_lut2_I0_O)        0.323     4.744 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.123     5.868    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.326     6.194 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.075     7.269    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X31Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.393 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.393    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.943 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.943    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.182 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[2]
                         net (fo=1, routed)           0.662     8.843    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][2]
    SLICE_X30Y96         LUT3 (Prop_lut3_I0_O)        0.302     9.145 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_3/O
                         net (fo=1, routed)           0.000     9.145    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_3_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.525 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.525    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.764 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.764    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_5
    SLICE_X30Y97         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.526    12.705    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y97         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.109    12.889    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 2.941ns (43.234%)  route 3.861ns (56.766%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.648     2.942    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y87         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.478     3.420 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.001     4.421    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X33Y87         LUT2 (Prop_lut2_I0_O)        0.323     4.744 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.123     5.868    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.326     6.194 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.075     7.269    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X31Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.393 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.393    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.943 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.943    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.182 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[2]
                         net (fo=1, routed)           0.662     8.843    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][2]
    SLICE_X30Y96         LUT3 (Prop_lut3_I0_O)        0.302     9.145 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_3/O
                         net (fo=1, routed)           0.000     9.145    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_3_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.525 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.525    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.744 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.744    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_7
    SLICE_X30Y97         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.526    12.705    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y97         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.109    12.889    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 2.760ns (41.082%)  route 3.958ns (58.918%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.650     2.944    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y89         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.138     4.600    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.152     4.752 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          2.005     6.757    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X29Y83         LUT6 (Prop_lut6_I3_O)        0.332     7.089 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_15/O
                         net (fo=1, routed)           0.000     7.089    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[3]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.490 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.490    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.712 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.816     8.527    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0]
    SLICE_X30Y84         LUT3 (Prop_lut3_I0_O)        0.299     8.826 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0/O
                         net (fo=1, routed)           0.000     8.826    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.339 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.339    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.662 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.662    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_6
    SLICE_X30Y85         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.520    12.699    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y85         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X30Y85         FDRE (Setup_fdre_C_D)        0.109    12.883    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.229ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 2.752ns (41.012%)  route 3.958ns (58.988%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.650     2.944    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y89         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.138     4.600    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.152     4.752 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          2.005     6.757    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X29Y83         LUT6 (Prop_lut6_I3_O)        0.332     7.089 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_15/O
                         net (fo=1, routed)           0.000     7.089    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[3]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.490 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.490    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.712 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.816     8.527    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0]
    SLICE_X30Y84         LUT3 (Prop_lut3_I0_O)        0.299     8.826 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0/O
                         net (fo=1, routed)           0.000     8.826    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.339 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.339    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.654 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.654    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_4
    SLICE_X30Y85         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.520    12.699    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y85         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X30Y85         FDRE (Setup_fdre_C_D)        0.109    12.883    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  3.229    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 2.836ns (42.344%)  route 3.861ns (57.656%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.648     2.942    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y87         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.478     3.420 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.001     4.421    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X33Y87         LUT2 (Prop_lut2_I0_O)        0.323     4.744 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.123     5.868    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.326     6.194 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.075     7.269    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X31Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.393 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.393    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.973 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[2]
                         net (fo=1, routed)           0.662     8.634    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[2]
    SLICE_X30Y95         LUT5 (Prop_lut5_I4_O)        0.302     8.936 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_8/O
                         net (fo=1, routed)           0.000     8.936    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_8_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.316 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.316    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.639 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.639    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_6
    SLICE_X30Y96         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.525    12.704    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y96         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)        0.109    12.888    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 2.828ns (42.275%)  route 3.861ns (57.725%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.648     2.942    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y87         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.478     3.420 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.001     4.421    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X33Y87         LUT2 (Prop_lut2_I0_O)        0.323     4.744 f  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.123     5.868    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.326     6.194 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=24, routed)          1.075     7.269    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X31Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.393 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     7.393    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.973 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[2]
                         net (fo=1, routed)           0.662     8.634    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[2]
    SLICE_X30Y95         LUT5 (Prop_lut5_I4_O)        0.302     8.936 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_8/O
                         net (fo=1, routed)           0.000     8.936    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_8_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.316 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.316    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.631 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.631    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_4
    SLICE_X30Y96         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.525    12.704    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y96         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)        0.109    12.888    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 2.676ns (40.336%)  route 3.958ns (59.664%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.650     2.944    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y89         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.138     4.600    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.152     4.752 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          2.005     6.757    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X29Y83         LUT6 (Prop_lut6_I3_O)        0.332     7.089 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_15/O
                         net (fo=1, routed)           0.000     7.089    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[3]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.490 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.490    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.712 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.816     8.527    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0]
    SLICE_X30Y84         LUT3 (Prop_lut3_I0_O)        0.299     8.826 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0/O
                         net (fo=1, routed)           0.000     8.826    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.339 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.339    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.578 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.578    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_5
    SLICE_X30Y85         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.520    12.699    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y85         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X30Y85         FDRE (Setup_fdre_C_D)        0.109    12.883    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 2.656ns (40.155%)  route 3.958ns (59.845%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.650     2.944    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y89         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.138     4.600    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X37Y88         LUT2 (Prop_lut2_I1_O)        0.152     4.752 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          2.005     6.757    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X29Y83         LUT6 (Prop_lut6_I3_O)        0.332     7.089 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_15/O
                         net (fo=1, routed)           0.000     7.089    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[3]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.490 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.490    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.712 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.816     8.527    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0]
    SLICE_X30Y84         LUT3 (Prop_lut3_I0_O)        0.299     8.826 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0/O
                         net (fo=1, routed)           0.000     8.826    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.339 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.339    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.558 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.558    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_7
    SLICE_X30Y85         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.520    12.699    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y85         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X30Y85         FDRE (Setup_fdre_C_D)        0.109    12.883    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  3.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.655     0.991    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.248    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y102        SRL16E                                       r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.930     1.296    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.557     0.893    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.116     1.150    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y92         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.824     1.190    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.328%)  route 0.322ns (60.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.577     0.913    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y99         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.322     1.399    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r
    SLICE_X31Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.444 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.444    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/D[0]
    SLICE_X31Y100        FDSE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.931     1.297    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDSE (Hold_fdse_C_D)         0.092     1.354    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.183%)  route 0.192ns (50.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.659     0.995    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          0.192     1.328    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X31Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.373 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.373    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_state[0]
    SLICE_X31Y99         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.845     1.211    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X31Y99         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.659     0.995    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.102     1.238    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y100        SRL16E                                       r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.931     1.297    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.119    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.309%)  route 0.183ns (52.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.656     0.992    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.183     1.339    mp1a_hardware_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.885     1.251    mp1a_hardware_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    mp1a_hardware_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.309%)  route 0.183ns (52.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.656     0.992    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.183     1.339    mp1a_hardware_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.885     1.251    mp1a_hardware_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    mp1a_hardware_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.575     0.911    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.059     1.110    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X28Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.843     1.209    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y90         FDRE (Hold_fdre_C_D)         0.076     0.987    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.575     0.911    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.062     1.113    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X28Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.843     1.209    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y90         FDRE (Hold_fdre_C_D)         0.078     0.989    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.655     0.991    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.110     1.242    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y102        SRL16E                                       r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.930     1.296    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.117    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y89    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y89    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y89    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y89    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y86    mp1a_hardware_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y86    mp1a_hardware_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y84    mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y84    mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y75    mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  BRAM_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/current_state_reg[83]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.890ns (16.660%)  route 4.452ns (83.340%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 11.574 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.651     2.945    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y92         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.849     4.312    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[5]
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.436 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_6/O
                         net (fo=1, routed)           0.628     5.064    mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_6_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.188 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_3/O
                         net (fo=1, routed)           2.396     7.584    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[83]_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.708 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[110]_i_1/O
                         net (fo=5, routed)           0.580     8.287    mp1a_hardware_i/oled_ip_0/inst/current_state
    SLICE_X22Y42         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[83]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.574    11.574    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X22Y42         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[83]/C
                         clock pessimism              0.000    11.574    
                         clock uncertainty           -0.154    11.420    
    SLICE_X22Y42         FDRE (Setup_fdre_C_CE)      -0.169    11.251    mp1a_hardware_i/oled_ip_0/inst/current_state_reg[83]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/CE
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 0.890ns (17.272%)  route 4.263ns (82.728%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 11.574 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.651     2.945    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y92         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.849     4.312    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[5]
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.436 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_6/O
                         net (fo=1, routed)           0.628     5.064    mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_6_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.188 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_3/O
                         net (fo=1, routed)           2.396     7.584    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[83]_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.708 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[110]_i_1/O
                         net (fo=5, routed)           0.390     8.098    mp1a_hardware_i/oled_ip_0/inst/current_state
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.574    11.574    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
                         clock pessimism              0.000    11.574    
                         clock uncertainty           -0.154    11.420    
    SLICE_X23Y42         FDSE (Setup_fdse_C_CE)      -0.205    11.215    mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/current_state_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 0.890ns (17.272%)  route 4.263ns (82.728%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 11.574 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.651     2.945    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y92         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.849     4.312    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[5]
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.436 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_6/O
                         net (fo=1, routed)           0.628     5.064    mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_6_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.188 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_3/O
                         net (fo=1, routed)           2.396     7.584    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[83]_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.708 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[110]_i_1/O
                         net (fo=5, routed)           0.390     8.098    mp1a_hardware_i/oled_ip_0/inst/current_state
    SLICE_X23Y42         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.574    11.574    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[18]/C
                         clock pessimism              0.000    11.574    
                         clock uncertainty           -0.154    11.420    
    SLICE_X23Y42         FDRE (Setup_fdre_C_CE)      -0.205    11.215    mp1a_hardware_i/oled_ip_0/inst/current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/current_state_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 0.890ns (17.272%)  route 4.263ns (82.728%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 11.574 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.651     2.945    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y92         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.849     4.312    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[5]
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.436 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_6/O
                         net (fo=1, routed)           0.628     5.064    mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_6_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.188 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_3/O
                         net (fo=1, routed)           2.396     7.584    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[83]_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.708 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[110]_i_1/O
                         net (fo=5, routed)           0.390     8.098    mp1a_hardware_i/oled_ip_0/inst/current_state
    SLICE_X23Y42         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.574    11.574    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[24]/C
                         clock pessimism              0.000    11.574    
                         clock uncertainty           -0.154    11.420    
    SLICE_X23Y42         FDRE (Setup_fdre_C_CE)      -0.205    11.215    mp1a_hardware_i/oled_ip_0/inst/current_state_reg[24]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/current_state_reg[86]/CE
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 0.890ns (17.272%)  route 4.263ns (82.728%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 11.574 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         1.651     2.945    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y92         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.849     4.312    mp1a_hardware_i/oled_ip_0/inst/ADDRESS[5]
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.436 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_6/O
                         net (fo=1, routed)           0.628     5.064    mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_6_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.188 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_3/O
                         net (fo=1, routed)           2.396     7.584    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[83]_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.708 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[110]_i_1/O
                         net (fo=5, routed)           0.390     8.098    mp1a_hardware_i/oled_ip_0/inst/current_state
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.574    11.574    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[86]/C
                         clock pessimism              0.000    11.574    
                         clock uncertainty           -0.154    11.420    
    SLICE_X23Y42         FDSE (Setup_fdse_C_CE)      -0.205    11.215    mp1a_hardware_i/oled_ip_0/inst/current_state_reg[86]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  3.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.631ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/CE
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.254ns (14.783%)  route 1.464ns (85.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.552     0.888    mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y84         FDRE                                         r  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.236     1.288    mp1a_hardware_i/oled_ip_0/inst/WRITE
    SLICE_X36Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.333 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_3/O
                         net (fo=1, routed)           1.101     2.433    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[83]_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.045     2.478 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[110]_i_1/O
                         net (fo=5, routed)           0.127     2.606    mp1a_hardware_i/oled_ip_0/inst/current_state
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.860     0.860    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.154     1.014    
    SLICE_X23Y42         FDSE (Hold_fdse_C_CE)       -0.039     0.975    mp1a_hardware_i/oled_ip_0/inst/current_state_reg[110]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.631ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/current_state_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.254ns (14.783%)  route 1.464ns (85.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.552     0.888    mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y84         FDRE                                         r  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.236     1.288    mp1a_hardware_i/oled_ip_0/inst/WRITE
    SLICE_X36Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.333 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_3/O
                         net (fo=1, routed)           1.101     2.433    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[83]_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.045     2.478 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[110]_i_1/O
                         net (fo=5, routed)           0.127     2.606    mp1a_hardware_i/oled_ip_0/inst/current_state
    SLICE_X23Y42         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.860     0.860    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[18]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.154     1.014    
    SLICE_X23Y42         FDRE (Hold_fdre_C_CE)       -0.039     0.975    mp1a_hardware_i/oled_ip_0/inst/current_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.631ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/current_state_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.254ns (14.783%)  route 1.464ns (85.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.552     0.888    mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y84         FDRE                                         r  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.236     1.288    mp1a_hardware_i/oled_ip_0/inst/WRITE
    SLICE_X36Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.333 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_3/O
                         net (fo=1, routed)           1.101     2.433    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[83]_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.045     2.478 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[110]_i_1/O
                         net (fo=5, routed)           0.127     2.606    mp1a_hardware_i/oled_ip_0/inst/current_state
    SLICE_X23Y42         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.860     0.860    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[24]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.154     1.014    
    SLICE_X23Y42         FDRE (Hold_fdre_C_CE)       -0.039     0.975    mp1a_hardware_i/oled_ip_0/inst/current_state_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.631ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/current_state_reg[86]/CE
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.254ns (14.783%)  route 1.464ns (85.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.552     0.888    mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y84         FDRE                                         r  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.236     1.288    mp1a_hardware_i/oled_ip_0/inst/WRITE
    SLICE_X36Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.333 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_3/O
                         net (fo=1, routed)           1.101     2.433    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[83]_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.045     2.478 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[110]_i_1/O
                         net (fo=5, routed)           0.127     2.606    mp1a_hardware_i/oled_ip_0/inst/current_state
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.860     0.860    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X23Y42         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[86]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.154     1.014    
    SLICE_X23Y42         FDSE (Hold_fdse_C_CE)       -0.039     0.975    mp1a_hardware_i/oled_ip_0/inst/current_state_reg[86]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/current_state_reg[83]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.254ns (14.282%)  route 1.524ns (85.718%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=977, routed)         0.552     0.888    mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y84         FDRE                                         r  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.236     1.288    mp1a_hardware_i/oled_ip_0/inst/WRITE
    SLICE_X36Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.333 r  mp1a_hardware_i/oled_ip_0/inst/current_state[110]_i_3/O
                         net (fo=1, routed)           1.101     2.433    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[83]_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I0_O)        0.045     2.478 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state[110]_i_1/O
                         net (fo=5, routed)           0.188     2.666    mp1a_hardware_i/oled_ip_0/inst/current_state
    SLICE_X22Y42         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[83]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.860     0.860    mp1a_hardware_i/oled_ip_0/inst/CLK
    SLICE_X22Y42         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/current_state_reg[83]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.154     1.014    
    SLICE_X22Y42         FDRE (Hold_fdre_C_CE)       -0.016     0.998    mp1a_hardware_i/oled_ip_0/inst/current_state_reg[83]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  1.668    





