module top_module (
    input [7:0] a, b, c, d,
    output [7:0] min);//
    
    wire [7:0] min1, min2;

    assign min1 = (a < b) ? a : b;   // smaller of a and b
    assign min2 = (c < d) ? c : d;   // smaller of c and d
    assign min  = (min1 < min2) ? min1 : min2; // smaller of both pairs

endmodule
