#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jul 16 11:53:40 2018
# Process ID: 14124
# Current directory: C:/Users/mloui/Documents/ROIC/pwm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3180 C:\Users\mloui\Documents\ROIC\pwm\pwm.xpr
# Log file: C:/Users/mloui/Documents/ROIC/pwm/vivado.log
# Journal file: C:/Users/mloui/Documents/ROIC/pwm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mloui/Documents/ROIC/pwm/pwm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 865.270 ; gain = 131.984
update_compile_order -fileset sources_1
close [ open C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sources_1/new/pwm_board.vhd w ]
add_files C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sources_1/new/pwm_board.vhd
update_compile_order -fileset sources_1
set_property top pwm_board [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jul 16 14:53:25 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/pwm/pwm.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jul 16 14:55:41 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/pwm/pwm.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jul 16 14:56:31 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/pwm/pwm.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd w ]
add_files -fileset sim_1 C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd
update_compile_order -fileset sim_1
set_property top pwm_board_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jul 16 15:16:03 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/pwm/pwm.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_board_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pwm_board_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sources_1/new/pwm_board.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_board
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_board_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxV/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3ab91c1c0bf2493bbd514b773ff7c062 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pwm_board_test_behav xil_defaultlib.pwm_board_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd:53]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pwm_board_test in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_board_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pwm_board_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_board_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxV/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3ab91c1c0bf2493bbd514b773ff7c062 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pwm_board_test_behav xil_defaultlib.pwm_board_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd:95]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pwm_board_test in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_board_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pwm_board_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_board_test
ERROR: [VRFC 10-1412] syntax error near ' [C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd:95]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_board_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pwm_board_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_board_test
ERROR: [VRFC 10-1412] syntax error near ' [C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd:95]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_board_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pwm_board_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sources_1/new/pwm_board.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_board
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_board_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxV/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3ab91c1c0bf2493bbd514b773ff7c062 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pwm_board_test_behav xil_defaultlib.pwm_board_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pwm_board [pwm_board_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm_board_test
Built simulation snapshot pwm_board_test_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim/xsim.dir/pwm_board_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim/xsim.dir/pwm_board_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jul 16 15:20:48 2018. For additional details about this file, please refer to the WebTalk help file at C:/XilinxV/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 16 15:20:48 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pwm_board_test_behav -key {Behavioral:sim_1:Functional:pwm_board_test} -tclbatch {pwm_board_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source pwm_board_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 893.242 ; gain = 11.477
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pwm_board_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 893.242 ; gain = 11.477
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_board_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pwm_board_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_board_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxV/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3ab91c1c0bf2493bbd514b773ff7c062 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pwm_board_test_behav xil_defaultlib.pwm_board_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pwm_board [pwm_board_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm_board_test
Built simulation snapshot pwm_board_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 896.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_board_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pwm_board_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_board_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxV/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3ab91c1c0bf2493bbd514b773ff7c062 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pwm_board_test_behav xil_defaultlib.pwm_board_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pwm_board [pwm_board_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm_board_test
Built simulation snapshot pwm_board_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_board_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pwm_board_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_board_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_board_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxV/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3ab91c1c0bf2493bbd514b773ff7c062 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pwm_board_test_behav xil_defaultlib.pwm_board_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pwm_board [pwm_board_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm_board_test
Built simulation snapshot pwm_board_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_board_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pwm_board_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sources_1/new/pwm_board.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_board
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxV/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3ab91c1c0bf2493bbd514b773ff7c062 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pwm_board_test_behav xil_defaultlib.pwm_board_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pwm_board [pwm_board_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm_board_test
Built simulation snapshot pwm_board_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 us
set_property top pwm_core [current_fileset]
update_compile_order -fileset sources_1
set_property top pwm_sim1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mloui/Documents/ROIC/pwm/pwm.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jul 17 15:40:05 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/pwm/pwm.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pwm_sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pwm_sim1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sources_1/new/pwm_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_core
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mloui/Documents/ROIC/pwm/pwm.srcs/sim_1/new/pwm_sim1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxV/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3ab91c1c0bf2493bbd514b773ff7c062 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pwm_sim1_behav xil_defaultlib.pwm_sim1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.pwm_core [pwm_core_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm_sim1
Built simulation snapshot pwm_sim1_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim/xsim.dir/pwm_sim1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim/xsim.dir/pwm_sim1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jul 17 15:41:44 2018. For additional details about this file, please refer to the WebTalk help file at C:/XilinxV/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 51.980 ; gain = 1.223
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 17 15:41:44 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 915.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mloui/Documents/ROIC/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pwm_sim1_behav -key {Behavioral:sim_1:Functional:pwm_sim1} -tclbatch {pwm_sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source pwm_sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pwm_sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 924.289 ; gain = 8.496
restart
INFO: [Simtcl 6-17] Simulation restarted
run 25 us
create_peripheral nasa.gov user pwmcore 1.0 -dir C:/Users/mloui/Documents/ROIC/pwm/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core nasa.gov:user:pwmcore:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core nasa.gov:user:pwmcore:1.0]
write_peripheral [ipx::find_open_core nasa.gov:user:pwmcore:1.0]
set_property  ip_repo_paths  C:/Users/mloui/Documents/ROIC/pwm/../ip_repo/pwmcore_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/pwmcore_1.0'.
ipx::edit_ip_in_project -upgrade true -name pwmcore_v1_0_project -directory C:/Users/mloui/Documents/ROIC/pwm/pwm.tmp/pwmcore_v1_0_project c:/Users/mloui/Documents/ROIC/ip_repo/pwmcore_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/pwmcore_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 964.574 ; gain = 11.191
update_compile_order -fileset sources_1
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
