Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Nov 24 17:44:11 2017
| Host         : KAT-B320 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file juego_timing_summary_routed.rpt -warn_on_violation -rpx juego_timing_summary_routed.rpx
| Design       : juego
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk100hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50Mhz_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vgacontroller/clk_25MHz_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.260        0.000                      0                   66        0.330        0.000                      0                   66        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.260        0.000                      0                   66        0.330        0.000                      0                   66        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.454ns (33.436%)  route 2.895ns (66.564%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  cnt_reg[1]/Q
                         net (fo=3, routed)           1.476     7.088    cnt_reg[1]
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.124     7.212 r  cnt[0]_i_34/O
                         net (fo=1, routed)           0.000     7.212    cnt[0]_i_34_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.744 r  cnt_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.744    cnt_reg[0]_i_20_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.858    cnt_reg[0]_i_13_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  cnt_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.972    cnt_reg[0]_i_3_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.418     9.504    clear
    SLICE_X0Y44          FDRE                                         r  cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  cnt_reg[28]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.335    14.764    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.277%)  route 0.186ns (42.723%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[27]/Q
                         net (fo=3, routed)           0.186     1.805    cnt_reg[27]
    SLICE_X0Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.913 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    cnt_reg[24]_i_1_n_4
    SLICE_X0Y43          FDRE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  cnt_reg[27]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    cnt_reg[24]/C



