

================================================================
== Vitis HLS Report for 'lucas_kanade_hls'
================================================================
* Date:           Thu Dec 18 17:59:10 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        lucas_kanade_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   666864|   666864|  6.669 ms|  6.669 ms|  666792|  666792|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_18_1_VITIS_LOOP_19_2  |   666862|   666862|       113|         42|          1|  15876|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 42, depth = 113


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 113
* Pipeline : 1
  Pipeline-0 : II = 42, D = 113, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.96>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten4 = alloca i32 1"   --->   Operation 116 'alloca' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%indvar5 = alloca i32 1"   --->   Operation 117 'alloca' 'indvar5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 118 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%add_ln34_227 = alloca i32 1"   --->   Operation 119 'alloca' 'add_ln34_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%indvar458 = alloca i32 1"   --->   Operation 120 'alloca' 'indvar458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 121 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%add_ln34_311 = alloca i32 1"   --->   Operation 122 'alloca' 'add_ln34_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [../LK_hls/src/lucas_kanade_hls.cpp:3]   --->   Operation 123 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 2"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %I1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %I1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %I2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %I2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %u, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %u, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_11, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %v" [../LK_hls/src/lucas_kanade_hls.cpp:4]   --->   Operation 135 'read' 'v_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 136 [1/1] (1.00ns)   --->   "%u_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %u" [../LK_hls/src/lucas_kanade_hls.cpp:4]   --->   Operation 136 'read' 'u_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 137 [1/1] (1.00ns)   --->   "%I2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %I2" [../LK_hls/src/lucas_kanade_hls.cpp:4]   --->   Operation 137 'read' 'I2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 138 [1/1] (1.00ns)   --->   "%I1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %I1" [../LK_hls/src/lucas_kanade_hls.cpp:4]   --->   Operation 138 'read' 'I1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 139 [1/1] (0.47ns)   --->   "%store_ln0 = store i7 2, i7 %add_ln34_311"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 140 [1/1] (0.47ns)   --->   "%store_ln19 = store i7 1, i7 %j" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 140 'store' 'store_ln19' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 141 [1/1] (0.47ns)   --->   "%store_ln0 = store i7 0, i7 %indvar458"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 142 [1/1] (0.47ns)   --->   "%store_ln18 = store i7 1, i7 %i" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 142 'store' 'store_ln18' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 143 [1/1] (0.47ns)   --->   "%store_ln0 = store i7 0, i7 %indvar5"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 144 [1/1] (0.47ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten4"   --->   Operation 144 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 145 [1/1] (0.47ns)   --->   "%br_ln0 = br void %for.inc196"   --->   Operation 145 'br' 'br_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%icmp_ln1910 = phi i1 0, void %entry, i1 %icmp_ln19, void %for.inc193" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 146 'phi' 'icmp_ln1910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%indvar5_load = load i7 %indvar5" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 147 'load' 'indvar5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 148 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%add_ln34_227_load = load i7 %add_ln34_227" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 149 'load' 'add_ln34_227_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%indvar458_load = load i7 %indvar458" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 150 'load' 'indvar458_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 151 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%add_ln34_311_load = load i7 %add_ln34_311" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 152 'load' 'add_ln34_311_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.31ns)   --->   "%select_ln18 = select i1 %icmp_ln1910, i7 0, i7 %indvar458_load" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 153 'select' 'select_ln18' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.31ns)   --->   "%select_ln18_1 = select i1 %icmp_ln1910, i7 %add_ln34_227_load, i7 %indvar5_load" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 154 'select' 'select_ln18_1' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.31ns)   --->   "%i_3 = select i1 %icmp_ln1910, i7 %add_ln34_311_load, i7 %i_2" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 155 'select' 'i_3' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %i_3, i8 0" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 156 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i15 %shl_ln" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 157 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %i_3, i8 2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 158 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i15 %or_ln" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 159 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.48ns)   --->   "%add_ln34 = add i64 %zext_ln34_1, i64 %v_read" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 160 'add' 'add_ln34' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (1.48ns)   --->   "%add_ln34_1 = add i64 %zext_ln34_1, i64 %u_read" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 161 'add' 'add_ln34_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln34_1, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 162 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i63 %trunc_ln" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 163 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln34, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 164 'partselect' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i63 %trunc_ln19_1" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 165 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %select_ln18_1, i8 0" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 166 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i15 %shl_ln1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 167 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i15 %shl_ln1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 168 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.24ns)   --->   "%add_ln33 = add i16 %zext_ln33_1, i16 768" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 169 'add' 'add_ln33' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i16 %add_ln33" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 170 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (1.48ns)   --->   "%add_ln33_1 = add i64 %zext_ln33, i64 %I2_read" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 171 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (1.24ns)   --->   "%add_ln33_2 = add i16 %zext_ln33_1, i16 65280" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 172 'add' 'add_ln33_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln33_4 = sext i16 %add_ln33_2" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 173 'sext' 'sext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (1.48ns)   --->   "%add_ln33_3 = add i64 %zext_ln33, i64 %I1_read" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 174 'add' 'add_ln33_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i7 %select_ln18" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 175 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln33_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln18, i1 0" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 176 'bitconcatenate' 'shl_ln33_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i8 %shl_ln33_1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 177 'zext' 'zext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i8 %shl_ln33_1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 178 'zext' 'zext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (1.48ns)   --->   "%add_ln33_4 = add i64 %zext_ln33_3, i64 %I2_read" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 179 'add' 'add_ln33_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (1.48ns)   --->   "%add_ln33_5 = add i64 %add_ln33_4, i64 %zext_ln33_2" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 180 'add' 'add_ln33_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (1.12ns)   --->   "%add_ln33_6 = add i9 %zext_ln33_4, i9 254" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 181 'add' 'add_ln33_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i9 %add_ln33_6" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 182 'zext' 'zext_ln33_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_7 = add i64 %zext_ln33_5, i64 %I2_read" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 183 'add' 'add_ln33_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 184 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln33_8 = add i64 %add_ln33_7, i64 %zext_ln34" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 184 'add' 'add_ln33_8' <Predicate = true> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 185 [1/1] (1.48ns)   --->   "%add_ln33_9 = add i64 %zext_ln33_5, i64 %add_ln33_1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 185 'add' 'add_ln33_9' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (1.48ns)   --->   "%add_ln33_10 = add i64 %add_ln33_4, i64 %sext_ln33_4" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 186 'add' 'add_ln33_10' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (1.10ns)   --->   "%add_ln33_11 = add i9 %zext_ln33_4, i9 510" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 187 'add' 'add_ln33_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln33_5 = sext i9 %add_ln33_11" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 188 'sext' 'sext_ln33_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (1.48ns)   --->   "%add_ln33_12 = add i64 %sext_ln33_5, i64 %add_ln33_1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 189 'add' 'add_ln33_12' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (1.48ns)   --->   "%add_ln33_13 = add i64 %zext_ln33_3, i64 %I1_read" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 190 'add' 'add_ln33_13' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (1.48ns)   --->   "%add_ln33_14 = add i64 %add_ln33_13, i64 %zext_ln33_2" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 191 'add' 'add_ln33_14' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_15 = add i64 %zext_ln33_5, i64 %I1_read" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 192 'add' 'add_ln33_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 193 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln33_16 = add i64 %add_ln33_15, i64 %zext_ln34" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 193 'add' 'add_ln33_16' <Predicate = true> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 194 [1/1] (1.48ns)   --->   "%add_ln33_17 = add i64 %zext_ln33_5, i64 %add_ln33_3" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 194 'add' 'add_ln33_17' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (1.48ns)   --->   "%add_ln33_18 = add i64 %add_ln33_13, i64 %sext_ln33_4" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 195 'add' 'add_ln33_18' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (1.48ns)   --->   "%add_ln33_19 = add i64 %sext_ln33_5, i64 %add_ln33_3" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 196 'add' 'add_ln33_19' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (1.04ns)   --->   "%add_ln33_20 = add i7 %select_ln18, i7 1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 197 'add' 'add_ln33_20' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_19, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 198 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln33_6 = sext i63 %trunc_ln1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 199 'sext' 'sext_ln33_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln33_6" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 200 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_12, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 201 'partselect' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln33_10 = sext i63 %trunc_ln33_1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 202 'sext' 'sext_ln33_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln33_10" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 203 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_17, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 204 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln34_4 = sext i63 %trunc_ln2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 205 'sext' 'sext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i64 %sext_ln34_4" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 206 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_18, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 207 'partselect' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln34_5 = sext i63 %trunc_ln34_1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 208 'sext' 'sext_ln34_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i64 %sext_ln34_5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 209 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_9, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 210 'partselect' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln34_6 = sext i63 %trunc_ln34_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 211 'sext' 'sext_ln34_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i64 %sext_ln34_6" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 212 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_10, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 213 'partselect' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln34_11 = sext i63 %trunc_ln34_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 214 'sext' 'sext_ln34_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16 %gmem, i64 %sext_ln34_11" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 215 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (1.04ns)   --->   "%add_ln33_22 = add i7 %j_1, i7 1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 216 'add' 'add_ln33_22' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.31ns)   --->   "%j_3 = select i1 %icmp_ln1910, i7 2, i7 %add_ln33_22" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 217 'select' 'j_3' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_16, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 218 'partselect' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln34_19 = sext i63 %trunc_ln34_7" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 219 'sext' 'sext_ln34_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i16 %gmem, i64 %sext_ln34_19" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 220 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln34_10 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_8, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 221 'partselect' 'trunc_ln34_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln34_22 = sext i63 %trunc_ln34_10" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 222 'sext' 'sext_ln34_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i16 %gmem, i64 %sext_ln34_22" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 223 'getelementptr' 'gmem_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln34_17 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_14, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 224 'partselect' 'trunc_ln34_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln34_30 = sext i63 %trunc_ln34_17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 225 'sext' 'sext_ln34_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i16 %gmem, i64 %sext_ln34_30" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 226 'getelementptr' 'gmem_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln34_18 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln33_5, i32 1, i32 63" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 227 'partselect' 'trunc_ln34_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln34_33 = sext i63 %trunc_ln34_18" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 228 'sext' 'sext_ln34_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i16 %gmem, i64 %sext_ln34_33" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 229 'getelementptr' 'gmem_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (1.47ns)   --->   "%empty = add i64 %zext_ln19, i64 %sext_ln19" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 230 'add' 'empty' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i16 %gmem, i64 %empty" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 231 'getelementptr' 'gmem_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (1.47ns)   --->   "%empty_24 = add i64 %zext_ln19, i64 %sext_ln19_1" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 232 'add' 'empty_24' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i16 %gmem, i64 %empty_24" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 233 'getelementptr' 'gmem_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (1.04ns)   --->   "%add_ln34_2 = add i7 %select_ln18_1, i7 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 234 'add' 'add_ln34_2' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (1.04ns)   --->   "%icmp_ln19 = icmp_eq  i7 %j_3, i7 127" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 235 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (1.04ns)   --->   "%add_ln34_3 = add i7 %i_3, i7 1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 236 'add' 'add_ln34_3' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.47ns)   --->   "%store_ln34 = store i7 %add_ln34_3, i7 %add_ln34_311" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 237 'store' 'store_ln34' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 238 [1/1] (0.47ns)   --->   "%store_ln19 = store i7 %j_3, i7 %j" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 238 'store' 'store_ln19' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 239 [1/1] (0.47ns)   --->   "%store_ln33 = store i7 %add_ln33_20, i7 %indvar458" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 239 'store' 'store_ln33' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln34 = store i7 %add_ln34_2, i7 %add_ln34_227" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 240 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.47ns)   --->   "%store_ln18 = store i7 %i_3, i7 %i" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 241 'store' 'store_ln18' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 242 [1/1] (0.47ns)   --->   "%store_ln18 = store i7 %select_ln18_1, i7 %indvar5" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 242 'store' 'store_ln18' <Predicate = true> <Delay = 0.47>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 243 [8/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 243 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 244 [7/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 244 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 245 [6/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 245 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 246 [5/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 246 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 247 [4/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 247 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 248 [3/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 248 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 249 [8/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 249 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 250 [2/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 250 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 251 [7/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 251 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 252 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 252 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 253 [6/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 253 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 254 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 254 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 255 [5/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 255 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 256 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 256 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 257 [4/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 257 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 258 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 258 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 259 [3/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 259 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 260 [8/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 260 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 261 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_read_3 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 261 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 262 [2/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 262 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 263 [7/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 263 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 264 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_read_4 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 264 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 265 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 265 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 266 [6/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 266 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 267 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 267 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 268 [5/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 268 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 269 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_1_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 269 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 270 [4/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 270 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i16 %gmem_addr_read_2" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 271 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i16 %gmem_addr_read" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 272 'sext' 'sext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (1.26ns)   --->   "%sub_ln33 = sub i17 %sext_ln33, i17 %sext_ln33_1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 273 'sub' 'sub_ln33' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 274 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_1_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 274 'read' 'gmem_addr_1_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 275 [3/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 275 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 276 [8/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 276 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln33_2 = sext i17 %sub_ln33" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 277 'sext' 'sext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 278 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_1_read_3 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 278 'read' 'gmem_addr_1_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln33_3 = sext i16 %gmem_addr_1_read_2" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 279 'sext' 'sext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_21 = add i18 %sext_ln33_2, i18 %sext_ln33_3" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 280 'add' 'add_ln33_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln33_11 = sext i16 %gmem_addr_1_read" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 281 'sext' 'sext_ln33_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 282 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln33_1 = sub i18 %add_ln33_21, i18 %sext_ln33_11" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 282 'sub' 'sub_ln33_1' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_1, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 283 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (1.28ns)   --->   "%sub_ln33_18 = sub i18 0, i18 %sub_ln33_1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 284 'sub' 'sub_ln33_18' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln33_3 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_18, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 285 'partselect' 'trunc_ln33_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (1.26ns)   --->   "%sub_ln33_19 = sub i16 0, i16 %trunc_ln33_3" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 286 'sub' 'sub_ln33_19' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln33_4 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_1, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 287 'partselect' 'trunc_ln33_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.35ns)   --->   "%ix = select i1 %tmp_42, i16 %sub_ln33_19, i16 %trunc_ln33_4" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 288 'select' 'ix' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 289 [2/8] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 289 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 290 [7/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 290 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i16 %ix" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 291 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 292 [1/1] (2.98ns)   --->   "%mul_ln37 = mul i26 %sext_ln37, i26 %sext_ln37" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 292 'mul' 'mul_ln37' <Predicate = true> <Delay = 2.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 293 [1/1] (1.26ns)   --->   "%it_1 = sub i16 %gmem_addr_1_read_2, i16 %gmem_addr_read_2" [../LK_hls/src/lucas_kanade_hls.cpp:35]   --->   Operation 293 'sub' 'it_1' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln37, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 294 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 295 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_1_read_4 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 295 'read' 'gmem_addr_1_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 296 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 296 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 297 [6/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 297 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i16 %gmem_addr_read_1" [../LK_hls/src/lucas_kanade_hls.cpp:35]   --->   Operation 298 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (1.26ns)   --->   "%it = sub i16 %gmem_addr_1_read_1, i16 %gmem_addr_read_1" [../LK_hls/src/lucas_kanade_hls.cpp:35]   --->   Operation 299 'sub' 'it' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %it" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 300 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (2.98ns)   --->   "%mul_ln40 = mul i26 %sext_ln37, i26 %sext_ln40" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 301 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln33_7 = sext i16 %gmem_addr_read_3" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 302 'sext' 'sext_ln33_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (1.26ns)   --->   "%sub_ln33_2 = sub i17 %sext_ln33_7, i17 %sext_ln35" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 303 'sub' 'sub_ln33_2' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln33_8 = sext i17 %sub_ln33_2" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 304 'sext' 'sext_ln33_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln33_9 = sext i16 %gmem_addr_1_read_3" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 305 'sext' 'sext_ln33_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_23 = add i18 %sext_ln33_8, i18 %sext_ln33_9" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 306 'add' 'add_ln33_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln33_12 = sext i16 %gmem_addr_1_read_1" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 307 'sext' 'sext_ln33_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 308 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln33_3 = sub i18 %add_ln33_23, i18 %sext_ln33_12" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 308 'sub' 'sub_ln33_3' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_3, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 309 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 310 [1/1] (1.28ns)   --->   "%sub_ln33_20 = sub i18 0, i18 %sub_ln33_3" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 310 'sub' 'sub_ln33_20' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln33_6 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_20, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 311 'partselect' 'trunc_ln33_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (1.26ns)   --->   "%sub_ln33_21 = sub i16 0, i16 %trunc_ln33_6" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 312 'sub' 'sub_ln33_21' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln33_7 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_3, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 313 'partselect' 'trunc_ln33_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (0.35ns)   --->   "%ix_1 = select i1 %tmp_44, i16 %sub_ln33_21, i16 %trunc_ln33_7" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 314 'select' 'ix_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i16 %ix_1" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 315 'sext' 'sext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 316 [3/3] (0.93ns) (grouped into DSP with root node add_ln37)   --->   "%mul_ln37_1 = mul i26 %sext_ln37_1, i26 %sext_ln37_1" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 316 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i16 %it_1" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 317 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln40, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 318 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 319 [3/3] (0.93ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40_1 = mul i26 %sext_ln37_1, i26 %sext_ln40_1" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 319 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 320 [1/1] (1.26ns)   --->   "%it_2 = sub i16 %gmem_addr_1_read_3, i16 %gmem_addr_read_3" [../LK_hls/src/lucas_kanade_hls.cpp:35]   --->   Operation 320 'sub' 'it_2' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 321 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 321 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 322 [5/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 322 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 323 [8/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 323 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 324 [2/3] (0.93ns) (grouped into DSP with root node add_ln37)   --->   "%mul_ln37_1 = mul i26 %sext_ln37_1, i26 %sext_ln37_1" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 324 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 325 [2/3] (0.93ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40_1 = mul i26 %sext_ln37_1, i26 %sext_ln40_1" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 325 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln33_13 = sext i16 %gmem_addr_read_4" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 326 'sext' 'sext_ln33_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 327 [1/1] (1.26ns)   --->   "%sub_ln33_4 = sub i17 %sext_ln33_13, i17 %sext_ln33" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 327 'sub' 'sub_ln33_4' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln33_14 = sext i17 %sub_ln33_4" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 328 'sext' 'sext_ln33_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln33_15 = sext i16 %gmem_addr_1_read_4" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 329 'sext' 'sext_ln33_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_24 = add i18 %sext_ln33_14, i18 %sext_ln33_15" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 330 'add' 'add_ln33_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 331 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln33_5 = sub i18 %add_ln33_24, i18 %sext_ln33_3" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 331 'sub' 'sub_ln33_5' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_5, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 332 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (1.28ns)   --->   "%sub_ln33_22 = sub i18 0, i18 %sub_ln33_5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 333 'sub' 'sub_ln33_22' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln33_9 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_22, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 334 'partselect' 'trunc_ln33_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 335 [1/1] (1.26ns)   --->   "%sub_ln33_23 = sub i16 0, i16 %trunc_ln33_9" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 335 'sub' 'sub_ln33_23' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln33_s = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_5, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 336 'partselect' 'trunc_ln33_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 337 [1/1] (0.35ns)   --->   "%ix_2 = select i1 %tmp_46, i16 %sub_ln33_23, i16 %trunc_ln33_s" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 337 'select' 'ix_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i16 %ix_2" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 338 'sext' 'sext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 339 [3/3] (0.93ns) (grouped into DSP with root node add_ln37_1)   --->   "%mul_ln37_2 = mul i26 %sext_ln37_2, i26 %sext_ln37_2" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 339 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i16 %it_2" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 340 'sext' 'sext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 341 [3/3] (0.93ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_2 = mul i26 %sext_ln37_2, i26 %sext_ln40_2" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 341 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 342 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_2_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 342 'read' 'gmem_addr_2_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 343 [4/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 343 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 344 [7/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 344 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 345 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 345 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 346 [1/3] (0.00ns) (grouped into DSP with root node add_ln37)   --->   "%mul_ln37_1 = mul i26 %sext_ln37_1, i26 %sext_ln37_1" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 346 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 347 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37 = add i26 %shl_ln2, i26 %mul_ln37_1" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 347 'add' 'add_ln37' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 348 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_3, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 348 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 349 [1/3] (0.00ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40_1 = mul i26 %sext_ln37_1, i26 %sext_ln40_1" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 349 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 350 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40 = add i26 %shl_ln5, i26 %mul_ln40_1" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 350 'add' 'add_ln40' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 351 [2/3] (0.93ns) (grouped into DSP with root node add_ln37_1)   --->   "%mul_ln37_2 = mul i26 %sext_ln37_2, i26 %sext_ln37_2" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 351 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 352 [2/3] (0.93ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_2 = mul i26 %sext_ln37_2, i26 %sext_ln40_2" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 352 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 353 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_2_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 353 'read' 'gmem_addr_2_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 354 [3/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 354 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 355 [6/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 355 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 356 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37 = add i26 %shl_ln2, i26 %mul_ln37_1" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 356 'add' 'add_ln37' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 357 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40 = add i26 %shl_ln5, i26 %mul_ln40_1" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 357 'add' 'add_ln40' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 358 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln37_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_5, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 359 'bitconcatenate' 'shl_ln37_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 360 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_1)   --->   "%mul_ln37_2 = mul i26 %sext_ln37_2, i26 %sext_ln37_2" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 360 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 361 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37_1 = add i26 %shl_ln37_1, i26 %mul_ln37_2" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 361 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 362 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 363 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_8, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 363 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 364 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_2 = mul i26 %sext_ln37_2, i26 %sext_ln40_2" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 364 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 365 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40_1 = add i26 %shl_ln40_1, i26 %mul_ln40_2" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 365 'add' 'add_ln40_1' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 366 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_2_read_3 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 366 'read' 'gmem_addr_2_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 367 [2/8] (7.30ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 367 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 368 [5/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 368 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 369 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37_1 = add i26 %shl_ln37_1, i26 %mul_ln37_2" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 369 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 370 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40_1 = add i26 %shl_ln40_1, i26 %mul_ln40_2" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 370 'add' 'add_ln40_1' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37_1, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 371 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40_1, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 372 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 373 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_2_read_4 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 373 'read' 'gmem_addr_2_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 374 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 374 'readreq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 375 [4/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 375 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 376 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 376 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 377 [3/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 377 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 378 [8/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 378 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 379 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_3_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 379 'read' 'gmem_addr_3_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 380 [2/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 380 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 381 [7/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 381 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 382 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_3_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 382 'read' 'gmem_addr_3_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 383 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 383 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 384 [6/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 384 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 385 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_4_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_4" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 385 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 386 [5/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 386 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 387 [8/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 387 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 388 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_4_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_4" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 388 'read' 'gmem_addr_4_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 389 [4/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 389 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 390 [7/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 390 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 391 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_4_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_4" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 391 'read' 'gmem_addr_4_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 392 [3/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 392 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 393 [6/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 393 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 394 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_4_read_3 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_4" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 394 'read' 'gmem_addr_4_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 395 [2/8] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 395 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln34_7 = sext i16 %gmem_addr_2_read_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 396 'sext' 'sext_ln34_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln34_10 = sext i16 %gmem_addr_4_read_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 397 'sext' 'sext_ln34_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln33_16 = sext i16 %gmem_addr_2_read" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 398 'sext' 'sext_ln33_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 399 [1/1] (1.26ns)   --->   "%sub_ln33_6 = sub i17 %sext_ln34_7, i17 %sext_ln33_16" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 399 'sub' 'sub_ln33_6' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln33_17 = sext i17 %sub_ln33_6" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 400 'sext' 'sext_ln33_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_25 = add i18 %sext_ln33_17, i18 %sext_ln34_10" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 401 'add' 'add_ln33_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln33_18 = sext i16 %gmem_addr_4_read" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 402 'sext' 'sext_ln33_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 403 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln33_7 = sub i18 %add_ln33_25, i18 %sext_ln33_18" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 403 'sub' 'sub_ln33_7' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_7, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 404 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 405 [1/1] (1.28ns)   --->   "%sub_ln33_24 = sub i18 0, i18 %sub_ln33_7" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 405 'sub' 'sub_ln33_24' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_24, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 406 'partselect' 'trunc_ln33_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 407 [1/1] (1.26ns)   --->   "%sub_ln33_25 = sub i16 0, i16 %trunc_ln33_2" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 407 'sub' 'sub_ln33_25' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln33_5 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_7, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 408 'partselect' 'trunc_ln33_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 409 [1/1] (0.35ns)   --->   "%ix_3 = select i1 %tmp_48, i16 %sub_ln33_25, i16 %trunc_ln33_5" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 409 'select' 'ix_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 410 [5/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 410 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 411 [1/1] (1.26ns)   --->   "%it_3 = sub i16 %gmem_addr_4_read_1, i16 %gmem_addr_2_read_1" [../LK_hls/src/lucas_kanade_hls.cpp:35]   --->   Operation 411 'sub' 'it_3' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln37_3 = sext i16 %ix_3" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 412 'sext' 'sext_ln37_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 413 [3/3] (0.93ns) (grouped into DSP with root node add_ln37_2)   --->   "%mul_ln37_3 = mul i26 %sext_ln37_3, i26 %sext_ln37_3" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 413 'mul' 'mul_ln37_3' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i16 %it_3" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 414 'sext' 'sext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 415 [3/3] (0.93ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_3 = mul i26 %sext_ln37_3, i26 %sext_ln40_3" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 415 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 416 [1/1] (1.26ns)   --->   "%it_4 = sub i16 %gmem_addr_4_read_2, i16 %gmem_addr_2_read_2" [../LK_hls/src/lucas_kanade_hls.cpp:35]   --->   Operation 416 'sub' 'it_4' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %gmem_addr_2_read_1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 417 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 418 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_4_read_4 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_4" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 418 'read' 'gmem_addr_4_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln34_3 = sext i16 %gmem_addr_4_read_1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 419 'sext' 'sext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 420 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 420 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln34_14 = sext i16 %gmem_addr_2_read_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 421 'sext' 'sext_ln34_14' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln34_17 = sext i16 %gmem_addr_4_read_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 422 'sext' 'sext_ln34_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 423 [4/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 423 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 424 [2/3] (0.93ns) (grouped into DSP with root node add_ln37_2)   --->   "%mul_ln37_3 = mul i26 %sext_ln37_3, i26 %sext_ln37_3" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 424 'mul' 'mul_ln37_3' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 425 [2/3] (0.93ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_3 = mul i26 %sext_ln37_3, i26 %sext_ln40_3" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 425 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 426 [1/1] (1.26ns)   --->   "%sub_ln33_8 = sub i17 %sext_ln34_14, i17 %sext_ln34" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 426 'sub' 'sub_ln33_8' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln33_19 = sext i17 %sub_ln33_8" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 427 'sext' 'sext_ln33_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_26 = add i18 %sext_ln33_19, i18 %sext_ln34_17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 428 'add' 'add_ln33_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 429 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln33_9 = sub i18 %add_ln33_26, i18 %sext_ln34_3" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 429 'sub' 'sub_ln33_9' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_9, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 430 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 431 [1/1] (1.28ns)   --->   "%sub_ln33_26 = sub i18 0, i18 %sub_ln33_9" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 431 'sub' 'sub_ln33_26' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln33_8 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_26, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 432 'partselect' 'trunc_ln33_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 433 [1/1] (1.26ns)   --->   "%sub_ln33_27 = sub i16 0, i16 %trunc_ln33_8" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 433 'sub' 'sub_ln33_27' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln33_10 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_9, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 434 'partselect' 'trunc_ln33_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 435 [1/1] (0.35ns)   --->   "%ix_4 = select i1 %tmp_50, i16 %sub_ln33_27, i16 %trunc_ln33_10" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 435 'select' 'ix_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln37_4 = sext i16 %ix_4" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 436 'sext' 'sext_ln37_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 437 [3/3] (0.93ns) (grouped into DSP with root node add_ln37_3)   --->   "%mul_ln37_4 = mul i26 %sext_ln37_4, i26 %sext_ln37_4" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 437 'mul' 'mul_ln37_4' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i16 %it_4" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 438 'sext' 'sext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 439 [3/3] (0.93ns) (grouped into DSP with root node add_ln40_3)   --->   "%mul_ln40_4 = mul i26 %sext_ln37_4, i26 %sext_ln40_4" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 439 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 440 [1/1] (1.26ns)   --->   "%it_5 = sub i16 %gmem_addr_4_read_3, i16 %gmem_addr_2_read_3" [../LK_hls/src/lucas_kanade_hls.cpp:35]   --->   Operation 440 'sub' 'it_5' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i16 %gmem_addr_3_read" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 441 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 442 [1/1] (1.26ns)   --->   "%sub_ln34 = sub i17 %sext_ln34, i17 %sext_ln34_1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 442 'sub' 'sub_ln34' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 443 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_5_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 443 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 444 [3/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 444 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 445 [8/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 445 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 446 [1/1] (0.00ns)   --->   "%shl_ln37_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_s, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 446 'bitconcatenate' 'shl_ln37_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 447 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_2)   --->   "%mul_ln37_3 = mul i26 %sext_ln37_3, i26 %sext_ln37_3" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 447 'mul' 'mul_ln37_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 448 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37_2 = add i26 %shl_ln37_2, i26 %mul_ln37_3" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 448 'add' 'add_ln37_2' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 449 [1/1] (0.00ns)   --->   "%shl_ln40_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_12, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 449 'bitconcatenate' 'shl_ln40_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 450 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_3 = mul i26 %sext_ln37_3, i26 %sext_ln40_3" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 450 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 451 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40_2 = add i26 %shl_ln40_2, i26 %mul_ln40_3" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 451 'add' 'add_ln40_2' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 452 [2/3] (0.93ns) (grouped into DSP with root node add_ln37_3)   --->   "%mul_ln37_4 = mul i26 %sext_ln37_4, i26 %sext_ln37_4" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 452 'mul' 'mul_ln37_4' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 453 [2/3] (0.93ns) (grouped into DSP with root node add_ln40_3)   --->   "%mul_ln40_4 = mul i26 %sext_ln37_4, i26 %sext_ln40_4" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 453 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln33_20 = sext i16 %gmem_addr_2_read_4" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 454 'sext' 'sext_ln33_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 455 [1/1] (1.26ns)   --->   "%sub_ln33_10 = sub i17 %sext_ln33_20, i17 %sext_ln34_7" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 455 'sub' 'sub_ln33_10' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln33_21 = sext i17 %sub_ln33_10" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 456 'sext' 'sext_ln33_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln33_22 = sext i16 %gmem_addr_4_read_4" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 457 'sext' 'sext_ln33_22' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_27 = add i18 %sext_ln33_21, i18 %sext_ln33_22" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 458 'add' 'add_ln33_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 459 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln33_11 = sub i18 %add_ln33_27, i18 %sext_ln34_10" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 459 'sub' 'sub_ln33_11' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_11, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 460 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 461 [1/1] (1.28ns)   --->   "%sub_ln33_28 = sub i18 0, i18 %sub_ln33_11" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 461 'sub' 'sub_ln33_28' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln33_11 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_28, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 462 'partselect' 'trunc_ln33_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 463 [1/1] (1.26ns)   --->   "%sub_ln33_29 = sub i16 0, i16 %trunc_ln33_11" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 463 'sub' 'sub_ln33_29' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln33_12 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_11, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 464 'partselect' 'trunc_ln33_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 465 [1/1] (0.35ns)   --->   "%ix_5 = select i1 %tmp_52, i16 %sub_ln33_29, i16 %trunc_ln33_12" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 465 'select' 'ix_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln37_5 = sext i16 %ix_5" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 466 'sext' 'sext_ln37_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 467 [3/3] (0.93ns) (grouped into DSP with root node add_ln37_4)   --->   "%mul_ln37_5 = mul i26 %sext_ln37_5, i26 %sext_ln37_5" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 467 'mul' 'mul_ln37_5' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i16 %it_5" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 468 'sext' 'sext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 469 [3/3] (0.93ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40_5 = mul i26 %sext_ln37_5, i26 %sext_ln40_5" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 469 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i17 %sub_ln34" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 470 'sext' 'sext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_4 = add i18 %sext_ln34_2, i18 %sext_ln34_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 471 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 472 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_5_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 472 'read' 'gmem_addr_5_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln34_12 = sext i16 %gmem_addr_5_read" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 473 'sext' 'sext_ln34_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 474 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln34_1 = sub i18 %add_ln34_4, i18 %sext_ln34_12" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 474 'sub' 'sub_ln34_1' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_1, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 475 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 476 [1/1] (1.28ns)   --->   "%sub_ln34_18 = sub i18 0, i18 %sub_ln34_1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 476 'sub' 'sub_ln34_18' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_18, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 477 'partselect' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 478 [1/1] (1.26ns)   --->   "%sub_ln34_19 = sub i16 0, i16 %trunc_ln34_5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 478 'sub' 'sub_ln34_19' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_1, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 479 'partselect' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 480 [1/1] (0.35ns)   --->   "%iy = select i1 %tmp_43, i16 %sub_ln34_19, i16 %trunc_ln34_6" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 480 'select' 'iy' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i16 %iy" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 481 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 482 [1/1] (2.98ns)   --->   "%mul_ln39 = mul i26 %sext_ln38, i26 %sext_ln37" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 482 'mul' 'mul_ln39' <Predicate = true> <Delay = 2.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln39, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 483 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 484 [2/8] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 484 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 485 [7/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 485 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 486 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37_2 = add i26 %shl_ln37_2, i26 %mul_ln37_3" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 486 'add' 'add_ln37_2' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 487 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40_2 = add i26 %shl_ln40_2, i26 %mul_ln40_3" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 487 'add' 'add_ln40_2' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37_2, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 488 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 489 [1/1] (0.00ns)   --->   "%shl_ln37_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_14, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 489 'bitconcatenate' 'shl_ln37_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 490 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_3)   --->   "%mul_ln37_4 = mul i26 %sext_ln37_4, i26 %sext_ln37_4" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 490 'mul' 'mul_ln37_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 491 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37_3 = add i26 %shl_ln37_3, i26 %mul_ln37_4" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 491 'add' 'add_ln37_3' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40_2, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 492 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 493 [1/1] (0.00ns)   --->   "%shl_ln40_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_17, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 493 'bitconcatenate' 'shl_ln40_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 494 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_3)   --->   "%mul_ln40_4 = mul i26 %sext_ln37_4, i26 %sext_ln40_4" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 494 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 495 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40_3 = add i26 %shl_ln40_3, i26 %mul_ln40_4" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 495 'add' 'add_ln40_3' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 496 [2/3] (0.93ns) (grouped into DSP with root node add_ln37_4)   --->   "%mul_ln37_5 = mul i26 %sext_ln37_5, i26 %sext_ln37_5" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 496 'mul' 'mul_ln37_5' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 497 [2/3] (0.93ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40_5 = mul i26 %sext_ln37_5, i26 %sext_ln40_5" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 497 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 498 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_5_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 498 'read' 'gmem_addr_5_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 499 [1/1] (2.98ns)   --->   "%mul_ln38 = mul i26 %sext_ln38, i26 %sext_ln38" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 499 'mul' 'mul_ln38' <Predicate = true> <Delay = 2.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln34_8 = sext i16 %gmem_addr_3_read_1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 500 'sext' 'sext_ln34_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 501 [1/1] (1.26ns)   --->   "%sub_ln34_2 = sub i17 %sext_ln34_7, i17 %sext_ln34_8" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 501 'sub' 'sub_ln34_2' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln34_9 = sext i17 %sub_ln34_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 502 'sext' 'sext_ln34_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_5 = add i18 %sext_ln34_9, i18 %sext_ln34_10" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 503 'add' 'add_ln34_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln34_13 = sext i16 %gmem_addr_5_read_1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 504 'sext' 'sext_ln34_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 505 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln34_3 = sub i18 %add_ln34_5, i18 %sext_ln34_13" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 505 'sub' 'sub_ln34_3' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_3, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 506 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 507 [1/1] (1.28ns)   --->   "%sub_ln34_20 = sub i18 0, i18 %sub_ln34_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 507 'sub' 'sub_ln34_20' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln34_8 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_20, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 508 'partselect' 'trunc_ln34_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 509 [1/1] (1.26ns)   --->   "%sub_ln34_21 = sub i16 0, i16 %trunc_ln34_8" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 509 'sub' 'sub_ln34_21' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln34_9 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_3, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 510 'partselect' 'trunc_ln34_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 511 [1/1] (0.35ns)   --->   "%iy_1 = select i1 %tmp_45, i16 %sub_ln34_21, i16 %trunc_ln34_9" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 511 'select' 'iy_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i16 %iy_1" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 512 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln38, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 513 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 514 [3/3] (0.93ns) (grouped into DSP with root node add_ln38)   --->   "%mul_ln38_1 = mul i26 %sext_ln38_1, i26 %sext_ln38_1" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 514 'mul' 'mul_ln38_1' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 515 [3/3] (0.93ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39_1 = mul i26 %sext_ln38_1, i26 %sext_ln37_1" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 515 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 516 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_6, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 516 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 517 [6/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 517 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 518 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37_3 = add i26 %shl_ln37_3, i26 %mul_ln37_4" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 518 'add' 'add_ln37_3' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 519 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40_3 = add i26 %shl_ln40_3, i26 %mul_ln40_4" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 519 'add' 'add_ln40_3' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37_3, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 520 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 521 [1/1] (0.00ns)   --->   "%shl_ln37_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_19, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 521 'bitconcatenate' 'shl_ln37_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 522 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_4)   --->   "%mul_ln37_5 = mul i26 %sext_ln37_5, i26 %sext_ln37_5" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 522 'mul' 'mul_ln37_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 523 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37_4 = add i26 %shl_ln37_4, i26 %mul_ln37_5" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 523 'add' 'add_ln37_4' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40_3, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 524 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln40_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_22, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 525 'bitconcatenate' 'shl_ln40_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 526 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40_5 = mul i26 %sext_ln37_5, i26 %sext_ln40_5" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 526 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 527 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40_4 = add i26 %shl_ln40_4, i26 %mul_ln40_5" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 527 'add' 'add_ln40_4' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 528 [1/1] (2.98ns)   --->   "%mul_ln41 = mul i26 %sext_ln38, i26 %sext_ln40" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 528 'mul' 'mul_ln41' <Predicate = true> <Delay = 2.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 529 [2/3] (0.93ns) (grouped into DSP with root node add_ln38)   --->   "%mul_ln38_1 = mul i26 %sext_ln38_1, i26 %sext_ln38_1" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 529 'mul' 'mul_ln38_1' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 530 [2/3] (0.93ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39_1 = mul i26 %sext_ln38_1, i26 %sext_ln37_1" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 530 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln41, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 531 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln34_15 = sext i16 %gmem_addr_3_read_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 532 'sext' 'sext_ln34_15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 533 [1/1] (1.26ns)   --->   "%sub_ln34_4 = sub i17 %sext_ln34_14, i17 %sext_ln34_15" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 533 'sub' 'sub_ln34_4' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln34_16 = sext i17 %sub_ln34_4" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 534 'sext' 'sext_ln34_16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_6 = add i18 %sext_ln34_16, i18 %sext_ln34_17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 535 'add' 'add_ln34_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln34_18 = sext i16 %gmem_addr_5_read_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 536 'sext' 'sext_ln34_18' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 537 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln34_5 = sub i18 %add_ln34_6, i18 %sext_ln34_18" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 537 'sub' 'sub_ln34_5' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_5, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 538 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 539 [1/1] (1.28ns)   --->   "%sub_ln34_22 = sub i18 0, i18 %sub_ln34_5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 539 'sub' 'sub_ln34_22' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln34_s = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_22, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 540 'partselect' 'trunc_ln34_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 541 [1/1] (1.26ns)   --->   "%sub_ln34_23 = sub i16 0, i16 %trunc_ln34_s" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 541 'sub' 'sub_ln34_23' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_5, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 542 'partselect' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 543 [1/1] (0.35ns)   --->   "%iy_2 = select i1 %tmp_47, i16 %sub_ln34_23, i16 %trunc_ln34_4" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 543 'select' 'iy_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i16 %iy_2" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 544 'sext' 'sext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 545 [3/3] (0.93ns) (grouped into DSP with root node add_ln38_1)   --->   "%mul_ln38_2 = mul i26 %sext_ln38_2, i26 %sext_ln38_2" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 545 'mul' 'mul_ln38_2' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 546 [3/3] (0.93ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_2 = mul i26 %sext_ln38_2, i26 %sext_ln37_2" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 546 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 547 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_6_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_6" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 547 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 548 [5/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 548 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 549 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37_4 = add i26 %shl_ln37_4, i26 %mul_ln37_5" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 549 'add' 'add_ln37_4' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 550 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40_4 = add i26 %shl_ln40_4, i26 %mul_ln40_5" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 550 'add' 'add_ln40_4' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37_4, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 551 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40_4, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 552 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 553 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_1, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 553 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 554 [1/3] (0.00ns) (grouped into DSP with root node add_ln38)   --->   "%mul_ln38_1 = mul i26 %sext_ln38_1, i26 %sext_ln38_1" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 554 'mul' 'mul_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 555 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38 = add i26 %shl_ln3, i26 %mul_ln38_1" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 555 'add' 'add_ln38' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_2, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 556 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 557 [1/3] (0.00ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39_1 = mul i26 %sext_ln38_1, i26 %sext_ln37_1" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 557 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 558 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39 = add i26 %shl_ln4, i26 %mul_ln39_1" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 558 'add' 'add_ln39' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 559 [3/3] (0.93ns) (grouped into DSP with root node add_ln41)   --->   "%mul_ln41_1 = mul i26 %sext_ln38_1, i26 %sext_ln40_1" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 559 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 560 [2/3] (0.93ns) (grouped into DSP with root node add_ln38_1)   --->   "%mul_ln38_2 = mul i26 %sext_ln38_2, i26 %sext_ln38_2" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 560 'mul' 'mul_ln38_2' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 561 [2/3] (0.93ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_2 = mul i26 %sext_ln38_2, i26 %sext_ln37_2" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 561 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 562 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_6_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_6" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 562 'read' 'gmem_addr_6_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 563 [4/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 563 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 564 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38 = add i26 %shl_ln3, i26 %mul_ln38_1" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 564 'add' 'add_ln38' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 565 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39 = add i26 %shl_ln4, i26 %mul_ln39_1" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 565 'add' 'add_ln39' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 566 [2/3] (0.93ns) (grouped into DSP with root node add_ln41)   --->   "%mul_ln41_1 = mul i26 %sext_ln38_1, i26 %sext_ln40_1" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 566 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 567 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln38_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_6, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 568 'bitconcatenate' 'shl_ln38_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 569 [1/3] (0.00ns) (grouped into DSP with root node add_ln38_1)   --->   "%mul_ln38_2 = mul i26 %sext_ln38_2, i26 %sext_ln38_2" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 569 'mul' 'mul_ln38_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 570 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38_1 = add i26 %shl_ln38_1, i26 %mul_ln38_2" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 570 'add' 'add_ln38_1' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 571 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 572 [1/1] (0.00ns)   --->   "%shl_ln39_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_7, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 572 'bitconcatenate' 'shl_ln39_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 573 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39_2 = mul i26 %sext_ln38_2, i26 %sext_ln37_2" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 573 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 574 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39_1 = add i26 %shl_ln39_1, i26 %mul_ln39_2" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 574 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 575 [3/3] (0.93ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41_2 = mul i26 %sext_ln38_2, i26 %sext_ln40_2" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 575 'mul' 'mul_ln41_2' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 576 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_6_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_6" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 576 'read' 'gmem_addr_6_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 577 [3/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 577 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 578 [8/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 578 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 579 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_4, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 579 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 580 [1/3] (0.00ns) (grouped into DSP with root node add_ln41)   --->   "%mul_ln41_1 = mul i26 %sext_ln38_1, i26 %sext_ln40_1" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 580 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 581 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41 = add i26 %shl_ln6, i26 %mul_ln41_1" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 581 'add' 'add_ln41' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 582 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38_1 = add i26 %shl_ln38_1, i26 %mul_ln38_2" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 582 'add' 'add_ln38_1' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 583 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39_1 = add i26 %shl_ln39_1, i26 %mul_ln39_2" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 583 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 584 [2/3] (0.93ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41_2 = mul i26 %sext_ln38_2, i26 %sext_ln40_2" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 584 'mul' 'mul_ln41_2' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 585 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_6_read_3 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_6" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 585 'read' 'gmem_addr_6_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 586 [2/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 586 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38_1, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 587 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39_1, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 588 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 589 [7/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 589 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 590 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41 = add i26 %shl_ln6, i26 %mul_ln41_1" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 590 'add' 'add_ln41' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 591 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln41_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_9, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 592 'bitconcatenate' 'shl_ln41_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 593 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_1)   --->   "%mul_ln41_2 = mul i26 %sext_ln38_2, i26 %sext_ln40_2" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 593 'mul' 'mul_ln41_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 594 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41_1 = add i26 %shl_ln41_1, i26 %mul_ln41_2" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 594 'add' 'add_ln41_1' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 595 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_6_read_4 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_6" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 595 'read' 'gmem_addr_6_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 596 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_7, i64 5" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 596 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 597 [6/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 597 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 598 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41_1 = add i26 %shl_ln41_1, i26 %mul_ln41_2" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 598 'add' 'add_ln41_1' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 599 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_7_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_7" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 599 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41_1, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 600 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 601 [5/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 601 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 602 [8/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 602 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 603 [1/1] (0.00ns)   --->   "%indvar_flatten4_load = load i14 %indvar_flatten4" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 603 'load' 'indvar_flatten4_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 604 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_7_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_7" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 604 'read' 'gmem_addr_7_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 605 [4/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 605 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 606 [7/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 606 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 607 [1/1] (1.22ns)   --->   "%add_ln18 = add i14 %indvar_flatten4_load, i14 1" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 607 'add' 'add_ln18' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 608 [1/1] (1.22ns)   --->   "%icmp_ln18 = icmp_eq  i14 %indvar_flatten4_load, i14 15875" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 608 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 609 [1/1] (0.47ns)   --->   "%store_ln18 = store i14 %add_ln18, i14 %indvar_flatten4" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 609 'store' 'store_ln18' <Predicate = true> <Delay = 0.47>
ST_42 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc196, void %for.end198" [../LK_hls/src/lucas_kanade_hls.cpp:18]   --->   Operation 610 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln34_20 = sext i16 %gmem_addr_6_read_1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 611 'sext' 'sext_ln34_20' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 612 [1/1] (1.26ns)   --->   "%sub_ln34_6 = sub i17 %sext_ln34_20, i17 %sext_ln35" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 612 'sub' 'sub_ln34_6' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln34_21 = sext i17 %sub_ln34_6" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 613 'sext' 'sext_ln34_21' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 614 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_7_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_7" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 614 'read' 'gmem_addr_7_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln34_23 = sext i16 %gmem_addr_7_read_1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 615 'sext' 'sext_ln34_23' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_7 = add i18 %sext_ln34_21, i18 %sext_ln34_23" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 616 'add' 'add_ln34_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 617 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln34_7 = sub i18 %add_ln34_7, i18 %sext_ln33_12" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 617 'sub' 'sub_ln34_7' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_7, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 618 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 619 [1/1] (1.28ns)   --->   "%sub_ln34_24 = sub i18 0, i18 %sub_ln34_7" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 619 'sub' 'sub_ln34_24' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln34_11 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_24, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 620 'partselect' 'trunc_ln34_11' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 621 [1/1] (1.26ns)   --->   "%sub_ln34_25 = sub i16 0, i16 %trunc_ln34_11" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 621 'sub' 'sub_ln34_25' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln34_12 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_7, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 622 'partselect' 'trunc_ln34_12' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 623 [1/1] (0.35ns)   --->   "%iy_3 = select i1 %tmp_49, i16 %sub_ln34_25, i16 %trunc_ln34_12" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 623 'select' 'iy_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln38_3 = sext i16 %iy_3" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 624 'sext' 'sext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 625 [3/3] (0.93ns) (grouped into DSP with root node add_ln38_2)   --->   "%mul_ln38_3 = mul i26 %sext_ln38_3, i26 %sext_ln38_3" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 625 'mul' 'mul_ln38_3' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 626 [3/3] (0.93ns) (grouped into DSP with root node add_ln39_2)   --->   "%mul_ln39_3 = mul i26 %sext_ln38_3, i26 %sext_ln37_3" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 626 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 627 [3/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 627 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 628 [6/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 628 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 629 [1/1] (1.26ns)   --->   "%it_6 = sub i16 %gmem_addr_7_read_1, i16 %gmem_addr_6_read_1" [../LK_hls/src/lucas_kanade_hls.cpp:35]   --->   Operation 629 'sub' 'it_6' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 630 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_7_read_3 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_7" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 630 'read' 'gmem_addr_7_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 631 [2/3] (0.93ns) (grouped into DSP with root node add_ln38_2)   --->   "%mul_ln38_3 = mul i26 %sext_ln38_3, i26 %sext_ln38_3" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 631 'mul' 'mul_ln38_3' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 632 [2/3] (0.93ns) (grouped into DSP with root node add_ln39_2)   --->   "%mul_ln39_3 = mul i26 %sext_ln38_3, i26 %sext_ln37_3" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 632 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln34_24 = sext i16 %gmem_addr_6_read_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 633 'sext' 'sext_ln34_24' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 634 [1/1] (1.26ns)   --->   "%sub_ln34_8 = sub i17 %sext_ln34_24, i17 %sext_ln33" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 634 'sub' 'sub_ln34_8' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln34_25 = sext i17 %sub_ln34_8" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 635 'sext' 'sext_ln34_25' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln34_26 = sext i16 %gmem_addr_7_read_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 636 'sext' 'sext_ln34_26' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_8 = add i18 %sext_ln34_25, i18 %sext_ln34_26" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 637 'add' 'add_ln34_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 638 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln34_9 = sub i18 %add_ln34_8, i18 %sext_ln33_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 638 'sub' 'sub_ln34_9' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_9, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 639 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 640 [1/1] (1.28ns)   --->   "%sub_ln34_26 = sub i18 0, i18 %sub_ln34_9" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 640 'sub' 'sub_ln34_26' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln34_13 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_26, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 641 'partselect' 'trunc_ln34_13' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 642 [1/1] (1.26ns)   --->   "%sub_ln34_27 = sub i16 0, i16 %trunc_ln34_13" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 642 'sub' 'sub_ln34_27' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln34_14 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_9, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 643 'partselect' 'trunc_ln34_14' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 644 [1/1] (0.35ns)   --->   "%iy_4 = select i1 %tmp_51, i16 %sub_ln34_27, i16 %trunc_ln34_14" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 644 'select' 'iy_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln38_4 = sext i16 %iy_4" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 645 'sext' 'sext_ln38_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 646 [3/3] (0.93ns) (grouped into DSP with root node add_ln38_3)   --->   "%mul_ln38_4 = mul i26 %sext_ln38_4, i26 %sext_ln38_4" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 646 'mul' 'mul_ln38_4' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 647 [3/3] (0.93ns) (grouped into DSP with root node add_ln39_3)   --->   "%mul_ln39_4 = mul i26 %sext_ln38_4, i26 %sext_ln37_4" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 647 'mul' 'mul_ln39_4' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln33_23 = sext i16 %gmem_addr_6_read" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 648 'sext' 'sext_ln33_23' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 649 [1/1] (1.26ns)   --->   "%sub_ln33_12 = sub i17 %sext_ln34_24, i17 %sext_ln33_23" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 649 'sub' 'sub_ln33_12' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln33_24 = sext i17 %sub_ln33_12" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 650 'sext' 'sext_ln33_24' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_28 = add i18 %sext_ln33_24, i18 %sext_ln34_26" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 651 'add' 'add_ln33_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln33_25 = sext i16 %gmem_addr_7_read" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 652 'sext' 'sext_ln33_25' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 653 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln33_13 = sub i18 %add_ln33_28, i18 %sext_ln33_25" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 653 'sub' 'sub_ln33_13' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_13, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 654 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 655 [1/1] (1.28ns)   --->   "%sub_ln33_30 = sub i18 0, i18 %sub_ln33_13" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 655 'sub' 'sub_ln33_30' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln33_13 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_30, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 656 'partselect' 'trunc_ln33_13' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 657 [1/1] (1.26ns)   --->   "%sub_ln33_31 = sub i16 0, i16 %trunc_ln33_13" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 657 'sub' 'sub_ln33_31' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln33_14 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_13, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 658 'partselect' 'trunc_ln33_14' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 659 [1/1] (0.35ns)   --->   "%ix_6 = select i1 %tmp_54, i16 %sub_ln33_31, i16 %trunc_ln33_14" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 659 'select' 'ix_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 660 [2/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 660 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 661 [5/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 661 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 662 [1/1] (1.26ns)   --->   "%it_7 = sub i16 %gmem_addr_7_read_2, i16 %gmem_addr_6_read_2" [../LK_hls/src/lucas_kanade_hls.cpp:35]   --->   Operation 662 'sub' 'it_7' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 663 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_7_read_4 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_7" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 663 'read' 'gmem_addr_7_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 664 [1/1] (0.00ns)   --->   "%shl_ln38_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_10, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 664 'bitconcatenate' 'shl_ln38_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 665 [1/3] (0.00ns) (grouped into DSP with root node add_ln38_2)   --->   "%mul_ln38_3 = mul i26 %sext_ln38_3, i26 %sext_ln38_3" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 665 'mul' 'mul_ln38_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 666 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38_2 = add i26 %shl_ln38_2, i26 %mul_ln38_3" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 666 'add' 'add_ln38_2' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 667 [1/1] (0.00ns)   --->   "%shl_ln39_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_11, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 667 'bitconcatenate' 'shl_ln39_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 668 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_2)   --->   "%mul_ln39_3 = mul i26 %sext_ln38_3, i26 %sext_ln37_3" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 668 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 669 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39_2 = add i26 %shl_ln39_2, i26 %mul_ln39_3" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 669 'add' 'add_ln39_2' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 670 [3/3] (0.93ns) (grouped into DSP with root node add_ln41_2)   --->   "%mul_ln41_3 = mul i26 %sext_ln38_3, i26 %sext_ln40_3" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 670 'mul' 'mul_ln41_3' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 671 [2/3] (0.93ns) (grouped into DSP with root node add_ln38_3)   --->   "%mul_ln38_4 = mul i26 %sext_ln38_4, i26 %sext_ln38_4" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 671 'mul' 'mul_ln38_4' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 672 [2/3] (0.93ns) (grouped into DSP with root node add_ln39_3)   --->   "%mul_ln39_4 = mul i26 %sext_ln38_4, i26 %sext_ln37_4" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 672 'mul' 'mul_ln39_4' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln34_27 = sext i16 %gmem_addr_6_read_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 673 'sext' 'sext_ln34_27' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 674 [1/1] (1.26ns)   --->   "%sub_ln34_10 = sub i17 %sext_ln34_27, i17 %sext_ln33_7" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 674 'sub' 'sub_ln34_10' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln34_28 = sext i17 %sub_ln34_10" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 675 'sext' 'sext_ln34_28' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln34_29 = sext i16 %gmem_addr_7_read_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 676 'sext' 'sext_ln34_29' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_9 = add i18 %sext_ln34_28, i18 %sext_ln34_29" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 677 'add' 'add_ln34_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 678 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln34_11 = sub i18 %add_ln34_9, i18 %sext_ln33_9" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 678 'sub' 'sub_ln34_11' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_11, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 679 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 680 [1/1] (1.28ns)   --->   "%sub_ln34_28 = sub i18 0, i18 %sub_ln34_11" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 680 'sub' 'sub_ln34_28' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln34_15 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_28, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 681 'partselect' 'trunc_ln34_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 682 [1/1] (1.26ns)   --->   "%sub_ln34_29 = sub i16 0, i16 %trunc_ln34_15" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 682 'sub' 'sub_ln34_29' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln34_16 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_11, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 683 'partselect' 'trunc_ln34_16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 684 [1/1] (0.35ns)   --->   "%iy_5 = select i1 %tmp_53, i16 %sub_ln34_29, i16 %trunc_ln34_16" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 684 'select' 'iy_5' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln38_5 = sext i16 %iy_5" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 685 'sext' 'sext_ln38_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 686 [3/3] (0.93ns) (grouped into DSP with root node add_ln39_4)   --->   "%mul_ln39_5 = mul i26 %sext_ln38_5, i26 %sext_ln37_5" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 686 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 687 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_8, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 687 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 688 [4/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 688 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 689 [1/1] (1.26ns)   --->   "%sub_ln33_14 = sub i17 %sext_ln34_27, i17 %sext_ln34_20" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 689 'sub' 'sub_ln33_14' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln33_26 = sext i17 %sub_ln33_14" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 690 'sext' 'sext_ln33_26' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_29 = add i18 %sext_ln33_26, i18 %sext_ln34_29" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 691 'add' 'add_ln33_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 692 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln33_15 = sub i18 %add_ln33_29, i18 %sext_ln34_23" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 692 'sub' 'sub_ln33_15' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_15, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 693 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 694 [1/1] (1.28ns)   --->   "%sub_ln33_32 = sub i18 0, i18 %sub_ln33_15" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 694 'sub' 'sub_ln33_32' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln33_15 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_32, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 695 'partselect' 'trunc_ln33_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 696 [1/1] (1.26ns)   --->   "%sub_ln33_33 = sub i16 0, i16 %trunc_ln33_15" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 696 'sub' 'sub_ln33_33' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln33_16 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_15, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 697 'partselect' 'trunc_ln33_16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 698 [1/1] (0.35ns)   --->   "%ix_7 = select i1 %tmp_56, i16 %sub_ln33_33, i16 %trunc_ln33_16" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 698 'select' 'ix_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 699 [1/1] (1.26ns)   --->   "%it_8 = sub i16 %gmem_addr_7_read_3, i16 %gmem_addr_6_read_3" [../LK_hls/src/lucas_kanade_hls.cpp:35]   --->   Operation 699 'sub' 'it_8' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 700 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38_2 = add i26 %shl_ln38_2, i26 %mul_ln38_3" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 700 'add' 'add_ln38_2' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 701 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39_2 = add i26 %shl_ln39_2, i26 %mul_ln39_3" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 701 'add' 'add_ln39_2' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 702 [2/3] (0.93ns) (grouped into DSP with root node add_ln41_2)   --->   "%mul_ln41_3 = mul i26 %sext_ln38_3, i26 %sext_ln40_3" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 702 'mul' 'mul_ln41_3' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38_2, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 703 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 704 [1/1] (0.00ns)   --->   "%shl_ln38_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_15, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 704 'bitconcatenate' 'shl_ln38_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 705 [1/3] (0.00ns) (grouped into DSP with root node add_ln38_3)   --->   "%mul_ln38_4 = mul i26 %sext_ln38_4, i26 %sext_ln38_4" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 705 'mul' 'mul_ln38_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 706 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38_3 = add i26 %shl_ln38_3, i26 %mul_ln38_4" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 706 'add' 'add_ln38_3' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39_2, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 707 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 708 [1/1] (0.00ns)   --->   "%shl_ln39_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_16, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 708 'bitconcatenate' 'shl_ln39_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 709 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_3)   --->   "%mul_ln39_4 = mul i26 %sext_ln38_4, i26 %sext_ln37_4" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 709 'mul' 'mul_ln39_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 710 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39_3 = add i26 %shl_ln39_3, i26 %mul_ln39_4" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 710 'add' 'add_ln39_3' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 711 [3/3] (0.93ns) (grouped into DSP with root node add_ln41_3)   --->   "%mul_ln41_4 = mul i26 %sext_ln38_4, i26 %sext_ln40_4" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 711 'mul' 'mul_ln41_4' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 712 [3/3] (0.93ns) (grouped into DSP with root node add_ln38_4)   --->   "%mul_ln38_5 = mul i26 %sext_ln38_5, i26 %sext_ln38_5" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 712 'mul' 'mul_ln38_5' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 713 [2/3] (0.93ns) (grouped into DSP with root node add_ln39_4)   --->   "%mul_ln39_5 = mul i26 %sext_ln38_5, i26 %sext_ln37_5" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 713 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 714 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_8_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_8" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 714 'read' 'gmem_addr_8_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 715 [3/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 715 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln33_27 = sext i16 %gmem_addr_6_read_4" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 716 'sext' 'sext_ln33_27' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 717 [1/1] (1.26ns)   --->   "%sub_ln33_16 = sub i17 %sext_ln33_27, i17 %sext_ln34_24" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 717 'sub' 'sub_ln33_16' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln33_28 = sext i17 %sub_ln33_16" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 718 'sext' 'sext_ln33_28' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln33_29 = sext i16 %gmem_addr_7_read_4" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 719 'sext' 'sext_ln33_29' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_30 = add i18 %sext_ln33_28, i18 %sext_ln33_29" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 720 'add' 'add_ln33_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 721 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln33_17 = sub i18 %add_ln33_30, i18 %sext_ln34_26" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 721 'sub' 'sub_ln33_17' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln33_17, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 722 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 723 [1/1] (1.28ns)   --->   "%sub_ln33_34 = sub i18 0, i18 %sub_ln33_17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 723 'sub' 'sub_ln33_34' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln33_17 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_34, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 724 'partselect' 'trunc_ln33_17' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 725 [1/1] (1.26ns)   --->   "%sub_ln33_35 = sub i16 0, i16 %trunc_ln33_17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 725 'sub' 'sub_ln33_35' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln33_18 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln33_17, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 726 'partselect' 'trunc_ln33_18' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 727 [1/1] (0.35ns)   --->   "%ix_8 = select i1 %tmp_58, i16 %sub_ln33_35, i16 %trunc_ln33_18" [../LK_hls/src/lucas_kanade_hls.cpp:33]   --->   Operation 727 'select' 'ix_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 728 [1/1] (0.00ns)   --->   "%shl_ln41_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_13, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 728 'bitconcatenate' 'shl_ln41_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 729 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_2)   --->   "%mul_ln41_3 = mul i26 %sext_ln38_3, i26 %sext_ln40_3" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 729 'mul' 'mul_ln41_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 730 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41_2 = add i26 %shl_ln41_2, i26 %mul_ln41_3" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 730 'add' 'add_ln41_2' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 731 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38_3 = add i26 %shl_ln38_3, i26 %mul_ln38_4" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 731 'add' 'add_ln38_3' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 732 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39_3 = add i26 %shl_ln39_3, i26 %mul_ln39_4" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 732 'add' 'add_ln39_3' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 733 [2/3] (0.93ns) (grouped into DSP with root node add_ln41_3)   --->   "%mul_ln41_4 = mul i26 %sext_ln38_4, i26 %sext_ln40_4" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 733 'mul' 'mul_ln41_4' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38_3, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 734 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 735 [2/3] (0.93ns) (grouped into DSP with root node add_ln38_4)   --->   "%mul_ln38_5 = mul i26 %sext_ln38_5, i26 %sext_ln38_5" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 735 'mul' 'mul_ln38_5' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39_3, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 736 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 737 [1/1] (0.00ns)   --->   "%shl_ln39_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_21, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 737 'bitconcatenate' 'shl_ln39_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 738 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_4)   --->   "%mul_ln39_5 = mul i26 %sext_ln38_5, i26 %sext_ln37_5" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 738 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 739 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39_4 = add i26 %shl_ln39_4, i26 %mul_ln39_5" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 739 'add' 'add_ln39_4' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 740 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_8_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_8" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 740 'read' 'gmem_addr_8_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln34_31 = sext i16 %gmem_addr_8_read" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 741 'sext' 'sext_ln34_31' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 742 [1/1] (1.26ns)   --->   "%sub_ln34_12 = sub i17 %sext_ln34_31, i17 %sext_ln34" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 742 'sub' 'sub_ln34_12' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 743 [2/8] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 743 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln37_6 = sext i16 %ix_6" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 744 'sext' 'sext_ln37_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 745 [3/3] (0.93ns) (grouped into DSP with root node add_ln37_5)   --->   "%mul_ln37_6 = mul i26 %sext_ln37_6, i26 %sext_ln37_6" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 745 'mul' 'mul_ln37_6' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i16 %it_6" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 746 'sext' 'sext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 747 [3/3] (0.93ns) (grouped into DSP with root node add_ln40_5)   --->   "%mul_ln40_6 = mul i26 %sext_ln37_6, i26 %sext_ln40_6" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 747 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 748 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41_2 = add i26 %shl_ln41_2, i26 %mul_ln41_3" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 748 'add' 'add_ln41_2' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41_2, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 749 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 750 [1/1] (0.00ns)   --->   "%shl_ln41_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_18, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 750 'bitconcatenate' 'shl_ln41_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 751 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_3)   --->   "%mul_ln41_4 = mul i26 %sext_ln38_4, i26 %sext_ln40_4" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 751 'mul' 'mul_ln41_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 752 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41_3 = add i26 %shl_ln41_3, i26 %mul_ln41_4" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 752 'add' 'add_ln41_3' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 753 [1/1] (0.00ns)   --->   "%shl_ln38_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_20, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 753 'bitconcatenate' 'shl_ln38_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 754 [1/3] (0.00ns) (grouped into DSP with root node add_ln38_4)   --->   "%mul_ln38_5 = mul i26 %sext_ln38_5, i26 %sext_ln38_5" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 754 'mul' 'mul_ln38_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 755 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38_4 = add i26 %shl_ln38_4, i26 %mul_ln38_5" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 755 'add' 'add_ln38_4' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 756 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39_4 = add i26 %shl_ln39_4, i26 %mul_ln39_5" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 756 'add' 'add_ln39_4' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 757 [3/3] (0.93ns) (grouped into DSP with root node add_ln41_4)   --->   "%mul_ln41_5 = mul i26 %sext_ln38_5, i26 %sext_ln40_5" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 757 'mul' 'mul_ln41_5' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 758 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_8_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_8" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 758 'read' 'gmem_addr_8_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 759 [1/8] ( I:7.30ns O:7.30ns )   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_9, i64 3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 759 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 760 [2/3] (0.93ns) (grouped into DSP with root node add_ln37_5)   --->   "%mul_ln37_6 = mul i26 %sext_ln37_6, i26 %sext_ln37_6" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 760 'mul' 'mul_ln37_6' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39_4, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 761 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 762 [2/3] (0.93ns) (grouped into DSP with root node add_ln40_5)   --->   "%mul_ln40_6 = mul i26 %sext_ln37_6, i26 %sext_ln40_6" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 762 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln34_35 = sext i16 %gmem_addr_8_read_1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 763 'sext' 'sext_ln34_35' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 764 [1/1] (1.26ns)   --->   "%sub_ln34_14 = sub i17 %sext_ln34_35, i17 %sext_ln34_7" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 764 'sub' 'sub_ln34_14' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln37_7 = sext i16 %ix_7" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 765 'sext' 'sext_ln37_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 766 [3/3] (0.93ns) (grouped into DSP with root node add_ln37_6)   --->   "%mul_ln37_7 = mul i26 %sext_ln37_7, i26 %sext_ln37_7" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 766 'mul' 'mul_ln37_7' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 767 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41_3 = add i26 %shl_ln41_3, i26 %mul_ln41_4" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 767 'add' 'add_ln41_3' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 768 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38_4 = add i26 %shl_ln38_4, i26 %mul_ln38_5" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 768 'add' 'add_ln38_4' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41_3, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 769 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 770 [2/3] (0.93ns) (grouped into DSP with root node add_ln41_4)   --->   "%mul_ln41_5 = mul i26 %sext_ln38_5, i26 %sext_ln40_5" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 770 'mul' 'mul_ln41_5' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 771 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_9_read = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_9" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 771 'read' 'gmem_addr_9_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 772 [1/1] (0.00ns)   --->   "%shl_ln37_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_24, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 772 'bitconcatenate' 'shl_ln37_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 773 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_5)   --->   "%mul_ln37_6 = mul i26 %sext_ln37_6, i26 %sext_ln37_6" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 773 'mul' 'mul_ln37_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 774 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37_5 = add i26 %shl_ln37_5, i26 %mul_ln37_6" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 774 'add' 'add_ln37_5' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38_4, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 775 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 776 [1/1] (0.00ns)   --->   "%shl_ln40_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_27, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 776 'bitconcatenate' 'shl_ln40_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 777 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_5)   --->   "%mul_ln40_6 = mul i26 %sext_ln37_6, i26 %sext_ln40_6" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 777 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 778 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40_5 = add i26 %shl_ln40_5, i26 %mul_ln40_6" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 778 'add' 'add_ln40_5' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 779 [2/3] (0.93ns) (grouped into DSP with root node add_ln37_6)   --->   "%mul_ln37_7 = mul i26 %sext_ln37_7, i26 %sext_ln37_7" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 779 'mul' 'mul_ln37_7' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln40_7 = sext i16 %it_7" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 780 'sext' 'sext_ln40_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 781 [3/3] (0.93ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_7 = mul i26 %sext_ln37_7, i26 %sext_ln40_7" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 781 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln37_8 = sext i16 %ix_8" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 782 'sext' 'sext_ln37_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 783 [3/3] (0.93ns) (grouped into DSP with root node add_ln37_7)   --->   "%mul_ln37_8 = mul i26 %sext_ln37_8, i26 %sext_ln37_8" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 783 'mul' 'mul_ln37_8' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 784 [1/1] (0.00ns)   --->   "%shl_ln41_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_23, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 784 'bitconcatenate' 'shl_ln41_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 785 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_4)   --->   "%mul_ln41_5 = mul i26 %sext_ln38_5, i26 %sext_ln40_5" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 785 'mul' 'mul_ln41_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 786 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41_4 = add i26 %shl_ln41_4, i26 %mul_ln41_5" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 786 'add' 'add_ln41_4' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln34_32 = sext i17 %sub_ln34_12" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 787 'sext' 'sext_ln34_32' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 788 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_9_read_1 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_9" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 788 'read' 'gmem_addr_9_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln34_34 = sext i16 %gmem_addr_9_read" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 789 'sext' 'sext_ln34_34' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 790 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_10 = add i18 %sext_ln34_32, i18 %sext_ln34_34" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 790 'add' 'add_ln34_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 791 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln34_13 = sub i18 %add_ln34_10, i18 %sext_ln34_3" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 791 'sub' 'sub_ln34_13' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_13, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 792 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 793 [1/1] (1.28ns)   --->   "%sub_ln34_30 = sub i18 0, i18 %sub_ln34_13" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 793 'sub' 'sub_ln34_30' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln34_19 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_30, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 794 'partselect' 'trunc_ln34_19' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 795 [1/1] (1.26ns)   --->   "%sub_ln34_31 = sub i16 0, i16 %trunc_ln34_19" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 795 'sub' 'sub_ln34_31' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln34_20 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_13, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 796 'partselect' 'trunc_ln34_20' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 797 [1/1] (0.35ns)   --->   "%iy_6 = select i1 %tmp_55, i16 %sub_ln34_31, i16 %trunc_ln34_20" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 797 'select' 'iy_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 798 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37_5 = add i26 %shl_ln37_5, i26 %mul_ln37_6" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 798 'add' 'add_ln37_5' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln38_6 = sext i16 %iy_6" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 799 'sext' 'sext_ln38_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 800 [3/3] (0.93ns) (grouped into DSP with root node add_ln38_5)   --->   "%mul_ln38_6 = mul i26 %sext_ln38_6, i26 %sext_ln38_6" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 800 'mul' 'mul_ln38_6' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 801 [3/3] (0.93ns) (grouped into DSP with root node add_ln39_5)   --->   "%mul_ln39_6 = mul i26 %sext_ln38_6, i26 %sext_ln37_6" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 801 'mul' 'mul_ln39_6' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 802 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40_5 = add i26 %shl_ln40_5, i26 %mul_ln40_6" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 802 'add' 'add_ln40_5' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37_5, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 803 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 804 [1/1] (0.00ns)   --->   "%shl_ln37_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_29, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 804 'bitconcatenate' 'shl_ln37_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 805 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_6)   --->   "%mul_ln37_7 = mul i26 %sext_ln37_7, i26 %sext_ln37_7" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 805 'mul' 'mul_ln37_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 806 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37_6 = add i26 %shl_ln37_6, i26 %mul_ln37_7" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 806 'add' 'add_ln37_6' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40_5, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 807 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 808 [2/3] (0.93ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_7 = mul i26 %sext_ln37_7, i26 %sext_ln40_7" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 808 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 809 [2/3] (0.93ns) (grouped into DSP with root node add_ln37_7)   --->   "%mul_ln37_8 = mul i26 %sext_ln37_8, i26 %sext_ln37_8" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 809 'mul' 'mul_ln37_8' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 810 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41_4 = add i26 %shl_ln41_4, i26 %mul_ln41_5" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 810 'add' 'add_ln41_4' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 811 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_9_read_2 = read i16 @_ssdm_op_Read.m_axi.i16.p1i16, i16 %gmem_addr_9" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 811 'read' 'gmem_addr_9_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 812 [2/3] (0.93ns) (grouped into DSP with root node add_ln38_5)   --->   "%mul_ln38_6 = mul i26 %sext_ln38_6, i26 %sext_ln38_6" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 812 'mul' 'mul_ln38_6' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 813 [2/3] (0.93ns) (grouped into DSP with root node add_ln39_5)   --->   "%mul_ln39_6 = mul i26 %sext_ln38_6, i26 %sext_ln37_6" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 813 'mul' 'mul_ln39_6' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41_4, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 814 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln34_36 = sext i17 %sub_ln34_14" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 815 'sext' 'sext_ln34_36' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln34_37 = sext i16 %gmem_addr_9_read_1" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 816 'sext' 'sext_ln34_37' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_11 = add i18 %sext_ln34_36, i18 %sext_ln34_37" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 817 'add' 'add_ln34_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 818 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln34_15 = sub i18 %add_ln34_11, i18 %sext_ln34_10" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 818 'sub' 'sub_ln34_15' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_15, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 819 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 820 [1/1] (1.28ns)   --->   "%sub_ln34_32 = sub i18 0, i18 %sub_ln34_15" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 820 'sub' 'sub_ln34_32' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln34_21 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_32, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 821 'partselect' 'trunc_ln34_21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 822 [1/1] (1.26ns)   --->   "%sub_ln34_33 = sub i16 0, i16 %trunc_ln34_21" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 822 'sub' 'sub_ln34_33' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 823 [1/1] (0.00ns)   --->   "%trunc_ln34_22 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_15, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 823 'partselect' 'trunc_ln34_22' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 824 [1/1] (0.35ns)   --->   "%iy_7 = select i1 %tmp_57, i16 %sub_ln34_33, i16 %trunc_ln34_22" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 824 'select' 'iy_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 825 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37_6 = add i26 %shl_ln37_6, i26 %mul_ln37_7" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 825 'add' 'add_ln37_6' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln38_7 = sext i16 %iy_7" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 826 'sext' 'sext_ln38_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 827 [3/3] (0.93ns) (grouped into DSP with root node add_ln38_6)   --->   "%mul_ln38_7 = mul i26 %sext_ln38_7, i26 %sext_ln38_7" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 827 'mul' 'mul_ln38_7' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 828 [3/3] (0.93ns) (grouped into DSP with root node add_ln39_6)   --->   "%mul_ln39_7 = mul i26 %sext_ln38_7, i26 %sext_ln37_7" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 828 'mul' 'mul_ln39_7' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 829 [1/1] (0.00ns)   --->   "%shl_ln40_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_32, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 829 'bitconcatenate' 'shl_ln40_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 830 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_7 = mul i26 %sext_ln37_7, i26 %sext_ln40_7" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 830 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 831 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40_6 = add i26 %shl_ln40_6, i26 %mul_ln40_7" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 831 'add' 'add_ln40_6' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37_6, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 832 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 833 [1/1] (0.00ns)   --->   "%shl_ln37_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_34, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 833 'bitconcatenate' 'shl_ln37_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 834 [1/3] (0.00ns) (grouped into DSP with root node add_ln37_7)   --->   "%mul_ln37_8 = mul i26 %sext_ln37_8, i26 %sext_ln37_8" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 834 'mul' 'mul_ln37_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 835 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37_7 = add i26 %shl_ln37_7, i26 %mul_ln37_8" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 835 'add' 'add_ln37_7' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 5.97>
ST_52 : Operation 836 [1/1] (0.00ns)   --->   "%shl_ln38_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_25, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 836 'bitconcatenate' 'shl_ln38_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 837 [1/3] (0.00ns) (grouped into DSP with root node add_ln38_5)   --->   "%mul_ln38_6 = mul i26 %sext_ln38_6, i26 %sext_ln38_6" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 837 'mul' 'mul_ln38_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 838 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38_5 = add i26 %shl_ln38_5, i26 %mul_ln38_6" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 838 'add' 'add_ln38_5' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 839 [1/1] (0.00ns)   --->   "%shl_ln39_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_26, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 839 'bitconcatenate' 'shl_ln39_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 840 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_5)   --->   "%mul_ln39_6 = mul i26 %sext_ln38_6, i26 %sext_ln37_6" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 840 'mul' 'mul_ln39_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 841 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39_5 = add i26 %shl_ln39_5, i26 %mul_ln39_6" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 841 'add' 'add_ln39_5' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 842 [3/3] (0.93ns) (grouped into DSP with root node add_ln41_5)   --->   "%mul_ln41_6 = mul i26 %sext_ln38_6, i26 %sext_ln40_6" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 842 'mul' 'mul_ln41_6' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 843 [2/3] (0.93ns) (grouped into DSP with root node add_ln38_6)   --->   "%mul_ln38_7 = mul i26 %sext_ln38_7, i26 %sext_ln38_7" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 843 'mul' 'mul_ln38_7' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 844 [2/3] (0.93ns) (grouped into DSP with root node add_ln39_6)   --->   "%mul_ln39_7 = mul i26 %sext_ln38_7, i26 %sext_ln37_7" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 844 'mul' 'mul_ln39_7' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 845 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40_6 = add i26 %shl_ln40_6, i26 %mul_ln40_7" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 845 'add' 'add_ln40_6' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln34_38 = sext i16 %gmem_addr_8_read_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 846 'sext' 'sext_ln34_38' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 847 [1/1] (1.26ns)   --->   "%sub_ln34_16 = sub i17 %sext_ln34_38, i17 %sext_ln34_14" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 847 'sub' 'sub_ln34_16' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln34_39 = sext i17 %sub_ln34_16" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 848 'sext' 'sext_ln34_39' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln34_40 = sext i16 %gmem_addr_9_read_2" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 849 'sext' 'sext_ln34_40' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_12 = add i18 %sext_ln34_39, i18 %sext_ln34_40" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 850 'add' 'add_ln34_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 851 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln34_17 = sub i18 %add_ln34_12, i18 %sext_ln34_17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 851 'sub' 'sub_ln34_17' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sub_ln34_17, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 852 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 853 [1/1] (1.28ns)   --->   "%sub_ln34_34 = sub i18 0, i18 %sub_ln34_17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 853 'sub' 'sub_ln34_34' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln34_23 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_34, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 854 'partselect' 'trunc_ln34_23' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 855 [1/1] (1.26ns)   --->   "%sub_ln34_35 = sub i16 0, i16 %trunc_ln34_23" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 855 'sub' 'sub_ln34_35' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 856 [1/1] (0.00ns)   --->   "%trunc_ln34_24 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %sub_ln34_17, i32 2, i32 17" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 856 'partselect' 'trunc_ln34_24' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 857 [1/1] (0.35ns)   --->   "%iy_8 = select i1 %tmp_59, i16 %sub_ln34_35, i16 %trunc_ln34_24" [../LK_hls/src/lucas_kanade_hls.cpp:34]   --->   Operation 857 'select' 'iy_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 858 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln37_7 = add i26 %shl_ln37_7, i26 %mul_ln37_8" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 858 'add' 'add_ln37_7' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln38_8 = sext i16 %iy_8" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 859 'sext' 'sext_ln38_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 860 [3/3] (0.93ns) (grouped into DSP with root node add_ln39_7)   --->   "%mul_ln39_8 = mul i26 %sext_ln38_8, i26 %sext_ln37_8" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 860 'mul' 'mul_ln39_8' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40_6, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 861 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln37_7, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:37]   --->   Operation 862 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 2.13>
ST_53 : Operation 863 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38_5 = add i26 %shl_ln38_5, i26 %mul_ln38_6" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 863 'add' 'add_ln38_5' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 864 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39_5 = add i26 %shl_ln39_5, i26 %mul_ln39_6" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 864 'add' 'add_ln39_5' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 865 [2/3] (0.93ns) (grouped into DSP with root node add_ln41_5)   --->   "%mul_ln41_6 = mul i26 %sext_ln38_6, i26 %sext_ln40_6" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 865 'mul' 'mul_ln41_6' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38_5, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 866 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 867 [1/1] (0.00ns)   --->   "%shl_ln38_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_30, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 867 'bitconcatenate' 'shl_ln38_6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 868 [1/3] (0.00ns) (grouped into DSP with root node add_ln38_6)   --->   "%mul_ln38_7 = mul i26 %sext_ln38_7, i26 %sext_ln38_7" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 868 'mul' 'mul_ln38_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 869 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38_6 = add i26 %shl_ln38_6, i26 %mul_ln38_7" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 869 'add' 'add_ln38_6' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39_5, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 870 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 871 [1/1] (0.00ns)   --->   "%shl_ln39_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_31, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 871 'bitconcatenate' 'shl_ln39_6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 872 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_6)   --->   "%mul_ln39_7 = mul i26 %sext_ln38_7, i26 %sext_ln37_7" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 872 'mul' 'mul_ln39_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 873 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39_6 = add i26 %shl_ln39_6, i26 %mul_ln39_7" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 873 'add' 'add_ln39_6' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 874 [3/3] (0.93ns) (grouped into DSP with root node add_ln38_7)   --->   "%mul_ln38_8 = mul i26 %sext_ln38_8, i26 %sext_ln38_8" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 874 'mul' 'mul_ln38_8' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 875 [2/3] (0.93ns) (grouped into DSP with root node add_ln39_7)   --->   "%mul_ln39_8 = mul i26 %sext_ln38_8, i26 %sext_ln37_8" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 875 'mul' 'mul_ln39_8' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln40_8 = sext i16 %it_8" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 876 'sext' 'sext_ln40_8' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 877 [3/3] (0.93ns) (grouped into DSP with root node add_ln40_7)   --->   "%mul_ln40_8 = mul i26 %sext_ln37_8, i26 %sext_ln40_8" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 877 'mul' 'mul_ln40_8' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 2.13>
ST_54 : Operation 878 [1/1] (0.00ns)   --->   "%shl_ln41_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_28, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 878 'bitconcatenate' 'shl_ln41_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 879 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_5)   --->   "%mul_ln41_6 = mul i26 %sext_ln38_6, i26 %sext_ln40_6" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 879 'mul' 'mul_ln41_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 880 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41_5 = add i26 %shl_ln41_5, i26 %mul_ln41_6" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 880 'add' 'add_ln41_5' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 881 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38_6 = add i26 %shl_ln38_6, i26 %mul_ln38_7" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 881 'add' 'add_ln38_6' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 882 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39_6 = add i26 %shl_ln39_6, i26 %mul_ln39_7" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 882 'add' 'add_ln39_6' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 883 [3/3] (0.93ns) (grouped into DSP with root node add_ln41_6)   --->   "%mul_ln41_7 = mul i26 %sext_ln38_7, i26 %sext_ln40_7" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 883 'mul' 'mul_ln41_7' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38_6, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 884 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 885 [2/3] (0.93ns) (grouped into DSP with root node add_ln38_7)   --->   "%mul_ln38_8 = mul i26 %sext_ln38_8, i26 %sext_ln38_8" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 885 'mul' 'mul_ln38_8' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39_6, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 886 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 887 [1/1] (0.00ns)   --->   "%shl_ln39_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_36, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 887 'bitconcatenate' 'shl_ln39_7' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 888 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_7)   --->   "%mul_ln39_8 = mul i26 %sext_ln38_8, i26 %sext_ln37_8" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 888 'mul' 'mul_ln39_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 889 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39_7 = add i26 %shl_ln39_7, i26 %mul_ln39_8" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 889 'add' 'add_ln39_7' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 890 [2/3] (0.93ns) (grouped into DSP with root node add_ln40_7)   --->   "%mul_ln40_8 = mul i26 %sext_ln37_8, i26 %sext_ln40_8" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 890 'mul' 'mul_ln40_8' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 1.99>
ST_55 : Operation 891 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41_5 = add i26 %shl_ln41_5, i26 %mul_ln41_6" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 891 'add' 'add_ln41_5' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41_5, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 892 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 893 [2/3] (0.93ns) (grouped into DSP with root node add_ln41_6)   --->   "%mul_ln41_7 = mul i26 %sext_ln38_7, i26 %sext_ln40_7" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 893 'mul' 'mul_ln41_7' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 894 [1/1] (0.00ns)   --->   "%shl_ln38_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_35, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 894 'bitconcatenate' 'shl_ln38_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 895 [1/3] (0.00ns) (grouped into DSP with root node add_ln38_7)   --->   "%mul_ln38_8 = mul i26 %sext_ln38_8, i26 %sext_ln38_8" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 895 'mul' 'mul_ln38_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 896 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38_7 = add i26 %shl_ln38_7, i26 %mul_ln38_8" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 896 'add' 'add_ln38_7' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 897 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln39_7 = add i26 %shl_ln39_7, i26 %mul_ln39_8" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 897 'add' 'add_ln39_7' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 898 [1/1] (0.00ns)   --->   "%shl_ln40_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_37, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 898 'bitconcatenate' 'shl_ln40_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 899 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_7)   --->   "%mul_ln40_8 = mul i26 %sext_ln37_8, i26 %sext_ln40_8" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 899 'mul' 'mul_ln40_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 900 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40_7 = add i26 %shl_ln40_7, i26 %mul_ln40_8" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 900 'add' 'add_ln40_7' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 901 [3/3] (0.93ns) (grouped into DSP with root node add_ln41_7)   --->   "%mul_ln41_8 = mul i26 %sext_ln38_8, i26 %sext_ln40_8" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 901 'mul' 'mul_ln41_8' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln39_7, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:39]   --->   Operation 902 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln46_5 = sext i16 %trunc_ln5" [../LK_hls/src/lucas_kanade_hls.cpp:46]   --->   Operation 903 'sext' 'sext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 904 [3/3] (0.93ns) (grouped into DSP with root node sub_ln46)   --->   "%mul_ln46_1 = mul i26 %sext_ln46_5, i26 %sext_ln46_5" [../LK_hls/src/lucas_kanade_hls.cpp:46]   --->   Operation 904 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 4.04>
ST_56 : Operation 905 [1/1] (0.00ns)   --->   "%shl_ln41_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_33, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 905 'bitconcatenate' 'shl_ln41_6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 906 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_6)   --->   "%mul_ln41_7 = mul i26 %sext_ln38_7, i26 %sext_ln40_7" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 906 'mul' 'mul_ln41_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 907 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41_6 = add i26 %shl_ln41_6, i26 %mul_ln41_7" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 907 'add' 'add_ln41_6' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 908 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln38_7 = add i26 %shl_ln38_7, i26 %mul_ln38_8" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 908 'add' 'add_ln38_7' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 909 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln40_7 = add i26 %shl_ln40_7, i26 %mul_ln40_8" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 909 'add' 'add_ln40_7' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 910 [2/3] (0.93ns) (grouped into DSP with root node add_ln41_7)   --->   "%mul_ln41_8 = mul i26 %sext_ln38_8, i26 %sext_ln40_8" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 910 'mul' 'mul_ln41_8' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 911 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln38_7, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:38]   --->   Operation 911 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln40_7, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:40]   --->   Operation 912 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln46_3 = sext i16 %trunc_ln4" [../LK_hls/src/lucas_kanade_hls.cpp:46]   --->   Operation 913 'sext' 'sext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln46_4 = sext i16 %trunc_ln3" [../LK_hls/src/lucas_kanade_hls.cpp:46]   --->   Operation 914 'sext' 'sext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 915 [1/1] (2.98ns)   --->   "%mul_ln46 = mul i26 %sext_ln46_3, i26 %sext_ln46_4" [../LK_hls/src/lucas_kanade_hls.cpp:46]   --->   Operation 915 'mul' 'mul_ln46' <Predicate = true> <Delay = 2.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 916 [2/3] (0.93ns) (grouped into DSP with root node sub_ln46)   --->   "%mul_ln46_1 = mul i26 %sext_ln46_5, i26 %sext_ln46_5" [../LK_hls/src/lucas_kanade_hls.cpp:46]   --->   Operation 916 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 2.13>
ST_57 : Operation 917 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41_6 = add i26 %shl_ln41_6, i26 %mul_ln41_7" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 917 'add' 'add_ln41_6' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41_6, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 918 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 919 [1/1] (0.00ns)   --->   "%shl_ln41_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_38, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 919 'bitconcatenate' 'shl_ln41_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 920 [1/3] (0.00ns) (grouped into DSP with root node add_ln41_7)   --->   "%mul_ln41_8 = mul i26 %sext_ln38_8, i26 %sext_ln40_8" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 920 'mul' 'mul_ln41_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 921 [2/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41_7 = add i26 %shl_ln41_7, i26 %mul_ln41_8" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 921 'add' 'add_ln41_7' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 922 [1/3] (0.00ns) (grouped into DSP with root node sub_ln46)   --->   "%mul_ln46_1 = mul i26 %sext_ln46_5, i26 %sext_ln46_5" [../LK_hls/src/lucas_kanade_hls.cpp:46]   --->   Operation 922 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 923 [2/2] (1.06ns) (root node of the DSP)   --->   "%sub_ln46 = sub i26 %mul_ln46, i26 %mul_ln46_1" [../LK_hls/src/lucas_kanade_hls.cpp:46]   --->   Operation 923 'sub' 'sub_ln46' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 4.04>
ST_58 : Operation 924 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_1_VITIS_LOOP_19_2_str"   --->   Operation 924 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 925 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15876, i64 15876, i64 15876"   --->   Operation 925 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 926 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [../LK_hls/src/lucas_kanade_hls.cpp:20]   --->   Operation 926 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 927 [1/2] (1.06ns) (root node of the DSP)   --->   "%add_ln41_7 = add i26 %shl_ln41_7, i26 %mul_ln41_8" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 927 'add' 'add_ln41_7' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln41_7, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:41]   --->   Operation 928 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i16 %trunc_ln3" [../LK_hls/src/lucas_kanade_hls.cpp:46]   --->   Operation 929 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i16 %trunc_ln4" [../LK_hls/src/lucas_kanade_hls.cpp:46]   --->   Operation 930 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln46_2 = sext i16 %trunc_ln5" [../LK_hls/src/lucas_kanade_hls.cpp:46]   --->   Operation 931 'sext' 'sext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 932 [1/2] (1.06ns) (root node of the DSP)   --->   "%sub_ln46 = sub i26 %mul_ln46, i26 %mul_ln46_1" [../LK_hls/src/lucas_kanade_hls.cpp:46]   --->   Operation 932 'sub' 'sub_ln46' <Predicate = true> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 933 [1/1] (0.00ns)   --->   "%det = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln46, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:46]   --->   Operation 933 'partselect' 'det' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 934 [1/1] (1.26ns)   --->   "%icmp_ln47 = icmp_eq  i16 %det, i16 0" [../LK_hls/src/lucas_kanade_hls.cpp:47]   --->   Operation 934 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 935 [1/1] (0.47ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %if.then, void %for.inc193" [../LK_hls/src/lucas_kanade_hls.cpp:47]   --->   Operation 935 'br' 'br_ln47' <Predicate = true> <Delay = 0.47>
ST_58 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i16 %trunc_ln6" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 936 'sext' 'sext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_58 : Operation 937 [3/3] (0.93ns) (grouped into DSP with root node sub_ln48)   --->   "%mul_ln48 = mul i32 %sext_ln48, i32 %sext_ln46_1" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 937 'mul' 'mul_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i16 %trunc_ln7" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 938 'sext' 'sext_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_58 : Operation 939 [1/1] (2.98ns)   --->   "%mul_ln48_1 = mul i32 %sext_ln48_1, i32 %sext_ln46_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 939 'mul' 'mul_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 2.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 940 [3/3] (0.93ns) (grouped into DSP with root node sub_ln49)   --->   "%mul_ln49 = mul i32 %sext_ln48_1, i32 %sext_ln46" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 940 'mul' 'mul_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 941 [1/1] (0.47ns)   --->   "%br_ln50 = br void %for.inc193" [../LK_hls/src/lucas_kanade_hls.cpp:50]   --->   Operation 941 'br' 'br_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.47>

State 59 <SV = 58> <Delay = 2.98>
ST_59 : Operation 942 [2/3] (0.93ns) (grouped into DSP with root node sub_ln48)   --->   "%mul_ln48 = mul i32 %sext_ln48, i32 %sext_ln46_1" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 942 'mul' 'mul_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 943 [2/3] (0.93ns) (grouped into DSP with root node sub_ln49)   --->   "%mul_ln49 = mul i32 %sext_ln48_1, i32 %sext_ln46" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 943 'mul' 'mul_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.93> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 944 [1/1] (2.98ns)   --->   "%mul_ln49_1 = mul i32 %sext_ln48, i32 %sext_ln46_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 944 'mul' 'mul_ln49_1' <Predicate = (!icmp_ln47)> <Delay = 2.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.06>
ST_60 : Operation 945 [1/3] (0.00ns) (grouped into DSP with root node sub_ln48)   --->   "%mul_ln48 = mul i32 %sext_ln48, i32 %sext_ln46_1" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 945 'mul' 'mul_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 946 [2/2] (1.06ns) (root node of the DSP)   --->   "%sub_ln48 = sub i32 %mul_ln48_1, i32 %mul_ln48" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 946 'sub' 'sub_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 947 [1/3] (0.00ns) (grouped into DSP with root node sub_ln49)   --->   "%mul_ln49 = mul i32 %sext_ln48_1, i32 %sext_ln46" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 947 'mul' 'mul_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 948 [2/2] (1.06ns) (root node of the DSP)   --->   "%sub_ln49 = sub i32 %mul_ln49_1, i32 %mul_ln49" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 948 'sub' 'sub_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 2.61>
ST_61 : Operation 949 [1/2] (1.06ns) (root node of the DSP)   --->   "%sub_ln48 = sub i32 %mul_ln48_1, i32 %mul_ln48" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 949 'sub' 'sub_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %sub_ln48, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 950 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_61 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln48_2 = sext i16 %det" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 951 'sext' 'sext_ln48_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_61 : Operation 952 [46/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 952 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 953 [1/2] (1.06ns) (root node of the DSP)   --->   "%sub_ln49 = sub i32 %mul_ln49_1, i32 %mul_ln49" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 953 'sub' 'sub_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.06> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.87> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 1.54>
ST_62 : Operation 954 [45/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 954 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i32.i10, i32 %sub_ln49, i10 0" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 955 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_62 : Operation 956 [46/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 956 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.54>
ST_63 : Operation 957 [44/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 957 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 958 [45/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 958 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.54>
ST_64 : Operation 959 [43/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 959 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 960 [44/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 960 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.54>
ST_65 : Operation 961 [42/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 961 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 962 [43/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 962 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.54>
ST_66 : Operation 963 [41/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 963 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 964 [42/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 964 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.54>
ST_67 : Operation 965 [40/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 965 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 966 [41/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 966 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.54>
ST_68 : Operation 967 [39/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 967 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 968 [40/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 968 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.54>
ST_69 : Operation 969 [38/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 969 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 970 [39/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 970 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.54>
ST_70 : Operation 971 [37/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 971 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 972 [38/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 972 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.54>
ST_71 : Operation 973 [36/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 973 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 974 [37/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 974 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 1.54>
ST_72 : Operation 975 [35/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 975 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 976 [36/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 976 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 1.54>
ST_73 : Operation 977 [34/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 977 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 978 [35/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 978 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 1.54>
ST_74 : Operation 979 [33/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 979 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 980 [34/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 980 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 1.54>
ST_75 : Operation 981 [32/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 981 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 982 [33/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 982 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 1.54>
ST_76 : Operation 983 [31/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 983 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 984 [32/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 984 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 1.54>
ST_77 : Operation 985 [30/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 985 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 986 [31/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 986 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 1.54>
ST_78 : Operation 987 [29/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 987 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 988 [30/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 988 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 1.54>
ST_79 : Operation 989 [28/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 989 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 990 [29/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 990 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.54>
ST_80 : Operation 991 [27/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 991 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 992 [28/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 992 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 1.54>
ST_81 : Operation 993 [26/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 993 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 994 [27/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 994 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 1.54>
ST_82 : Operation 995 [25/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 995 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 996 [26/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 996 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 1.54>
ST_83 : Operation 997 [24/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 997 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 998 [25/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 998 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 1.54>
ST_84 : Operation 999 [23/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 999 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1000 [24/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1000 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 1.54>
ST_85 : Operation 1001 [22/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1001 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1002 [23/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1002 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 1.54>
ST_86 : Operation 1003 [21/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1003 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1004 [22/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1004 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 1.54>
ST_87 : Operation 1005 [20/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1005 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1006 [21/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1006 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 1.54>
ST_88 : Operation 1007 [19/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1007 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1008 [20/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1008 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 1.54>
ST_89 : Operation 1009 [18/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1009 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1010 [19/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1010 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 1.54>
ST_90 : Operation 1011 [17/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1011 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1012 [18/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1012 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 1.54>
ST_91 : Operation 1013 [16/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1013 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1014 [17/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1014 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 1.54>
ST_92 : Operation 1015 [15/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1015 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1016 [16/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1016 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 1.54>
ST_93 : Operation 1017 [14/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1017 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1018 [15/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1018 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 1.54>
ST_94 : Operation 1019 [13/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1019 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1020 [14/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1020 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 1.54>
ST_95 : Operation 1021 [12/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1021 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1022 [13/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1022 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 1.54>
ST_96 : Operation 1023 [11/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1023 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1024 [12/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1024 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 1.54>
ST_97 : Operation 1025 [10/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1025 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1026 [11/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1026 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 1.54>
ST_98 : Operation 1027 [9/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1027 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1028 [10/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1028 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 1.54>
ST_99 : Operation 1029 [8/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1029 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1030 [9/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1030 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 1.54>
ST_100 : Operation 1031 [7/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1031 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1032 [8/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1032 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 1.54>
ST_101 : Operation 1033 [6/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1033 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1034 [7/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1034 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 1.54>
ST_102 : Operation 1035 [5/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1035 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1036 [6/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1036 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 1.54>
ST_103 : Operation 1037 [4/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1037 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1038 [5/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1038 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 1.54>
ST_104 : Operation 1039 [3/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1039 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1040 [4/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1040 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 1.54>
ST_105 : Operation 1041 [2/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1041 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1042 [3/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1042 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.30>
ST_106 : Operation 1043 [1/46] (1.54ns)   --->   "%sdiv_ln48 = sdiv i42 %tmp_39, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1043 'sdiv' 'sdiv_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i42.i32.i32, i42 %sdiv_ln48, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1044 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_106 : Operation 1045 [2/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1045 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1046 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_10, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 1046 'writereq' 'gmem_addr_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 7.30>
ST_107 : Operation 1047 [1/46] (1.54ns)   --->   "%sdiv_ln49 = sdiv i42 %tmp_40, i42 %sext_ln48_2" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1047 'sdiv' 'sdiv_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.54> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 45> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i16 @_ssdm_op_PartSelect.i16.i42.i32.i32, i42 %sdiv_ln49, i32 10, i32 25" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1048 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_107 : Operation 1049 [1/1] (0.00ns)   --->   "%storereflowmerge = phi i16 %trunc_ln8, void %if.then, i16 0, void %for.inc196" [../LK_hls/src/lucas_kanade_hls.cpp:48]   --->   Operation 1049 'phi' 'storereflowmerge' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1050 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln19 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_10, i16 %storereflowmerge, i2 3" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 1050 'write' 'write_ln19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 1051 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_11, i64 1" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 1051 'writereq' 'gmem_addr_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 7.30>
ST_108 : Operation 1052 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %trunc_ln9, void %if.then, i16 0, void %for.inc196" [../LK_hls/src/lucas_kanade_hls.cpp:49]   --->   Operation 1052 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1053 [5/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 1053 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 1054 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln19 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_11, i16 %storemerge, i2 3" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 1054 'write' 'write_ln19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 0.00>
ST_109 : Operation 1055 [4/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 1055 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 1056 [5/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 1056 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 0.00>
ST_110 : Operation 1057 [3/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 1057 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 1058 [4/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 1058 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 0.00>
ST_111 : Operation 1059 [2/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 1059 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 1060 [3/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 1060 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 7.30>
ST_112 : Operation 1061 [1/5] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 1061 'writeresp' 'gmem_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 1062 [2/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 1062 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 7.30>
ST_113 : Operation 1063 [1/5] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11" [../LK_hls/src/lucas_kanade_hls.cpp:19]   --->   Operation 1063 'writeresp' 'gmem_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 1064 [1/1] (0.47ns)   --->   "%ret_ln56 = ret" [../LK_hls/src/lucas_kanade_hls.cpp:56]   --->   Operation 1064 'ret' 'ret_ln56' <Predicate = (icmp_ln18)> <Delay = 0.47>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.964ns
The critical path consists of the following:
	s_axi read operation ('I2_read', ../LK_hls/src/lucas_kanade_hls.cpp:4) on port 'I2' (../LK_hls/src/lucas_kanade_hls.cpp:4) [27]  (1.000 ns)
	'add' operation 64 bit ('add_ln33_4', ../LK_hls/src/lucas_kanade_hls.cpp:33) [74]  (1.482 ns)
	'add' operation 64 bit ('add_ln33_5', ../LK_hls/src/lucas_kanade_hls.cpp:33) [75]  (1.482 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', ../LK_hls/src/lucas_kanade_hls.cpp:33) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:33) [96]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', ../LK_hls/src/lucas_kanade_hls.cpp:33) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:33) [97]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', ../LK_hls/src/lucas_kanade_hls.cpp:33) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:33) [98]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', ../LK_hls/src/lucas_kanade_hls.cpp:33) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:33) [99]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', ../LK_hls/src/lucas_kanade_hls.cpp:33) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:33) [100]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4', ../LK_hls/src/lucas_kanade_hls.cpp:33) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:33) [101]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', ../LK_hls/src/lucas_kanade_hls.cpp:33) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:33) [110]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_1', ../LK_hls/src/lucas_kanade_hls.cpp:33) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:33) [111]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_2', ../LK_hls/src/lucas_kanade_hls.cpp:33) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:33) [112]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_3', ../LK_hls/src/lucas_kanade_hls.cpp:33) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:33) [113]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_4', ../LK_hls/src/lucas_kanade_hls.cpp:33) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:33) [114]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [129]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_1', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [130]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_2', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [131]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_3', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [132]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_4', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [133]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [139]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read_1', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [140]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read_2', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [141]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [149]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read_1', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [150]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read_2', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [151]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read_3', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [152]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read_4', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [153]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [160]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read_1', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [161]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read_2', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [162]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [300]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read_1', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [301]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read_2', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [302]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read_3', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [303]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read_4', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [304]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [312]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_1', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [313]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_2', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [314]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_3', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [315]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read_4', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [316]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [460]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read_1', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [461]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read_2', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [462]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [470]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read_1', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [471]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read_2', ../LK_hls/src/lucas_kanade_hls.cpp:34) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:34) [472]  (7.300 ns)

 <State 52>: 5.977ns
The critical path consists of the following:
	'sub' operation 17 bit ('sub_ln34_16', ../LK_hls/src/lucas_kanade_hls.cpp:34) [565]  (1.260 ns)
	'add' operation 18 bit ('add_ln34_12', ../LK_hls/src/lucas_kanade_hls.cpp:34) [568]  (0.000 ns)
	'sub' operation 18 bit ('sub_ln34_17', ../LK_hls/src/lucas_kanade_hls.cpp:34) [569]  (0.882 ns)
	'sub' operation 18 bit ('sub_ln34_34', ../LK_hls/src/lucas_kanade_hls.cpp:34) [571]  (1.286 ns)
	'sub' operation 16 bit ('sub_ln34_35', ../LK_hls/src/lucas_kanade_hls.cpp:34) [573]  (1.260 ns)
	'select' operation 16 bit ('iy', ../LK_hls/src/lucas_kanade_hls.cpp:34) [575]  (0.355 ns)
	'mul' operation 26 bit of DSP[590] ('mul_ln39_8', ../LK_hls/src/lucas_kanade_hls.cpp:39) [589]  (0.933 ns)

 <State 53>: 2.132ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[492] ('add_ln38_5', ../LK_hls/src/lucas_kanade_hls.cpp:38) [492]  (1.066 ns)
	'add' operation 26 bit of DSP[538] ('add_ln38_6', ../LK_hls/src/lucas_kanade_hls.cpp:38) [538]  (1.066 ns)

 <State 54>: 2.132ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[542] ('add_ln39_6', ../LK_hls/src/lucas_kanade_hls.cpp:39) [542]  (1.066 ns)
	'add' operation 26 bit of DSP[590] ('add_ln39_7', ../LK_hls/src/lucas_kanade_hls.cpp:39) [590]  (1.066 ns)

 <State 55>: 1.999ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[590] ('add_ln39_7', ../LK_hls/src/lucas_kanade_hls.cpp:39) [590]  (1.066 ns)
	'mul' operation 26 bit of DSP[613] ('mul_ln46_1', ../LK_hls/src/lucas_kanade_hls.cpp:46) [612]  (0.933 ns)

 <State 56>: 4.046ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[586] ('add_ln38_7', ../LK_hls/src/lucas_kanade_hls.cpp:38) [586]  (1.066 ns)
	'mul' operation 26 bit ('mul_ln46', ../LK_hls/src/lucas_kanade_hls.cpp:46) [611]  (2.980 ns)

 <State 57>: 2.132ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[551] ('add_ln41_6', ../LK_hls/src/lucas_kanade_hls.cpp:41) [551]  (1.066 ns)
	'add' operation 26 bit of DSP[599] ('add_ln41_7', ../LK_hls/src/lucas_kanade_hls.cpp:41) [599]  (1.066 ns)

 <State 58>: 4.046ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[599] ('add_ln41_7', ../LK_hls/src/lucas_kanade_hls.cpp:41) [599]  (1.066 ns)
	'mul' operation 32 bit ('mul_ln48_1', ../LK_hls/src/lucas_kanade_hls.cpp:48) [622]  (2.980 ns)

 <State 59>: 2.980ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln49_1', ../LK_hls/src/lucas_kanade_hls.cpp:49) [629]  (2.980 ns)

 <State 60>: 1.066ns
The critical path consists of the following:
	'mul' operation 32 bit of DSP[623] ('mul_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [620]  (0.000 ns)
	'sub' operation 32 bit of DSP[623] ('sub_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [623]  (1.066 ns)

 <State 61>: 2.610ns
The critical path consists of the following:
	'sub' operation 32 bit of DSP[623] ('sub_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [623]  (1.066 ns)
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 62>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 63>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 64>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 65>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 66>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 67>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 68>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 69>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 70>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 71>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 72>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 73>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 74>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 75>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 76>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 77>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 78>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 79>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 80>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 81>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 82>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 83>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 84>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 85>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 86>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 87>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 88>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 89>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 90>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 91>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 92>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 93>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 94>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 95>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 96>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 97>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 98>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 99>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 100>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 101>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 102>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 103>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 104>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 105>: 1.544ns
The critical path consists of the following:
	'sdiv' operation 42 bit ('sdiv_ln48', ../LK_hls/src/lucas_kanade_hls.cpp:48) [626]  (1.544 ns)

 <State 106>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_10_req', ../LK_hls/src/lucas_kanade_hls.cpp:19) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:19) [640]  (7.300 ns)

 <State 107>: 7.300ns
The critical path consists of the following:
	'phi' operation 16 bit ('storereflowmerge', ../LK_hls/src/lucas_kanade_hls.cpp:48) with incoming values : ('trunc_ln8', ../LK_hls/src/lucas_kanade_hls.cpp:48) [637]  (0.000 ns)
	bus write operation ('write_ln19', ../LK_hls/src/lucas_kanade_hls.cpp:19) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:19) [641]  (7.300 ns)

 <State 108>: 7.300ns
The critical path consists of the following:
	'phi' operation 16 bit ('storemerge', ../LK_hls/src/lucas_kanade_hls.cpp:49) with incoming values : ('trunc_ln9', ../LK_hls/src/lucas_kanade_hls.cpp:49) [636]  (0.000 ns)
	bus write operation ('write_ln19', ../LK_hls/src/lucas_kanade_hls.cpp:19) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:19) [646]  (7.300 ns)

 <State 109>: 0.000ns
The critical path consists of the following:

 <State 110>: 0.000ns
The critical path consists of the following:

 <State 111>: 0.000ns
The critical path consists of the following:

 <State 112>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_10_resp', ../LK_hls/src/lucas_kanade_hls.cpp:19) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:19) [642]  (7.300 ns)

 <State 113>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_11_resp', ../LK_hls/src/lucas_kanade_hls.cpp:19) on port 'gmem' (../LK_hls/src/lucas_kanade_hls.cpp:19) [647]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
