# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do COR_ASP_TopLevel_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:53 on May 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TdmaMinFifo
# -- Compiling architecture SYN of tdmaminfifo
# End time: 19:56:53 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:53 on May 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 19:56:54 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:54 on May 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 19:56:54 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:54 on May 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 19:56:54 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:54 on May 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd(5): (vcom-1598) Library "ip" not found.
# -- Loading package TdmaMinTypes
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd(10): VHDL Compiler exiting
# End time: 19:56:54 on May 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./COR_ASP_TopLevel_run_msim_rtl_vhdl.do line 12
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd}"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:20 on May 23,2024
# vcom -reportprogress 300 -work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/simulation/modelsim/ip -refresh 
# -- Skipping module altera_up_avalon_reset_from_locked_signal
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AudioClock
# -- Compiling architecture rtl of AudioClock
# -- Skipping module AudioClock_audio_pll_0
# -- Skipping module AudioClock_audio_pll_0_audio_pll
# -- Compiling entity AudioFifo
# -- Compiling architecture SYN of audiofifo
# -- Loading package altera_mf_components
# -- Compiling entity AudioRom
# -- Compiling architecture SYN of audiorom
# -- Compiling entity TdmaMinFifo
# -- Compiling architecture SYN of tdmaminfifo
# End time: 19:58:20 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:20 on May 23,2024
# vlog -reportprogress 300 -work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/simulation/modelsim/ip -refresh 
# -- Refreshing module altera_up_avalon_reset_from_locked_signal
# -- Skipping entity audioclock
# -- Refreshing module AudioClock_audio_pll_0
# -- Refreshing module AudioClock_audio_pll_0_audio_pll
# -- Skipping entity audiofifo
# -- Skipping entity audiorom
# -- Skipping entity tdmaminfifo
# End time: 19:58:20 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:05 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# End time: 19:59:05 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:07 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 19:59:07 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:11 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# ** Error: (vcom-11) Could not find work.tdmamin.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(27): (vcom-1195) Cannot find expanded name "work.TdmaMin".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(27): Unknown expanded name.
# -- Loading entity CORASP
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(46): VHDL Compiler exiting
# End time: 19:59:11 on May 23,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:11 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 20:00:11 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:13 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 20:00:13 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:15 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinStage
# -- Compiling architecture rtl of TdmaMinStage
# -- Loading entity TdmaMinSwitch
# End time: 20:00:15 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:16 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 20:00:16 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:17 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 20:00:17 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:19 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinFabric
# -- Compiling architecture rtl of TdmaMinFabric
# -- Loading entity TdmaMinStage
# End time: 20:00:19 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:21 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMin
# -- Compiling architecture rtl of TdmaMin
# -- Loading entity TdmaMinSlots
# -- Loading entity TdmaMinFabric
# -- Loading entity TdmaMinInterface
# End time: 20:00:21 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:27 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# End time: 20:00:27 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:29 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 20:00:29 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:30 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# -- Loading entity TdmaMin
# -- Loading entity CORASP
# End time: 20:00:30 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:32 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 20:00:32 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cor_asp_toplevel_tb
# vsim work.cor_asp_toplevel_tb 
# Start time: 20:00:43 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.cor_asp_toplevel(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.corasp(rtl)
quit -sim
# End time: 20:02:28 on May 23,2024, Elapsed time: 0:01:45
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP_Wave_Test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:36 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP_Wave_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP_Wave_Test
# -- Compiling architecture sim of CORASP_Wave_Test
# -- Loading entity TdmaMin
# -- Loading entity CORASP
# -- Loading entity testCor
# End time: 20:02:36 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:50 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# -- Loading entity TdmaMin
# -- Loading entity CORASP
# -- Loading entity testCor
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(50): (vcom-1136) Unknown identifier "flag".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(54): VHDL Compiler exiting
# End time: 20:03:50 on May 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:54 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 20:03:54 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:55 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# -- Loading entity TdmaMin
# -- Loading entity CORASP
# -- Loading entity testCor
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(50): (vcom-1136) Unknown identifier "flag".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(54): VHDL Compiler exiting
# End time: 20:03:55 on May 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:57 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# -- Loading entity TdmaMin
# -- Loading entity CORASP
# -- Loading entity testCor
# End time: 20:05:57 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:59 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 20:05:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cor_asp_toplevel_tb
# vsim work.cor_asp_toplevel_tb 
# Start time: 20:06:07 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.cor_asp_toplevel(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/clock \
sim:/cor_asp_toplevel_tb/avgVal \
sim:/cor_asp_toplevel_tb/calc \
sim:/cor_asp_toplevel_tb/sendCorr \
sim:/cor_asp_toplevel_tb/flag
run 200ns
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/test_cor/send \
sim:/cor_asp_toplevel_tb/uut/test_cor/recv
restart
run 1us
# ** Fatal: (vsim-3734) Index value -1 is out of range 19 downto 0.
#    Time: 510 ns  Iteration: 1  Process: /cor_asp_toplevel_tb/uut/cor_asp/line__39 File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Fatal error in Process line__39 at C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd line 65
# 
# HDL call sequence:
# Stopped at C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 65 Process line__39
# 
quit -sim
# End time: 20:18:00 on May 23,2024, Elapsed time: 0:11:53
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:03 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd(68): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd(100): near "process": (vcom-1576) expecting IF.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd(102): near "architecture": (vcom-1576) expecting PROCESS.
# End time: 20:18:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:13 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd(68): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd(68): near "'": (vcom-1576) expecting ';'.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd(100): near "process": (vcom-1576) expecting IF.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd(102): near "architecture": (vcom-1576) expecting PROCESS.
# End time: 20:18:13 on May 23,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:21 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd(100): near "process": (vcom-1576) expecting IF.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd(102): near "architecture": (vcom-1576) expecting PROCESS.
# End time: 20:18:21 on May 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:37 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# End time: 20:19:37 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:30 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# End time: 20:20:30 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:32 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# -- Loading entity TdmaMin
# -- Loading entity CORASP
# -- Loading entity testCor
# End time: 20:20:32 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:34 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 20:20:34 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cor_asp_toplevel_tb
# vsim work.cor_asp_toplevel_tb 
# Start time: 20:20:45 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.cor_asp_toplevel(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/clock \
sim:/cor_asp_toplevel_tb/avgVal \
sim:/cor_asp_toplevel_tb/calc \
sim:/cor_asp_toplevel_tb/sendCorr \
sim:/cor_asp_toplevel_tb/flag
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/send_port \
sim:/cor_asp_toplevel_tb/uut/recv_port
run 1us
# ** Fatal: (vsim-3734) Index value -1 is out of range 19 downto 0.
#    Time: 490 ns  Iteration: 1  Process: /cor_asp_toplevel_tb/uut/cor_asp/line__36 File: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Fatal error in Process line__36 at C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd line 61
# 
# HDL call sequence:
# Stopped at C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 61 Process line__36
# 
quit -sim
# End time: 20:22:38 on May 23,2024, Elapsed time: 0:01:53
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:45 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# End time: 20:22:45 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:46 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# -- Loading entity TdmaMin
# -- Loading entity CORASP
# -- Loading entity testCor
# End time: 20:22:47 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:48 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 20:22:48 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cor_asp_toplevel_tb
# vsim work.cor_asp_toplevel_tb 
# Start time: 20:22:57 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.cor_asp_toplevel(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/clock \
sim:/cor_asp_toplevel_tb/avgVal \
sim:/cor_asp_toplevel_tb/calc \
sim:/cor_asp_toplevel_tb/sendCorr \
sim:/cor_asp_toplevel_tb/flag
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/send_port \
sim:/cor_asp_toplevel_tb/uut/recv_port
run 1us
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP_Wave_Test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:27 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP_Wave_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP_Wave_Test
# -- Compiling architecture sim of CORASP_Wave_Test
# -- Loading entity TdmaMin
# -- Loading entity CORASP
# -- Loading entity testCor
# End time: 22:36:27 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
vsim work.corasp_wave_test
# End time: 22:36:46 on May 23,2024, Elapsed time: 2:13:49
# Errors: 0, Warnings: 0
# vsim work.corasp_wave_test 
# Start time: 22:36:46 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.corasp_wave_test(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
add wave -position insertpoint  \
sim:/corasp_wave_test/ports \
sim:/corasp_wave_test/clock \
sim:/corasp_wave_test/avgVal \
sim:/corasp_wave_test/calc \
sim:/corasp_wave_test/flag \
sim:/corasp_wave_test/recvOut \
sim:/corasp_wave_test/sendCorr \
sim:/corasp_wave_test/send_port \
sim:/corasp_wave_test/recv_port
run 1us
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:35 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(16): near "array": (vcom-1576) expecting STRING or IDENTIFIER or << or '('.
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(71): (vcom-1136) Unknown identifier "sine_wave_lut".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(77): VHDL Compiler exiting
# End time: 22:38:35 on May 23,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:05 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 22:41:05 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:19 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 22:41:19 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cor_asp_toplevel_tb
# End time: 22:41:27 on May 23,2024, Elapsed time: 0:04:41
# Errors: 4, Warnings: 0
# vsim work.cor_asp_toplevel_tb 
# Start time: 22:41:27 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.cor_asp_toplevel(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/clock \
sim:/cor_asp_toplevel_tb/avgVal \
sim:/cor_asp_toplevel_tb/calc \
sim:/cor_asp_toplevel_tb/sendCorr \
sim:/cor_asp_toplevel_tb/flag \
sim:/cor_asp_toplevel_tb/lut_index \
sim:/cor_asp_toplevel_tb/sine_wave_lut
run 1us
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:05 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 22:54:05 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cor_asp_toplevel_tb
# End time: 22:54:11 on May 23,2024, Elapsed time: 0:12:44
# Errors: 0, Warnings: 0
# vsim work.cor_asp_toplevel_tb 
# Start time: 22:54:11 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.cor_asp_toplevel(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/clock \
sim:/cor_asp_toplevel_tb/avgVal \
sim:/cor_asp_toplevel_tb/calc \
sim:/cor_asp_toplevel_tb/sendCorr \
sim:/cor_asp_toplevel_tb/flag
run 2us
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(21): (vcom-1192) Array length is 64; aggregate length is 61.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(122): VHDL Compiler exiting
# End time: 22:59:53 on May 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:52 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(21): (vcom-1192) Array length is 64; aggregate length is 66.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(128): VHDL Compiler exiting
# End time: 23:01:52 on May 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:56 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(22): (vcom-1192) Array length is 64; aggregate length is 68.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(132): VHDL Compiler exiting
# End time: 23:02:56 on May 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:46 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 23:03:46 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:50 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 23:03:50 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cor_asp_toplevel_tb
# End time: 23:04:01 on May 23,2024, Elapsed time: 0:09:50
# Errors: 9, Warnings: 0
# vsim work.cor_asp_toplevel_tb 
# Start time: 23:04:01 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.cor_asp_toplevel(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/clock \
sim:/cor_asp_toplevel_tb/avgVal \
sim:/cor_asp_toplevel_tb/calc \
sim:/cor_asp_toplevel_tb/sendCorr \
sim:/cor_asp_toplevel_tb/flag
run 1us
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:30 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(20): Index constraint cannot be applied to already-constrained type sine_wave_array.
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(126): VHDL Compiler exiting
# End time: 23:30:30 on May 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:05 on May 23,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 23:31:05 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cor_asp_toplevel_tb
# End time: 23:31:11 on May 23,2024, Elapsed time: 0:27:10
# Errors: 3, Warnings: 0
# vsim work.cor_asp_toplevel_tb 
# Start time: 23:31:11 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.cor_asp_toplevel(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/clock \
sim:/cor_asp_toplevel_tb/avgVal \
sim:/cor_asp_toplevel_tb/calc \
sim:/cor_asp_toplevel_tb/sendCorr \
sim:/cor_asp_toplevel_tb/flag \
sim:/cor_asp_toplevel_tb/lut_index
run 1us
run 5us
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:11 on May 24,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 00:23:11 on May 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vsim work.cor_asp_toplevel_tb
# End time: 00:23:21 on May 24,2024, Elapsed time: 0:52:10
# Errors: 1, Warnings: 0
# vsim work.cor_asp_toplevel_tb 
# Start time: 00:23:21 on May 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.cor_asp_toplevel(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/clock \
sim:/cor_asp_toplevel_tb/avgVal \
sim:/cor_asp_toplevel_tb/calc \
sim:/cor_asp_toplevel_tb/sendCorr \
sim:/cor_asp_toplevel_tb/flag \
sim:/cor_asp_toplevel_tb/lut_index
run 5us
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:35 on May 24,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd(1): near "libaray": syntax error
# End time: 00:42:35 on May 24,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:44 on May 24,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 00:42:44 on May 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:42:48 on May 24,2024, Elapsed time: 0:19:27
# Errors: 2, Warnings: 0
