

================================================================
== Vivado HLS Report for 'KeyExpansion'
================================================================
* Date:           Fri May 15 00:32:52 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.820 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       30|       30|         3|          3|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%Key_0_addr = getelementptr [2 x i8]* %Key_0, i64 0, i64 0" [aes.c:167]   --->   Operation 7 'getelementptr' 'Key_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.42ns)   --->   "%Key_0_load = load i8* %Key_0_addr, align 1" [aes.c:167]   --->   Operation 8 'load' 'Key_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%Key_1_addr = getelementptr [2 x i8]* %Key_1, i64 0, i64 0" [aes.c:167]   --->   Operation 9 'getelementptr' 'Key_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (1.42ns)   --->   "%Key_1_load = load i8* %Key_1_addr, align 1" [aes.c:167]   --->   Operation 10 'load' 'Key_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%Key_2_addr = getelementptr [2 x i8]* %Key_2, i64 0, i64 0" [aes.c:167]   --->   Operation 11 'getelementptr' 'Key_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.42ns)   --->   "%Key_2_load = load i8* %Key_2_addr, align 1" [aes.c:167]   --->   Operation 12 'load' 'Key_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%Key_3_addr = getelementptr [2 x i8]* %Key_3, i64 0, i64 0" [aes.c:167]   --->   Operation 13 'getelementptr' 'Key_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.42ns)   --->   "%Key_3_load = load i8* %Key_3_addr, align 1" [aes.c:167]   --->   Operation 14 'load' 'Key_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Key_4_addr = getelementptr [2 x i8]* %Key_4, i64 0, i64 0" [aes.c:167]   --->   Operation 15 'getelementptr' 'Key_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.42ns)   --->   "%Key_4_load = load i8* %Key_4_addr, align 1" [aes.c:167]   --->   Operation 16 'load' 'Key_4_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Key_5_addr = getelementptr [2 x i8]* %Key_5, i64 0, i64 0" [aes.c:167]   --->   Operation 17 'getelementptr' 'Key_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.42ns)   --->   "%Key_5_load = load i8* %Key_5_addr, align 1" [aes.c:167]   --->   Operation 18 'load' 'Key_5_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Key_6_addr = getelementptr [2 x i8]* %Key_6, i64 0, i64 0" [aes.c:167]   --->   Operation 19 'getelementptr' 'Key_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.42ns)   --->   "%Key_6_load = load i8* %Key_6_addr, align 1" [aes.c:167]   --->   Operation 20 'load' 'Key_6_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Key_7_addr = getelementptr [2 x i8]* %Key_7, i64 0, i64 0" [aes.c:167]   --->   Operation 21 'getelementptr' 'Key_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.42ns)   --->   "%Key_7_load = load i8* %Key_7_addr, align 1" [aes.c:167]   --->   Operation 22 'load' 'Key_7_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Key_0_addr_1 = getelementptr [2 x i8]* %Key_0, i64 0, i64 1" [aes.c:167]   --->   Operation 23 'getelementptr' 'Key_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.42ns)   --->   "%Key_0_load_1 = load i8* %Key_0_addr_1, align 1" [aes.c:167]   --->   Operation 24 'load' 'Key_0_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Key_1_addr_1 = getelementptr [2 x i8]* %Key_1, i64 0, i64 1" [aes.c:167]   --->   Operation 25 'getelementptr' 'Key_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.42ns)   --->   "%Key_1_load_1 = load i8* %Key_1_addr_1, align 1" [aes.c:167]   --->   Operation 26 'load' 'Key_1_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Key_2_addr_1 = getelementptr [2 x i8]* %Key_2, i64 0, i64 1" [aes.c:167]   --->   Operation 27 'getelementptr' 'Key_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.42ns)   --->   "%Key_2_load_1 = load i8* %Key_2_addr_1, align 1" [aes.c:167]   --->   Operation 28 'load' 'Key_2_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Key_3_addr_1 = getelementptr [2 x i8]* %Key_3, i64 0, i64 1" [aes.c:167]   --->   Operation 29 'getelementptr' 'Key_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.42ns)   --->   "%Key_3_load_1 = load i8* %Key_3_addr_1, align 1" [aes.c:167]   --->   Operation 30 'load' 'Key_3_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Key_4_addr_1 = getelementptr [2 x i8]* %Key_4, i64 0, i64 1" [aes.c:167]   --->   Operation 31 'getelementptr' 'Key_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.42ns)   --->   "%a = load i8* %Key_4_addr_1, align 1" [aes.c:167]   --->   Operation 32 'load' 'a' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Key_5_addr_1 = getelementptr [2 x i8]* %Key_5, i64 0, i64 1" [aes.c:167]   --->   Operation 33 'getelementptr' 'Key_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.42ns)   --->   "%b = load i8* %Key_5_addr_1, align 1" [aes.c:167]   --->   Operation 34 'load' 'b' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Key_6_addr_1 = getelementptr [2 x i8]* %Key_6, i64 0, i64 1" [aes.c:167]   --->   Operation 35 'getelementptr' 'Key_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.42ns)   --->   "%c = load i8* %Key_6_addr_1, align 1" [aes.c:167]   --->   Operation 36 'load' 'c' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Key_7_addr_1 = getelementptr [2 x i8]* %Key_7, i64 0, i64 1" [aes.c:167]   --->   Operation 37 'getelementptr' 'Key_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.42ns)   --->   "%d = load i8* %Key_7_addr_1, align 1" [aes.c:167]   --->   Operation 38 'load' 'd' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_7), !map !50"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_6), !map !56"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_5), !map !62"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_4), !map !68"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_3), !map !74"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_2), !map !80"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_1), !map !86"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x i8]* %RoundKey_0), !map !92"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_7), !map !98"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_6), !map !104"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_5), !map !110"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_4), !map !116"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_3), !map !122"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_2), !map !128"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_1), !map !134"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i8]* %Key_0), !map !140"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @KeyExpansion_str) nounwind"   --->   Operation 55 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 12, [4 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [aes.c:157]   --->   Operation 56 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (1.42ns)   --->   "%Key_0_load = load i8* %Key_0_addr, align 1" [aes.c:167]   --->   Operation 57 'load' 'Key_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%RoundKey_0_addr = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 0" [aes.c:167]   --->   Operation 58 'getelementptr' 'RoundKey_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.42ns)   --->   "store i8 %Key_0_load, i8* %RoundKey_0_addr, align 1" [aes.c:167]   --->   Operation 59 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 60 [1/2] (1.42ns)   --->   "%Key_1_load = load i8* %Key_1_addr, align 1" [aes.c:167]   --->   Operation 60 'load' 'Key_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%RoundKey_1_addr = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 0" [aes.c:167]   --->   Operation 61 'getelementptr' 'RoundKey_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.42ns)   --->   "store i8 %Key_1_load, i8* %RoundKey_1_addr, align 1" [aes.c:167]   --->   Operation 62 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 63 [1/2] (1.42ns)   --->   "%Key_2_load = load i8* %Key_2_addr, align 1" [aes.c:167]   --->   Operation 63 'load' 'Key_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%RoundKey_2_addr = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 0" [aes.c:167]   --->   Operation 64 'getelementptr' 'RoundKey_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.42ns)   --->   "store i8 %Key_2_load, i8* %RoundKey_2_addr, align 1" [aes.c:167]   --->   Operation 65 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 66 [1/2] (1.42ns)   --->   "%Key_3_load = load i8* %Key_3_addr, align 1" [aes.c:167]   --->   Operation 66 'load' 'Key_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%RoundKey_3_addr = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 0" [aes.c:167]   --->   Operation 67 'getelementptr' 'RoundKey_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.42ns)   --->   "store i8 %Key_3_load, i8* %RoundKey_3_addr, align 1" [aes.c:167]   --->   Operation 68 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 69 [1/2] (1.42ns)   --->   "%Key_4_load = load i8* %Key_4_addr, align 1" [aes.c:167]   --->   Operation 69 'load' 'Key_4_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%RoundKey_4_addr = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 0" [aes.c:167]   --->   Operation 70 'getelementptr' 'RoundKey_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.42ns)   --->   "store i8 %Key_4_load, i8* %RoundKey_4_addr, align 1" [aes.c:167]   --->   Operation 71 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 72 [1/2] (1.42ns)   --->   "%Key_5_load = load i8* %Key_5_addr, align 1" [aes.c:167]   --->   Operation 72 'load' 'Key_5_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%RoundKey_5_addr = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 0" [aes.c:167]   --->   Operation 73 'getelementptr' 'RoundKey_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.42ns)   --->   "store i8 %Key_5_load, i8* %RoundKey_5_addr, align 1" [aes.c:167]   --->   Operation 74 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 75 [1/2] (1.42ns)   --->   "%Key_6_load = load i8* %Key_6_addr, align 1" [aes.c:167]   --->   Operation 75 'load' 'Key_6_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%RoundKey_6_addr = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 0" [aes.c:167]   --->   Operation 76 'getelementptr' 'RoundKey_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.42ns)   --->   "store i8 %Key_6_load, i8* %RoundKey_6_addr, align 1" [aes.c:167]   --->   Operation 77 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 78 [1/2] (1.42ns)   --->   "%Key_7_load = load i8* %Key_7_addr, align 1" [aes.c:167]   --->   Operation 78 'load' 'Key_7_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%RoundKey_7_addr = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 0" [aes.c:167]   --->   Operation 79 'getelementptr' 'RoundKey_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.42ns)   --->   "store i8 %Key_7_load, i8* %RoundKey_7_addr, align 1" [aes.c:167]   --->   Operation 80 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 81 [1/2] (1.42ns)   --->   "%Key_0_load_1 = load i8* %Key_0_addr_1, align 1" [aes.c:167]   --->   Operation 81 'load' 'Key_0_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_1 = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 1" [aes.c:167]   --->   Operation 82 'getelementptr' 'RoundKey_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.42ns)   --->   "store i8 %Key_0_load_1, i8* %RoundKey_0_addr_1, align 1" [aes.c:167]   --->   Operation 83 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 84 [1/2] (1.42ns)   --->   "%Key_1_load_1 = load i8* %Key_1_addr_1, align 1" [aes.c:167]   --->   Operation 84 'load' 'Key_1_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_1 = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 1" [aes.c:167]   --->   Operation 85 'getelementptr' 'RoundKey_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.42ns)   --->   "store i8 %Key_1_load_1, i8* %RoundKey_1_addr_1, align 1" [aes.c:167]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 87 [1/2] (1.42ns)   --->   "%Key_2_load_1 = load i8* %Key_2_addr_1, align 1" [aes.c:167]   --->   Operation 87 'load' 'Key_2_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_1 = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 1" [aes.c:167]   --->   Operation 88 'getelementptr' 'RoundKey_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.42ns)   --->   "store i8 %Key_2_load_1, i8* %RoundKey_2_addr_1, align 1" [aes.c:167]   --->   Operation 89 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 90 [1/2] (1.42ns)   --->   "%Key_3_load_1 = load i8* %Key_3_addr_1, align 1" [aes.c:167]   --->   Operation 90 'load' 'Key_3_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_1 = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 1" [aes.c:167]   --->   Operation 91 'getelementptr' 'RoundKey_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.42ns)   --->   "store i8 %Key_3_load_1, i8* %RoundKey_3_addr_1, align 1" [aes.c:167]   --->   Operation 92 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 93 [1/2] (1.42ns)   --->   "%a = load i8* %Key_4_addr_1, align 1" [aes.c:167]   --->   Operation 93 'load' 'a' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_1 = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 1" [aes.c:167]   --->   Operation 94 'getelementptr' 'RoundKey_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.42ns)   --->   "store i8 %a, i8* %RoundKey_4_addr_1, align 1" [aes.c:167]   --->   Operation 95 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 96 [1/2] (1.42ns)   --->   "%b = load i8* %Key_5_addr_1, align 1" [aes.c:167]   --->   Operation 96 'load' 'b' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_1 = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 1" [aes.c:167]   --->   Operation 97 'getelementptr' 'RoundKey_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.42ns)   --->   "store i8 %b, i8* %RoundKey_5_addr_1, align 1" [aes.c:167]   --->   Operation 98 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 99 [1/2] (1.42ns)   --->   "%c = load i8* %Key_6_addr_1, align 1" [aes.c:167]   --->   Operation 99 'load' 'c' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_1 = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 1" [aes.c:167]   --->   Operation 100 'getelementptr' 'RoundKey_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.42ns)   --->   "store i8 %c, i8* %RoundKey_6_addr_1, align 1" [aes.c:167]   --->   Operation 101 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 102 [1/2] (1.42ns)   --->   "%d = load i8* %Key_7_addr_1, align 1" [aes.c:167]   --->   Operation 102 'load' 'd' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_1 = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 1" [aes.c:167]   --->   Operation 103 'getelementptr' 'RoundKey_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.42ns)   --->   "store i8 %d, i8* %RoundKey_7_addr_1, align 1" [aes.c:167]   --->   Operation 104 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_2 : Operation 105 [1/1] (1.18ns)   --->   "br label %1" [aes.c:175]   --->   Operation 105 'br' <Predicate = true> <Delay = 1.18>

State 3 <SV = 2> <Delay = 2.81>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%d_0_0 = phi i8 [ %d, %0 ], [ %xor_ln204_3, %hls_label_1 ]"   --->   Operation 106 'phi' 'd_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%c_0_0 = phi i8 [ %c, %0 ], [ %xor_ln203_3, %hls_label_1 ]"   --->   Operation 107 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%b_0_0 = phi i8 [ %b, %0 ], [ %xor_ln202_3, %hls_label_1 ]"   --->   Operation 108 'phi' 'b_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%e_0 = phi i8 [ %a, %0 ], [ %xor_ln201_3, %hls_label_1 ]"   --->   Operation 109 'phi' 'e_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%s_0_0 = phi i8 [ 16, %0 ], [ %add_ln175, %hls_label_1 ]" [aes.c:175]   --->   Operation 110 'phi' 's_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 111 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.12ns)   --->   "%icmp_ln175 = icmp ult i8 %s_0_0, -80" [aes.c:175]   --->   Operation 112 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln175, label %hls_label_1, label %2" [aes.c:175]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i8 %b_0_0 to i3" [aes.c:185]   --->   Operation 114 'trunc' 'trunc_ln185' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%lshr_ln = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %b_0_0, i32 3, i32 7)" [aes.c:185]   --->   Operation 115 'partselect' 'lshr_ln' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i5 %lshr_ln to i64" [aes.c:185]   --->   Operation 116 'zext' 'zext_ln185' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sbox_7_addr = getelementptr [32 x i8]* @sbox_7, i64 0, i64 %zext_ln185" [aesl_mux_load.8[32 x i8]P.i8.i64:22->aes.c:185]   --->   Operation 117 'getelementptr' 'sbox_7_addr' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 118 [2/2] (2.66ns)   --->   "%sbox_7_load = load i8* %sbox_7_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:185]   --->   Operation 118 'load' 'sbox_7_load' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sbox_0_addr = getelementptr [32 x i8]* @sbox_0, i64 0, i64 %zext_ln185" [aesl_mux_load.8[32 x i8]P.i8.i64:1->aes.c:185]   --->   Operation 119 'getelementptr' 'sbox_0_addr' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 120 [2/2] (2.66ns)   --->   "%sbox_0_load = load i8* %sbox_0_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:2->aes.c:185]   --->   Operation 120 'load' 'sbox_0_load' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sbox_1_addr = getelementptr [32 x i8]* @sbox_1, i64 0, i64 %zext_ln185" [aesl_mux_load.8[32 x i8]P.i8.i64:4->aes.c:185]   --->   Operation 121 'getelementptr' 'sbox_1_addr' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 122 [2/2] (2.66ns)   --->   "%sbox_1_load = load i8* %sbox_1_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:5->aes.c:185]   --->   Operation 122 'load' 'sbox_1_load' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sbox_2_addr = getelementptr [32 x i8]* @sbox_2, i64 0, i64 %zext_ln185" [aesl_mux_load.8[32 x i8]P.i8.i64:7->aes.c:185]   --->   Operation 123 'getelementptr' 'sbox_2_addr' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (2.66ns)   --->   "%sbox_2_load = load i8* %sbox_2_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:8->aes.c:185]   --->   Operation 124 'load' 'sbox_2_load' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sbox_3_addr = getelementptr [32 x i8]* @sbox_3, i64 0, i64 %zext_ln185" [aesl_mux_load.8[32 x i8]P.i8.i64:10->aes.c:185]   --->   Operation 125 'getelementptr' 'sbox_3_addr' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 126 [2/2] (2.66ns)   --->   "%sbox_3_load = load i8* %sbox_3_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:11->aes.c:185]   --->   Operation 126 'load' 'sbox_3_load' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sbox_4_addr = getelementptr [32 x i8]* @sbox_4, i64 0, i64 %zext_ln185" [aesl_mux_load.8[32 x i8]P.i8.i64:13->aes.c:185]   --->   Operation 127 'getelementptr' 'sbox_4_addr' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 128 [2/2] (2.66ns)   --->   "%sbox_4_load = load i8* %sbox_4_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:14->aes.c:185]   --->   Operation 128 'load' 'sbox_4_load' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%sbox_5_addr = getelementptr [32 x i8]* @sbox_5, i64 0, i64 %zext_ln185" [aesl_mux_load.8[32 x i8]P.i8.i64:16->aes.c:185]   --->   Operation 129 'getelementptr' 'sbox_5_addr' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 130 [2/2] (2.66ns)   --->   "%sbox_5_load = load i8* %sbox_5_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:17->aes.c:185]   --->   Operation 130 'load' 'sbox_5_load' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sbox_6_addr = getelementptr [32 x i8]* @sbox_6, i64 0, i64 %zext_ln185" [aesl_mux_load.8[32 x i8]P.i8.i64:19->aes.c:185]   --->   Operation 131 'getelementptr' 'sbox_6_addr' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 132 [2/2] (2.66ns)   --->   "%sbox_6_load = load i8* %sbox_6_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:20->aes.c:185]   --->   Operation 132 'load' 'sbox_6_load' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%lshr_ln185_1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %s_0_0, i32 4, i32 7)" [aes.c:185]   --->   Operation 133 'partselect' 'lshr_ln185_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i4 %lshr_ln185_1 to i64" [aes.c:185]   --->   Operation 134 'zext' 'zext_ln185_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%Rcon_addr = getelementptr inbounds [11 x i8]* @Rcon, i64 0, i64 %zext_ln185_1" [aes.c:185]   --->   Operation 135 'getelementptr' 'Rcon_addr' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (2.66ns)   --->   "%Rcon_load = load i8* %Rcon_addr, align 1" [aes.c:185]   --->   Operation 136 'load' 'Rcon_load' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i8 %c_0_0 to i3" [aes.c:186]   --->   Operation 137 'trunc' 'trunc_ln186' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %c_0_0, i32 3, i32 7)" [aes.c:186]   --->   Operation 138 'partselect' 'lshr_ln1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i5 %lshr_ln1 to i64" [aes.c:186]   --->   Operation 139 'zext' 'zext_ln186' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sbox_7_addr_1 = getelementptr [32 x i8]* @sbox_7, i64 0, i64 %zext_ln186" [aesl_mux_load.8[32 x i8]P.i8.i64:22->aes.c:186]   --->   Operation 140 'getelementptr' 'sbox_7_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (2.66ns)   --->   "%sbox_7_load_1 = load i8* %sbox_7_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:186]   --->   Operation 141 'load' 'sbox_7_load_1' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sbox_0_addr_1 = getelementptr [32 x i8]* @sbox_0, i64 0, i64 %zext_ln186" [aesl_mux_load.8[32 x i8]P.i8.i64:1->aes.c:186]   --->   Operation 142 'getelementptr' 'sbox_0_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 143 [2/2] (2.66ns)   --->   "%sbox_0_load_1 = load i8* %sbox_0_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:2->aes.c:186]   --->   Operation 143 'load' 'sbox_0_load_1' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sbox_1_addr_1 = getelementptr [32 x i8]* @sbox_1, i64 0, i64 %zext_ln186" [aesl_mux_load.8[32 x i8]P.i8.i64:4->aes.c:186]   --->   Operation 144 'getelementptr' 'sbox_1_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 145 [2/2] (2.66ns)   --->   "%sbox_1_load_1 = load i8* %sbox_1_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:5->aes.c:186]   --->   Operation 145 'load' 'sbox_1_load_1' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sbox_2_addr_1 = getelementptr [32 x i8]* @sbox_2, i64 0, i64 %zext_ln186" [aesl_mux_load.8[32 x i8]P.i8.i64:7->aes.c:186]   --->   Operation 146 'getelementptr' 'sbox_2_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 147 [2/2] (2.66ns)   --->   "%sbox_2_load_1 = load i8* %sbox_2_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:8->aes.c:186]   --->   Operation 147 'load' 'sbox_2_load_1' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sbox_3_addr_1 = getelementptr [32 x i8]* @sbox_3, i64 0, i64 %zext_ln186" [aesl_mux_load.8[32 x i8]P.i8.i64:10->aes.c:186]   --->   Operation 148 'getelementptr' 'sbox_3_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 149 [2/2] (2.66ns)   --->   "%sbox_3_load_1 = load i8* %sbox_3_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:11->aes.c:186]   --->   Operation 149 'load' 'sbox_3_load_1' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sbox_4_addr_1 = getelementptr [32 x i8]* @sbox_4, i64 0, i64 %zext_ln186" [aesl_mux_load.8[32 x i8]P.i8.i64:13->aes.c:186]   --->   Operation 150 'getelementptr' 'sbox_4_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 151 [2/2] (2.66ns)   --->   "%sbox_4_load_1 = load i8* %sbox_4_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:14->aes.c:186]   --->   Operation 151 'load' 'sbox_4_load_1' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%sbox_5_addr_1 = getelementptr [32 x i8]* @sbox_5, i64 0, i64 %zext_ln186" [aesl_mux_load.8[32 x i8]P.i8.i64:16->aes.c:186]   --->   Operation 152 'getelementptr' 'sbox_5_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 153 [2/2] (2.66ns)   --->   "%sbox_5_load_1 = load i8* %sbox_5_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:17->aes.c:186]   --->   Operation 153 'load' 'sbox_5_load_1' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sbox_6_addr_1 = getelementptr [32 x i8]* @sbox_6, i64 0, i64 %zext_ln186" [aesl_mux_load.8[32 x i8]P.i8.i64:19->aes.c:186]   --->   Operation 154 'getelementptr' 'sbox_6_addr_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 155 [2/2] (2.66ns)   --->   "%sbox_6_load_1 = load i8* %sbox_6_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:20->aes.c:186]   --->   Operation 155 'load' 'sbox_6_load_1' <Predicate = (icmp_ln175)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i8 %d_0_0 to i3" [aes.c:187]   --->   Operation 156 'trunc' 'trunc_ln187' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %d_0_0, i32 3, i32 7)" [aes.c:187]   --->   Operation 157 'partselect' 'lshr_ln2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i8 %e_0 to i3" [aes.c:188]   --->   Operation 158 'trunc' 'trunc_ln188' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %e_0, i32 3, i32 7)" [aes.c:188]   --->   Operation 159 'partselect' 'lshr_ln3' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.39ns)   --->   "%add_ln201 = add i8 -16, %s_0_0" [aes.c:201]   --->   Operation 160 'add' 'add_ln201' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%lshr_ln4 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln201, i32 3, i32 7)" [aes.c:201]   --->   Operation 161 'partselect' 'lshr_ln4' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i5 %lshr_ln4 to i64" [aes.c:201]   --->   Operation 162 'zext' 'zext_ln201' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_2 = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 %zext_ln201" [aes.c:201]   --->   Operation 163 'getelementptr' 'RoundKey_0_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 164 [2/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr_2, align 1" [aes.c:201]   --->   Operation 164 'load' 'RoundKey_0_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_3 : Operation 165 [1/1] (1.39ns)   --->   "%add_ln202 = add i8 -15, %s_0_0" [aes.c:202]   --->   Operation 165 'add' 'add_ln202' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%lshr_ln5 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln202, i32 3, i32 7)" [aes.c:202]   --->   Operation 166 'partselect' 'lshr_ln5' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i5 %lshr_ln5 to i64" [aes.c:202]   --->   Operation 167 'zext' 'zext_ln202' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_2 = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 %zext_ln202" [aes.c:202]   --->   Operation 168 'getelementptr' 'RoundKey_1_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 169 [2/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr_2, align 1" [aes.c:202]   --->   Operation 169 'load' 'RoundKey_1_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_3 : Operation 170 [1/1] (1.39ns)   --->   "%add_ln203 = add i8 -14, %s_0_0" [aes.c:203]   --->   Operation 170 'add' 'add_ln203' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%lshr_ln6 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln203, i32 3, i32 7)" [aes.c:203]   --->   Operation 171 'partselect' 'lshr_ln6' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %lshr_ln6 to i64" [aes.c:203]   --->   Operation 172 'zext' 'zext_ln203' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_2 = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 %zext_ln203" [aes.c:203]   --->   Operation 173 'getelementptr' 'RoundKey_2_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 174 [2/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr_2, align 1" [aes.c:203]   --->   Operation 174 'load' 'RoundKey_2_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_3 : Operation 175 [1/1] (1.39ns)   --->   "%add_ln204 = add i8 -13, %s_0_0" [aes.c:204]   --->   Operation 175 'add' 'add_ln204' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%lshr_ln7 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln204, i32 3, i32 7)" [aes.c:204]   --->   Operation 176 'partselect' 'lshr_ln7' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i5 %lshr_ln7 to i64" [aes.c:204]   --->   Operation 177 'zext' 'zext_ln204' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_2 = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 %zext_ln204" [aes.c:204]   --->   Operation 178 'getelementptr' 'RoundKey_3_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 179 [2/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr_2, align 1" [aes.c:204]   --->   Operation 179 'load' 'RoundKey_3_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_3 : Operation 180 [1/1] (1.39ns)   --->   "%add_ln201_1 = add i8 -12, %s_0_0" [aes.c:201]   --->   Operation 180 'add' 'add_ln201_1' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%lshr_ln201_2 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln201_1, i32 3, i32 7)" [aes.c:201]   --->   Operation 181 'partselect' 'lshr_ln201_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i5 %lshr_ln201_2 to i64" [aes.c:201]   --->   Operation 182 'zext' 'zext_ln201_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_2 = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 %zext_ln201_2" [aes.c:201]   --->   Operation 183 'getelementptr' 'RoundKey_4_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 184 [2/2] (1.42ns)   --->   "%RoundKey_4_load = load i8* %RoundKey_4_addr_2, align 1" [aes.c:201]   --->   Operation 184 'load' 'RoundKey_4_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_3 : Operation 185 [1/1] (1.39ns)   --->   "%add_ln202_1 = add i8 -11, %s_0_0" [aes.c:202]   --->   Operation 185 'add' 'add_ln202_1' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%lshr_ln202_1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln202_1, i32 3, i32 7)" [aes.c:202]   --->   Operation 186 'partselect' 'lshr_ln202_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln202_1 = zext i5 %lshr_ln202_1 to i64" [aes.c:202]   --->   Operation 187 'zext' 'zext_ln202_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_2 = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 %zext_ln202_1" [aes.c:202]   --->   Operation 188 'getelementptr' 'RoundKey_5_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 189 [2/2] (1.42ns)   --->   "%RoundKey_5_load = load i8* %RoundKey_5_addr_2, align 1" [aes.c:202]   --->   Operation 189 'load' 'RoundKey_5_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_3 : Operation 190 [1/1] (1.39ns)   --->   "%add_ln203_1 = add i8 -10, %s_0_0" [aes.c:203]   --->   Operation 190 'add' 'add_ln203_1' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%lshr_ln203_1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln203_1, i32 3, i32 7)" [aes.c:203]   --->   Operation 191 'partselect' 'lshr_ln203_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i5 %lshr_ln203_1 to i64" [aes.c:203]   --->   Operation 192 'zext' 'zext_ln203_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_2 = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 %zext_ln203_1" [aes.c:203]   --->   Operation 193 'getelementptr' 'RoundKey_6_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 194 [2/2] (1.42ns)   --->   "%RoundKey_6_load = load i8* %RoundKey_6_addr_2, align 1" [aes.c:203]   --->   Operation 194 'load' 'RoundKey_6_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_3 : Operation 195 [1/1] (1.39ns)   --->   "%add_ln204_1 = add i8 -9, %s_0_0" [aes.c:204]   --->   Operation 195 'add' 'add_ln204_1' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%lshr_ln204_1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln204_1, i32 3, i32 7)" [aes.c:204]   --->   Operation 196 'partselect' 'lshr_ln204_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i5 %lshr_ln204_1 to i64" [aes.c:204]   --->   Operation 197 'zext' 'zext_ln204_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_2 = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 %zext_ln204_1" [aes.c:204]   --->   Operation 198 'getelementptr' 'RoundKey_7_addr_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 199 [2/2] (1.42ns)   --->   "%RoundKey_7_load = load i8* %RoundKey_7_addr_2, align 1" [aes.c:204]   --->   Operation 199 'load' 'RoundKey_7_load' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_3 : Operation 200 [1/1] (1.39ns)   --->   "%add_ln201_2 = add i8 -8, %s_0_0" [aes.c:201]   --->   Operation 200 'add' 'add_ln201_2' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%lshr_ln201_3 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln201_2, i32 3, i32 7)" [aes.c:201]   --->   Operation 201 'partselect' 'lshr_ln201_3' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i5 %lshr_ln201_3 to i64" [aes.c:201]   --->   Operation 202 'zext' 'zext_ln201_3' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_4 = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 %zext_ln201_3" [aes.c:201]   --->   Operation 203 'getelementptr' 'RoundKey_0_addr_4' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 204 [2/2] (1.42ns)   --->   "%RoundKey_0_load_1 = load i8* %RoundKey_0_addr_4, align 1" [aes.c:201]   --->   Operation 204 'load' 'RoundKey_0_load_1' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_3 : Operation 205 [1/1] (1.39ns)   --->   "%add_ln202_2 = add i8 -7, %s_0_0" [aes.c:202]   --->   Operation 205 'add' 'add_ln202_2' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%lshr_ln202_2 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln202_2, i32 3, i32 7)" [aes.c:202]   --->   Operation 206 'partselect' 'lshr_ln202_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln202_2 = zext i5 %lshr_ln202_2 to i64" [aes.c:202]   --->   Operation 207 'zext' 'zext_ln202_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_4 = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 %zext_ln202_2" [aes.c:202]   --->   Operation 208 'getelementptr' 'RoundKey_1_addr_4' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 209 [2/2] (1.42ns)   --->   "%RoundKey_1_load_1 = load i8* %RoundKey_1_addr_4, align 1" [aes.c:202]   --->   Operation 209 'load' 'RoundKey_1_load_1' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_3 : Operation 210 [1/1] (1.39ns)   --->   "%add_ln203_2 = add i8 -6, %s_0_0" [aes.c:203]   --->   Operation 210 'add' 'add_ln203_2' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%lshr_ln203_2 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln203_2, i32 3, i32 7)" [aes.c:203]   --->   Operation 211 'partselect' 'lshr_ln203_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i5 %lshr_ln203_2 to i64" [aes.c:203]   --->   Operation 212 'zext' 'zext_ln203_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_4 = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 %zext_ln203_2" [aes.c:203]   --->   Operation 213 'getelementptr' 'RoundKey_2_addr_4' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 214 [2/2] (1.42ns)   --->   "%RoundKey_2_load_1 = load i8* %RoundKey_2_addr_4, align 1" [aes.c:203]   --->   Operation 214 'load' 'RoundKey_2_load_1' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_3 : Operation 215 [1/1] (1.39ns)   --->   "%add_ln204_2 = add i8 -5, %s_0_0" [aes.c:204]   --->   Operation 215 'add' 'add_ln204_2' <Predicate = (icmp_ln175)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%lshr_ln204_2 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln204_2, i32 3, i32 7)" [aes.c:204]   --->   Operation 216 'partselect' 'lshr_ln204_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i5 %lshr_ln204_2 to i64" [aes.c:204]   --->   Operation 217 'zext' 'zext_ln204_2' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_4 = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 %zext_ln204_2" [aes.c:204]   --->   Operation 218 'getelementptr' 'RoundKey_3_addr_4' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_3 : Operation 219 [2/2] (1.42ns)   --->   "%RoundKey_3_load_1 = load i8* %RoundKey_3_addr_4, align 1" [aes.c:204]   --->   Operation 219 'load' 'RoundKey_3_load_1' <Predicate = (icmp_ln175)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>

State 4 <SV = 3> <Delay = 7.82>
ST_4 : Operation 220 [1/2] (2.66ns)   --->   "%sbox_7_load = load i8* %sbox_7_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:185]   --->   Operation 220 'load' 'sbox_7_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 221 [1/2] (2.66ns)   --->   "%sbox_0_load = load i8* %sbox_0_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:2->aes.c:185]   --->   Operation 221 'load' 'sbox_0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 222 [1/2] (2.66ns)   --->   "%sbox_1_load = load i8* %sbox_1_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:5->aes.c:185]   --->   Operation 222 'load' 'sbox_1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 223 [1/2] (2.66ns)   --->   "%sbox_2_load = load i8* %sbox_2_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:8->aes.c:185]   --->   Operation 223 'load' 'sbox_2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 224 [1/2] (2.66ns)   --->   "%sbox_3_load = load i8* %sbox_3_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:11->aes.c:185]   --->   Operation 224 'load' 'sbox_3_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 225 [1/2] (2.66ns)   --->   "%sbox_4_load = load i8* %sbox_4_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:14->aes.c:185]   --->   Operation 225 'load' 'sbox_4_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 226 [1/2] (2.66ns)   --->   "%sbox_5_load = load i8* %sbox_5_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:17->aes.c:185]   --->   Operation 226 'load' 'sbox_5_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 227 [1/2] (2.66ns)   --->   "%sbox_6_load = load i8* %sbox_6_addr, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:20->aes.c:185]   --->   Operation 227 'load' 'sbox_6_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 228 [1/1] (0.86ns)   --->   "%icmp_ln25 = icmp eq i3 %trunc_ln185, 0" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 228 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.86ns)   --->   "%icmp_ln25_1 = icmp eq i3 %trunc_ln185, 1" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 229 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.86ns)   --->   "%icmp_ln25_2 = icmp eq i3 %trunc_ln185, 2" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 230 'icmp' 'icmp_ln25_2' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.86ns)   --->   "%icmp_ln25_3 = icmp eq i3 %trunc_ln185, 3" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 231 'icmp' 'icmp_ln25_3' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.86ns)   --->   "%icmp_ln25_4 = icmp eq i3 %trunc_ln185, -4" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 232 'icmp' 'icmp_ln25_4' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.86ns)   --->   "%icmp_ln25_5 = icmp eq i3 %trunc_ln185, -3" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 233 'icmp' 'icmp_ln25_5' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.86ns)   --->   "%icmp_ln25_6 = icmp eq i3 %trunc_ln185, -2" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 234 'icmp' 'icmp_ln25_6' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_4)   --->   "%select_ln25 = select i1 %icmp_ln25_6, i8 %sbox_6_load, i8 %sbox_5_load" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 235 'select' 'select_ln25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.61ns)   --->   "%or_ln25 = or i1 %icmp_ln25_6, %icmp_ln25_5" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 236 'or' 'or_ln25' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln25_1 = select i1 %icmp_ln25_4, i8 %sbox_4_load, i8 %sbox_3_load" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 237 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln201_4)   --->   "%or_ln25_1 = or i1 %icmp_ln25_4, %icmp_ln25_3" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 238 'or' 'or_ln25_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_5)   --->   "%select_ln25_2 = select i1 %icmp_ln25_2, i8 %sbox_2_load, i8 %sbox_1_load" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 239 'select' 'select_ln25_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_5)   --->   "%or_ln25_2 = or i1 %icmp_ln25_2, %icmp_ln25_1" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 240 'or' 'or_ln25_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln25_3 = select i1 %icmp_ln25, i8 %sbox_0_load, i8 %sbox_7_load" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 241 'select' 'select_ln25_3' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln25_4 = select i1 %or_ln25, i8 %select_ln25, i8 %select_ln25_1" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 242 'select' 'select_ln25_4' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln201_4)   --->   "%or_ln25_3 = or i1 %or_ln25, %or_ln25_1" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 243 'or' 'or_ln25_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln25_5 = select i1 %or_ln25_2, i8 %select_ln25_2, i8 %select_ln25_3" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 244 'select' 'select_ln25_5' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln201_4)   --->   "%select_ln25_6 = select i1 %or_ln25_3, i8 %select_ln25_4, i8 %select_ln25_5" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185]   --->   Operation 245 'select' 'select_ln25_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 246 [1/2] (2.66ns)   --->   "%Rcon_load = load i8* %Rcon_addr, align 1" [aes.c:185]   --->   Operation 246 'load' 'Rcon_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 247 [1/2] (2.66ns)   --->   "%sbox_7_load_1 = load i8* %sbox_7_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:186]   --->   Operation 247 'load' 'sbox_7_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 248 [1/2] (2.66ns)   --->   "%sbox_0_load_1 = load i8* %sbox_0_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:2->aes.c:186]   --->   Operation 248 'load' 'sbox_0_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 249 [1/2] (2.66ns)   --->   "%sbox_1_load_1 = load i8* %sbox_1_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:5->aes.c:186]   --->   Operation 249 'load' 'sbox_1_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 250 [1/2] (2.66ns)   --->   "%sbox_2_load_1 = load i8* %sbox_2_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:8->aes.c:186]   --->   Operation 250 'load' 'sbox_2_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 251 [1/2] (2.66ns)   --->   "%sbox_3_load_1 = load i8* %sbox_3_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:11->aes.c:186]   --->   Operation 251 'load' 'sbox_3_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 252 [1/2] (2.66ns)   --->   "%sbox_4_load_1 = load i8* %sbox_4_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:14->aes.c:186]   --->   Operation 252 'load' 'sbox_4_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 253 [1/2] (2.66ns)   --->   "%sbox_5_load_1 = load i8* %sbox_5_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:17->aes.c:186]   --->   Operation 253 'load' 'sbox_5_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 254 [1/2] (2.66ns)   --->   "%sbox_6_load_1 = load i8* %sbox_6_addr_1, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:20->aes.c:186]   --->   Operation 254 'load' 'sbox_6_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 255 [1/1] (0.86ns)   --->   "%icmp_ln25_7 = icmp eq i3 %trunc_ln186, 0" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 255 'icmp' 'icmp_ln25_7' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.86ns)   --->   "%icmp_ln25_8 = icmp eq i3 %trunc_ln186, 1" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 256 'icmp' 'icmp_ln25_8' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (0.86ns)   --->   "%icmp_ln25_9 = icmp eq i3 %trunc_ln186, 2" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 257 'icmp' 'icmp_ln25_9' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.86ns)   --->   "%icmp_ln25_10 = icmp eq i3 %trunc_ln186, 3" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 258 'icmp' 'icmp_ln25_10' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.86ns)   --->   "%icmp_ln25_11 = icmp eq i3 %trunc_ln186, -4" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 259 'icmp' 'icmp_ln25_11' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.86ns)   --->   "%icmp_ln25_12 = icmp eq i3 %trunc_ln186, -3" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 260 'icmp' 'icmp_ln25_12' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (0.86ns)   --->   "%icmp_ln25_13 = icmp eq i3 %trunc_ln186, -2" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 261 'icmp' 'icmp_ln25_13' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_11)   --->   "%select_ln25_7 = select i1 %icmp_ln25_13, i8 %sbox_6_load_1, i8 %sbox_5_load_1" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 262 'select' 'select_ln25_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.61ns)   --->   "%or_ln25_4 = or i1 %icmp_ln25_13, %icmp_ln25_12" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 263 'or' 'or_ln25_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln25_8 = select i1 %icmp_ln25_11, i8 %sbox_4_load_1, i8 %sbox_3_load_1" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 264 'select' 'select_ln25_8' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202)   --->   "%or_ln25_5 = or i1 %icmp_ln25_11, %icmp_ln25_10" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 265 'or' 'or_ln25_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_12)   --->   "%select_ln25_9 = select i1 %icmp_ln25_9, i8 %sbox_2_load_1, i8 %sbox_1_load_1" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 266 'select' 'select_ln25_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_12)   --->   "%or_ln25_6 = or i1 %icmp_ln25_9, %icmp_ln25_8" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 267 'or' 'or_ln25_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln25_10 = select i1 %icmp_ln25_7, i8 %sbox_0_load_1, i8 %sbox_7_load_1" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 268 'select' 'select_ln25_10' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln25_11 = select i1 %or_ln25_4, i8 %select_ln25_7, i8 %select_ln25_8" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 269 'select' 'select_ln25_11' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202)   --->   "%or_ln25_7 = or i1 %or_ln25_4, %or_ln25_5" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 270 'or' 'or_ln25_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln25_12 = select i1 %or_ln25_6, i8 %select_ln25_9, i8 %select_ln25_10" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 271 'select' 'select_ln25_12' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202)   --->   "%select_ln25_13 = select i1 %or_ln25_7, i8 %select_ln25_11, i8 %select_ln25_12" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:186]   --->   Operation 272 'select' 'select_ln25_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i5 %lshr_ln2 to i64" [aes.c:187]   --->   Operation 273 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%sbox_7_addr_2 = getelementptr [32 x i8]* @sbox_7, i64 0, i64 %zext_ln187" [aesl_mux_load.8[32 x i8]P.i8.i64:22->aes.c:187]   --->   Operation 274 'getelementptr' 'sbox_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [2/2] (2.66ns)   --->   "%sbox_7_load_2 = load i8* %sbox_7_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:187]   --->   Operation 275 'load' 'sbox_7_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%sbox_0_addr_2 = getelementptr [32 x i8]* @sbox_0, i64 0, i64 %zext_ln187" [aesl_mux_load.8[32 x i8]P.i8.i64:1->aes.c:187]   --->   Operation 276 'getelementptr' 'sbox_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [2/2] (2.66ns)   --->   "%sbox_0_load_2 = load i8* %sbox_0_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:2->aes.c:187]   --->   Operation 277 'load' 'sbox_0_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%sbox_1_addr_2 = getelementptr [32 x i8]* @sbox_1, i64 0, i64 %zext_ln187" [aesl_mux_load.8[32 x i8]P.i8.i64:4->aes.c:187]   --->   Operation 278 'getelementptr' 'sbox_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [2/2] (2.66ns)   --->   "%sbox_1_load_2 = load i8* %sbox_1_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:5->aes.c:187]   --->   Operation 279 'load' 'sbox_1_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%sbox_2_addr_2 = getelementptr [32 x i8]* @sbox_2, i64 0, i64 %zext_ln187" [aesl_mux_load.8[32 x i8]P.i8.i64:7->aes.c:187]   --->   Operation 280 'getelementptr' 'sbox_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [2/2] (2.66ns)   --->   "%sbox_2_load_2 = load i8* %sbox_2_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:8->aes.c:187]   --->   Operation 281 'load' 'sbox_2_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%sbox_3_addr_2 = getelementptr [32 x i8]* @sbox_3, i64 0, i64 %zext_ln187" [aesl_mux_load.8[32 x i8]P.i8.i64:10->aes.c:187]   --->   Operation 282 'getelementptr' 'sbox_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [2/2] (2.66ns)   --->   "%sbox_3_load_2 = load i8* %sbox_3_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:11->aes.c:187]   --->   Operation 283 'load' 'sbox_3_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%sbox_4_addr_2 = getelementptr [32 x i8]* @sbox_4, i64 0, i64 %zext_ln187" [aesl_mux_load.8[32 x i8]P.i8.i64:13->aes.c:187]   --->   Operation 284 'getelementptr' 'sbox_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [2/2] (2.66ns)   --->   "%sbox_4_load_2 = load i8* %sbox_4_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:14->aes.c:187]   --->   Operation 285 'load' 'sbox_4_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%sbox_5_addr_2 = getelementptr [32 x i8]* @sbox_5, i64 0, i64 %zext_ln187" [aesl_mux_load.8[32 x i8]P.i8.i64:16->aes.c:187]   --->   Operation 286 'getelementptr' 'sbox_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [2/2] (2.66ns)   --->   "%sbox_5_load_2 = load i8* %sbox_5_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:17->aes.c:187]   --->   Operation 287 'load' 'sbox_5_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%sbox_6_addr_2 = getelementptr [32 x i8]* @sbox_6, i64 0, i64 %zext_ln187" [aesl_mux_load.8[32 x i8]P.i8.i64:19->aes.c:187]   --->   Operation 288 'getelementptr' 'sbox_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [2/2] (2.66ns)   --->   "%sbox_6_load_2 = load i8* %sbox_6_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:20->aes.c:187]   --->   Operation 289 'load' 'sbox_6_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i5 %lshr_ln3 to i64" [aes.c:188]   --->   Operation 290 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%sbox_7_addr_3 = getelementptr [32 x i8]* @sbox_7, i64 0, i64 %zext_ln188" [aesl_mux_load.8[32 x i8]P.i8.i64:22->aes.c:188]   --->   Operation 291 'getelementptr' 'sbox_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 292 [2/2] (2.66ns)   --->   "%sbox_7_load_3 = load i8* %sbox_7_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:188]   --->   Operation 292 'load' 'sbox_7_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%sbox_0_addr_3 = getelementptr [32 x i8]* @sbox_0, i64 0, i64 %zext_ln188" [aesl_mux_load.8[32 x i8]P.i8.i64:1->aes.c:188]   --->   Operation 293 'getelementptr' 'sbox_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 294 [2/2] (2.66ns)   --->   "%sbox_0_load_3 = load i8* %sbox_0_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:2->aes.c:188]   --->   Operation 294 'load' 'sbox_0_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%sbox_1_addr_3 = getelementptr [32 x i8]* @sbox_1, i64 0, i64 %zext_ln188" [aesl_mux_load.8[32 x i8]P.i8.i64:4->aes.c:188]   --->   Operation 295 'getelementptr' 'sbox_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 296 [2/2] (2.66ns)   --->   "%sbox_1_load_3 = load i8* %sbox_1_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:5->aes.c:188]   --->   Operation 296 'load' 'sbox_1_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%sbox_2_addr_3 = getelementptr [32 x i8]* @sbox_2, i64 0, i64 %zext_ln188" [aesl_mux_load.8[32 x i8]P.i8.i64:7->aes.c:188]   --->   Operation 297 'getelementptr' 'sbox_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [2/2] (2.66ns)   --->   "%sbox_2_load_3 = load i8* %sbox_2_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:8->aes.c:188]   --->   Operation 298 'load' 'sbox_2_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%sbox_3_addr_3 = getelementptr [32 x i8]* @sbox_3, i64 0, i64 %zext_ln188" [aesl_mux_load.8[32 x i8]P.i8.i64:10->aes.c:188]   --->   Operation 299 'getelementptr' 'sbox_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [2/2] (2.66ns)   --->   "%sbox_3_load_3 = load i8* %sbox_3_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:11->aes.c:188]   --->   Operation 300 'load' 'sbox_3_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%sbox_4_addr_3 = getelementptr [32 x i8]* @sbox_4, i64 0, i64 %zext_ln188" [aesl_mux_load.8[32 x i8]P.i8.i64:13->aes.c:188]   --->   Operation 301 'getelementptr' 'sbox_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [2/2] (2.66ns)   --->   "%sbox_4_load_3 = load i8* %sbox_4_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:14->aes.c:188]   --->   Operation 302 'load' 'sbox_4_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%sbox_5_addr_3 = getelementptr [32 x i8]* @sbox_5, i64 0, i64 %zext_ln188" [aesl_mux_load.8[32 x i8]P.i8.i64:16->aes.c:188]   --->   Operation 303 'getelementptr' 'sbox_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 304 [2/2] (2.66ns)   --->   "%sbox_5_load_3 = load i8* %sbox_5_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:17->aes.c:188]   --->   Operation 304 'load' 'sbox_5_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%sbox_6_addr_3 = getelementptr [32 x i8]* @sbox_6, i64 0, i64 %zext_ln188" [aesl_mux_load.8[32 x i8]P.i8.i64:19->aes.c:188]   --->   Operation 305 'getelementptr' 'sbox_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 306 [2/2] (2.66ns)   --->   "%sbox_6_load_3 = load i8* %sbox_6_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:20->aes.c:188]   --->   Operation 306 'load' 'sbox_6_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 307 [1/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr_2, align 1" [aes.c:201]   --->   Operation 307 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 308 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln201_4 = xor i8 %RoundKey_0_load, %select_ln25_6" [aes.c:201]   --->   Operation 308 'xor' 'xor_ln201_4' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln201 = xor i8 %xor_ln201_4, %Rcon_load" [aes.c:201]   --->   Operation 309 'xor' 'xor_ln201' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%lshr_ln201_1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %s_0_0, i32 3, i32 7)" [aes.c:201]   --->   Operation 310 'partselect' 'lshr_ln201_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i5 %lshr_ln201_1 to i64" [aes.c:201]   --->   Operation 311 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_3 = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 %zext_ln201_1" [aes.c:201]   --->   Operation 312 'getelementptr' 'RoundKey_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (1.42ns)   --->   "store i8 %xor_ln201, i8* %RoundKey_0_addr_3, align 1" [aes.c:201]   --->   Operation 313 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 314 [1/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr_2, align 1" [aes.c:202]   --->   Operation 314 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 315 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln202 = xor i8 %RoundKey_1_load, %select_ln25_13" [aes.c:202]   --->   Operation 315 'xor' 'xor_ln202' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_3 = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 %zext_ln201_1" [aes.c:202]   --->   Operation 316 'getelementptr' 'RoundKey_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (1.42ns)   --->   "store i8 %xor_ln202, i8* %RoundKey_1_addr_3, align 1" [aes.c:202]   --->   Operation 317 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 318 [1/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr_2, align 1" [aes.c:203]   --->   Operation 318 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 319 [1/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr_2, align 1" [aes.c:204]   --->   Operation 319 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 320 [1/2] (1.42ns)   --->   "%RoundKey_4_load = load i8* %RoundKey_4_addr_2, align 1" [aes.c:201]   --->   Operation 320 'load' 'RoundKey_4_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 321 [1/1] (0.66ns)   --->   "%xor_ln201_1 = xor i8 %RoundKey_4_load, %xor_ln201" [aes.c:201]   --->   Operation 321 'xor' 'xor_ln201_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_3 = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 %zext_ln201_1" [aes.c:201]   --->   Operation 322 'getelementptr' 'RoundKey_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (1.42ns)   --->   "store i8 %xor_ln201_1, i8* %RoundKey_4_addr_3, align 1" [aes.c:201]   --->   Operation 323 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 324 [1/2] (1.42ns)   --->   "%RoundKey_5_load = load i8* %RoundKey_5_addr_2, align 1" [aes.c:202]   --->   Operation 324 'load' 'RoundKey_5_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 325 [1/1] (0.66ns)   --->   "%xor_ln202_1 = xor i8 %RoundKey_5_load, %xor_ln202" [aes.c:202]   --->   Operation 325 'xor' 'xor_ln202_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_3 = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 %zext_ln201_1" [aes.c:202]   --->   Operation 326 'getelementptr' 'RoundKey_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (1.42ns)   --->   "store i8 %xor_ln202_1, i8* %RoundKey_5_addr_3, align 1" [aes.c:202]   --->   Operation 327 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 328 [1/2] (1.42ns)   --->   "%RoundKey_6_load = load i8* %RoundKey_6_addr_2, align 1" [aes.c:203]   --->   Operation 328 'load' 'RoundKey_6_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 329 [1/2] (1.42ns)   --->   "%RoundKey_7_load = load i8* %RoundKey_7_addr_2, align 1" [aes.c:204]   --->   Operation 329 'load' 'RoundKey_7_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 330 [1/2] (1.42ns)   --->   "%RoundKey_0_load_1 = load i8* %RoundKey_0_addr_4, align 1" [aes.c:201]   --->   Operation 330 'load' 'RoundKey_0_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 331 [1/1] (0.66ns)   --->   "%xor_ln201_2 = xor i8 %RoundKey_0_load_1, %xor_ln201_1" [aes.c:201]   --->   Operation 331 'xor' 'xor_ln201_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%or_ln201 = or i5 %lshr_ln201_1, 1" [aes.c:201]   --->   Operation 332 'or' 'or_ln201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln201_4 = zext i5 %or_ln201 to i64" [aes.c:201]   --->   Operation 333 'zext' 'zext_ln201_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_5 = getelementptr [30 x i8]* %RoundKey_0, i64 0, i64 %zext_ln201_4" [aes.c:201]   --->   Operation 334 'getelementptr' 'RoundKey_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (1.42ns)   --->   "store i8 %xor_ln201_2, i8* %RoundKey_0_addr_5, align 1" [aes.c:201]   --->   Operation 335 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 336 [1/2] (1.42ns)   --->   "%RoundKey_1_load_1 = load i8* %RoundKey_1_addr_4, align 1" [aes.c:202]   --->   Operation 336 'load' 'RoundKey_1_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 337 [1/1] (0.66ns)   --->   "%xor_ln202_2 = xor i8 %RoundKey_1_load_1, %xor_ln202_1" [aes.c:202]   --->   Operation 337 'xor' 'xor_ln202_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_5 = getelementptr [30 x i8]* %RoundKey_1, i64 0, i64 %zext_ln201_4" [aes.c:202]   --->   Operation 338 'getelementptr' 'RoundKey_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (1.42ns)   --->   "store i8 %xor_ln202_2, i8* %RoundKey_1_addr_5, align 1" [aes.c:202]   --->   Operation 339 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 340 [1/2] (1.42ns)   --->   "%RoundKey_2_load_1 = load i8* %RoundKey_2_addr_4, align 1" [aes.c:203]   --->   Operation 340 'load' 'RoundKey_2_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 341 [1/2] (1.42ns)   --->   "%RoundKey_3_load_1 = load i8* %RoundKey_3_addr_4, align 1" [aes.c:204]   --->   Operation 341 'load' 'RoundKey_3_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 342 [1/1] (1.39ns)   --->   "%add_ln201_3 = add i8 -4, %s_0_0" [aes.c:201]   --->   Operation 342 'add' 'add_ln201_3' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%lshr_ln201_4 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln201_3, i32 3, i32 7)" [aes.c:201]   --->   Operation 343 'partselect' 'lshr_ln201_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln201_5 = zext i5 %lshr_ln201_4 to i64" [aes.c:201]   --->   Operation 344 'zext' 'zext_ln201_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_4 = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 %zext_ln201_5" [aes.c:201]   --->   Operation 345 'getelementptr' 'RoundKey_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 346 [2/2] (1.42ns)   --->   "%RoundKey_4_load_1 = load i8* %RoundKey_4_addr_4, align 1" [aes.c:201]   --->   Operation 346 'load' 'RoundKey_4_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 347 [1/1] (1.39ns)   --->   "%add_ln202_3 = add i8 -3, %s_0_0" [aes.c:202]   --->   Operation 347 'add' 'add_ln202_3' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%lshr_ln202_3 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln202_3, i32 3, i32 7)" [aes.c:202]   --->   Operation 348 'partselect' 'lshr_ln202_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln202_3 = zext i5 %lshr_ln202_3 to i64" [aes.c:202]   --->   Operation 349 'zext' 'zext_ln202_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_4 = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 %zext_ln202_3" [aes.c:202]   --->   Operation 350 'getelementptr' 'RoundKey_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [2/2] (1.42ns)   --->   "%RoundKey_5_load_1 = load i8* %RoundKey_5_addr_4, align 1" [aes.c:202]   --->   Operation 351 'load' 'RoundKey_5_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 352 [1/1] (1.39ns)   --->   "%add_ln203_3 = add i8 -2, %s_0_0" [aes.c:203]   --->   Operation 352 'add' 'add_ln203_3' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%lshr_ln203_3 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln203_3, i32 3, i32 7)" [aes.c:203]   --->   Operation 353 'partselect' 'lshr_ln203_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i5 %lshr_ln203_3 to i64" [aes.c:203]   --->   Operation 354 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_4 = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 %zext_ln203_3" [aes.c:203]   --->   Operation 355 'getelementptr' 'RoundKey_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [2/2] (1.42ns)   --->   "%RoundKey_6_load_1 = load i8* %RoundKey_6_addr_4, align 1" [aes.c:203]   --->   Operation 356 'load' 'RoundKey_6_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 357 [1/1] (1.39ns)   --->   "%add_ln204_3 = add i8 -1, %s_0_0" [aes.c:204]   --->   Operation 357 'add' 'add_ln204_3' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%lshr_ln204_3 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %add_ln204_3, i32 3, i32 7)" [aes.c:204]   --->   Operation 358 'partselect' 'lshr_ln204_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln204_3 = zext i5 %lshr_ln204_3 to i64" [aes.c:204]   --->   Operation 359 'zext' 'zext_ln204_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_4 = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 %zext_ln204_3" [aes.c:204]   --->   Operation 360 'getelementptr' 'RoundKey_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [2/2] (1.42ns)   --->   "%RoundKey_7_load_1 = load i8* %RoundKey_7_addr_4, align 1" [aes.c:204]   --->   Operation 361 'load' 'RoundKey_7_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_4 : Operation 362 [1/1] (1.39ns)   --->   "%add_ln175 = add i8 16, %s_0_0" [aes.c:175]   --->   Operation 362 'add' 'add_ln175' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.82>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [aes.c:176]   --->   Operation 363 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [aes.c:177]   --->   Operation 364 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 365 [1/2] (2.66ns)   --->   "%sbox_7_load_2 = load i8* %sbox_7_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:187]   --->   Operation 365 'load' 'sbox_7_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 366 [1/2] (2.66ns)   --->   "%sbox_0_load_2 = load i8* %sbox_0_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:2->aes.c:187]   --->   Operation 366 'load' 'sbox_0_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 367 [1/2] (2.66ns)   --->   "%sbox_1_load_2 = load i8* %sbox_1_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:5->aes.c:187]   --->   Operation 367 'load' 'sbox_1_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 368 [1/2] (2.66ns)   --->   "%sbox_2_load_2 = load i8* %sbox_2_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:8->aes.c:187]   --->   Operation 368 'load' 'sbox_2_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 369 [1/2] (2.66ns)   --->   "%sbox_3_load_2 = load i8* %sbox_3_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:11->aes.c:187]   --->   Operation 369 'load' 'sbox_3_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 370 [1/2] (2.66ns)   --->   "%sbox_4_load_2 = load i8* %sbox_4_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:14->aes.c:187]   --->   Operation 370 'load' 'sbox_4_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 371 [1/2] (2.66ns)   --->   "%sbox_5_load_2 = load i8* %sbox_5_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:17->aes.c:187]   --->   Operation 371 'load' 'sbox_5_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 372 [1/2] (2.66ns)   --->   "%sbox_6_load_2 = load i8* %sbox_6_addr_2, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:20->aes.c:187]   --->   Operation 372 'load' 'sbox_6_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 373 [1/1] (0.86ns)   --->   "%icmp_ln25_14 = icmp eq i3 %trunc_ln187, 0" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 373 'icmp' 'icmp_ln25_14' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 374 [1/1] (0.86ns)   --->   "%icmp_ln25_15 = icmp eq i3 %trunc_ln187, 1" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 374 'icmp' 'icmp_ln25_15' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 375 [1/1] (0.86ns)   --->   "%icmp_ln25_16 = icmp eq i3 %trunc_ln187, 2" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 375 'icmp' 'icmp_ln25_16' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/1] (0.86ns)   --->   "%icmp_ln25_17 = icmp eq i3 %trunc_ln187, 3" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 376 'icmp' 'icmp_ln25_17' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 377 [1/1] (0.86ns)   --->   "%icmp_ln25_18 = icmp eq i3 %trunc_ln187, -4" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 377 'icmp' 'icmp_ln25_18' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 378 [1/1] (0.86ns)   --->   "%icmp_ln25_19 = icmp eq i3 %trunc_ln187, -3" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 378 'icmp' 'icmp_ln25_19' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 379 [1/1] (0.86ns)   --->   "%icmp_ln25_20 = icmp eq i3 %trunc_ln187, -2" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 379 'icmp' 'icmp_ln25_20' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_18)   --->   "%select_ln25_14 = select i1 %icmp_ln25_20, i8 %sbox_6_load_2, i8 %sbox_5_load_2" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 380 'select' 'select_ln25_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 381 [1/1] (0.61ns)   --->   "%or_ln25_8 = or i1 %icmp_ln25_20, %icmp_ln25_19" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 381 'or' 'or_ln25_8' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln25_15 = select i1 %icmp_ln25_18, i8 %sbox_4_load_2, i8 %sbox_3_load_2" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 382 'select' 'select_ln25_15' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203)   --->   "%or_ln25_9 = or i1 %icmp_ln25_18, %icmp_ln25_17" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 383 'or' 'or_ln25_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_19)   --->   "%select_ln25_16 = select i1 %icmp_ln25_16, i8 %sbox_2_load_2, i8 %sbox_1_load_2" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 384 'select' 'select_ln25_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_19)   --->   "%or_ln25_10 = or i1 %icmp_ln25_16, %icmp_ln25_15" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 385 'or' 'or_ln25_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 386 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln25_17 = select i1 %icmp_ln25_14, i8 %sbox_0_load_2, i8 %sbox_7_load_2" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 386 'select' 'select_ln25_17' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 387 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln25_18 = select i1 %or_ln25_8, i8 %select_ln25_14, i8 %select_ln25_15" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 387 'select' 'select_ln25_18' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203)   --->   "%or_ln25_11 = or i1 %or_ln25_8, %or_ln25_9" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 388 'or' 'or_ln25_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 389 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln25_19 = select i1 %or_ln25_10, i8 %select_ln25_16, i8 %select_ln25_17" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 389 'select' 'select_ln25_19' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203)   --->   "%select_ln25_20 = select i1 %or_ln25_11, i8 %select_ln25_18, i8 %select_ln25_19" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187]   --->   Operation 390 'select' 'select_ln25_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 391 [1/2] (2.66ns)   --->   "%sbox_7_load_3 = load i8* %sbox_7_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:188]   --->   Operation 391 'load' 'sbox_7_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 392 [1/2] (2.66ns)   --->   "%sbox_0_load_3 = load i8* %sbox_0_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:2->aes.c:188]   --->   Operation 392 'load' 'sbox_0_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 393 [1/2] (2.66ns)   --->   "%sbox_1_load_3 = load i8* %sbox_1_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:5->aes.c:188]   --->   Operation 393 'load' 'sbox_1_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 394 [1/2] (2.66ns)   --->   "%sbox_2_load_3 = load i8* %sbox_2_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:8->aes.c:188]   --->   Operation 394 'load' 'sbox_2_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 395 [1/2] (2.66ns)   --->   "%sbox_3_load_3 = load i8* %sbox_3_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:11->aes.c:188]   --->   Operation 395 'load' 'sbox_3_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 396 [1/2] (2.66ns)   --->   "%sbox_4_load_3 = load i8* %sbox_4_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:14->aes.c:188]   --->   Operation 396 'load' 'sbox_4_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 397 [1/2] (2.66ns)   --->   "%sbox_5_load_3 = load i8* %sbox_5_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:17->aes.c:188]   --->   Operation 397 'load' 'sbox_5_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 398 [1/2] (2.66ns)   --->   "%sbox_6_load_3 = load i8* %sbox_6_addr_3, align 1" [aesl_mux_load.8[32 x i8]P.i8.i64:20->aes.c:188]   --->   Operation 398 'load' 'sbox_6_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 399 [1/1] (0.86ns)   --->   "%icmp_ln25_21 = icmp eq i3 %trunc_ln188, 0" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 399 'icmp' 'icmp_ln25_21' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (0.86ns)   --->   "%icmp_ln25_22 = icmp eq i3 %trunc_ln188, 1" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 400 'icmp' 'icmp_ln25_22' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 401 [1/1] (0.86ns)   --->   "%icmp_ln25_23 = icmp eq i3 %trunc_ln188, 2" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 401 'icmp' 'icmp_ln25_23' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 402 [1/1] (0.86ns)   --->   "%icmp_ln25_24 = icmp eq i3 %trunc_ln188, 3" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 402 'icmp' 'icmp_ln25_24' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 403 [1/1] (0.86ns)   --->   "%icmp_ln25_25 = icmp eq i3 %trunc_ln188, -4" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 403 'icmp' 'icmp_ln25_25' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (0.86ns)   --->   "%icmp_ln25_26 = icmp eq i3 %trunc_ln188, -3" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 404 'icmp' 'icmp_ln25_26' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (0.86ns)   --->   "%icmp_ln25_27 = icmp eq i3 %trunc_ln188, -2" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 405 'icmp' 'icmp_ln25_27' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_25)   --->   "%select_ln25_21 = select i1 %icmp_ln25_27, i8 %sbox_6_load_3, i8 %sbox_5_load_3" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 406 'select' 'select_ln25_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 407 [1/1] (0.61ns)   --->   "%or_ln25_12 = or i1 %icmp_ln25_27, %icmp_ln25_26" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 407 'or' 'or_ln25_12' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 408 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln25_22 = select i1 %icmp_ln25_25, i8 %sbox_4_load_3, i8 %sbox_3_load_3" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 408 'select' 'select_ln25_22' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln204)   --->   "%or_ln25_13 = or i1 %icmp_ln25_25, %icmp_ln25_24" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 409 'or' 'or_ln25_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_26)   --->   "%select_ln25_23 = select i1 %icmp_ln25_23, i8 %sbox_2_load_3, i8 %sbox_1_load_3" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 410 'select' 'select_ln25_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_26)   --->   "%or_ln25_14 = or i1 %icmp_ln25_23, %icmp_ln25_22" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 411 'or' 'or_ln25_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 412 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln25_24 = select i1 %icmp_ln25_21, i8 %sbox_0_load_3, i8 %sbox_7_load_3" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 412 'select' 'select_ln25_24' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 413 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln25_25 = select i1 %or_ln25_12, i8 %select_ln25_21, i8 %select_ln25_22" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 413 'select' 'select_ln25_25' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node xor_ln204)   --->   "%or_ln25_15 = or i1 %or_ln25_12, %or_ln25_13" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 414 'or' 'or_ln25_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 415 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln25_26 = select i1 %or_ln25_14, i8 %select_ln25_23, i8 %select_ln25_24" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 415 'select' 'select_ln25_26' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln204)   --->   "%select_ln25_27 = select i1 %or_ln25_15, i8 %select_ln25_25, i8 %select_ln25_26" [aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188]   --->   Operation 416 'select' 'select_ln25_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln203 = xor i8 %RoundKey_2_load, %select_ln25_20" [aes.c:203]   --->   Operation 417 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_3 = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 %zext_ln201_1" [aes.c:203]   --->   Operation 418 'getelementptr' 'RoundKey_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (1.42ns)   --->   "store i8 %xor_ln203, i8* %RoundKey_2_addr_3, align 1" [aes.c:203]   --->   Operation 419 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 420 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln204 = xor i8 %RoundKey_3_load, %select_ln25_27" [aes.c:204]   --->   Operation 420 'xor' 'xor_ln204' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_3 = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 %zext_ln201_1" [aes.c:204]   --->   Operation 421 'getelementptr' 'RoundKey_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (1.42ns)   --->   "store i8 %xor_ln204, i8* %RoundKey_3_addr_3, align 1" [aes.c:204]   --->   Operation 422 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp) nounwind" [aes.c:205]   --->   Operation 423 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.66ns)   --->   "%xor_ln203_1 = xor i8 %RoundKey_6_load, %xor_ln203" [aes.c:203]   --->   Operation 424 'xor' 'xor_ln203_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_3 = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 %zext_ln201_1" [aes.c:203]   --->   Operation 425 'getelementptr' 'RoundKey_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (1.42ns)   --->   "store i8 %xor_ln203_1, i8* %RoundKey_6_addr_3, align 1" [aes.c:203]   --->   Operation 426 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 427 [1/1] (0.66ns)   --->   "%xor_ln204_1 = xor i8 %RoundKey_7_load, %xor_ln204" [aes.c:204]   --->   Operation 427 'xor' 'xor_ln204_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_3 = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 %zext_ln201_1" [aes.c:204]   --->   Operation 428 'getelementptr' 'RoundKey_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (1.42ns)   --->   "store i8 %xor_ln204_1, i8* %RoundKey_7_addr_3, align 1" [aes.c:204]   --->   Operation 429 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 430 [1/1] (0.66ns)   --->   "%xor_ln203_2 = xor i8 %RoundKey_2_load_1, %xor_ln203_1" [aes.c:203]   --->   Operation 430 'xor' 'xor_ln203_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_5 = getelementptr [30 x i8]* %RoundKey_2, i64 0, i64 %zext_ln201_4" [aes.c:203]   --->   Operation 431 'getelementptr' 'RoundKey_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (1.42ns)   --->   "store i8 %xor_ln203_2, i8* %RoundKey_2_addr_5, align 1" [aes.c:203]   --->   Operation 432 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 433 [1/1] (0.66ns)   --->   "%xor_ln204_2 = xor i8 %RoundKey_3_load_1, %xor_ln204_1" [aes.c:204]   --->   Operation 433 'xor' 'xor_ln204_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_5 = getelementptr [30 x i8]* %RoundKey_3, i64 0, i64 %zext_ln201_4" [aes.c:204]   --->   Operation 434 'getelementptr' 'RoundKey_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (1.42ns)   --->   "store i8 %xor_ln204_2, i8* %RoundKey_3_addr_5, align 1" [aes.c:204]   --->   Operation 435 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 436 [1/2] (1.42ns)   --->   "%RoundKey_4_load_1 = load i8* %RoundKey_4_addr_4, align 1" [aes.c:201]   --->   Operation 436 'load' 'RoundKey_4_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 437 [1/1] (0.66ns)   --->   "%xor_ln201_3 = xor i8 %RoundKey_4_load_1, %xor_ln201_2" [aes.c:201]   --->   Operation 437 'xor' 'xor_ln201_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_5 = getelementptr [30 x i8]* %RoundKey_4, i64 0, i64 %zext_ln201_4" [aes.c:201]   --->   Operation 438 'getelementptr' 'RoundKey_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (1.42ns)   --->   "store i8 %xor_ln201_3, i8* %RoundKey_4_addr_5, align 1" [aes.c:201]   --->   Operation 439 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 440 [1/2] (1.42ns)   --->   "%RoundKey_5_load_1 = load i8* %RoundKey_5_addr_4, align 1" [aes.c:202]   --->   Operation 440 'load' 'RoundKey_5_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 441 [1/1] (0.66ns)   --->   "%xor_ln202_3 = xor i8 %RoundKey_5_load_1, %xor_ln202_2" [aes.c:202]   --->   Operation 441 'xor' 'xor_ln202_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_5 = getelementptr [30 x i8]* %RoundKey_5, i64 0, i64 %zext_ln201_4" [aes.c:202]   --->   Operation 442 'getelementptr' 'RoundKey_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (1.42ns)   --->   "store i8 %xor_ln202_3, i8* %RoundKey_5_addr_5, align 1" [aes.c:202]   --->   Operation 443 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 444 [1/2] (1.42ns)   --->   "%RoundKey_6_load_1 = load i8* %RoundKey_6_addr_4, align 1" [aes.c:203]   --->   Operation 444 'load' 'RoundKey_6_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 445 [1/1] (0.66ns)   --->   "%xor_ln203_3 = xor i8 %RoundKey_6_load_1, %xor_ln203_2" [aes.c:203]   --->   Operation 445 'xor' 'xor_ln203_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_5 = getelementptr [30 x i8]* %RoundKey_6, i64 0, i64 %zext_ln201_4" [aes.c:203]   --->   Operation 446 'getelementptr' 'RoundKey_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (1.42ns)   --->   "store i8 %xor_ln203_3, i8* %RoundKey_6_addr_5, align 1" [aes.c:203]   --->   Operation 447 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 448 [1/2] (1.42ns)   --->   "%RoundKey_7_load_1 = load i8* %RoundKey_7_addr_4, align 1" [aes.c:204]   --->   Operation 448 'load' 'RoundKey_7_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 449 [1/1] (0.66ns)   --->   "%xor_ln204_3 = xor i8 %RoundKey_7_load_1, %xor_ln204_2" [aes.c:204]   --->   Operation 449 'xor' 'xor_ln204_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_5 = getelementptr [30 x i8]* %RoundKey_7, i64 0, i64 %zext_ln201_4" [aes.c:204]   --->   Operation 450 'getelementptr' 'RoundKey_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (1.42ns)   --->   "store i8 %xor_ln204_3, i8* %RoundKey_7_addr_5, align 1" [aes.c:204]   --->   Operation 451 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 30> <RAM>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "br label %1" [aes.c:175]   --->   Operation 452 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "ret void" [aes.c:206]   --->   Operation 453 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('Key_0_addr', aes.c:167) [53]  (0 ns)
	'load' operation ('Key_0_load', aes.c:167) on array 'Key_0' [54]  (1.43 ns)

 <State 2>: 2.85ns
The critical path consists of the following:
	'load' operation ('Key_0_load', aes.c:167) on array 'Key_0' [54]  (1.43 ns)
	'store' operation ('store_ln167', aes.c:167) of variable 'Key_0_load', aes.c:167 on array 'RoundKey_0' [56]  (1.43 ns)

 <State 3>: 2.82ns
The critical path consists of the following:
	'phi' operation ('s_0_0', aes.c:175) with incoming values : ('add_ln175', aes.c:175) [123]  (0 ns)
	'add' operation ('add_ln201', aes.c:201) [282]  (1.39 ns)
	'getelementptr' operation ('RoundKey_0_addr_2', aes.c:201) [285]  (0 ns)
	'load' operation ('RoundKey_0_load', aes.c:201) on array 'RoundKey_0' [286]  (1.43 ns)

 <State 4>: 7.82ns
The critical path consists of the following:
	'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:185) on array 'sbox_7' [134]  (2.66 ns)
	'select' operation ('select_ln25_3', aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185) [162]  (0.475 ns)
	'select' operation ('select_ln25_5', aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185) [165]  (0.616 ns)
	'select' operation ('select_ln25_6', aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:185) [166]  (0 ns)
	'xor' operation ('xor_ln201_4', aes.c:201) [287]  (0.66 ns)
	'xor' operation ('xor_ln201', aes.c:201) [288]  (0.66 ns)
	'xor' operation ('xor_ln201_1', aes.c:201) [323]  (0.66 ns)
	'xor' operation ('xor_ln201_2', aes.c:201) [355]  (0.66 ns)
	'store' operation ('store_ln201', aes.c:201) of variable 'xor_ln201_2', aes.c:201 on array 'RoundKey_0' [359]  (1.43 ns)

 <State 5>: 7.82ns
The critical path consists of the following:
	'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:187) on array 'sbox_7' [212]  (2.66 ns)
	'select' operation ('select_ln25_17', aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187) [240]  (0.475 ns)
	'select' operation ('select_ln25_19', aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187) [243]  (0.616 ns)
	'select' operation ('select_ln25_20', aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187) [244]  (0 ns)
	'xor' operation ('xor_ln203', aes.c:203) [306]  (0.66 ns)
	'xor' operation ('xor_ln203_1', aes.c:203) [339]  (0.66 ns)
	'xor' operation ('xor_ln203_2', aes.c:203) [373]  (0.66 ns)
	'xor' operation ('xor_ln203_3', aes.c:203) [405]  (0.66 ns)
	'store' operation ('store_ln203', aes.c:203) of variable 'xor_ln203_3', aes.c:203 on array 'RoundKey_6' [407]  (1.43 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
