# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CPU.srcs/sources_1/ip/clk_wiz_1" \
"../../../../CPU.ip_user_files/bd/MCU_mem/ip/MCU_mem_dist_mem_gen_0_1/sim/MCU_mem_dist_mem_gen_0_1.v" \
"../../../../CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" \
"../../../../CPU.ip_user_files/bd/ram/ip/ram_dist_mem_gen_1_0/sim/ram_dist_mem_gen_1_0.v" \
"../../../../CPU.srcs/sources_1/new/top_design.v" \
"../../../../CPU.ip_user_files/bd/MCU_mem/sim/MCU_mem.v" \
"../../../../CPU.ip_user_files/bd/Multiply/sim/Multiply.v" \
"../../../../CPU.ip_user_files/bd/ram/sim/ram.v" \
"../../../../CPU.srcs/sources_1/new/ALU.v" \
"../../../../CPU.srcs/sources_1/new/ALU_flag_generator.v" \
"../../../../CPU.srcs/sources_1/new/CPU.v" \
"../../../../CPU.srcs/sources_1/new/MCU.v" \
"../../../../CPU.srcs/sources_1/bd/MCU_mem/hdl/MCU_mem_wrapper.v" \
"../../../../CPU.srcs/sources_1/bd/Multiply/hdl/Multiply_wrapper.v" \
"../../../../CPU.srcs/sources_1/bd/ram/hdl/ram_wrapper.v" \
"../../../../CPU.srcs/sim_1/new/Test_top.v" \
"../../../../CPU.srcs/sim_1/new/mutiply_Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
