// Seed: 140595313
module module_0 (
    input wor id_0,
    output supply0 id_1,
    id_16,
    output supply1 id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    output uwire id_6,
    input uwire id_7,
    input wand id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply1 id_11,
    input tri id_12,
    input wor id_13,
    output tri1 id_14
);
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input tri id_2,
    input supply1 id_3,
    output uwire id_4,
    output tri id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wand id_8,
    output wor id_9,
    inout tri1 id_10,
    output tri0 id_11,
    input wor id_12,
    inout uwire id_13,
    input wand id_14,
    input tri1 id_15,
    input tri0 id_16,
    output wor id_17,
    input tri1 id_18,
    input tri0 id_19,
    input wire id_20
);
  id_22(
      -1
  );
  logic [7:0][-1] id_23;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_13,
      id_10,
      id_3,
      id_0,
      id_13,
      id_19,
      id_19,
      id_20,
      id_11,
      id_1,
      id_18,
      id_14,
      id_7
  );
  assign modCall_1.type_4 = 0;
  wire id_24;
  assign id_23[1] = -1;
  tri0 id_25, id_26 = 1;
endmodule
