# Computer_Architecture_Projects  RISC-V

This repository contains RISC-V processor Computer Assignment of Computer Architecture course @ ECE, University of Tehran,spring 2023.

RISC-V single-cycle,multi-cycle and pipeline Verilog Description implementation.

RISC-V is an open standard instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles.
