T4134 55675:543.552   SEGGER J-Link V8.12a Log File
T4134 55675:543.552   DLL Compiled: Jan  9 2025 14:34:24
T4134 55675:543.552   Logging started @ 2025-02-14 18:50
T4134 55675:543.552   Process: C:\Program Files (x86)\Atmel\Studio\7.0\atbackend\atbackend.exe
T4134 55675:543.552 - 133.240ms 
T4134 55675:559.936 JLINK_ExecCommand("Device = AT91SAM4S8B", ...). 
T4134 55675:559.936   Device "ATSAM4S8BA" selected.
T4134 55675:559.936 - 1.316ms returns 0x00
T4134 55675:559.936 JLINK_TIF_Select(JLINKARM_TIF_SWD)
T4134 55675:564.032 - 3.572ms returns 0x00
T4134 55675:564.032 JLINK_SetSpeed(4000)
T4134 55675:564.032 - 0.797ms 
T4134 55675:564.032 JLINK_ResetPullsRESET(OFF)
T4134 55675:564.032 - 0.031ms 
T4134 55675:564.032 JLINK_Connect()
T4134 55675:572.224   Found SW-DP with ID 0x2BA01477
T4134 55675:576.320   DPIDR: 0x2BA01477
T4134 55675:576.320   CoreSight SoC-400 or earlier
T4134 55675:576.320   Scanning AP map to find all available APs
T4134 55675:576.320   AP[1]: Stopped AP scan as end of AP map has been reached
T4134 55675:576.320   AP[0]: AHB-AP (IDR: 0x24770011, ADDR: 0x00000000)
T4134 55675:576.320   Iterating through AP map to find AHB-AP to use
T4134 55675:576.320   AP[0]: Core found
T4134 55675:576.320   AP[0]: AHB-AP ROM base: 0xE00FF000
T4134 55675:584.512   CPUID register: 0x410FC241. Implementer code: 0x41 (ARM)
T4134 55675:584.512   Found Cortex-M4 r0p1, Little endian.
T4134 55675:584.512   -- Max. mem block: 0x000013E0
T4134 55675:584.512   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T4134 55675:584.512   CPU_WriteMem(4 bytes @ 0xE000EDF0)
T4134 55675:592.704   CPU_ReadMem(4 bytes @ 0xE0002000)
T4134 55675:592.704   FPUnit: 6 code (BP) slots and 2 literal slots
T4134 55675:592.704   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T4134 55675:592.704   CPU_WriteMem(4 bytes @ 0xE000EDFC)
T4134 55675:592.704   CPU_ReadMem(4 bytes @ 0xE0001000)
T4134 55675:592.704   CPU_WriteMem(4 bytes @ 0xE0001000)
T4134 55675:592.704   CPU_ReadMem(4 bytes @ 0xE000ED88)
T4134 55675:596.800   CPU_WriteMem(4 bytes @ 0xE000ED88)
T4134 55675:596.800   CPU_ReadMem(4 bytes @ 0xE000ED88)
T4134 55675:596.800   CPU_WriteMem(4 bytes @ 0xE000ED88)
T4134 55675:596.800   CoreSight components:
T4134 55675:596.800   ROMTbl[0] @ E00FF000
T4134 55675:596.800   CPU_ReadMem(64 bytes @ 0xE00FF000)
T4134 55675:604.992   CPU_ReadMem(32 bytes @ 0xE000EFE0)
T4134 55675:604.992   [0][0]: E000E000 CID B105E00D PID 000BB000 SCS
T4134 55675:604.992   CPU_ReadMem(32 bytes @ 0xE0001FE0)
T4134 55675:604.992   [0][1]: E0001000 CID B105E00D PID 003BB002 DWT
T4134 55675:604.992   CPU_ReadMem(32 bytes @ 0xE0002FE0)
T4134 55675:604.992   [0][2]: E0002000 CID B105E00D PID 002BB003 FPB
T4134 55675:604.992   CPU_ReadMem(32 bytes @ 0xE0000FE0)
T4134 55675:604.992   [0][3]: E0000000 CID B105E00D PID 003BB001 ITM
T4134 55675:604.992   CPU_ReadMem(32 bytes @ 0xE0040FE0)
T4134 55675:609.088   [0][4]: E0040000 CID B105900D PID 000BB9A1 TPIU
T4134 55675:609.088 - 42.372ms returns 0x00
T4134 55675:609.088 JLINK_Halt()
T4134 55675:609.088 - 4.222ms returns 0x00
T4134 55675:609.088 JLINK_BeginDownload(Flags = 0x00000000)
T4134 55675:609.088 - 0.015ms 
T4134 55675:609.088 JLINK_WriteMem(0x400E0A04, 0x4 Bytes, ...)
T4134 55675:609.088   Data:  0B 01 00 5A
T4134 55675:609.088   CPU_WriteMem(4 bytes @ 0x400E0A04)
T4134 55675:617.280 - 1.663ms returns 0x4
T4134 55675:617.280 JLINK_EndDownload()
T4134 55675:617.280 - 0.014ms returns 0 (0x0)
T4134 55675:617.280 JLINK_ReadMemHW(0x400E0A08, 0x0004 Bytes, ...)
T4134 55675:617.280   CPU_ReadMem(4 bytes @ 0x400E0A08)
T4134 55675:617.280   Data:  01 00 00 00
T4134 55675:617.280 - 1.091ms returns 0
T4134 55675:617.280 JLINK_SetResetType(JLINKARM_CM3_RESET_TYPE_NORMAL)
T4134 55675:617.280 - 0.013ms returns JLINKARM_CM3_RESET_TYPE_NORMAL
T4134 55675:617.280 JLINK_Reset()
T4134 55675:617.280   CPU_ReadMem(16 bytes @ 0x20000000)
T4134 55675:617.280   CPU_WriteMem(16 bytes @ 0x20000000)
T4134 55675:617.280   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T4134 55675:625.472   CPU_WriteMem(4 bytes @ 0xE000EDFC)
T4134 55675:625.472   CPU_ReadMem(4 bytes @ 0xE0001000)
T4134 55675:641.856   CPU_WriteMem(4 bytes @ 0xE000EDFC)
T4134 55675:641.856   CPU_WriteMem(16 bytes @ 0x20000000)
T4134 55675:650.048   CPU_WriteMem(4 bytes @ 0xE0002000)
T4134 55675:650.048   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T4134 55675:650.048   CPU_ReadMem(4 bytes @ 0xE0001000)
T4134 55675:658.240 - 37.945ms 
T4134 55675:658.240 JLINK_JTAG_GetDeviceID(DeviceIndex = 0)
T4134 55675:658.240 - 0.032ms returns 0
T4134 55675:658.240 JLINK_ReadMemU32(0x400E0740, 0x1 Items)
T4134 55675:658.240   CPU_ReadMem(4 bytes @ 0x400E0740)
T4134 55675:658.240   Data:  E0 0A 9C 28
T4134 55675:658.240 - 0.662ms returns 1 (0x1)
T4134 55675:658.240 JLINK_ReadMemU32(0x400E0744, 0x1 Items)
T4134 55675:658.240   CPU_ReadMem(4 bytes @ 0x400E0744)
T4134 55675:658.240   Data:  00 00 00 00
T4134 55675:658.240 - 0.702ms returns 1 (0x1)
T50C4 55675:662.336 JLINK_IsHalted()
T50C4 55675:662.336 - 0.039ms returns TRUE
T50C4 55675:662.336 JLINK_GetMOEs(...)
T50C4 55675:662.336   CPU_ReadMem(4 bytes @ 0xE000ED30)
T50C4 55675:670.528 - 0.874ms returns 0x01
T50C4 55675:670.528 JLINK_ReadReg(R15 (PC))
T50C4 55675:670.528 - 0.022ms returns 0xFFFFFFFE
T4134 55675:674.624 JLINK_BeginDownload(Flags = 0x00000000)
T4134 55675:674.624 - 0.029ms 
T4134 55675:674.624 JLINK_WriteMem(0x00400000, 0x2680 Bytes, ...)
T4134 55675:674.624   Data:  F8 38 00 20 AD 15 40 00 75 16 40 00 75 16 40 00 ...
T4134 55675:674.624   completely In flash
T4134 55675:674.624 - 0.622ms returns 0x2680
T4134 55675:674.624 JLINK_WriteMem(0x00402680, 0x8 Bytes, ...)
T4134 55675:674.624   Data:  90 F4 FF 7F 01 00 00 00
T4134 55675:674.624   completely In flash
T4134 55675:674.624 - 0.109ms returns 0x8
T4134 55675:674.624 JLINK_WriteMem(0x00402688, 0x43C Bytes, ...)
T4134 55675:674.624   Data:  BF F3 5F 8F 01 38 FB D1 70 47 00 00 00 09 3D 00 ...
T4134 55675:674.624   completely In flash
T4134 55675:674.624 - 0.061ms returns 0x43C
T50C4 55675:867.136 JLINK_IsHalted()
T50C4 55675:871.232 - 0.081ms returns TRUE
T4134 55675:871.232 JLINK_EndDownload()
T4134 55675:871.232   CPU_ReadMem(4 bytes @ 0xE000ED90)
T4134 55675:871.232   CPU_ReadMem(4 bytes @ 0xE000ED94)
T4134 55675:871.232    -- --------------------------------------
T4134 55675:871.232    -- Flash bank @ 0x00400000: Default: L2 verify disabled because algorithm performs L1 verify
T4134 55675:871.232    -- Start of determining dirty areas in flash cache
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00400000 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00400200 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00400400 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00400600 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00400800 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00400A00 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00400C00 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00400E00 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00401000 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00401200 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00401400 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00401600 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00401800 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00401A00 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00401C00 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00401E00 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00402000 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00402200 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00402400 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00402600 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00402800 if necessary
T4134 55675:871.232    -- Filling invalid ranges in sector buffer (flash cache) for sector @ 0x00402A00 if necessary
T4134 55675:871.232    -- End of determining dirty areas
T4134 55675:871.232    -- Start of preparing flash programming
T4134 55675:871.232    -- Calculating RAM usage
T4134 55675:871.232    -- RAM usage = 2900 Bytes
T4134 55675:871.232    -- Preserving CPU registers
T4134 55675:871.232    -- Preparing target
T4134 55676:035.072    -- Preserving target RAM temporarily used for programming
T4134 55676:055.552    -- Downloading RAMCode
T4134 55676:076.032    -- Preparing RAMCode
T4134 55676:088.320    -- End of preparing flash programming
T4134 55676:100.608    -- CPU is running at 90000 kHz.
T4134 55676:100.608    -- Start of comparing flash
T4134 55676:100.608    -- CRC check was estimated as fastest method
T4134 55676:198.912    -- Comparing range 0x400000 - 0x402BFF (22 Sectors, 11 KB), using multi-block CRC calculation
T4134 55676:219.392    -- CRC does not match for sectors 0-21
T4134 55676:219.392    -- End of comparing flash
T4134 55676:219.392    -- Start of erasing sectors
T4134 55676:219.392    -- End of erasing sectors
T4134 55676:219.392    -- Start of flash programming
T4134 55676:219.392    -- Programming range 0x00400000 - 0x00402BFF ( 22 Sectors, 11 KB)
T4134 55676:403.712    -- End of flash programming
T4134 55676:403.712    -- 0x400000 - 0x402BFF ( 22 Sectors, 11 KB)
T4134 55676:403.712    -- Start of restoring
T4134 55676:403.712    -- Restoring RAMCode
T4134 55676:428.288    -- Restoring target memory
T4134 55676:444.672    -- Restore target
T4134 55676:493.824    -- Restoring CPU registers
T4134 55676:493.824    -- End of restoring
T4134 55676:493.824    -- Bank 0 @ 0x00400000: 1 range affected (11264 bytes)
T4134 55676:493.824    -- Total: 0.621s (Prepare: 0.226s, Compare: 0.120s, Erase: 0.000s, Program & Verify: 0.197s, Restore: 0.077s)
T4134 55676:493.824    -- Program & Verify speed: 56 KB/s
T4134 55676:510.208 - 639.785ms returns 11264 (0x2C00)
T4134 55676:510.208 JLINK_ResetPullsRESET(ON)
T4134 55676:510.208 - 0.430ms 
T4134 55676:510.208 JLINK_ResetNoHalt()
T4134 55676:514.304   Found SW-DP with ID 0x2BA01477
T4134 55676:522.496   DPIDR: 0x2BA01477
T4134 55676:522.496   CoreSight SoC-400 or earlier
T4134 55676:522.496   AP map detection skipped. Manually configured AP map found.
T4134 55676:522.496   AP[0]: AHB-AP (IDR: Not set, ADDR: 0x00000000)
T4134 55676:522.496   AP[0]: Core found
T4134 55676:522.496   AP[0]: AHB-AP ROM base: 0xE00FF000
T4134 55676:522.496   CPUID register: 0x410FC241. Implementer code: 0x41 (ARM)
T4134 55676:522.496   Found Cortex-M4 r0p1, Little endian.
T4134 55676:522.496   -- Max. mem block: 0x00001280
T4134 55676:522.496   CPU_ReadMem(4 bytes @ 0xE000EDF0)
T4134 55676:526.592   CPU_ReadMem(4 bytes @ 0xE0002000)
T4134 55676:526.592   FPUnit: 6 code (BP) slots and 2 literal slots
T4134 55676:526.592   CPU_ReadMem(4 bytes @ 0xE000EDFC)
T4134 55676:526.592   CPU_ReadMem(4 bytes @ 0xE0001000)
T4134 55676:526.592   CPU_WriteMem(4 bytes @ 0xE0001000)
T4134 55676:526.592   CPU_ReadMem(4 bytes @ 0xE000ED88)
T4134 55676:526.592   CPU_WriteMem(4 bytes @ 0xE000ED88)
T4134 55676:526.592   CPU_ReadMem(4 bytes @ 0xE000ED88)
T4134 55676:526.592   CPU_WriteMem(4 bytes @ 0xE000ED88)
T4134 55676:526.592   CoreSight components:
T4134 55676:534.784   ROMTbl[0] @ E00FF000
T4134 55676:534.784   CPU_ReadMem(64 bytes @ 0xE00FF000)
T4134 55676:534.784   CPU_ReadMem(32 bytes @ 0xE000EFE0)
T4134 55676:534.784   [0][0]: E000E000 CID B105E00D PID 000BB000 SCS
T4134 55676:534.784   CPU_ReadMem(32 bytes @ 0xE0001FE0)
T4134 55676:534.784   [0][1]: E0001000 CID B105E00D PID 003BB002 DWT
T4134 55676:542.976   CPU_ReadMem(32 bytes @ 0xE0002FE0)
T4134 55676:542.976   [0][2]: E0002000 CID B105E00D PID 002BB003 FPB
T4134 55676:542.976   CPU_ReadMem(32 bytes @ 0xE0000FE0)
T4134 55676:542.976   [0][3]: E0000000 CID B105E00D PID 003BB001 ITM
T4134 55676:542.976   CPU_ReadMem(32 bytes @ 0xE0040FE0)
T4134 55676:542.976   [0][4]: E0040000 CID B105900D PID 000BB9A1 TPIU
T4134 55676:542.976   JLINK_Reset()
T4134 55676:542.976     CPU_ReadMem(16 bytes @ 0x20000000)
T4134 55676:547.072     CPU_WriteMem(16 bytes @ 0x20000000)
T4134 55676:547.072     CPU_ReadMem(4 bytes @ 0xE000EDFC)
T4134 55676:547.072     CPU_WriteMem(4 bytes @ 0xE000EDFC)
T4134 55676:547.072     CPU_ReadMem(4 bytes @ 0xE0001000)
T4134 55676:567.552     CPU_WriteMem(4 bytes @ 0xE000EDFC)
T4134 55676:567.552     CPU_WriteMem(16 bytes @ 0x20000000)
T4134 55676:575.744     CPU_WriteMem(4 bytes @ 0xE0002000)
T4134 55676:575.744     CPU_ReadMem(4 bytes @ 0xE000EDFC)
T4134 55676:575.744     CPU_ReadMem(4 bytes @ 0xE0001000)
T4134 55676:575.744   - 32.659ms 
T4134 55676:575.744   JLINK_Go()
T4134 55676:575.744     CPU_ReadMem(4 bytes @ 0xE0001000)
T4134 55676:575.744     CPU_WriteMem(4 bytes @ 0xE0001004)
T4134 55676:579.840     Memory map 'after startup completion point' is active
T4134 55676:579.840   - 2.586ms 
T4134 55676:579.840 - 66.409ms 
T4134 55676:588.032 JLINK_Close()
T4134 55676:608.512 - 17.530ms
T4134 55676:608.512   
T4134 55676:608.512   Closed
