

Implementation tool: Xilinx Vivado v.2019.1
Project:             proj
Solution:            solution1
Device target:       xczu7ev-ffvc1156-2-e
Report date:         Fri May 01 00:29:59 +03 2020

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           7138
FF:           11383
DSP:             32
BRAM:            24
SRL:           1330
URAM:             4
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.000
Timing met
