# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project ex1_sim
# Compile of fd.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of filter.vhd was successful.
# Compile of FIR_STAGE.vhd was successful.
# Compile of register.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 8 compiles, 0 failed with no errors. 
vsim work.tb_fir
# vsim work.tb_fir 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.myfir(arch)
# Loading work.fir_stage(arch)#1
# Loading work.reg(arch)#1
# Loading work.fd(asynch)
# Loading work.data_sink(beh)
add wave DOUT_i
add wave VOUT_i
add wave VIN_i
add wave DIN_i
run -continue
run
run
run
run
run -all
# Break key hit 
# Simulation stop requested.
quit -sim
vsim work.tb_fir
# vsim work.tb_fir 
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.myfir(arch)
# Loading work.fir_stage(arch)#1
# Loading work.reg(arch)#1
# Loading work.fd(asynch)
# Loading work.data_sink(beh)
add wave DIN_i
add wave VIN_i
add wave VOUT_i
add wave DOUT_i
run
run
run
run
run
run
run
run
quit -sim
# Compile of fd.vhd was successful.
# Compile of filter.vhd was successful.
# Compile of FIR_STAGE.vhd was successful.
# Compile of register.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 8 compiles, 0 failed with no errors. 
vsim work.tb_fir
# vsim work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.myfir(arch)
# Loading work.fir_stage(arch)#1
# Loading work.reg(arch)#1
# Loading work.fd(asynch)
# Loading work.data_sink(beh)
add wave DOUT_i
add wave VOUT_i
add wave VIN_i
add wave DIN_i
run
run
quit -sim
# Compile of fd.vhd was successful.
# Compile of filter.vhd failed with 1 errors.
# Compile of FIR_STAGE.vhd was successful.
# Compile of register.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 8 compiles, 1 failed with 1 error. 
# Compile of fd.vhd was successful.
# Compile of filter.vhd was successful.
# Compile of FIR_STAGE.vhd was successful.
# Compile of register.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 8 compiles, 0 failed with no errors. 
vsim work.tb_fir
# vsim work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.myfir(arch)#1
# Loading work.reg(arch)#1
# Loading work.fd(asynch)
# Loading work.fir_stage(arch)#1
# Loading work.reg(arch)#2
# Loading work.data_sink(beh)
add wave DOUT_i
add wave VOUT_i
add wave VIN_i
add wave DIN_i
run
add wave sim:/tb_fir/UUT/inputreg/*
restart -f
# Loading work.tb_fir(fast)
run
add wave sim:/tb_fir/UUT/outputreg/*
restart -f
# Loading work.tb_fir(fast)
run
# Compile of fd.vhd was successful.
# Compile of filter.vhd was successful.
# Compile of FIR_STAGE.vhd was successful.
# Compile of register.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 8 compiles, 0 failed with no errors. 
quit -sim
vsim work.tb_fir
# vsim work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.myfir(arch)#1
# Loading work.reg(arch)#1
# Loading work.fd(asynch)
# Loading work.fir_stage(arch)#1
# Loading work.reg(arch)#2
# Loading work.data_sink(beh)
run
quit -sim
# Compile of fd.vhd was successful.
# Compile of filter.vhd was successful.
# Compile of FIR_STAGE.vhd was successful.
# Compile of register.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 8 compiles, 0 failed with no errors. 
vsim work.tb_fir
# vsim work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.myfir(arch)#1
# Loading work.reg(arch)#1
# Loading work.fd(asynch)
# Loading work.fir_stage(arch)#1
# Loading work.reg(arch)#2
# Loading work.data_sink(beh)
run
# Compile of fd.vhd was successful.
# Compile of filter.vhd was successful.
# Compile of FIR_STAGE.vhd was successful.
# Compile of register.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 8 compiles, 0 failed with no errors. 
quit -sim
# Compile of fd.vhd was successful.
# Compile of filter.vhd was successful.
# Compile of FIR_STAGE.vhd was successful.
# Compile of register.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_fir.v was successful.
# 8 compiles, 0 failed with no errors. 
vsim work.tb_fir
# vsim work.tb_fir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.myfir(arch)#1
# Loading work.reg(arch)#1
# Loading work.fd(asynch)
# Loading work.fir_stage(arch)#1
# Loading work.reg(arch)#2
# Loading work.data_sink(beh)
run
