==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6598:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6677:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6732:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6811:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6887:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6966:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7045:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7121:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7200:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7266:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7345:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7400:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7476:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7555:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7631:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7707:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7786:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7862:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6598:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6677:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6732:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6811:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6887:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6966:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7045:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7121:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7200:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7266:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7345:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7400:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7476:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7555:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7631:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7707:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7786:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7862:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6598:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6677:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6732:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6811:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6887:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6966:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7045:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7121:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7200:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7266:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7345:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7400:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7476:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7555:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7631:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7707:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7786:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7862:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:05 ; elapsed = 00:03:12 . Memory (MB): peak = 836.613 ; gain = 464.004 ; free physical = 222 ; free virtual = 8814
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:05 ; elapsed = 00:03:12 . Memory (MB): peak = 836.613 ; gain = 464.004 ; free physical = 222 ; free virtual = 8814
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:06 ; elapsed = 00:03:13 . Memory (MB): peak = 836.613 ; gain = 464.004 ; free physical = 215 ; free virtual = 8808
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_57_div11' into 'operator_int_57_div11' (test.cpp:7176) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div11' (test.cpp:7192) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div11' into 'operator_double_div11' (test.cpp:7223) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div11' (test.cpp:7225) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7167: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:07 ; elapsed = 00:03:13 . Memory (MB): peak = 901.418 ; gain = 528.809 ; free physical = 195 ; free virtual = 8791
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7164) in function 'int_57_div11' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div11' into 'lut_div11_chunk' (test.cpp:6498) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div11' into 'lut_div11_chunk' (test.cpp:6499) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div11' into 'lut_div11_chunk' (test.cpp:6500) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div11' into 'lut_div11_chunk' (test.cpp:6501) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div11' into 'lut_div11_chunk' (test.cpp:6502) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div11' into 'lut_div11_chunk' (test.cpp:6503) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div11' (test.cpp:7192) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div11' into 'operator_double_div11' (test.cpp:7223) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div11' (test.cpp:7225) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7205:7) in function 'operator_double_div11'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7206:8) to (test.cpp:7224:3) in function 'operator_double_div11'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:07 ; elapsed = 00:03:14 . Memory (MB): peak = 901.418 ; gain = 528.809 ; free physical = 171 ; free virtual = 8771
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:07 ; elapsed = 00:03:14 . Memory (MB): peak = 901.418 ; gain = 528.809 ; free physical = 153 ; free virtual = 8753
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div11/in' to 'operator_double_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.21 seconds; current allocated memory: 491.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 491.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_57_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (60.7781ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret4_12', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_13', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_14', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_15', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_16', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_17', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_18', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_19', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_20', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_21', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_22', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_23', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_24', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_25', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
	'call' operation ('call_ret4_26', test.cpp:7168) to 'lut_div11_chunk' (4.05 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:20:50 ; elapsed = 00:28:05 . Memory (MB): peak = 837.180 ; gain = 464.578 ; free physical = 2133 ; free virtual = 9856
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:20:50 ; elapsed = 00:28:05 . Memory (MB): peak = 837.180 ; gain = 464.578 ; free physical = 2133 ; free virtual = 9856
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:20:50 ; elapsed = 00:28:06 . Memory (MB): peak = 837.180 ; gain = 464.578 ; free physical = 2138 ; free virtual = 9862
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_57_div11' (test.cpp:758) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div11' (test.cpp:784) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div11' into 'operator_double_div11' (test.cpp:813) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div11' (test.cpp:818) automatically.
WARNING: [SYNCHK 200-23] test.cpp:761: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:20:51 ; elapsed = 00:28:06 . Memory (MB): peak = 837.180 ; gain = 464.578 ; free physical = 2128 ; free virtual = 9853
INFO: [XFORM 203-602] Inlining function 'lut_div11_chunk' into 'int_57_div11' (test.cpp:758) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div11' into 'operator_int_57_div11' (test.cpp:769) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div11' (test.cpp:784) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div11' into 'operator_double_div11' (test.cpp:813) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div11' (test.cpp:818) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:760:6) in function 'operator_double_div11'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:20:51 ; elapsed = 00:28:06 . Memory (MB): peak = 837.180 ; gain = 464.578 ; free physical = 2096 ; free virtual = 9823
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:20:51 ; elapsed = 00:28:06 . Memory (MB): peak = 837.180 ; gain = 464.578 ; free physical = 2091 ; free virtual = 9820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div11/in' to 'operator_double_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:809) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 248.44 seconds; current allocated memory: 409.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 410.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div11/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div11' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div11_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div11_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div11_r2' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div11_r3' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div11_q0' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div11_q1' to 'operator_double_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div11_lshr_52ns_11ns_52_7_1' to 'operator_double_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div11_shl_57ns_11ns_57_7_1' to 'operator_double_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div11_lshr_57ns_6ns_57_7_1' to 'operator_double_djbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_djbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div11'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 411.523 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dhbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_djbC'
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:20:53 ; elapsed = 00:28:08 . Memory (MB): peak = 837.180 ; gain = 464.578 ; free physical = 2087 ; free virtual = 9817
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div11.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div11.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div11.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div2'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:19:27 ; elapsed = 00:33:37 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2168 ; free virtual = 9475
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:19:27 ; elapsed = 00:33:37 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2168 ; free virtual = 9475
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:19:29 ; elapsed = 00:33:38 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2163 ; free virtual = 9473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div11' (test.cpp:1163) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div11' into 'operator_double_div11' (test.cpp:1192) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div11' (test.cpp:1197) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:19:29 ; elapsed = 00:33:38 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2160 ; free virtual = 9470
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div11' (test.cpp:1163) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div11' into 'operator_double_div11' (test.cpp:1192) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div11' (test.cpp:1197) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:1198:3) in function 'operator_double_div11'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:19:29 ; elapsed = 00:33:39 . Memory (MB): peak = 837.227 ; gain = 464.621 ; free physical = 2127 ; free virtual = 9440
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:19:30 ; elapsed = 00:33:39 . Memory (MB): peak = 837.227 ; gain = 464.621 ; free physical = 2112 ; free virtual = 9425
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div11' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div11/in' to 'operator_double_div11/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 252.97 seconds; current allocated memory: 473.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 474.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'int_57_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 474.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.53148ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
INFO: [BIND 205-100] The critical path consists of the following:
	wire read on port 'in_V' (0 ns)
	'call' operation ('call_ret1', test.cpp:1058) to 'lut_div11_chunk' (3.53 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 475.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:1188) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 475.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 475.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div11_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div11_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 475.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'int_57_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'int_57_div11'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 477.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div11/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div11' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div11_lshr_52ns_11ns_52_7_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div11_shl_57ns_11ns_57_7_1' to 'operator_double_dcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div11'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 480.145 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div11_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div11_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div11_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div11_chunk_r3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div11_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div11_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dcud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:19:32 ; elapsed = 00:33:42 . Memory (MB): peak = 837.227 ; gain = 464.621 ; free physical = 2115 ; free virtual = 9423
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div11.
