 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : fpu
Version: L-2016.03-SP5-1
Date   : Thu Apr 25 20:53:08 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c

  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[134]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]/Q (DFFX1_RVT)
                                                          0.18       0.18 r
  fp_cpx_data_ca[134] (out)                               0.00 *     0.18 r
  data arrival time                                                  0.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[135]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]/Q (DFFX1_RVT)
                                                          0.18       0.18 r
  fp_cpx_data_ca[135] (out)                               0.00 *     0.18 r
  data arrival time                                                  0.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[30]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[30] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[36]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[36] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[31]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[31] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[35]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[35] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[29]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[29] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[34]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[34] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[37]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[37] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[28]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[28] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[33]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[33] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[32]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[32] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[46]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[46] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[54]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[54] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[43]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[43] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[26]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[26] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[27]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[27] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[66]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[66] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[67]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[67] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]
              (rising edge-triggered flip-flop)
  Endpoint: fp_cpx_data_ca[38]
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]/Q (DFFX1_RVT)
                                                          0.19       0.19 r
  fp_cpx_data_ca[38] (out)                                0.00 *     0.19 r
  data arrival time                                                  0.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
