Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Thu May 28 17:20:33 2020
| Host         : MATSRIJKEBO7966 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file design_2_wrapper_timing_summary_postroute_physopted.rpt -pb design_2_wrapper_timing_summary_postroute_physopted.pb -rpx design_2_wrapper_timing_summary_postroute_physopted.rpx
| Design       : design_2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.010        0.000                      0                17833        0.022        0.000                      0                17833        7.500        0.000                       0                  5111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.750}      17.500          57.143          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.010        0.000                      0                17355        0.022        0.000                      0                17355        7.500        0.000                       0                  5111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               8.008        0.000                      0                  478        0.516        0.000                      0                  478  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_funcD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.481ns  (logic 3.184ns (19.319%)  route 13.297ns (80.681%))
  Logic Levels:           22  (LUT3=1 LUT4=1 LUT6=20)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 21.072 - 17.500 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.721     4.003    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/aclk
    SLICE_X73Y29         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_funcD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDCE (Prop_fdce_C_Q)         0.456     4.459 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_funcD_reg[3]/Q
                         net (fo=62, routed)          0.630     5.089    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_function[3]
    SLICE_X71Y29         LUT4 (Prop_lut4_I2_O)        0.124     5.213 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_27/O
                         net (fo=41, routed)          0.631     5.844    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/do_add
    SLICE_X73Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.968 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[3]_i_5/O
                         net (fo=2, routed)           0.419     6.387    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder59
    SLICE_X73Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.511 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[5]_i_4/O
                         net (fo=2, routed)           0.160     6.671    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder55
    SLICE_X73Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.795 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[7]_i_4/O
                         net (fo=2, routed)           0.443     7.237    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder51
    SLICE_X73Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.361 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[9]_i_10/O
                         net (fo=2, routed)           0.448     7.809    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder47
    SLICE_X76Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.933 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[11]_i_9/O
                         net (fo=2, routed)           0.643     8.576    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder43
    SLICE_X80Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.700 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[14]_i_9/O
                         net (fo=3, routed)           0.315     9.014    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder39
    SLICE_X81Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[17]_i_9/O
                         net (fo=3, routed)           0.448     9.586    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder35
    SLICE_X79Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[17]_i_6/O
                         net (fo=3, routed)           0.310    10.020    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder31
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.144 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[19]_i_6/O
                         net (fo=3, routed)           0.614    10.757    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder27
    SLICE_X82Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.881 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[21]_i_6/O
                         net (fo=3, routed)           0.316    11.198    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder23
    SLICE_X80Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.322 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[23]_i_5/O
                         net (fo=3, routed)           0.492    11.814    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder19
    SLICE_X86Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.938 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[25]_i_6/O
                         net (fo=3, routed)           0.593    12.531    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder15
    SLICE_X87Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.655 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[27]_i_6/O
                         net (fo=5, routed)           0.495    13.150    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder11
    SLICE_X85Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.274 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[29]_i_5/O
                         net (fo=5, routed)           0.457    13.731    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder7
    SLICE_X85Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.855 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[31]_i_15/O
                         net (fo=3, routed)           0.659    14.514    design_2_i/cpu_0/U0/mlite_cpu_inst/u6_alu/bv_adder3
    SLICE_X75Y34         LUT6 (Prop_lut6_I3_O)        0.124    14.638 f  design_2_i/cpu_0/U0/mlite_cpu_inst/pc_reg[31]_i_6/O
                         net (fo=7, routed)           1.006    15.644    design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/pc_new[2]
    SLICE_X83Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.768 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/mem_wr_addr[20]_i_12/O
                         net (fo=2, routed)           0.801    16.569    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_future[0]
    SLICE_X80Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.693 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_30/O
                         net (fo=11, routed)          1.452    18.145    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_30_n_0
    SLICE_X52Y48         LUT3 (Prop_lut3_I2_O)        0.124    18.269 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire_comp_3/O
                         net (fo=2, routed)           0.855    19.124    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10_repN_4
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.248 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_3/O
                         net (fo=1, routed)           0.149    19.397    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_11_0_repN_7_alias
    SLICE_X53Y48         LUT6 (Prop_lut6_I5_O)        0.124    19.521 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_comp/O
                         net (fo=88, routed)          0.963    20.484    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/WE
    SLICE_X38Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.496    21.071    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/WCLK
    SLICE_X38Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMA/CLK
                         clock pessimism              0.221    21.292    
                         clock uncertainty           -0.265    21.028    
    SLICE_X38Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.495    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         20.495    
                         arrival time                         -20.484    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_funcD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.481ns  (logic 3.184ns (19.319%)  route 13.297ns (80.681%))
  Logic Levels:           22  (LUT3=1 LUT4=1 LUT6=20)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 21.072 - 17.500 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.721     4.003    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/aclk
    SLICE_X73Y29         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_funcD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDCE (Prop_fdce_C_Q)         0.456     4.459 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_funcD_reg[3]/Q
                         net (fo=62, routed)          0.630     5.089    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_function[3]
    SLICE_X71Y29         LUT4 (Prop_lut4_I2_O)        0.124     5.213 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_27/O
                         net (fo=41, routed)          0.631     5.844    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/do_add
    SLICE_X73Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.968 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[3]_i_5/O
                         net (fo=2, routed)           0.419     6.387    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder59
    SLICE_X73Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.511 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[5]_i_4/O
                         net (fo=2, routed)           0.160     6.671    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder55
    SLICE_X73Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.795 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[7]_i_4/O
                         net (fo=2, routed)           0.443     7.237    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder51
    SLICE_X73Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.361 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[9]_i_10/O
                         net (fo=2, routed)           0.448     7.809    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder47
    SLICE_X76Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.933 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[11]_i_9/O
                         net (fo=2, routed)           0.643     8.576    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder43
    SLICE_X80Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.700 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[14]_i_9/O
                         net (fo=3, routed)           0.315     9.014    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder39
    SLICE_X81Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[17]_i_9/O
                         net (fo=3, routed)           0.448     9.586    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder35
    SLICE_X79Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[17]_i_6/O
                         net (fo=3, routed)           0.310    10.020    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder31
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.144 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[19]_i_6/O
                         net (fo=3, routed)           0.614    10.757    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder27
    SLICE_X82Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.881 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[21]_i_6/O
                         net (fo=3, routed)           0.316    11.198    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder23
    SLICE_X80Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.322 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[23]_i_5/O
                         net (fo=3, routed)           0.492    11.814    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder19
    SLICE_X86Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.938 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[25]_i_6/O
                         net (fo=3, routed)           0.593    12.531    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder15
    SLICE_X87Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.655 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[27]_i_6/O
                         net (fo=5, routed)           0.495    13.150    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder11
    SLICE_X85Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.274 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[29]_i_5/O
                         net (fo=5, routed)           0.457    13.731    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder7
    SLICE_X85Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.855 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[31]_i_15/O
                         net (fo=3, routed)           0.659    14.514    design_2_i/cpu_0/U0/mlite_cpu_inst/u6_alu/bv_adder3
    SLICE_X75Y34         LUT6 (Prop_lut6_I3_O)        0.124    14.638 f  design_2_i/cpu_0/U0/mlite_cpu_inst/pc_reg[31]_i_6/O
                         net (fo=7, routed)           1.006    15.644    design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/pc_new[2]
    SLICE_X83Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.768 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/mem_wr_addr[20]_i_12/O
                         net (fo=2, routed)           0.801    16.569    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_future[0]
    SLICE_X80Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.693 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_30/O
                         net (fo=11, routed)          1.452    18.145    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_30_n_0
    SLICE_X52Y48         LUT3 (Prop_lut3_I2_O)        0.124    18.269 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire_comp_3/O
                         net (fo=2, routed)           0.855    19.124    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10_repN_4
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.248 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_3/O
                         net (fo=1, routed)           0.149    19.397    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_11_0_repN_7_alias
    SLICE_X53Y48         LUT6 (Prop_lut6_I5_O)        0.124    19.521 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_comp/O
                         net (fo=88, routed)          0.963    20.484    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/WE
    SLICE_X38Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.496    21.071    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/WCLK
    SLICE_X38Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMB/CLK
                         clock pessimism              0.221    21.292    
                         clock uncertainty           -0.265    21.028    
    SLICE_X38Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.495    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         20.495    
                         arrival time                         -20.484    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_funcD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.481ns  (logic 3.184ns (19.319%)  route 13.297ns (80.681%))
  Logic Levels:           22  (LUT3=1 LUT4=1 LUT6=20)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 21.072 - 17.500 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.721     4.003    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/aclk
    SLICE_X73Y29         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_funcD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDCE (Prop_fdce_C_Q)         0.456     4.459 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_funcD_reg[3]/Q
                         net (fo=62, routed)          0.630     5.089    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_function[3]
    SLICE_X71Y29         LUT4 (Prop_lut4_I2_O)        0.124     5.213 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_27/O
                         net (fo=41, routed)          0.631     5.844    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/do_add
    SLICE_X73Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.968 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[3]_i_5/O
                         net (fo=2, routed)           0.419     6.387    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder59
    SLICE_X73Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.511 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[5]_i_4/O
                         net (fo=2, routed)           0.160     6.671    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder55
    SLICE_X73Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.795 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[7]_i_4/O
                         net (fo=2, routed)           0.443     7.237    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder51
    SLICE_X73Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.361 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[9]_i_10/O
                         net (fo=2, routed)           0.448     7.809    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder47
    SLICE_X76Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.933 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[11]_i_9/O
                         net (fo=2, routed)           0.643     8.576    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder43
    SLICE_X80Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.700 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[14]_i_9/O
                         net (fo=3, routed)           0.315     9.014    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder39
    SLICE_X81Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[17]_i_9/O
                         net (fo=3, routed)           0.448     9.586    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder35
    SLICE_X79Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[17]_i_6/O
                         net (fo=3, routed)           0.310    10.020    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder31
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.144 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[19]_i_6/O
                         net (fo=3, routed)           0.614    10.757    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder27
    SLICE_X82Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.881 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[21]_i_6/O
                         net (fo=3, routed)           0.316    11.198    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder23
    SLICE_X80Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.322 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[23]_i_5/O
                         net (fo=3, routed)           0.492    11.814    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder19
    SLICE_X86Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.938 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[25]_i_6/O
                         net (fo=3, routed)           0.593    12.531    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder15
    SLICE_X87Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.655 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[27]_i_6/O
                         net (fo=5, routed)           0.495    13.150    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder11
    SLICE_X85Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.274 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[29]_i_5/O
                         net (fo=5, routed)           0.457    13.731    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder7
    SLICE_X85Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.855 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[31]_i_15/O
                         net (fo=3, routed)           0.659    14.514    design_2_i/cpu_0/U0/mlite_cpu_inst/u6_alu/bv_adder3
    SLICE_X75Y34         LUT6 (Prop_lut6_I3_O)        0.124    14.638 f  design_2_i/cpu_0/U0/mlite_cpu_inst/pc_reg[31]_i_6/O
                         net (fo=7, routed)           1.006    15.644    design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/pc_new[2]
    SLICE_X83Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.768 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/mem_wr_addr[20]_i_12/O
                         net (fo=2, routed)           0.801    16.569    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_future[0]
    SLICE_X80Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.693 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_30/O
                         net (fo=11, routed)          1.452    18.145    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_30_n_0
    SLICE_X52Y48         LUT3 (Prop_lut3_I2_O)        0.124    18.269 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire_comp_3/O
                         net (fo=2, routed)           0.855    19.124    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10_repN_4
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.248 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_3/O
                         net (fo=1, routed)           0.149    19.397    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_11_0_repN_7_alias
    SLICE_X53Y48         LUT6 (Prop_lut6_I5_O)        0.124    19.521 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_comp/O
                         net (fo=88, routed)          0.963    20.484    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/WE
    SLICE_X38Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.496    21.071    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/WCLK
    SLICE_X38Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMC/CLK
                         clock pessimism              0.221    21.292    
                         clock uncertainty           -0.265    21.028    
    SLICE_X38Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.495    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         20.495    
                         arrival time                         -20.484    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_funcD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.481ns  (logic 3.184ns (19.319%)  route 13.297ns (80.681%))
  Logic Levels:           22  (LUT3=1 LUT4=1 LUT6=20)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.572ns = ( 21.072 - 17.500 ) 
    Source Clock Delay      (SCD):    4.003ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.721     4.003    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/aclk
    SLICE_X73Y29         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_funcD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDCE (Prop_fdce_C_Q)         0.456     4.459 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_funcD_reg[3]/Q
                         net (fo=62, routed)          0.630     5.089    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_function[3]
    SLICE_X71Y29         LUT4 (Prop_lut4_I2_O)        0.124     5.213 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_27/O
                         net (fo=41, routed)          0.631     5.844    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/do_add
    SLICE_X73Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.968 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[3]_i_5/O
                         net (fo=2, routed)           0.419     6.387    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder59
    SLICE_X73Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.511 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[5]_i_4/O
                         net (fo=2, routed)           0.160     6.671    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder55
    SLICE_X73Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.795 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[7]_i_4/O
                         net (fo=2, routed)           0.443     7.237    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder51
    SLICE_X73Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.361 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[9]_i_10/O
                         net (fo=2, routed)           0.448     7.809    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder47
    SLICE_X76Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.933 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[11]_i_9/O
                         net (fo=2, routed)           0.643     8.576    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder43
    SLICE_X80Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.700 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[14]_i_9/O
                         net (fo=3, routed)           0.315     9.014    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder39
    SLICE_X81Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.138 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[17]_i_9/O
                         net (fo=3, routed)           0.448     9.586    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder35
    SLICE_X79Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[17]_i_6/O
                         net (fo=3, routed)           0.310    10.020    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder31
    SLICE_X79Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.144 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[19]_i_6/O
                         net (fo=3, routed)           0.614    10.757    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder27
    SLICE_X82Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.881 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[21]_i_6/O
                         net (fo=3, routed)           0.316    11.198    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder23
    SLICE_X80Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.322 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[23]_i_5/O
                         net (fo=3, routed)           0.492    11.814    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder19
    SLICE_X86Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.938 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[25]_i_6/O
                         net (fo=3, routed)           0.593    12.531    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder15
    SLICE_X87Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.655 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[27]_i_6/O
                         net (fo=5, routed)           0.495    13.150    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder11
    SLICE_X85Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.274 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[29]_i_5/O
                         net (fo=5, routed)           0.457    13.731    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/bv_adder7
    SLICE_X85Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.855 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[31]_i_15/O
                         net (fo=3, routed)           0.659    14.514    design_2_i/cpu_0/U0/mlite_cpu_inst/u6_alu/bv_adder3
    SLICE_X75Y34         LUT6 (Prop_lut6_I3_O)        0.124    14.638 f  design_2_i/cpu_0/U0/mlite_cpu_inst/pc_reg[31]_i_6/O
                         net (fo=7, routed)           1.006    15.644    design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/pc_new[2]
    SLICE_X83Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.768 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/mem_wr_addr[20]_i_12/O
                         net (fo=2, routed)           0.801    16.569    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_future[0]
    SLICE_X80Y45         LUT6 (Prop_lut6_I0_O)        0.124    16.693 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_30/O
                         net (fo=11, routed)          1.452    18.145    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_30_n_0
    SLICE_X52Y48         LUT3 (Prop_lut3_I2_O)        0.124    18.269 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[3]_i_4_rewire_comp_3/O
                         net (fo=2, routed)           0.855    19.124    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables_reg[3]_i_10_repN_4
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.248 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_3/O
                         net (fo=1, routed)           0.149    19.397    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_11_0_repN_7_alias
    SLICE_X53Y48         LUT6 (Prop_lut6_I5_O)        0.124    19.521 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_comp/O
                         net (fo=88, routed)          0.963    20.484    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/WE
    SLICE_X38Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.496    21.071    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/WCLK
    SLICE_X38Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMD/CLK
                         clock pessimism              0.221    21.292    
                         clock uncertainty           -0.265    21.028    
    SLICE_X38Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.495    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_21_23/RAMD
  -------------------------------------------------------------------
                         required time                         20.495    
                         arrival time                         -20.484    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.172ns  (logic 4.460ns (25.973%)  route 12.712ns (74.027%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.618ns = ( 21.118 - 17.500 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          1.733     3.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X77Y39         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y39         FDCE (Prop_fdce_C_Q)         0.456     3.730 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/Q
                         net (fo=2, routed)           0.300     4.030    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN
    SLICE_X79Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.154 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.641     4.795    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.919 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.273    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.397 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.525    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.649 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.020     7.669    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_6_11/ADDRA2
    SLICE_X82Y40         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.793 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.967     8.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[7]
    SLICE_X80Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.656     9.540    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X81Y40         LUT5 (Prop_lut5_I4_O)        0.124     9.664 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.062 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.062    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.176    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.404 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=2, routed)           0.468    10.871    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.184 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.660    11.845    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X79Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_comp/O
                         net (fo=2, routed)           0.727    12.696    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X74Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.820 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1_comp/O
                         net (fo=104, routed)         1.197    14.017    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/A2
    SLICE_X66Y44         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.249    14.266 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.266    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/OC
    SLICE_X66Y44         MUXF7 (Prop_muxf7_I1_O)      0.247    14.513 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/F7.B/O
                         net (fo=1, routed)           0.000    14.513    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/O0
    SLICE_X66Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    14.611 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/F8/O
                         net (fo=2, routed)           1.062    15.673    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[16]_0
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.319    15.992 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_23/O
                         net (fo=1, routed)           0.801    16.793    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[5]
    SLICE_X60Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.917 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_15/O
                         net (fo=1, routed)           0.000    16.917    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_15_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.467 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[3]_i_10/CO[3]
                         net (fo=17, routed)          1.382    18.849    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.973 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20_comp_8/O
                         net (fo=1, routed)           0.282    19.255    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_31_31_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124    19.379 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1/O
                         net (fo=88, routed)          1.067    20.446    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/WE
    SLICE_X54Y30         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.542    21.117    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/WCLK
    SLICE_X54Y30         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMA/CLK
                         clock pessimism              0.138    21.255    
                         clock uncertainty           -0.265    20.991    
    SLICE_X54Y30         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.458    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         20.458    
                         arrival time                         -20.446    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.172ns  (logic 4.460ns (25.973%)  route 12.712ns (74.027%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.618ns = ( 21.118 - 17.500 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          1.733     3.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X77Y39         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y39         FDCE (Prop_fdce_C_Q)         0.456     3.730 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/Q
                         net (fo=2, routed)           0.300     4.030    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN
    SLICE_X79Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.154 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.641     4.795    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.919 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.273    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.397 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.525    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.649 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.020     7.669    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_6_11/ADDRA2
    SLICE_X82Y40         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.793 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.967     8.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[7]
    SLICE_X80Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.656     9.540    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X81Y40         LUT5 (Prop_lut5_I4_O)        0.124     9.664 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.062 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.062    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.176    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.404 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=2, routed)           0.468    10.871    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.184 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.660    11.845    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X79Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_comp/O
                         net (fo=2, routed)           0.727    12.696    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X74Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.820 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1_comp/O
                         net (fo=104, routed)         1.197    14.017    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/A2
    SLICE_X66Y44         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.249    14.266 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.266    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/OC
    SLICE_X66Y44         MUXF7 (Prop_muxf7_I1_O)      0.247    14.513 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/F7.B/O
                         net (fo=1, routed)           0.000    14.513    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/O0
    SLICE_X66Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    14.611 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/F8/O
                         net (fo=2, routed)           1.062    15.673    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[16]_0
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.319    15.992 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_23/O
                         net (fo=1, routed)           0.801    16.793    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[5]
    SLICE_X60Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.917 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_15/O
                         net (fo=1, routed)           0.000    16.917    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_15_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.467 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[3]_i_10/CO[3]
                         net (fo=17, routed)          1.382    18.849    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.973 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20_comp_8/O
                         net (fo=1, routed)           0.282    19.255    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_31_31_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124    19.379 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1/O
                         net (fo=88, routed)          1.067    20.446    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/WE
    SLICE_X54Y30         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.542    21.117    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/WCLK
    SLICE_X54Y30         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMB/CLK
                         clock pessimism              0.138    21.255    
                         clock uncertainty           -0.265    20.991    
    SLICE_X54Y30         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.458    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         20.458    
                         arrival time                         -20.446    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.172ns  (logic 4.460ns (25.973%)  route 12.712ns (74.027%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.618ns = ( 21.118 - 17.500 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          1.733     3.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X77Y39         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y39         FDCE (Prop_fdce_C_Q)         0.456     3.730 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/Q
                         net (fo=2, routed)           0.300     4.030    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN
    SLICE_X79Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.154 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.641     4.795    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.919 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.273    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.397 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.525    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.649 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.020     7.669    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_6_11/ADDRA2
    SLICE_X82Y40         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.793 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.967     8.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[7]
    SLICE_X80Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.656     9.540    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X81Y40         LUT5 (Prop_lut5_I4_O)        0.124     9.664 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.062 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.062    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.176    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.404 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=2, routed)           0.468    10.871    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.184 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.660    11.845    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X79Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_comp/O
                         net (fo=2, routed)           0.727    12.696    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X74Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.820 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1_comp/O
                         net (fo=104, routed)         1.197    14.017    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/A2
    SLICE_X66Y44         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.249    14.266 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.266    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/OC
    SLICE_X66Y44         MUXF7 (Prop_muxf7_I1_O)      0.247    14.513 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/F7.B/O
                         net (fo=1, routed)           0.000    14.513    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/O0
    SLICE_X66Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    14.611 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/F8/O
                         net (fo=2, routed)           1.062    15.673    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[16]_0
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.319    15.992 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_23/O
                         net (fo=1, routed)           0.801    16.793    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[5]
    SLICE_X60Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.917 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_15/O
                         net (fo=1, routed)           0.000    16.917    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_15_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.467 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[3]_i_10/CO[3]
                         net (fo=17, routed)          1.382    18.849    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.973 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20_comp_8/O
                         net (fo=1, routed)           0.282    19.255    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_31_31_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124    19.379 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1/O
                         net (fo=88, routed)          1.067    20.446    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/WE
    SLICE_X54Y30         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.542    21.117    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/WCLK
    SLICE_X54Y30         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMC/CLK
                         clock pessimism              0.138    21.255    
                         clock uncertainty           -0.265    20.991    
    SLICE_X54Y30         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.458    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         20.458    
                         arrival time                         -20.446    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.172ns  (logic 4.460ns (25.973%)  route 12.712ns (74.027%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.618ns = ( 21.118 - 17.500 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          1.733     3.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X77Y39         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y39         FDCE (Prop_fdce_C_Q)         0.456     3.730 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/Q
                         net (fo=2, routed)           0.300     4.030    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN
    SLICE_X79Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.154 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.641     4.795    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.919 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.273    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.397 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.525    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.649 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.020     7.669    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_6_11/ADDRA2
    SLICE_X82Y40         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.793 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.967     8.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[7]
    SLICE_X80Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.656     9.540    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X81Y40         LUT5 (Prop_lut5_I4_O)        0.124     9.664 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.062 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.062    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.176    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.404 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=2, routed)           0.468    10.871    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.184 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.660    11.845    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X79Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_comp/O
                         net (fo=2, routed)           0.727    12.696    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X74Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.820 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1_comp/O
                         net (fo=104, routed)         1.197    14.017    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/A2
    SLICE_X66Y44         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.249    14.266 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.266    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/OC
    SLICE_X66Y44         MUXF7 (Prop_muxf7_I1_O)      0.247    14.513 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/F7.B/O
                         net (fo=1, routed)           0.000    14.513    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/O0
    SLICE_X66Y44         MUXF8 (Prop_muxf8_I0_O)      0.098    14.611 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_5_5/F8/O
                         net (fo=2, routed)           1.062    15.673    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[16]_0
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.319    15.992 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_23/O
                         net (fo=1, routed)           0.801    16.793    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[5]
    SLICE_X60Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.917 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_15/O
                         net (fo=1, routed)           0.000    16.917    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_15_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.467 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[3]_i_10/CO[3]
                         net (fo=17, routed)          1.382    18.849    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.973 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_20_comp_8/O
                         net (fo=1, routed)           0.282    19.255    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_31_31_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I0_O)        0.124    19.379 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1/O
                         net (fo=88, routed)          1.067    20.446    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/WE
    SLICE_X54Y30         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.542    21.117    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/WCLK
    SLICE_X54Y30         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMD/CLK
                         clock pessimism              0.138    21.255    
                         clock uncertainty           -0.265    20.991    
    SLICE_X54Y30         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.458    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_21_23/RAMD
  -------------------------------------------------------------------
                         required time                         20.458    
                         arrival time                         -20.446    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.507ns  (logic 3.741ns (21.369%)  route 13.766ns (78.631%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT4=2 LUT5=4 LUT6=11 RAMD32=1)
  Clock Path Skew:        0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 21.128 - 17.500 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          1.733     3.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X77Y39         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y39         FDCE (Prop_fdce_C_Q)         0.456     3.730 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/Q
                         net (fo=2, routed)           0.300     4.030    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN
    SLICE_X79Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.154 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.641     4.795    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.919 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.273    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.397 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.525    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.649 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.020     7.669    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_6_11/ADDRA2
    SLICE_X82Y40         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.793 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.967     8.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[7]
    SLICE_X80Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.656     9.540    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X81Y40         LUT5 (Prop_lut5_I4_O)        0.124     9.664 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.062 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.062    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.176    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.404 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=2, routed)           0.468    10.871    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.184 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.660    11.845    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X79Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_comp/O
                         net (fo=2, routed)           0.727    12.696    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X74Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.820 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1_comp/O
                         net (fo=104, routed)         0.695    13.515    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[2]
    SLICE_X75Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.639 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[8][0]_i_2_comp/O
                         net (fo=64, routed)          1.106    14.745    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_121_0
    SLICE_X68Y49         LUT4 (Prop_lut4_I1_O)        0.124    14.869 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244/O
                         net (fo=1, routed)           0.698    15.568    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244_n_0
    SLICE_X67Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.692 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154/O
                         net (fo=1, routed)           0.403    16.095    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154_n_0
    SLICE_X67Y54         LUT5 (Prop_lut5_I1_O)        0.124    16.219 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61/O
                         net (fo=1, routed)           0.758    16.977    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I4_O)        0.124    17.101 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_24/O
                         net (fo=1, routed)           0.434    17.534    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_4
    SLICE_X71Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.658 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_comp/O
                         net (fo=9, routed)           0.625    18.283    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0
    SLICE_X69Y44         LUT6 (Prop_lut6_I3_O)        0.124    18.407 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_6/O
                         net (fo=8, routed)           0.698    19.106    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0
    SLICE_X63Y44         LUT4 (Prop_lut4_I2_O)        0.124    19.230 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_4_rewire/O
                         net (fo=3, routed)           0.616    19.846    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1
    SLICE_X59Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.970 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_1/O
                         net (fo=66, routed)          0.811    20.781    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[2]_0
    SLICE_X55Y43         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.553    21.128    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X55Y43         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_data_reg[18]/C
                         clock pessimism              0.138    21.266    
                         clock uncertainty           -0.265    21.002    
    SLICE_X55Y43         FDRE (Setup_fdre_C_CE)      -0.205    20.797    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_data_reg[18]
  -------------------------------------------------------------------
                         required time                         20.797    
                         arrival time                         -20.781    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.507ns  (logic 3.741ns (21.369%)  route 13.766ns (78.631%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT4=2 LUT5=4 LUT6=11 RAMD32=1)
  Clock Path Skew:        0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 21.128 - 17.500 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          1.733     3.274    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X77Y39         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y39         FDCE (Prop_fdce_C_Q)         0.456     3.730 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/Q
                         net (fo=2, routed)           0.300     4.030    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]_repN
    SLICE_X79Y39         LUT2 (Prop_lut2_I1_O)        0.124     4.154 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.641     4.795    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_38_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I4_O)        0.124     4.919 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20/O
                         net (fo=5, routed)           0.354     5.273    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_20_n_0
    SLICE_X80Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.397 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_8/O
                         net (fo=45, routed)          1.128     6.525    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]
    SLICE_X83Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.649 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.dual_port_ram1_reg_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.020     7.669    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_6_11/ADDRA2
    SLICE_X82Y40         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.793 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem.dual_port_ram1_reg_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.967     8.760    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/data_out1_0[7]
    SLICE_X80Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.884 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
                         net (fo=1, routed)           0.656     9.540    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0
    SLICE_X81Y40         LUT5 (Prop_lut5_I4_O)        0.124     9.664 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51/O
                         net (fo=1, routed)           0.000     9.664    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.062 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.062    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.176    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.404 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_25/CO[2]
                         net (fo=2, routed)           0.468    10.871    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7_0[0]
    SLICE_X77Y42         LUT6 (Prop_lut6_I3_O)        0.313    11.184 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
                         net (fo=5, routed)           0.660    11.845    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X79Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_comp/O
                         net (fo=2, routed)           0.727    12.696    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0
    SLICE_X74Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.820 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[4]_i_1_comp/O
                         net (fo=104, routed)         0.695    13.515    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[2]
    SLICE_X75Y41         LUT6 (Prop_lut6_I2_O)        0.124    13.639 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[8][0]_i_2_comp/O
                         net (fo=64, routed)          1.106    14.745    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_121_0
    SLICE_X68Y49         LUT4 (Prop_lut4_I1_O)        0.124    14.869 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244/O
                         net (fo=1, routed)           0.698    15.568    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_244_n_0
    SLICE_X67Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.692 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154/O
                         net (fo=1, routed)           0.403    16.095    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_154_n_0
    SLICE_X67Y54         LUT5 (Prop_lut5_I1_O)        0.124    16.219 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61/O
                         net (fo=1, routed)           0.758    16.977    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_61_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I4_O)        0.124    17.101 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr[20]_i_24/O
                         net (fo=1, routed)           0.434    17.534    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_4
    SLICE_X71Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.658 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_comp/O
                         net (fo=9, routed)           0.625    18.283    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_n_0
    SLICE_X69Y44         LUT6 (Prop_lut6_I3_O)        0.124    18.407 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_3_rewire_comp_6/O
                         net (fo=8, routed)           0.698    19.106    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_11_0
    SLICE_X63Y44         LUT4 (Prop_lut4_I2_O)        0.124    19.230 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_4_rewire/O
                         net (fo=3, routed)           0.616    19.846    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_prepared_reg_1
    SLICE_X59Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.970 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_addr[20]_i_1/O
                         net (fo=66, routed)          0.811    20.781    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[2]_0
    SLICE_X55Y43         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.553    21.128    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X55Y43         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_data_reg[4]/C
                         clock pessimism              0.138    21.266    
                         clock uncertainty           -0.265    21.002    
    SLICE_X55Y43         FDRE (Setup_fdre_C_CE)      -0.205    20.797    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                         20.797    
                         arrival time                         -20.781    
  -------------------------------------------------------------------
                         slack                                  0.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/shift_funcD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.559%)  route 0.403ns (68.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.586     0.978    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X77Y39         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y39         FDCE (Prop_fdce_C_Q)         0.141     1.118 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]/Q
                         net (fo=17, routed)          0.403     1.522    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]
    SLICE_X82Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.567 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[0]_i_1/O
                         net (fo=1, routed)           0.000     1.567    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/shift_funcD_reg[1]_7[0]
    SLICE_X82Y29         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/shift_funcD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.847     1.461    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/aclk
    SLICE_X82Y29         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/shift_funcD_reg[0]/C
                         clock pessimism             -0.036     1.425    
    SLICE_X82Y29         FDCE (Hold_fdce_C_D)         0.120     1.545    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/shift_funcD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.197%)  route 0.226ns (54.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.557     1.117    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X37Y50         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     1.258 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][15]/Q
                         net (fo=1, routed)           0.226     1.483    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][15]
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.528 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][15]_i_1/O
                         net (fo=1, routed)           0.000     1.528    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][15]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.830     1.444    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X37Y49         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][15]/C
                         clock pessimism             -0.054     1.390    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.482    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][15]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.019%)  route 0.240ns (62.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.584     1.144    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X57Y48         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141     1.285 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[22]/Q
                         net (fo=1, routed)           0.240     1.524    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/D[20]
    SLICE_X55Y51         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.846     1.460    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/aclk
    SLICE_X55Y51         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[22]/C
                         clock pessimism             -0.054     1.406    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.070     1.476    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.730%)  route 0.243ns (63.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.584     1.144    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X57Y48         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141     1.285 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_rd_addr_reg[23]/Q
                         net (fo=1, routed)           0.243     1.527    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/D[21]
    SLICE_X55Y51         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.846     1.460    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/aclk
    SLICE_X55Y51         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[23]/C
                         clock pessimism             -0.054     1.406    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.072     1.478    design_2_i/cpu_0/U0/cpu_axi_rd_cntrl_inst/axi_araddr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.565     1.125    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.289 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/Q
                         net (fo=1, routed)           0.107     1.395    design_2_i/bram_0/U0/bram_wrdata_a[25]
    RAMB36_X2Y9          RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.873     1.487    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X2Y9          RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.304     1.183    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     1.338    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.565     1.125    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.289 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/Q
                         net (fo=1, routed)           0.108     1.396    design_2_i/bram_0/U0/bram_wrdata_a[29]
    RAMB36_X2Y9          RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.873     1.487    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X2Y9          RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.304     1.183    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.338    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.470%)  route 0.257ns (64.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.584     1.144    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X59Y47         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.285 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[20]/Q
                         net (fo=1, routed)           0.257     1.541    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/D[18]
    SLICE_X57Y55         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.847     1.461    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/aclk
    SLICE_X57Y55         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[20]/C
                         clock pessimism             -0.054     1.407    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.072     1.479    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.161%)  route 0.260ns (64.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.583     1.142    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aclk
    SLICE_X56Y45         FDRE                                         r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y45         FDRE (Prop_fdre_C_Q)         0.141     1.283 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_wr_addr_reg[12]/Q
                         net (fo=1, routed)           0.260     1.544    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/D[10]
    SLICE_X57Y54         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.847     1.461    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/aclk
    SLICE_X57Y54         FDRE                                         r  design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[12]/C
                         clock pessimism             -0.054     1.407    
    SLICE_X57Y54         FDRE (Hold_fdre_C_D)         0.070     1.477    design_2_i/cpu_0/U0/cpu_axi_wr_cntrl_inst/axi_awaddr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_2_i/axi_full2lite_conver_0/U0/axi_full2lite_rd_cntrl_inst/s_axi_arready_buff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/axi_address_read_en_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.159%)  route 0.235ns (55.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.563     1.123    design_2_i/axi_full2lite_conver_0/U0/axi_full2lite_rd_cntrl_inst/aclk
    SLICE_X47Y49         FDRE                                         r  design_2_i/axi_full2lite_conver_0/U0/axi_full2lite_rd_cntrl_inst/s_axi_arready_buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.264 f  design_2_i/axi_full2lite_conver_0/U0/axi_full2lite_rd_cntrl_inst/s_axi_arready_buff_reg/Q
                         net (fo=6, routed)           0.235     1.499    design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/uart_m_axi_arready
    SLICE_X47Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.544 r  design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/axi_address_read_en_buff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.544    design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/axi_address_read_en_buff[2]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/axi_address_read_en_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.825     1.439    design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/aclk
    SLICE_X47Y50         FDRE                                         r  design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/axi_address_read_en_buff_reg[2]/C
                         clock pessimism             -0.054     1.385    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.092     1.477    design_2_i/crossbar_wrap_0/U0/crossbar_inst/plasoc_crossbar_axi4_read_cntrl_inst/axi_address_read_en_buff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.556     1.116    design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y94         FDRE                                         r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.257 r  design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.056     1.312    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X36Y94         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.824     1.438    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y94         SRLC32E                                      r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.309     1.129    
    SLICE_X36Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.246    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.750 }
Period(ns):         17.500
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         17.500      13.500     XADC_X0Y0       design_2_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X2Y8     design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X2Y9     design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X2Y8     design_2_i/bram_0/U0/bram_buff_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X2Y9     design_2_i/bram_0/U0/bram_buff_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y16  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y19  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/I
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y18  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/I
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y17  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/I
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y20  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/I
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y43    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y43    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y43    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y43    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_9_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y44    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y44    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y44    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X58Y44    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X54Y42    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X54Y42    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y42    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y42    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y42    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y42    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X62Y33    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X62Y33    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X62Y33    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X22Y49    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X22Y49    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.750       7.500      SLICE_X22Y49    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.008ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.554ns  (logic 0.576ns (7.625%)  route 6.978ns (92.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 20.239 - 17.500 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.636     3.918    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     4.374 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     6.410    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     6.530 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=470, routed)         4.942    11.472    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X79Y39         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          1.559    20.239    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_3_alias
    SLICE_X79Y39         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
                         clock pessimism              0.115    20.353    
                         clock uncertainty           -0.265    20.089    
    SLICE_X79Y39         FDCE (Recov_fdce_C_CLR)     -0.608    19.481    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.481    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                  8.008    

Slack (MET) :             8.008ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.554ns  (logic 0.576ns (7.625%)  route 6.978ns (92.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 20.239 - 17.500 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.636     3.918    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     4.374 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     6.410    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     6.530 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=470, routed)         4.942    11.472    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X79Y39         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          1.559    20.239    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_3_alias
    SLICE_X79Y39         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]/C
                         clock pessimism              0.115    20.353    
                         clock uncertainty           -0.265    20.089    
    SLICE_X79Y39         FDCE (Recov_fdce_C_CLR)     -0.608    19.481    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         19.481    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                  8.008    

Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica_1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.576ns (8.162%)  route 6.481ns (91.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 20.237 - 17.500 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.636     3.918    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     4.374 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     6.410    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     6.530 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=470, routed)         4.445    10.975    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X77Y38         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          1.558    20.237    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_3_alias
    SLICE_X77Y38         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica_1/C
                         clock pessimism              0.115    20.352    
                         clock uncertainty           -0.265    20.088    
    SLICE_X77Y38         FDCE (Recov_fdce_C_CLR)     -0.608    19.480    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica_1
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  8.505    

Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica_1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.576ns (8.162%)  route 6.481ns (91.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 20.237 - 17.500 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.636     3.918    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     4.374 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     6.410    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     6.530 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=470, routed)         4.445    10.975    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X77Y38         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          1.558    20.237    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_3_alias
    SLICE_X77Y38         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica_1/C
                         clock pessimism              0.115    20.352    
                         clock uncertainty           -0.265    20.088    
    SLICE_X77Y38         FDCE (Recov_fdce_C_CLR)     -0.608    19.480    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica_1
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  8.505    

Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.576ns (8.162%)  route 6.481ns (91.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 20.237 - 17.500 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.636     3.918    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     4.374 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     6.410    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     6.530 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=470, routed)         4.445    10.975    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X77Y38         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          1.558    20.237    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_3_alias
    SLICE_X77Y38         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]_replica/C
                         clock pessimism              0.115    20.352    
                         clock uncertainty           -0.265    20.088    
    SLICE_X77Y38         FDCE (Recov_fdce_C_CLR)     -0.608    19.480    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]_replica
  -------------------------------------------------------------------
                         required time                         19.480    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  8.505    

Slack (MET) :             8.577ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/b_busD_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 0.576ns (7.236%)  route 7.384ns (92.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 21.122 - 17.500 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.636     3.918    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     4.374 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     6.410    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     6.530 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=470, routed)         5.348    11.878    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/mult_funcD_reg[0]_1
    SLICE_X77Y26         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/b_busD_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.133    19.036    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    19.127 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.133    19.260    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    19.351 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.133    19.484    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.575 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.546    21.121    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/aclk
    SLICE_X77Y26         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/b_busD_reg[23]/C
                         clock pessimism              0.207    21.328    
                         clock uncertainty           -0.265    21.064    
    SLICE_X77Y26         FDCE (Recov_fdce_C_CLR)     -0.608    20.456    design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/b_busD_reg[23]
  -------------------------------------------------------------------
                         required time                         20.456    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  8.577    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 0.576ns (7.997%)  route 6.627ns (92.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 20.462 - 17.500 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.636     3.918    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     4.374 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     6.410    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     6.530 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=470, routed)         4.590    11.121    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X77Y39         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          1.559    20.462    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X77Y39         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]/C
                         clock pessimism              0.138    20.600    
                         clock uncertainty           -0.265    20.336    
    SLICE_X77Y39         FDCE (Recov_fdce_C_CLR)     -0.608    19.728    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 0.576ns (7.997%)  route 6.627ns (92.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 20.462 - 17.500 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.636     3.918    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     4.374 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     6.410    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     6.530 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=470, routed)         4.590    11.121    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X77Y39         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          1.559    20.462    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X77Y39         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]_replica/C
                         clock pessimism              0.138    20.600    
                         clock uncertainty           -0.265    20.336    
    SLICE_X77Y39         FDCE (Recov_fdce_C_CLR)     -0.608    19.728    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 0.576ns (7.997%)  route 6.627ns (92.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 20.462 - 17.500 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.636     3.918    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     4.374 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     6.410    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     6.530 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=470, routed)         4.590    11.121    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X77Y39         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          1.559    20.462    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X77Y39         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica/C
                         clock pessimism              0.138    20.600    
                         clock uncertainty           -0.265    20.336    
    SLICE_X77Y39         FDCE (Recov_fdce_C_CLR)     -0.608    19.728    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_replica
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  8.607    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 0.576ns (7.997%)  route 6.627ns (92.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 20.462 - 17.500 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.146     1.687    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.788 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.146     1.934    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.035 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.146     2.181    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.282 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        1.636     3.918    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     4.374 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         2.036     6.410    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/aresetn
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.120     6.530 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=470, routed)         4.590    11.121    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X77Y39         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          1.559    20.462    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_2_alias
    SLICE_X77Y39         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]/C
                         clock pessimism              0.138    20.600    
                         clock uncertainty           -0.265    20.336    
    SLICE_X77Y39         FDCE (Recov_fdce_C_CLR)     -0.608    19.728    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  8.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.124%)  route 0.526ns (73.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.545     1.105    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.246 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.355    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.400 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.417     1.817    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y81         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.838     1.452    design_2_i/uart_0/U0/aclk
    SLICE_X59Y81         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[0]/C
                         clock pessimism             -0.059     1.393    
    SLICE_X59Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.301    design_2_i/uart_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.124%)  route 0.526ns (73.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.545     1.105    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.246 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.355    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.400 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.417     1.817    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y81         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.838     1.452    design_2_i/uart_0/U0/aclk
    SLICE_X59Y81         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[2]/C
                         clock pessimism             -0.059     1.393    
    SLICE_X59Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.301    design_2_i/uart_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.124%)  route 0.526ns (73.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.545     1.105    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.246 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.355    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.400 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.417     1.817    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y81         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.838     1.452    design_2_i/uart_0/U0/aclk
    SLICE_X59Y81         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[3]/C
                         clock pessimism             -0.059     1.393    
    SLICE_X59Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.301    design_2_i/uart_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.545     1.105    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.246 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.355    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.400 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.482     1.881    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y82         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.839     1.453    design_2_i/uart_0/U0/aclk
    SLICE_X59Y82         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[1]/C
                         clock pessimism             -0.059     1.394    
    SLICE_X59Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.302    design_2_i/uart_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.545     1.105    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.246 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.355    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.400 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.482     1.881    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y82         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.839     1.453    design_2_i/uart_0/U0/aclk
    SLICE_X59Y82         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[4]/C
                         clock pessimism             -0.059     1.394    
    SLICE_X59Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.302    design_2_i/uart_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.545     1.105    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.246 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.355    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.400 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.482     1.881    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y82         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.839     1.453    design_2_i/uart_0/U0/aclk
    SLICE_X59Y82         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[5]/C
                         clock pessimism             -0.059     1.394    
    SLICE_X59Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.302    design_2_i/uart_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.545     1.105    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.246 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.355    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.400 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.482     1.881    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y82         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.839     1.453    design_2_i/uart_0/U0/aclk
    SLICE_X59Y82         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[6]/C
                         clock pessimism             -0.059     1.394    
    SLICE_X59Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.302    design_2_i/uart_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.545     1.105    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.246 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.355    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.400 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.482     1.881    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y82         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.839     1.453    design_2_i/uart_0/U0/aclk
    SLICE_X59Y82         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[8]/C
                         clock pessimism             -0.059     1.394    
    SLICE_X59Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.302    design_2_i/uart_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/one_hz_pulse_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.945%)  route 0.591ns (76.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.545     1.105    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.246 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.355    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.400 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.482     1.881    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y82         FDCE                                         f  design_2_i/uart_0/U0/one_hz_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.839     1.453    design_2_i/uart_0/U0/aclk
    SLICE_X59Y82         FDCE                                         r  design_2_i/uart_0/U0/one_hz_pulse_reg/C
                         clock pessimism             -0.059     1.394    
    SLICE_X59Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.302    design_2_i/uart_0/U0/one_hz_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/uart_0/U0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.730%)  route 0.670ns (78.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.030     0.422    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.030     0.478    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.030     0.534    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.560 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.545     1.105    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X49Y78         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.246 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         0.109     1.355    design_2_i/uart_0/U0/uart_core_inst/aresetn
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.400 f  design_2_i/uart_0/U0/uart_core_inst/axi_awready_buff_i_1/O
                         net (fo=78, routed)          0.561     1.961    design_2_i/uart_0/U0/uart_core_inst_n_0
    SLICE_X59Y84         FDCE                                         f  design_2_i/uart_0/U0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3/O
                         net (fo=11, routed)          0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=10, routed)          0.033     0.461    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=7, routed)           0.033     0.523    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=10, routed)          0.033     0.585    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.614 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5074, routed)        0.841     1.455    design_2_i/uart_0/U0/aclk
    SLICE_X59Y84         FDCE                                         r  design_2_i/uart_0/U0/counter_reg[13]/C
                         clock pessimism             -0.059     1.396    
    SLICE_X59Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.304    design_2_i/uart_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.657    





