{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1458795332646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SOC_golden_top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SOC_golden_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1458795334113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458795334284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458795334284 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1458795334830 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK AudioClk:u1\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance AudioClk:u1\|AudioClk_audio_pll_0:audio_pll_0\|AudioClk_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1458795334893 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Fitter" 0 -1 1458795334893 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_audio:pll_audio\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_audio:pll_audio\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1458795335064 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337825 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337825 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337825 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337825 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337841 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337841 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337841 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337841 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337841 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337841 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337841 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337841 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337841 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337841 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337841 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337841 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337888 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337888 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337888 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337888 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337888 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337888 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337888 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337888 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337888 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337888 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337888 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337888 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337903 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337903 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337903 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a31 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:\\write_used_gen:wdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a31 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 301 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337903 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337966 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337966 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337966 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337966 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337966 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337966 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337966 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337966 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337966 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337981 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337981 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337981 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337981 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337981 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337981 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337981 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337981 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337981 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337981 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337981 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337981 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337981 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337981 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795337997 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338122 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338122 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338122 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338122 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:write_master\|alt_cusp151_general_fifo:cmd_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_vrr1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_vrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_vrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 2074 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338122 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338200 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338200 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338200 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338200 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338215 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338215 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338231 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338247 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp151_avalon_mm_bursting_master_fifo:read_master\|alt_cusp151_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp151_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_rrr1:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_rrr1.tdf" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/db/altsyncram_rrr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_ram_fifo.vhd" 145 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_general_fifo.vhd" 237 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_cusp151_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_alt_vip_vfb_0.vhd" 1948 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 801 0 0 } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 450 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1458795338247 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1458795339120 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1458795339198 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1458795387246 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1458795398681 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 369 " "No exact pin location assignment(s) for 72 pins of 369 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1458795403954 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3910 10611 11489 0 0 ""}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1458795404172 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1458795404172 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1458795487882 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1458795497320 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1458795497320 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_audio:pll_audio\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_audio:pll_audio\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1458795497320 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1458795497320 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "7 s (7 global) " "Promoted 7 clocks (7 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 21 global CLKCTRL_G11 " "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 21 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1458795503529 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 20591 global CLKCTRL_G6 " "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 20591 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1458795503529 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G5 " "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1458795503529 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 269 global CLKCTRL_G7 " "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 with 269 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1458795503529 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[4\]~CLKENA0 303 global CLKCTRL_G1 " "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[4\]~CLKENA0 with 303 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1458795503529 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 1862 global CLKCTRL_G4 " "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 1862 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1458795503529 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_audio:pll_audio\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3 global CLKCTRL_G3 " "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_audio:pll_audio\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1458795503529 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1458795503529 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "4 s (4 global) " "Automatically promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 4924 global CLKCTRL_G2 " "CLOCK_50~inputCLKENA0 with 4924 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1458795503529 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 10193 global CLKCTRL_G0 " "DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 10193 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1458795503529 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1458795503529 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_scheduler:scheduler\|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0CLKENA0 7149 global CLKCTRL_G10 " "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_alt_vip_cl_scl_0:alt_vip_cl_scl_0\|alt_vip_scaler_scheduler:scheduler\|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0CLKENA0 with 7149 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1458795503529 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1458795503529 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TD_CLK27~inputCLKENA0 328 global CLKCTRL_G15 " "TD_CLK27~inputCLKENA0 with 328 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1458795503529 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1458795503529 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:15 " "Fitter periphery placement operations ending: elapsed time is 00:00:15" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458795503669 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipcti131_common_sync " "Entity alt_vipcti131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cnq1 " "Entity dcfifo_cnq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hrq1 " "Entity dcfifo_hrq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_stp1 " "Entity dcfifo_stp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458795534542 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1458795534542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795537256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795537272 ""}  } { { "C:/altera/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795537272 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC_golden_top.sdc " "Reading SDC File: 'DE1_SOC_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458795537272 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 52 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 52 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458795537381 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458795537381 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458795537381 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458795537381 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458795537381 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 52 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 52 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458795537381 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{u1\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u1\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{u1\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458795537381 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name \{u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name \{u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458795537381 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458795537381 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1458795537381 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1458795537381 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458795537381 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458795537724 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458795537755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1458795537771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795543964 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795543964 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795543964 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795543995 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795543995 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795543995 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458795543995 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544011 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544011 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544011 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544011 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544011 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544011 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544011 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544011 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544027 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544027 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544027 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544027 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544027 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544027 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544027 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544027 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544027 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544027 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544027 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544027 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544027 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544042 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544042 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544042 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544042 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544042 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544042 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544042 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544042 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544042 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544042 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544042 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544042 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544042 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544042 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544058 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544073 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544073 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544073 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544073 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544073 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544073 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544073 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544073 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544073 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544073 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544073 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544073 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544089 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544105 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544105 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544105 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544105 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544105 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544105 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544105 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_QSYS_hps_0_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795544105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544105 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE1_SoC_QSYS_hps_0_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at DE1_SoC_QSYS_hps_0_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795544105 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795544105 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458795544105 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458795544136 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458795546055 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458795546055 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1458795546273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546585 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546585 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546585 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546585 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546585 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546585 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546585 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546585 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546601 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546601 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546601 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546601 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546601 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546601 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546601 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546601 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546601 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546601 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546601 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546616 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546616 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546616 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546616 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546616 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546616 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546616 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546616 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546616 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546616 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546632 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546632 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546632 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546632 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546632 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546632 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546632 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546632 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546632 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546647 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546647 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546647 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546647 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458795546647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipcti131_cvi.sdc 19 *alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:refclk_divider_value_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipcti131_cvi.sdc(19): *alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:refclk_divider_value_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipcti131_cvi.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipcti131_cvi.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:refclk_divider_value_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:refclk_divider_value_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546663 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipcti131_cvi.sdc 20 *alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:sof_sample_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipcti131_cvi.sdc(20): *alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:sof_sample_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipcti131_cvi.sdc 20 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipcti131_cvi.sdc(20): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:sof_sample_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:sof_sample_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546663 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipcti131_cvi.sdc 21 *alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:sof_line_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipcti131_cvi.sdc(21): *alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:sof_line_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipcti131_cvi.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipcti131_cvi.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:sof_line_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:sof_line_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546663 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipcti131_cvi.sdc 22 *alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:sof_subsample_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipcti131_cvi.sdc(22): *alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:sof_subsample_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipcti131_cvi.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipcti131_cvi.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:sof_subsample_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:sof_subsample_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546663 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipcti131_cvi.sdc 23 *alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipcti131_cvi.sdc(23): *alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipcti131_cvi.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipcti131_cvi.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546663 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipcti131_cvi.sdc 24 *alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:*vid_std_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipcti131_cvi.sdc(24): *alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:*vid_std_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1458795546663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipcti131_cvi.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipcti131_cvi.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:*vid_std_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipcti131_Vid2IS:*\|alt_vipcti131_common_sync:*vid_std_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1458795546663 ""}  } { { "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SoC_QSYS/synthesis/submodules/alt_vipcti131_cvi.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1458795546663 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c:u4\|END " "Node: i2c:u4\|END was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_500:u3\|VOL_SET_SIGNAL i2c:u4\|END " "Register CLOCK_500:u3\|VOL_SET_SIGNAL is being clocked by i2c:u4\|END" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458795547178 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458795547178 "|DE1_SOC_golden_top|i2c:u4|END"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_500:u3\|COUNTER_500\[9\] " "Node: CLOCK_500:u3\|COUNTER_500\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c:u4\|END CLOCK_500:u3\|COUNTER_500\[9\] " "Register i2c:u4\|END is being clocked by CLOCK_500:u3\|COUNTER_500\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458795547178 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458795547178 "|DE1_SOC_golden_top|CLOCK_500:u3|COUNTER_500[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458795547178 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458795547178 "|DE1_SOC_golden_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458795547178 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458795547178 "|DE1_SOC_golden_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458795547178 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458795547178 "|DE1_SOC_golden_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u1\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1458795547443 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1458795547443 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1458795550360 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1458795550360 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1458795550516 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1458795550516 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1458795550532 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 32 clocks " "Found 32 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.000   clock_27_0 " "  37.000   clock_27_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_0 " "  20.000   clock_50_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.466 u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.466 u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.258 u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  54.258 u0\|pll_audio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.923 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.923 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.692 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   7.692 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.692 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   7.692 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 100.000 u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384 u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  15.384 u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 u0\|pll_sys\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  25.000 u0\|pll_sys\|altera_pll_i\|general\[4\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.379 u1\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.379 u1\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458795550532 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1458795550532 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458795557801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458795557817 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1458795557879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458795558223 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1458795559346 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458795559361 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1458795559361 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458795559361 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1458795559970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1458795560266 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1458795560609 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1458795575975 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1458795598299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "154 EC " "Packed 154 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1458795598673 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1686 DSP block " "Packed 1686 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1458795598673 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1458795598673 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 I/O output buffer " "Packed 51 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1458795598673 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "65 " "Created 65 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1458795598673 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1458795598673 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1458795603307 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1458795619422 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1458795637393 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 437 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 437 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1458795782021 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1458795782130 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1458795811193 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1458795811193 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1458795926258 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1458795926368 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1458795930127 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1458795951889 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:06:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:06:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1458795968503 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1458795982294 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1458795983932 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1458795988487 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1458795989033 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1458796005397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1458796031184 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 DSP block " "Packed 32 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1458796031839 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1458796031839 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1458796031839 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:11:08 " "Fitter preparation operations ending: elapsed time is 00:11:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458796050591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1458796065380 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1458796071698 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1458796084505 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1458796095550 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "7 " "Fitter has implemented the following 7 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1458796192286 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1458796192286 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "7 " "Fitter has implemented the following 7 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1458796192286 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1458796192286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:05 " "Fitter placement preparation operations ending: elapsed time is 00:02:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458796192286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1458796337618 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1458796576160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:06:24 " "Fitter placement operations ending: elapsed time is 00:06:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458796576175 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1458796626033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1458796637905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.6% " "3e+03 ns of routing delay (approximately 1.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1458796766169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X56_Y23 X66_Y34 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X56_Y23 to location X66_Y34" {  } { { "loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X56_Y23 to location X66_Y34"} { { 12 { 0 ""} 56 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1458796776527 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1458796776527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:02 " "Fitter routing operations ending: elapsed time is 00:03:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458796833564 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 319.64 " "Total time spent on timing analysis during the Fitter is 319.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1458797006132 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458797011904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458797043681 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458797043837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458797070936 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1458797082995 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:04:44 " "Fitter post-fit operations ending: elapsed time is 00:04:44" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458797290694 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1458797301255 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "80 " "Following 80 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3618 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3619 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3620 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3621 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3622 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3623 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3624 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3625 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3626 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3627 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3628 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3629 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3630 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3631 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3632 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3633 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3634 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3635 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3636 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3637 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3638 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3639 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3640 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3641 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3642 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3643 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3644 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3645 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3646 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3647 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3648 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3649 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3650 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3651 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3652 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3653 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3654 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3655 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3656 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3657 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3658 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3659 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3660 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3661 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3662 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3663 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3664 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3665 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3666 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3667 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3668 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3669 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3670 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3671 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3672 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3673 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3674 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3675 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3676 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3677 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3678 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3679 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3680 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3681 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3682 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3683 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3684 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3685 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3686 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3687 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3688 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3689 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3943 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3944 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 179 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3945 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3946 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3881 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3882 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3884 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3934 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458797304578 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1458797304578 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3762 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3754 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3755 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3756 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3757 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3758 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3759 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3760 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3761 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3763 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3764 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3765 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3766 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3767 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3768 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3769 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3770 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3771 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3772 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3773 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3774 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3775 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3776 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3777 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3778 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3779 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3780 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3781 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3782 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3783 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3784 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3785 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3786 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3787 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3788 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3789 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3790 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3791 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3792 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_hps_0:hps_0\|DE1_SoC_QSYS_hps_0_hps_io:hps_io\|DE1_SoC_QSYS_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/" { { 0 { 0 ""} 0 3793 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1458797304609 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1458797304609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.fit.smsg " "Generated suppressed messages file C:/SeniorProject/Altera_Karaoke_DE1_Quartus_15_1_v1_3/DE1_SOC_golden_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1458797320115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 343 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 343 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458797365168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 01:29:25 2016 " "Processing ended: Thu Mar 24 01:29:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458797365168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:34:11 " "Elapsed time: 00:34:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458797365168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:51:39 " "Total CPU time (on all processors): 00:51:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458797365168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1458797365168 ""}
