--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Test.twx Test.ncd -o Test.twr Test.pcf

Design file:              Test.ncd
Physical constraint file: Test.pcf
Device,package,speed:     xc7k325t,fbg676,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
en          |   -0.208(R)|      FAST  |    2.957(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<0>      |   -0.885(R)|      FAST  |    2.970(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<1>      |   -0.807(R)|      FAST  |    2.860(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<2>      |   -0.668(R)|      FAST  |    2.732(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<3>      |   -0.965(R)|      FAST  |    3.058(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<4>      |   -0.960(R)|      FAST  |    3.067(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<5>      |   -0.906(R)|      FAST  |    2.975(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<6>      |   -0.809(R)|      FAST  |    2.914(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<7>      |   -0.720(R)|      FAST  |    2.794(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<8>      |   -0.917(R)|      FAST  |    3.010(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<9>      |   -0.852(R)|      FAST  |    2.942(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<10>     |   -0.950(R)|      FAST  |    3.048(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<11>     |   -0.935(R)|      FAST  |    3.050(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<12>     |   -1.035(R)|      FAST  |    3.139(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<13>     |   -1.040(R)|      FAST  |    3.173(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<14>     |   -1.007(R)|      FAST  |    3.126(R)|      SLOW  |clk_BUFGP         |   0.000|
inp<15>     |   -1.018(R)|      FAST  |    3.158(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
outp<0>      |         8.679(R)|      SLOW  |         4.014(R)|      FAST  |clk_BUFGP         |   0.000|
outp<1>      |         8.804(R)|      SLOW  |         4.143(R)|      FAST  |clk_BUFGP         |   0.000|
outp<2>      |         8.834(R)|      SLOW  |         4.097(R)|      FAST  |clk_BUFGP         |   0.000|
outp<3>      |         8.651(R)|      SLOW  |         4.014(R)|      FAST  |clk_BUFGP         |   0.000|
outp<4>      |         8.889(R)|      SLOW  |         4.229(R)|      FAST  |clk_BUFGP         |   0.000|
outp<5>      |         8.558(R)|      SLOW  |         4.035(R)|      FAST  |clk_BUFGP         |   0.000|
outp<6>      |         8.912(R)|      SLOW  |         4.160(R)|      FAST  |clk_BUFGP         |   0.000|
outp<7>      |         9.303(R)|      SLOW  |         4.261(R)|      FAST  |clk_BUFGP         |   0.000|
outp<8>      |         9.033(R)|      SLOW  |         4.318(R)|      FAST  |clk_BUFGP         |   0.000|
outp<9>      |         8.842(R)|      SLOW  |         4.205(R)|      FAST  |clk_BUFGP         |   0.000|
outp<10>     |         8.969(R)|      SLOW  |         4.250(R)|      FAST  |clk_BUFGP         |   0.000|
outp<11>     |         9.119(R)|      SLOW  |         4.253(R)|      FAST  |clk_BUFGP         |   0.000|
outp<12>     |         9.077(R)|      SLOW  |         4.321(R)|      FAST  |clk_BUFGP         |   0.000|
outp<13>     |         9.164(R)|      SLOW  |         4.219(R)|      FAST  |clk_BUFGP         |   0.000|
outp<14>     |         9.182(R)|      SLOW  |         4.306(R)|      FAST  |clk_BUFGP         |   0.000|
outp<15>     |         9.196(R)|      SLOW  |         4.331(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<0> |         8.092(R)|      SLOW  |         3.848(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<1> |         8.096(R)|      SLOW  |         3.851(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<2> |         8.074(R)|      SLOW  |         3.828(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<3> |         8.044(R)|      SLOW  |         3.805(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<4> |         8.042(R)|      SLOW  |         3.805(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<5> |         8.018(R)|      SLOW  |         3.789(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<6> |         8.088(R)|      SLOW  |         3.824(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<7> |         8.029(R)|      SLOW  |         3.793(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<8> |         8.251(R)|      SLOW  |         3.929(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<9> |         8.125(R)|      SLOW  |         3.857(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<10>|         8.101(R)|      SLOW  |         3.851(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<11>|         8.280(R)|      SLOW  |         3.955(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<12>|         8.321(R)|      SLOW  |         3.963(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<13>|         8.161(R)|      SLOW  |         3.884(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<14>|         8.275(R)|      SLOW  |         3.939(R)|      FAST  |clk_BUFGP         |   0.000|
outp_midi<15>|         8.112(R)|      SLOW  |         3.849(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.470|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jul 02 23:33:15 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5263 MB



