
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6101 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.684 ; gain = 74.973 ; free physical = 1630 ; free virtual = 3481
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:17]
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider' [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Clock_Divider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider' (1#1) [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Clock_Divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'Audio_Capture' [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Audio_Capture' (2#1) [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Audio_Capture.v:25]
INFO: [Synth 8-6157] synthesizing module 'Clock_Single_Pulse' [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Clock_Single_Pulse.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Single_Pulse' (3#1) [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Clock_Single_Pulse.v:3]
INFO: [Synth 8-6157] synthesizing module 'Single_Pulse' [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Single_Pulse.v:3]
INFO: [Synth 8-6157] synthesizing module 'DFF' [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/DFF.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (4#1) [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/DFF.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Single_Pulse' (5#1) [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Single_Pulse.v:3]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:124]
INFO: [Synth 8-226] default block is never used [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:201]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:349]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (6#1) [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Display.v:36]
WARNING: [Synth 8-350] instance 'oled_display' of module 'Oled_Display' requires 15 connections, but only 11 given [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:50]
INFO: [Synth 8-6157] synthesizing module 'Draw_Oled' [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:54]
INFO: [Synth 8-6157] synthesizing module 'Oled_Border' [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Border.v:3]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oled_Border' (7#1) [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Border.v:3]
WARNING: [Synth 8-350] instance 'oled_border' of module 'Oled_Border' requires 6 connections, but only 5 given [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:54]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
INFO: [Synth 8-6157] synthesizing module 'Oled_Volume_Bar' [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Volume_Bar.v:3]
	Parameter Rect_Width bound to: 8 - type: integer 
	Parameter Rect_Height bound to: 2 - type: integer 
	Parameter Bar_x bound to: 80 - type: integer 
	Parameter Bar_y bound to: 8 - type: integer 
	Parameter High_Rect_y bound to: 8 - type: integer 
	Parameter Medium_Rect_y bound to: 23 - type: integer 
	Parameter Low_Rect_y bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Oled_In_Rect' [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_In_Rect.v:3]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oled_In_Rect' (8#1) [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_In_Rect.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Volume_Bar' (9#1) [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Volume_Bar.v:3]
WARNING: [Synth 8-350] instance 'oled_volume_bar' of module 'Oled_Volume_Bar' requires 8 connections, but only 7 given [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
INFO: [Synth 8-6157] synthesizing module 'Oled_Pulse' [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Pulse.v:3]
INFO: [Synth 8-6157] synthesizing module 'Oled_In_Circle' [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_In_Circle.v:3]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter offset_x bound to: 48 - type: integer 
	Parameter offset_y bound to: 32 - type: integer 
	Parameter offset_x_sq bound to: 2304 - type: integer 
	Parameter offset_y_sq bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Oled_In_Circle' (10#1) [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_In_Circle.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Pulse' (11#1) [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Oled_Pulse.v:3]
WARNING: [Synth 8-350] instance 'oled_pulse' of module 'Oled_Pulse' requires 4 connections, but only 3 given [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Oled' (12#1) [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:3]
WARNING: [Synth 8-3848] Net volume_level in module/entity Top_Student does not have driver. [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (13#1) [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Top_Student.v:17]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JX[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1300.309 ; gain = 119.598 ; free physical = 1640 ; free virtual = 3492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[15] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[14] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[13] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[12] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[11] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[10] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[9] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[8] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[7] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[6] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[5] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[4] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[3] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[2] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[1] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_volume_bar:in_oled_data[0] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:55]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[15] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[14] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[13] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[12] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[11] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[10] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[9] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[8] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[7] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[6] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[5] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[4] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[3] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[2] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[1] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
WARNING: [Synth 8-3295] tying undriven pin oled_pulse:in_oled_data[0] to constant 0 [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Draw_Oled.v:56]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1300.309 ; gain = 119.598 ; free physical = 1640 ; free virtual = 3493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1300.309 ; gain = 119.598 ; free physical = 1640 ; free virtual = 3493
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/shared/labs/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [/shared/labs/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/shared/labs/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1640.660 ; gain = 0.000 ; free physical = 1380 ; free virtual = 3237
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1640.660 ; gain = 459.949 ; free physical = 1462 ; free virtual = 3320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1640.660 ; gain = 459.949 ; free physical = 1462 ; free virtual = 3320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1640.660 ; gain = 459.949 ; free physical = 1463 ; free virtual = 3321
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clock0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1640.660 ; gain = 459.949 ; free physical = 1453 ; free virtual = 3312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 16    
	   3 Input      7 Bit       Adders := 16    
	   2 Input      7 Bit       Adders := 17    
	   2 Input      6 Bit       Adders := 17    
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Clock_Divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Audio_Capture 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Clock_Single_Pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Oled_Border 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Oled_In_Rect 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
Module Oled_Volume_Bar 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module Oled_In_Circle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module Oled_Pulse 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Draw_Oled 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element clock_1/clock_reg was removed.  [/shared/labs/SoundDisplay/SoundDisplay.srcs/sources_1/new/Clock_Divider.v:14]
INFO: [Synth 8-5545] ROM "clock_20k/clock0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_6p25m/clock0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clock_20k/clock0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_6p25m/clock0" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Top_Student has unconnected port JX[2]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 1640.660 ; gain = 459.949 ; free physical = 1428 ; free virtual = 3287
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1640.660 ; gain = 459.949 ; free physical = 1307 ; free virtual = 3166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 1640.660 ; gain = 459.949 ; free physical = 1304 ; free virtual = 3162
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (volume_bar_level_reg[1]) is unused and will be removed from module Top_Student.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1648.676 ; gain = 467.965 ; free physical = 1303 ; free virtual = 3161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1648.676 ; gain = 467.965 ; free physical = 1303 ; free virtual = 3161
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1648.676 ; gain = 467.965 ; free physical = 1303 ; free virtual = 3161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1648.676 ; gain = 467.965 ; free physical = 1303 ; free virtual = 3161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1648.676 ; gain = 467.965 ; free physical = 1303 ; free virtual = 3161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.676 ; gain = 467.965 ; free physical = 1303 ; free virtual = 3161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.676 ; gain = 467.965 ; free physical = 1303 ; free virtual = 3161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   348|
|3     |LUT1   |   100|
|4     |LUT2   |   671|
|5     |LUT3   |   367|
|6     |LUT4   |   135|
|7     |LUT5   |   210|
|8     |LUT6   |   551|
|9     |MUXF7  |     3|
|10    |FDRE   |   202|
|11    |FDRE_1 |    31|
|12    |FDSE_1 |     1|
|13    |IBUF   |    10|
|14    |OBUF   |    21|
|15    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-------------------+------+
|      |Instance             |Module             |Cells |
+------+---------------------+-------------------+------+
|1     |top                  |                   |  2653|
|2     |  audio_capture      |Audio_Capture      |    77|
|3     |  clock_20k          |Clock_Divider      |    44|
|4     |  clock_6p25m        |Clock_Divider_0    |    44|
|5     |  clock_single_pulse |Clock_Single_Pulse |    34|
|6     |  draw_oled          |Draw_Oled          |   483|
|7     |    oled_border      |Oled_Border        |     0|
|8     |    oled_pulse       |Oled_Pulse         |   224|
|9     |      circle         |Oled_In_Circle     |   224|
|10    |    oled_volume_bar  |Oled_Volume_Bar    |   141|
|11    |  nolabel_line49     |Single_Pulse       |     5|
|12    |    dff1             |DFF                |     2|
|13    |    dff2             |DFF_1              |     3|
|14    |  oled_display       |Oled_Display       |  1770|
+------+---------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.676 ; gain = 467.965 ; free physical = 1303 ; free virtual = 3161
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1648.676 ; gain = 127.613 ; free physical = 1357 ; free virtual = 3216
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 1648.684 ; gain = 467.965 ; free physical = 1368 ; free virtual = 3227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 393 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDRE_1 => FDRE (inverted pins: C): 31 instances
  FDSE_1 => FDSE (inverted pins: C): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1664.684 ; gain = 484.000 ; free physical = 1357 ; free virtual = 3216
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/shared/labs/SoundDisplay/SoundDisplay.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1688.695 ; gain = 0.000 ; free physical = 1354 ; free virtual = 3215
INFO: [Common 17-206] Exiting Vivado at Wed Mar 25 08:22:34 2020...
