%PDF-1.5%‚„œ”
1 0 obj<</Pages 2 0 R/Outlines 6 0 R/Type/Catalog/Names 59 0 R/StructTreeRoot 8 0 R/Metadata 64 0 R/SpiderInfo 49 0 R>>endobj2 0 obj<</Count 7/Kids[7 0 R 14 0 R 16 0 R 18 0 R 20 0 R 22 0 R 24 0 R]/Type/Pages>>endobj3 0 obj<</ModDate(D:20060407150418-07'00')/CreationDate(D:20060407150407Z)/Title(An Overview of PDP-8 Architecture)/Producer(Acrobat Web Capture 6.0)>>endobj5 0 obj nullendobj6 0 obj<</Count 2/Type/Outlines/First 62 0 R/Last 62 0 R>>endobj7 0 obj<</ID 55 0 R/Contents 34 0 R/Type/Page/Parent 2 0 R/MediaBox[0.0 0.0 612.0 792.0]/Resources<</Font<</T1_1 29 0 R/T1_0 28 0 R/T1_2 30 0 R/T1_3 31 0 R/T1_4 32 0 R>>/ProcSet[/PDF/Text]>>/StructParents 0>>endobj8 0 obj<</Type/StructTreeRoot/K 10 0 R/ClassMap 9 0 R/ParentTree 12 0 R/ParentTreeNextKey 7>>endobj9 0 obj<</SpdrArt<</O/WebCapture>>>>endobj10 0 obj<</K 11 0 R/P 8 0 R/S/Document>>endobj11 0 obj<</K[0<</Type/MCR/MCID 0/Pg 14 0 R>><</Type/MCR/MCID 0/Pg 16 0 R>><</Type/MCR/MCID 0/Pg 18 0 R>><</Type/MCR/MCID 0/Pg 20 0 R>><</Type/MCR/MCID 0/Pg 22 0 R>><</Type/MCR/MCID 0/Pg 24 0 R>>]/C/SpdrArt/P 10 0 R/S/Article/Pg 7 0 R>>endobj12 0 obj<</Nums[0 13 0 R 1 15 0 R 2 17 0 R 3 19 0 R 4 21 0 R 5 23 0 R 6 27 0 R]>>endobj13 0 obj[11 0 R]endobj14 0 obj<</ID 55 0 R/Contents 36 0 R/Type/Page/Parent 2 0 R/MediaBox[0.0 0.0 612.0 792.0]/Resources<</Font<</T1_1 30 0 R/T1_0 28 0 R/T1_2 32 0 R/T1_3 29 0 R>>/ProcSet[/PDF/Text]>>/StructParents 1>>endobj15 0 obj[11 0 R]endobj16 0 obj<</ID 55 0 R/Contents 38 0 R/Type/Page/Parent 2 0 R/MediaBox[0.0 0.0 612.0 792.0]/Resources<</Font<</T1_1 29 0 R/T1_0 28 0 R/T1_2 32 0 R/T1_3 31 0 R/T1_4 30 0 R>>/ProcSet[/PDF/Text]>>/StructParents 2>>endobj17 0 obj[11 0 R]endobj18 0 obj<</ID 55 0 R/Contents 40 0 R/Type/Page/Parent 2 0 R/MediaBox[0.0 0.0 612.0 792.0]/Resources<</Font<</T1_1 30 0 R/T1_0 28 0 R/T1_2 31 0 R/T1_3 32 0 R>>/ProcSet[/PDF/Text]>>/StructParents 3>>endobj19 0 obj[11 0 R]endobj20 0 obj<</ID 55 0 R/Contents 42 0 R/Type/Page/Parent 2 0 R/MediaBox[0.0 0.0 612.0 792.0]/Resources<</Font<</T1_1 30 0 R/T1_0 28 0 R/T1_2 32 0 R/T1_3 31 0 R>>/ProcSet[/PDF/Text]>>/StructParents 4>>endobj21 0 obj[11 0 R]endobj22 0 obj<</ID 55 0 R/Contents 45 0 R/Type/Page/Parent 2 0 R/MediaBox[0.0 0.0 612.0 792.0]/Resources<</Font<</T1_1 30 0 R/T1_0 28 0 R/T1_2 31 0 R/T1_3 43 0 R>>/ProcSet[/PDF/Text]>>/StructParents 5>>endobj23 0 obj[11 0 R]endobj24 0 obj<</ID 55 0 R/Annots 26 0 R/Contents 47 0 R/Type/Page/Parent 2 0 R/MediaBox[0.0 0.0 612.0 792.0]/Resources<</Font<</T1_0 28 0 R>>/ProcSet[/PDF/Text]>>/StructParents 6>>endobj25 0 obj<</Rect[10.0 733.454285 193.162003 748.454285]/Border[0 0 0]/BS<</W 0/Type/Border/S/S>>/Subtype/Link/A<</URI(http://userpages.wittenberg.edu/bshelburne/Comp255HomePage.htm)/S/URI>>>>endobj26 0 obj[25 0 R]endobj27 0 obj[11 0 R]endobj28 0 obj<</Type/Font/Encoding/WinAnsiEncoding/BaseFont/Times-Roman/Subtype/Type1>>endobj29 0 obj<</Type/Font/Encoding/WinAnsiEncoding/BaseFont/Helvetica-Bold/Subtype/Type1>>endobj30 0 obj<</Type/Font/Encoding/WinAnsiEncoding/BaseFont/Courier/Subtype/Type1>>endobj31 0 obj<</Type/Font/Encoding/WinAnsiEncoding/BaseFont/Times-Bold/Subtype/Type1>>endobj32 0 obj<</Type/Font/BaseFont/ZapfDingbats/Subtype/Type1>>endobj33 0 obj 3344endobj34 0 obj<</Length 33 0 R>>stream
/Artifact <</Type /Pagination /BBox [18 778 582 787 ]/Attached [/Top ]>>BDC 
0 0 0 rg
0 i 
BT
/T1_0 1 Tf
0 Tc 0 Tw 0  Ts 100  Tz 0 Tr 9 0 0 9 18 780.17 Tm
(An Overview of PDP-8 Architecture)Tj
ET
EMC 
/WebCaptureBG BMC 
/WebCaptureFN <</L 0 >>BDC 
q
0 18 612 756 re
W* n
/Artifact <</Type /Pagination /BBox [0 18 612 774 ]/Attached [/Top /Bottom /Left /Right ]>>BDC 
Q
0.8 1 1 rg
0 18 612 756 re
f
EMC 
EMC 
EMC 
/Article <</MCID 0 >>BDC 
q
0 18 612 756 re
W* n
0 0 0 rg
BT
/T1_1 1 Tf
19.38461 0 0 19.38461 144.41954 730.01489 Tm
(An Overview of PDP-8 Architecture)Tj
/T1_0 1 Tf
12.92308 0 0 12.92308 272.25784 693.63898 Tm
(\(09/08/2003\))Tj
ET
0.5 0.5 0.5 rg
10 666.23077 m
10 668.23077 l
602 668.23077 l
601 667.23077 l
11 667.23077 l
11 667.23077 l
h
f
0.875 0.875 0.875 rg
602 668.23077 m
602 666.23077 l
10 666.23077 l
11 667.23077 l
601 667.23077 l
601 667.23077 l
h
f
0.8 0 0 rg
BT
/T1_1 1 Tf
14 0 0 14 10 627.96375 Tm
(Memory)Tj
0 0 0 rg
/T1_0 1 Tf
0 -2.53983 TD
(32 "pages" of 128 12-bit words = 4K memory )Tj
0 -2.55714 TD
(12 bit addressing \(bits 0 - 4 is page, bits 5 - 11 is offset\) )Tj
/T1_2 1 Tf
0 -2.56195 TD
(      <    p a g e      > <       o f f s e t       >)Tj
0 -1.20001 TD
(     |___|___|___|___|___|___|___|___|___|___|___|___|)Tj
0 -1.2 TD
(       0   1   2   3   4   5   6   7   8   9   10  11)Tj
T*
(     The bits in a word are numbered left to right from 0 to 11)Tj
/T1_0 1 Tf
0 -3.55232 TD
(To convert 12-bit octal addresses to page/offset format, convert to bina\ry and "regroup" . For example)Tj
0 -2.20482 TD
( )Tj
/T1_2 1 Tf
(       3167o = )Tj
1 0 0 rg
(011 00)Tj
0 0 0 rg
(1 110 111 = )Tj
1 0 0 rg
(01 100)Tj
0 0 0 rg
( | 1 110 111 = page 14o offset )Tj
0 -1.2048 TD
(167o)Tj
ET
0.5 0.5 0.5 rg
10 345.16338 m
10 347.16338 l
602 347.16338 l
601 346.16338 l
11 346.16338 l
11 346.16338 l
h
f
0.875 0.875 0.875 rg
602 347.16338 m
602 345.16338 l
10 345.16338 l
11 346.16338 l
601 346.16338 l
601 346.16338 l
h
f
0.8 0 0 rg
BT
/T1_3 1 Tf
14 0 0 14 10 307.13893 Tm
(Reading and Writing Memory)Tj
0 0 0 rg
/T1_0 1 Tf
( )Tj
0 -2.55714 TD
(Access to memory is controlled by two registers: a 12-bit Central Proces\sor Memory Address register )Tj
0 -1.2 TD
(\(CPMA\) for the address and a 12-bit  Memory Buffer register \(MB\) for\ the value. )Tj
0 -2.55714 TD
(To read memory a 12-bit address is loaded into the CPMA and a read signa\l is asserted. The contents of )Tj
0 -1.2 TD
(memory appears in the MB;  i.e. MB <- Mem\(CPMA\). To write memory the a\ddress and value to be )Tj
T*
(written are loaded into the CPMA andMB registers respectively and a writ\e signal is asserted; i.e. Mem)Tj
T*
(\(CPMA\) <- MB. )Tj
ET
0.5 0.5 0.5 rg
10 135.56337 m
10 137.56337 l
602 137.56337 l
601 136.56337 l
11 136.56337 l
11 136.56337 l
h
f
0.875 0.875 0.875 rg
602 137.56337 m
602 135.56337 l
10 135.56337 l
11 136.56337 l
601 136.56337 l
601 136.56337 l
h
f
0.8 0 0 rg
BT
/T1_1 1 Tf
14 0 0 14 10 97.29634 Tm
(CPU Registers)Tj
0 0 0 rg
/T1_4 1 Tf
7 0 0 7 35.713 61.73894 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 61.73894 Tm
(12 bit Accumulator \(AC\) + Link Bit \(carry out\) )Tj
ET
EMC 
/Artifact <</Type /Pagination /BBox [18 5 582 14 ]/Attached [/Bottom ]>>BDC 
Q
0 0 0 rg
BT
/T1_0 1 Tf
9 0 0 9 18 7.17 Tm
(http://userpages.wittenberg.edu/bshelburne/Comp255S/PDP8n01.htm \(1 of 7\\)4/7/2006 8:04:18 AM)Tj
ET
EMC 

endstreamendobj35 0 obj 4050endobj36 0 obj<</Length 35 0 R>>stream
/Artifact <</Type /Pagination /BBox [18 778 582 787 ]/Attached [/Top ]>>BDC 
0 0 0 rg
0 i 
BT
/T1_0 1 Tf
0 Tc 0 Tw 0  Ts 100  Tz 0 Tr 9 0 0 9 18 780.17 Tm
(An Overview of PDP-8 Architecture)Tj
ET
EMC 
/WebCaptureBG BMC 
/WebCaptureFN <</L 0 >>BDC 
q
0 18 612 756 re
W* n
/Artifact <</Type /Pagination /BBox [0 18 612 774 ]/Attached [/Top /Bottom /Left /Right ]>>BDC 
Q
0.8 1 1 rg
0 18 612 756 re
f
EMC 
EMC 
EMC 
/Article <</MCID 0 >>BDC 
q
0 18 612 756 re
W* n
0 0 0 rg
BT
/T1_0 1 Tf
14 0 0 14 50 739.90816 Tm
(        )Tj
/T1_1 1 Tf
( link               a c c u m u l a t o r)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.2048 TD
(     |___| |___|___|___|___|___|___|___|___|___|___|___|___|)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.20482 TD
(             0   1   2   3   4   5   6   7   8   9   10  11)Tj
/T1_0 1 Tf
( )Tj
0 -1.2 TD
(  )Tj
/T1_2 1 Tf
7 0 0 7 35.713 653.57336 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 653.57336 Tm
(12 bit Multiplier Quotient \(MQ\) register )Tj
/T1_2 1 Tf
7 0 0 7 35.713 636.77338 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 636.77338 Tm
(12 bit Program Counter \(PC\) holds address of next instruction )Tj
/T1_2 1 Tf
7 0 0 7 35.713 619.97337 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 619.97337 Tm
(3 bit Instruction Register \(IR\) holds the op-code of current instructi\on )Tj
/T1_2 1 Tf
7 0 0 7 35.713 603.17337 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 603.17337 Tm
(12 bit MB \(Memory Buffer\)  )Tj
/T1_2 1 Tf
7 0 0 7 35.713 586.37337 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 586.37337 Tm
(12 bit CPMA \(Central Processor Memory Address register\) )Tj
/T1_2 1 Tf
7 0 0 7 35.713 569.57336 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 569.57336 Tm
(12 bit Console Switch Register \(SR\) - accessible from console switches\ & used to load memory )Tj
T*
(from console )Tj
ET
0.5 0.5 0.5 rg
10 519.99782 m
10 521.99782 l
602 521.99782 l
601 520.99782 l
11 520.99782 l
11 520.99782 l
h
f
0.875 0.875 0.875 rg
602 521.99782 m
602 519.99782 l
10 519.99782 l
11 520.99782 l
601 520.99782 l
601 520.99782 l
h
f
0.8 0 0 rg
BT
/T1_3 1 Tf
14 0 0 14 10 481.73079 Tm
(Instruction Formats)Tj
0 0 0 rg
/T1_0 1 Tf
0 -2.53983 TD
(one address; "Load and Store" architecture; eight 3-bit op-codes )Tj
/T1_2 1 Tf
7 0 0 7 35.713 410.37337 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 410.37337 Tm
(MRI \(Memory Reference Instruction\) Format; opcodes 0 - 5 )Tj
/T1_1 1 Tf
0 -2.56197 TD
(      < )Tj
1 0 0 rg
(opcode)Tj
0 0 0 rg
(  >  I   M  <      o f f s e t        > )Tj
0 -1.2 TD
(     |___|___|___|___|___|___|___|___|___|___|___|___|)Tj
T*
(       0   1   2   3   4   5   6   7   8   9   10  11)Tj
T*
(                         )Tj
T*
(     bit 3 \(Indirect bit\)    = 0 No Indirection; = 1 Indirection)Tj
T*
(     bit 4 \(Memory Page bit\) = 0 Zero Page;      = 1 Current Page)Tj
/T1_2 1 Tf
7 0 0 7 35.713 254.77338 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 254.77338 Tm
(Operate \(opcode 7\) - instructions that operate on accumulator and link\ )Tj
/T1_1 1 Tf
0 -2.56197 TD
(     <  )Tj
1 0 0 rg
(opcode 7)Tj
0 0 0 rg
( ><  e x t e n d e d    o p c o d e  >)Tj
0 -1.2 TD
(     |_1_|_1_|_1_|___|___|___|___|___|___|___|___|___|)Tj
T*
(       0   1   2   3   4   5   6   7   8   9   10  11)Tj
/T1_2 1 Tf
7 0 0 7 35.713 149.57336 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 149.57336 Tm
(Test I/O \(opcode 6\) - input/output instructions  )Tj
/T1_1 1 Tf
0 -2.56197 TD
(      <  )Tj
1 0 0 rg
(opcode 6)Tj
0 0 0 rg
( ><   device number     > <   fcn   >)Tj
0 -1.2 TD
(      |_1_|_1_|_0_|___|___|___|___|___|___|___|___|___|)Tj
T*
(       0   1   2   3   4   5   6   7   8   9   10  11)Tj
ET
0.5 0.5 0.5 rg
10 47.39781 m
10 49.39781 l
602 49.39781 l
601 48.39781 l
11 48.39781 l
11 48.39781 l
h
f
0.875 0.875 0.875 rg
602 49.39781 m
602 47.39781 l
10 47.39781 l
11 48.39781 l
601 48.39781 l
601 48.39781 l
h
f
EMC 
/Artifact <</Type /Pagination /BBox [18 5 582 14 ]/Attached [/Bottom ]>>BDC 
Q
0 0 0 rg
BT
/T1_0 1 Tf
9 0 0 9 18 7.17 Tm
(http://userpages.wittenberg.edu/bshelburne/Comp255S/PDP8n01.htm \(2 of 7\\)4/7/2006 8:04:18 AM)Tj
ET
EMC 

endstreamendobj37 0 obj 5014endobj38 0 obj<</Length 37 0 R>>stream
/Artifact <</Type /Pagination /BBox [18 778 582 787 ]/Attached [/Top ]>>BDC 
0 0 0 rg
0 i 
BT
/T1_0 1 Tf
0 Tc 0 Tw 0  Ts 100  Tz 0 Tr 9 0 0 9 18 780.17 Tm
(An Overview of PDP-8 Architecture)Tj
ET
EMC 
/WebCaptureBG BMC 
/WebCaptureFN <</L 0 >>BDC 
q
0 18 612 756 re
W* n
/Artifact <</Type /Pagination /BBox [0 18 612 774 ]/Attached [/Top /Bottom /Left /Right ]>>BDC 
Q
0.8 1 1 rg
0 18 612 756 re
f
EMC 
EMC 
EMC 
/Article <</MCID 0 >>BDC 
q
0 18 612 756 re
W* n
0.8 0 0 rg
BT
/T1_1 1 Tf
14 0 0 14 10 739.13078 Tm
(Addressing Modes : Effective Address Calculation)Tj
0 0 0 rg
/T1_0 1 Tf
0 -2.53983 TD
(With three bits \(bits 0 - 2\) allocated to the op-code, the PDP-8's fix\ed length instruction format did not )Tj
0 -1.2 TD
(have enough bits left over for a 12-bit address. Instead a memory refere\nce instruction contained a 7 bit )Tj
0 -1.2 TD
(field  \(bits 5 - 11\) for a page offset. 12 bit addresses were calculat\ed by pre-fixing the 7-bit page offset )Tj
0 -1.20001 TD
(with a 5-bit page number. The page number was either page zero or the sa\me page as the address of the )Tj
0 -1.2 TD
(instruction \(called the current page - the memory reference being restr\icted to the same page as the )Tj
T*
(instruction\). Bit 4 was used to determine which. Since only two pages \(\256 words\) could be directly )Tj
0 -1.2 TD
(addressed, bit 3 was used for indirect addressing. In all there were fou\r ways to calculate an effective )Tj
0 -1.2 TD
(address, the last of which, auto-indexing, was used to implement arrays \and strings. )Tj
/T1_2 1 Tf
7 0 0 7 35.713 550.17337 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 550.17337 Tm
(Zero Page - Access to addresses 0000o - 0177o )Tj
/T1_2 1 Tf
7 0 0 7 75.13901 533.37337 Tm
(m)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 90 533.37337 Tm
(bit 4 = 0 )Tj
/T1_2 1 Tf
7 0 0 7 75.13901 516.57336 Tm
(m)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 90 516.57336 Tm
(Effective Address := 00000 + offset )Tj
/T1_2 1 Tf
7 0 0 7 35.713 499.77338 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 499.77338 Tm
(Current Page - Access to addresses on same page as instruction )Tj
/T1_2 1 Tf
7 0 0 7 75.13901 482.97337 Tm
(m)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 90 482.97337 Tm
(bit 4 = 1 )Tj
/T1_2 1 Tf
7 0 0 7 75.13901 466.17337 Tm
(m)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 90 466.17337 Tm
(Effective Address := Instruction Page + offset )Tj
/T1_2 1 Tf
7 0 0 7 35.713 449.37337 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 449.37337 Tm
(Indirect Addressing - access to any address but costs two memory reads )Tj
/T1_2 1 Tf
7 0 0 7 75.13901 432.57336 Tm
(m)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 90 432.57336 Tm
(bit 3 = 1 )Tj
/T1_2 1 Tf
7 0 0 7 75.13901 415.77338 Tm
(m)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 90 415.77338 Tm
(Effective Address = C\(00000 or Instruction Page + offset\) )Tj
/T1_2 1 Tf
7 0 0 7 35.713 398.97337 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 398.97337 Tm
(Autoindexing - used to implement arrays )Tj
/T1_2 1 Tf
7 0 0 7 75.13901 382.17337 Tm
(m)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 90 382.17337 Tm
(indirection through addresses 0010o - 0017o )Tj
/T1_2 1 Tf
7 0 0 7 75.13901 365.37337 Tm
(m)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 90 365.37337 Tm
(C\(0010o - 0017o\) = C\(0010o - 0017o\) + 1 Effective Addresses:= C\(001\0o - 0017o\) )Tj
ET
0.5 0.5 0.5 rg
10 332.59781 m
10 334.59781 l
602 334.59781 l
601 333.59781 l
11 333.59781 l
11 333.59781 l
h
f
0.875 0.875 0.875 rg
602 334.59781 m
602 332.59781 l
10 332.59781 l
11 333.59781 l
601 333.59781 l
601 333.59781 l
h
f
0.8 0 0 rg
BT
/T1_3 1 Tf
14 0 0 14 10 313.57336 Tm
(MRI Instructions -)Tj
/T1_0 1 Tf
( )Tj
0 0 0 rg
(these instructions accessed memory )Tj
/T1_4 1 Tf
0 -1.2048 TD
(      0   1   2   3   4   5   6   7   8   9   10  11)Tj
/T1_0 1 Tf
( )Tj
/T1_4 1 Tf
0 -1.20482 TD
(    +---+---+---+---+---+---+---+---+---+---+---+---+)Tj
/T1_0 1 Tf
( )Tj
/T1_4 1 Tf
0 -1.2048 TD
(    |  )Tj
1 0 0 rg
(OPCODE)Tj
0 0 0 rg
(   | I | M |       O F F S E T         |)Tj
/T1_0 1 Tf
( )Tj
/T1_4 1 Tf
0 -1.20482 TD
(    +---+---+---+---+---+---+---+---+---+---+---+---|)Tj
/T1_0 1 Tf
( )Tj
/T1_4 1 Tf
0 -2.56195 TD
(    Bits 0 - 2     : Operation Code)Tj
/T1_0 1 Tf
( )Tj
/T1_4 1 Tf
0 -1.20482 TD
(    Bit 3          : Indirect Addressing Bit \(0:Direct/1:Indirect\))Tj
/T1_0 1 Tf
( )Tj
/T1_4 1 Tf
0 -1.2048 TD
(    Bit 4          : Memory Page \(0:Zero Page/1:Current Page\))Tj
/T1_0 1 Tf
( )Tj
/T1_4 1 Tf
T*
(    Bits 5 - 11    : Offset Address)Tj
/T1_0 1 Tf
( )Tj
0 -1.2 TD
(  )Tj
/T1_2 1 Tf
7 0 0 7 35.713 107.03421 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 107.03421 Tm
(C\( \) denotes "contents of" )Tj
/T1_2 1 Tf
7 0 0 7 35.713 90.23421 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 90.23421 Tm
(EAddr denotes "effective address" )Tj
/T1_4 1 Tf
-2.85715 -2.56197 Td
(     0 - AND   AND accumulator with memory )Tj
ET
EMC 
/Artifact <</Type /Pagination /BBox [18 5 582 14 ]/Attached [/Bottom ]>>BDC 
Q
0 0 0 rg
BT
/T1_0 1 Tf
9 0 0 9 18 7.17 Tm
(http://userpages.wittenberg.edu/bshelburne/Comp255S/PDP8n01.htm \(3 of 7\\)4/7/2006 8:04:18 AM)Tj
ET
EMC 

endstreamendobj39 0 obj 3863endobj40 0 obj<</Length 39 0 R>>stream
/Artifact <</Type /Pagination /BBox [18 778 582 787 ]/Attached [/Top ]>>BDC 
0 0 0 rg
0 i 
BT
/T1_0 1 Tf
0 Tc 0 Tw 0  Ts 100  Tz 0 Tr 9 0 0 9 18 780.17 Tm
(An Overview of PDP-8 Architecture)Tj
ET
EMC 
/WebCaptureBG BMC 
/WebCaptureFN <</L 0 >>BDC 
q
0 18 612 756 re
W* n
/Artifact <</Type /Pagination /BBox [0 18 612 774 ]/Attached [/Top /Bottom /Left /Right ]>>BDC 
Q
0.8 1 1 rg
0 18 612 756 re
f
EMC 
EMC 
EMC 
/Article <</MCID 0 >>BDC 
q
0 18 612 756 re
W* n
0 0 0 rg
BT
/T1_1 1 Tf
14 0 0 14 10 753.90816 Tm
(                    C\(AC\) <- C\(AC\) and C\(EAddr\))Tj
0 -1.2 TD
(     1 - TAD   Two's complement Add to accumulator )Tj
T*
(                    C\(AC\) <- C\(AC\) + C\(EAddr\))Tj
T*
(                    If carry out then complement Link )Tj
T*
(     2 - ISZ   Increment memory and Skip if Zero )Tj
T*
(                    C\(EAddr\) <- C\(EAddr\) + 1)Tj
T*
(                    If C\(EAddr\) = 0 then C\(PC\) <- C\(PC\) + 1)Tj
T*
(     3 - DCA   Deposit Accumulator to memory and Clear accumulator)Tj
T*
(                    C\(EAddr\) <- C\(AC\);  C\(AC\) <- 0)Tj
T*
(     4 - JMS   JuMP to Subroutine )Tj
T*
(                    C\(EAddr\) <- C\(PC\) ;  C\(PC\) <- EAddr + 1)Tj
T*
(     5 - JMP   JuMP )Tj
T*
(                    C\(PC\) <- EAddr)Tj
ET
0.5 0.5 0.5 rg
10 519.60001 m
10 521.60001 l
602 521.60001 l
601 520.60001 l
11 520.60001 l
11 520.60001 l
h
f
0.875 0.875 0.875 rg
602 521.60001 m
602 519.60001 l
10 519.60001 l
11 520.60001 l
601 520.60001 l
601 520.60001 l
h
f
0.8 0 0 rg
BT
/T1_2 1 Tf
14 0 0 14 10 500.57556 Tm
(Some Useful Opcode 7 Instructions -)Tj
/T1_0 1 Tf
( )Tj
0 0 0 rg
(While there are over 50 opcode 7 instructions, the 11 below are )Tj
T*
(perhaps the most useful )Tj
/T1_1 1 Tf
0 -2.56197 TD
(     7040 - Complement Accumulator \(CMA\))Tj
0 -1.2 TD
(     7001 - Increment Accumulator \(IAC\))Tj
T*
(     7041 - Complement and Increment Accumulator \(negate AC\) \(CIA\) )Tj
T*
(     7300 - Clear AC and Link \(CLA CLL\))Tj
T*
(     7402 - Halt \(HLT\))Tj
T*
(     7500 - Skip next instruction if Accumulator is negative \(SMA\))Tj
T*
(     7440 - Skip next instruction if Accumulator is zero \(SZA\))Tj
T*
(     7510 - Skip next instruction if Accumulator is positive \(SPA\))Tj
T*
(     7450 - Skip next instruction if Accumulator not equal to zero )Tj
T*
(\(SNA\))Tj
T*
(     7010 - Rotate Accumulator link pair Right \(RAR\))Tj
T*
(     7004 - Rotate Accumulator link pair Left \(RAL\)  )Tj
0 -1.10001 TD
(                )Tj
ET
0.5 0.5 0.5 rg
10 216.39999 m
10 218.39999 l
602 218.39999 l
601 217.39999 l
11 217.39999 l
11 217.39999 l
h
f
0.875 0.875 0.875 rg
602 218.39999 m
602 216.39999 l
10 216.39999 l
11 217.39999 l
601 217.39999 l
601 217.39999 l
h
f
0.8 0 0 rg
BT
/T1_2 1 Tf
14 0 0 14 10 197.37555 Tm
(Calculating Effective Addresses for PDP-8 MRI Instructions:)Tj
/T1_0 1 Tf
( )Tj
0 0 0 rg
(It is useful to be able to able to convert )Tj
0 -1.2 TD
(12-bit octal addresses into page/offset notation and to obtain the 12-bi\t effective address from a MRI )Tj
T*
(instruction. )Tj
/T1_3 1 Tf
7 0 0 7 35.713 127.97556 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 127.97556 Tm
(Converting between page offset \(page \(bits 0 - 4\) /offset \(bits 5 - \11\)\) and 12-bit octal addresses )Tj
/T1_1 1 Tf
0 -2.56197 TD
(     6224o = )Tj
1 0 0 rg
(110 01)Tj
0 0 0 rg
(0 010 100 = )Tj
1 0 0 rg
(11001)Tj
0 0 0 rg
(  0010100 = page )Tj
1 0 0 rg
(31o)Tj
0 0 0 rg
( offset )Tj
0 -1.2 TD
(024o)Tj
/T1_3 1 Tf
7 0 0 7 35.713 39.57556 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 39.57556 Tm
(address/contents notation is used to show the contents of memory at a gi\ven address )Tj
ET
EMC 
/Artifact <</Type /Pagination /BBox [18 5 582 14 ]/Attached [/Bottom ]>>BDC 
Q
0 0 0 rg
BT
/T1_0 1 Tf
9 0 0 9 18 7.17 Tm
(http://userpages.wittenberg.edu/bshelburne/Comp255S/PDP8n01.htm \(4 of 7\\)4/7/2006 8:04:18 AM)Tj
ET
EMC 

endstreamendobj41 0 obj 3200endobj42 0 obj<</Length 41 0 R>>stream
/Artifact <</Type /Pagination /BBox [18 778 582 787 ]/Attached [/Top ]>>BDC 
0 0 0 rg
0 i 
BT
/T1_0 1 Tf
0 Tc 0 Tw 0  Ts 100  Tz 0 Tr 9 0 0 9 18 780.17 Tm
(An Overview of PDP-8 Architecture)Tj
ET
EMC 
/WebCaptureBG BMC 
/WebCaptureFN <</L 0 >>BDC 
q
0 18 612 756 re
W* n
/Artifact <</Type /Pagination /BBox [0 18 612 774 ]/Attached [/Top /Bottom /Left /Right ]>>BDC 
Q
0.8 1 1 rg
0 18 612 756 re
f
EMC 
EMC 
EMC 
/Article <</MCID 0 >>BDC 
q
0 18 612 756 re
W* n
0 0 0 rg
BT
/T1_1 1 Tf
14 0 0 14 50 733.70816 Tm
(     6224/1367 is address 6224 contents 1367 )Tj
0 -1.2 TD
(     \(or 1367 is found at address 6224\))Tj
/T1_2 1 Tf
7 0 0 7 35.713 681.17555 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 681.17555 Tm
(The following three line diagram is used to determine the Effective Addr\ess of MRI instruction )Tj
T*
(  Given 6224/1367 find the Effective Address \(Bit 3 = 0 : No Indirectio\n / Bit 4 = 0 : Current )Tj
T*
(Page\) )Tj
/T1_1 1 Tf
0 -2.56197 TD
(                                               012 345 678 901 )Tj
0 -1.2 TD
(<- bits)Tj
T*
(6224o = 110 010 010 100 <- address/contents -> 001 011 110 111 = )Tj
T*
(1367o)Tj
T*
(           |                                             |   )Tj
T*
(        110 01 \(page\)                                1 110 111 )Tj
T*
(\(offset\)          )Tj
T*
(           |    )Tj
T*
(        110 011 110 111 = 6367o <- Effective Address)Tj
/T1_2 1 Tf
7 0 0 7 35.713 441.57556 Tm
(l)Tj
/T1_0 1 Tf
(     )Tj
14 0 0 14 50 441.57556 Tm
(Given 6224/1607 find the Effective Address \(Bit 3 = 1 : Indirection / B\it 4 = 1 : Current Page\) )Tj
/T1_1 1 Tf
0 -2.56197 TD
(                  )Tj
0 -1.2 TD
(                                               012 345 678 901 )Tj
T*
(<- bits)Tj
T*
(6224o = 110 010 010 100 <- address/contents -> 001 110 000 111 = )Tj
T*
(1607o)Tj
T*
(           |                                             |  )Tj
T*
(        110 01 \(page\)                                0 000 111 )Tj
T*
(\(offset\)          )Tj
T*
(           |)Tj
T*
(        110 010 000 111 = 6207o <- Address of Effective Address)Tj
T*
(     So if we have 6207/3521 then 3521 is the Effective Address)Tj
ET
0.5 0.5 0.5 rg
10 205 m
10 207 l
602 207 l
601 206 l
11 206 l
11 206 l
h
f
0.875 0.875 0.875 rg
602 207 m
602 205 l
10 205 l
11 206 l
601 206 l
601 206 l
h
f
0.8 0 0 rg
BT
/T1_3 1 Tf
14 0 0 14 10 166.97556 Tm
(Input Output Test Instructions : Opcode 6 : )Tj
0 0 0 rg
/T1_0 1 Tf
(Opcode 6 instructions did input/output with bits 3 - 8 )Tj
T*
(indicating the device and bits 9 - 11 indicating the specific operation.\ )Tj
/T1_1 1 Tf
0 -2.56197 TD
(      0   1   2   3   4   5   6   7   8   9   10  11)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.2048 TD
(    +---+---+---+---+---+---+---+---+---+---+---+---+)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.20482 TD
(    | 1 | 1 | 0 |  device number        | opcode    |)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.2048 TD
(    +---+---+---+---+---+---+---+---+---+---+---+---|)Tj
/T1_0 1 Tf
( )Tj
ET
EMC 
/Artifact <</Type /Pagination /BBox [18 5 582 14 ]/Attached [/Bottom ]>>BDC 
Q
0 0 0 rg
BT
/T1_0 1 Tf
9 0 0 9 18 7.17 Tm
(http://userpages.wittenberg.edu/bshelburne/Comp255S/PDP8n01.htm \(5 of 7\\)4/7/2006 8:04:18 AM)Tj
ET
EMC 

endstreamendobj43 0 obj<</Type/Font/Encoding/WinAnsiEncoding/BaseFont/Times-Italic/Subtype/Type1>>endobj44 0 obj 4131endobj45 0 obj<</Length 44 0 R>>stream
/Artifact <</Type /Pagination /BBox [18 778 582 787 ]/Attached [/Top ]>>BDC 
0 0 0 rg
0 i 
BT
/T1_0 1 Tf
0 Tc 0 Tw 0  Ts 100  Tz 0 Tr 9 0 0 9 18 780.17 Tm
(An Overview of PDP-8 Architecture)Tj
ET
EMC 
/WebCaptureBG BMC 
/WebCaptureFN <</L 0 >>BDC 
q
0 18 612 756 re
W* n
/Artifact <</Type /Pagination /BBox [0 18 612 774 ]/Attached [/Top /Bottom /Left /Right ]>>BDC 
Q
0.8 1 1 rg
0 18 612 756 re
f
EMC 
EMC 
EMC 
/Article <</MCID 0 >>BDC 
q
0 18 612 756 re
W* n
0 0 0 rg
BT
/T1_1 1 Tf
14 0 0 14 10 753.90816 Tm
(    Bits 0 - 2     : Op Code 6)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.2048 TD
(    Bits 3 - 8     : Device Number)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.20482 TD
(    Bits 9 - 11    : Extended Opcode \(operation specification bits\))Tj
/T1_0 1 Tf
( )Tj
0 -1.2 TD
(  )Tj
ET
0.5 0.5 0.5 rg
10 670.59781 m
10 672.59781 l
602 672.59781 l
601 671.59781 l
11 671.59781 l
11 671.59781 l
h
f
0.875 0.875 0.875 rg
602 672.59781 m
602 670.59781 l
10 670.59781 l
11 671.59781 l
601 671.59781 l
601 671.59781 l
h
f
0.8 0 0 rg
BT
/T1_2 1 Tf
14 0 0 14 10 632.57336 Tm
(Operate Instructions : Opcode 7 - )Tj
0 0 0 rg
/T1_0 1 Tf
(Opcode 7 instructions operate on the accumulator link pair \(which )Tj
T*
(is why they do not need to reference memory\).  There are actually three\ different groups of opcode 7 )Tj
T*
(instructions and within each group individual operations are controlled \a single bits. These )Tj
/T1_3 1 Tf
(micro-)Tj
T*
(operations)Tj
/T1_0 1 Tf
( \(when practiable\) may be executed in parallel. For example, CLA \(Cle\ar Accumulator\) and )Tj
T*
(CLL \(Clear Link\) may be executed at the same time.   )Tj
0 -2.55714 TD
(    )Tj
1 0 0 rg
(Group 1 Microinstructions)Tj
0 0 0 rg
( : Bit 3 = 0 : These operations are used to clear, complement, rotate an\d/or )Tj
0 -1.2 TD
(increment the accumulator-link pair. )Tj
/T1_1 1 Tf
0 -2.56197 TD
(      0   1   2   3   4   5   6   7   8   9   10  11)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.2048 TD
(    +---+---+---+---+---+---+---+---+---+---+---+---+)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.20482 TD
(    | 1 | 1 | 1 | 0 |CLA|CLL|CMA|CML|RAR|RAL|0/1|IAC|)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.2048 TD
(    +---+---+---+---+---+---+---+---+---+---+---+---|)Tj
/T1_0 1 Tf
( )Tj
0 -1.2 TD
(  )Tj
/T1_1 1 Tf
0 -1.2048 TD
(    Bit 10 : Rotate 1 if 0; Rotate 2 if 1)Tj
/T1_0 1 Tf
( )Tj
0 -2.55714 TD
(    )Tj
1 0 0 rg
(Group 2 Micro Instructions)Tj
0 0 0 rg
( : Bit 3 = 1 and  Bit 11 = 0 : These operations are used for conditional\ )Tj
0 -1.2 TD
(branching \(skip on condition\), for example SMA \(bit 5\) = Skip on Min\us Accumulator or SZA \(bit 6\) = )Tj
T*
(Skip on Zero Accumulator )Tj
/T1_1 1 Tf
0 -2.56195 TD
(      0   1   2   3   4   5   6   7   8   9   10  11)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.20482 TD
(    +---+---+---+---+---+---+---+---+---+---+---+---+)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.2048 TD
(    | 1 | 1 | 1 | 1 |CLA|SMA|SZA|SNL|0/1|OSR|HLT| 0 |)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.20482 TD
(    +---+---+---+---+---+---+---+---+---+---+---+---|)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -2.56195 TD
(    Bit 8 : if 1 reverse logic to obtain SPA, SNA, SZL)Tj
/T1_0 1 Tf
( )Tj
0 -2.55714 TD
(    )Tj
1 0 0 rg
(Group 3 Microinstructions)Tj
0 0 0 rg
( :  Bit 3 = 1 and Bit 11 = 1 : These operations work with the MQ registe\r.  )Tj
/T1_1 1 Tf
0 -2.56195 TD
(      0   1   2   3   4   5   6   7   8   9   10  11)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.20482 TD
(    +---+---+---+---+---+---+---+---+---+---+---+---+)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
0 -1.2048 TD
(    | 1 | 1 | 1 | 1 |CLA|MQA| 0 |MQL| 0 | 0 | 0 | 1 |)Tj
/T1_0 1 Tf
( )Tj
/T1_1 1 Tf
T*
(    +---+---+---+---+---+---+---+---+---+---+---+---|)Tj
/T1_0 1 Tf
( )Tj
ET
0.5 0.5 0.5 rg
10 45.85429 m
10 47.85429 l
602 47.85429 l
601 46.85429 l
11 46.85429 l
11 46.85429 l
h
f
0.875 0.875 0.875 rg
602 47.85429 m
602 45.85429 l
10 45.85429 l
11 46.85429 l
601 46.85429 l
601 46.85429 l
h
f
EMC 
/Artifact <</Type /Pagination /BBox [18 5 582 14 ]/Attached [/Bottom ]>>BDC 
Q
0 0 0 rg
BT
/T1_0 1 Tf
9 0 0 9 18 7.17 Tm
(http://userpages.wittenberg.edu/bshelburne/Comp255S/PDP8n01.htm \(6 of 7\\)4/7/2006 8:04:18 AM)Tj
ET
EMC 

endstreamendobj46 0 obj 1101endobj47 0 obj<</Length 46 0 R>>stream
/Artifact <</Type /Pagination /BBox [18 778 582 787 ]/Attached [/Top ]>>BDC 
0 0 0 rg
0 i 
BT
/T1_0 1 Tf
0 Tc 0 Tw 0  Ts 100  Tz 0 Tr 9 0 0 9 18 780.17 Tm
(An Overview of PDP-8 Architecture)Tj
ET
EMC 
/WebCaptureBG BMC 
/WebCaptureFN <</L 0 >>BDC 
q
0 18 612 756 re
W* n
/Artifact <</Type /Pagination /BBox [0 18 612 774 ]/Attached [/Top /Bottom /Left /Right ]>>BDC 
Q
0.8 1 1 rg
0 18 612 756 re
f
EMC 
EMC 
EMC 
/Article <</MCID 0 >>BDC 
q
0 18 612 756 re
W* n
0 0 1 RG
0.7056 w 10 M 0 j 0 J []0 d 
10 735.71304 m
193.162 735.71304 l
S
0 0 1 rg
BT
/T1_0 1 Tf
14 0 0 14 10 737.82985 Tm
(Return to Comp 255 Home Page)Tj
0 0 0 rg
( )Tj
ET
0.5 0.5 0.5 rg
10 703.05429 m
10 705.05429 l
602 705.05429 l
601 704.05429 l
11 704.05429 l
11 704.05429 l
h
f
0.875 0.875 0.875 rg
602 705.05429 m
602 703.05429 l
10 703.05429 l
11 704.05429 l
601 704.05429 l
601 704.05429 l
h
f
EMC 
/Artifact <</Type /Pagination /BBox [18 5 582 14 ]/Attached [/Bottom ]>>BDC 
Q
0 0 0 rg
BT
/T1_0 1 Tf
9 0 0 9 18 7.17 Tm
(http://userpages.wittenberg.edu/bshelburne/Comp255S/PDP8n01.htm \(7 of 7\\)4/7/2006 8:04:18 AM)Tj
ET
EMC 

endstreamendobj48 0 obj(An Overview of PDP-8 Architecture)endobj49 0 obj<</C 53 0 R/V 1.25>>endobj50 0 obj<</S 51 0 R/URL(http://userpages.wittenberg.edu/bshelburne/Comp255S/PDP8n01.htm)>>endobj51 0 obj<</G 52 0 R>>endobj52 0 obj<</PS[792.0 612.0]/M[10.080002 10.080002 26.0 36.0]/S 0/AS 1/PO 0/AT 70/AH 0/AL 0/CB 0/SU 1>>endobj53 0 obj[50 0 R]endobj54 0 obj(http://userpages.wittenberg.edu/bshelburne/Comp255S/PDP8n01.htm)endobj55 0 obj(∂K”Ì®à{¢*#èµŒ)endobj56 0 obj<</ID 55 0 R/O[7 0 R 14 0 R 16 0 R 18 0 R 20 0 R 22 0 R 24 0 R]/S/SPS/T 48 0 R/CT(text/html)/SI 57 0 R/TID 58 0 R/TS(D:20060407220418)>>endobj57 0 obj<</AU 54 0 R/TS(D:20060407220418)>>endobj58 0 obj(¯Ñ,ÊŸ˙ÖûÕ≠˚„)endobj59 0 obj<</IDS 60 0 R/URLS 61 0 R>>endobj60 0 obj<</Names[55 0 R 56 0 R]>>endobj61 0 obj<</Names[54 0 R 56 0 R]>>endobj62 0 obj<</Count 1/Parent 6 0 R/First 63 0 R/Last 63 0 R/Title(wittenberg.edu)>>endobj63 0 obj<</Parent 62 0 R/Dest[7 0 R/XYZ 0 792 null]/Title(An Overview of PDP-8 Architecture)/SE 11 0 R>>endobj64 0 obj<</Length 3255/Type/Metadata/Subtype/XML>>stream
<?xpacket begin='Ôªø' id='W5M0MpCehiHzreSzNTczkc9d'?>
<?adobe-xap-filters esc="CRLF"?>
<x:xmpmeta xmlns:x='adobe:ns:meta/' x:xmptk='XMP toolkit 2.9.1-13, framework 1.6'>
<rdf:RDF xmlns:rdf='http://www.w3.org/1999/02/22-rdf-syntax-ns#' xmlns:iX='http://ns.adobe.com/iX/1.0/'>
<rdf:Description rdf:about='uuid:2a272229-a958-4742-a71a-c9dd2baa9359' xmlns:pdf='http://ns.adobe.com/pdf/1.3/' pdf:Producer='Acrobat Web Capture 6.0'></rdf:Description>
<rdf:Description rdf:about='uuid:2a272229-a958-4742-a71a-c9dd2baa9359' xmlns:xap='http://ns.adobe.com/xap/1.0/' xap:ModifyDate='2006-04-07T15:04:18-07:00' xap:CreateDate='2006-04-07T15:04:07Z' xap:MetadataDate='2006-04-07T15:04:18-07:00'></rdf:Description>
<rdf:Description rdf:about='uuid:2a272229-a958-4742-a71a-c9dd2baa9359' xmlns:xapMM='http://ns.adobe.com/xap/1.0/mm/' xapMM:DocumentID='uuid:e31b2fe8-2224-4961-9a8a-3d7d3ce26d6b'/>
<rdf:Description rdf:about='uuid:2a272229-a958-4742-a71a-c9dd2baa9359' xmlns:dc='http://purl.org/dc/elements/1.1/' dc:format='application/pdf'><dc:title><rdf:Alt><rdf:li xml:lang='x-default'>An Overview of PDP-8 Architecture</rdf:li></rdf:Alt></dc:title></rdf:Description>
</rdf:RDF>
</x:xmpmeta>
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                           
<?xpacket end='w'?>
endstreamendobjxref
0 65
0000000004 65535 f
0000000016 00000 n
0000000143 00000 n
0000000235 00000 n
0000000000 00001 f
0000000394 00000 n
0000000414 00000 n
0000000480 00000 n
0000000696 00000 n
0000000797 00000 n
0000000841 00000 n
0000000889 00000 n
0000001132 00000 n
0000001221 00000 n
0000001245 00000 n
0000001450 00000 n
0000001474 00000 n
0000001691 00000 n
0000001715 00000 n
0000001920 00000 n
0000001944 00000 n
0000002149 00000 n
0000002173 00000 n
0000002378 00000 n
0000002402 00000 n
0000002585 00000 n
0000002783 00000 n
0000002807 00000 n
0000002831 00000 n
0000002921 00000 n
0000003014 00000 n
0000003100 00000 n
0000003189 00000 n
0000003255 00000 n
0000003276 00000 n
0000006673 00000 n
0000006694 00000 n
0000010797 00000 n
0000010818 00000 n
0000015885 00000 n
0000015906 00000 n
0000019822 00000 n
0000019843 00000 n
0000023096 00000 n
0000023187 00000 n
0000023208 00000 n
0000027392 00000 n
0000027413 00000 n
0000028567 00000 n
0000028618 00000 n
0000028654 00000 n
0000028752 00000 n
0000028781 00000 n
0000028890 00000 n
0000028914 00000 n
0000028995 00000 n
0000029029 00000 n
0000029181 00000 n
0000029232 00000 n
0000029266 00000 n
0000029309 00000 n
0000029350 00000 n
0000029391 00000 n
0000029479 00000 n
0000029591 00000 n
trailer
<</Size 65/Root 1 0 R/Info 3 0 R/ID[<9029eaf71b3bdb42a293d3a2fcb1f823><fda11835c1cc1149b7de1f236dce2151>]>>
startxref
32923
%%EOF
