
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38+92 (git sha1 84116c9a3, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1708682838165/work=/usr/local/src/conda/yosys-0.38_93_g84116c9a3 -fdebug-prefix-map=/home/yimengz/miniconda3/envs/pyppa=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Executing script file `synth.ys' --

1. Executing Verilog-2005 frontend: HW_NOV/util/pe.v
Parsing Verilog input from `HW_NOV/util/pe.v' to AST representation.
Generating RTLIL representation for module `\mul_int'.
Generating RTLIL representation for module `\add_int'.
Generating RTLIL representation for module `\mul_fp'.
Generating RTLIL representation for module `\add_fp'.
Generating RTLIL representation for module `\lead_one'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: HW_NOV/util/mem.v
Parsing Verilog input from `HW_NOV/util/mem.v' to AST representation.
Generating RTLIL representation for module `\mem_sp_wrapper'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: HW_NOV/util/align.v
Parsing Verilog input from `HW_NOV/util/align.v' to AST representation.
Generating RTLIL representation for module `\align_s2p'.
Generating RTLIL representation for module `\align_p2s'.
Warning: Replacing memory \regfile with list of registers. See HW_NOV/util/align.v:113
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: HW_NOV/util/open_fp_cores.v
Parsing Verilog input from `HW_NOV/util/open_fp_cores.v' to AST representation.
Generating RTLIL representation for module `\bf16_fp_recip'.
Generating RTLIL representation for module `\fp_i2flt'.
Generating RTLIL representation for module `\fp_flt2i'.
Generating RTLIL representation for module `\fp_add_DG'.
Generating RTLIL representation for module `\fp_exp'.
Generating RTLIL representation for module `\fp_add'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: HW_NOV/gbus/arbiter.v
Parsing Verilog input from `HW_NOV/gbus/arbiter.v' to AST representation.
Generating RTLIL representation for module `\arbiter'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: HW_NOV/gbus/bus_controller.v
Parsing Verilog input from `HW_NOV/gbus/bus_controller.v' to AST representation.
Generating RTLIL representation for module `\bus_controller'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: HW_NOV/gbus/bus_packet_fifo.v
Parsing Verilog input from `HW_NOV/gbus/bus_packet_fifo.v' to AST representation.
Generating RTLIL representation for module `\bus_packet_fifo'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: HW_NOV/gbus/gbus_top.v
Parsing Verilog input from `HW_NOV/gbus/gbus_top.v' to AST representation.
Generating RTLIL representation for module `\gbus_top'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: HW_NOV/util/fadd_tree.v
Parsing Verilog input from `HW_NOV/util/fadd_tree.v' to AST representation.
Generating RTLIL representation for module `\fadd_tree'.
Warning: Replacing memory \gen_adt_stage[2].add_idata with list of registers. See HW_NOV/util/fadd_tree.v:100
Warning: Replacing memory \gen_adt_stage[1].add_idata with list of registers. See HW_NOV/util/fadd_tree.v:100
Warning: Replacing memory \gen_adt_stage[0].add_idata with list of registers. See HW_NOV/util/fadd_tree.v:75
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: HW_NOV/vector_engine/krms_recompute/rtl/krms.v
Parsing Verilog input from `HW_NOV/vector_engine/krms_recompute/rtl/krms.v' to AST representation.
Generating RTLIL representation for module `\krms'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: HW_NOV/vector_engine/RMSnorm/rtl/RMSnorm.v
Parsing Verilog input from `HW_NOV/vector_engine/RMSnorm/rtl/RMSnorm.v' to AST representation.
Generating RTLIL representation for module `\rms_norm'.
Warning: Replacing memory \in_float_data_vld_array with list of registers. See HW_NOV/vector_engine/RMSnorm/rtl/RMSnorm.v:192
Warning: Replacing memory \in_float_data_array with list of registers. See HW_NOV/vector_engine/RMSnorm/rtl/RMSnorm.v:191
Warning: Replacing memory \gamma_vld_array with list of registers. See HW_NOV/vector_engine/RMSnorm/rtl/RMSnorm.v:130
Warning: Replacing memory \gamma_array with list of registers. See HW_NOV/vector_engine/RMSnorm/rtl/RMSnorm.v:129
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: HW_NOV/vector_engine/RMSnorm/rtl/fp_div_pipe.v
Parsing Verilog input from `HW_NOV/vector_engine/RMSnorm/rtl/fp_div_pipe.v' to AST representation.
Generating RTLIL representation for module `\fp_div_pipe'.
Generating RTLIL representation for module `\custom_fp_div'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: HW_NOV/vector_engine/RMSnorm/rtl/fp_invsqrt_pipe.v
Parsing Verilog input from `HW_NOV/vector_engine/RMSnorm/rtl/fp_invsqrt_pipe.v' to AST representation.
Generating RTLIL representation for module `\fp_invsqrt_pipe'.
Warning: Replacing memory \half_x_delay_array with list of registers. See HW_NOV/vector_engine/RMSnorm/rtl/fp_invsqrt_pipe.v:43
Warning: Replacing memory \startpoint_delay_array with list of registers. See HW_NOV/vector_engine/RMSnorm/rtl/fp_invsqrt_pipe.v:42
Generating RTLIL representation for module `\custom_fp_sub'.
Generating RTLIL representation for module `\priority_encoder'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: HW_NOV/vector_engine/RMSnorm/rtl/fp_mult_pipe.v
Parsing Verilog input from `HW_NOV/vector_engine/RMSnorm/rtl/fp_mult_pipe.v' to AST representation.
Generating RTLIL representation for module `\fp_mult_pipe'.
Generating RTLIL representation for module `\custom_fp_mult'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: HW_NOV/vector_engine/softmax_recompute/rtl/softmax_rc.v
Parsing Verilog input from `HW_NOV/vector_engine/softmax_recompute/rtl/softmax_rc.v' to AST representation.
Generating RTLIL representation for module `\softmax_rc'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: HW_NOV/core/core_acc.v
Parsing Verilog input from `HW_NOV/core/core_acc.v' to AST representation.
Generating RTLIL representation for module `\core_acc'.
Generating RTLIL representation for module `\core_acc_ctrl'.
Generating RTLIL representation for module `\core_acc_mac'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: HW_NOV/core/core_buf.v
Parsing Verilog input from `HW_NOV/core/core_buf.v' to AST representation.
Generating RTLIL representation for module `\core_buf'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: HW_NOV/core/core_ctrl.v
Parsing Verilog input from `HW_NOV/core/core_ctrl.v' to AST representation.
Generating RTLIL representation for module `\core_ctrl'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: HW_NOV/core/core_mac.v
Parsing Verilog input from `HW_NOV/core/core_mac.v' to AST representation.
Generating RTLIL representation for module `\core_mac'.
Generating RTLIL representation for module `\mul_line'.
Warning: Replacing memory \idataB_reg with list of registers. See HW_NOV/core/core_mac.v:77
Warning: Replacing memory \idataA_reg with list of registers. See HW_NOV/core/core_mac.v:76
Generating RTLIL representation for module `\adder_tree'.
Warning: Replacing memory \gen_adt_stage[5].add_idata with list of registers. See HW_NOV/core/core_mac.v:188
Warning: Replacing memory \gen_adt_stage[4].add_idata with list of registers. See HW_NOV/core/core_mac.v:178
Warning: Replacing memory \gen_adt_stage[3].add_idata with list of registers. See HW_NOV/core/core_mac.v:188
Warning: Replacing memory \gen_adt_stage[2].add_idata with list of registers. See HW_NOV/core/core_mac.v:178
Warning: Replacing memory \gen_adt_stage[1].add_idata with list of registers. See HW_NOV/core/core_mac.v:188
Warning: Replacing memory \gen_adt_stage[0].add_idata with list of registers. See HW_NOV/core/core_mac.v:167
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: HW_NOV/core/core_mem.v
Parsing Verilog input from `HW_NOV/core/core_mem.v' to AST representation.
Generating RTLIL representation for module `\core_mem'.
Generating RTLIL representation for module `\wmem'.
Generating RTLIL representation for module `\kv_cache_pkt'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: HW_NOV/core/core_quant.v
Parsing Verilog input from `HW_NOV/core/core_quant.v' to AST representation.
Generating RTLIL representation for module `\core_quant'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: HW_NOV/core/core_rc.v
Parsing Verilog input from `HW_NOV/core/core_rc.v' to AST representation.
Generating RTLIL representation for module `\core_rc'.
Warning: Replacing memory \rc_data_vld_rt_array with list of registers. See HW_NOV/core/core_rc.v:77
Warning: Replacing memory \rc_data_rt_array with list of registers. See HW_NOV/core/core_rc.v:76
Generating RTLIL representation for module `\sync_data_fifo'.
Warning: Replacing memory \fifo_buffer with list of registers. See HW_NOV/core/core_rc.v:217
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: HW_NOV/core/core_top.v
Parsing Verilog input from `HW_NOV/core/core_top.v' to AST representation.
Generating RTLIL representation for module `\core_top'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: HW_NOV/head/abuf.v
Parsing Verilog input from `HW_NOV/head/abuf.v' to AST representation.
Generating RTLIL representation for module `\abuf'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: HW_NOV/head/head_core_array.v
Parsing Verilog input from `HW_NOV/head/head_core_array.v' to AST representation.
Generating RTLIL representation for module `\head_core_array'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: HW_NOV/head/head_sram_rd_ctrl.v
Parsing Verilog input from `HW_NOV/head/head_sram_rd_ctrl.v' to AST representation.
Generating RTLIL representation for module `\head_sram_rd_ctrl'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: HW_NOV/head/head_sram.v
Parsing Verilog input from `HW_NOV/head/head_sram.v' to AST representation.
Generating RTLIL representation for module `\head_sram'.
HW_NOV/head/head_sram.v:76: Warning: Range [135:104] select out of bounds on signal `\nxt_inst_wdata': Setting 8 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [135:104] select out of bounds on signal `\nxt_inst_bwe': Setting 8 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [143:112] select out of bounds on signal `\nxt_inst_wdata': Setting 16 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [143:112] select out of bounds on signal `\nxt_inst_bwe': Setting 16 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [151:120] select out of bounds on signal `\nxt_inst_wdata': Setting 24 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [151:120] select out of bounds on signal `\nxt_inst_bwe': Setting 24 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [135:104] select out of bounds on signal `\nxt_inst_wdata': Setting 8 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [135:104] select out of bounds on signal `\nxt_inst_bwe': Setting 8 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [135:104] select out of bounds on signal `\nxt_inst_wdata': Setting 8 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [135:104] select out of bounds on signal `\nxt_inst_bwe': Setting 8 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [135:104] select out of bounds on signal `\nxt_inst_wdata': Setting 8 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [135:104] select out of bounds on signal `\nxt_inst_bwe': Setting 8 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [135:104] select out of bounds on signal `\nxt_inst_wdata': Setting 8 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [135:104] select out of bounds on signal `\nxt_inst_bwe': Setting 8 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [135:104] select out of bounds on signal `\nxt_inst_wdata': Setting 8 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [135:104] select out of bounds on signal `\nxt_inst_bwe': Setting 8 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [143:112] select out of bounds on signal `\nxt_inst_wdata': Setting 16 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [143:112] select out of bounds on signal `\nxt_inst_bwe': Setting 16 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [143:112] select out of bounds on signal `\nxt_inst_wdata': Setting 16 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [143:112] select out of bounds on signal `\nxt_inst_bwe': Setting 16 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [143:112] select out of bounds on signal `\nxt_inst_wdata': Setting 16 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [143:112] select out of bounds on signal `\nxt_inst_bwe': Setting 16 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [143:112] select out of bounds on signal `\nxt_inst_wdata': Setting 16 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [143:112] select out of bounds on signal `\nxt_inst_bwe': Setting 16 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [143:112] select out of bounds on signal `\nxt_inst_wdata': Setting 16 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [143:112] select out of bounds on signal `\nxt_inst_bwe': Setting 16 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [151:120] select out of bounds on signal `\nxt_inst_wdata': Setting 24 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [151:120] select out of bounds on signal `\nxt_inst_bwe': Setting 24 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [151:120] select out of bounds on signal `\nxt_inst_wdata': Setting 24 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [151:120] select out of bounds on signal `\nxt_inst_bwe': Setting 24 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [151:120] select out of bounds on signal `\nxt_inst_wdata': Setting 24 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [151:120] select out of bounds on signal `\nxt_inst_bwe': Setting 24 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [151:120] select out of bounds on signal `\nxt_inst_wdata': Setting 24 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [151:120] select out of bounds on signal `\nxt_inst_bwe': Setting 24 MSB bits to undef.
HW_NOV/head/head_sram.v:76: Warning: Range [151:120] select out of bounds on signal `\nxt_inst_wdata': Setting 24 MSB bits to undef.
HW_NOV/head/head_sram.v:77: Warning: Range [151:120] select out of bounds on signal `\nxt_inst_bwe': Setting 24 MSB bits to undef.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: HW_NOV/head/head_top.v
Parsing Verilog input from `HW_NOV/head/head_top.v' to AST representation.
Generating RTLIL representation for module `\head_top'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: HW_NOV/head/two_heads.v
Parsing Verilog input from `HW_NOV/head/two_heads.v' to AST representation.
Generating RTLIL representation for module `\two_heads'.
Successfully finished Verilog frontend.

30. Executing HIERARCHY pass (managing design hierarchy).

30.1. Analyzing design hierarchy..
Top module:  \core_top
Used module:     \core_ctrl
Used module:     \align_s2p
Used module:     \core_quant
Used module:     \core_rc
Used module:         \sync_data_fifo
Used module:     \core_acc
Used module:         \core_acc_mac
Used module:         \core_acc_ctrl
Used module:     \core_mac
Used module:         \adder_tree
Used module:             \add_int
Used module:         \mul_line
Used module:             \mul_int
Used module:     \core_buf
Used module:     \core_mem
Used module:         \kv_cache_pkt
Used module:             \mem_sp_wrapper
Used module:         \wmem
Parameter \IDATA_WIDTH = 25
Parameter \ODATA_BIT = 25

30.2. Executing AST frontend in derive mode using pre-parsed AST for module `\core_acc_mac'.
Parameter \IDATA_WIDTH = 25
Parameter \ODATA_BIT = 25
Generating RTLIL representation for module `$paramod$2abdaaf2de51c43fe6cbefd040d512c4a33e8d31\core_acc_mac'.
Parameter \CDATA_ACCU_NUM_WIDTH = 10

30.3. Executing AST frontend in derive mode using pre-parsed AST for module `\core_acc_ctrl'.
Parameter \CDATA_ACCU_NUM_WIDTH = 10
Generating RTLIL representation for module `$paramod\core_acc_ctrl\CDATA_ACCU_NUM_WIDTH=s32'00000000000000000000000000001010'.
Parameter \MAC_MULT_NUM = 16
Parameter \IDATA_WIDTH = 16

30.4. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_tree'.
Parameter \MAC_MULT_NUM = 16
Parameter \IDATA_WIDTH = 16
Generating RTLIL representation for module `$paramod$a08d371926a9eca50e652c636483a3ce2f7c445e\adder_tree'.
Warning: Replacing memory \gen_adt_stage[3].add_idata with list of registers. See HW_NOV/core/core_mac.v:188
Warning: Replacing memory \gen_adt_stage[2].add_idata with list of registers. See HW_NOV/core/core_mac.v:178
Warning: Replacing memory \gen_adt_stage[1].add_idata with list of registers. See HW_NOV/core/core_mac.v:188
Warning: Replacing memory \gen_adt_stage[0].add_idata with list of registers. See HW_NOV/core/core_mac.v:167
Parameter \MAC_MULT_NUM = 16
Parameter \IDATA_WIDTH = 8

30.5. Executing AST frontend in derive mode using pre-parsed AST for module `\mul_line'.
Parameter \MAC_MULT_NUM = 16
Parameter \IDATA_WIDTH = 8
Generating RTLIL representation for module `$paramod$be571a8438efb773a0ed8b778441b97685a4a9b0\mul_line'.
Warning: Replacing memory \idataB_reg with list of registers. See HW_NOV/core/core_mac.v:77
Warning: Replacing memory \idataA_reg with list of registers. See HW_NOV/core/core_mac.v:76
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16

30.6. Executing AST frontend in derive mode using pre-parsed AST for module `\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Generating RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Reprocessing module mul_line because instantiated module $paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int has become available.
Generating RTLIL representation for module `\mul_line'.
Warning: Replacing memory \idataB_reg with list of registers. See HW_NOV/core/core_mac.v:77
Warning: Replacing memory \idataA_reg with list of registers. See HW_NOV/core/core_mac.v:76
Parameter \IDATA_WIDTH = 21
Parameter \ODATA_BIT = 22

30.7. Executing AST frontend in derive mode using pre-parsed AST for module `\add_int'.
Parameter \IDATA_WIDTH = 21
Parameter \ODATA_BIT = 22
Generating RTLIL representation for module `$paramod$2d93d790bc04f936eac7b29429264f04c760dd2d\add_int'.
Parameter \IDATA_WIDTH = 20
Parameter \ODATA_BIT = 21

30.8. Executing AST frontend in derive mode using pre-parsed AST for module `\add_int'.
Parameter \IDATA_WIDTH = 20
Parameter \ODATA_BIT = 21
Generating RTLIL representation for module `$paramod$403afb9f9f1bc55d3ec8dd29b4e489d3837218d0\add_int'.
Parameter \IDATA_WIDTH = 20
Parameter \ODATA_BIT = 21
Found cached RTLIL representation for module `$paramod$403afb9f9f1bc55d3ec8dd29b4e489d3837218d0\add_int'.
Parameter \IDATA_WIDTH = 19
Parameter \ODATA_BIT = 20

30.9. Executing AST frontend in derive mode using pre-parsed AST for module `\add_int'.
Parameter \IDATA_WIDTH = 19
Parameter \ODATA_BIT = 20
Generating RTLIL representation for module `$paramod$a0c1b56699b955154e0a7aa4133a41ecdeefed43\add_int'.
Parameter \IDATA_WIDTH = 19
Parameter \ODATA_BIT = 20
Found cached RTLIL representation for module `$paramod$a0c1b56699b955154e0a7aa4133a41ecdeefed43\add_int'.
Parameter \IDATA_WIDTH = 19
Parameter \ODATA_BIT = 20
Found cached RTLIL representation for module `$paramod$a0c1b56699b955154e0a7aa4133a41ecdeefed43\add_int'.
Parameter \IDATA_WIDTH = 19
Parameter \ODATA_BIT = 20
Found cached RTLIL representation for module `$paramod$a0c1b56699b955154e0a7aa4133a41ecdeefed43\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19

30.10. Executing AST frontend in derive mode using pre-parsed AST for module `\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Generating RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18

30.11. Executing AST frontend in derive mode using pre-parsed AST for module `\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Generating RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17

30.12. Executing AST frontend in derive mode using pre-parsed AST for module `\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Generating RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Reprocessing module adder_tree because instantiated module $paramod$2d93d790bc04f936eac7b29429264f04c760dd2d\add_int has become available.
Generating RTLIL representation for module `\adder_tree'.
Warning: Replacing memory \gen_adt_stage[5].add_idata with list of registers. See HW_NOV/core/core_mac.v:188
Warning: Replacing memory \gen_adt_stage[4].add_idata with list of registers. See HW_NOV/core/core_mac.v:178
Warning: Replacing memory \gen_adt_stage[3].add_idata with list of registers. See HW_NOV/core/core_mac.v:188
Warning: Replacing memory \gen_adt_stage[2].add_idata with list of registers. See HW_NOV/core/core_mac.v:178
Warning: Replacing memory \gen_adt_stage[1].add_idata with list of registers. See HW_NOV/core/core_mac.v:188
Warning: Replacing memory \gen_adt_stage[0].add_idata with list of registers. See HW_NOV/core/core_mac.v:167
Parameter \IDATA_WIDTH = 128
Parameter \ODATA_BIT = 128
Parameter \CACHE_NUM = 16
Parameter \CACHE_DEPTH = 128
Parameter \CACHE_ADDR_WIDTH = 11

30.13. Executing AST frontend in derive mode using pre-parsed AST for module `\kv_cache_pkt'.
Parameter \IDATA_WIDTH = 128
Parameter \ODATA_BIT = 128
Parameter \CACHE_NUM = 16
Parameter \CACHE_DEPTH = 128
Parameter \CACHE_ADDR_WIDTH = 11
Generating RTLIL representation for module `$paramod$140dc2895f758dfe56e15794417558c8fe60b4ac\kv_cache_pkt'.
Parameter \DATA_BIT = 128
Parameter \DEPTH = 1536
Parameter \ADDR_BIT = 11
Parameter \BWE = 1

30.14. Executing AST frontend in derive mode using pre-parsed AST for module `\mem_sp_wrapper'.
Parameter \DATA_BIT = 128
Parameter \DEPTH = 1536
Parameter \ADDR_BIT = 11
Parameter \BWE = 1
Generating RTLIL representation for module `$paramod$7a05672f01e264e2bd9307144f541b39117228b2\mem_sp_wrapper'.
Parameter \DATA_BIT = 128
Parameter \DEPTH = 512
Parameter \BWE = 1

30.15. Executing AST frontend in derive mode using pre-parsed AST for module `\mem_sp_wrapper'.
Parameter \DATA_BIT = 128
Parameter \DEPTH = 512
Parameter \BWE = 1
Generating RTLIL representation for module `$paramod$d62143d7b1ae496587c80e130388dd4b76efc14b\mem_sp_wrapper'.
Parameter \DATA_WIDTH = 24
Parameter \DATA_DEPTH = 16

30.16. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_data_fifo'.
Parameter \DATA_WIDTH = 24
Parameter \DATA_DEPTH = 16
Generating RTLIL representation for module `$paramod$7b7b3df6209bd34da452909393ec6757b6bf0d6f\sync_data_fifo'.
Warning: Replacing memory \fifo_buffer with list of registers. See HW_NOV/core/core_rc.v:217
Parameter \CORE_INDEX = 0

30.17. Executing AST frontend in derive mode using pre-parsed AST for module `\core_ctrl'.
Parameter \CORE_INDEX = 0
Generating RTLIL representation for module `$paramod\core_ctrl\CORE_INDEX=s32'00000000000000000000000000000000'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 32

30.18. Executing AST frontend in derive mode using pre-parsed AST for module `\align_s2p'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 32
Generating RTLIL representation for module `$paramod$359317df88044e32bf23224ef7ada2bbe4cf4d37\align_s2p'.
Parameter \IDATA_WIDTH = 25
Parameter \ODATA_BIT = 8

30.19. Executing AST frontend in derive mode using pre-parsed AST for module `\core_quant'.
Parameter \IDATA_WIDTH = 25
Parameter \ODATA_BIT = 8
Generating RTLIL representation for module `$paramod$836d65a37d4372fadb7792b3104bb416744b9470\core_quant'.
Parameter \IN_DATA_WIDTH = 25
Parameter \OUT_DATA_WIDTH = 25
Parameter \RECOMPUTE_FIFO_DEPTH = 16
Parameter \RETIMING_REG_NUM = 7

30.20. Executing AST frontend in derive mode using pre-parsed AST for module `\core_rc'.
Parameter \IN_DATA_WIDTH = 25
Parameter \OUT_DATA_WIDTH = 25
Parameter \RECOMPUTE_FIFO_DEPTH = 16
Parameter \RETIMING_REG_NUM = 7
Generating RTLIL representation for module `$paramod$5f7112805e75e20fb8768a3b9e522c0b15b9fe73\core_rc'.
Warning: Replacing memory \rc_data_vld_rt_array with list of registers. See HW_NOV/core/core_rc.v:77
Warning: Replacing memory \rc_data_rt_array with list of registers. See HW_NOV/core/core_rc.v:76
Parameter \IDATA_WIDTH = 25
Parameter \ODATA_BIT = 25

30.21. Executing AST frontend in derive mode using pre-parsed AST for module `\core_acc'.
Parameter \IDATA_WIDTH = 25
Parameter \ODATA_BIT = 25
Generating RTLIL representation for module `$paramod$2abdaaf2de51c43fe6cbefd040d512c4a33e8d31\core_acc'.
Parameter \MAC_MULT_NUM = 16
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 25

30.22. Executing AST frontend in derive mode using pre-parsed AST for module `\core_mac'.
Parameter \MAC_MULT_NUM = 16
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 25
Generating RTLIL representation for module `$paramod$d03c128fa725d1ae90d9138e0e8396d2fd560f03\core_mac'.
Parameter \CACHE_DATA_WIDTH = 128

30.23. Executing AST frontend in derive mode using pre-parsed AST for module `\core_buf'.
Parameter \CACHE_DATA_WIDTH = 128
Generating RTLIL representation for module `$paramod\core_buf\CACHE_DATA_WIDTH=s32'00000000000000000000000010000000'.
Parameter \CMEM_ADDR_WIDTH = 13
Parameter \CMEM_DATA_WIDTH = 128
Parameter \VLINK_DATA_WIDTH = 128
Parameter \HEAD_INDEX = 0

30.24. Executing AST frontend in derive mode using pre-parsed AST for module `\core_mem'.
Parameter \CMEM_ADDR_WIDTH = 13
Parameter \CMEM_DATA_WIDTH = 128
Parameter \VLINK_DATA_WIDTH = 128
Parameter \HEAD_INDEX = 0
Generating RTLIL representation for module `$paramod$2d178ac1e4db13c36073ffc8f94fb8416f36f706\core_mem'.

30.25. Analyzing design hierarchy..
Top module:  \core_top
Used module:     $paramod\core_ctrl\CORE_INDEX=s32'00000000000000000000000000000000
Used module:     $paramod$359317df88044e32bf23224ef7ada2bbe4cf4d37\align_s2p
Used module:     $paramod$836d65a37d4372fadb7792b3104bb416744b9470\core_quant
Used module:     $paramod$5f7112805e75e20fb8768a3b9e522c0b15b9fe73\core_rc
Used module:         \sync_data_fifo
Used module:     $paramod$2abdaaf2de51c43fe6cbefd040d512c4a33e8d31\core_acc
Used module:         \core_acc_mac
Used module:         \core_acc_ctrl
Used module:     $paramod$d03c128fa725d1ae90d9138e0e8396d2fd560f03\core_mac
Used module:         \adder_tree
Used module:             \add_int
Used module:         \mul_line
Used module:             \mul_int
Used module:     $paramod\core_buf\CACHE_DATA_WIDTH=s32'00000000000000000000000010000000
Used module:     $paramod$2d178ac1e4db13c36073ffc8f94fb8416f36f706\core_mem
Used module:         \kv_cache_pkt
Used module:             $paramod$d62143d7b1ae496587c80e130388dd4b76efc14b\mem_sp_wrapper
Used module:         \wmem
Used module:             $paramod$7a05672f01e264e2bd9307144f541b39117228b2\mem_sp_wrapper
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 21
Parameter \ODATA_BIT = 22
Found cached RTLIL representation for module `$paramod$2d93d790bc04f936eac7b29429264f04c760dd2d\add_int'.
Parameter \IDATA_WIDTH = 20
Parameter \ODATA_BIT = 21
Found cached RTLIL representation for module `$paramod$403afb9f9f1bc55d3ec8dd29b4e489d3837218d0\add_int'.
Parameter \IDATA_WIDTH = 20
Parameter \ODATA_BIT = 21
Found cached RTLIL representation for module `$paramod$403afb9f9f1bc55d3ec8dd29b4e489d3837218d0\add_int'.
Parameter \IDATA_WIDTH = 19
Parameter \ODATA_BIT = 20
Found cached RTLIL representation for module `$paramod$a0c1b56699b955154e0a7aa4133a41ecdeefed43\add_int'.
Parameter \IDATA_WIDTH = 19
Parameter \ODATA_BIT = 20
Found cached RTLIL representation for module `$paramod$a0c1b56699b955154e0a7aa4133a41ecdeefed43\add_int'.
Parameter \IDATA_WIDTH = 19
Parameter \ODATA_BIT = 20
Found cached RTLIL representation for module `$paramod$a0c1b56699b955154e0a7aa4133a41ecdeefed43\add_int'.
Parameter \IDATA_WIDTH = 19
Parameter \ODATA_BIT = 20
Found cached RTLIL representation for module `$paramod$a0c1b56699b955154e0a7aa4133a41ecdeefed43\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \DATA_WIDTH = 25
Parameter \DATA_DEPTH = 16

30.26. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_data_fifo'.
Parameter \DATA_WIDTH = 25
Parameter \DATA_DEPTH = 16
Generating RTLIL representation for module `$paramod$bae8dc5060ad0e10d466d94b7b47739330c18293\sync_data_fifo'.
Warning: Replacing memory \fifo_buffer with list of registers. See HW_NOV/core/core_rc.v:217
Parameter \IDATA_WIDTH = 25
Parameter \ODATA_BIT = 25
Found cached RTLIL representation for module `$paramod$2abdaaf2de51c43fe6cbefd040d512c4a33e8d31\core_acc_mac'.
Parameter \CDATA_ACCU_NUM_WIDTH = 10
Found cached RTLIL representation for module `$paramod\core_acc_ctrl\CDATA_ACCU_NUM_WIDTH=s32'00000000000000000000000000001010'.
Parameter \MAC_MULT_NUM = 16
Parameter \IDATA_WIDTH = 16
Found cached RTLIL representation for module `$paramod$a08d371926a9eca50e652c636483a3ce2f7c445e\adder_tree'.
Parameter \MAC_MULT_NUM = 16
Parameter \IDATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod$be571a8438efb773a0ed8b778441b97685a4a9b0\mul_line'.
Parameter \IDATA_WIDTH = 128
Parameter \ODATA_BIT = 128
Parameter \CACHE_NUM = 16
Parameter \CACHE_DEPTH = 128
Parameter \CACHE_ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$140dc2895f758dfe56e15794417558c8fe60b4ac\kv_cache_pkt'.

30.27. Analyzing design hierarchy..
Top module:  \core_top
Used module:     $paramod\core_ctrl\CORE_INDEX=s32'00000000000000000000000000000000
Used module:     $paramod$359317df88044e32bf23224ef7ada2bbe4cf4d37\align_s2p
Used module:     $paramod$836d65a37d4372fadb7792b3104bb416744b9470\core_quant
Used module:     $paramod$5f7112805e75e20fb8768a3b9e522c0b15b9fe73\core_rc
Used module:         $paramod$bae8dc5060ad0e10d466d94b7b47739330c18293\sync_data_fifo
Used module:     $paramod$2abdaaf2de51c43fe6cbefd040d512c4a33e8d31\core_acc
Used module:         $paramod$2abdaaf2de51c43fe6cbefd040d512c4a33e8d31\core_acc_mac
Used module:         $paramod\core_acc_ctrl\CDATA_ACCU_NUM_WIDTH=s32'00000000000000000000000000001010
Used module:     $paramod$d03c128fa725d1ae90d9138e0e8396d2fd560f03\core_mac
Used module:         $paramod$a08d371926a9eca50e652c636483a3ce2f7c445e\adder_tree
Used module:             \add_int
Used module:         $paramod$be571a8438efb773a0ed8b778441b97685a4a9b0\mul_line
Used module:             \mul_int
Used module:     $paramod\core_buf\CACHE_DATA_WIDTH=s32'00000000000000000000000010000000
Used module:     $paramod$2d178ac1e4db13c36073ffc8f94fb8416f36f706\core_mem
Used module:         $paramod$140dc2895f758dfe56e15794417558c8fe60b4ac\kv_cache_pkt
Used module:             \mem_sp_wrapper
Used module:         \wmem
Used module:             $paramod$7a05672f01e264e2bd9307144f541b39117228b2\mem_sp_wrapper
Parameter \IDATA_WIDTH = 19
Parameter \ODATA_BIT = 20
Found cached RTLIL representation for module `$paramod$a0c1b56699b955154e0a7aa4133a41ecdeefed43\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Reprocessing module $paramod$a08d371926a9eca50e652c636483a3ce2f7c445e\adder_tree because instantiated module $paramod$a0c1b56699b955154e0a7aa4133a41ecdeefed43\add_int has become available.
Generating RTLIL representation for module `$paramod$a08d371926a9eca50e652c636483a3ce2f7c445e\adder_tree'.
Warning: Replacing memory \gen_adt_stage[3].add_idata with list of registers. See HW_NOV/core/core_mac.v:188
Warning: Replacing memory \gen_adt_stage[2].add_idata with list of registers. See HW_NOV/core/core_mac.v:178
Warning: Replacing memory \gen_adt_stage[1].add_idata with list of registers. See HW_NOV/core/core_mac.v:188
Warning: Replacing memory \gen_adt_stage[0].add_idata with list of registers. See HW_NOV/core/core_mac.v:167
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Reprocessing module $paramod$be571a8438efb773a0ed8b778441b97685a4a9b0\mul_line because instantiated module $paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int has become available.
Generating RTLIL representation for module `$paramod$be571a8438efb773a0ed8b778441b97685a4a9b0\mul_line'.
Warning: Replacing memory \idataB_reg with list of registers. See HW_NOV/core/core_mac.v:77
Warning: Replacing memory \idataA_reg with list of registers. See HW_NOV/core/core_mac.v:76
Parameter \DATA_BIT = 128
Parameter \DEPTH = 512
Parameter \BWE = 1
Found cached RTLIL representation for module `$paramod$d62143d7b1ae496587c80e130388dd4b76efc14b\mem_sp_wrapper'.

30.28. Analyzing design hierarchy..
Top module:  \core_top
Used module:     $paramod\core_ctrl\CORE_INDEX=s32'00000000000000000000000000000000
Used module:     $paramod$359317df88044e32bf23224ef7ada2bbe4cf4d37\align_s2p
Used module:     $paramod$836d65a37d4372fadb7792b3104bb416744b9470\core_quant
Used module:     $paramod$5f7112805e75e20fb8768a3b9e522c0b15b9fe73\core_rc
Used module:         $paramod$bae8dc5060ad0e10d466d94b7b47739330c18293\sync_data_fifo
Used module:     $paramod$2abdaaf2de51c43fe6cbefd040d512c4a33e8d31\core_acc
Used module:         $paramod$2abdaaf2de51c43fe6cbefd040d512c4a33e8d31\core_acc_mac
Used module:         $paramod\core_acc_ctrl\CDATA_ACCU_NUM_WIDTH=s32'00000000000000000000000000001010
Used module:     $paramod$d03c128fa725d1ae90d9138e0e8396d2fd560f03\core_mac
Used module:         $paramod$a08d371926a9eca50e652c636483a3ce2f7c445e\adder_tree
Used module:             \add_int
Used module:         $paramod$be571a8438efb773a0ed8b778441b97685a4a9b0\mul_line
Used module:             \mul_int
Used module:     $paramod\core_buf\CACHE_DATA_WIDTH=s32'00000000000000000000000010000000
Used module:     $paramod$2d178ac1e4db13c36073ffc8f94fb8416f36f706\core_mem
Used module:         $paramod$140dc2895f758dfe56e15794417558c8fe60b4ac\kv_cache_pkt
Used module:             $paramod$d62143d7b1ae496587c80e130388dd4b76efc14b\mem_sp_wrapper
Used module:         \wmem
Used module:             $paramod$7a05672f01e264e2bd9307144f541b39117228b2\mem_sp_wrapper
Parameter \IDATA_WIDTH = 19
Parameter \ODATA_BIT = 20
Found cached RTLIL representation for module `$paramod$a0c1b56699b955154e0a7aa4133a41ecdeefed43\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 18
Parameter \ODATA_BIT = 19
Found cached RTLIL representation for module `$paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 17
Parameter \ODATA_BIT = 18
Found cached RTLIL representation for module `$paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 16
Parameter \ODATA_BIT = 17
Found cached RTLIL representation for module `$paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.
Parameter \IDATA_WIDTH = 8
Parameter \ODATA_BIT = 16
Found cached RTLIL representation for module `$paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int'.

30.29. Analyzing design hierarchy..
Top module:  \core_top
Used module:     $paramod\core_ctrl\CORE_INDEX=s32'00000000000000000000000000000000
Used module:     $paramod$359317df88044e32bf23224ef7ada2bbe4cf4d37\align_s2p
Used module:     $paramod$836d65a37d4372fadb7792b3104bb416744b9470\core_quant
Used module:     $paramod$5f7112805e75e20fb8768a3b9e522c0b15b9fe73\core_rc
Used module:         $paramod$bae8dc5060ad0e10d466d94b7b47739330c18293\sync_data_fifo
Used module:     $paramod$2abdaaf2de51c43fe6cbefd040d512c4a33e8d31\core_acc
Used module:         $paramod$2abdaaf2de51c43fe6cbefd040d512c4a33e8d31\core_acc_mac
Used module:         $paramod\core_acc_ctrl\CDATA_ACCU_NUM_WIDTH=s32'00000000000000000000000000001010
Used module:     $paramod$d03c128fa725d1ae90d9138e0e8396d2fd560f03\core_mac
Used module:         $paramod$a08d371926a9eca50e652c636483a3ce2f7c445e\adder_tree
Used module:             $paramod$a0c1b56699b955154e0a7aa4133a41ecdeefed43\add_int
Used module:             $paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int
Used module:             $paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int
Used module:             $paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int
Used module:         $paramod$be571a8438efb773a0ed8b778441b97685a4a9b0\mul_line
Used module:             $paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int
Used module:     $paramod\core_buf\CACHE_DATA_WIDTH=s32'00000000000000000000000010000000
Used module:     $paramod$2d178ac1e4db13c36073ffc8f94fb8416f36f706\core_mem
Used module:         $paramod$140dc2895f758dfe56e15794417558c8fe60b4ac\kv_cache_pkt
Used module:             $paramod$d62143d7b1ae496587c80e130388dd4b76efc14b\mem_sp_wrapper
Used module:         \wmem
Used module:             $paramod$7a05672f01e264e2bd9307144f541b39117228b2\mem_sp_wrapper

30.30. Analyzing design hierarchy..
Top module:  \core_top
Used module:     $paramod\core_ctrl\CORE_INDEX=s32'00000000000000000000000000000000
Used module:     $paramod$359317df88044e32bf23224ef7ada2bbe4cf4d37\align_s2p
Used module:     $paramod$836d65a37d4372fadb7792b3104bb416744b9470\core_quant
Used module:     $paramod$5f7112805e75e20fb8768a3b9e522c0b15b9fe73\core_rc
Used module:         $paramod$bae8dc5060ad0e10d466d94b7b47739330c18293\sync_data_fifo
Used module:     $paramod$2abdaaf2de51c43fe6cbefd040d512c4a33e8d31\core_acc
Used module:         $paramod$2abdaaf2de51c43fe6cbefd040d512c4a33e8d31\core_acc_mac
Used module:         $paramod\core_acc_ctrl\CDATA_ACCU_NUM_WIDTH=s32'00000000000000000000000000001010
Used module:     $paramod$d03c128fa725d1ae90d9138e0e8396d2fd560f03\core_mac
Used module:         $paramod$a08d371926a9eca50e652c636483a3ce2f7c445e\adder_tree
Used module:             $paramod$a0c1b56699b955154e0a7aa4133a41ecdeefed43\add_int
Used module:             $paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int
Used module:             $paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int
Used module:             $paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int
Used module:         $paramod$be571a8438efb773a0ed8b778441b97685a4a9b0\mul_line
Used module:             $paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int
Used module:     $paramod\core_buf\CACHE_DATA_WIDTH=s32'00000000000000000000000010000000
Used module:     $paramod$2d178ac1e4db13c36073ffc8f94fb8416f36f706\core_mem
Used module:         $paramod$140dc2895f758dfe56e15794417558c8fe60b4ac\kv_cache_pkt
Used module:             $paramod$d62143d7b1ae496587c80e130388dd4b76efc14b\mem_sp_wrapper
Used module:         \wmem
Used module:             $paramod$7a05672f01e264e2bd9307144f541b39117228b2\mem_sp_wrapper
Removing unused module `$paramod$7b7b3df6209bd34da452909393ec6757b6bf0d6f\sync_data_fifo'.
Removing unused module `\adder_tree'.
Removing unused module `$paramod$403afb9f9f1bc55d3ec8dd29b4e489d3837218d0\add_int'.
Removing unused module `$paramod$2d93d790bc04f936eac7b29429264f04c760dd2d\add_int'.
Removing unused module `\mul_line'.
Removing unused module `\two_heads'.
Removing unused module `\head_top'.
Removing unused module `\head_sram'.
Removing unused module `\head_sram_rd_ctrl'.
Removing unused module `\head_core_array'.
Removing unused module `\abuf'.
Removing unused module `\sync_data_fifo'.
Removing unused module `\core_rc'.
Removing unused module `\core_quant'.
Removing unused module `\kv_cache_pkt'.
Removing unused module `\core_mem'.
Removing unused module `\core_mac'.
Removing unused module `\core_ctrl'.
Removing unused module `\core_buf'.
Removing unused module `\core_acc_mac'.
Removing unused module `\core_acc_ctrl'.
Removing unused module `\core_acc'.
Removing unused module `\softmax_rc'.
Removing unused module `\custom_fp_mult'.
Removing unused module `\fp_mult_pipe'.
Removing unused module `\priority_encoder'.
Removing unused module `\custom_fp_sub'.
Removing unused module `\fp_invsqrt_pipe'.
Removing unused module `\custom_fp_div'.
Removing unused module `\fp_div_pipe'.
Removing unused module `\rms_norm'.
Removing unused module `\krms'.
Removing unused module `\fadd_tree'.
Removing unused module `\gbus_top'.
Removing unused module `\bus_packet_fifo'.
Removing unused module `\bus_controller'.
Removing unused module `\arbiter'.
Removing unused module `\fp_add'.
Removing unused module `\fp_exp'.
Removing unused module `\fp_add_DG'.
Removing unused module `\fp_flt2i'.
Removing unused module `\fp_i2flt'.
Removing unused module `\bf16_fp_recip'.
Removing unused module `\align_p2s'.
Removing unused module `\align_s2p'.
Removing unused module `\mem_sp_wrapper'.
Removing unused module `\lead_one'.
Removing unused module `\add_fp'.
Removing unused module `\mul_fp'.
Removing unused module `\add_int'.
Removing unused module `\mul_int'.
Removed 51 unused modules.
Warning: Resizing cell port $paramod$140dc2895f758dfe56e15794417558c8fe60b4ac\kv_cache_pkt.kv_cache.addr from 9 bits to 11 bits.

31. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$7a05672f01e264e2bd9307144f541b39117228b2\mem_sp_wrapper.
Deleting now unused module $paramod$140dc2895f758dfe56e15794417558c8fe60b4ac\kv_cache_pkt.
Deleting now unused module $paramod$d03c128fa725d1ae90d9138e0e8396d2fd560f03\core_mac.
Deleting now unused module $paramod$2d178ac1e4db13c36073ffc8f94fb8416f36f706\core_mem.
Deleting now unused module $paramod$06f9124c85e998893eb9a77ae0bfe2264121f3ee\add_int.
Deleting now unused module $paramod$b50595fc4652f3960f99bf148590381dd730daa0\add_int.
Deleting now unused module wmem.
Deleting now unused module $paramod$a0c1b56699b955154e0a7aa4133a41ecdeefed43\add_int.
Deleting now unused module $paramod$e1a68fe8d69794995fc75b1af3edf5f54c74f2b7\add_int.
Deleting now unused module $paramod$7536e96eef492f9e1066491cd7bd0cf9d9fb7fb8\mul_int.
Deleting now unused module $paramod$2abdaaf2de51c43fe6cbefd040d512c4a33e8d31\core_acc.
Deleting now unused module $paramod$5f7112805e75e20fb8768a3b9e522c0b15b9fe73\core_rc.
Deleting now unused module $paramod$836d65a37d4372fadb7792b3104bb416744b9470\core_quant.
Deleting now unused module $paramod\core_buf\CACHE_DATA_WIDTH=s32'00000000000000000000000010000000.
Deleting now unused module $paramod$a08d371926a9eca50e652c636483a3ce2f7c445e\adder_tree.
Deleting now unused module $paramod$bae8dc5060ad0e10d466d94b7b47739330c18293\sync_data_fifo.
Deleting now unused module $paramod\core_acc_ctrl\CDATA_ACCU_NUM_WIDTH=s32'00000000000000000000000000001010.
Deleting now unused module $paramod$2abdaaf2de51c43fe6cbefd040d512c4a33e8d31\core_acc_mac.
Deleting now unused module $paramod$359317df88044e32bf23224ef7ada2bbe4cf4d37\align_s2p.
Deleting now unused module $paramod\core_ctrl\CORE_INDEX=s32'00000000000000000000000000000000.
Deleting now unused module $paramod$be571a8438efb773a0ed8b778441b97685a4a9b0\mul_line.
Deleting now unused module $paramod$d62143d7b1ae496587c80e130388dd4b76efc14b\mem_sp_wrapper.
Warning: Selection "sky130_sram_24kbytes_1rw_128x1536_128" did not match any module.

32. Executing PROC pass (convert processes to netlists).

32.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:111$3680'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:142$3692'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:162$3698'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:53$3985'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:123$3995'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:172$4003'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:167$4038'.
Found and cleaned up 2 empty switches in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:219$4044'.
Found and cleaned up 3 empty switches in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:264$4059'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:325$4070'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:453$2025'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:713$3632'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:570$3535'.
Found and cleaned up 1 empty switch in `\core_top.$proc$HW_NOV/core/core_top.v:173$2253'.
Found and cleaned up 1 empty switch in `\core_top.$proc$HW_NOV/core/core_top.v:161$2248'.
Found and cleaned up 1 empty switch in `\core_top.$proc$HW_NOV/core/core_top.v:124$2241'.
Cleaned up 19 empty switches.

32.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:106$3678 in module core_top.
Marked 1 switch rules as full_case in process $flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:111$3680 in module core_top.
Marked 2 switch rules as full_case in process $flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:131$3690 in module core_top.
Marked 1 switch rules as full_case in process $flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:142$3692 in module core_top.
Marked 1 switch rules as full_case in process $flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:152$3693 in module core_top.
Marked 18 switch rules as full_case in process $flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:162$3698 in module core_top.
Marked 36 switch rules as full_case in process $flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728 in module core_top.
Marked 1 switch rules as full_case in process $flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:393$3913 in module core_top.
Marked 1 switch rules as full_case in process $flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:41$3917 in module core_top.
Marked 1 switch rules as full_case in process $flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:50$3921 in module core_top.
Marked 2 switch rules as full_case in process $flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:57$3928 in module core_top.
Marked 1 switch rules as full_case in process $flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:39$3940 in module core_top.
Marked 1 switch rules as full_case in process $flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:44$3943 in module core_top.
Marked 1 switch rules as full_case in process $flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:83$3952 in module core_top.
Marked 1 switch rules as full_case in process $flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:92$3954 in module core_top.
Marked 1 switch rules as full_case in process $flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:101$3960 in module core_top.
Marked 1 switch rules as full_case in process $flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:106$3962 in module core_top.
Marked 1 switch rules as full_case in process $flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:112$3964 in module core_top.
Marked 1 switch rules as full_case in process $flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:117$3973 in module core_top.
Marked 1 switch rules as full_case in process $flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:122$3975 in module core_top.
Marked 1 switch rules as full_case in process $flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:56$3977 in module core_top.
Marked 1 switch rules as full_case in process $flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:67$3979 in module core_top.
Marked 1 switch rules as full_case in process $flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:67$3981 in module core_top.
Marked 2 switch rules as full_case in process $flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:36$3983 in module core_top.
Marked 1 switch rules as full_case in process $flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:53$3985 in module core_top.
Marked 1 switch rules as full_case in process $flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:62$3986 in module core_top.
Marked 3 switch rules as full_case in process $flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:103$3990 in module core_top.
Marked 3 switch rules as full_case in process $flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:123$3995 in module core_top.
Marked 1 switch rules as full_case in process $flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:137$3999 in module core_top.
Marked 2 switch rules as full_case in process $flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:146$4001 in module core_top.
Marked 2 switch rules as full_case in process $flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:99$3676 in module core_top.
Marked 2 switch rules as full_case in process $flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:74$4004 in module core_top.
Marked 1 switch rules as full_case in process $flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4007 in module core_top.
Marked 1 switch rules as full_case in process $flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4009 in module core_top.
Marked 1 switch rules as full_case in process $flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4011 in module core_top.
Marked 1 switch rules as full_case in process $flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4013 in module core_top.
Marked 1 switch rules as full_case in process $flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4015 in module core_top.
Marked 1 switch rules as full_case in process $flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4017 in module core_top.
Marked 3 switch rules as full_case in process $flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091 in module core_top.
Removed 1 dead cases from process $flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:205$4079 in module core_top.
Marked 3 switch rules as full_case in process $flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:205$4079 in module core_top.
Marked 2 switch rules as full_case in process $flatten\acc_inst.\acc_counter_inst.$proc$HW_NOV/core/core_acc.v:62$2730 in module core_top.
Marked 2 switch rules as full_case in process $flatten\acc_inst.\acc_counter_inst.$proc$HW_NOV/core/core_acc.v:55$2722 in module core_top.
Marked 1 switch rules as full_case in process $flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:105$2720 in module core_top.
Marked 1 switch rules as full_case in process $flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:100$2718 in module core_top.
Marked 3 switch rules as full_case in process $flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:89$2715 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4268 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4266 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4264 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4262 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4260 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4258 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4256 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4254 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4252 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4250 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4248 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4246 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4244 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4242 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4240 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4238 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:104$4236 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:176$4184 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:176$4182 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4176 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4174 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4172 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4170 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4168 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4166 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4164 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4162 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:146$4159 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:139$4156 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:209$4154 in module core_top.
Marked 1 switch rules as full_case in process $flatten\buf_inst.$proc$HW_NOV/core/core_buf.v:18$4020 in module core_top.
Marked 1 switch rules as full_case in process $flatten\buf_inst.$proc$HW_NOV/core/core_buf.v:23$4022 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:72$4025 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:77$4027 in module core_top.
Marked 3 switch rules as full_case in process $flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:95$4029 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:148$4036 in module core_top.
Marked 2 switch rules as full_case in process $flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:167$4038 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:207$4039 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:212$4041 in module core_top.
Marked 7 switch rules as full_case in process $flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:219$4044 in module core_top.
Marked 2 switch rules as full_case in process $flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:257$4058 in module core_top.
Marked 5 switch rules as full_case in process $flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:264$4059 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:314$4068 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:325$4070 in module core_top.
Marked 2 switch rules as full_case in process $flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:335$4075 in module core_top.
Marked 2 switch rules as full_case in process $flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:453$2025 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:444$2023 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:434$2018 in module core_top.
Marked 2 switch rules as full_case in process $flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:420$2014 in module core_top.
Marked 2 switch rules as full_case in process $flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:403$1980 in module core_top.
Marked 3 switch rules as full_case in process $flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:713$3632 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:704$3630 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:695$3628 in module core_top.
Marked 2 switch rules as full_case in process $flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:683$3625 in module core_top.
Marked 2 switch rules as full_case in process $flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:666$3592 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:636$3581 in module core_top.
Marked 2 switch rules as full_case in process $flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:617$3579 in module core_top.
Marked 16 switch rules as full_case in process $flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:602$3544 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:591$3542 in module core_top.
Marked 3 switch rules as full_case in process $flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:570$3535 in module core_top.
Marked 2 switch rules as full_case in process $flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:563$3533 in module core_top.
Marked 1 switch rules as full_case in process $flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:547$3531 in module core_top.
Marked 2 switch rules as full_case in process $proc$HW_NOV/core/core_top.v:264$2255 in module core_top.
Marked 1 switch rules as full_case in process $proc$HW_NOV/core/core_top.v:173$2253 in module core_top.
Marked 1 switch rules as full_case in process $proc$HW_NOV/core/core_top.v:161$2248 in module core_top.
Marked 1 switch rules as full_case in process $proc$HW_NOV/core/core_top.v:142$2246 in module core_top.
Marked 1 switch rules as full_case in process $proc$HW_NOV/core/core_top.v:137$2244 in module core_top.
Marked 1 switch rules as full_case in process $proc$HW_NOV/core/core_top.v:132$2242 in module core_top.
Marked 1 switch rules as full_case in process $proc$HW_NOV/core/core_top.v:119$2239 in module core_top.
Marked 1 switch rules as full_case in process $proc$HW_NOV/core/core_top.v:114$2237 in module core_top.
Removed a total of 1 dead cases.

32.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 78 redundant assignments.
Promoted 226 assignments to connections.

32.4. Executing PROC_INIT pass (extract init attributes).

32.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \inst_core_ctrl.rst_n in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:106$3678'.
Found async reset \inst_core_ctrl.rst_n in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:131$3690'.
Found async reset \inst_core_ctrl.rst_n in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:152$3693'.
Found async reset \inst_core_ctrl.rst_n in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:393$3913'.
Found async reset \align_s2p_inst.rstn in `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:41$3917'.
Found async reset \align_s2p_inst.rstn in `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:57$3928'.
Found async reset \quant_inst.rstn in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:39$3940'.
Found async reset \quant_inst.rstn in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:44$3943'.
Found async reset \quant_inst.rstn in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:83$3952'.
Found async reset \quant_inst.rstn in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:92$3954'.
Found async reset \quant_inst.rstn in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:101$3960'.
Found async reset \quant_inst.rstn in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:106$3962'.
Found async reset \quant_inst.rstn in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:117$3973'.
Found async reset \quant_inst.rstn in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:122$3975'.
Found async reset \quant_inst.rstn in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:56$3977'.
Found async reset \quant_inst.rstn in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:67$3979'.
Found async reset \quant_inst.rstn in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:67$3981'.
Found async reset \rc_inst.rst_n in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:36$3983'.
Found async reset \rc_inst.rst_n in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:62$3986'.
Found async reset \rc_inst.rst_n in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:103$3990'.
Found async reset \rc_inst.rst_n in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:137$3999'.
Found async reset \rc_inst.rst_n in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:146$4001'.
Found async reset \inst_core_ctrl.rst_n in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:99$3676'.
Found async reset \rc_inst.rst_n in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:74$4004'.
Found async reset \rc_inst.rst_n in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4007'.
Found async reset \rc_inst.rst_n in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4009'.
Found async reset \rc_inst.rst_n in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4011'.
Found async reset \rc_inst.rst_n in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4013'.
Found async reset \rc_inst.rst_n in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4015'.
Found async reset \rc_inst.rst_n in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4017'.
Found async reset \rc_inst.inst_sync_data_fifo.rst_n in `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
Found async reset \rc_inst.inst_sync_data_fifo.rst_n in `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:205$4079'.
Found async reset \acc_inst.acc_counter_inst.rstn in `\core_top.$flatten\acc_inst.\acc_counter_inst.$proc$HW_NOV/core/core_acc.v:62$2730'.
Found async reset \acc_inst.acc_counter_inst.rstn in `\core_top.$flatten\acc_inst.\acc_counter_inst.$proc$HW_NOV/core/core_acc.v:55$2722'.
Found async reset \acc_inst.acc_mac_inst.rstn in `\core_top.$flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:105$2720'.
Found async reset \acc_inst.acc_mac_inst.rstn in `\core_top.$flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:100$2718'.
Found async reset \acc_inst.acc_mac_inst.rstn in `\core_top.$flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:89$2715'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4268'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4266'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4264'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4262'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4260'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4258'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4256'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4254'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4252'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4250'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4248'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4246'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4244'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4242'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4240'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4238'.
Found async reset \mac_inst.mul_inst.rstn in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:104$4236'.
Found async reset \mac_inst.adt_inst.rstn in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:176$4184'.
Found async reset \mac_inst.adt_inst.rstn in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:176$4182'.
Found async reset \mac_inst.adt_inst.rstn in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4176'.
Found async reset \mac_inst.adt_inst.rstn in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4174'.
Found async reset \mac_inst.adt_inst.rstn in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4172'.
Found async reset \mac_inst.adt_inst.rstn in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4170'.
Found async reset \mac_inst.adt_inst.rstn in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4168'.
Found async reset \mac_inst.adt_inst.rstn in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4166'.
Found async reset \mac_inst.adt_inst.rstn in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4164'.
Found async reset \mac_inst.adt_inst.rstn in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4162'.
Found async reset \mac_inst.adt_inst.rstn in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:146$4159'.
Found async reset \mac_inst.adt_inst.rstn in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:139$4156'.
Found async reset \mac_inst.adt_inst.rstn in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:209$4154'.
Found async reset \buf_inst.rstn in `\core_top.$flatten\buf_inst.$proc$HW_NOV/core/core_buf.v:18$4020'.
Found async reset \buf_inst.rstn in `\core_top.$flatten\buf_inst.$proc$HW_NOV/core/core_buf.v:23$4022'.
Found async reset \mem_inst.rstn in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:72$4025'.
Found async reset \mem_inst.rstn in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:77$4027'.
Found async reset \mem_inst.rstn in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:95$4029'.
Found async reset \mem_inst.rstn in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:148$4036'.
Found async reset \mem_inst.rstn in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:207$4039'.
Found async reset \mem_inst.rstn in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:212$4041'.
Found async reset \mem_inst.rstn in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:314$4068'.
Found async reset \mem_inst.wmem_inst.rstn in `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:444$2023'.
Found async reset \mem_inst.wmem_inst.rstn in `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:434$2018'.
Found async reset \mem_inst.wmem_inst.rstn in `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:420$2014'.
Found async reset \mem_inst.wmem_inst.rstn in `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:403$1980'.
Found async reset \mem_inst.kv_cache_inst.rstn in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:704$3630'.
Found async reset \mem_inst.kv_cache_inst.rstn in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:695$3628'.
Found async reset \mem_inst.kv_cache_inst.rstn in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:683$3625'.
Found async reset \mem_inst.kv_cache_inst.rstn in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:666$3592'.
Found async reset \mem_inst.kv_cache_inst.rstn in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:617$3579'.
Found async reset \mem_inst.kv_cache_inst.rstn in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:591$3542'.
Found async reset \mem_inst.kv_cache_inst.rstn in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:563$3533'.
Found async reset \mem_inst.kv_cache_inst.rstn in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:547$3531'.
Found async reset \rstn in `\core_top.$proc$HW_NOV/core/core_top.v:264$2255'.
Found async reset \rstn in `\core_top.$proc$HW_NOV/core/core_top.v:142$2246'.
Found async reset \rstn in `\core_top.$proc$HW_NOV/core/core_top.v:137$2244'.
Found async reset \rstn in `\core_top.$proc$HW_NOV/core/core_top.v:132$2242'.
Found async reset \rstn in `\core_top.$proc$HW_NOV/core/core_top.v:119$2239'.
Found async reset \rstn in `\core_top.$proc$HW_NOV/core/core_top.v:114$2237'.

32.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

32.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:106$3678'.
     1/1: $flatten\inst_core_ctrl.$0\control_state_reg[31:0]
Creating decoders for process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:111$3680'.
     1/1: $flatten\inst_core_ctrl.$1\recompute_needed[0:0]
Creating decoders for process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:131$3690'.
     1/2: $flatten\inst_core_ctrl.$0\mac_opa_vld[0:0]
     2/2: $flatten\inst_core_ctrl.$0\mac_opa[127:0]
Creating decoders for process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:142$3692'.
     1/2: $flatten\inst_core_ctrl.$1\mac_opb[127:0]
     2/2: $flatten\inst_core_ctrl.$1\mac_opb_vld[0:0]
Creating decoders for process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:152$3693'.
     1/1: $flatten\inst_core_ctrl.$0\max_op_gen_cnt[9:0]
Creating decoders for process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:162$3698'.
     1/23: $flatten\inst_core_ctrl.$16\nxt_self_cmem_raddr[12:0]
     2/23: $flatten\inst_core_ctrl.$15\nxt_self_cmem_raddr[12:0]
     3/23: $flatten\inst_core_ctrl.$14\nxt_self_cmem_raddr[12:0]
     4/23: $flatten\inst_core_ctrl.$13\nxt_self_cmem_raddr[12:0]
     5/23: $flatten\inst_core_ctrl.$12\nxt_self_cmem_raddr[12:0]
     6/23: $flatten\inst_core_ctrl.$11\nxt_self_cmem_raddr[12:0]
     7/23: $flatten\inst_core_ctrl.$10\nxt_self_cmem_raddr[12:0]
     8/23: $flatten\inst_core_ctrl.$9\nxt_self_cmem_raddr[12:0] [12]
     9/23: $flatten\inst_core_ctrl.$9\nxt_self_cmem_raddr[12:0] [11:8]
    10/23: $flatten\inst_core_ctrl.$9\nxt_self_cmem_raddr[12:0] [7:0]
    11/23: $flatten\inst_core_ctrl.$8\nxt_self_cmem_raddr[12:0] [12]
    12/23: $flatten\inst_core_ctrl.$8\nxt_self_cmem_raddr[12:0] [11:8]
    13/23: $flatten\inst_core_ctrl.$8\nxt_self_cmem_raddr[12:0] [7:0]
    14/23: $flatten\inst_core_ctrl.$7\nxt_self_cmem_raddr[12:0]
    15/23: $flatten\inst_core_ctrl.$6\nxt_self_cmem_raddr[12:0]
    16/23: $flatten\inst_core_ctrl.$5\nxt_self_cmem_raddr[12:0]
    17/23: $flatten\inst_core_ctrl.$4\nxt_self_cmem_raddr[12:0]
    18/23: $flatten\inst_core_ctrl.$3\nxt_self_cmem_raddr[12:0]
    19/23: $flatten\inst_core_ctrl.$2\nxt_self_cmem_raddr[12:0]
    20/23: $flatten\inst_core_ctrl.$3\nxt_self_cmem_ren[0:0]
    21/23: $flatten\inst_core_ctrl.$2\nxt_self_cmem_ren[0:0]
    22/23: $flatten\inst_core_ctrl.$1\nxt_self_cmem_raddr[12:0]
    23/23: $flatten\inst_core_ctrl.$1\nxt_self_cmem_ren[0:0]
Creating decoders for process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
     1/127: $flatten\inst_core_ctrl.$30\nxt_out_gbus_addr[18:0] [18:8]
     2/127: $flatten\inst_core_ctrl.$30\nxt_out_gbus_addr[18:0] [7:0]
     3/127: $flatten\inst_core_ctrl.$15\nxt_op_gen_cnt[9:0]
     4/127: $flatten\inst_core_ctrl.$13\nxt_finish[0:0]
     5/127: $flatten\inst_core_ctrl.$14\nxt_op_gen_cnt[9:0]
     6/127: $flatten\inst_core_ctrl.$29\nxt_out_gbus_addr[18:0]
     7/127: $flatten\inst_core_ctrl.$12\nxt_finish[0:0]
     8/127: $flatten\inst_core_ctrl.$28\nxt_out_gbus_addr[18:0] [18:17]
     9/127: $flatten\inst_core_ctrl.$13\nxt_op_gen_cnt[9:0]
    10/127: $flatten\inst_core_ctrl.$28\nxt_out_gbus_addr[18:0] [7:0]
    11/127: $flatten\inst_core_ctrl.$28\nxt_out_gbus_addr[18:0] [11:8]
    12/127: $flatten\inst_core_ctrl.$28\nxt_out_gbus_addr[18:0] [12]
    13/127: $flatten\inst_core_ctrl.$28\nxt_out_gbus_addr[18:0] [16:13]
    14/127: $flatten\inst_core_ctrl.$11\nxt_finish[0:0]
    15/127: $flatten\inst_core_ctrl.$12\nxt_op_gen_cnt[9:0]
    16/127: $flatten\inst_core_ctrl.$27\nxt_out_gbus_addr[18:0]
    17/127: $flatten\inst_core_ctrl.$10\nxt_finish[0:0]
    18/127: $flatten\inst_core_ctrl.$9\nxt_out_gbus_wen[0:0]
    19/127: $flatten\inst_core_ctrl.$9\nxt_out_gbus_wdata[31:0]
    20/127: $flatten\inst_core_ctrl.$8\nxt_out_gbus_wdata[31:0]
    21/127: $flatten\inst_core_ctrl.$8\nxt_out_gbus_wen[0:0]
    22/127: $flatten\inst_core_ctrl.$11\nxt_op_gen_cnt[9:0]
    23/127: $flatten\inst_core_ctrl.$26\nxt_out_gbus_addr[11:0] [11:8]
    24/127: $flatten\inst_core_ctrl.$26\nxt_out_gbus_addr[11:0] [7:0]
    25/127: $flatten\inst_core_ctrl.$9\nxt_finish[0:0]
    26/127: $flatten\inst_core_ctrl.$10\nxt_op_gen_cnt[9:0]
    27/127: $flatten\inst_core_ctrl.$25\nxt_out_gbus_addr[11:0]
    28/127: $flatten\inst_core_ctrl.$9\nxt_op_gen_cnt[9:0]
    29/127: $flatten\inst_core_ctrl.$24\nxt_out_gbus_addr[11:0]
    30/127: $flatten\inst_core_ctrl.$8\nxt_finish[0:0]
    31/127: $flatten\inst_core_ctrl.$19\nxt_out_gbus_addr[18:0] [11:8]
    32/127: $flatten\inst_core_ctrl.$5$bitselwrite$pos$HW_NOV/core/core_ctrl.v:334$3674[1:0]$3856
    33/127: $flatten\inst_core_ctrl.$5\nxt_k_token_per_core_cnt[5:0]
    34/127: $flatten\inst_core_ctrl.$5$bitselwrite$pos$HW_NOV/core/core_ctrl.v:333$3673[1:0]$3855
    35/127: $flatten\inst_core_ctrl.$22\nxt_out_gbus_addr[7:0]
    36/127: $flatten\inst_core_ctrl.$23\nxt_out_gbus_addr[16:13]
    37/127: $flatten\inst_core_ctrl.$5$bitselwrite$pos$HW_NOV/core/core_ctrl.v:339$3675[1:0]$3857
    38/127: $flatten\inst_core_ctrl.$4\nxt_k_core_cnt[3:0]
    39/127: $flatten\inst_core_ctrl.$4$bitselwrite$pos$HW_NOV/core/core_ctrl.v:328$3672[1:0]$3831
    40/127: $flatten\inst_core_ctrl.$4\nxt_k_token_per_core_cnt[5:0]
    41/127: $flatten\inst_core_ctrl.$4$bitselwrite$pos$HW_NOV/core/core_ctrl.v:327$3671[1:0]$3830
    42/127: $flatten\inst_core_ctrl.$20\nxt_out_gbus_addr[7:0]
    43/127: $flatten\inst_core_ctrl.$21\nxt_out_gbus_addr[16:13]
    44/127: $flatten\inst_core_ctrl.$4$bitselwrite$pos$HW_NOV/core/core_ctrl.v:339$3675[1:0]$3834
    45/127: $flatten\inst_core_ctrl.$4$bitselwrite$pos$HW_NOV/core/core_ctrl.v:334$3674[1:0]$3833
    46/127: $flatten\inst_core_ctrl.$4$bitselwrite$pos$HW_NOV/core/core_ctrl.v:333$3673[1:0]$3832
    47/127: $flatten\inst_core_ctrl.$3$bitselwrite$pos$HW_NOV/core/core_ctrl.v:339$3675[1:0]$3826
    48/127: $flatten\inst_core_ctrl.$3$bitselwrite$pos$HW_NOV/core/core_ctrl.v:334$3674[1:0]$3825
    49/127: $flatten\inst_core_ctrl.$3$bitselwrite$pos$HW_NOV/core/core_ctrl.v:333$3673[1:0]$3824
    50/127: $flatten\inst_core_ctrl.$3$bitselwrite$pos$HW_NOV/core/core_ctrl.v:328$3672[1:0]$3823
    51/127: $flatten\inst_core_ctrl.$3$bitselwrite$pos$HW_NOV/core/core_ctrl.v:327$3671[1:0]$3822
    52/127: $flatten\inst_core_ctrl.$3\nxt_k_core_cnt[3:0]
    53/127: $flatten\inst_core_ctrl.$3\nxt_k_token_per_core_cnt[5:0]
    54/127: $flatten\inst_core_ctrl.$19\nxt_out_gbus_addr[18:0] [12]
    55/127: $flatten\inst_core_ctrl.$19\nxt_out_gbus_addr[18:0] [18:17]
    56/127: $flatten\inst_core_ctrl.$19\nxt_out_gbus_addr[18:0] [7:0]
    57/127: $flatten\inst_core_ctrl.$5\nxt_k_core_cnt[3:0]
    58/127: $flatten\inst_core_ctrl.$19\nxt_out_gbus_addr[18:0] [16:13]
    59/127: $flatten\inst_core_ctrl.$8\nxt_op_gen_cnt[9:0]
    60/127: $flatten\inst_core_ctrl.$7\nxt_finish[0:0]
    61/127: $flatten\inst_core_ctrl.$18\nxt_out_gbus_addr[18:0]
    62/127: $flatten\inst_core_ctrl.$7\nxt_op_gen_cnt[9:0]
    63/127: $flatten\inst_core_ctrl.$2$bitselwrite$pos$HW_NOV/core/core_ctrl.v:339$3675[1:0]$3821
    64/127: $flatten\inst_core_ctrl.$2$bitselwrite$pos$HW_NOV/core/core_ctrl.v:334$3674[1:0]$3820
    65/127: $flatten\inst_core_ctrl.$2$bitselwrite$pos$HW_NOV/core/core_ctrl.v:333$3673[1:0]$3819
    66/127: $flatten\inst_core_ctrl.$2$bitselwrite$pos$HW_NOV/core/core_ctrl.v:328$3672[1:0]$3818
    67/127: $flatten\inst_core_ctrl.$2$bitselwrite$pos$HW_NOV/core/core_ctrl.v:327$3671[1:0]$3817
    68/127: $flatten\inst_core_ctrl.$2\nxt_k_core_cnt[3:0]
    69/127: $flatten\inst_core_ctrl.$2\nxt_k_token_per_core_cnt[5:0]
    70/127: $flatten\inst_core_ctrl.$6\nxt_finish[0:0]
    71/127: $flatten\inst_core_ctrl.$7\nxt_out_gbus_wen[0:0]
    72/127: $flatten\inst_core_ctrl.$7\nxt_out_gbus_wdata[31:0]
    73/127: $flatten\inst_core_ctrl.$6\nxt_out_gbus_wdata[31:0]
    74/127: $flatten\inst_core_ctrl.$6\nxt_out_gbus_wen[0:0]
    75/127: $flatten\inst_core_ctrl.$17\nxt_out_gbus_addr[8:5]
    76/127: $flatten\inst_core_ctrl.$16\nxt_out_gbus_addr[8:5]
    77/127: $flatten\inst_core_ctrl.$15\nxt_out_gbus_addr[8:5]
    78/127: $flatten\inst_core_ctrl.$14\nxt_out_gbus_addr[8:5]
    79/127: $flatten\inst_core_ctrl.$13\nxt_out_gbus_addr[8:5]
    80/127: $flatten\inst_core_ctrl.$12\nxt_out_gbus_addr[8:5]
    81/127: $flatten\inst_core_ctrl.$11\nxt_out_gbus_addr[8:0] [8:5]
    82/127: $flatten\inst_core_ctrl.$6\nxt_op_gen_cnt[9:0]
    83/127: $flatten\inst_core_ctrl.$11\nxt_out_gbus_addr[8:0] [4:0]
    84/127: $flatten\inst_core_ctrl.$10\nxt_out_gbus_addr[18:0] [18:9]
    85/127: $flatten\inst_core_ctrl.$10\nxt_out_gbus_addr[18:0] [8:0]
    86/127: $flatten\inst_core_ctrl.$5\nxt_op_gen_cnt[9:0]
    87/127: $flatten\inst_core_ctrl.$5\nxt_finish[0:0]
    88/127: $flatten\inst_core_ctrl.$4\nxt_op_gen_cnt[9:0]
    89/127: $flatten\inst_core_ctrl.$9\nxt_out_gbus_addr[18:0]
    90/127: $flatten\inst_core_ctrl.$4\nxt_finish[0:0]
    91/127: $flatten\inst_core_ctrl.$3\nxt_out_gbus_addr[18:0] [18:17]
    92/127: $flatten\inst_core_ctrl.$8\nxt_out_gbus_addr[8:0] [4:0]
    93/127: $flatten\inst_core_ctrl.$7\nxt_out_gbus_addr[8:0] [8:5]
    94/127: $flatten\inst_core_ctrl.$7\nxt_out_gbus_addr[8:0] [4:0]
    95/127: $flatten\inst_core_ctrl.$6\nxt_out_gbus_addr[8:0] [8:5]
    96/127: $flatten\inst_core_ctrl.$6\nxt_out_gbus_addr[8:0] [4:0]
    97/127: $flatten\inst_core_ctrl.$5\nxt_out_gbus_addr[8:0] [8:5]
    98/127: $flatten\inst_core_ctrl.$5\nxt_out_gbus_addr[8:0] [4:0]
    99/127: $flatten\inst_core_ctrl.$4\nxt_out_gbus_addr[18:17]
   100/127: $flatten\inst_core_ctrl.$8\nxt_out_gbus_addr[8:0] [8:5]
   101/127: $flatten\inst_core_ctrl.$3\nxt_out_gbus_addr[18:0] [16:9]
   102/127: $flatten\inst_core_ctrl.$3\nxt_op_gen_cnt[9:0]
   103/127: $flatten\inst_core_ctrl.$3\nxt_out_gbus_addr[18:0] [8:0]
   104/127: $flatten\inst_core_ctrl.$3\nxt_finish[0:0]
   105/127: $flatten\inst_core_ctrl.$2\nxt_op_gen_cnt[9:0]
   106/127: $flatten\inst_core_ctrl.$2\nxt_out_gbus_addr[18:0]
   107/127: $flatten\inst_core_ctrl.$2\nxt_finish[0:0]
   108/127: $flatten\inst_core_ctrl.$5\nxt_out_gbus_wen[0:0]
   109/127: $flatten\inst_core_ctrl.$5\nxt_out_gbus_wdata[31:0]
   110/127: $flatten\inst_core_ctrl.$4\nxt_out_gbus_wen[0:0]
   111/127: $flatten\inst_core_ctrl.$4\nxt_out_gbus_wdata[31:0]
   112/127: $flatten\inst_core_ctrl.$3\nxt_out_gbus_wen[0:0]
   113/127: $flatten\inst_core_ctrl.$3\nxt_out_gbus_wdata[31:0]
   114/127: $flatten\inst_core_ctrl.$2\nxt_out_gbus_wdata[31:0]
   115/127: $flatten\inst_core_ctrl.$2\nxt_out_gbus_wen[0:0]
   116/127: $flatten\inst_core_ctrl.$1\nxt_out_gbus_wdata[31:0]
   117/127: $flatten\inst_core_ctrl.$1\nxt_out_gbus_wen[0:0]
   118/127: $flatten\inst_core_ctrl.$1$bitselwrite$pos$HW_NOV/core/core_ctrl.v:339$3675[1:0]$3738
   119/127: $flatten\inst_core_ctrl.$1$bitselwrite$pos$HW_NOV/core/core_ctrl.v:334$3674[1:0]$3737
   120/127: $flatten\inst_core_ctrl.$1$bitselwrite$pos$HW_NOV/core/core_ctrl.v:333$3673[1:0]$3736
   121/127: $flatten\inst_core_ctrl.$1$bitselwrite$pos$HW_NOV/core/core_ctrl.v:328$3672[1:0]$3735
   122/127: $flatten\inst_core_ctrl.$1$bitselwrite$pos$HW_NOV/core/core_ctrl.v:327$3671[1:0]$3734
   123/127: $flatten\inst_core_ctrl.$1\nxt_k_core_cnt[3:0]
   124/127: $flatten\inst_core_ctrl.$1\nxt_k_token_per_core_cnt[5:0]
   125/127: $flatten\inst_core_ctrl.$1\nxt_op_gen_cnt[9:0]
   126/127: $flatten\inst_core_ctrl.$1\nxt_out_gbus_addr[18:0]
   127/127: $flatten\inst_core_ctrl.$1\nxt_finish[0:0]
Creating decoders for process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:393$3913'.
     1/9: $flatten\inst_core_ctrl.$0\k_core_cnt[3:0]
     2/9: $flatten\inst_core_ctrl.$0\k_token_per_core_cnt[5:0]
     3/9: $flatten\inst_core_ctrl.$0\op_gen_cnt[9:0]
     4/9: $flatten\inst_core_ctrl.$0\out_gbus_wdata[31:0]
     5/9: $flatten\inst_core_ctrl.$0\out_gbus_wen[0:0]
     6/9: $flatten\inst_core_ctrl.$0\out_gbus_addr[18:0]
     7/9: $flatten\inst_core_ctrl.$0\finish[0:0]
     8/9: $flatten\inst_core_ctrl.$0\self_cmem_raddr[12:0]
     9/9: $flatten\inst_core_ctrl.$0\self_cmem_ren[0:0]
Creating decoders for process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:0$3915'.
Creating decoders for process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:41$3917'.
     1/1: $flatten\align_s2p_inst.$0\regfile_addr[2:0]
Creating decoders for process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:50$3921'.
     1/3: $flatten\align_s2p_inst.$1$memwr$\regfile$HW_NOV/util/align.v:52$3916_EN[7:0]$3927
     2/3: $flatten\align_s2p_inst.$1$memwr$\regfile$HW_NOV/util/align.v:52$3916_DATA[7:0]$3926
     3/3: $flatten\align_s2p_inst.$1$memwr$\regfile$HW_NOV/util/align.v:52$3916_ADDR[2:0]$3925
Creating decoders for process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:57$3928'.
     1/1: $flatten\align_s2p_inst.$0\odata_valid[0:0]
Creating decoders for process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:74$3932'.
Creating decoders for process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:74$3934'.
Creating decoders for process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:74$3936'.
Creating decoders for process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:74$3938'.
Creating decoders for process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:39$3940'.
     1/1: $flatten\quant_inst.$0\quantized_product[34:0]
Creating decoders for process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:44$3943'.
     1/1: $flatten\quant_inst.$0\quantized_product_valid[0:0]
Creating decoders for process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:79$3945'.
Creating decoders for process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:83$3952'.
     1/2: $flatten\quant_inst.$0\quantized_round_reg[0:0]
     2/2: $flatten\quant_inst.$0\quantized_bias_reg[35:0]
Creating decoders for process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:92$3954'.
     1/1: $flatten\quant_inst.$0\quantized_bias_valid[0:0]
Creating decoders for process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:97$3956'.
Creating decoders for process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:101$3960'.
     1/1: $flatten\quant_inst.$0\quantized_shift_reg[35:0]
Creating decoders for process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:106$3962'.
     1/1: $flatten\quant_inst.$0\quantized_shift_valid[0:0]
Creating decoders for process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:112$3964'.
     1/1: $flatten\quant_inst.$1\quantized_overflow[7:0]
Creating decoders for process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:117$3973'.
     1/1: $flatten\quant_inst.$0\odata[7:0]
Creating decoders for process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:122$3975'.
     1/1: $flatten\quant_inst.$0\odata_valid[0:0]
Creating decoders for process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:56$3977'.
     1/2: $flatten\quant_inst.$0\quant_scale_retiming_gen_array[0].quantized_product_delay[34:0]
     2/2: $flatten\quant_inst.$0\quant_scale_retiming_gen_array[0].quantized_product_valid_delay[0:0]
Creating decoders for process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:67$3979'.
     1/2: $flatten\quant_inst.$0\quant_scale_retiming_gen_array[1].quantized_product_delay[34:0]
     2/2: $flatten\quant_inst.$0\quant_scale_retiming_gen_array[1].quantized_product_valid_delay[0:0]
Creating decoders for process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:67$3981'.
     1/2: $flatten\quant_inst.$0\quant_scale_retiming_gen_array[2].quantized_product_delay[34:0]
     2/2: $flatten\quant_inst.$0\quant_scale_retiming_gen_array[2].quantized_product_valid_delay[0:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:36$3983'.
     1/2: $flatten\rc_inst.$0\rc_scale_reg_available[0:0]
     2/2: $flatten\rc_inst.$0\rc_scale_reg[23:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:53$3985'.
     1/1: $flatten\rc_inst.$1\fifo_rd_en[0:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:62$3986'.
     1/1: $flatten\rc_inst.$0\fifo_rvld[0:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:103$3990'.
     1/3: $flatten\rc_inst.$0\rc_data_shift_vld[0:0]
     2/3: $flatten\rc_inst.$0\round[0:0]
     3/3: $flatten\rc_inst.$0\rc_data_shift[48:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:123$3995'.
     1/3: $flatten\rc_inst.$3\nxt_rc_data_rnd[48:0]
     2/3: $flatten\rc_inst.$2\nxt_rc_data_rnd[48:0]
     3/3: $flatten\rc_inst.$1\nxt_rc_data_rnd[48:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:137$3999'.
     1/2: $flatten\rc_inst.$0\rc_data_rnd[48:0]
     2/2: $flatten\rc_inst.$0\rc_data_rnd_vld[0:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:146$4001'.
     1/2: $flatten\rc_inst.$0\out_data[24:0]
     2/2: $flatten\rc_inst.$0\out_data_vld[0:0]
Creating decoders for process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:99$3676'.
     1/1: $flatten\inst_core_ctrl.$0\start_reg[0:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:74$4004'.
     1/2: $flatten\rc_inst.$0\rc_data_rt_array[0][48:0]
     2/2: $flatten\rc_inst.$0\rc_data_vld_rt_array[0][0:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4007'.
     1/2: $flatten\rc_inst.$0\rc_data_vld_rt_array[1][0:0]
     2/2: $flatten\rc_inst.$0\rc_data_rt_array[1][48:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4009'.
     1/2: $flatten\rc_inst.$0\rc_data_vld_rt_array[2][0:0]
     2/2: $flatten\rc_inst.$0\rc_data_rt_array[2][48:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4011'.
     1/2: $flatten\rc_inst.$0\rc_data_vld_rt_array[3][0:0]
     2/2: $flatten\rc_inst.$0\rc_data_rt_array[3][48:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4013'.
     1/2: $flatten\rc_inst.$0\rc_data_vld_rt_array[4][0:0]
     2/2: $flatten\rc_inst.$0\rc_data_rt_array[4][48:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4015'.
     1/2: $flatten\rc_inst.$0\rc_data_vld_rt_array[5][0:0]
     2/2: $flatten\rc_inst.$0\rc_data_rt_array[5][48:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4017'.
     1/2: $flatten\rc_inst.$0\rc_data_vld_rt_array[6][0:0]
     2/2: $flatten\rc_inst.$0\rc_data_rt_array[6][48:0]
Creating decoders for process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:0$4019'.
Creating decoders for process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
     1/21: $flatten\rc_inst.\inst_sync_data_fifo.$2$mem2reg_wr$\fifo_buffer$HW_NOV/core/core_rc.v:217$4078_ADDR[3:0]$4100
     2/21: $flatten\rc_inst.\inst_sync_data_fifo.$2$mem2reg_wr$\fifo_buffer$HW_NOV/core/core_rc.v:217$4078_DATA[24:0]$4099
     3/21: $flatten\rc_inst.\inst_sync_data_fifo.$1$mem2reg_wr$\fifo_buffer$HW_NOV/core/core_rc.v:217$4078_ADDR[3:0]$4096
     4/21: $flatten\rc_inst.\inst_sync_data_fifo.$1$mem2reg_wr$\fifo_buffer$HW_NOV/core/core_rc.v:217$4078_DATA[24:0]$4095
     5/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[15][24:0]
     6/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[14][24:0]
     7/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[13][24:0]
     8/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[12][24:0]
     9/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[11][24:0]
    10/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[10][24:0]
    11/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[9][24:0]
    12/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[8][24:0]
    13/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[7][24:0]
    14/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[6][24:0]
    15/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[5][24:0]
    16/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[4][24:0]
    17/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[3][24:0]
    18/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[2][24:0]
    19/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[1][24:0]
    20/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\fifo_buffer[0][24:0]
    21/21: $flatten\rc_inst.\inst_sync_data_fifo.$0\wr_ptr[4:0]
Creating decoders for process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:205$4079'.
     1/7: $flatten\rc_inst.\inst_sync_data_fifo.$3$mem2reg_rd$\fifo_buffer$HW_NOV/core/core_rc.v:209$4077_DATA[24:0]$4089
     2/7: $flatten\rc_inst.\inst_sync_data_fifo.$2$mem2reg_rd$\fifo_buffer$HW_NOV/core/core_rc.v:209$4077_DATA[24:0]$4087
     3/7: $flatten\rc_inst.\inst_sync_data_fifo.$2$mem2reg_rd$\fifo_buffer$HW_NOV/core/core_rc.v:209$4077_ADDR[3:0]$4088
     4/7: $flatten\rc_inst.\inst_sync_data_fifo.$1$mem2reg_rd$\fifo_buffer$HW_NOV/core/core_rc.v:209$4077_ADDR[3:0]$4084
     5/7: $flatten\rc_inst.\inst_sync_data_fifo.$1$mem2reg_rd$\fifo_buffer$HW_NOV/core/core_rc.v:209$4077_DATA[24:0]$4083
     6/7: $flatten\rc_inst.\inst_sync_data_fifo.$0\rd_ptr[4:0]
     7/7: $flatten\rc_inst.\inst_sync_data_fifo.$0\data_out[24:0]
Creating decoders for process `\core_top.$flatten\acc_inst.\acc_counter_inst.$proc$HW_NOV/core/core_acc.v:62$2730'.
     1/1: $flatten\acc_inst.\acc_counter_inst.$0\psum_finish[0:0]
Creating decoders for process `\core_top.$flatten\acc_inst.\acc_counter_inst.$proc$HW_NOV/core/core_acc.v:55$2722'.
     1/1: $flatten\acc_inst.\acc_counter_inst.$0\psum_cnt[9:0]
Creating decoders for process `\core_top.$flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:105$2720'.
     1/1: $flatten\acc_inst.\acc_mac_inst.$0\odata_valid[0:0]
Creating decoders for process `\core_top.$flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:100$2718'.
     1/1: $flatten\acc_inst.\acc_mac_inst.$0\odata[24:0]
Creating decoders for process `\core_top.$flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:89$2715'.
     1/1: $flatten\acc_inst.\acc_mac_inst.$0\acc_reg[24:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[15].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[14].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[13].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[12].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[11].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[10].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[9].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[8].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[7].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[6].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[5].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[4].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[3].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[2].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[1].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[0].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4285'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4284'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4283'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4282'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4281'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4280'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4279'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4278'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4277'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4276'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4275'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4274'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4273'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4272'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4271'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4270'.
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4268'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[15][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[15][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4266'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[14][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[14][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4264'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[13][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[13][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4262'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[12][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[12][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4260'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[11][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[11][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4258'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[10][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[10][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4256'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[9][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[9][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4254'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[8][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[8][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4252'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[7][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[7][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4250'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[6][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[6][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4248'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[5][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[5][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4246'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[4][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[4][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4244'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[3][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[3][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4242'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[2][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[2][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4240'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[1][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[1][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4238'.
     1/2: $flatten\mac_inst.\mul_inst.$0\idataB_reg[0][7:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\idataA_reg[0][7:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:104$4236'.
     1/2: $flatten\mac_inst.\mul_inst.$0\odata_valid[0:0]
     2/2: $flatten\mac_inst.\mul_inst.$0\nxt_odata_valid[0:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[3].gen_adt_adder[0].adder_inst.$proc$HW_NOV/util/pe.v:55$3214'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[2].gen_adt_adder[1].adder_inst.$proc$HW_NOV/util/pe.v:55$3216'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[2].gen_adt_adder[0].adder_inst.$proc$HW_NOV/util/pe.v:55$3216'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[1].gen_adt_adder[3].adder_inst.$proc$HW_NOV/util/pe.v:55$3218'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[1].gen_adt_adder[2].adder_inst.$proc$HW_NOV/util/pe.v:55$3218'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[1].gen_adt_adder[1].adder_inst.$proc$HW_NOV/util/pe.v:55$3218'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[1].gen_adt_adder[0].adder_inst.$proc$HW_NOV/util/pe.v:55$3218'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[7].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[6].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[5].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[4].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[3].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[2].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[1].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[0].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4186'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:176$4184'.
     1/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[2].add_idata[3][17:0]
     2/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[2].add_idata[2][17:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:176$4182'.
     1/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[2].add_idata[1][17:0]
     2/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[2].add_idata[0][17:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4181'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4180'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4179'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4178'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4176'.
     1/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[15][15:0]
     2/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[14][15:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4174'.
     1/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[13][15:0]
     2/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[12][15:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4172'.
     1/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[11][15:0]
     2/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[10][15:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4170'.
     1/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[9][15:0]
     2/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[8][15:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4168'.
     1/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[7][15:0]
     2/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[6][15:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4166'.
     1/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[5][15:0]
     2/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[4][15:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4164'.
     1/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[3][15:0]
     2/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[2][15:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4162'.
     1/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[1][15:0]
     2/2: $flatten\mac_inst.\adt_inst.$0\gen_adt_stage[0].add_idata[0][15:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:153$4161'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:146$4159'.
     1/1: $flatten\mac_inst.\adt_inst.$0\gen_adt_valid[2].add_valid[0:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:153$4158'.
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:139$4156'.
     1/1: $flatten\mac_inst.\adt_inst.$0\gen_adt_valid[0].add_valid[0:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:209$4154'.
     1/2: $flatten\mac_inst.\adt_inst.$0\odata_valid[0:0]
     2/2: $flatten\mac_inst.\adt_inst.$0\odata[19:0]
Creating decoders for process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:205$4153'.
Creating decoders for process `\core_top.$flatten\buf_inst.$proc$HW_NOV/core/core_buf.v:18$4020'.
     1/1: $flatten\buf_inst.$0\hlink_reg[127:0]
Creating decoders for process `\core_top.$flatten\buf_inst.$proc$HW_NOV/core/core_buf.v:23$4022'.
     1/1: $flatten\buf_inst.$0\hlink_reg_valid[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:72$4025'.
     1/1: $flatten\mem_inst.$0\control_state_reg[31:0]
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:77$4027'.
     1/1: $flatten\mem_inst.$0\control_state_reg_d[31:0]
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:95$4029'.
     1/6: $flatten\mem_inst.$0\wmem_512_attn_bc2[0:0]
     2/6: $flatten\mem_inst.$0\wmem_512_attn_bc1[0:0]
     3/6: $flatten\mem_inst.$0\wmem_512_attn_deepslp[0:0]
     4/6: $flatten\mem_inst.$0\wmem_1024_ffn_bc2[0:0]
     5/6: $flatten\mem_inst.$0\wmem_1024_ffn_bc1[0:0]
     6/6: $flatten\mem_inst.$0\wmem_1024_ffn_deepslp[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:148$4036'.
     1/1: $flatten\mem_inst.$0\wmem_rvalid[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:167$4038'.
     1/4: $flatten\mem_inst.$2\core_mem_rdata[15:0]
     2/4: $flatten\mem_inst.$2\core_mem_rvld[0:0]
     3/4: $flatten\mem_inst.$1\core_mem_rdata[15:0]
     4/4: $flatten\mem_inst.$1\core_mem_rvld[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:207$4039'.
     1/1: $flatten\mem_inst.$0\cache_rvalid[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:212$4041'.
     1/1: $flatten\mem_inst.$0\cmem_rvalid[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:218$4043'.
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:219$4044'.
     1/9: $flatten\mem_inst.$9\cmem_rdata[127:0]
     2/9: $flatten\mem_inst.$8\cmem_rdata[127:0]
     3/9: $flatten\mem_inst.$7\cmem_rdata[127:0]
     4/9: $flatten\mem_inst.$6\cmem_rdata[127:0]
     5/9: $flatten\mem_inst.$5\cmem_rdata[127:0]
     6/9: $flatten\mem_inst.$4\cmem_rdata[127:0]
     7/9: $flatten\mem_inst.$3\cmem_rdata[127:0]
     8/9: $flatten\mem_inst.$2\cmem_rdata[127:0]
     9/9: $flatten\mem_inst.$1\cmem_rdata[127:0]
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:247$4052'.
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:253$4055'.
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:257$4058'.
     1/2: $flatten\mem_inst.$2\wmem_addr[10:0]
     2/2: $flatten\mem_inst.$1\wmem_addr[10:0]
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:264$4059'.
     1/23: $flatten\mem_inst.$7\nxt_cache_waddr[10:0] [10:7]
     2/23: $flatten\mem_inst.$7\nxt_cache_waddr[10:0] [6:0]
     3/23: $flatten\mem_inst.$7\nxt_cache_wdata[127:0]
     4/23: $flatten\mem_inst.$7\nxt_cache_wen[0:0]
     5/23: $flatten\mem_inst.$6\nxt_cache_wdata[127:0]
     6/23: $flatten\mem_inst.$6\nxt_cache_wen[0:0]
     7/23: $flatten\mem_inst.$6\nxt_cache_waddr[10:0]
     8/23: $flatten\mem_inst.$5\nxt_cache_wdata[127:0]
     9/23: $flatten\mem_inst.$5\nxt_cache_wen[0:0]
    10/23: $flatten\mem_inst.$5\nxt_cache_waddr[10:0]
    11/23: $flatten\mem_inst.$4\nxt_cache_waddr[10:0] [10:7]
    12/23: $flatten\mem_inst.$4\nxt_cache_waddr[10:0] [6:0]
    13/23: $flatten\mem_inst.$4\nxt_cache_wdata[127:0]
    14/23: $flatten\mem_inst.$4\nxt_cache_wen[0:0]
    15/23: $flatten\mem_inst.$3\nxt_cache_wdata[127:0]
    16/23: $flatten\mem_inst.$3\nxt_cache_wen[0:0]
    17/23: $flatten\mem_inst.$3\nxt_cache_waddr[10:0]
    18/23: $flatten\mem_inst.$2\nxt_cache_wdata[127:0]
    19/23: $flatten\mem_inst.$2\nxt_cache_wen[0:0]
    20/23: $flatten\mem_inst.$2\nxt_cache_waddr[10:0]
    21/23: $flatten\mem_inst.$1\nxt_cache_wdata[127:0]
    22/23: $flatten\mem_inst.$1\nxt_cache_wen[0:0]
    23/23: $flatten\mem_inst.$1\nxt_cache_waddr[10:0]
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:314$4068'.
     1/3: $flatten\mem_inst.$0\cache_wdata[127:0]
     2/3: $flatten\mem_inst.$0\cache_waddr[10:0]
     3/3: $flatten\mem_inst.$0\cache_wen[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:325$4070'.
     1/1: $flatten\mem_inst.$1\cache_raddr[6:0]
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:335$4075'.
     1/2: $flatten\mem_inst.$2\cache_addr[10:0]
     2/2: $flatten\mem_inst.$1\cache_addr[10:0]
Creating decoders for process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:0$4076'.
Creating decoders for process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:0$2026'.
Creating decoders for process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:453$2025'.
     1/7: $flatten\mem_inst.\wmem_inst.$2\wmem_addr_f[10:0]
     2/7: $flatten\mem_inst.\wmem_inst.$2\wmem_ren_f[0:0]
     3/7: $flatten\mem_inst.\wmem_inst.$1\wmem_bwe_f[127:0]
     4/7: $flatten\mem_inst.\wmem_inst.$1\wmem_wdata_f[127:0]
     5/7: $flatten\mem_inst.\wmem_inst.$1\wmem_addr_f[10:0]
     6/7: $flatten\mem_inst.\wmem_inst.$1\wmem_wen_f[0:0]
     7/7: $flatten\mem_inst.\wmem_inst.$1\wmem_ren_f[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:444$2023'.
     1/2: $flatten\mem_inst.\wmem_inst.$0\interface_addr_delay2[13:0]
     2/2: $flatten\mem_inst.\wmem_inst.$0\interface_addr_delay1[13:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:434$2018'.
     1/2: $flatten\mem_inst.\wmem_inst.$0\weight_mem_rvld[0:0]
     2/2: $flatten\mem_inst.\wmem_inst.$0\weight_mem_ren_delay1[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:420$2014'.
     1/2: $flatten\mem_inst.\wmem_inst.$0\interface_inst_ren[0:0]
     2/2: $flatten\mem_inst.\wmem_inst.$0\interface_inst_raddr[10:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:403$1980'.
     1/10: $flatten\mem_inst.\wmem_inst.$2$lookahead\interface_inst_bwe$1979[127:0]$1993
     2/10: $flatten\mem_inst.\wmem_inst.$2$bitselwrite$pos$HW_NOV/core/core_mem.v:414$1977[31:0]$1991
     3/10: $flatten\mem_inst.\wmem_inst.$2$lookahead\interface_inst_wdata$1978[127:0]$1992
     4/10: $flatten\mem_inst.\wmem_inst.$2$bitselwrite$pos$HW_NOV/core/core_mem.v:413$1976[31:0]$1990
     5/10: $flatten\mem_inst.\wmem_inst.$0\interface_inst_wen[0:0]
     6/10: $flatten\mem_inst.\wmem_inst.$1$lookahead\interface_inst_bwe$1979[127:0]$1989
     7/10: $flatten\mem_inst.\wmem_inst.$1$lookahead\interface_inst_wdata$1978[127:0]$1988
     8/10: $flatten\mem_inst.\wmem_inst.$1$bitselwrite$pos$HW_NOV/core/core_mem.v:414$1977[31:0]$1987
     9/10: $flatten\mem_inst.\wmem_inst.$1$bitselwrite$pos$HW_NOV/core/core_mem.v:413$1976[31:0]$1986
    10/10: $flatten\mem_inst.\wmem_inst.$0\interface_inst_waddr[10:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:0$3633'.
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:713$3632'.
     1/12: $flatten\mem_inst.\kv_cache_inst.$3\inst_addr_f[8:0]
     2/12: $flatten\mem_inst.\kv_cache_inst.$3\inst_ren_f[0:0]
     3/12: $flatten\mem_inst.\kv_cache_inst.$2\inst_bwe_f[127:0]
     4/12: $flatten\mem_inst.\kv_cache_inst.$2\inst_wdata_f[127:0]
     5/12: $flatten\mem_inst.\kv_cache_inst.$2\inst_addr_f[8:0]
     6/12: $flatten\mem_inst.\kv_cache_inst.$2\inst_wen_f[0:0]
     7/12: $flatten\mem_inst.\kv_cache_inst.$2\inst_ren_f[0:0]
     8/12: $flatten\mem_inst.\kv_cache_inst.$1\inst_bwe_f[127:0]
     9/12: $flatten\mem_inst.\kv_cache_inst.$1\inst_wdata_f[127:0]
    10/12: $flatten\mem_inst.\kv_cache_inst.$1\inst_addr_f[8:0]
    11/12: $flatten\mem_inst.\kv_cache_inst.$1\inst_wen_f[0:0]
    12/12: $flatten\mem_inst.\kv_cache_inst.$1\inst_ren_f[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:704$3630'.
     1/2: $flatten\mem_inst.\kv_cache_inst.$0\interface_addr_delay2[13:0]
     2/2: $flatten\mem_inst.\kv_cache_inst.$0\interface_addr_delay1[13:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:695$3628'.
     1/2: $flatten\mem_inst.\kv_cache_inst.$0\kv_mem_rvld[0:0]
     2/2: $flatten\mem_inst.\kv_cache_inst.$0\kv_mem_ren_delay1[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:683$3625'.
     1/2: $flatten\mem_inst.\kv_cache_inst.$0\interface_inst_ren[0:0]
     2/2: $flatten\mem_inst.\kv_cache_inst.$0\interface_inst_raddr[8:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:666$3592'.
     1/10: $flatten\mem_inst.\kv_cache_inst.$2$lookahead\interface_inst_bwe$3591[127:0]$3605
     2/10: $flatten\mem_inst.\kv_cache_inst.$2$bitselwrite$pos$HW_NOV/core/core_mem.v:677$3530[31:0]$3603
     3/10: $flatten\mem_inst.\kv_cache_inst.$2$lookahead\interface_inst_wdata$3590[127:0]$3604
     4/10: $flatten\mem_inst.\kv_cache_inst.$2$bitselwrite$pos$HW_NOV/core/core_mem.v:676$3529[31:0]$3602
     5/10: $flatten\mem_inst.\kv_cache_inst.$0\interface_inst_wen[0:0]
     6/10: $flatten\mem_inst.\kv_cache_inst.$1$lookahead\interface_inst_bwe$3591[127:0]$3601
     7/10: $flatten\mem_inst.\kv_cache_inst.$1$lookahead\interface_inst_wdata$3590[127:0]$3600
     8/10: $flatten\mem_inst.\kv_cache_inst.$1$bitselwrite$pos$HW_NOV/core/core_mem.v:677$3530[31:0]$3599
     9/10: $flatten\mem_inst.\kv_cache_inst.$1$bitselwrite$pos$HW_NOV/core/core_mem.v:676$3529[31:0]$3598
    10/10: $flatten\mem_inst.\kv_cache_inst.$0\interface_inst_waddr[8:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:654$3589'.
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:644$3584'.
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:636$3581'.
     1/2: $flatten\mem_inst.\kv_cache_inst.$1\inst_raddr_w[8:0]
     2/2: $flatten\mem_inst.\kv_cache_inst.$1\inst_ren_w[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:617$3579'.
     1/4: $flatten\mem_inst.\kv_cache_inst.$0\inst_bwe[127:0]
     2/4: $flatten\mem_inst.\kv_cache_inst.$0\inst_wen[0:0]
     3/4: $flatten\mem_inst.\kv_cache_inst.$0\inst_wdata[127:0]
     4/4: $flatten\mem_inst.\kv_cache_inst.$0\inst_waddr[8:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:602$3544'.
     1/48: $flatten\mem_inst.\kv_cache_inst.$16\inst_bwe_w[127:120]
     2/48: $flatten\mem_inst.\kv_cache_inst.$16\inst_wdata_w[127:120]
     3/48: $flatten\mem_inst.\kv_cache_inst.$16\inst_wen_w[0:0]
     4/48: $flatten\mem_inst.\kv_cache_inst.$15\inst_bwe_w[119:112]
     5/48: $flatten\mem_inst.\kv_cache_inst.$15\inst_wdata_w[119:112]
     6/48: $flatten\mem_inst.\kv_cache_inst.$15\inst_wen_w[0:0]
     7/48: $flatten\mem_inst.\kv_cache_inst.$14\inst_bwe_w[111:104]
     8/48: $flatten\mem_inst.\kv_cache_inst.$14\inst_wdata_w[111:104]
     9/48: $flatten\mem_inst.\kv_cache_inst.$14\inst_wen_w[0:0]
    10/48: $flatten\mem_inst.\kv_cache_inst.$13\inst_bwe_w[103:96]
    11/48: $flatten\mem_inst.\kv_cache_inst.$13\inst_wdata_w[103:96]
    12/48: $flatten\mem_inst.\kv_cache_inst.$13\inst_wen_w[0:0]
    13/48: $flatten\mem_inst.\kv_cache_inst.$12\inst_bwe_w[95:88]
    14/48: $flatten\mem_inst.\kv_cache_inst.$12\inst_wdata_w[95:88]
    15/48: $flatten\mem_inst.\kv_cache_inst.$12\inst_wen_w[0:0]
    16/48: $flatten\mem_inst.\kv_cache_inst.$11\inst_bwe_w[87:80]
    17/48: $flatten\mem_inst.\kv_cache_inst.$11\inst_wdata_w[87:80]
    18/48: $flatten\mem_inst.\kv_cache_inst.$11\inst_wen_w[0:0]
    19/48: $flatten\mem_inst.\kv_cache_inst.$10\inst_bwe_w[79:72]
    20/48: $flatten\mem_inst.\kv_cache_inst.$10\inst_wdata_w[79:72]
    21/48: $flatten\mem_inst.\kv_cache_inst.$10\inst_wen_w[0:0]
    22/48: $flatten\mem_inst.\kv_cache_inst.$9\inst_bwe_w[71:64]
    23/48: $flatten\mem_inst.\kv_cache_inst.$9\inst_wdata_w[71:64]
    24/48: $flatten\mem_inst.\kv_cache_inst.$9\inst_wen_w[0:0]
    25/48: $flatten\mem_inst.\kv_cache_inst.$8\inst_bwe_w[63:56]
    26/48: $flatten\mem_inst.\kv_cache_inst.$8\inst_wdata_w[63:56]
    27/48: $flatten\mem_inst.\kv_cache_inst.$8\inst_wen_w[0:0]
    28/48: $flatten\mem_inst.\kv_cache_inst.$7\inst_bwe_w[55:48]
    29/48: $flatten\mem_inst.\kv_cache_inst.$7\inst_wdata_w[55:48]
    30/48: $flatten\mem_inst.\kv_cache_inst.$7\inst_wen_w[0:0]
    31/48: $flatten\mem_inst.\kv_cache_inst.$6\inst_bwe_w[47:40]
    32/48: $flatten\mem_inst.\kv_cache_inst.$6\inst_wdata_w[47:40]
    33/48: $flatten\mem_inst.\kv_cache_inst.$6\inst_wen_w[0:0]
    34/48: $flatten\mem_inst.\kv_cache_inst.$5\inst_bwe_w[39:32]
    35/48: $flatten\mem_inst.\kv_cache_inst.$5\inst_wdata_w[39:32]
    36/48: $flatten\mem_inst.\kv_cache_inst.$5\inst_wen_w[0:0]
    37/48: $flatten\mem_inst.\kv_cache_inst.$4\inst_bwe_w[31:24]
    38/48: $flatten\mem_inst.\kv_cache_inst.$4\inst_wdata_w[31:24]
    39/48: $flatten\mem_inst.\kv_cache_inst.$4\inst_wen_w[0:0]
    40/48: $flatten\mem_inst.\kv_cache_inst.$3\inst_bwe_w[23:16]
    41/48: $flatten\mem_inst.\kv_cache_inst.$3\inst_wdata_w[23:16]
    42/48: $flatten\mem_inst.\kv_cache_inst.$3\inst_wen_w[0:0]
    43/48: $flatten\mem_inst.\kv_cache_inst.$2\inst_bwe_w[15:8]
    44/48: $flatten\mem_inst.\kv_cache_inst.$2\inst_wdata_w[15:8]
    45/48: $flatten\mem_inst.\kv_cache_inst.$2\inst_wen_w[0:0]
    46/48: $flatten\mem_inst.\kv_cache_inst.$1\inst_bwe_w[7:0]
    47/48: $flatten\mem_inst.\kv_cache_inst.$1\inst_wdata_w[7:0]
    48/48: $flatten\mem_inst.\kv_cache_inst.$1\inst_wen_w[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:591$3542'.
     1/3: $flatten\mem_inst.\kv_cache_inst.$0\clean_kv_cache_finish[0:0]
     2/3: $flatten\mem_inst.\kv_cache_inst.$0\clean_addr[10:0]
     3/3: $flatten\mem_inst.\kv_cache_inst.$0\clean_wen[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:570$3535'.
     1/9: $flatten\mem_inst.\kv_cache_inst.$3\nxt_clean_addr[10:0]
     2/9: $flatten\mem_inst.\kv_cache_inst.$3\nxt_clean_wen[0:0]
     3/9: $flatten\mem_inst.\kv_cache_inst.$3\nxt_clean_kv_cache_finish[0:0]
     4/9: $flatten\mem_inst.\kv_cache_inst.$2\nxt_clean_addr[10:0]
     5/9: $flatten\mem_inst.\kv_cache_inst.$2\nxt_clean_wen[0:0]
     6/9: $flatten\mem_inst.\kv_cache_inst.$2\nxt_clean_kv_cache_finish[0:0]
     7/9: $flatten\mem_inst.\kv_cache_inst.$1\nxt_clean_addr[10:0]
     8/9: $flatten\mem_inst.\kv_cache_inst.$1\nxt_clean_wen[0:0]
     9/9: $flatten\mem_inst.\kv_cache_inst.$1\nxt_clean_kv_cache_finish[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:563$3533'.
     1/1: $flatten\mem_inst.\kv_cache_inst.$0\clean_kv_cache_flag[0:0]
Creating decoders for process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:547$3531'.
     1/1: $flatten\mem_inst.\kv_cache_inst.$0\clean_kv_cache_user_id_reg[1:0]
Creating decoders for process `\core_top.$proc$HW_NOV/core/core_top.v:0$2263'.
Creating decoders for process `\core_top.$proc$HW_NOV/core/core_top.v:264$2255'.
     1/2: $0\rc_cfg_vld_reg[0:0]
     2/2: $0\rc_cfg_reg[83:0]
Creating decoders for process `\core_top.$proc$HW_NOV/core/core_top.v:173$2253'.
     1/2: $1\cmem_raddr[12:0]
     2/2: $1\cmem_ren[0:0]
Creating decoders for process `\core_top.$proc$HW_NOV/core/core_top.v:161$2248'.
     1/3: $1\cmem_wdata[127:0]
     2/3: $1\cmem_waddr[12:0]
     3/3: $1\cmem_wen[0:0]
Creating decoders for process `\core_top.$proc$HW_NOV/core/core_top.v:142$2246'.
     1/2: $0\clean_kv_cache_user_id_delay1[1:0]
     2/2: $0\clean_kv_cache_delay1[0:0]
Creating decoders for process `\core_top.$proc$HW_NOV/core/core_top.v:137$2244'.
     1/1: $0\usr_cfg_reg[11:0]
Creating decoders for process `\core_top.$proc$HW_NOV/core/core_top.v:132$2242'.
     1/1: $0\model_cfg_reg[29:0]
Creating decoders for process `\core_top.$proc$HW_NOV/core/core_top.v:124$2241'.
Creating decoders for process `\core_top.$proc$HW_NOV/core/core_top.v:119$2239'.
     1/1: $0\pmu_cfg_reg[3:0]
Creating decoders for process `\core_top.$proc$HW_NOV/core/core_top.v:114$2237'.
     1/1: $0\op_cfg_reg[40:0]

32.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\core_top.\inst_core_ctrl.recompute_needed' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:111$3680'.
No latch inferred for signal `\core_top.\inst_core_ctrl.mac_opb_vld' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:142$3692'.
No latch inferred for signal `\core_top.\inst_core_ctrl.mac_opb' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:142$3692'.
No latch inferred for signal `\core_top.\inst_core_ctrl.nxt_self_cmem_ren' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:162$3698'.
No latch inferred for signal `\core_top.\inst_core_ctrl.nxt_self_cmem_raddr' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:162$3698'.
No latch inferred for signal `\core_top.\inst_core_ctrl.nxt_finish' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
No latch inferred for signal `\core_top.\inst_core_ctrl.nxt_out_gbus_addr' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
No latch inferred for signal `\core_top.\inst_core_ctrl.nxt_out_gbus_wen' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
No latch inferred for signal `\core_top.\inst_core_ctrl.nxt_out_gbus_wdata' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
No latch inferred for signal `\core_top.\inst_core_ctrl.nxt_op_gen_cnt' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
No latch inferred for signal `\core_top.\inst_core_ctrl.nxt_k_token_per_core_cnt' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
No latch inferred for signal `\core_top.\inst_core_ctrl.nxt_k_core_cnt' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
No latch inferred for signal `\core_top.$flatten\inst_core_ctrl.$bitselwrite$pos$HW_NOV/core/core_ctrl.v:327$3671' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
No latch inferred for signal `\core_top.$flatten\inst_core_ctrl.$bitselwrite$pos$HW_NOV/core/core_ctrl.v:328$3672' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
No latch inferred for signal `\core_top.$flatten\inst_core_ctrl.$bitselwrite$pos$HW_NOV/core/core_ctrl.v:333$3673' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
No latch inferred for signal `\core_top.$flatten\inst_core_ctrl.$bitselwrite$pos$HW_NOV/core/core_ctrl.v:334$3674' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
No latch inferred for signal `\core_top.$flatten\inst_core_ctrl.$bitselwrite$pos$HW_NOV/core/core_ctrl.v:339$3675' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
No latch inferred for signal `\core_top.\inst_core_ctrl._sv2v_0' from process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:0$3915'.
No latch inferred for signal `\core_top.\align_s2p_inst.odata [7:0]' from process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:74$3932'.
No latch inferred for signal `\core_top.\align_s2p_inst.odata [15:8]' from process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:74$3934'.
No latch inferred for signal `\core_top.\align_s2p_inst.odata [23:16]' from process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:74$3936'.
No latch inferred for signal `\core_top.\align_s2p_inst.odata [31:24]' from process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:74$3938'.
No latch inferred for signal `\core_top.\quant_inst.quantized_bias' from process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:79$3945'.
No latch inferred for signal `\core_top.\quant_inst.quantized_round' from process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:79$3945'.
No latch inferred for signal `\core_top.\quant_inst.quantized_shift' from process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:97$3956'.
No latch inferred for signal `\core_top.\quant_inst.quantized_overflow' from process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:112$3964'.
No latch inferred for signal `\core_top.\rc_inst.fifo_data_in' from process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:53$3985'.
No latch inferred for signal `\core_top.\rc_inst.fifo_wr_en' from process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:53$3985'.
No latch inferred for signal `\core_top.\rc_inst.fifo_rd_en' from process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:53$3985'.
No latch inferred for signal `\core_top.\rc_inst.nxt_rc_data_rnd' from process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:123$3995'.
No latch inferred for signal `\core_top.\rc_inst._sv2v_0' from process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:0$4019'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[15].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[15].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[14].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[14].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[13].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[13].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[12].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[12].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[11].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[11].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[10].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[10].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[9].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[9].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[8].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[8].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[7].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[7].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[6].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[6].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[5].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[5].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[4].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[4].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[3].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[3].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[2].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[2].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[1].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[1].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.gen_mul[0].mul_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\mul_inst.\gen_mul[0].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[0]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[1]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[2]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[3]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[4]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[5]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[6]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[7]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[8]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[9]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[10]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[11]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[12]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[13]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[14]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.mul_inst.product[15]' from process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[3].gen_adt_adder[0].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[3].gen_adt_adder[0].adder_inst.$proc$HW_NOV/util/pe.v:55$3214'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[2].gen_adt_adder[1].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[2].gen_adt_adder[1].adder_inst.$proc$HW_NOV/util/pe.v:55$3216'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[2].gen_adt_adder[0].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[2].gen_adt_adder[0].adder_inst.$proc$HW_NOV/util/pe.v:55$3216'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].gen_adt_adder[3].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[1].gen_adt_adder[3].adder_inst.$proc$HW_NOV/util/pe.v:55$3218'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].gen_adt_adder[2].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[1].gen_adt_adder[2].adder_inst.$proc$HW_NOV/util/pe.v:55$3218'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].gen_adt_adder[1].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[1].gen_adt_adder[1].adder_inst.$proc$HW_NOV/util/pe.v:55$3218'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].gen_adt_adder[0].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[1].gen_adt_adder[0].adder_inst.$proc$HW_NOV/util/pe.v:55$3218'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].gen_adt_adder[7].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[7].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].gen_adt_adder[6].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[6].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].gen_adt_adder[5].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[5].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].gen_adt_adder[4].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[4].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].gen_adt_adder[3].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[3].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].gen_adt_adder[2].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[2].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].gen_adt_adder[1].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[1].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].gen_adt_adder[0].adder_inst.odata_comb' from process `\core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[0].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_odata[0]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_odata[1]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_odata[2]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_odata[3]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_odata[4]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_odata[5]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_odata[6]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_odata[7]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].add_odata[0]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].add_odata[1]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].add_odata[2]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].add_odata[3]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[2].add_odata[0]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[2].add_odata[1]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[3].add_odata[0]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[3].add_idata[0]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4186'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[3].add_idata[1]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4186'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].add_idata[6]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4181'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].add_idata[7]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4181'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].add_idata[4]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4180'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].add_idata[5]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4180'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].add_idata[2]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4179'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].add_idata[3]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4179'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].add_idata[0]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4178'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[1].add_idata[1]' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4178'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_valid[3].add_valid' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:153$4161'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.gen_adt_valid[1].add_valid' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:153$4158'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.nxt_odata' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:205$4153'.
No latch inferred for signal `\core_top.\mac_inst.adt_inst.nxt_odata_valid' from process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:205$4153'.
No latch inferred for signal `\core_top.\mem_inst.core_mem_rdata' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:167$4038'.
No latch inferred for signal `\core_top.\mem_inst.core_mem_rvld' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:167$4038'.
No latch inferred for signal `\core_top.\mem_inst.cmem_rdata' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:219$4044'.
No latch inferred for signal `\core_top.\mem_inst.wmem_wen' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:247$4052'.
No latch inferred for signal `\core_top.\mem_inst.wmem_bwe' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:247$4052'.
No latch inferred for signal `\core_top.\mem_inst.wmem_wdata' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:247$4052'.
No latch inferred for signal `\core_top.\mem_inst.wmem_waddr' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:247$4052'.
No latch inferred for signal `\core_top.\mem_inst.wmem_ren' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:253$4055'.
No latch inferred for signal `\core_top.\mem_inst.wmem_raddr' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:253$4055'.
No latch inferred for signal `\core_top.\mem_inst.wmem_addr' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:257$4058'.
No latch inferred for signal `\core_top.\mem_inst.nxt_cache_waddr' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:264$4059'.
No latch inferred for signal `\core_top.\mem_inst.nxt_cache_wen' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:264$4059'.
No latch inferred for signal `\core_top.\mem_inst.nxt_cache_wdata' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:264$4059'.
No latch inferred for signal `\core_top.\mem_inst.cache_raddr' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:325$4070'.
No latch inferred for signal `\core_top.\mem_inst.cache_ren' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:325$4070'.
No latch inferred for signal `\core_top.\mem_inst.cache_addr' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:335$4075'.
No latch inferred for signal `\core_top.\mem_inst._sv2v_0' from process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:0$4076'.
No latch inferred for signal `\core_top.\mem_inst.wmem_inst._sv2v_0' from process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:0$2026'.
No latch inferred for signal `\core_top.\mem_inst.wmem_inst.wmem_addr_f' from process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:453$2025'.
No latch inferred for signal `\core_top.\mem_inst.wmem_inst.wmem_ren_f' from process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:453$2025'.
No latch inferred for signal `\core_top.\mem_inst.wmem_inst.wmem_wen_f' from process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:453$2025'.
No latch inferred for signal `\core_top.\mem_inst.wmem_inst.wmem_wdata_f' from process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:453$2025'.
No latch inferred for signal `\core_top.\mem_inst.wmem_inst.wmem_bwe_f' from process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:453$2025'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst._sv2v_0' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:0$3633'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.inst_wen_f' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:713$3632'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.inst_ren_f' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:713$3632'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.inst_addr_f' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:713$3632'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.inst_wdata_f' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:713$3632'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.inst_bwe_f' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:713$3632'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.inst_addr' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:654$3589'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.inst_ren' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:644$3584'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.inst_raddr' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:644$3584'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.inst_ren_w' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:636$3581'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.inst_raddr_w' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:636$3581'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.sv2v_autoblock_1.i' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:602$3544'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.inst_wen_w' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:602$3544'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.inst_waddr_w' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:602$3544'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.inst_wdata_w' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:602$3544'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.inst_bwe_w' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:602$3544'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.nxt_clean_kv_cache_finish' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:570$3535'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.nxt_clean_wen' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:570$3535'.
No latch inferred for signal `\core_top.\mem_inst.kv_cache_inst.nxt_clean_addr' from process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:570$3535'.
No latch inferred for signal `\core_top.\_sv2v_0' from process `\core_top.$proc$HW_NOV/core/core_top.v:0$2263'.
No latch inferred for signal `\core_top.\cmem_raddr' from process `\core_top.$proc$HW_NOV/core/core_top.v:173$2253'.
No latch inferred for signal `\core_top.\cmem_ren' from process `\core_top.$proc$HW_NOV/core/core_top.v:173$2253'.
No latch inferred for signal `\core_top.\cmem_waddr' from process `\core_top.$proc$HW_NOV/core/core_top.v:161$2248'.
No latch inferred for signal `\core_top.\cmem_wen' from process `\core_top.$proc$HW_NOV/core/core_top.v:161$2248'.
No latch inferred for signal `\core_top.\cmem_wdata' from process `\core_top.$proc$HW_NOV/core/core_top.v:161$2248'.
No latch inferred for signal `\core_top.\cfg_acc_num' from process `\core_top.$proc$HW_NOV/core/core_top.v:124$2241'.
No latch inferred for signal `\core_top.\cfg_quant_scale' from process `\core_top.$proc$HW_NOV/core/core_top.v:124$2241'.
No latch inferred for signal `\core_top.\cfg_quant_bias' from process `\core_top.$proc$HW_NOV/core/core_top.v:124$2241'.
No latch inferred for signal `\core_top.\cfg_quant_shift' from process `\core_top.$proc$HW_NOV/core/core_top.v:124$2241'.

32.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\core_top.\inst_core_ctrl.control_state_reg' using process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:106$3678'.
  created $adff cell `$procdff$7485' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\inst_core_ctrl.mac_opa_vld' using process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:131$3690'.
  created $adff cell `$procdff$7486' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\inst_core_ctrl.mac_opa' using process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:131$3690'.
  created $adff cell `$procdff$7487' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\inst_core_ctrl.max_op_gen_cnt' using process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:152$3693'.
  created $adff cell `$procdff$7488' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\inst_core_ctrl.finish' using process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:393$3913'.
  created $adff cell `$procdff$7489' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\inst_core_ctrl.self_cmem_ren' using process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:393$3913'.
  created $adff cell `$procdff$7490' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\inst_core_ctrl.self_cmem_raddr' using process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:393$3913'.
  created $adff cell `$procdff$7491' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\inst_core_ctrl.out_gbus_addr' using process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:393$3913'.
  created $adff cell `$procdff$7492' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\inst_core_ctrl.out_gbus_wen' using process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:393$3913'.
  created $adff cell `$procdff$7493' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\inst_core_ctrl.out_gbus_wdata' using process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:393$3913'.
  created $adff cell `$procdff$7494' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\inst_core_ctrl.op_gen_cnt' using process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:393$3913'.
  created $adff cell `$procdff$7495' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\inst_core_ctrl.k_token_per_core_cnt' using process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:393$3913'.
  created $adff cell `$procdff$7496' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\inst_core_ctrl.k_core_cnt' using process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:393$3913'.
  created $adff cell `$procdff$7497' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\align_s2p_inst.regfile_addr' using process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:41$3917'.
  created $adff cell `$procdff$7498' with positive edge clock and negative level reset.
Creating register for signal `\core_top.$flatten\align_s2p_inst.$memwr$\regfile$HW_NOV/util/align.v:52$3916_ADDR' using process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:50$3921'.
  created $dff cell `$procdff$7499' with positive edge clock.
Creating register for signal `\core_top.$flatten\align_s2p_inst.$memwr$\regfile$HW_NOV/util/align.v:52$3916_DATA' using process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:50$3921'.
  created $dff cell `$procdff$7500' with positive edge clock.
Creating register for signal `\core_top.$flatten\align_s2p_inst.$memwr$\regfile$HW_NOV/util/align.v:52$3916_EN' using process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:50$3921'.
  created $dff cell `$procdff$7501' with positive edge clock.
Creating register for signal `\core_top.\align_s2p_inst.odata_valid' using process `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:57$3928'.
  created $adff cell `$procdff$7502' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.quantized_product' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:39$3940'.
  created $adff cell `$procdff$7503' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.quantized_product_valid' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:44$3943'.
  created $adff cell `$procdff$7504' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.quantized_bias_reg' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:83$3952'.
  created $adff cell `$procdff$7505' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.quantized_round_reg' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:83$3952'.
  created $adff cell `$procdff$7506' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.quantized_bias_valid' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:92$3954'.
  created $adff cell `$procdff$7507' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.quantized_shift_reg' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:101$3960'.
  created $adff cell `$procdff$7508' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.quantized_shift_valid' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:106$3962'.
  created $adff cell `$procdff$7509' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.odata' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:117$3973'.
  created $adff cell `$procdff$7510' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.odata_valid' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:122$3975'.
  created $adff cell `$procdff$7511' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.quant_scale_retiming_gen_array[0].quantized_product_valid_delay' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:56$3977'.
  created $adff cell `$procdff$7512' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.quant_scale_retiming_gen_array[0].quantized_product_delay' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:56$3977'.
  created $adff cell `$procdff$7513' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.quant_scale_retiming_gen_array[1].quantized_product_valid_delay' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:67$3979'.
  created $adff cell `$procdff$7514' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.quant_scale_retiming_gen_array[1].quantized_product_delay' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:67$3979'.
  created $adff cell `$procdff$7515' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.quant_scale_retiming_gen_array[2].quantized_product_valid_delay' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:67$3981'.
  created $adff cell `$procdff$7516' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\quant_inst.quant_scale_retiming_gen_array[2].quantized_product_delay' using process `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:67$3981'.
  created $adff cell `$procdff$7517' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_scale_reg' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:36$3983'.
  created $adff cell `$procdff$7518' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_scale_reg_available' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:36$3983'.
  created $adff cell `$procdff$7519' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.fifo_rvld' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:62$3986'.
  created $adff cell `$procdff$7520' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_shift' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:103$3990'.
  created $adff cell `$procdff$7521' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_shift_vld' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:103$3990'.
  created $adff cell `$procdff$7522' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.round' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:103$3990'.
  created $adff cell `$procdff$7523' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_rnd' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:137$3999'.
  created $adff cell `$procdff$7524' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_rnd_vld' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:137$3999'.
  created $adff cell `$procdff$7525' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.out_data' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:146$4001'.
  created $adff cell `$procdff$7526' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.out_data_vld' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:146$4001'.
  created $adff cell `$procdff$7527' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\inst_core_ctrl.start_reg' using process `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:99$3676'.
  created $adff cell `$procdff$7528' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_rt_array[0]' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:74$4004'.
  created $adff cell `$procdff$7529' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_vld_rt_array[0]' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:74$4004'.
  created $adff cell `$procdff$7530' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_rt_array[1]' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4007'.
  created $adff cell `$procdff$7531' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_vld_rt_array[1]' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4007'.
  created $adff cell `$procdff$7532' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_rt_array[2]' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4009'.
  created $adff cell `$procdff$7533' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_vld_rt_array[2]' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4009'.
  created $adff cell `$procdff$7534' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_rt_array[3]' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4011'.
  created $adff cell `$procdff$7535' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_vld_rt_array[3]' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4011'.
  created $adff cell `$procdff$7536' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_rt_array[4]' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4013'.
  created $adff cell `$procdff$7537' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_vld_rt_array[4]' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4013'.
  created $adff cell `$procdff$7538' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_rt_array[5]' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4015'.
  created $adff cell `$procdff$7539' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_vld_rt_array[5]' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4015'.
  created $adff cell `$procdff$7540' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_rt_array[6]' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4017'.
  created $adff cell `$procdff$7541' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.rc_data_vld_rt_array[6]' using process `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4017'.
  created $adff cell `$procdff$7542' with positive edge clock and negative level reset.
Creating register for signal `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$mem2reg_wr$\fifo_buffer$HW_NOV/core/core_rc.v:217$4078_DATA' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $adff cell `$procdff$7543' with positive edge clock and negative level reset.
Creating register for signal `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$mem2reg_wr$\fifo_buffer$HW_NOV/core/core_rc.v:217$4078_ADDR' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $adff cell `$procdff$7544' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.wr_ptr' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $adff cell `$procdff$7545' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[0]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7548' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[1]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7551' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[2]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7554' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[3]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7557' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[4]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7560' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[5]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7563' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[6]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7566' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[7]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7569' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[8]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7572' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[9]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7575' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[10]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7578' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[11]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7581' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[12]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7584' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[13]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7587' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[14]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7590' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.fifo_buffer[15]' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
  created $dff cell `$procdff$7593' with positive edge clock.
Creating register for signal `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$mem2reg_rd$\fifo_buffer$HW_NOV/core/core_rc.v:209$4077_DATA' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:205$4079'.
  created $adff cell `$procdff$7594' with positive edge clock and negative level reset.
Creating register for signal `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$mem2reg_rd$\fifo_buffer$HW_NOV/core/core_rc.v:209$4077_ADDR' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:205$4079'.
  created $adff cell `$procdff$7595' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.data_out' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:205$4079'.
  created $dff cell `$procdff$7598' with positive edge clock.
Creating register for signal `\core_top.\rc_inst.inst_sync_data_fifo.rd_ptr' using process `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:205$4079'.
  created $adff cell `$procdff$7599' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\acc_inst.acc_counter_inst.psum_finish' using process `\core_top.$flatten\acc_inst.\acc_counter_inst.$proc$HW_NOV/core/core_acc.v:62$2730'.
  created $adff cell `$procdff$7600' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\acc_inst.acc_counter_inst.psum_cnt' using process `\core_top.$flatten\acc_inst.\acc_counter_inst.$proc$HW_NOV/core/core_acc.v:55$2722'.
  created $adff cell `$procdff$7601' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\acc_inst.acc_mac_inst.odata_valid' using process `\core_top.$flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:105$2720'.
  created $adff cell `$procdff$7602' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\acc_inst.acc_mac_inst.odata' using process `\core_top.$flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:100$2718'.
  created $adff cell `$procdff$7603' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\acc_inst.acc_mac_inst.acc_reg' using process `\core_top.$flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:89$2715'.
  created $adff cell `$procdff$7604' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [255:240]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4285'.
  created $dff cell `$procdff$7605' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [239:224]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4284'.
  created $dff cell `$procdff$7606' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [223:208]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4283'.
  created $dff cell `$procdff$7607' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [207:192]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4282'.
  created $dff cell `$procdff$7608' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [191:176]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4281'.
  created $dff cell `$procdff$7609' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [175:160]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4280'.
  created $dff cell `$procdff$7610' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [159:144]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4279'.
  created $dff cell `$procdff$7611' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [143:128]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4278'.
  created $dff cell `$procdff$7612' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [127:112]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4277'.
  created $dff cell `$procdff$7613' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [111:96]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4276'.
  created $dff cell `$procdff$7614' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [95:80]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4275'.
  created $dff cell `$procdff$7615' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [79:64]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4274'.
  created $dff cell `$procdff$7616' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [63:48]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4273'.
  created $dff cell `$procdff$7617' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [47:32]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4272'.
  created $dff cell `$procdff$7618' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [31:16]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4271'.
  created $dff cell `$procdff$7619' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata [15:0]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4270'.
  created $dff cell `$procdff$7620' with positive edge clock.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[15]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4268'.
  created $adff cell `$procdff$7621' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[15]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4268'.
  created $adff cell `$procdff$7622' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[14]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4266'.
  created $adff cell `$procdff$7623' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[14]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4266'.
  created $adff cell `$procdff$7624' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[13]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4264'.
  created $adff cell `$procdff$7625' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[13]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4264'.
  created $adff cell `$procdff$7626' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[12]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4262'.
  created $adff cell `$procdff$7627' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[12]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4262'.
  created $adff cell `$procdff$7628' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[11]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4260'.
  created $adff cell `$procdff$7629' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[11]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4260'.
  created $adff cell `$procdff$7630' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[10]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4258'.
  created $adff cell `$procdff$7631' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[10]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4258'.
  created $adff cell `$procdff$7632' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[9]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4256'.
  created $adff cell `$procdff$7633' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[9]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4256'.
  created $adff cell `$procdff$7634' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[8]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4254'.
  created $adff cell `$procdff$7635' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[8]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4254'.
  created $adff cell `$procdff$7636' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[7]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4252'.
  created $adff cell `$procdff$7637' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[7]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4252'.
  created $adff cell `$procdff$7638' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[6]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4250'.
  created $adff cell `$procdff$7639' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[6]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4250'.
  created $adff cell `$procdff$7640' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[5]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4248'.
  created $adff cell `$procdff$7641' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[5]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4248'.
  created $adff cell `$procdff$7642' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[4]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4246'.
  created $adff cell `$procdff$7643' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[4]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4246'.
  created $adff cell `$procdff$7644' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[3]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4244'.
  created $adff cell `$procdff$7645' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[3]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4244'.
  created $adff cell `$procdff$7646' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[2]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4242'.
  created $adff cell `$procdff$7647' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[2]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4242'.
  created $adff cell `$procdff$7648' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[1]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4240'.
  created $adff cell `$procdff$7649' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[1]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4240'.
  created $adff cell `$procdff$7650' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataA_reg[0]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4238'.
  created $adff cell `$procdff$7651' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.idataB_reg[0]' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4238'.
  created $adff cell `$procdff$7652' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.odata_valid' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:104$4236'.
  created $adff cell `$procdff$7653' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.mul_inst.nxt_odata_valid' using process `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:104$4236'.
  created $adff cell `$procdff$7654' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[2].add_idata[2]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:176$4184'.
  created $adff cell `$procdff$7655' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[2].add_idata[3]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:176$4184'.
  created $adff cell `$procdff$7656' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[2].add_idata[0]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:176$4182'.
  created $adff cell `$procdff$7657' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[2].add_idata[1]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:176$4182'.
  created $adff cell `$procdff$7658' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[14]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4176'.
  created $adff cell `$procdff$7659' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[15]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4176'.
  created $adff cell `$procdff$7660' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[12]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4174'.
  created $adff cell `$procdff$7661' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[13]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4174'.
  created $adff cell `$procdff$7662' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[10]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4172'.
  created $adff cell `$procdff$7663' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[11]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4172'.
  created $adff cell `$procdff$7664' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[8]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4170'.
  created $adff cell `$procdff$7665' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[9]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4170'.
  created $adff cell `$procdff$7666' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[6]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4168'.
  created $adff cell `$procdff$7667' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[7]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4168'.
  created $adff cell `$procdff$7668' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[4]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4166'.
  created $adff cell `$procdff$7669' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[5]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4166'.
  created $adff cell `$procdff$7670' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[2]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4164'.
  created $adff cell `$procdff$7671' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[3]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4164'.
  created $adff cell `$procdff$7672' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[0]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4162'.
  created $adff cell `$procdff$7673' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_stage[0].add_idata[1]' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4162'.
  created $adff cell `$procdff$7674' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_valid[2].add_valid' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:146$4159'.
  created $adff cell `$procdff$7675' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.gen_adt_valid[0].add_valid' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:139$4156'.
  created $adff cell `$procdff$7676' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.odata' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:209$4154'.
  created $adff cell `$procdff$7677' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mac_inst.adt_inst.odata_valid' using process `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:209$4154'.
  created $adff cell `$procdff$7678' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\buf_inst.hlink_reg' using process `\core_top.$flatten\buf_inst.$proc$HW_NOV/core/core_buf.v:18$4020'.
  created $adff cell `$procdff$7679' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\buf_inst.hlink_reg_valid' using process `\core_top.$flatten\buf_inst.$proc$HW_NOV/core/core_buf.v:23$4022'.
  created $adff cell `$procdff$7680' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.control_state_reg' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:72$4025'.
  created $adff cell `$procdff$7681' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.control_state_reg_d' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:77$4027'.
  created $adff cell `$procdff$7682' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_1024_ffn_deepslp' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:95$4029'.
  created $adff cell `$procdff$7683' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_1024_ffn_bc1' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:95$4029'.
  created $adff cell `$procdff$7684' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_1024_ffn_bc2' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:95$4029'.
  created $adff cell `$procdff$7685' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_512_attn_deepslp' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:95$4029'.
  created $adff cell `$procdff$7686' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_512_attn_bc1' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:95$4029'.
  created $adff cell `$procdff$7687' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_512_attn_bc2' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:95$4029'.
  created $adff cell `$procdff$7688' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_rvalid' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:148$4036'.
  created $adff cell `$procdff$7689' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.cache_rvalid' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:207$4039'.
  created $adff cell `$procdff$7690' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.cmem_rvalid' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:212$4041'.
  created $adff cell `$procdff$7691' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.cmem_raddr_delay1' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:218$4043'.
  created $dff cell `$procdff$7692' with positive edge clock.
Creating register for signal `\core_top.\mem_inst.cache_waddr' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:314$4068'.
  created $adff cell `$procdff$7693' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.cache_wen' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:314$4068'.
  created $adff cell `$procdff$7694' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.cache_wdata' using process `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:314$4068'.
  created $adff cell `$procdff$7695' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_inst.interface_addr_delay1' using process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:444$2023'.
  created $adff cell `$procdff$7696' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_inst.interface_addr_delay2' using process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:444$2023'.
  created $adff cell `$procdff$7697' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_inst.weight_mem_rvld' using process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:434$2018'.
  created $adff cell `$procdff$7698' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_inst.weight_mem_ren_delay1' using process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:434$2018'.
  created $adff cell `$procdff$7699' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_inst.interface_inst_ren' using process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:420$2014'.
  created $adff cell `$procdff$7700' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_inst.interface_inst_raddr' using process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:420$2014'.
  created $adff cell `$procdff$7701' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_inst.interface_inst_wen' using process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:403$1980'.
  created $adff cell `$procdff$7702' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_inst.interface_inst_waddr' using process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:403$1980'.
  created $adff cell `$procdff$7703' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_inst.interface_inst_wdata' using process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:403$1980'.
  created $adff cell `$procdff$7704' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.wmem_inst.interface_inst_bwe' using process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:403$1980'.
  created $adff cell `$procdff$7705' with positive edge clock and negative level reset.
Creating register for signal `\core_top.$flatten\mem_inst.\wmem_inst.$bitselwrite$pos$HW_NOV/core/core_mem.v:413$1976' using process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:403$1980'.
  created $adff cell `$procdff$7706' with positive edge clock and negative level reset.
Creating register for signal `\core_top.$flatten\mem_inst.\wmem_inst.$bitselwrite$pos$HW_NOV/core/core_mem.v:414$1977' using process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:403$1980'.
  created $adff cell `$procdff$7707' with positive edge clock and negative level reset.
Creating register for signal `\core_top.$flatten\mem_inst.\wmem_inst.$lookahead\interface_inst_wdata$1978' using process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:403$1980'.
  created $adff cell `$procdff$7708' with positive edge clock and negative level reset.
Creating register for signal `\core_top.$flatten\mem_inst.\wmem_inst.$lookahead\interface_inst_bwe$1979' using process `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:403$1980'.
  created $adff cell `$procdff$7709' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.interface_addr_delay1' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:704$3630'.
  created $adff cell `$procdff$7710' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.interface_addr_delay2' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:704$3630'.
  created $adff cell `$procdff$7711' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.kv_mem_rvld' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:695$3628'.
  created $adff cell `$procdff$7712' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.kv_mem_ren_delay1' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:695$3628'.
  created $adff cell `$procdff$7713' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.interface_inst_ren' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:683$3625'.
  created $adff cell `$procdff$7714' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.interface_inst_raddr' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:683$3625'.
  created $adff cell `$procdff$7715' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.interface_inst_wen' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:666$3592'.
  created $adff cell `$procdff$7716' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.interface_inst_waddr' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:666$3592'.
  created $adff cell `$procdff$7717' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.interface_inst_wdata' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:666$3592'.
  created $adff cell `$procdff$7718' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.interface_inst_bwe' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:666$3592'.
  created $adff cell `$procdff$7719' with positive edge clock and negative level reset.
Creating register for signal `\core_top.$flatten\mem_inst.\kv_cache_inst.$bitselwrite$pos$HW_NOV/core/core_mem.v:676$3529' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:666$3592'.
  created $adff cell `$procdff$7720' with positive edge clock and negative level reset.
Creating register for signal `\core_top.$flatten\mem_inst.\kv_cache_inst.$bitselwrite$pos$HW_NOV/core/core_mem.v:677$3530' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:666$3592'.
  created $adff cell `$procdff$7721' with positive edge clock and negative level reset.
Creating register for signal `\core_top.$flatten\mem_inst.\kv_cache_inst.$lookahead\interface_inst_wdata$3590' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:666$3592'.
  created $adff cell `$procdff$7722' with positive edge clock and negative level reset.
Creating register for signal `\core_top.$flatten\mem_inst.\kv_cache_inst.$lookahead\interface_inst_bwe$3591' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:666$3592'.
  created $adff cell `$procdff$7723' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.inst_wen' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:617$3579'.
  created $adff cell `$procdff$7724' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.inst_waddr' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:617$3579'.
  created $adff cell `$procdff$7725' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.inst_wdata' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:617$3579'.
  created $adff cell `$procdff$7726' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.inst_bwe' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:617$3579'.
  created $adff cell `$procdff$7727' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.clean_kv_cache_finish' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:591$3542'.
  created $adff cell `$procdff$7728' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.clean_wen' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:591$3542'.
  created $adff cell `$procdff$7729' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.clean_addr' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:591$3542'.
  created $adff cell `$procdff$7730' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.clean_kv_cache_flag' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:563$3533'.
  created $adff cell `$procdff$7731' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\mem_inst.kv_cache_inst.clean_kv_cache_user_id_reg' using process `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:547$3531'.
  created $adff cell `$procdff$7732' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_cfg_reg' using process `\core_top.$proc$HW_NOV/core/core_top.v:264$2255'.
  created $adff cell `$procdff$7733' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\rc_cfg_vld_reg' using process `\core_top.$proc$HW_NOV/core/core_top.v:264$2255'.
  created $adff cell `$procdff$7734' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\clean_kv_cache_delay1' using process `\core_top.$proc$HW_NOV/core/core_top.v:142$2246'.
  created $adff cell `$procdff$7735' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\clean_kv_cache_user_id_delay1' using process `\core_top.$proc$HW_NOV/core/core_top.v:142$2246'.
  created $adff cell `$procdff$7736' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\usr_cfg_reg' using process `\core_top.$proc$HW_NOV/core/core_top.v:137$2244'.
  created $adff cell `$procdff$7737' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\model_cfg_reg' using process `\core_top.$proc$HW_NOV/core/core_top.v:132$2242'.
  created $adff cell `$procdff$7738' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\pmu_cfg_reg' using process `\core_top.$proc$HW_NOV/core/core_top.v:119$2239'.
  created $adff cell `$procdff$7739' with positive edge clock and negative level reset.
Creating register for signal `\core_top.\op_cfg_reg' using process `\core_top.$proc$HW_NOV/core/core_top.v:114$2237'.
  created $adff cell `$procdff$7740' with positive edge clock and negative level reset.

32.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

32.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:106$3678'.
Removing empty process `core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:106$3678'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:111$3680'.
Removing empty process `core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:111$3680'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:131$3690'.
Removing empty process `core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:131$3690'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:142$3692'.
Removing empty process `core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:142$3692'.
Found and cleaned up 2 empty switches in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:152$3693'.
Removing empty process `core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:152$3693'.
Found and cleaned up 18 empty switches in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:162$3698'.
Removing empty process `core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:162$3698'.
Found and cleaned up 36 empty switches in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
Removing empty process `core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:219$3728'.
Removing empty process `core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:393$3913'.
Removing empty process `core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:0$3915'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:41$3917'.
Removing empty process `core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:41$3917'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:50$3921'.
Removing empty process `core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:50$3921'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:57$3928'.
Removing empty process `core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:57$3928'.
Removing empty process `core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:74$3932'.
Removing empty process `core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:74$3934'.
Removing empty process `core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:74$3936'.
Removing empty process `core_top.$flatten\align_s2p_inst.$proc$HW_NOV/util/align.v:74$3938'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:39$3940'.
Removing empty process `core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:39$3940'.
Removing empty process `core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:44$3943'.
Removing empty process `core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:79$3945'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:83$3952'.
Removing empty process `core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:83$3952'.
Removing empty process `core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:92$3954'.
Removing empty process `core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:97$3956'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:101$3960'.
Removing empty process `core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:101$3960'.
Removing empty process `core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:106$3962'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:112$3964'.
Removing empty process `core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:112$3964'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:117$3973'.
Removing empty process `core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:117$3973'.
Removing empty process `core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:122$3975'.
Removing empty process `core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:56$3977'.
Removing empty process `core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:67$3979'.
Removing empty process `core_top.$flatten\quant_inst.$proc$HW_NOV/core/core_quant.v:67$3981'.
Found and cleaned up 2 empty switches in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:36$3983'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:36$3983'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:53$3985'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:53$3985'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:62$3986'.
Found and cleaned up 2 empty switches in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:103$3990'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:103$3990'.
Found and cleaned up 3 empty switches in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:123$3995'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:123$3995'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:137$3999'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:146$4001'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:146$4001'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:99$3676'.
Removing empty process `core_top.$flatten\inst_core_ctrl.$proc$HW_NOV/core/core_ctrl.v:99$3676'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:74$4004'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:74$4004'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4007'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4009'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4011'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4013'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4015'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:88$4017'.
Removing empty process `core_top.$flatten\rc_inst.$proc$HW_NOV/core/core_rc.v:0$4019'.
Found and cleaned up 2 empty switches in `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
Removing empty process `core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:212$4091'.
Found and cleaned up 2 empty switches in `\core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:205$4079'.
Removing empty process `core_top.$flatten\rc_inst.\inst_sync_data_fifo.$proc$HW_NOV/core/core_rc.v:205$4079'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\acc_inst.\acc_counter_inst.$proc$HW_NOV/core/core_acc.v:62$2730'.
Removing empty process `core_top.$flatten\acc_inst.\acc_counter_inst.$proc$HW_NOV/core/core_acc.v:62$2730'.
Found and cleaned up 2 empty switches in `\core_top.$flatten\acc_inst.\acc_counter_inst.$proc$HW_NOV/core/core_acc.v:55$2722'.
Removing empty process `core_top.$flatten\acc_inst.\acc_counter_inst.$proc$HW_NOV/core/core_acc.v:55$2722'.
Removing empty process `core_top.$flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:105$2720'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:100$2718'.
Removing empty process `core_top.$flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:100$2718'.
Found and cleaned up 3 empty switches in `\core_top.$flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:89$2715'.
Removing empty process `core_top.$flatten\acc_inst.\acc_mac_inst.$proc$HW_NOV/core/core_acc.v:89$2715'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[15].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[14].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[13].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[12].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[11].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[10].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[9].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[8].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[7].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[6].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[5].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[4].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[3].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[2].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[1].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.\gen_mul[0].mul_inst.$proc$HW_NOV/util/pe.v:32$2821'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:0$4286'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4285'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4284'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4283'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4282'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4281'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4280'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4279'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4278'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4277'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4276'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4275'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4274'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4273'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4272'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4271'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:101$4270'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4268'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4268'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4266'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4266'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4264'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4264'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4262'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4262'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4260'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4260'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4258'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4258'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4256'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4256'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4254'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4254'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4252'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4252'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4250'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4250'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4248'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4248'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4246'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4246'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4244'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4244'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4242'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4242'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4240'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4240'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4238'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:74$4238'.
Removing empty process `core_top.$flatten\mac_inst.\mul_inst.$proc$HW_NOV/core/core_mac.v:104$4236'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[3].gen_adt_adder[0].adder_inst.$proc$HW_NOV/util/pe.v:55$3214'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[2].gen_adt_adder[1].adder_inst.$proc$HW_NOV/util/pe.v:55$3216'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[2].gen_adt_adder[0].adder_inst.$proc$HW_NOV/util/pe.v:55$3216'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[1].gen_adt_adder[3].adder_inst.$proc$HW_NOV/util/pe.v:55$3218'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[1].gen_adt_adder[2].adder_inst.$proc$HW_NOV/util/pe.v:55$3218'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[1].gen_adt_adder[1].adder_inst.$proc$HW_NOV/util/pe.v:55$3218'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[1].gen_adt_adder[0].adder_inst.$proc$HW_NOV/util/pe.v:55$3218'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[7].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[6].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[5].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[4].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[3].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[2].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[1].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.\gen_adt_stage[0].gen_adt_adder[0].adder_inst.$proc$HW_NOV/util/pe.v:55$3220'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:0$4187'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4186'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:176$4184'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:176$4184'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:176$4182'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:176$4182'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4181'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4180'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4179'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:187$4178'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4176'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4176'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4174'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4174'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4172'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4172'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4170'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4170'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4168'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4168'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4166'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4166'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4164'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4164'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4162'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:165$4162'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:153$4161'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:146$4159'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:153$4158'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:139$4156'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:209$4154'.
Removing empty process `core_top.$flatten\mac_inst.\adt_inst.$proc$HW_NOV/core/core_mac.v:205$4153'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\buf_inst.$proc$HW_NOV/core/core_buf.v:18$4020'.
Removing empty process `core_top.$flatten\buf_inst.$proc$HW_NOV/core/core_buf.v:18$4020'.
Removing empty process `core_top.$flatten\buf_inst.$proc$HW_NOV/core/core_buf.v:23$4022'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:72$4025'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:72$4025'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:77$4027'.
Found and cleaned up 5 empty switches in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:95$4029'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:95$4029'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:148$4036'.
Found and cleaned up 2 empty switches in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:167$4038'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:167$4038'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:207$4039'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:212$4041'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:218$4043'.
Found and cleaned up 7 empty switches in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:219$4044'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:219$4044'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:247$4052'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:253$4055'.
Found and cleaned up 2 empty switches in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:257$4058'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:257$4058'.
Found and cleaned up 5 empty switches in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:264$4059'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:264$4059'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:314$4068'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:325$4070'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:325$4070'.
Found and cleaned up 2 empty switches in `\core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:335$4075'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:335$4075'.
Removing empty process `core_top.$flatten\mem_inst.$proc$HW_NOV/core/core_mem.v:0$4076'.
Removing empty process `core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:0$2026'.
Found and cleaned up 2 empty switches in `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:453$2025'.
Removing empty process `core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:453$2025'.
Removing empty process `core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:444$2023'.
Removing empty process `core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:434$2018'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:420$2014'.
Removing empty process `core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:420$2014'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:403$1980'.
Removing empty process `core_top.$flatten\mem_inst.\wmem_inst.$proc$HW_NOV/core/core_mem.v:403$1980'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:0$3633'.
Found and cleaned up 3 empty switches in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:713$3632'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:713$3632'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:704$3630'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:695$3628'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:683$3625'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:683$3625'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:666$3592'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:666$3592'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:654$3589'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:644$3584'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:636$3581'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:636$3581'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:617$3579'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:617$3579'.
Found and cleaned up 16 empty switches in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:602$3544'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:602$3544'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:591$3542'.
Found and cleaned up 3 empty switches in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:570$3535'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:570$3535'.
Found and cleaned up 2 empty switches in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:563$3533'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:563$3533'.
Found and cleaned up 1 empty switch in `\core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:547$3531'.
Removing empty process `core_top.$flatten\mem_inst.\kv_cache_inst.$proc$HW_NOV/core/core_mem.v:547$3531'.
Removing empty process `core_top.$proc$HW_NOV/core/core_top.v:0$2263'.
Found and cleaned up 1 empty switch in `\core_top.$proc$HW_NOV/core/core_top.v:264$2255'.
Removing empty process `core_top.$proc$HW_NOV/core/core_top.v:264$2255'.
Found and cleaned up 1 empty switch in `\core_top.$proc$HW_NOV/core/core_top.v:173$2253'.
Removing empty process `core_top.$proc$HW_NOV/core/core_top.v:173$2253'.
Found and cleaned up 1 empty switch in `\core_top.$proc$HW_NOV/core/core_top.v:161$2248'.
Removing empty process `core_top.$proc$HW_NOV/core/core_top.v:161$2248'.
Removing empty process `core_top.$proc$HW_NOV/core/core_top.v:142$2246'.
Found and cleaned up 1 empty switch in `\core_top.$proc$HW_NOV/core/core_top.v:137$2244'.
Removing empty process `core_top.$proc$HW_NOV/core/core_top.v:137$2244'.
Found and cleaned up 1 empty switch in `\core_top.$proc$HW_NOV/core/core_top.v:132$2242'.
Removing empty process `core_top.$proc$HW_NOV/core/core_top.v:132$2242'.
Removing empty process `core_top.$proc$HW_NOV/core/core_top.v:124$2241'.
Found and cleaned up 1 empty switch in `\core_top.$proc$HW_NOV/core/core_top.v:119$2239'.
Removing empty process `core_top.$proc$HW_NOV/core/core_top.v:119$2239'.
Found and cleaned up 1 empty switch in `\core_top.$proc$HW_NOV/core/core_top.v:114$2237'.
Removing empty process `core_top.$proc$HW_NOV/core/core_top.v:114$2237'.
Cleaned up 182 empty switches.

32.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 841 cells.

33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \core_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$7156: \mem_inst.kv_cache_inst.interface_inst_ren -> 1'1
      Replacing known input bits on port B of cell $procmux$7183: \mem_inst.kv_cache_inst.interface_inst_wen -> 1'1
      Replacing known input bits on port B of cell $procmux$7102: \mem_inst.wmem_inst.interface_inst_ren -> 1'1
      Replacing known input bits on port B of cell $procmux$7117: \mem_inst.wmem_inst.interface_inst_wen -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$6024.
    dead port 2/2 on $mux $procmux$6122.
    dead port 1/2 on $mux $procmux$6022.
    dead port 2/2 on $mux $procmux$6019.
    dead port 1/2 on $mux $procmux$6017.
    dead port 2/2 on $mux $procmux$6007.
    dead port 1/2 on $mux $procmux$6005.
    dead port 2/2 on $mux $procmux$6002.
    dead port 1/2 on $mux $procmux$6000.
    dead port 2/2 on $mux $procmux$5990.
    dead port 1/2 on $mux $procmux$5988.
    dead port 2/2 on $mux $procmux$5985.
    dead port 1/2 on $mux $procmux$5983.
    dead port 1/2 on $mux $procmux$5980.
    dead port 2/2 on $mux $procmux$5970.
    dead port 1/2 on $mux $procmux$5968.
    dead port 2/2 on $mux $procmux$5965.
    dead port 1/2 on $mux $procmux$5963.
    dead port 1/2 on $mux $procmux$5960.
    dead port 2/2 on $mux $procmux$5950.
    dead port 1/2 on $mux $procmux$5948.
    dead port 2/2 on $mux $procmux$5945.
    dead port 1/2 on $mux $procmux$5943.
    dead port 1/2 on $mux $procmux$5940.
    dead port 1/2 on $mux $procmux$5937.
    dead port 2/2 on $mux $procmux$5927.
    dead port 1/2 on $mux $procmux$7438.
    dead port 1/2 on $mux $procmux$5925.
    dead port 2/2 on $mux $procmux$5916.
    dead port 1/2 on $mux $procmux$7432.
    dead port 1/2 on $mux $procmux$7426.
    dead port 1/2 on $mux $procmux$7420.
    dead port 2/2 on $mux $procmux$7417.
    dead port 1/2 on $mux $procmux$5914.
    dead port 1/2 on $mux $procmux$5911.
    dead port 2/2 on $mux $procmux$5902.
    dead port 1/2 on $mux $procmux$7411.
    dead port 2/2 on $mux $procmux$7408.
    dead port 1/2 on $mux $procmux$7402.
    dead port 2/2 on $mux $procmux$7399.
    dead port 1/2 on $mux $procmux$5900.
    dead port 1/2 on $mux $procmux$5897.
    dead port 2/2 on $mux $procmux$5888.
    dead port 1/2 on $mux $procmux$6120.
    dead port 1/2 on $mux $procmux$5886.
    dead port 1/2 on $mux $procmux$5883.
    dead port 2/2 on $mux $procmux$5874.
    dead port 1/2 on $mux $procmux$5872.
    dead port 1/2 on $mux $procmux$5869.
    dead port 2/2 on $mux $procmux$5866.
    dead port 2/2 on $mux $procmux$5857.
    dead port 2/2 on $mux $procmux$6111.
    dead port 1/2 on $mux $procmux$5855.
    dead port 1/2 on $mux $procmux$5852.
    dead port 2/2 on $mux $procmux$5849.
    dead port 2/2 on $mux $procmux$5840.
    dead port 1/2 on $mux $procmux$5838.
    dead port 1/2 on $mux $procmux$5835.
    dead port 2/2 on $mux $procmux$5832.
    dead port 2/2 on $mux $procmux$5823.
    dead port 1/2 on $mux $procmux$5821.
    dead port 1/2 on $mux $procmux$5818.
    dead port 2/2 on $mux $procmux$5815.
    dead port 2/2 on $mux $procmux$5806.
    dead port 1/2 on $mux $procmux$5804.
    dead port 1/2 on $mux $procmux$5801.
    dead port 2/2 on $mux $procmux$5798.
    dead port 1/2 on $mux $procmux$5796.
    dead port 2/2 on $mux $procmux$5786.
    dead port 1/2 on $mux $procmux$5784.
    dead port 1/2 on $mux $procmux$5781.
    dead port 2/2 on $mux $procmux$5778.
    dead port 1/2 on $mux $procmux$5776.
    dead port 2/2 on $mux $procmux$5766.
    dead port 1/2 on $mux $procmux$5764.
    dead port 1/2 on $mux $procmux$5761.
    dead port 2/2 on $mux $procmux$5758.
    dead port 1/2 on $mux $procmux$5756.
    dead port 2/2 on $mux $procmux$5746.
    dead port 1/2 on $mux $procmux$5744.
    dead port 1/2 on $mux $procmux$5741.
    dead port 2/2 on $mux $procmux$5738.
    dead port 1/2 on $mux $procmux$5736.
    dead port 2/2 on $mux $procmux$5733.
    dead port 2/2 on $mux $procmux$5723.
    dead port 1/2 on $mux $procmux$7225.
    dead port 2/2 on $mux $procmux$7225.
    dead port 1/2 on $mux $procmux$7219.
    dead port 2/2 on $mux $procmux$7219.
    dead port 1/2 on $mux $procmux$5721.
    dead port 1/2 on $mux $procmux$5718.
    dead port 2/2 on $mux $procmux$5715.
    dead port 1/2 on $mux $procmux$5713.
    dead port 2/2 on $mux $procmux$5710.
    dead port 1/2 on $mux $procmux$5708.
    dead port 2/2 on $mux $procmux$5697.
    dead port 1/2 on $mux $procmux$6109.
    dead port 1/2 on $mux $procmux$5695.
    dead port 1/2 on $mux $procmux$5692.
    dead port 2/2 on $mux $procmux$5689.
    dead port 1/2 on $mux $procmux$5687.
    dead port 2/2 on $mux $procmux$5684.
    dead port 1/2 on $mux $procmux$5682.
    dead port 1/2 on $mux $procmux$5679.
    dead port 2/2 on $mux $procmux$5668.
    dead port 1/2 on $mux $procmux$7195.
    dead port 2/2 on $mux $procmux$7195.
    dead port 1/2 on $mux $procmux$7192.
    dead port 1/2 on $mux $procmux$7186.
    dead port 1/2 on $mux $procmux$5666.
    dead port 1/2 on $mux $procmux$5663.
    dead port 2/2 on $mux $procmux$5660.
    dead port 1/2 on $mux $procmux$5658.
    dead port 2/2 on $mux $procmux$5655.
    dead port 1/2 on $mux $procmux$5653.
    dead port 1/2 on $mux $procmux$5650.
    dead port 1/2 on $mux $procmux$5647.
    dead port 2/2 on $mux $procmux$5636.
    dead port 2/2 on $mux $procmux$6100.
    dead port 1/2 on $mux $procmux$7180.
    dead port 1/2 on $mux $procmux$7174.
    dead port 1/2 on $mux $procmux$7168.
    dead port 2/2 on $mux $procmux$7168.
    dead port 1/2 on $mux $procmux$7165.
    dead port 2/2 on $mux $procmux$7165.
    dead port 1/2 on $mux $procmux$5634.
    dead port 1/2 on $mux $procmux$5631.
    dead port 2/2 on $mux $procmux$5628.
    dead port 1/2 on $mux $procmux$5626.
    dead port 1/2 on $mux $procmux$5623.
    dead port 2/2 on $mux $procmux$5613.
    dead port 1/2 on $mux $procmux$7162.
    dead port 1/2 on $mux $procmux$7159.
    dead port 1/2 on $mux $procmux$7153.
    dead port 1/2 on $mux $procmux$7150.
    dead port 1/2 on $mux $procmux$5611.
    dead port 1/2 on $mux $procmux$5608.
    dead port 2/2 on $mux $procmux$5605.
    dead port 1/2 on $mux $procmux$5603.
    dead port 1/2 on $mux $procmux$5600.
    dead port 1/2 on $mux $procmux$5597.
    dead port 2/2 on $mux $procmux$5587.
    dead port 2/2 on $mux $procmux$5580.
    dead port 2/2 on $mux $procmux$5573.
    dead port 1/2 on $mux $procmux$7138.
    dead port 2/2 on $mux $procmux$7138.
    dead port 1/2 on $mux $procmux$5571.
    dead port 2/2 on $mux $procmux$5563.
    dead port 1/2 on $mux $procmux$5561.
    dead port 2/2 on $mux $procmux$5553.
    dead port 1/2 on $mux $procmux$7132.
    dead port 2/2 on $mux $procmux$7132.
    dead port 2/2 on $mux $procmux$5546.
    dead port 2/2 on $mux $procmux$5539.
    dead port 1/2 on $mux $procmux$5532.
    dead port 2/2 on $mux $procmux$5532.
    dead port 1/2 on $mux $procmux$5530.
    dead port 2/2 on $mux $procmux$5530.
    dead port 1/2 on $mux $procmux$5525.
    dead port 2/2 on $mux $procmux$5525.
    dead port 1/2 on $mux $procmux$5523.
    dead port 2/2 on $mux $procmux$5523.
    dead port 1/2 on $mux $procmux$5518.
    dead port 2/2 on $mux $procmux$5518.
    dead port 1/2 on $mux $procmux$5516.
    dead port 2/2 on $mux $procmux$5516.
    dead port 1/2 on $mux $procmux$5511.
    dead port 2/2 on $mux $procmux$5511.
    dead port 1/2 on $mux $procmux$5509.
    dead port 2/2 on $mux $procmux$5509.
    dead port 1/2 on $mux $procmux$5504.
    dead port 2/2 on $mux $procmux$5504.
    dead port 1/2 on $mux $procmux$5502.
    dead port 2/2 on $mux $procmux$5502.
    dead port 2/2 on $mux $procmux$5497.
    dead port 1/2 on $mux $procmux$7108.
    dead port 2/2 on $mux $procmux$7108.
    dead port 2/2 on $mux $procmux$5490.
    dead port 1/2 on $mux $procmux$7105.
    dead port 2/2 on $mux $procmux$5483.
    dead port 1/2 on $mux $procmux$5481.
    dead port 2/2 on $mux $procmux$5473.
    dead port 1/2 on $mux $procmux$7099.
    dead port 1/2 on $mux $procmux$5471.
    dead port 2/2 on $mux $procmux$5463.
    dead port 1/2 on $mux $procmux$5461.
    dead port 2/2 on $mux $procmux$5453.
    dead port 1/2 on $mux $procmux$5451.
    dead port 2/2 on $mux $procmux$5448.
    dead port 1/2 on $mux $procmux$5446.
    dead port 2/2 on $mux $procmux$5437.
    dead port 1/2 on $mux $procmux$7090.
    dead port 1/2 on $mux $procmux$5435.
    dead port 2/2 on $mux $procmux$5427.
    dead port 1/2 on $mux $procmux$5425.
    dead port 2/2 on $mux $procmux$5417.
    dead port 1/2 on $mux $procmux$5415.
    dead port 2/2 on $mux $procmux$5407.
    dead port 1/2 on $mux $procmux$5405.
    dead port 2/2 on $mux $procmux$5397.
    dead port 1/2 on $mux $procmux$5395.
    dead port 1/2 on $mux $procmux$5387.
    dead port 2/2 on $mux $procmux$5387.
    dead port 1/2 on $mux $procmux$5385.
    dead port 2/2 on $mux $procmux$5385.
    dead port 1/2 on $mux $procmux$5382.
    dead port 2/2 on $mux $procmux$5382.
    dead port 1/2 on $mux $procmux$5377.
    dead port 2/2 on $mux $procmux$5377.
    dead port 2/2 on $mux $procmux$7072.
    dead port 1/2 on $mux $procmux$5375.
    dead port 2/2 on $mux $procmux$5375.
    dead port 1/2 on $mux $procmux$5372.
    dead port 2/2 on $mux $procmux$5372.
    dead port 1/2 on $mux $procmux$5367.
    dead port 2/2 on $mux $procmux$5367.
    dead port 1/2 on $mux $procmux$5365.
    dead port 2/2 on $mux $procmux$5365.
    dead port 1/2 on $mux $procmux$5362.
    dead port 2/2 on $mux $procmux$5362.
    dead port 1/2 on $mux $procmux$5357.
    dead port 2/2 on $mux $procmux$5357.
    dead port 2/2 on $mux $procmux$7066.
    dead port 1/2 on $mux $procmux$5355.
    dead port 2/2 on $mux $procmux$5355.
    dead port 1/2 on $mux $procmux$5352.
    dead port 2/2 on $mux $procmux$5352.
    dead port 1/2 on $mux $procmux$5347.
    dead port 2/2 on $mux $procmux$5347.
    dead port 1/2 on $mux $procmux$5345.
    dead port 2/2 on $mux $procmux$5345.
    dead port 1/2 on $mux $procmux$5342.
    dead port 2/2 on $mux $procmux$5342.
    dead port 1/2 on $mux $procmux$5337.
    dead port 2/2 on $mux $procmux$5337.
    dead port 2/2 on $mux $procmux$7060.
    dead port 1/2 on $mux $procmux$5335.
    dead port 2/2 on $mux $procmux$5335.
    dead port 1/2 on $mux $procmux$5332.
    dead port 2/2 on $mux $procmux$5332.
    dead port 1/2 on $mux $procmux$5330.
    dead port 2/2 on $mux $procmux$5330.
    dead port 1/2 on $mux $procmux$5324.
    dead port 2/2 on $mux $procmux$5324.
    dead port 1/2 on $mux $procmux$5322.
    dead port 2/2 on $mux $procmux$5322.
    dead port 1/2 on $mux $procmux$5319.
    dead port 2/2 on $mux $procmux$5319.
    dead port 1/2 on $mux $procmux$5317.
    dead port 2/2 on $mux $procmux$5317.
    dead port 1/2 on $mux $procmux$5311.
    dead port 2/2 on $mux $procmux$5311.
    dead port 2/2 on $mux $procmux$7054.
    dead port 1/2 on $mux $procmux$5309.
    dead port 2/2 on $mux $procmux$5309.
    dead port 1/2 on $mux $procmux$5306.
    dead port 2/2 on $mux $procmux$5306.
    dead port 1/2 on $mux $procmux$5304.
    dead port 2/2 on $mux $procmux$5304.
    dead port 2/2 on $mux $procmux$5298.
    dead port 2/2 on $mux $procmux$7052.
    dead port 1/2 on $mux $procmux$5296.
    dead port 2/2 on $mux $procmux$5293.
    dead port 2/2 on $mux $procmux$5285.
    dead port 2/2 on $mux $procmux$7048.
    dead port 1/2 on $mux $procmux$5283.
    dead port 2/2 on $mux $procmux$5280.
    dead port 1/2 on $mux $procmux$5272.
    dead port 2/2 on $mux $procmux$5272.
    dead port 2/2 on $mux $procmux$7046.
    dead port 1/2 on $mux $procmux$5270.
    dead port 2/2 on $mux $procmux$5270.
    dead port 1/2 on $mux $procmux$5267.
    dead port 2/2 on $mux $procmux$5267.
    dead port 1/2 on $mux $procmux$5265.
    dead port 2/2 on $mux $procmux$5265.
    dead port 2/2 on $mux $procmux$5259.
    dead port 2/2 on $mux $procmux$7042.
    dead port 1/2 on $mux $procmux$5257.
    dead port 2/2 on $mux $procmux$5254.
    dead port 1/2 on $mux $procmux$5246.
    dead port 2/2 on $mux $procmux$5246.
    dead port 2/2 on $mux $procmux$7040.
    dead port 1/2 on $mux $procmux$5244.
    dead port 2/2 on $mux $procmux$5244.
    dead port 1/2 on $mux $procmux$5241.
    dead port 2/2 on $mux $procmux$5241.
    dead port 1/2 on $mux $procmux$5239.
    dead port 2/2 on $mux $procmux$5239.
    dead port 2/2 on $mux $procmux$5233.
    dead port 2/2 on $mux $procmux$7036.
    dead port 1/2 on $mux $procmux$5231.
    dead port 2/2 on $mux $procmux$5228.
    dead port 1/2 on $mux $procmux$5220.
    dead port 2/2 on $mux $procmux$5220.
    dead port 2/2 on $mux $procmux$7034.
    dead port 1/2 on $mux $procmux$5218.
    dead port 2/2 on $mux $procmux$5218.
    dead port 1/2 on $mux $procmux$5215.
    dead port 2/2 on $mux $procmux$5215.
    dead port 1/2 on $mux $procmux$5213.
    dead port 2/2 on $mux $procmux$5213.
    dead port 1/2 on $mux $procmux$5210.
    dead port 2/2 on $mux $procmux$5210.
    dead port 2/2 on $mux $procmux$5204.
    dead port 1/2 on $mux $procmux$5202.
    dead port 2/2 on $mux $procmux$5199.
    dead port 1/2 on $mux $procmux$5197.
    dead port 2/2 on $mux $procmux$5188.
    dead port 2/2 on $mux $procmux$7027.
    dead port 1/2 on $mux $procmux$5186.
    dead port 2/2 on $mux $procmux$5183.
    dead port 1/2 on $mux $procmux$5181.
    dead port 1/2 on $mux $procmux$5172.
    dead port 2/2 on $mux $procmux$5172.
    dead port 2/2 on $mux $procmux$7025.
    dead port 1/2 on $mux $procmux$5170.
    dead port 2/2 on $mux $procmux$5170.
    dead port 1/2 on $mux $procmux$5167.
    dead port 2/2 on $mux $procmux$5167.
    dead port 1/2 on $mux $procmux$5165.
    dead port 2/2 on $mux $procmux$5165.
    dead port 1/2 on $mux $procmux$5162.
    dead port 2/2 on $mux $procmux$5162.
    dead port 2/2 on $mux $procmux$5156.
    dead port 2/2 on $mux $procmux$7019.
    dead port 1/2 on $mux $procmux$5154.
    dead port 2/2 on $mux $procmux$5151.
    dead port 1/2 on $mux $procmux$5149.
    dead port 1/2 on $mux $procmux$5140.
    dead port 2/2 on $mux $procmux$5140.
    dead port 2/2 on $mux $procmux$7017.
    dead port 1/2 on $mux $procmux$5138.
    dead port 2/2 on $mux $procmux$5138.
    dead port 1/2 on $mux $procmux$5135.
    dead port 2/2 on $mux $procmux$5135.
    dead port 1/2 on $mux $procmux$5133.
    dead port 2/2 on $mux $procmux$5133.
    dead port 1/2 on $mux $procmux$5130.
    dead port 2/2 on $mux $procmux$5130.
    dead port 2/2 on $mux $procmux$5124.
    dead port 2/2 on $mux $procmux$7011.
    dead port 1/2 on $mux $procmux$5122.
    dead port 2/2 on $mux $procmux$5114.
    dead port 2/2 on $mux $procmux$7009.
    dead port 1/2 on $mux $procmux$5112.
    dead port 1/2 on $mux $procmux$5109.
    dead port 2/2 on $mux $procmux$5101.
    dead port 2/2 on $mux $procmux$7003.
    dead port 1/2 on $mux $procmux$5099.
    dead port 1/2 on $mux $procmux$5096.
    dead port 2/2 on $mux $procmux$5088.
    dead port 1/2 on $mux $procmux$7001.
    dead port 1/2 on $mux $procmux$5086.
    dead port 1/2 on $mux $procmux$5083.
    dead port 2/2 on $mux $procmux$5075.
    dead port 1/2 on $mux $procmux$5073.
    dead port 1/2 on $mux $procmux$5070.
    dead port 2/2 on $mux $procmux$5067.
    dead port 2/2 on $mux $procmux$5059.
    dead port 2/2 on $mux $procmux$6994.
    dead port 1/2 on $mux $procmux$5057.
    dead port 1/2 on $mux $procmux$5054.
    dead port 2/2 on $mux $procmux$5051.
    dead port 2/2 on $mux $procmux$5043.
    dead port 1/2 on $mux $procmux$6992.
    dead port 1/2 on $mux $procmux$5041.
    dead port 1/2 on $mux $procmux$5038.
    dead port 2/2 on $mux $procmux$5035.
    dead port 2/2 on $mux $procmux$5027.
    dead port 1/2 on $mux $procmux$5025.
    dead port 1/2 on $mux $procmux$5022.
    dead port 2/2 on $mux $procmux$5019.
    dead port 1/2 on $mux $procmux$5017.
    dead port 2/2 on $mux $procmux$5008.
    dead port 2/2 on $mux $procmux$6985.
    dead port 1/2 on $mux $procmux$5006.
    dead port 1/2 on $mux $procmux$5003.
    dead port 2/2 on $mux $procmux$5000.
    dead port 1/2 on $mux $procmux$4998.
    dead port 2/2 on $mux $procmux$4989.
    dead port 1/2 on $mux $procmux$6983.
    dead port 1/2 on $mux $procmux$4987.
    dead port 1/2 on $mux $procmux$4984.
    dead port 2/2 on $mux $procmux$4981.
    dead port 1/2 on $mux $procmux$4979.
    dead port 2/2 on $mux $procmux$4970.
    dead port 2/2 on $mux $procmux$4964.
    dead port 2/2 on $mux $procmux$6976.
    dead port 2/2 on $mux $procmux$4958.
    dead port 1/2 on $mux $procmux$6974.
    dead port 1/2 on $mux $procmux$4956.
    dead port 2/2 on $mux $procmux$4949.
    dead port 2/2 on $mux $procmux$6971.
    dead port 1/2 on $mux $procmux$4947.
    dead port 2/2 on $mux $procmux$4940.
    dead port 2/2 on $mux $procmux$6967.
    dead port 2/2 on $mux $procmux$4934.
    dead port 1/2 on $mux $procmux$6965.
    dead port 2/2 on $mux $procmux$4928.
    dead port 2/2 on $mux $procmux$6962.
    dead port 2/2 on $mux $procmux$4922.
    dead port 2/2 on $mux $procmux$6958.
    dead port 1/2 on $mux $procmux$4920.
    dead port 2/2 on $mux $procmux$4913.
    dead port 1/2 on $mux $procmux$6956.
    dead port 1/2 on $mux $procmux$4911.
    dead port 2/2 on $mux $procmux$4904.
    dead port 2/2 on $mux $procmux$6953.
    dead port 1/2 on $mux $procmux$4902.
    dead port 2/2 on $mux $procmux$4895.
    dead port 2/2 on $mux $procmux$6949.
    dead port 1/2 on $mux $procmux$4893.
    dead port 2/2 on $mux $procmux$4886.
    dead port 1/2 on $mux $procmux$6947.
    dead port 1/2 on $mux $procmux$4884.
    dead port 2/2 on $mux $procmux$4877.
    dead port 2/2 on $mux $procmux$6944.
    dead port 1/2 on $mux $procmux$4875.
    dead port 2/2 on $mux $procmux$4868.
    dead port 1/2 on $mux $procmux$4866.
    dead port 2/2 on $mux $procmux$4859.
    dead port 2/2 on $mux $procmux$6937.
    dead port 1/2 on $mux $procmux$4857.
    dead port 1/2 on $mux $procmux$4854.
    dead port 2/2 on $mux $procmux$4847.
    dead port 1/2 on $mux $procmux$6935.
    dead port 1/2 on $mux $procmux$4845.
    dead port 1/2 on $mux $procmux$4842.
    dead port 2/2 on $mux $procmux$4835.
    dead port 2/2 on $mux $procmux$6932.
    dead port 1/2 on $mux $procmux$4833.
    dead port 1/2 on $mux $procmux$4830.
    dead port 2/2 on $mux $procmux$4823.
    dead port 2/2 on $mux $procmux$6926.
    dead port 1/2 on $mux $procmux$4821.
    dead port 1/2 on $mux $procmux$4818.
    dead port 2/2 on $mux $procmux$4815.
    dead port 2/2 on $mux $procmux$4808.
    dead port 1/2 on $mux $procmux$6924.
    dead port 1/2 on $mux $procmux$4806.
    dead port 1/2 on $mux $procmux$4803.
    dead port 2/2 on $mux $procmux$4800.
    dead port 2/2 on $mux $procmux$4793.
    dead port 2/2 on $mux $procmux$6921.
    dead port 1/2 on $mux $procmux$4791.
    dead port 1/2 on $mux $procmux$4788.
    dead port 2/2 on $mux $procmux$4785.
    dead port 2/2 on $mux $procmux$4778.
    dead port 2/2 on $mux $procmux$6915.
    dead port 1/2 on $mux $procmux$4776.
    dead port 1/2 on $mux $procmux$4773.
    dead port 2/2 on $mux $procmux$4770.
    dead port 1/2 on $mux $procmux$6913.
    dead port 2/2 on $mux $procmux$6910.
    dead port 1/2 on $mux $procmux$6901.
    dead port 2/2 on $mux $procmux$6892.
    dead port 2/2 on $mux $procmux$6886.
    dead port 2/2 on $mux $procmux$6884.
    dead port 2/2 on $mux $procmux$6877.
    dead port 2/2 on $mux $procmux$6875.
    dead port 2/2 on $mux $procmux$6873.
    dead port 2/2 on $mux $procmux$6868.
    dead port 2/2 on $mux $procmux$6866.
    dead port 2/2 on $mux $procmux$6864.
    dead port 2/2 on $mux $procmux$4756.
    dead port 2/2 on $mux $procmux$6856.
    dead port 2/2 on $mux $procmux$6854.
    dead port 1/2 on $mux $procmux$6852.
    dead port 2/2 on $mux $procmux$6844.
    dead port 2/2 on $mux $procmux$6842.
    dead port 1/2 on $mux $procmux$6840.
    dead port 2/2 on $mux $procmux$4750.
    dead port 2/2 on $mux $procmux$6837.
    dead port 2/2 on $mux $procmux$6832.
    dead port 2/2 on $mux $procmux$6830.
    dead port 1/2 on $mux $procmux$6828.
    dead port 2/2 on $mux $procmux$6825.
    dead port 1/2 on $mux $procmux$6817.
    dead port 1/2 on $mux $procmux$4748.
    dead port 2/2 on $mux $procmux$4741.
    dead port 1/2 on $mux $procmux$6805.
    dead port 1/2 on $mux $procmux$6799.
    dead port 2/2 on $mux $procmux$4735.
    dead port 1/2 on $mux $procmux$4733.
    dead port 2/2 on $mux $procmux$4726.
    dead port 1/2 on $mux $procmux$4724.
    dead port 2/2 on $mux $procmux$4721.
    dead port 2/2 on $mux $procmux$4714.
    dead port 1/2 on $mux $procmux$6098.
    dead port 1/2 on $mux $procmux$4712.
    dead port 2/2 on $mux $procmux$4709.
    dead port 1/2 on $mux $procmux$4707.
    dead port 2/2 on $mux $procmux$4699.
    dead port 1/2 on $mux $procmux$4697.
    dead port 2/2 on $mux $procmux$4694.
    dead port 1/2 on $mux $procmux$4692.
    dead port 1/2 on $mux $procmux$4689.
    dead port 2/2 on $mux $procmux$4681.
    dead port 2/2 on $mux $procmux$6089.
    dead port 1/2 on $mux $procmux$4679.
    dead port 2/2 on $mux $procmux$4676.
    dead port 1/2 on $mux $procmux$4674.
    dead port 1/2 on $mux $procmux$4671.
    dead port 1/2 on $mux $procmux$4668.
    dead port 2/2 on $mux $procmux$4660.
    dead port 1/2 on $mux $procmux$4658.
    dead port 2/2 on $mux $procmux$4655.
    dead port 1/2 on $mux $procmux$4653.
    dead port 1/2 on $mux $procmux$4650.
    dead port 1/2 on $mux $procmux$4647.
    dead port 1/2 on $mux $procmux$4644.
    dead port 2/2 on $mux $procmux$4636.
    dead port 1/2 on $mux $procmux$4634.
    dead port 2/2 on $mux $procmux$4631.
    dead port 1/2 on $mux $procmux$4629.
    dead port 1/2 on $mux $procmux$4626.
    dead port 1/2 on $mux $procmux$4623.
    dead port 1/2 on $mux $procmux$4620.
    dead port 2/2 on $mux $procmux$4612.
    dead port 1/2 on $mux $procmux$4610.
    dead port 2/2 on $mux $procmux$4607.
    dead port 1/2 on $mux $procmux$4605.
    dead port 1/2 on $mux $procmux$4602.
    dead port 1/2 on $mux $procmux$4599.
    dead port 1/2 on $mux $procmux$4596.
    dead port 2/2 on $mux $procmux$4588.
    dead port 1/2 on $mux $procmux$4586.
    dead port 2/2 on $mux $procmux$4583.
    dead port 1/2 on $mux $procmux$4581.
    dead port 1/2 on $mux $procmux$4578.
    dead port 1/2 on $mux $procmux$4575.
    dead port 1/2 on $mux $procmux$4572.
    dead port 1/2 on $mux $procmux$4569.
    dead port 2/2 on $mux $procmux$4561.
    dead port 1/2 on $mux $procmux$6629.
    dead port 2/2 on $mux $procmux$6629.
    dead port 1/2 on $mux $procmux$6626.
    dead port 2/2 on $mux $procmux$6626.
    dead port 2/2 on $mux $procmux$6623.
    dead port 1/2 on $mux $procmux$4559.
    dead port 2/2 on $mux $procmux$4556.
    dead port 1/2 on $mux $procmux$4554.
    dead port 1/2 on $mux $procmux$4551.
    dead port 1/2 on $mux $procmux$4548.
    dead port 1/2 on $mux $procmux$4545.
    dead port 1/2 on $mux $procmux$4542.
    dead port 2/2 on $mux $procmux$4534.
    dead port 1/2 on $mux $procmux$4532.
    dead port 2/2 on $mux $procmux$4529.
    dead port 1/2 on $mux $procmux$4527.
    dead port 1/2 on $mux $procmux$4524.
    dead port 1/2 on $mux $procmux$4521.
    dead port 1/2 on $mux $procmux$4518.
    dead port 1/2 on $mux $procmux$4515.
    dead port 2/2 on $mux $procmux$4507.
    dead port 1/2 on $mux $procmux$4505.
    dead port 2/2 on $mux $procmux$4502.
    dead port 1/2 on $mux $procmux$4500.
    dead port 1/2 on $mux $procmux$4497.
    dead port 1/2 on $mux $procmux$4494.
    dead port 1/2 on $mux $procmux$4491.
    dead port 1/2 on $mux $procmux$4488.
    dead port 1/2 on $mux $procmux$4485.
    dead port 2/2 on $mux $procmux$4477.
    dead port 1/2 on $mux $procmux$6087.
    dead port 1/2 on $mux $procmux$4475.
    dead port 2/2 on $mux $procmux$4472.
    dead port 1/2 on $mux $procmux$4470.
    dead port 1/2 on $mux $procmux$4467.
    dead port 1/2 on $mux $procmux$4464.
    dead port 1/2 on $mux $procmux$4461.
    dead port 1/2 on $mux $procmux$4458.
    dead port 1/2 on $mux $procmux$4455.
    dead port 1/2 on $mux $procmux$4452.
    dead port 2/2 on $mux $procmux$4444.
    dead port 2/2 on $mux $procmux$6084.
    dead port 1/2 on $mux $procmux$4442.
    dead port 1/2 on $mux $procmux$4439.
    dead port 2/2 on $mux $procmux$4432.
    dead port 1/2 on $mux $procmux$6082.
    dead port 1/2 on $mux $procmux$4430.
    dead port 1/2 on $mux $procmux$4427.
    dead port 2/2 on $mux $procmux$4424.
    dead port 2/2 on $mux $procmux$4417.
    dead port 1/2 on $mux $procmux$6079.
    dead port 1/2 on $mux $procmux$4415.
    dead port 1/2 on $mux $procmux$4412.
    dead port 2/2 on $mux $procmux$4409.
    dead port 2/2 on $mux $procmux$4407.
    dead port 2/2 on $mux $procmux$4399.
    dead port 1/2 on $mux $procmux$6076.
    dead port 1/2 on $mux $procmux$4397.
    dead port 1/2 on $mux $procmux$4394.
    dead port 2/2 on $mux $procmux$4391.
    dead port 2/2 on $mux $procmux$4389.
    dead port 2/2 on $mux $procmux$4387.
    dead port 2/2 on $mux $procmux$4378.
    dead port 1/2 on $mux $procmux$4376.
    dead port 1/2 on $mux $procmux$4373.
    dead port 2/2 on $mux $procmux$4370.
    dead port 2/2 on $mux $procmux$4368.
    dead port 1/2 on $mux $procmux$4366.
    dead port 1/2 on $mux $procmux$6400.
    dead port 2/2 on $mux $procmux$6400.
    dead port 1/2 on $mux $procmux$6397.
    dead port 2/2 on $mux $procmux$6397.
    dead port 2/2 on $mux $procmux$6379.
    dead port 2/2 on $mux $procmux$6373.
    dead port 1/2 on $mux $procmux$6371.
    dead port 2/2 on $mux $procmux$6066.
    dead port 1/2 on $mux $procmux$6288.
    dead port 2/2 on $mux $procmux$6288.
    dead port 1/2 on $mux $procmux$6284.
    dead port 2/2 on $mux $procmux$6284.
    dead port 1/2 on $mux $procmux$6280.
    dead port 2/2 on $mux $procmux$6280.
    dead port 1/2 on $mux $procmux$6276.
    dead port 2/2 on $mux $procmux$6276.
    dead port 1/2 on $mux $procmux$6272.
    dead port 2/2 on $mux $procmux$6272.
    dead port 2/2 on $mux $procmux$6257.
    dead port 2/2 on $mux $procmux$6249.
    dead port 2/2 on $mux $procmux$6241.
    dead port 1/2 on $mux $procmux$6239.
    dead port 2/2 on $mux $procmux$6230.
    dead port 1/2 on $mux $procmux$6064.
    dead port 2/2 on $mux $procmux$6061.
    dead port 1/2 on $mux $procmux$6228.
    dead port 2/2 on $mux $procmux$6219.
    dead port 1/2 on $mux $procmux$6217.
    dead port 1/2 on $mux $procmux$6214.
    dead port 2/2 on $mux $procmux$6205.
    dead port 2/2 on $mux $procmux$6052.
    dead port 1/2 on $mux $procmux$6203.
    dead port 1/2 on $mux $procmux$6200.
    dead port 2/2 on $mux $procmux$6191.
    dead port 1/2 on $mux $procmux$6131.
    dead port 1/2 on $mux $procmux$6189.
    dead port 1/2 on $mux $procmux$6186.
    dead port 1/2 on $mux $procmux$6183.
    dead port 2/2 on $mux $procmux$6174.
    dead port 1/2 on $mux $procmux$6172.
    dead port 1/2 on $mux $procmux$6169.
    dead port 1/2 on $mux $procmux$6166.
    dead port 2/2 on $mux $procmux$6157.
    dead port 1/2 on $mux $procmux$6050.
    dead port 1/2 on $mux $procmux$6036.
    dead port 2/2 on $mux $procmux$6047.
    dead port 2/2 on $mux $procmux$6033.
    dead port 2/2 on $mux $procmux$6149.
    dead port 2/2 on $mux $procmux$6038.
    dead port 2/2 on $mux $procmux$6141.
    dead port 2/2 on $mux $procmux$6133.
Removed 654 multiplexer ports.

33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \core_top.
    Consolidated identical input bits for $mux cell $procmux$6316:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$6316_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6316_Y [0]
      New connections: $procmux$6316_Y [7:1] = { $procmux$6316_Y [0] $procmux$6316_Y [0] $procmux$6316_Y [0] $procmux$6316_Y [0] $procmux$6316_Y [0] $procmux$6316_Y [0] $procmux$6316_Y [0] }
  Optimizing cells in module \core_top.
Performed a total of 9 changes.

33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 20 cells.

33.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$7551 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[1]).
Adding EN signal on $procdff$7506 ($adff) from module core_top (D = \quant_inst.quantized_round, Q = \quant_inst.quantized_round_reg).
Adding EN signal on $procdff$7554 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[2]).
Adding EN signal on $procdff$7557 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[3]).
Adding EN signal on $procdff$7560 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[4]).
Adding EN signal on $procdff$7563 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[5]).
Adding EN signal on $procdff$7684 ($adff) from module core_top (D = \pmu_cfg_reg [3], Q = \mem_inst.wmem_1024_ffn_bc1).
Adding EN signal on $procdff$7685 ($adff) from module core_top (D = \pmu_cfg_reg [2], Q = \mem_inst.wmem_1024_ffn_bc2).
Adding EN signal on $procdff$7566 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[6]).
Adding SRST signal on $procdff$7692 ($dff) from module core_top (D = \inst_core_ctrl.self_cmem_raddr [11], Q = \mem_inst.cmem_raddr_delay1 [11], rval = 1'0).
Adding EN signal on $procdff$7569 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[7]).
Adding EN signal on $procdff$7572 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[8]).
Adding EN signal on $procdff$7487 ($adff) from module core_top (D = \buf_inst.hlink_reg, Q = \inst_core_ctrl.mac_opa).
Adding EN signal on $procdff$7575 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[9]).
Adding EN signal on $procdff$7508 ($adff) from module core_top (D = \quant_inst.quantized_shift, Q = \quant_inst.quantized_shift_reg).
Adding EN signal on $procdff$7503 ($adff) from module core_top (D = $flatten\quant_inst.$mul$HW_NOV/core/core_quant.v:43$3942_Y, Q = \quant_inst.quantized_product).
Adding EN signal on $procdff$7578 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[10]).
Adding EN signal on $procdff$7510 ($adff) from module core_top (D = \quant_inst.quantized_overflow, Q = \quant_inst.odata).
Adding EN signal on $procdff$7581 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[11]).
Adding EN signal on $procdff$7584 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[12]).
Adding EN signal on $procdff$7739 ($adff) from module core_top (D = \pmu_cfg, Q = \pmu_cfg_reg).
Adding EN signal on $procdff$7740 ($adff) from module core_top (D = \op_cfg, Q = \op_cfg_reg).
Adding EN signal on $procdff$7587 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[13]).
Adding EN signal on $procdff$7737 ($adff) from module core_top (D = \usr_cfg, Q = \usr_cfg_reg).
Adding EN signal on $procdff$7590 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[14]).
Adding EN signal on $procdff$7593 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[15]).
Adding EN signal on $procdff$7598 ($dff) from module core_top (D = $flatten\rc_inst.\inst_sync_data_fifo.$3$mem2reg_rd$\fifo_buffer$HW_NOV/core/core_rc.v:209$4077_DATA[24:0]$4089, Q = \rc_inst.inst_sync_data_fifo.data_out).
Adding EN signal on $procdff$7599 ($adff) from module core_top (D = $flatten\rc_inst.\inst_sync_data_fifo.$add$HW_NOV/core/core_rc.v:210$4090_Y, Q = \rc_inst.inst_sync_data_fifo.rd_ptr).
Adding EN signal on $procdff$7601 ($adff) from module core_top (D = $procmux$6643_Y, Q = \acc_inst.acc_counter_inst.psum_cnt).
Adding EN signal on $procdff$7603 ($adff) from module core_top (D = \acc_inst.acc_mac_inst.acc_reg, Q = \acc_inst.acc_mac_inst.odata).
Adding EN signal on $procdff$7604 ($adff) from module core_top (D = $procmux$6653_Y, Q = \acc_inst.acc_mac_inst.acc_reg).
Adding EN signal on $procdff$7505 ($adff) from module core_top (D = \quant_inst.quantized_bias, Q = \quant_inst.quantized_bias_reg).
Adding EN signal on $procdff$7672 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [63:48], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[3]).
Adding EN signal on $procdff$7621 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [127:120], Q = \mac_inst.mul_inst.idataA_reg[15]).
Adding EN signal on $procdff$7622 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [127:120], Q = \mac_inst.mul_inst.idataB_reg[15]).
Adding EN signal on $procdff$7623 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [119:112], Q = \mac_inst.mul_inst.idataA_reg[14]).
Adding EN signal on $procdff$7624 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [119:112], Q = \mac_inst.mul_inst.idataB_reg[14]).
Adding EN signal on $procdff$7625 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [111:104], Q = \mac_inst.mul_inst.idataA_reg[13]).
Adding EN signal on $procdff$7626 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [111:104], Q = \mac_inst.mul_inst.idataB_reg[13]).
Adding EN signal on $procdff$7627 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [103:96], Q = \mac_inst.mul_inst.idataA_reg[12]).
Adding EN signal on $procdff$7628 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [103:96], Q = \mac_inst.mul_inst.idataB_reg[12]).
Adding EN signal on $procdff$7629 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [95:88], Q = \mac_inst.mul_inst.idataA_reg[11]).
Adding EN signal on $procdff$7630 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [95:88], Q = \mac_inst.mul_inst.idataB_reg[11]).
Adding EN signal on $procdff$7681 ($adff) from module core_top (D = \control_state, Q = \mem_inst.control_state_reg).
Adding EN signal on $procdff$7631 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [87:80], Q = \mac_inst.mul_inst.idataA_reg[10]).
Adding EN signal on $procdff$7632 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [87:80], Q = \mac_inst.mul_inst.idataB_reg[10]).
Adding EN signal on $procdff$7633 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [79:72], Q = \mac_inst.mul_inst.idataA_reg[9]).
Adding EN signal on $procdff$7634 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [79:72], Q = \mac_inst.mul_inst.idataB_reg[9]).
Adding EN signal on $procdff$7683 ($adff) from module core_top (D = $procmux$6789_Y, Q = \mem_inst.wmem_1024_ffn_deepslp).
Adding EN signal on $procdff$7635 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [71:64], Q = \mac_inst.mul_inst.idataA_reg[8]).
Adding EN signal on $procdff$7636 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [71:64], Q = \mac_inst.mul_inst.idataB_reg[8]).
Adding EN signal on $procdff$7637 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [63:56], Q = \mac_inst.mul_inst.idataA_reg[7]).
Adding EN signal on $procdff$7638 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [63:56], Q = \mac_inst.mul_inst.idataB_reg[7]).
Adding EN signal on $procdff$7639 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [55:48], Q = \mac_inst.mul_inst.idataA_reg[6]).
Adding EN signal on $procdff$7640 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [55:48], Q = \mac_inst.mul_inst.idataB_reg[6]).
Adding EN signal on $procdff$7641 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [47:40], Q = \mac_inst.mul_inst.idataA_reg[5]).
Adding EN signal on $procdff$7642 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [47:40], Q = \mac_inst.mul_inst.idataB_reg[5]).
Adding EN signal on $procdff$7703 ($adff) from module core_top (D = { $flatten\mem_inst.\wmem_inst.$sub$HW_NOV/core/core_mem.v:412$1995_Y \core_mem_addr [11:3] }, Q = \mem_inst.wmem_inst.interface_inst_waddr).
Adding EN signal on $procdff$7704 ($adff) from module core_top (D = $flatten\mem_inst.\wmem_inst.$or$HW_NOV/core/core_mem.v:0$2004_Y, Q = \mem_inst.wmem_inst.interface_inst_wdata).
Adding EN signal on $procdff$7643 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [39:32], Q = \mac_inst.mul_inst.idataA_reg[4]).
Adding EN signal on $procdff$7674 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [31:16], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[1]).
Adding EN signal on $procdff$7644 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [39:32], Q = \mac_inst.mul_inst.idataB_reg[4]).
Adding EN signal on $procdff$7645 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [31:24], Q = \mac_inst.mul_inst.idataA_reg[3]).
Adding EN signal on $procdff$7646 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [31:24], Q = \mac_inst.mul_inst.idataB_reg[3]).
Adding EN signal on $procdff$7647 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [23:16], Q = \mac_inst.mul_inst.idataA_reg[2]).
Adding EN signal on $procdff$7648 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [23:16], Q = \mac_inst.mul_inst.idataB_reg[2]).
Adding EN signal on $procdff$7518 ($adff) from module core_top (D = \rc_scale, Q = \rc_inst.rc_scale_reg).
Adding EN signal on $procdff$7649 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [15:8], Q = \mac_inst.mul_inst.idataA_reg[1]).
Adding EN signal on $procdff$7650 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [15:8], Q = \mac_inst.mul_inst.idataB_reg[1]).
Adding EN signal on $procdff$7651 ($adff) from module core_top (D = \inst_core_ctrl.mac_opa [7:0], Q = \mac_inst.mul_inst.idataA_reg[0]).
Adding EN signal on $procdff$7652 ($adff) from module core_top (D = \inst_core_ctrl.mac_opb [7:0], Q = \mac_inst.mul_inst.idataB_reg[0]).
Adding EN signal on $procdff$7655 ($adff) from module core_top (D = \mac_inst.adt_inst.gen_adt_stage[1].add_odata[2], Q = \mac_inst.adt_inst.gen_adt_stage[2].add_idata[2]).
Adding EN signal on $procdff$7656 ($adff) from module core_top (D = \mac_inst.adt_inst.gen_adt_stage[1].add_odata[3], Q = \mac_inst.adt_inst.gen_adt_stage[2].add_idata[3]).
Adding EN signal on $procdff$7657 ($adff) from module core_top (D = \mac_inst.adt_inst.gen_adt_stage[1].add_odata[0], Q = \mac_inst.adt_inst.gen_adt_stage[2].add_idata[0]).
Adding EN signal on $procdff$7729 ($adff) from module core_top (D = $procmux$7444_Y, Q = \mem_inst.kv_cache_inst.clean_wen).
Adding EN signal on $procdff$7658 ($adff) from module core_top (D = \mac_inst.adt_inst.gen_adt_stage[1].add_odata[1], Q = \mac_inst.adt_inst.gen_adt_stage[2].add_idata[1]).
Adding EN signal on $procdff$7659 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [239:224], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[14]).
Adding EN signal on $procdff$7660 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [255:240], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[15]).
Adding EN signal on $procdff$7661 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [207:192], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[12]).
Adding EN signal on $procdff$7662 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [223:208], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[13]).
Adding EN signal on $procdff$7663 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [175:160], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[10]).
Adding EN signal on $procdff$7519 ($adff) from module core_top (D = $procmux$6343_Y, Q = \rc_inst.rc_scale_reg_available).
Adding EN signal on $procdff$7717 ($adff) from module core_top (D = \core_mem_addr [11:3], Q = \mem_inst.kv_cache_inst.interface_inst_waddr).
Adding EN signal on $procdff$7664 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [191:176], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[11]).
Adding EN signal on $procdff$7718 ($adff) from module core_top (D = $flatten\mem_inst.\kv_cache_inst.$or$HW_NOV/core/core_mem.v:0$3615_Y, Q = \mem_inst.kv_cache_inst.interface_inst_wdata).
Adding EN signal on $procdff$7665 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [143:128], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[8]).
Adding EN signal on $procdff$7666 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [159:144], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[9]).
Adding EN signal on $procdff$7715 ($adff) from module core_top (D = \core_mem_addr [11:3], Q = \mem_inst.kv_cache_inst.interface_inst_raddr).
Adding EN signal on $procdff$7733 ($adff) from module core_top (D = \rc_cfg, Q = \rc_cfg_reg).
Adding EN signal on $procdff$7667 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [111:96], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[6]).
Adding EN signal on $procdff$7732 ($adff) from module core_top (D = \clean_kv_cache_user_id_delay1, Q = \mem_inst.kv_cache_inst.clean_kv_cache_user_id_reg).
Adding EN signal on $procdff$7668 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [127:112], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[7]).
Adding EN signal on $procdff$7669 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [79:64], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[4]).
Adding EN signal on $procdff$7670 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [95:80], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[5]).
Adding EN signal on $procdff$7671 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [47:32], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[2]).
Adding EN signal on $procdff$7687 ($adff) from module core_top (D = \pmu_cfg_reg [3], Q = \mem_inst.wmem_512_attn_bc1).
Adding EN signal on $procdff$7688 ($adff) from module core_top (D = \pmu_cfg_reg [2], Q = \mem_inst.wmem_512_attn_bc2).
Adding EN signal on $procdff$7673 ($adff) from module core_top (D = \mac_inst.mul_inst.odata [15:0], Q = \mac_inst.adt_inst.gen_adt_stage[0].add_idata[0]).
Adding EN signal on $procdff$7686 ($adff) from module core_top (D = $procmux$6773_Y, Q = \mem_inst.wmem_512_attn_deepslp).
Adding EN signal on $procdff$7679 ($adff) from module core_top (D = \hlink_wdata, Q = \buf_inst.hlink_reg).
Adding EN signal on $procdff$7730 ($adff) from module core_top (D = $procmux$7441_Y, Q = \mem_inst.kv_cache_inst.clean_addr).
Adding EN signal on $procdff$7731 ($adff) from module core_top (D = $procmux$7452_Y, Q = \mem_inst.kv_cache_inst.clean_kv_cache_flag).
Adding EN signal on $procdff$7725 ($adff) from module core_top (D = \mem_inst.kv_cache_inst.inst_waddr_w, Q = \mem_inst.kv_cache_inst.inst_waddr).
Adding EN signal on $procdff$7726 ($adff) from module core_top (D = \mem_inst.kv_cache_inst.inst_wdata_w, Q = \mem_inst.kv_cache_inst.inst_wdata).
Adding EN signal on $procdff$7701 ($adff) from module core_top (D = { $flatten\mem_inst.\wmem_inst.$sub$HW_NOV/core/core_mem.v:427$2017_Y \core_mem_addr [11:3] }, Q = \mem_inst.wmem_inst.interface_inst_raddr).
Adding EN signal on $procdff$7738 ($adff) from module core_top (D = \model_cfg, Q = \model_cfg_reg).
Adding EN signal on $procdff$7488 ($adff) from module core_top (D = $procmux$4352_Y, Q = \inst_core_ctrl.max_op_gen_cnt).
Adding EN signal on $procdff$7496 ($adff) from module core_top (D = $flatten\inst_core_ctrl.$2\nxt_k_token_per_core_cnt[5:0], Q = \inst_core_ctrl.k_token_per_core_cnt).
Adding EN signal on $procdff$7497 ($adff) from module core_top (D = $flatten\inst_core_ctrl.$2\nxt_k_core_cnt[3:0], Q = \inst_core_ctrl.k_core_cnt).
Adding EN signal on $procdff$7548 ($dff) from module core_top (D = \rc_inst.fifo_data_in, Q = \rc_inst.inst_sync_data_fifo.fifo_buffer[0]).
Adding EN signal on $procdff$7521 ($adff) from module core_top (D = $procmux$6362_Y, Q = \rc_inst.rc_data_shift).
Adding EN signal on $procdff$7523 ($adff) from module core_top (D = $flatten\rc_inst.$shiftx$HW_NOV/core/core_rc.v:0$3994_Y, Q = \rc_inst.round).
Adding EN signal on $procdff$7491 ($adff) from module core_top (D = { $procmux$4759_Y [12] $procmux$4759_Y [7:0] }, Q = { \inst_core_ctrl.self_cmem_raddr [12] \inst_core_ctrl.self_cmem_raddr [7:0] }).
Adding EN signal on $procdff$7491 ($adff) from module core_top (D = $procmux$4759_Y [11:8], Q = \inst_core_ctrl.self_cmem_raddr [11:8]).
Adding EN signal on $procdff$7492 ($adff) from module core_top (D = $procmux$6304_Y [4:0], Q = \inst_core_ctrl.out_gbus_addr [4:0]).
Adding EN signal on $procdff$7492 ($adff) from module core_top (D = $procmux$6304_Y [11:9], Q = \inst_core_ctrl.out_gbus_addr [11:9]).
Adding EN signal on $procdff$7492 ($adff) from module core_top (D = $procmux$6304_Y [16:12], Q = \inst_core_ctrl.out_gbus_addr [16:12]).
Adding EN signal on $procdff$7492 ($adff) from module core_top (D = $procmux$6304_Y [18:17], Q = \inst_core_ctrl.out_gbus_addr [18:17]).
Adding EN signal on $procdff$7492 ($adff) from module core_top (D = $procmux$6304_Y [7:5], Q = \inst_core_ctrl.out_gbus_addr [7:5]).
Adding EN signal on $procdff$7492 ($adff) from module core_top (D = $procmux$6304_Y [8], Q = \inst_core_ctrl.out_gbus_addr [8]).
Adding EN signal on $procdff$7545 ($adff) from module core_top (D = $flatten\rc_inst.\inst_sync_data_fifo.$add$HW_NOV/core/core_rc.v:216$4101_Y, Q = \rc_inst.inst_sync_data_fifo.wr_ptr).
Adding EN signal on $procdff$7494 ($adff) from module core_top (D = $procmux$6260_Y, Q = \inst_core_ctrl.out_gbus_wdata).
Adding EN signal on $procdff$7495 ($adff) from module core_top (D = $procmux$6299_Y, Q = \inst_core_ctrl.op_gen_cnt).
Adding EN signal on $procdff$7498 ($adff) from module core_top (D = $flatten\align_s2p_inst.$mod$HW_NOV/util/align.v:46$3920_Y [2:0], Q = \align_s2p_inst.regfile_addr).
Adding EN signal on $procdff$7485 ($adff) from module core_top (D = \control_state, Q = \inst_core_ctrl.control_state_reg).
Setting constant 1-bit at position 0 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 1 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 2 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 3 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 4 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 5 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 6 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 7 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 8 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 9 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 10 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 11 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 12 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 13 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 14 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 15 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 16 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 17 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 18 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 19 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 20 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 21 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 22 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 23 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 24 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 25 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 26 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 27 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 28 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 29 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 30 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 31 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 32 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 33 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 34 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 35 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 36 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 37 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 38 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 39 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 40 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 41 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 42 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 43 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 44 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 45 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 46 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 47 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 48 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 49 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 50 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 51 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 52 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 53 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 54 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 55 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 56 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 57 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 58 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 59 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 60 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 61 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 62 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 63 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 64 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 65 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 66 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 67 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 68 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 69 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 70 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 71 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 72 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 73 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 74 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 75 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 76 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 77 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 78 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 79 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 80 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 81 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 82 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 83 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 84 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 85 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 86 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 87 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 88 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 89 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 90 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 91 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 92 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 93 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 94 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 95 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 96 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 97 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 98 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 99 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 100 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 101 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 102 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 103 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 104 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 105 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 106 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 107 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 108 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 109 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 110 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 111 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 112 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 113 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 114 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 115 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 116 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 117 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 118 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 119 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 120 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 121 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 122 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 123 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 124 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 125 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 126 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 127 on $procdff$7709 ($adff) from module core_top.
Setting constant 1-bit at position 0 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 1 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 2 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 3 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 4 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 5 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 6 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 7 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 8 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 9 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 10 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 11 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 12 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 13 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 14 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 15 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 16 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 17 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 18 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 19 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 20 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 21 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 22 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 23 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 24 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 25 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 26 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 27 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 28 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 29 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 30 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 31 on $procdff$7720 ($adff) from module core_top.
Setting constant 1-bit at position 0 on $procdff$7595 ($adff) from module core_top.
Setting constant 1-bit at position 1 on $procdff$7595 ($adff) from module core_top.
Setting constant 1-bit at position 2 on $procdff$7595 ($adff) from module core_top.
Setting constant 1-bit at position 3 on $procdff$7595 ($adff) from module core_top.
Setting constant 1-bit at position 0 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 1 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 2 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 3 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 4 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 5 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 6 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 7 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 8 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 9 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 10 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 11 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 12 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 13 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 14 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 15 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 16 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 17 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 18 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 19 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 20 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 21 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 22 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 23 on $procdff$7594 ($adff) from module core_top.
Setting constant 1-bit at position 24 on $procdff$7594 ($adff) from module core_top.

33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..
Removed 204 unused cells and 3041 unused wires.

33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

33.9. Rerunning OPT passes. (Maybe there is more to do..)

33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \core_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \core_top.
    New ctrl vector for $pmux cell $procmux$6260: { $procmux$4761_CMP $procmux$5614_CTRL $auto$opt_reduce.cc:134:opt_pmux$8063 }
    New ctrl vector for $pmux cell $procmux$6266: { $procmux$5614_CTRL $auto$opt_reduce.cc:134:opt_pmux$8065 }
    New ctrl vector for $pmux cell $procmux$6299: { $flatten\inst_core_ctrl.$eq$HW_NOV/core/core_ctrl.v:115$3682_Y $auto$opt_reduce.cc:134:opt_pmux$8067 }
    New ctrl vector for $pmux cell $procmux$6309: $auto$opt_reduce.cc:134:opt_pmux$8069
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$8066: { $eq$HW_NOV/core/core_top.v:321$2261_Y $flatten\inst_core_ctrl.$eq$HW_NOV/core/core_ctrl.v:200$3706_Y $flatten\inst_core_ctrl.$eq$HW_NOV/core/core_ctrl.v:188$3702_Y $flatten\inst_core_ctrl.$eq$HW_NOV/core/core_ctrl.v:115$3688_Y $flatten\inst_core_ctrl.$eq$HW_NOV/core/core_ctrl.v:115$3686_Y $flatten\inst_core_ctrl.$eq$HW_NOV/core/core_ctrl.v:115$3684_Y $flatten\inst_core_ctrl.$eq$HW_NOV/core/core_ctrl.v:115$3681_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$8068: { $eq$HW_NOV/core/core_top.v:321$2261_Y $flatten\inst_core_ctrl.$eq$HW_NOV/core/core_ctrl.v:200$3706_Y $flatten\inst_core_ctrl.$eq$HW_NOV/core/core_ctrl.v:188$3702_Y $flatten\inst_core_ctrl.$eq$HW_NOV/core/core_ctrl.v:115$3688_Y $flatten\inst_core_ctrl.$eq$HW_NOV/core/core_ctrl.v:115$3686_Y $flatten\inst_core_ctrl.$eq$HW_NOV/core/core_ctrl.v:115$3684_Y $flatten\inst_core_ctrl.$eq$HW_NOV/core/core_ctrl.v:115$3682_Y $flatten\inst_core_ctrl.$eq$HW_NOV/core/core_ctrl.v:115$3681_Y }
  Optimizing cells in module \core_top.
Performed a total of 6 changes.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 43 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$8049 ($adffe) from module core_top (D = \inst_core_ctrl.nxt_op_gen_cnt, Q = \inst_core_ctrl.op_gen_cnt).
Adding EN signal on $auto$ff.cc:266:slice$8042 ($adffe) from module core_top (D = \inst_core_ctrl.nxt_out_gbus_wdata, Q = \inst_core_ctrl.out_gbus_wdata).
Adding EN signal on $auto$ff.cc:266:slice$7911 ($adffe) from module core_top (D = $flatten\inst_core_ctrl.$4\nxt_k_core_cnt[3:0], Q = \inst_core_ctrl.k_core_cnt).
Adding EN signal on $auto$ff.cc:266:slice$7910 ($adffe) from module core_top (D = $flatten\inst_core_ctrl.$4\nxt_k_token_per_core_cnt[5:0], Q = \inst_core_ctrl.k_token_per_core_cnt).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$8060 ($adffe) from module core_top.

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..
Removed 4 unused cells and 50 unused wires.

33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

33.16. Rerunning OPT passes. (Maybe there is more to do..)

33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \core_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \core_top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$8079: { $auto$opt_dff.cc:194:make_patterns_logic$8045 $auto$opt_dff.cc:194:make_patterns_logic$8043 $auto$opt_dff.cc:194:make_patterns_logic$8076 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$8074: { $auto$opt_dff.cc:194:make_patterns_logic$8071 $auto$opt_dff.cc:194:make_patterns_logic$7952 $auto$opt_dff.cc:194:make_patterns_logic$7956 $auto$opt_dff.cc:194:make_patterns_logic$8056 $auto$opt_dff.cc:194:make_patterns_logic$7942 }
  Optimizing cells in module \core_top.
Performed a total of 2 changes.

33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 1 cells.

33.20. Executing OPT_DFF pass (perform DFF optimizations).

33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..
Removed 2 unused cells and 3 unused wires.

33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

33.23. Rerunning OPT passes. (Maybe there is more to do..)

33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \core_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \core_top.
Performed a total of 0 changes.

33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 0 cells.

33.27. Executing OPT_DFF pass (perform DFF optimizations).

33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..

33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

33.30. Finished OPT passes. (There is nothing left to do.)

34. Executing FSM pass (extract and optimize FSM).

34.1. Executing FSM_DETECT pass (finding FSMs in design).

34.2. Executing FSM_EXTRACT pass (extracting FSM from design).

34.3. Executing FSM_OPT pass (simple optimizations of FSMs).

34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..

34.5. Executing FSM_OPT pass (simple optimizations of FSMs).

34.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

34.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

34.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \core_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \core_top.
Performed a total of 0 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 0 cells.

35.6. Executing OPT_DFF pass (perform DFF optimizations).

35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..

35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

35.9. Finished OPT passes. (There is nothing left to do.)

36. Executing MEMORY pass.

36.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

36.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

36.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing core_top.align_s2p_inst.regfile write port 0.

36.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

36.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\align_s2p_inst.regfile'[0] in module `\core_top': no output FF found.
Checking read port `\align_s2p_inst.regfile'[1] in module `\core_top': no output FF found.
Checking read port `\align_s2p_inst.regfile'[2] in module `\core_top': no output FF found.
Checking read port `\align_s2p_inst.regfile'[3] in module `\core_top': no output FF found.
Checking read port address `\align_s2p_inst.regfile'[0] in module `\core_top': no address FF found.
Checking read port address `\align_s2p_inst.regfile'[1] in module `\core_top': no address FF found.
Checking read port address `\align_s2p_inst.regfile'[2] in module `\core_top': no address FF found.
Checking read port address `\align_s2p_inst.regfile'[3] in module `\core_top': no address FF found.

36.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..

36.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory core_top.align_s2p_inst.regfile by address:
  Merging ports 0, 1 (address 3).
  Merging ports 0, 2 (address 2).
  Merging ports 0, 3 (address 0).

36.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

36.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..
Removed 0 unused cells and 3 unused wires.

36.10. Executing MEMORY_COLLECT pass (generating $mem cells).

36.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \align_s2p_inst.regfile in module \core_top:
  created 4 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 0 $mux cells.
  write interface: 4 write mux blocks.

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 0 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \core_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \core_top.
Performed a total of 0 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 0 cells.

37.6. Executing OPT_DFF pass (perform DFF optimizations).

37.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..
Removed 0 unused cells and 22 unused wires.

37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

37.9. Rerunning OPT passes. (Maybe there is more to do..)

37.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \core_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

37.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \core_top.
Performed a total of 0 changes.

37.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 0 cells.

37.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\align_s2p_inst.regfile[3]$8110 ($dff) from module core_top (D = $flatten\align_s2p_inst.$0$memwr$\regfile$HW_NOV/util/align.v:52$3916_DATA[7:0]$3923, Q = \align_s2p_inst.regfile[3]).
Adding EN signal on $memory\align_s2p_inst.regfile[2]$8108 ($dff) from module core_top (D = $flatten\align_s2p_inst.$0$memwr$\regfile$HW_NOV/util/align.v:52$3916_DATA[7:0]$3923, Q = \align_s2p_inst.regfile[2]).
Adding EN signal on $memory\align_s2p_inst.regfile[1]$8106 ($dff) from module core_top (D = $flatten\align_s2p_inst.$0$memwr$\regfile$HW_NOV/util/align.v:52$3916_DATA[7:0]$3923, Q = \align_s2p_inst.regfile[1]).
Adding EN signal on $memory\align_s2p_inst.regfile[0]$8104 ($dff) from module core_top (D = $flatten\align_s2p_inst.$0$memwr$\regfile$HW_NOV/util/align.v:52$3916_DATA[7:0]$3923, Q = \align_s2p_inst.regfile[0]).

37.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..
Removed 4 unused cells and 4 unused wires.

37.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

37.16. Rerunning OPT passes. (Maybe there is more to do..)

37.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \core_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

37.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \core_top.
Performed a total of 0 changes.

37.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 0 cells.

37.20. Executing OPT_DFF pass (perform DFF optimizations).

37.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..

37.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

37.23. Finished OPT passes. (There is nothing left to do.)

38. Executing TECHMAP pass (map to technology primitives).

38.1. Executing Verilog-2005 frontend: /home/yimengz/miniconda3/envs/pyppa/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/yimengz/miniconda3/envs/pyppa/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

38.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$f311afc5076e4ed7a7dd4101ffa54855903ad4d6\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_and.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:b687e99415a20c0819290cefc61651c7dc264c25$paramod$2fa7f65749ebee41e7285ad204d30bb7dd17da6b\_90_shift_shiftx for cells of type $shiftx.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=2:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:5b7a86f055f056b0ef5c3c2a54cd0bcbfbd78a91$paramod$35d43f283fa197ecd06c429c67def546fd6dc204\_90_shift_shiftx for cells of type $shift.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=33:Y_WIDTH=33:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=33:Y_WIDTH=33:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=33:Y_WIDTH=33:394426c56d1a028ba8fdd5469b163e04011def47.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:391ed386a5460bc01550bbd1e64ddee1e6666a82$paramod$35d43f283fa197ecd06c429c67def546fd6dc204\_90_shift_shiftx'.

38.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:391ed386a5460bc01550bbd1e64ddee1e6666a82$paramod$35d43f283fa197ecd06c429c67def546fd6dc204\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$11056.
    dead port 2/2 on $mux $procmux$11050.
    dead port 2/2 on $mux $procmux$11044.
    dead port 2/2 on $mux $procmux$11038.
    dead port 2/2 on $mux $procmux$11032.
    dead port 2/2 on $mux $procmux$11026.
    dead port 2/2 on $mux $procmux$11020.
    dead port 2/2 on $mux $procmux$11014.
Removed 8 multiplexer ports.

38.28. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:391ed386a5460bc01550bbd1e64ddee1e6666a82$paramod$35d43f283fa197ecd06c429c67def546fd6dc204\_90_shift_shiftx.
Removed 0 unused cells and 13 unused wires.
Using template $paramod$constmap:391ed386a5460bc01550bbd1e64ddee1e6666a82$paramod$35d43f283fa197ecd06c429c67def546fd6dc204\_90_shift_shiftx for cells of type $shift.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=7:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=7:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=7:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=11:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=11:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=11:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=35:B_SIGNED=1:B_WIDTH=35:Y_WIDTH=35:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=35:B_SIGNED=1:B_WIDTH=35:Y_WIDTH=35:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=35:B_SIGNED=1:B_WIDTH=35:Y_WIDTH=35:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=1:A_WIDTH=36:B_SIGNED=1:B_WIDTH=36:Y_WIDTH=36:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=1:A_WIDTH=36:B_SIGNED=1:B_WIDTH=36:Y_WIDTH=36:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=1:A_WIDTH=36:B_SIGNED=1:B_WIDTH=36:Y_WIDTH=36:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:1bdc4801ee57e48849a9566c0257a85d25609711$paramod$811812bfcc2957793d9bf22ddcd6547fc7f68c36\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:4ab57a91a1d8df83a65501aaed452692c35de8aa$paramod$2c4fe6ab964368f183336630893a4d87543cb091\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=1:A_WIDTH=36:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=36:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=1:A_WIDTH=36:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=36:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=1:A_WIDTH=36:B_SIGNED=1:B_WIDTH=32:Y_WIDTH=36:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:e4cd6846b17672de58ad7294d07780760fcee900$paramod$47bc880ae5c74395b424148666aa2a38851f309b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:1dcd75bd625e1bd0988c9135dce12f5b6d83af13$paramod$14fdcfaa995a5495364038e654e66377de45ea65\_90_shift_shiftx for cells of type $shiftx.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=49:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=49:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=49:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=49:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=49:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=49:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$gt:A_SIGNED=1:A_WIDTH=49:B_SIGNED=1:B_WIDTH=49:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$gt:A_SIGNED=1:A_WIDTH=49:B_SIGNED=1:B_WIDTH=49:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$gt:A_SIGNED=1:A_WIDTH=49:B_SIGNED=1:B_WIDTH=49:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=1:A_WIDTH=49:B_SIGNED=1:B_WIDTH=49:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=1:A_WIDTH=49:B_SIGNED=1:B_WIDTH=49:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=1:A_WIDTH=49:B_SIGNED=1:B_WIDTH=49:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=49:B_SIGNED=1:B_WIDTH=49:Y_WIDTH=49:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=49:B_SIGNED=1:B_WIDTH=49:Y_WIDTH=49:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=49:B_SIGNED=1:B_WIDTH=49:Y_WIDTH=49:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:c0867da032379e94d7b22f4285a7f7026f3436fa$paramod$c6c55db2c26c1160c3889f6be30889bf545b404d\_90_shift_shiftx for cells of type $shift.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=5:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=8:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=25:B_SIGNED=0:B_WIDTH=25:Y_WIDTH=25:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=25:B_SIGNED=0:B_WIDTH=25:Y_WIDTH=25:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=25:B_SIGNED=0:B_WIDTH=25:Y_WIDTH=25:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=16:B_SIGNED=1:B_WIDTH=16:Y_WIDTH=16:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=16:B_SIGNED=1:B_WIDTH=16:Y_WIDTH=16:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=16:B_SIGNED=1:B_WIDTH=16:Y_WIDTH=16:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=1:A_WIDTH=20:B_SIGNED=1:B_WIDTH=20:Y_WIDTH=20:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=1:A_WIDTH=20:B_SIGNED=1:B_WIDTH=20:Y_WIDTH=20:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=1:A_WIDTH=20:B_SIGNED=1:B_WIDTH=20:Y_WIDTH=20:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=1:A_WIDTH=19:B_SIGNED=1:B_WIDTH=19:Y_WIDTH=19:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=1:A_WIDTH=19:B_SIGNED=1:B_WIDTH=19:Y_WIDTH=19:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=1:A_WIDTH=19:B_SIGNED=1:B_WIDTH=19:Y_WIDTH=19:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=1:A_WIDTH=18:B_SIGNED=1:B_WIDTH=18:Y_WIDTH=18:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=1:A_WIDTH=18:B_SIGNED=1:B_WIDTH=18:Y_WIDTH=18:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=1:A_WIDTH=18:B_SIGNED=1:B_WIDTH=18:Y_WIDTH=18:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=1:A_WIDTH=17:B_SIGNED=1:B_WIDTH=17:Y_WIDTH=17:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=1:A_WIDTH=17:B_SIGNED=1:B_WIDTH=17:Y_WIDTH=17:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=1:A_WIDTH=17:B_SIGNED=1:B_WIDTH=17:Y_WIDTH=17:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=1:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:55c3000801d475f661341939af33c4dac0bd620e$paramod$64803d350155825dd1a9a0c247f9136b1ecb8ce9\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:f65e21ec026f48376229fc089256aceb723cb887$paramod$c6c55db2c26c1160c3889f6be30889bf545b404d\_90_shift_shiftx'.

38.111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f65e21ec026f48376229fc089256aceb723cb887$paramod$c6c55db2c26c1160c3889f6be30889bf545b404d\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$14341.
    dead port 2/2 on $mux $procmux$14335.
Removed 2 multiplexer ports.

38.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f65e21ec026f48376229fc089256aceb723cb887$paramod$c6c55db2c26c1160c3889f6be30889bf545b404d\_90_shift_shiftx.
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:f65e21ec026f48376229fc089256aceb723cb887$paramod$c6c55db2c26c1160c3889f6be30889bf545b404d\_90_shift_shiftx for cells of type $shift.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=6:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=6:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=6:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=3:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=3:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=3:Y_WIDTH=3:394426c56d1a028ba8fdd5469b163e04011def47.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
Creating constmapped module `$paramod$constmap:14d3d7093c5578ce85694badba9bf5b18c4b0847$paramod$c6c55db2c26c1160c3889f6be30889bf545b404d\_90_shift_shiftx'.

38.122. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:14d3d7093c5578ce85694badba9bf5b18c4b0847$paramod$c6c55db2c26c1160c3889f6be30889bf545b404d\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$14341.
    dead port 2/2 on $mux $procmux$14335.
Removed 2 multiplexer ports.

38.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:14d3d7093c5578ce85694badba9bf5b18c4b0847$paramod$c6c55db2c26c1160c3889f6be30889bf545b404d\_90_shift_shiftx.
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:14d3d7093c5578ce85694badba9bf5b18c4b0847$paramod$c6c55db2c26c1160c3889f6be30889bf545b404d\_90_shift_shiftx for cells of type $shift.
Using template $paramod$0c16c00f0f574905a99617e9ad4871dd8ff9dbb0\_90_pmux for cells of type $pmux.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=13:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=13:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=13:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=13:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=13:B_SIGNED=0:B_WIDTH=3:Y_WIDTH=13:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=13:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=13:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=13:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=13:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=13:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=13:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$dd480e974e03b123b06ba0d66c40571430ef3b3c\_90_pmux for cells of type $pmux.
Using template $paramod$3fab3f21e55e95622ebf6caf13e26721edfa8c67\_90_pmux for cells of type $pmux.
Using template $paramod$e3e2a2ae1e4d598b5e0e0be67cc1104653ecf8c1\_90_alu for cells of type $alu.
Using template $paramod$a4cd5864316cd4ed9c6832759038dc317198ba73\_90_alu for cells of type $alu.
Using template $paramod$91f82ead1edc61e0a1452110f15ef747116b421b\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$b0777dc865134c8525a4aa84de8cfa938974cad1\_90_alu for cells of type $alu.
Using template $paramod$24701dc188a2ab8a163d7ec552cc789909ce3b13\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add { \rc_inst.out_data [24] \rc_inst.out_data [24] \rc_inst.out_data [24] \rc_inst.out_data [24] \rc_inst.out_data [24] \rc_inst.out_data [24] \rc_inst.out_data [24] \rc_inst.out_data [24] \rc_inst.out_data [24] \rc_inst.out_data [24] \rc_inst.out_data } * { 25'0000000000000000000000000 \op_cfg_reg [30:21] } (35x35 bits, signed)
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$0f9ec1a5c604af8320b4d806039a9d64938c6a2d\_90_alu for cells of type $alu.
Using template $paramod$fbcf46ed94b87f5a0d4aa07686f54f8c76ced033\_90_alu for cells of type $alu.
Using template $paramod$9d92d9dc151dbab08565f1703e01353e5077d1c4\_90_alu for cells of type $alu.
Using template $paramod$c5b9a035a8d3d1a42a45840811b1f11f19722d80\_90_alu for cells of type $alu.
  add { \mac_inst.mul_inst.idataA_reg[0] [7] \mac_inst.mul_inst.idataA_reg[0] [7] \mac_inst.mul_inst.idataA_reg[0] [7] \mac_inst.mul_inst.idataA_reg[0] [7] \mac_inst.mul_inst.idataA_reg[0] [7] \mac_inst.mul_inst.idataA_reg[0] [7] \mac_inst.mul_inst.idataA_reg[0] [7] \mac_inst.mul_inst.idataA_reg[0] [7] \mac_inst.mul_inst.idataA_reg[0] } * { \mac_inst.mul_inst.idataB_reg[0] [7] \mac_inst.mul_inst.idataB_reg[0] [7] \mac_inst.mul_inst.idataB_reg[0] [7] \mac_inst.mul_inst.idataB_reg[0] [7] \mac_inst.mul_inst.idataB_reg[0] [7] \mac_inst.mul_inst.idataB_reg[0] [7] \mac_inst.mul_inst.idataB_reg[0] [7] \mac_inst.mul_inst.idataB_reg[0] [7] \mac_inst.mul_inst.idataB_reg[0] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[1] [7] \mac_inst.mul_inst.idataA_reg[1] [7] \mac_inst.mul_inst.idataA_reg[1] [7] \mac_inst.mul_inst.idataA_reg[1] [7] \mac_inst.mul_inst.idataA_reg[1] [7] \mac_inst.mul_inst.idataA_reg[1] [7] \mac_inst.mul_inst.idataA_reg[1] [7] \mac_inst.mul_inst.idataA_reg[1] [7] \mac_inst.mul_inst.idataA_reg[1] } * { \mac_inst.mul_inst.idataB_reg[1] [7] \mac_inst.mul_inst.idataB_reg[1] [7] \mac_inst.mul_inst.idataB_reg[1] [7] \mac_inst.mul_inst.idataB_reg[1] [7] \mac_inst.mul_inst.idataB_reg[1] [7] \mac_inst.mul_inst.idataB_reg[1] [7] \mac_inst.mul_inst.idataB_reg[1] [7] \mac_inst.mul_inst.idataB_reg[1] [7] \mac_inst.mul_inst.idataB_reg[1] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[2] [7] \mac_inst.mul_inst.idataA_reg[2] [7] \mac_inst.mul_inst.idataA_reg[2] [7] \mac_inst.mul_inst.idataA_reg[2] [7] \mac_inst.mul_inst.idataA_reg[2] [7] \mac_inst.mul_inst.idataA_reg[2] [7] \mac_inst.mul_inst.idataA_reg[2] [7] \mac_inst.mul_inst.idataA_reg[2] [7] \mac_inst.mul_inst.idataA_reg[2] } * { \mac_inst.mul_inst.idataB_reg[2] [7] \mac_inst.mul_inst.idataB_reg[2] [7] \mac_inst.mul_inst.idataB_reg[2] [7] \mac_inst.mul_inst.idataB_reg[2] [7] \mac_inst.mul_inst.idataB_reg[2] [7] \mac_inst.mul_inst.idataB_reg[2] [7] \mac_inst.mul_inst.idataB_reg[2] [7] \mac_inst.mul_inst.idataB_reg[2] [7] \mac_inst.mul_inst.idataB_reg[2] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[3] [7] \mac_inst.mul_inst.idataA_reg[3] [7] \mac_inst.mul_inst.idataA_reg[3] [7] \mac_inst.mul_inst.idataA_reg[3] [7] \mac_inst.mul_inst.idataA_reg[3] [7] \mac_inst.mul_inst.idataA_reg[3] [7] \mac_inst.mul_inst.idataA_reg[3] [7] \mac_inst.mul_inst.idataA_reg[3] [7] \mac_inst.mul_inst.idataA_reg[3] } * { \mac_inst.mul_inst.idataB_reg[3] [7] \mac_inst.mul_inst.idataB_reg[3] [7] \mac_inst.mul_inst.idataB_reg[3] [7] \mac_inst.mul_inst.idataB_reg[3] [7] \mac_inst.mul_inst.idataB_reg[3] [7] \mac_inst.mul_inst.idataB_reg[3] [7] \mac_inst.mul_inst.idataB_reg[3] [7] \mac_inst.mul_inst.idataB_reg[3] [7] \mac_inst.mul_inst.idataB_reg[3] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[4] [7] \mac_inst.mul_inst.idataA_reg[4] [7] \mac_inst.mul_inst.idataA_reg[4] [7] \mac_inst.mul_inst.idataA_reg[4] [7] \mac_inst.mul_inst.idataA_reg[4] [7] \mac_inst.mul_inst.idataA_reg[4] [7] \mac_inst.mul_inst.idataA_reg[4] [7] \mac_inst.mul_inst.idataA_reg[4] [7] \mac_inst.mul_inst.idataA_reg[4] } * { \mac_inst.mul_inst.idataB_reg[4] [7] \mac_inst.mul_inst.idataB_reg[4] [7] \mac_inst.mul_inst.idataB_reg[4] [7] \mac_inst.mul_inst.idataB_reg[4] [7] \mac_inst.mul_inst.idataB_reg[4] [7] \mac_inst.mul_inst.idataB_reg[4] [7] \mac_inst.mul_inst.idataB_reg[4] [7] \mac_inst.mul_inst.idataB_reg[4] [7] \mac_inst.mul_inst.idataB_reg[4] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[5] [7] \mac_inst.mul_inst.idataA_reg[5] [7] \mac_inst.mul_inst.idataA_reg[5] [7] \mac_inst.mul_inst.idataA_reg[5] [7] \mac_inst.mul_inst.idataA_reg[5] [7] \mac_inst.mul_inst.idataA_reg[5] [7] \mac_inst.mul_inst.idataA_reg[5] [7] \mac_inst.mul_inst.idataA_reg[5] [7] \mac_inst.mul_inst.idataA_reg[5] } * { \mac_inst.mul_inst.idataB_reg[5] [7] \mac_inst.mul_inst.idataB_reg[5] [7] \mac_inst.mul_inst.idataB_reg[5] [7] \mac_inst.mul_inst.idataB_reg[5] [7] \mac_inst.mul_inst.idataB_reg[5] [7] \mac_inst.mul_inst.idataB_reg[5] [7] \mac_inst.mul_inst.idataB_reg[5] [7] \mac_inst.mul_inst.idataB_reg[5] [7] \mac_inst.mul_inst.idataB_reg[5] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[6] [7] \mac_inst.mul_inst.idataA_reg[6] [7] \mac_inst.mul_inst.idataA_reg[6] [7] \mac_inst.mul_inst.idataA_reg[6] [7] \mac_inst.mul_inst.idataA_reg[6] [7] \mac_inst.mul_inst.idataA_reg[6] [7] \mac_inst.mul_inst.idataA_reg[6] [7] \mac_inst.mul_inst.idataA_reg[6] [7] \mac_inst.mul_inst.idataA_reg[6] } * { \mac_inst.mul_inst.idataB_reg[6] [7] \mac_inst.mul_inst.idataB_reg[6] [7] \mac_inst.mul_inst.idataB_reg[6] [7] \mac_inst.mul_inst.idataB_reg[6] [7] \mac_inst.mul_inst.idataB_reg[6] [7] \mac_inst.mul_inst.idataB_reg[6] [7] \mac_inst.mul_inst.idataB_reg[6] [7] \mac_inst.mul_inst.idataB_reg[6] [7] \mac_inst.mul_inst.idataB_reg[6] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[7] [7] \mac_inst.mul_inst.idataA_reg[7] [7] \mac_inst.mul_inst.idataA_reg[7] [7] \mac_inst.mul_inst.idataA_reg[7] [7] \mac_inst.mul_inst.idataA_reg[7] [7] \mac_inst.mul_inst.idataA_reg[7] [7] \mac_inst.mul_inst.idataA_reg[7] [7] \mac_inst.mul_inst.idataA_reg[7] [7] \mac_inst.mul_inst.idataA_reg[7] } * { \mac_inst.mul_inst.idataB_reg[7] [7] \mac_inst.mul_inst.idataB_reg[7] [7] \mac_inst.mul_inst.idataB_reg[7] [7] \mac_inst.mul_inst.idataB_reg[7] [7] \mac_inst.mul_inst.idataB_reg[7] [7] \mac_inst.mul_inst.idataB_reg[7] [7] \mac_inst.mul_inst.idataB_reg[7] [7] \mac_inst.mul_inst.idataB_reg[7] [7] \mac_inst.mul_inst.idataB_reg[7] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[8] [7] \mac_inst.mul_inst.idataA_reg[8] [7] \mac_inst.mul_inst.idataA_reg[8] [7] \mac_inst.mul_inst.idataA_reg[8] [7] \mac_inst.mul_inst.idataA_reg[8] [7] \mac_inst.mul_inst.idataA_reg[8] [7] \mac_inst.mul_inst.idataA_reg[8] [7] \mac_inst.mul_inst.idataA_reg[8] [7] \mac_inst.mul_inst.idataA_reg[8] } * { \mac_inst.mul_inst.idataB_reg[8] [7] \mac_inst.mul_inst.idataB_reg[8] [7] \mac_inst.mul_inst.idataB_reg[8] [7] \mac_inst.mul_inst.idataB_reg[8] [7] \mac_inst.mul_inst.idataB_reg[8] [7] \mac_inst.mul_inst.idataB_reg[8] [7] \mac_inst.mul_inst.idataB_reg[8] [7] \mac_inst.mul_inst.idataB_reg[8] [7] \mac_inst.mul_inst.idataB_reg[8] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[9] [7] \mac_inst.mul_inst.idataA_reg[9] [7] \mac_inst.mul_inst.idataA_reg[9] [7] \mac_inst.mul_inst.idataA_reg[9] [7] \mac_inst.mul_inst.idataA_reg[9] [7] \mac_inst.mul_inst.idataA_reg[9] [7] \mac_inst.mul_inst.idataA_reg[9] [7] \mac_inst.mul_inst.idataA_reg[9] [7] \mac_inst.mul_inst.idataA_reg[9] } * { \mac_inst.mul_inst.idataB_reg[9] [7] \mac_inst.mul_inst.idataB_reg[9] [7] \mac_inst.mul_inst.idataB_reg[9] [7] \mac_inst.mul_inst.idataB_reg[9] [7] \mac_inst.mul_inst.idataB_reg[9] [7] \mac_inst.mul_inst.idataB_reg[9] [7] \mac_inst.mul_inst.idataB_reg[9] [7] \mac_inst.mul_inst.idataB_reg[9] [7] \mac_inst.mul_inst.idataB_reg[9] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[10] [7] \mac_inst.mul_inst.idataA_reg[10] [7] \mac_inst.mul_inst.idataA_reg[10] [7] \mac_inst.mul_inst.idataA_reg[10] [7] \mac_inst.mul_inst.idataA_reg[10] [7] \mac_inst.mul_inst.idataA_reg[10] [7] \mac_inst.mul_inst.idataA_reg[10] [7] \mac_inst.mul_inst.idataA_reg[10] [7] \mac_inst.mul_inst.idataA_reg[10] } * { \mac_inst.mul_inst.idataB_reg[10] [7] \mac_inst.mul_inst.idataB_reg[10] [7] \mac_inst.mul_inst.idataB_reg[10] [7] \mac_inst.mul_inst.idataB_reg[10] [7] \mac_inst.mul_inst.idataB_reg[10] [7] \mac_inst.mul_inst.idataB_reg[10] [7] \mac_inst.mul_inst.idataB_reg[10] [7] \mac_inst.mul_inst.idataB_reg[10] [7] \mac_inst.mul_inst.idataB_reg[10] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[11] [7] \mac_inst.mul_inst.idataA_reg[11] [7] \mac_inst.mul_inst.idataA_reg[11] [7] \mac_inst.mul_inst.idataA_reg[11] [7] \mac_inst.mul_inst.idataA_reg[11] [7] \mac_inst.mul_inst.idataA_reg[11] [7] \mac_inst.mul_inst.idataA_reg[11] [7] \mac_inst.mul_inst.idataA_reg[11] [7] \mac_inst.mul_inst.idataA_reg[11] } * { \mac_inst.mul_inst.idataB_reg[11] [7] \mac_inst.mul_inst.idataB_reg[11] [7] \mac_inst.mul_inst.idataB_reg[11] [7] \mac_inst.mul_inst.idataB_reg[11] [7] \mac_inst.mul_inst.idataB_reg[11] [7] \mac_inst.mul_inst.idataB_reg[11] [7] \mac_inst.mul_inst.idataB_reg[11] [7] \mac_inst.mul_inst.idataB_reg[11] [7] \mac_inst.mul_inst.idataB_reg[11] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[12] [7] \mac_inst.mul_inst.idataA_reg[12] [7] \mac_inst.mul_inst.idataA_reg[12] [7] \mac_inst.mul_inst.idataA_reg[12] [7] \mac_inst.mul_inst.idataA_reg[12] [7] \mac_inst.mul_inst.idataA_reg[12] [7] \mac_inst.mul_inst.idataA_reg[12] [7] \mac_inst.mul_inst.idataA_reg[12] [7] \mac_inst.mul_inst.idataA_reg[12] } * { \mac_inst.mul_inst.idataB_reg[12] [7] \mac_inst.mul_inst.idataB_reg[12] [7] \mac_inst.mul_inst.idataB_reg[12] [7] \mac_inst.mul_inst.idataB_reg[12] [7] \mac_inst.mul_inst.idataB_reg[12] [7] \mac_inst.mul_inst.idataB_reg[12] [7] \mac_inst.mul_inst.idataB_reg[12] [7] \mac_inst.mul_inst.idataB_reg[12] [7] \mac_inst.mul_inst.idataB_reg[12] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[13] [7] \mac_inst.mul_inst.idataA_reg[13] [7] \mac_inst.mul_inst.idataA_reg[13] [7] \mac_inst.mul_inst.idataA_reg[13] [7] \mac_inst.mul_inst.idataA_reg[13] [7] \mac_inst.mul_inst.idataA_reg[13] [7] \mac_inst.mul_inst.idataA_reg[13] [7] \mac_inst.mul_inst.idataA_reg[13] [7] \mac_inst.mul_inst.idataA_reg[13] } * { \mac_inst.mul_inst.idataB_reg[13] [7] \mac_inst.mul_inst.idataB_reg[13] [7] \mac_inst.mul_inst.idataB_reg[13] [7] \mac_inst.mul_inst.idataB_reg[13] [7] \mac_inst.mul_inst.idataB_reg[13] [7] \mac_inst.mul_inst.idataB_reg[13] [7] \mac_inst.mul_inst.idataB_reg[13] [7] \mac_inst.mul_inst.idataB_reg[13] [7] \mac_inst.mul_inst.idataB_reg[13] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[14] [7] \mac_inst.mul_inst.idataA_reg[14] [7] \mac_inst.mul_inst.idataA_reg[14] [7] \mac_inst.mul_inst.idataA_reg[14] [7] \mac_inst.mul_inst.idataA_reg[14] [7] \mac_inst.mul_inst.idataA_reg[14] [7] \mac_inst.mul_inst.idataA_reg[14] [7] \mac_inst.mul_inst.idataA_reg[14] [7] \mac_inst.mul_inst.idataA_reg[14] } * { \mac_inst.mul_inst.idataB_reg[14] [7] \mac_inst.mul_inst.idataB_reg[14] [7] \mac_inst.mul_inst.idataB_reg[14] [7] \mac_inst.mul_inst.idataB_reg[14] [7] \mac_inst.mul_inst.idataB_reg[14] [7] \mac_inst.mul_inst.idataB_reg[14] [7] \mac_inst.mul_inst.idataB_reg[14] [7] \mac_inst.mul_inst.idataB_reg[14] [7] \mac_inst.mul_inst.idataB_reg[14] } (16x16 bits, signed)
  add { \mac_inst.mul_inst.idataA_reg[15] [7] \mac_inst.mul_inst.idataA_reg[15] [7] \mac_inst.mul_inst.idataA_reg[15] [7] \mac_inst.mul_inst.idataA_reg[15] [7] \mac_inst.mul_inst.idataA_reg[15] [7] \mac_inst.mul_inst.idataA_reg[15] [7] \mac_inst.mul_inst.idataA_reg[15] [7] \mac_inst.mul_inst.idataA_reg[15] [7] \mac_inst.mul_inst.idataA_reg[15] } * { \mac_inst.mul_inst.idataB_reg[15] [7] \mac_inst.mul_inst.idataB_reg[15] [7] \mac_inst.mul_inst.idataB_reg[15] [7] \mac_inst.mul_inst.idataB_reg[15] [7] \mac_inst.mul_inst.idataB_reg[15] [7] \mac_inst.mul_inst.idataB_reg[15] [7] \mac_inst.mul_inst.idataB_reg[15] [7] \mac_inst.mul_inst.idataB_reg[15] [7] \mac_inst.mul_inst.idataB_reg[15] } (16x16 bits, signed)
Using template $paramod$4868d58a04723871777326409a611fa912defcd8\_90_alu for cells of type $alu.
Using template $paramod$21b43a343f2bc4ba62df8a2c90631d371d8e7ce8\_90_alu for cells of type $alu.
Using template $paramod$3111a1a8e90c88cc8c163ba5aed0203d96ddc46d\_90_alu for cells of type $alu.
  add $flatten\inst_core_ctrl.$sub$HW_NOV/core/core_ctrl.v:210$3718_Y * \model_cfg_reg [19:17] (32x3 bits, unsigned)
  add { 27'000000000000000000000000000 \usr_cfg_reg [9:5] } * \model_cfg_reg [19:17] (32x3 bits, unsigned)
Using template $paramod$566cea871029072c3d11e5c58f200438af13e9ad\_90_alu for cells of type $alu.
Using template $paramod$fdd20cfde6eff5e426e814d02912ca76c51febc9\_90_alu for cells of type $alu.
Using template $paramod$9a07484bd0ec14d8fab5665f8cc5f6af312cffb7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$d2478328b26f16a89f13da3d50782387363a1229\_90_alu for cells of type $alu.
Using template $paramod$e28b5d61b0e3ea2d3f385e041e560ddd6b915571\_90_alu for cells of type $alu.
  add { \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg [23] \rc_inst.rc_scale_reg } * { \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out [24] \rc_inst.inst_sync_data_fifo.data_out } (49x49 bits, signed)
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$a7817265ef3ab2ee43da53bbd8a90f6450d412d9\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$ae0147484b1ff1c0caf19799670ecd3c54c1601d\_90_alu for cells of type $alu.
Using template $paramod$4baff2a503fa062d619950884f52bfd2e7a761cd\_90_alu for cells of type $alu.
  add $flatten\inst_core_ctrl.$add$HW_NOV/core/core_ctrl.v:338$3884_Y * \model_cfg_reg [19:17] (32x3 bits, unsigned)
Using template $paramod$7af24cf7f572852703f08ef7a936c59efa2c57af\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100011 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100010 for cells of type $fa.
Using template $paramod$46bb7404051772a584cf91a8bfdc4832ffc1d8ba\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000110001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110000 for cells of type $fa.
Using template $paramod$959c9ddbaba0966d253c0f5ab1a5eabdad847a18\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
No more expansions possible.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 7249 cells.

39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \core_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \core_top.
Performed a total of 0 changes.

39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 0 cells.

39.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$15023 ($_DFF_PN0_) from module core_top.

39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..
Removed 4893 unused cells and 12613 unused wires.

39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

39.9. Rerunning OPT passes. (Maybe there is more to do..)

39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \core_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \core_top.
Performed a total of 0 changes.

39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 11 cells.

39.13. Executing OPT_DFF pass (perform DFF optimizations).

39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..
Removed 0 unused cells and 42 unused wires.

39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

39.16. Rerunning OPT passes. (Maybe there is more to do..)

39.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \core_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

39.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \core_top.
Performed a total of 0 changes.

39.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 0 cells.

39.20. Executing OPT_DFF pass (perform DFF optimizations).

39.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..

39.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

39.23. Finished OPT passes. (There is nothing left to do.)

40. Executing Liberty frontend: /home/yimengz/pyPPA/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

41. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfxtp_1 (noninv, pins=3, area=20.02) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfrtn_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_NN0_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfrtp_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfbbn_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_NNN_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfbbp_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \sky130_fd_sc_hd__dfrtn_1 _DFF_NN0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B( R));
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

41.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\core_top':
  mapped 2323 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_1 cells.
  mapped 721 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.

42. Executing TECHMAP pass (map to technology primitives).

42.1. Executing Verilog-2005 frontend: /home/yimengz/miniconda3/envs/pyppa/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/yimengz/miniconda3/envs/pyppa/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

42.2. Continuing TECHMAP pass.
No more expansions possible.

43. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 13 cells.

45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \core_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \core_top.
Performed a total of 0 changes.

47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\core_top'.
Removed a total of 0 cells.

48. Executing OPT_DFF pass (perform DFF optimizations).

49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \core_top..
Removed 20 unused cells and 66 unused wires.

50. Executing OPT_EXPR pass (perform const folding).
Optimizing module core_top.

51. Executing ABC pass (technology mapping using ABC).

51.1. Extracting gate netlist of module `\core_top' to `<abc-temp-dir>/input.blif'..
Extracted 27612 gates and 31019 wires to a netlist network with 3405 inputs and 2907 outputs.

51.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/yimengz/pyPPA/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/yimengz/pyPPA/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =   19.81 MB. Time =     0.11 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 10000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10000 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

51.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or4b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3b_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a222oi_1 cells:       91
ABC RESULTS:   sky130_fd_sc_hd__a221o_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o221a_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3b_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor4b_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4bb_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_1 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o32ai_1 cells:      103
ABC RESULTS:   sky130_fd_sc_hd__a32o_1 cells:       66
ABC RESULTS:   sky130_fd_sc_hd__and4_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o31a_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a211o_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ba_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand4b_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a41oi_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o41ai_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4_1 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:     1314
ABC RESULTS:   sky130_fd_sc_hd__a221oi_1 cells:      150
ABC RESULTS:   sky130_fd_sc_hd__o221ai_1 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:       74
ABC RESULTS:   sky130_fd_sc_hd__o311ai_0 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__xor3_1 cells:       66
ABC RESULTS:   sky130_fd_sc_hd__a211oi_1 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__o211a_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o2111a_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21bo_1 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a21boi_0 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_0 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__xnor3_1 cells:       96
ABC RESULTS:   sky130_fd_sc_hd__o31ai_1 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:      131
ABC RESULTS:   sky130_fd_sc_hd__a22o_1 cells:      355
ABC RESULTS:   sky130_fd_sc_hd__a31o_1 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__a32oi_1 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__a22oi_1 cells:      157
ABC RESULTS:   sky130_fd_sc_hd__a311oi_1 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o311a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_1 cells:      210
ABC RESULTS:   sky130_fd_sc_hd__o21a_1 cells:      132
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso1p_1 cells:       84
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:      295
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:      103
ABC RESULTS:   sky130_fd_sc_hd__o21bai_1 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__or3_1 cells:      100
ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:      446
ABC RESULTS:   sky130_fd_sc_hd__nand2b_1 cells:      235
ABC RESULTS:   sky130_fd_sc_hd__o22a_1 cells:       94
ABC RESULTS:   sky130_fd_sc_hd__mux2i_1 cells:      129
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:      406
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:      340
ABC RESULTS:   sky130_fd_sc_hd__lpflow_isobufsrc_1 cells:      662
ABC RESULTS:   sky130_fd_sc_hd__nor2b_1 cells:       71
ABC RESULTS:   sky130_fd_sc_hd__and3_1 cells:      232
ABC RESULTS:   sky130_fd_sc_hd__maj3_1 cells:      976
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:     1386
ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__o22ai_1 cells:      117
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:     1741
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:     3735
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:     1158
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:     2242
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:     3155
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        1
ABC RESULTS:        internal signals:    24707
ABC RESULTS:           input signals:     3405
ABC RESULTS:          output signals:     2907
Removing temp directory.
Removed 12 unused cells and 10717 unused wires.

52. Executing CHECK pass (checking for obvious problems).
Checking module core_top...
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [31] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [31] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [30] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [30] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [29] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [29] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [28] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [28] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [27] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [27] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [26] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [26] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [25] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [25] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [24] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [24] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [23] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [23] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [22] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [22] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [21] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [21] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [20] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [20] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [19] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [19] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [18] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [18] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [17] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [17] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [16] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [16] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [15] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [15] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [14] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [14] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [13] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [13] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [12] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [12] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [11] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [11] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [10] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [10] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [9] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [9] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [8] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [8] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [7] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [7] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [6] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [6] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [5] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [5] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [4] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [4] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [3] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [3] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [2] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [2] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [1] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [1] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [0] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [0] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [127] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [127] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [126] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [126] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [125] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [125] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [124] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [124] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [123] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [123] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [122] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [122] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [121] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [121] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [120] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [120] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [119] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [119] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [118] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [118] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [117] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [117] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [116] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [116] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [115] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [115] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [114] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [114] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [113] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [113] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [112] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [112] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [111] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [111] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [110] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [110] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [109] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [109] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [108] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [108] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [107] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [107] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [106] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [106] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [105] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [105] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [104] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [104] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [103] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [103] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [102] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [102] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [101] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [101] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [100] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [100] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [99] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [99] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [98] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [98] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [97] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [97] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [96] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [96] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [95] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [95] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [94] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [94] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [93] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [93] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [92] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [92] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [91] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [91] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [90] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [90] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [89] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [89] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [88] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [88] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [87] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [87] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [86] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [86] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [85] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [85] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [84] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [84] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [83] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [83] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [82] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [82] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [81] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [81] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [80] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [80] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [79] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [79] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [78] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [78] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [77] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [77] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [76] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [76] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [75] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [75] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [74] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [74] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [73] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [73] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [72] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [72] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [71] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [71] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [70] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [70] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [69] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [69] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [68] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [68] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [67] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [67] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [66] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [66] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [65] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [65] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [64] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [64] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [63] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [63] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [62] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [62] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [61] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [61] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [60] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [60] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [59] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [59] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [58] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [58] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [57] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [57] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [56] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [56] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [55] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [55] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [54] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [54] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [53] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [53] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [52] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [52] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [51] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [51] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [50] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [50] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [49] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [49] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [48] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [48] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [47] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [47] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [46] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [46] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [45] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [45] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [44] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [44] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [43] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [43] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [42] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [42] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [41] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [41] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [40] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [40] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [39] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [39] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [38] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [38] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [37] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [37] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [36] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [36] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [35] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [35] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [34] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [34] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [33] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [33] is used but has no driver.
Warning: Wire core_top.\mem_inst.wmem_inst.inst_mem_sp.rdata [32] is used but has no driver.
Warning: Wire core_top.\mem_inst.kv_cache_inst.inst_rdata [32] is used but has no driver.
Found and reported 256 problems.

53. Printing statistics.

=== core_top ===

   Number of wires:              21056
   Number of wire bits:          31625
   Number of public wires:         542
   Number of public wire bits:   11111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              24230
     $scopeinfo                     48
     sky130_fd_sc_hd__a2111oi_0      7
     sky130_fd_sc_hd__a211o_1        3
     sky130_fd_sc_hd__a211oi_1      34
     sky130_fd_sc_hd__a21bo_1       11
     sky130_fd_sc_hd__a21boi_0      28
     sky130_fd_sc_hd__a21o_1       210
     sky130_fd_sc_hd__a21oi_1     1158
     sky130_fd_sc_hd__a221o_1        6
     sky130_fd_sc_hd__a221oi_1     150
     sky130_fd_sc_hd__a222oi_1      91
     sky130_fd_sc_hd__a22o_1       355
     sky130_fd_sc_hd__a22oi_1      157
     sky130_fd_sc_hd__a2bb2oi_1      7
     sky130_fd_sc_hd__a311oi_1      12
     sky130_fd_sc_hd__a31o_1        29
     sky130_fd_sc_hd__a31oi_1      103
     sky130_fd_sc_hd__a32o_1        66
     sky130_fd_sc_hd__a32oi_1       49
     sky130_fd_sc_hd__a41oi_1        3
     sky130_fd_sc_hd__and2_0       446
     sky130_fd_sc_hd__and3_1       232
     sky130_fd_sc_hd__and3b_1        2
     sky130_fd_sc_hd__and4_1         4
     sky130_fd_sc_hd__buf_1          1
     sky130_fd_sc_hd__clkinv_1     291
     sky130_fd_sc_hd__dfrtp_1     2323
     sky130_fd_sc_hd__dfxtp_1      715
     sky130_fd_sc_hd__lpflow_inputiso1p_1     84
     sky130_fd_sc_hd__lpflow_isobufsrc_1    662
     sky130_fd_sc_hd__maj3_1       976
     sky130_fd_sc_hd__mux2_1      1314
     sky130_fd_sc_hd__mux2i_1      129
     sky130_fd_sc_hd__mux4_2        74
     sky130_fd_sc_hd__nand2_1     3735
     sky130_fd_sc_hd__nand2b_1     235
     sky130_fd_sc_hd__nand3_1      406
     sky130_fd_sc_hd__nand3b_1       9
     sky130_fd_sc_hd__nand4_1      131
     sky130_fd_sc_hd__nand4b_1       7
     sky130_fd_sc_hd__nand4bb_1      1
     sky130_fd_sc_hd__nor2_1      2240
     sky130_fd_sc_hd__nor2b_1       71
     sky130_fd_sc_hd__nor3_1       340
     sky130_fd_sc_hd__nor3b_1       10
     sky130_fd_sc_hd__nor4_1        53
     sky130_fd_sc_hd__nor4b_1        2
     sky130_fd_sc_hd__o2111a_1       2
     sky130_fd_sc_hd__o2111ai_1      5
     sky130_fd_sc_hd__o211a_1        5
     sky130_fd_sc_hd__o211ai_1      27
     sky130_fd_sc_hd__o21a_1       132
     sky130_fd_sc_hd__o21ai_0     1386
     sky130_fd_sc_hd__o21ba_1        6
     sky130_fd_sc_hd__o21bai_1      47
     sky130_fd_sc_hd__o221a_1        2
     sky130_fd_sc_hd__o221ai_1      44
     sky130_fd_sc_hd__o22a_1        94
     sky130_fd_sc_hd__o22ai_1      117
     sky130_fd_sc_hd__o311a_1        1
     sky130_fd_sc_hd__o311ai_0       5
     sky130_fd_sc_hd__o31a_1         6
     sky130_fd_sc_hd__o31ai_1       49
     sky130_fd_sc_hd__o32a_1         1
     sky130_fd_sc_hd__o32ai_1      103
     sky130_fd_sc_hd__o41a_1         2
     sky130_fd_sc_hd__o41ai_1        4
     sky130_fd_sc_hd__or3_1        100
     sky130_fd_sc_hd__or4_1         11
     sky130_fd_sc_hd__or4b_1         1
     sky130_fd_sc_hd__xnor2_1     3155
     sky130_fd_sc_hd__xnor3_1       96
     sky130_fd_sc_hd__xor2_1      1741
     sky130_fd_sc_hd__xor3_1        66
     sky130_sram_24kbytes_1rw_128x1536_128      2

54. Executing Verilog backend.
Dumping module `\core_top'.

Warnings: 311 unique messages, 573 total
End of script. Logfile hash: 785804e37a, CPU: user 13.34s system 0.14s, MEM: 317.08 MB peak
Yosys 0.38+92 (git sha1 84116c9a3, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1708682838165/work=/usr/local/src/conda/yosys-0.38_93_g84116c9a3 -fdebug-prefix-map=/home/yimengz/miniconda3/envs/pyppa=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 98% 1x abc (1270 sec), 0% 69x opt_expr (5 sec), ...
