// Seed: 562982662
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wand id_6;
  input wire id_5;
  inout tri0 id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = -1;
  supply1 id_10;
  assign id_10 = -1;
  assign id_4  = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd71,
    parameter id_6  = 32'd32,
    parameter id_7  = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9
);
  inout logic [7:0] id_9;
  input wire id_8;
  input wire _id_7;
  inout wire _id_6;
  output tri0 id_5;
  output wire id_4;
  output tri1 id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = (id_8);
  assign id_3 = 1'h0;
  assign id_5 = (-1 & -1'h0 & id_9) ? id_8 : -1;
  always force id_9 = -1'b0;
  parameter id_10 = 1;
  logic id_11;
  logic id_12;
  ;
  always_latch @(posedge ~id_1) id_12[id_6] <= 1;
  xor primCall (id_1, id_11, id_9, id_2, id_10, id_8, id_12);
  assign id_11 = -1;
  wire id_13;
  assign id_5 = (id_2) ? -1 : {-1, 1'd0, 1, 1 >> -1};
  assign id_3 = (1);
  module_0 modCall_1 (
      id_1,
      id_13,
      id_1,
      id_1,
      id_8,
      id_13,
      id_11,
      id_8,
      id_13
  );
  assign modCall_1.id_4 = 0;
  wire [id_10 : -1 'b0] id_14;
  logic id_15 = -1'b0 | id_9;
endmodule
