[INF:CM0023] Creating log file ../../build/tests/TernaryAssoc/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/TernaryAssoc/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/TernaryAssoc/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/tests/TernaryAssoc/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:7:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.first_condition), line:2:14, endln:2:29, parent:work@top
    |vpiName:first_condition
    |vpiFullName:work@top.first_condition
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.first_condition_false), line:2:31, endln:2:52, parent:work@top
    |vpiName:first_condition_false
    |vpiFullName:work@top.first_condition_false
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.first_condition_true), line:3:14, endln:3:34, parent:work@top
    |vpiName:first_condition_true
    |vpiFullName:work@top.first_condition_true
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.second_condition_true), line:3:35, endln:3:56, parent:work@top
    |vpiName:second_condition_true
    |vpiFullName:work@top.second_condition_true
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.second_condition_false), line:3:58, endln:3:80, parent:work@top
    |vpiName:second_condition_false
    |vpiFullName:work@top.second_condition_false
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.result), line:3:82, endln:3:88, parent:work@top
    |vpiName:result
    |vpiFullName:work@top.result
    |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:4:8, endln:6:63, parent:work@top
    |vpiRhs:
    \_operation: , line:4:17, endln:6:63
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@top.first_condition), line:4:17, endln:4:32
        |vpiName:first_condition
        |vpiFullName:work@top.first_condition
        |vpiActual:
        \_logic_var: (work@top.first_condition), line:2:14, endln:2:29, parent:work@top
          |vpiTypespec:
          \_logic_typespec: , line:2:1, endln:2:6
          |vpiName:first_condition
          |vpiFullName:work@top.first_condition
          |vpiVisibility:1
      |vpiOperand:
      \_ref_obj: (work@top.first_condition_true), line:4:41, endln:4:61
        |vpiName:first_condition_true
        |vpiFullName:work@top.first_condition_true
        |vpiActual:
        \_logic_var: (work@top.first_condition_true), line:3:14, endln:3:34, parent:work@top
          |vpiTypespec:
          \_logic_typespec: , line:3:1, endln:3:6
            |vpiRange:
            \_range: , line:3:8, endln:3:12
              |vpiLeftRange:
              \_constant: , line:3:8, endln:3:10
                |vpiDecompile:31
                |vpiSize:64
                |UINT:31
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:3:11, endln:3:12
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiName:first_condition_true
          |vpiFullName:work@top.first_condition_true
          |vpiVisibility:1
          |vpiRange:
          \_range: , line:3:8, endln:3:12
            |vpiLeftRange:
            \_constant: , line:3:8, endln:3:10
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:3:11, endln:3:12
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
      |vpiOperand:
      \_operation: , line:5:17, endln:6:63
        |vpiOpType:32
        |vpiOperand:
        \_ref_obj: (work@top.first_condition_false), line:5:17, endln:5:38
          |vpiName:first_condition_false
          |vpiFullName:work@top.first_condition_false
          |vpiActual:
          \_logic_var: (work@top.first_condition_false), line:2:31, endln:2:52, parent:work@top
            |vpiTypespec:
            \_logic_typespec: , line:2:1, endln:2:6
            |vpiName:first_condition_false
            |vpiFullName:work@top.first_condition_false
            |vpiVisibility:1
        |vpiOperand:
        \_ref_obj: (work@top.second_condition_true), line:5:41, endln:5:62
          |vpiName:second_condition_true
          |vpiFullName:work@top.second_condition_true
          |vpiActual:
          \_logic_var: (work@top.second_condition_true), line:3:35, endln:3:56, parent:work@top
            |vpiTypespec:
            \_logic_typespec: , line:3:1, endln:3:6
            |vpiName:second_condition_true
            |vpiFullName:work@top.second_condition_true
            |vpiVisibility:1
            |vpiRange:
            \_range: , line:3:8, endln:3:12
              |vpiLeftRange:
              \_constant: , line:3:8, endln:3:10
                |vpiDecompile:31
                |vpiSize:64
                |UINT:31
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:3:11, endln:3:12
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (work@top.second_condition_false), line:6:41, endln:6:63
          |vpiName:second_condition_false
          |vpiFullName:work@top.second_condition_false
          |vpiActual:
          \_logic_var: (work@top.second_condition_false), line:3:58, endln:3:80, parent:work@top
            |vpiTypespec:
            \_logic_typespec: , line:3:1, endln:3:6
            |vpiName:second_condition_false
            |vpiFullName:work@top.second_condition_false
            |vpiVisibility:1
            |vpiRange:
            \_range: , line:3:8, endln:3:12
              |vpiLeftRange:
              \_constant: , line:3:8, endln:3:10
                |vpiDecompile:31
                |vpiSize:64
                |UINT:31
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:3:11, endln:3:12
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.result), line:4:8, endln:4:14
      |vpiName:result
      |vpiFullName:work@top.result
      |vpiActual:
      \_logic_var: (work@top.result), line:3:82, endln:3:88, parent:work@top
        |vpiTypespec:
        \_logic_typespec: , line:3:1, endln:3:6
        |vpiName:result
        |vpiFullName:work@top.result
        |vpiVisibility:1
        |vpiRange:
        \_range: , line:3:8, endln:3:12
          |vpiLeftRange:
          \_constant: , line:3:8, endln:3:10
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:11, endln:3:12
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:7:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.first_condition), line:2:14, endln:2:29, parent:work@top
  |vpiVariables:
  \_logic_var: (work@top.first_condition_false), line:2:31, endln:2:52, parent:work@top
  |vpiVariables:
  \_logic_var: (work@top.first_condition_true), line:3:14, endln:3:34, parent:work@top
  |vpiVariables:
  \_logic_var: (work@top.second_condition_true), line:3:35, endln:3:56, parent:work@top
  |vpiVariables:
  \_logic_var: (work@top.second_condition_false), line:3:58, endln:3:80, parent:work@top
  |vpiVariables:
  \_logic_var: (work@top.result), line:3:82, endln:3:88, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:4:8, endln:6:63, parent:work@top
    |vpiRhs:
    \_operation: , line:4:17, endln:6:63
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@top.first_condition), line:4:17, endln:4:32
        |vpiName:first_condition
        |vpiFullName:work@top.first_condition
        |vpiActual:
        \_logic_var: (work@top.first_condition), line:2:14, endln:2:29, parent:work@top
      |vpiOperand:
      \_ref_obj: (work@top.first_condition_true), line:4:41, endln:4:61
        |vpiName:first_condition_true
        |vpiFullName:work@top.first_condition_true
        |vpiActual:
        \_logic_var: (work@top.first_condition_true), line:3:14, endln:3:34, parent:work@top
      |vpiOperand:
      \_operation: , line:5:17, endln:6:63
        |vpiOpType:32
        |vpiOperand:
        \_ref_obj: (work@top.first_condition_false), line:5:17, endln:5:38
          |vpiName:first_condition_false
          |vpiFullName:work@top.first_condition_false
          |vpiActual:
          \_logic_var: (work@top.first_condition_false), line:2:31, endln:2:52, parent:work@top
        |vpiOperand:
        \_ref_obj: (work@top.second_condition_true), line:5:41, endln:5:62
          |vpiName:second_condition_true
          |vpiFullName:work@top.second_condition_true
          |vpiActual:
          \_logic_var: (work@top.second_condition_true), line:3:35, endln:3:56, parent:work@top
        |vpiOperand:
        \_ref_obj: (work@top.second_condition_false), line:6:41, endln:6:63
          |vpiName:second_condition_false
          |vpiFullName:work@top.second_condition_false
          |vpiActual:
          \_logic_var: (work@top.second_condition_false), line:3:58, endln:3:80, parent:work@top
    |vpiLhs:
    \_ref_obj: (work@top.result), line:4:8, endln:4:14
      |vpiName:result
      |vpiFullName:work@top.result
      |vpiActual:
      \_logic_var: (work@top.result), line:3:82, endln:3:88, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TernaryAssoc/dut.sv | ${SURELOG_DIR}/build/tests/TernaryAssoc/roundtrip/dut_000.sv | 2 | 7 | 

