$comment
	File created using the following command:
		vcd file sincos.msim.vcd -direction
$end
$date
	Tue Feb 18 20:08:08 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module sincos_vhd_vec_tst $end
$var wire 1 ! HEX0 [6] $end
$var wire 1 " HEX0 [5] $end
$var wire 1 # HEX0 [4] $end
$var wire 1 $ HEX0 [3] $end
$var wire 1 % HEX0 [2] $end
$var wire 1 & HEX0 [1] $end
$var wire 1 ' HEX0 [0] $end
$var wire 1 ( HEX1 [6] $end
$var wire 1 ) HEX1 [5] $end
$var wire 1 * HEX1 [4] $end
$var wire 1 + HEX1 [3] $end
$var wire 1 , HEX1 [2] $end
$var wire 1 - HEX1 [1] $end
$var wire 1 . HEX1 [0] $end
$var wire 1 / HEX2 [6] $end
$var wire 1 0 HEX2 [5] $end
$var wire 1 1 HEX2 [4] $end
$var wire 1 2 HEX2 [3] $end
$var wire 1 3 HEX2 [2] $end
$var wire 1 4 HEX2 [1] $end
$var wire 1 5 HEX2 [0] $end
$var wire 1 6 HEX3 [6] $end
$var wire 1 7 HEX3 [5] $end
$var wire 1 8 HEX3 [4] $end
$var wire 1 9 HEX3 [3] $end
$var wire 1 : HEX3 [2] $end
$var wire 1 ; HEX3 [1] $end
$var wire 1 < HEX3 [0] $end
$var wire 1 = KEY [0] $end
$var wire 1 > MAX10_CLK1_50 $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var wire 1 B devoe $end
$var wire 1 C devclrn $end
$var wire 1 D devpor $end
$var wire 1 E ww_devoe $end
$var wire 1 F ww_devclrn $end
$var wire 1 G ww_devpor $end
$var wire 1 H ww_HEX0 [6] $end
$var wire 1 I ww_HEX0 [5] $end
$var wire 1 J ww_HEX0 [4] $end
$var wire 1 K ww_HEX0 [3] $end
$var wire 1 L ww_HEX0 [2] $end
$var wire 1 M ww_HEX0 [1] $end
$var wire 1 N ww_HEX0 [0] $end
$var wire 1 O ww_MAX10_CLK1_50 $end
$var wire 1 P ww_KEY [0] $end
$var wire 1 Q ww_HEX1 [6] $end
$var wire 1 R ww_HEX1 [5] $end
$var wire 1 S ww_HEX1 [4] $end
$var wire 1 T ww_HEX1 [3] $end
$var wire 1 U ww_HEX1 [2] $end
$var wire 1 V ww_HEX1 [1] $end
$var wire 1 W ww_HEX1 [0] $end
$var wire 1 X ww_HEX2 [6] $end
$var wire 1 Y ww_HEX2 [5] $end
$var wire 1 Z ww_HEX2 [4] $end
$var wire 1 [ ww_HEX2 [3] $end
$var wire 1 \ ww_HEX2 [2] $end
$var wire 1 ] ww_HEX2 [1] $end
$var wire 1 ^ ww_HEX2 [0] $end
$var wire 1 _ ww_HEX3 [6] $end
$var wire 1 ` ww_HEX3 [5] $end
$var wire 1 a ww_HEX3 [4] $end
$var wire 1 b ww_HEX3 [3] $end
$var wire 1 c ww_HEX3 [2] $end
$var wire 1 d ww_HEX3 [1] $end
$var wire 1 e ww_HEX3 [0] $end
$var wire 1 f \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 g \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 h \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 i \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 j \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 k \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 l \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 m \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 n \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 o \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 p \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 q \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 r \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 s \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 t \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 u \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 v \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 w \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 x \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 y \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 z \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 { \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 | \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 } \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 ~ \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 !! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 "! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 #! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 $! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 %! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 &! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 '! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 (! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 )! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 *! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 +! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 ,! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 -! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 .! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 /! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 0! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 1! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 2! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 3! \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 4! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 5! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 6! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 7! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 8! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 9! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 :! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 ;! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 <! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 =! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 >! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 ?! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 @! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 A! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 B! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 C! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 D! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 E! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 F! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 G! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 H! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 I! \inst6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 J! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 K! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 L! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 M! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 N! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 O! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 P! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 Q! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 R! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 S! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 T! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 U! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 V! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 W! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 X! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 Y! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 Z! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 [! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 \! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 ]! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 ^! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 _! \inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 `! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 a! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 b! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 c! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 d! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 e! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 f! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 g! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 h! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 i! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 j! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 k! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 l! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 m! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 n! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 o! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 p! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 q! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 r! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 s! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 t! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 u! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 v! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 w! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 x! \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 y! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 z! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 {! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 |! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 }! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 ~! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 !" \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 "" \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 #" \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 $" \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 %" \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]~clkctrl_INCLK_bus\ [3] $end
$var wire 1 &" \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]~clkctrl_INCLK_bus\ [2] $end
$var wire 1 '" \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]~clkctrl_INCLK_bus\ [1] $end
$var wire 1 (" \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]~clkctrl_INCLK_bus\ [0] $end
$var wire 1 )" \MAX10_CLK1_50~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 *" \MAX10_CLK1_50~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 +" \MAX10_CLK1_50~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 ," \MAX10_CLK1_50~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 -" \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 ." \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 /" \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 0" \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 1" \HEX0[6]~output_o\ $end
$var wire 1 2" \HEX0[5]~output_o\ $end
$var wire 1 3" \HEX0[4]~output_o\ $end
$var wire 1 4" \HEX0[3]~output_o\ $end
$var wire 1 5" \HEX0[2]~output_o\ $end
$var wire 1 6" \HEX0[1]~output_o\ $end
$var wire 1 7" \HEX0[0]~output_o\ $end
$var wire 1 8" \HEX1[6]~output_o\ $end
$var wire 1 9" \HEX1[5]~output_o\ $end
$var wire 1 :" \HEX1[4]~output_o\ $end
$var wire 1 ;" \HEX1[3]~output_o\ $end
$var wire 1 <" \HEX1[2]~output_o\ $end
$var wire 1 =" \HEX1[1]~output_o\ $end
$var wire 1 >" \HEX1[0]~output_o\ $end
$var wire 1 ?" \HEX2[6]~output_o\ $end
$var wire 1 @" \HEX2[5]~output_o\ $end
$var wire 1 A" \HEX2[4]~output_o\ $end
$var wire 1 B" \HEX2[3]~output_o\ $end
$var wire 1 C" \HEX2[2]~output_o\ $end
$var wire 1 D" \HEX2[1]~output_o\ $end
$var wire 1 E" \HEX2[0]~output_o\ $end
$var wire 1 F" \HEX3[6]~output_o\ $end
$var wire 1 G" \HEX3[5]~output_o\ $end
$var wire 1 H" \HEX3[4]~output_o\ $end
$var wire 1 I" \HEX3[3]~output_o\ $end
$var wire 1 J" \HEX3[2]~output_o\ $end
$var wire 1 K" \HEX3[1]~output_o\ $end
$var wire 1 L" \HEX3[0]~output_o\ $end
$var wire 1 M" \MAX10_CLK1_50~input_o\ $end
$var wire 1 N" \MAX10_CLK1_50~inputclkctrl_outclk\ $end
$var wire 1 O" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout\ $end
$var wire 1 P" \KEY[0]~input_o\ $end
$var wire 1 Q" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 R" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout\ $end
$var wire 1 S" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\ $end
$var wire 1 T" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout\ $end
$var wire 1 U" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\ $end
$var wire 1 V" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout\ $end
$var wire 1 W" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT\ $end
$var wire 1 X" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout\ $end
$var wire 1 Y" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT\ $end
$var wire 1 Z" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout\ $end
$var wire 1 [" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT\ $end
$var wire 1 \" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout\ $end
$var wire 1 ]" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT\ $end
$var wire 1 ^" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout\ $end
$var wire 1 _" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT\ $end
$var wire 1 `" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout\ $end
$var wire 1 a" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT\ $end
$var wire 1 b" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout\ $end
$var wire 1 c" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT\ $end
$var wire 1 d" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout\ $end
$var wire 1 e" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT\ $end
$var wire 1 f" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout\ $end
$var wire 1 g" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT\ $end
$var wire 1 h" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita12~combout\ $end
$var wire 1 i" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT\ $end
$var wire 1 j" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita13~combout\ $end
$var wire 1 k" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT\ $end
$var wire 1 l" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita14~combout\ $end
$var wire 1 m" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita14~COUT\ $end
$var wire 1 n" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita15~combout\ $end
$var wire 1 o" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita15~COUT\ $end
$var wire 1 p" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita16~combout\ $end
$var wire 1 q" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita16~COUT\ $end
$var wire 1 r" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita17~combout\ $end
$var wire 1 s" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita17~COUT\ $end
$var wire 1 t" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita18~combout\ $end
$var wire 1 u" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita18~COUT\ $end
$var wire 1 v" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita19~combout\ $end
$var wire 1 w" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita19~COUT\ $end
$var wire 1 x" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita20~combout\ $end
$var wire 1 y" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita20~COUT\ $end
$var wire 1 z" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita21~combout\ $end
$var wire 1 {" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita21~COUT\ $end
$var wire 1 |" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita22~combout\ $end
$var wire 1 }" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita22~COUT\ $end
$var wire 1 ~" \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita23~combout\ $end
$var wire 1 !# \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita23~COUT\ $end
$var wire 1 "# \inst11|LPM_COUNTER_component|auto_generated|counter_comb_bita24~combout\ $end
$var wire 1 ## \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]~clkctrl_outclk\ $end
$var wire 1 $# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout\ $end
$var wire 1 %# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\ $end
$var wire 1 &# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout\ $end
$var wire 1 '# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\ $end
$var wire 1 (# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout\ $end
$var wire 1 )# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\ $end
$var wire 1 *# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout\ $end
$var wire 1 +# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT\ $end
$var wire 1 ,# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout\ $end
$var wire 1 -# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT\ $end
$var wire 1 .# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout\ $end
$var wire 1 /# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT\ $end
$var wire 1 0# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout\ $end
$var wire 1 1# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT\ $end
$var wire 1 2# \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout\ $end
$var wire 1 3# \inst13~0_combout\ $end
$var wire 1 4# \inst13~1_combout\ $end
$var wire 1 5# \inst13~combout\ $end
$var wire 1 6# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[22]~2_combout\ $end
$var wire 1 7# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout\ $end
$var wire 1 8# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout\ $end
$var wire 1 9# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~1_combout\ $end
$var wire 1 :# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~2_combout\ $end
$var wire 1 ;# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~3_combout\ $end
$var wire 1 <# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~3_combout\ $end
$var wire 1 =# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~2_combout\ $end
$var wire 1 ># \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~4_combout\ $end
$var wire 1 ?# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~4_combout\ $end
$var wire 1 @# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout\ $end
$var wire 1 A# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~1_combout\ $end
$var wire 1 B# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~5_combout\ $end
$var wire 1 C# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout\ $end
$var wire 1 D# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~6_combout\ $end
$var wire 1 E# \inst10|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[38]~7_combout\ $end
$var wire 1 F# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout\ $end
$var wire 1 G# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout\ $end
$var wire 1 H# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[22]~2_combout\ $end
$var wire 1 I# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~1_combout\ $end
$var wire 1 J# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~2_combout\ $end
$var wire 1 K# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~3_combout\ $end
$var wire 1 L# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~3_combout\ $end
$var wire 1 M# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~2_combout\ $end
$var wire 1 N# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~4_combout\ $end
$var wire 1 O# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~4_combout\ $end
$var wire 1 P# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout\ $end
$var wire 1 Q# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~1_combout\ $end
$var wire 1 R# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~5_combout\ $end
$var wire 1 S# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout\ $end
$var wire 1 T# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~6_combout\ $end
$var wire 1 U# \inst8|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[38]~7_combout\ $end
$var wire 1 V# \inst4|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 W# \inst4|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 X# \inst4|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 Y# \inst4|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 Z# \inst4|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 [# \inst4|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 \# \inst4|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 ]# \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [7] $end
$var wire 1 ^# \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [6] $end
$var wire 1 _# \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [5] $end
$var wire 1 `# \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [4] $end
$var wire 1 a# \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [3] $end
$var wire 1 b# \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [2] $end
$var wire 1 c# \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [1] $end
$var wire 1 d# \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 e# \inst6|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 f# \inst6|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 g# \inst6|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 h# \inst6|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 i# \inst6|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 j# \inst6|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 k# \inst6|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 l# \inst3|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 m# \inst3|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 n# \inst3|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 o# \inst3|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 p# \inst3|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 q# \inst3|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 r# \inst3|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 s# \inst5|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 t# \inst5|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 u# \inst5|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 v# \inst5|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 w# \inst5|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 x# \inst5|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 y# \inst5|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 z# \inst1|altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 {# \inst1|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 |# \inst1|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 }# \inst1|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 ~# \inst1|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 !$ \inst1|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 "$ \inst1|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 #$ \inst1|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 $$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [24] $end
$var wire 1 %$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [23] $end
$var wire 1 &$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [22] $end
$var wire 1 '$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [21] $end
$var wire 1 ($ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [20] $end
$var wire 1 )$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [19] $end
$var wire 1 *$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [18] $end
$var wire 1 +$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [17] $end
$var wire 1 ,$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [16] $end
$var wire 1 -$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [15] $end
$var wire 1 .$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [14] $end
$var wire 1 /$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [13] $end
$var wire 1 0$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [12] $end
$var wire 1 1$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [11] $end
$var wire 1 2$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [10] $end
$var wire 1 3$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [9] $end
$var wire 1 4$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [8] $end
$var wire 1 5$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [7] $end
$var wire 1 6$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [6] $end
$var wire 1 7$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [5] $end
$var wire 1 8$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [4] $end
$var wire 1 9$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [3] $end
$var wire 1 :$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [2] $end
$var wire 1 ;$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [1] $end
$var wire 1 <$ \inst11|LPM_COUNTER_component|auto_generated|counter_reg_bit\ [0] $end
$var wire 1 =$ \ALT_INV_inst13~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0>
0?
1@
xA
1B
1C
1D
1E
1F
1G
0O
0-"
z."
z/"
z0"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
1O"
xP"
0Q"
0R"
1S"
0T"
0U"
0V"
1W"
0X"
0Y"
0Z"
1["
0\"
0]"
0^"
1_"
0`"
0a"
0b"
1c"
0d"
0e"
0f"
1g"
0h"
0i"
0j"
1k"
0l"
0m"
0n"
1o"
0p"
0q"
0r"
1s"
0t"
0u"
0v"
1w"
0x"
0y"
0z"
1{"
0|"
0}"
0~"
1!#
0"#
0##
1$#
0%#
0&#
1'#
0(#
0)#
0*#
1+#
0,#
0-#
0.#
1/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
1=$
04!
05!
06!
07!
0J!
0K!
0L!
0M!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0H
0I
0J
0K
0L
0M
0N
xP
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
1)"
1*"
1+"
0,"
1%"
1&"
1'"
0("
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
x=
0f
0g
0h
0i
0|
0}
0~
0!!
$end
#500000
1>
1O
1M"
1,"
1N"
#1000000
0>
0O
0M"
0,"
0N"
#1500000
1>
1O
1M"
1,"
1N"
#2000000
0>
0O
0M"
0,"
0N"
#2500000
1>
1O
1M"
1,"
1N"
#3000000
0>
0O
0M"
0,"
0N"
#3500000
1>
1O
1M"
1,"
1N"
#4000000
0>
0O
0M"
0,"
0N"
#4500000
1>
1O
1M"
1,"
1N"
#5000000
0>
0O
0M"
0,"
0N"
#5500000
1>
1O
1M"
1,"
1N"
#6000000
0>
0O
0M"
0,"
0N"
#6500000
1>
1O
1M"
1,"
1N"
#7000000
0>
0O
0M"
0,"
0N"
#7500000
1>
1O
1M"
1,"
1N"
#8000000
0>
0O
0M"
0,"
0N"
#8500000
1>
1O
1M"
1,"
1N"
#9000000
0>
0O
0M"
0,"
0N"
#9500000
1>
1O
1M"
1,"
1N"
#10000000
0>
0O
0M"
0,"
0N"
#10500000
1>
1O
1M"
1,"
1N"
#11000000
0>
0O
0M"
0,"
0N"
#11500000
1>
1O
1M"
1,"
1N"
#12000000
0>
0O
0M"
0,"
0N"
#12500000
1>
1O
1M"
1,"
1N"
#13000000
0>
0O
0M"
0,"
0N"
#13500000
1>
1O
1M"
1,"
1N"
#14000000
0>
0O
0M"
0,"
0N"
#14500000
1>
1O
1M"
1,"
1N"
#15000000
0>
0O
0M"
0,"
0N"
#15500000
1>
1O
1M"
1,"
1N"
#16000000
0>
0O
0M"
0,"
0N"
#16500000
1>
1O
1M"
1,"
1N"
#17000000
0>
0O
0M"
0,"
0N"
#17500000
1>
1O
1M"
1,"
1N"
#18000000
0>
0O
0M"
0,"
0N"
#18500000
1>
1O
1M"
1,"
1N"
#19000000
0>
0O
0M"
0,"
0N"
#19500000
1>
1O
1M"
1,"
1N"
#20000000
0>
0O
0M"
0,"
0N"
#20500000
1>
1O
1M"
1,"
1N"
#21000000
0>
0O
0M"
0,"
0N"
#21500000
1>
1O
1M"
1,"
1N"
#22000000
0>
0O
0M"
0,"
0N"
#22500000
1>
1O
1M"
1,"
1N"
#23000000
0>
0O
0M"
0,"
0N"
#23500000
1>
1O
1M"
1,"
1N"
#24000000
0>
0O
0M"
0,"
0N"
#24500000
1>
1O
1M"
1,"
1N"
#25000000
0>
0O
0M"
0,"
0N"
#25500000
1>
1O
1M"
1,"
1N"
#26000000
0>
0O
0M"
0,"
0N"
#26500000
1>
1O
1M"
1,"
1N"
#27000000
0>
0O
0M"
0,"
0N"
#27500000
1>
1O
1M"
1,"
1N"
#28000000
0>
0O
0M"
0,"
0N"
#28500000
1>
1O
1M"
1,"
1N"
#29000000
0>
0O
0M"
0,"
0N"
#29500000
1>
1O
1M"
1,"
1N"
#30000000
0>
0O
0M"
0,"
0N"
#30500000
1>
1O
1M"
1,"
1N"
#31000000
0>
0O
0M"
0,"
0N"
#31500000
1>
1O
1M"
1,"
1N"
#32000000
0>
0O
0M"
0,"
0N"
#32500000
1>
1O
1M"
1,"
1N"
#33000000
0>
0O
0M"
0,"
0N"
#33500000
1>
1O
1M"
1,"
1N"
#34000000
0>
0O
0M"
0,"
0N"
#34500000
1>
1O
1M"
1,"
1N"
#35000000
0>
0O
0M"
0,"
0N"
#35500000
1>
1O
1M"
1,"
1N"
#36000000
0>
0O
0M"
0,"
0N"
#36500000
1>
1O
1M"
1,"
1N"
#37000000
0>
0O
0M"
0,"
0N"
#37500000
1>
1O
1M"
1,"
1N"
#38000000
0>
0O
0M"
0,"
0N"
#38500000
1>
1O
1M"
1,"
1N"
#39000000
0>
0O
0M"
0,"
0N"
#39500000
1>
1O
1M"
1,"
1N"
#40000000
0>
0O
0M"
0,"
0N"
#40500000
1>
1O
1M"
1,"
1N"
#41000000
0>
0O
0M"
0,"
0N"
#41500000
1>
1O
1M"
1,"
1N"
#42000000
0>
0O
0M"
0,"
0N"
#42500000
1>
1O
1M"
1,"
1N"
#43000000
0>
0O
0M"
0,"
0N"
#43500000
1>
1O
1M"
1,"
1N"
#44000000
0>
0O
0M"
0,"
0N"
#44500000
1>
1O
1M"
1,"
1N"
#45000000
0>
0O
0M"
0,"
0N"
#45500000
1>
1O
1M"
1,"
1N"
#46000000
0>
0O
0M"
0,"
0N"
#46500000
1>
1O
1M"
1,"
1N"
#47000000
0>
0O
0M"
0,"
0N"
#47500000
1>
1O
1M"
1,"
1N"
#48000000
0>
0O
0M"
0,"
0N"
#48500000
1>
1O
1M"
1,"
1N"
#49000000
0>
0O
0M"
0,"
0N"
#49500000
1>
1O
1M"
1,"
1N"
#50000000
0>
0O
0M"
0,"
0N"
#50500000
1>
1O
1M"
1,"
1N"
#51000000
0>
0O
0M"
0,"
0N"
#51500000
1>
1O
1M"
1,"
1N"
#52000000
0>
0O
0M"
0,"
0N"
#52500000
1>
1O
1M"
1,"
1N"
#53000000
0>
0O
0M"
0,"
0N"
#53500000
1>
1O
1M"
1,"
1N"
#54000000
0>
0O
0M"
0,"
0N"
#54500000
1>
1O
1M"
1,"
1N"
#55000000
0>
0O
0M"
0,"
0N"
#55500000
1>
1O
1M"
1,"
1N"
#56000000
0>
0O
0M"
0,"
0N"
#56500000
1>
1O
1M"
1,"
1N"
#57000000
0>
0O
0M"
0,"
0N"
#57500000
1>
1O
1M"
1,"
1N"
#58000000
0>
0O
0M"
0,"
0N"
#58500000
1>
1O
1M"
1,"
1N"
#59000000
0>
0O
0M"
0,"
0N"
#59500000
1>
1O
1M"
1,"
1N"
#60000000
0>
0O
0M"
0,"
0N"
#60500000
1>
1O
1M"
1,"
1N"
#61000000
0>
0O
0M"
0,"
0N"
#61500000
1>
1O
1M"
1,"
1N"
#62000000
0>
0O
0M"
0,"
0N"
#62500000
1>
1O
1M"
1,"
1N"
#63000000
0>
0O
0M"
0,"
0N"
#63500000
1>
1O
1M"
1,"
1N"
#64000000
0>
0O
0M"
0,"
0N"
#64500000
1>
1O
1M"
1,"
1N"
#65000000
0>
0O
0M"
0,"
0N"
#65500000
1>
1O
1M"
1,"
1N"
#66000000
0>
0O
0M"
0,"
0N"
#66500000
1>
1O
1M"
1,"
1N"
#67000000
0>
0O
0M"
0,"
0N"
#67500000
1>
1O
1M"
1,"
1N"
#68000000
0>
0O
0M"
0,"
0N"
#68500000
1>
1O
1M"
1,"
1N"
#69000000
0>
0O
0M"
0,"
0N"
#69500000
1>
1O
1M"
1,"
1N"
#70000000
0>
0O
0M"
0,"
0N"
#70500000
1>
1O
1M"
1,"
1N"
#71000000
0>
0O
0M"
0,"
0N"
#71500000
1>
1O
1M"
1,"
1N"
#72000000
0>
0O
0M"
0,"
0N"
#72500000
1>
1O
1M"
1,"
1N"
#73000000
0>
0O
0M"
0,"
0N"
#73500000
1>
1O
1M"
1,"
1N"
#74000000
0>
0O
0M"
0,"
0N"
#74500000
1>
1O
1M"
1,"
1N"
#75000000
0>
0O
0M"
0,"
0N"
#75500000
1>
1O
1M"
1,"
1N"
#76000000
0>
0O
0M"
0,"
0N"
#76500000
1>
1O
1M"
1,"
1N"
#77000000
0>
0O
0M"
0,"
0N"
#77500000
1>
1O
1M"
1,"
1N"
#78000000
0>
0O
0M"
0,"
0N"
#78500000
1>
1O
1M"
1,"
1N"
#79000000
0>
0O
0M"
0,"
0N"
#79500000
1>
1O
1M"
1,"
1N"
#80000000
0>
0O
0M"
0,"
0N"
#80500000
1>
1O
1M"
1,"
1N"
#81000000
0>
0O
0M"
0,"
0N"
#81500000
1>
1O
1M"
1,"
1N"
#82000000
0>
0O
0M"
0,"
0N"
#82500000
1>
1O
1M"
1,"
1N"
#83000000
0>
0O
0M"
0,"
0N"
#83500000
1>
1O
1M"
1,"
1N"
#84000000
0>
0O
0M"
0,"
0N"
#84500000
1>
1O
1M"
1,"
1N"
#85000000
0>
0O
0M"
0,"
0N"
#85500000
1>
1O
1M"
1,"
1N"
#86000000
0>
0O
0M"
0,"
0N"
#86500000
1>
1O
1M"
1,"
1N"
#87000000
0>
0O
0M"
0,"
0N"
#87500000
1>
1O
1M"
1,"
1N"
#88000000
0>
0O
0M"
0,"
0N"
#88500000
1>
1O
1M"
1,"
1N"
#89000000
0>
0O
0M"
0,"
0N"
#89500000
1>
1O
1M"
1,"
1N"
#90000000
0>
0O
0M"
0,"
0N"
#90500000
1>
1O
1M"
1,"
1N"
#91000000
0>
0O
0M"
0,"
0N"
#91500000
1>
1O
1M"
1,"
1N"
#92000000
0>
0O
0M"
0,"
0N"
#92500000
1>
1O
1M"
1,"
1N"
#93000000
0>
0O
0M"
0,"
0N"
#93500000
1>
1O
1M"
1,"
1N"
#94000000
0>
0O
0M"
0,"
0N"
#94500000
1>
1O
1M"
1,"
1N"
#95000000
0>
0O
0M"
0,"
0N"
#95500000
1>
1O
1M"
1,"
1N"
#96000000
0>
0O
0M"
0,"
0N"
#96500000
1>
1O
1M"
1,"
1N"
#97000000
0>
0O
0M"
0,"
0N"
#97500000
1>
1O
1M"
1,"
1N"
#98000000
0>
0O
0M"
0,"
0N"
#98500000
1>
1O
1M"
1,"
1N"
#99000000
0>
0O
0M"
0,"
0N"
#99500000
1>
1O
1M"
1,"
1N"
#100000000
