
NUCLEO-G431RB-MSC_Shell.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e470  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e0  0800e650  0800e650  0001e650  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ec30  0800ec30  00020380  2**0
                  CONTENTS
  4 .ARM          00000008  0800ec30  0800ec30  0001ec30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ec38  0800ec38  00020380  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ec38  0800ec38  0001ec38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ec3c  0800ec3c  0001ec3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000380  20000000  0800ec40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000404  20000380  0800efc0  00020380  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000784  0800efc0  00020784  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020380  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a12c  00000000  00000000  000203b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e4a  00000000  00000000  0003a4dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015b8  00000000  00000000  0003d328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014a0  00000000  00000000  0003e8e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000217b4  00000000  00000000  0003fd80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017bc0  00000000  00000000  00061534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd73f  00000000  00000000  000790f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00156833  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007404  00000000  00000000  00156884  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000380 	.word	0x20000380
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e638 	.word	0x0800e638

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000384 	.word	0x20000384
 800021c:	0800e638 	.word	0x0800e638

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b9aa 	b.w	8001064 <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f83c 	bl	8000d94 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_d2lz>:
 8000d28:	b538      	push	{r3, r4, r5, lr}
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	4604      	mov	r4, r0
 8000d30:	460d      	mov	r5, r1
 8000d32:	f7ff ff0b 	bl	8000b4c <__aeabi_dcmplt>
 8000d36:	b928      	cbnz	r0, 8000d44 <__aeabi_d2lz+0x1c>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d40:	f000 b80a 	b.w	8000d58 <__aeabi_d2ulz>
 8000d44:	4620      	mov	r0, r4
 8000d46:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d4a:	f000 f805 	bl	8000d58 <__aeabi_d2ulz>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	bd38      	pop	{r3, r4, r5, pc}
 8000d56:	bf00      	nop

08000d58 <__aeabi_d2ulz>:
 8000d58:	b5d0      	push	{r4, r6, r7, lr}
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <__aeabi_d2ulz+0x34>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	4606      	mov	r6, r0
 8000d60:	460f      	mov	r7, r1
 8000d62:	f7ff fc81 	bl	8000668 <__aeabi_dmul>
 8000d66:	f7ff ff57 	bl	8000c18 <__aeabi_d2uiz>
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	f7ff fc02 	bl	8000574 <__aeabi_ui2d>
 8000d70:	4b07      	ldr	r3, [pc, #28]	; (8000d90 <__aeabi_d2ulz+0x38>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f7ff fc78 	bl	8000668 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	4639      	mov	r1, r7
 8000d80:	f7ff faba 	bl	80002f8 <__aeabi_dsub>
 8000d84:	f7ff ff48 	bl	8000c18 <__aeabi_d2uiz>
 8000d88:	4621      	mov	r1, r4
 8000d8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d8c:	3df00000 	.word	0x3df00000
 8000d90:	41f00000 	.word	0x41f00000

08000d94 <__udivmoddi4>:
 8000d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d98:	9d08      	ldr	r5, [sp, #32]
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	468e      	mov	lr, r1
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d14d      	bne.n	8000e3e <__udivmoddi4+0xaa>
 8000da2:	428a      	cmp	r2, r1
 8000da4:	4694      	mov	ip, r2
 8000da6:	d969      	bls.n	8000e7c <__udivmoddi4+0xe8>
 8000da8:	fab2 f282 	clz	r2, r2
 8000dac:	b152      	cbz	r2, 8000dc4 <__udivmoddi4+0x30>
 8000dae:	fa01 f302 	lsl.w	r3, r1, r2
 8000db2:	f1c2 0120 	rsb	r1, r2, #32
 8000db6:	fa20 f101 	lsr.w	r1, r0, r1
 8000dba:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dbe:	ea41 0e03 	orr.w	lr, r1, r3
 8000dc2:	4094      	lsls	r4, r2
 8000dc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dc8:	0c21      	lsrs	r1, r4, #16
 8000dca:	fbbe f6f8 	udiv	r6, lr, r8
 8000dce:	fa1f f78c 	uxth.w	r7, ip
 8000dd2:	fb08 e316 	mls	r3, r8, r6, lr
 8000dd6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dda:	fb06 f107 	mul.w	r1, r6, r7
 8000dde:	4299      	cmp	r1, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x64>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dea:	f080 811f 	bcs.w	800102c <__udivmoddi4+0x298>
 8000dee:	4299      	cmp	r1, r3
 8000df0:	f240 811c 	bls.w	800102c <__udivmoddi4+0x298>
 8000df4:	3e02      	subs	r6, #2
 8000df6:	4463      	add	r3, ip
 8000df8:	1a5b      	subs	r3, r3, r1
 8000dfa:	b2a4      	uxth	r4, r4
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3310 	mls	r3, r8, r0, r3
 8000e04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e08:	fb00 f707 	mul.w	r7, r0, r7
 8000e0c:	42a7      	cmp	r7, r4
 8000e0e:	d90a      	bls.n	8000e26 <__udivmoddi4+0x92>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e18:	f080 810a 	bcs.w	8001030 <__udivmoddi4+0x29c>
 8000e1c:	42a7      	cmp	r7, r4
 8000e1e:	f240 8107 	bls.w	8001030 <__udivmoddi4+0x29c>
 8000e22:	4464      	add	r4, ip
 8000e24:	3802      	subs	r0, #2
 8000e26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e2a:	1be4      	subs	r4, r4, r7
 8000e2c:	2600      	movs	r6, #0
 8000e2e:	b11d      	cbz	r5, 8000e38 <__udivmoddi4+0xa4>
 8000e30:	40d4      	lsrs	r4, r2
 8000e32:	2300      	movs	r3, #0
 8000e34:	e9c5 4300 	strd	r4, r3, [r5]
 8000e38:	4631      	mov	r1, r6
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d909      	bls.n	8000e56 <__udivmoddi4+0xc2>
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	f000 80ef 	beq.w	8001026 <__udivmoddi4+0x292>
 8000e48:	2600      	movs	r6, #0
 8000e4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4e:	4630      	mov	r0, r6
 8000e50:	4631      	mov	r1, r6
 8000e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e56:	fab3 f683 	clz	r6, r3
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	d14a      	bne.n	8000ef4 <__udivmoddi4+0x160>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d302      	bcc.n	8000e68 <__udivmoddi4+0xd4>
 8000e62:	4282      	cmp	r2, r0
 8000e64:	f200 80f9 	bhi.w	800105a <__udivmoddi4+0x2c6>
 8000e68:	1a84      	subs	r4, r0, r2
 8000e6a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e6e:	2001      	movs	r0, #1
 8000e70:	469e      	mov	lr, r3
 8000e72:	2d00      	cmp	r5, #0
 8000e74:	d0e0      	beq.n	8000e38 <__udivmoddi4+0xa4>
 8000e76:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e7a:	e7dd      	b.n	8000e38 <__udivmoddi4+0xa4>
 8000e7c:	b902      	cbnz	r2, 8000e80 <__udivmoddi4+0xec>
 8000e7e:	deff      	udf	#255	; 0xff
 8000e80:	fab2 f282 	clz	r2, r2
 8000e84:	2a00      	cmp	r2, #0
 8000e86:	f040 8092 	bne.w	8000fae <__udivmoddi4+0x21a>
 8000e8a:	eba1 010c 	sub.w	r1, r1, ip
 8000e8e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e92:	fa1f fe8c 	uxth.w	lr, ip
 8000e96:	2601      	movs	r6, #1
 8000e98:	0c20      	lsrs	r0, r4, #16
 8000e9a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e9e:	fb07 1113 	mls	r1, r7, r3, r1
 8000ea2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ea6:	fb0e f003 	mul.w	r0, lr, r3
 8000eaa:	4288      	cmp	r0, r1
 8000eac:	d908      	bls.n	8000ec0 <__udivmoddi4+0x12c>
 8000eae:	eb1c 0101 	adds.w	r1, ip, r1
 8000eb2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000eb6:	d202      	bcs.n	8000ebe <__udivmoddi4+0x12a>
 8000eb8:	4288      	cmp	r0, r1
 8000eba:	f200 80cb 	bhi.w	8001054 <__udivmoddi4+0x2c0>
 8000ebe:	4643      	mov	r3, r8
 8000ec0:	1a09      	subs	r1, r1, r0
 8000ec2:	b2a4      	uxth	r4, r4
 8000ec4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ec8:	fb07 1110 	mls	r1, r7, r0, r1
 8000ecc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ed0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ed4:	45a6      	cmp	lr, r4
 8000ed6:	d908      	bls.n	8000eea <__udivmoddi4+0x156>
 8000ed8:	eb1c 0404 	adds.w	r4, ip, r4
 8000edc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ee0:	d202      	bcs.n	8000ee8 <__udivmoddi4+0x154>
 8000ee2:	45a6      	cmp	lr, r4
 8000ee4:	f200 80bb 	bhi.w	800105e <__udivmoddi4+0x2ca>
 8000ee8:	4608      	mov	r0, r1
 8000eea:	eba4 040e 	sub.w	r4, r4, lr
 8000eee:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ef2:	e79c      	b.n	8000e2e <__udivmoddi4+0x9a>
 8000ef4:	f1c6 0720 	rsb	r7, r6, #32
 8000ef8:	40b3      	lsls	r3, r6
 8000efa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000efe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f02:	fa20 f407 	lsr.w	r4, r0, r7
 8000f06:	fa01 f306 	lsl.w	r3, r1, r6
 8000f0a:	431c      	orrs	r4, r3
 8000f0c:	40f9      	lsrs	r1, r7
 8000f0e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f12:	fa00 f306 	lsl.w	r3, r0, r6
 8000f16:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f1a:	0c20      	lsrs	r0, r4, #16
 8000f1c:	fa1f fe8c 	uxth.w	lr, ip
 8000f20:	fb09 1118 	mls	r1, r9, r8, r1
 8000f24:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f28:	fb08 f00e 	mul.w	r0, r8, lr
 8000f2c:	4288      	cmp	r0, r1
 8000f2e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f32:	d90b      	bls.n	8000f4c <__udivmoddi4+0x1b8>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f3c:	f080 8088 	bcs.w	8001050 <__udivmoddi4+0x2bc>
 8000f40:	4288      	cmp	r0, r1
 8000f42:	f240 8085 	bls.w	8001050 <__udivmoddi4+0x2bc>
 8000f46:	f1a8 0802 	sub.w	r8, r8, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	1a09      	subs	r1, r1, r0
 8000f4e:	b2a4      	uxth	r4, r4
 8000f50:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f54:	fb09 1110 	mls	r1, r9, r0, r1
 8000f58:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f5c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f60:	458e      	cmp	lr, r1
 8000f62:	d908      	bls.n	8000f76 <__udivmoddi4+0x1e2>
 8000f64:	eb1c 0101 	adds.w	r1, ip, r1
 8000f68:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f6c:	d26c      	bcs.n	8001048 <__udivmoddi4+0x2b4>
 8000f6e:	458e      	cmp	lr, r1
 8000f70:	d96a      	bls.n	8001048 <__udivmoddi4+0x2b4>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4461      	add	r1, ip
 8000f76:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f7a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f7e:	eba1 010e 	sub.w	r1, r1, lr
 8000f82:	42a1      	cmp	r1, r4
 8000f84:	46c8      	mov	r8, r9
 8000f86:	46a6      	mov	lr, r4
 8000f88:	d356      	bcc.n	8001038 <__udivmoddi4+0x2a4>
 8000f8a:	d053      	beq.n	8001034 <__udivmoddi4+0x2a0>
 8000f8c:	b15d      	cbz	r5, 8000fa6 <__udivmoddi4+0x212>
 8000f8e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f92:	eb61 010e 	sbc.w	r1, r1, lr
 8000f96:	fa01 f707 	lsl.w	r7, r1, r7
 8000f9a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f9e:	40f1      	lsrs	r1, r6
 8000fa0:	431f      	orrs	r7, r3
 8000fa2:	e9c5 7100 	strd	r7, r1, [r5]
 8000fa6:	2600      	movs	r6, #0
 8000fa8:	4631      	mov	r1, r6
 8000faa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fae:	f1c2 0320 	rsb	r3, r2, #32
 8000fb2:	40d8      	lsrs	r0, r3
 8000fb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fb8:	fa21 f303 	lsr.w	r3, r1, r3
 8000fbc:	4091      	lsls	r1, r2
 8000fbe:	4301      	orrs	r1, r0
 8000fc0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fc4:	fa1f fe8c 	uxth.w	lr, ip
 8000fc8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fcc:	fb07 3610 	mls	r6, r7, r0, r3
 8000fd0:	0c0b      	lsrs	r3, r1, #16
 8000fd2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fd6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fda:	429e      	cmp	r6, r3
 8000fdc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fe0:	d908      	bls.n	8000ff4 <__udivmoddi4+0x260>
 8000fe2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fe6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fea:	d22f      	bcs.n	800104c <__udivmoddi4+0x2b8>
 8000fec:	429e      	cmp	r6, r3
 8000fee:	d92d      	bls.n	800104c <__udivmoddi4+0x2b8>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	4463      	add	r3, ip
 8000ff4:	1b9b      	subs	r3, r3, r6
 8000ff6:	b289      	uxth	r1, r1
 8000ff8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ffc:	fb07 3316 	mls	r3, r7, r6, r3
 8001000:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001004:	fb06 f30e 	mul.w	r3, r6, lr
 8001008:	428b      	cmp	r3, r1
 800100a:	d908      	bls.n	800101e <__udivmoddi4+0x28a>
 800100c:	eb1c 0101 	adds.w	r1, ip, r1
 8001010:	f106 38ff 	add.w	r8, r6, #4294967295
 8001014:	d216      	bcs.n	8001044 <__udivmoddi4+0x2b0>
 8001016:	428b      	cmp	r3, r1
 8001018:	d914      	bls.n	8001044 <__udivmoddi4+0x2b0>
 800101a:	3e02      	subs	r6, #2
 800101c:	4461      	add	r1, ip
 800101e:	1ac9      	subs	r1, r1, r3
 8001020:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001024:	e738      	b.n	8000e98 <__udivmoddi4+0x104>
 8001026:	462e      	mov	r6, r5
 8001028:	4628      	mov	r0, r5
 800102a:	e705      	b.n	8000e38 <__udivmoddi4+0xa4>
 800102c:	4606      	mov	r6, r0
 800102e:	e6e3      	b.n	8000df8 <__udivmoddi4+0x64>
 8001030:	4618      	mov	r0, r3
 8001032:	e6f8      	b.n	8000e26 <__udivmoddi4+0x92>
 8001034:	454b      	cmp	r3, r9
 8001036:	d2a9      	bcs.n	8000f8c <__udivmoddi4+0x1f8>
 8001038:	ebb9 0802 	subs.w	r8, r9, r2
 800103c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001040:	3801      	subs	r0, #1
 8001042:	e7a3      	b.n	8000f8c <__udivmoddi4+0x1f8>
 8001044:	4646      	mov	r6, r8
 8001046:	e7ea      	b.n	800101e <__udivmoddi4+0x28a>
 8001048:	4620      	mov	r0, r4
 800104a:	e794      	b.n	8000f76 <__udivmoddi4+0x1e2>
 800104c:	4640      	mov	r0, r8
 800104e:	e7d1      	b.n	8000ff4 <__udivmoddi4+0x260>
 8001050:	46d0      	mov	r8, sl
 8001052:	e77b      	b.n	8000f4c <__udivmoddi4+0x1b8>
 8001054:	3b02      	subs	r3, #2
 8001056:	4461      	add	r1, ip
 8001058:	e732      	b.n	8000ec0 <__udivmoddi4+0x12c>
 800105a:	4630      	mov	r0, r6
 800105c:	e709      	b.n	8000e72 <__udivmoddi4+0xde>
 800105e:	4464      	add	r4, ip
 8001060:	3802      	subs	r0, #2
 8001062:	e742      	b.n	8000eea <__udivmoddi4+0x156>

08001064 <__aeabi_idiv0>:
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <ISO_RESET>:
 * using a for cycle to delay the operation
 * @param None
 * @retval None
 */
void ISO_RESET()
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_SET);
 800106c:	2201      	movs	r2, #1
 800106e:	2102      	movs	r1, #2
 8001070:	480b      	ldr	r0, [pc, #44]	; (80010a0 <ISO_RESET+0x38>)
 8001072:	f003 fe6d 	bl	8004d50 <HAL_GPIO_WritePin>
	for(i=0; i<ISO_RESET_TIME; i++)
 8001076:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <ISO_RESET+0x3c>)
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	e004      	b.n	8001088 <ISO_RESET+0x20>
 800107e:	4b09      	ldr	r3, [pc, #36]	; (80010a4 <ISO_RESET+0x3c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	3301      	adds	r3, #1
 8001084:	4a07      	ldr	r2, [pc, #28]	; (80010a4 <ISO_RESET+0x3c>)
 8001086:	6013      	str	r3, [r2, #0]
 8001088:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <ISO_RESET+0x3c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2b45      	cmp	r3, #69	; 0x45
 800108e:	ddf6      	ble.n	800107e <ISO_RESET+0x16>
	{
		//wait for at least 2microSec
	}
	HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 8001090:	2200      	movs	r2, #0
 8001092:	2102      	movs	r1, #2
 8001094:	4802      	ldr	r0, [pc, #8]	; (80010a0 <ISO_RESET+0x38>)
 8001096:	f003 fe5b 	bl	8004d50 <HAL_GPIO_WritePin>
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	48000800 	.word	0x48000800
 80010a4:	20000690 	.word	0x20000690

080010a8 <StartPWM>:
 * after ISO_RESET command the PWM timers are started to command the power supply and then the motor
 * @param None
 * @retval None
 */
void StartPWM()
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	//Timers start
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80010ac:	2100      	movs	r1, #0
 80010ae:	4808      	ldr	r0, [pc, #32]	; (80010d0 <StartPWM+0x28>)
 80010b0:	f004 ffe6 	bl	8006080 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80010b4:	2104      	movs	r1, #4
 80010b6:	4806      	ldr	r0, [pc, #24]	; (80010d0 <StartPWM+0x28>)
 80010b8:	f004 ffe2 	bl	8006080 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80010bc:	2100      	movs	r1, #0
 80010be:	4804      	ldr	r0, [pc, #16]	; (80010d0 <StartPWM+0x28>)
 80010c0:	f006 fac6 	bl	8007650 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80010c4:	2104      	movs	r1, #4
 80010c6:	4802      	ldr	r0, [pc, #8]	; (80010d0 <StartPWM+0x28>)
 80010c8:	f006 fac2 	bl	8007650 <HAL_TIMEx_PWMN_Start>
}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	20000468 	.word	0x20000468

080010d4 <StopPWM>:
 * PWM timers are stopped and then the motor is stopped
 * @param None
 * @retval None
 */
void StopPWM()
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
	//Timers stop
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80010d8:	2100      	movs	r1, #0
 80010da:	4808      	ldr	r0, [pc, #32]	; (80010fc <StopPWM+0x28>)
 80010dc:	f005 f8d0 	bl	8006280 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80010e0:	2104      	movs	r1, #4
 80010e2:	4806      	ldr	r0, [pc, #24]	; (80010fc <StopPWM+0x28>)
 80010e4:	f005 f8cc 	bl	8006280 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 80010e8:	2100      	movs	r1, #0
 80010ea:	4804      	ldr	r0, [pc, #16]	; (80010fc <StopPWM+0x28>)
 80010ec:	f006 fb64 	bl	80077b8 <HAL_TIMEx_PWMN_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 80010f0:	2104      	movs	r1, #4
 80010f2:	4802      	ldr	r0, [pc, #8]	; (80010fc <StopPWM+0x28>)
 80010f4:	f006 fb60 	bl	80077b8 <HAL_TIMEx_PWMN_Stop>
}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000468 	.word	0x20000468

08001100 <DutyCycleFuncDef>:
 * @note   This function converts raw voltage data from ADC to current value to be used in the controller
 * @param int
 * @retval None
 */
void DutyCycleFuncDef(int dutycycleIN)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	pulse=(dutycycleIN*TIM1_ARR)/100;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f44f 52a6 	mov.w	r2, #5312	; 0x14c0
 800110e:	fb02 f303 	mul.w	r3, r2, r3
 8001112:	4a0c      	ldr	r2, [pc, #48]	; (8001144 <DutyCycleFuncDef+0x44>)
 8001114:	fb82 1203 	smull	r1, r2, r2, r3
 8001118:	1152      	asrs	r2, r2, #5
 800111a:	17db      	asrs	r3, r3, #31
 800111c:	1ad3      	subs	r3, r2, r3
 800111e:	4a0a      	ldr	r2, [pc, #40]	; (8001148 <DutyCycleFuncDef+0x48>)
 8001120:	6013      	str	r3, [r2, #0]
	TIM1->CCR1=pulse;
 8001122:	4b09      	ldr	r3, [pc, #36]	; (8001148 <DutyCycleFuncDef+0x48>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	4b09      	ldr	r3, [pc, #36]	; (800114c <DutyCycleFuncDef+0x4c>)
 8001128:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2=TIM1_ARR-pulse;
 800112a:	4b07      	ldr	r3, [pc, #28]	; (8001148 <DutyCycleFuncDef+0x48>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f5c3 52a6 	rsb	r2, r3, #5312	; 0x14c0
 8001132:	4b06      	ldr	r3, [pc, #24]	; (800114c <DutyCycleFuncDef+0x4c>)
 8001134:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001136:	bf00      	nop
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	51eb851f 	.word	0x51eb851f
 8001148:	2000062c 	.word	0x2000062c
 800114c:	40012c00 	.word	0x40012c00

08001150 <CurrentConversion>:
 * @note   This function converts raw voltage data from ADC to current value to be used in the controller
 * @param None
 * @retval float
 */
float CurrentConversion()
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
	//HAL_UART_Transmit(&huart2, "DMA current recieved\r\n ", sizeof("DMA current recieved\r\n"), HAL_MAX_DELAY);
	Raw_Data_Sum=0;
 8001154:	4b44      	ldr	r3, [pc, #272]	; (8001268 <CurrentConversion+0x118>)
 8001156:	2200      	movs	r2, #0
 8001158:	801a      	strh	r2, [r3, #0]
	for(i=0;i<10;i++){
 800115a:	4b44      	ldr	r3, [pc, #272]	; (800126c <CurrentConversion+0x11c>)
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	e00f      	b.n	8001182 <CurrentConversion+0x32>
		Raw_Data_Sum=Raw_Data_Sum+ADC_buffer[i];
 8001162:	4b42      	ldr	r3, [pc, #264]	; (800126c <CurrentConversion+0x11c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a42      	ldr	r2, [pc, #264]	; (8001270 <CurrentConversion+0x120>)
 8001168:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800116c:	4b3e      	ldr	r3, [pc, #248]	; (8001268 <CurrentConversion+0x118>)
 800116e:	881b      	ldrh	r3, [r3, #0]
 8001170:	4413      	add	r3, r2
 8001172:	b29a      	uxth	r2, r3
 8001174:	4b3c      	ldr	r3, [pc, #240]	; (8001268 <CurrentConversion+0x118>)
 8001176:	801a      	strh	r2, [r3, #0]
	for(i=0;i<10;i++){
 8001178:	4b3c      	ldr	r3, [pc, #240]	; (800126c <CurrentConversion+0x11c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	3301      	adds	r3, #1
 800117e:	4a3b      	ldr	r2, [pc, #236]	; (800126c <CurrentConversion+0x11c>)
 8001180:	6013      	str	r3, [r2, #0]
 8001182:	4b3a      	ldr	r3, [pc, #232]	; (800126c <CurrentConversion+0x11c>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2b09      	cmp	r3, #9
 8001188:	ddeb      	ble.n	8001162 <CurrentConversion+0x12>
	}
	Average_Voltage=Raw_Data_Sum/ADC_BUFF_SIZE;
 800118a:	4b37      	ldr	r3, [pc, #220]	; (8001268 <CurrentConversion+0x118>)
 800118c:	881b      	ldrh	r3, [r3, #0]
 800118e:	4a39      	ldr	r2, [pc, #228]	; (8001274 <CurrentConversion+0x124>)
 8001190:	fba2 2303 	umull	r2, r3, r2, r3
 8001194:	08db      	lsrs	r3, r3, #3
 8001196:	b29b      	uxth	r3, r3
 8001198:	ee07 3a90 	vmov	s15, r3
 800119c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011a0:	4b35      	ldr	r3, [pc, #212]	; (8001278 <CurrentConversion+0x128>)
 80011a2:	edc3 7a00 	vstr	s15, [r3]
	Converted_Average_Voltage=(Average_Voltage/4095.0)*3.3;
 80011a6:	4b34      	ldr	r3, [pc, #208]	; (8001278 <CurrentConversion+0x128>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff fa04 	bl	80005b8 <__aeabi_f2d>
 80011b0:	a329      	add	r3, pc, #164	; (adr r3, 8001258 <CurrentConversion+0x108>)
 80011b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b6:	f7ff fb81 	bl	80008bc <__aeabi_ddiv>
 80011ba:	4602      	mov	r2, r0
 80011bc:	460b      	mov	r3, r1
 80011be:	4610      	mov	r0, r2
 80011c0:	4619      	mov	r1, r3
 80011c2:	a327      	add	r3, pc, #156	; (adr r3, 8001260 <CurrentConversion+0x110>)
 80011c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c8:	f7ff fa4e 	bl	8000668 <__aeabi_dmul>
 80011cc:	4602      	mov	r2, r0
 80011ce:	460b      	mov	r3, r1
 80011d0:	4610      	mov	r0, r2
 80011d2:	4619      	mov	r1, r3
 80011d4:	f7ff fd40 	bl	8000c58 <__aeabi_d2f>
 80011d8:	4603      	mov	r3, r0
 80011da:	4a28      	ldr	r2, [pc, #160]	; (800127c <CurrentConversion+0x12c>)
 80011dc:	6013      	str	r3, [r2, #0]
	Sensed_Current_Value=2.25*(Converted_Average_Voltage -2.5); //usually 12 but for this acheur is 3
 80011de:	4b27      	ldr	r3, [pc, #156]	; (800127c <CurrentConversion+0x12c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff f9e8 	bl	80005b8 <__aeabi_f2d>
 80011e8:	f04f 0200 	mov.w	r2, #0
 80011ec:	4b24      	ldr	r3, [pc, #144]	; (8001280 <CurrentConversion+0x130>)
 80011ee:	f7ff f883 	bl	80002f8 <__aeabi_dsub>
 80011f2:	4602      	mov	r2, r0
 80011f4:	460b      	mov	r3, r1
 80011f6:	4610      	mov	r0, r2
 80011f8:	4619      	mov	r1, r3
 80011fa:	f04f 0200 	mov.w	r2, #0
 80011fe:	4b21      	ldr	r3, [pc, #132]	; (8001284 <CurrentConversion+0x134>)
 8001200:	f7ff fa32 	bl	8000668 <__aeabi_dmul>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4610      	mov	r0, r2
 800120a:	4619      	mov	r1, r3
 800120c:	f7ff fd24 	bl	8000c58 <__aeabi_d2f>
 8001210:	4603      	mov	r3, r0
 8001212:	4a1d      	ldr	r2, [pc, #116]	; (8001288 <CurrentConversion+0x138>)
 8001214:	6013      	str	r3, [r2, #0]
	sprintf(Current_Sensed, "current sensed is %.3f \r\n", Sensed_Current_Value);
 8001216:	4b1c      	ldr	r3, [pc, #112]	; (8001288 <CurrentConversion+0x138>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff f9cc 	bl	80005b8 <__aeabi_f2d>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4919      	ldr	r1, [pc, #100]	; (800128c <CurrentConversion+0x13c>)
 8001226:	481a      	ldr	r0, [pc, #104]	; (8001290 <CurrentConversion+0x140>)
 8001228:	f009 fbae 	bl	800a988 <siprintf>
	//for debug - prints current value
	if(k==100000){
 800122c:	4b19      	ldr	r3, [pc, #100]	; (8001294 <CurrentConversion+0x144>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a19      	ldr	r2, [pc, #100]	; (8001298 <CurrentConversion+0x148>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d109      	bne.n	800124a <CurrentConversion+0xfa>
		HAL_UART_Transmit(&huart2, Current_Sensed, sizeof(Current_Sensed), HAL_MAX_DELAY);
 8001236:	f04f 33ff 	mov.w	r3, #4294967295
 800123a:	2232      	movs	r2, #50	; 0x32
 800123c:	4914      	ldr	r1, [pc, #80]	; (8001290 <CurrentConversion+0x140>)
 800123e:	4817      	ldr	r0, [pc, #92]	; (800129c <CurrentConversion+0x14c>)
 8001240:	f006 fcf5 	bl	8007c2e <HAL_UART_Transmit>
		//HAL_UART_Transmit(&huart2, ADC_buffer, sizeof(ADC_buffer), HAL_MAX_DELAY);
		k=0;
 8001244:	4b13      	ldr	r3, [pc, #76]	; (8001294 <CurrentConversion+0x144>)
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
	}
	return Sensed_Current_Value;
 800124a:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <CurrentConversion+0x138>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	ee07 3a90 	vmov	s15, r3
}
 8001252:	eeb0 0a67 	vmov.f32	s0, s15
 8001256:	bd80      	pop	{r7, pc}
 8001258:	00000000 	.word	0x00000000
 800125c:	40affe00 	.word	0x40affe00
 8001260:	66666666 	.word	0x66666666
 8001264:	400a6666 	.word	0x400a6666
 8001268:	20000694 	.word	0x20000694
 800126c:	20000690 	.word	0x20000690
 8001270:	2000067c 	.word	0x2000067c
 8001274:	cccccccd 	.word	0xcccccccd
 8001278:	20000698 	.word	0x20000698
 800127c:	2000069c 	.word	0x2000069c
 8001280:	40040000 	.word	0x40040000
 8001284:	40020000 	.word	0x40020000
 8001288:	200006a0 	.word	0x200006a0
 800128c:	0800e650 	.word	0x0800e650
 8001290:	200006a8 	.word	0x200006a8
 8001294:	200006dc 	.word	0x200006dc
 8001298:	000186a0 	.word	0x000186a0
 800129c:	20000598 	.word	0x20000598

080012a0 <SpeedCalculation>:
 * @note   This function converts encoder counter value in speed in rad/sec
 * @param int
 * @retval float
 */
float SpeedCalculation(uint32_t counter)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
	speed = 2 * 3.14 * (((float)counter-HALF_COUNTER_ENCODER)/RISES_PER_TURN) * SAMPLING_FREQ;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	ee07 3a90 	vmov	s15, r3
 80012ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012b2:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001318 <SpeedCalculation+0x78>
 80012b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012ba:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800131c <SpeedCalculation+0x7c>
 80012be:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80012c2:	ee16 0a90 	vmov	r0, s13
 80012c6:	f7ff f977 	bl	80005b8 <__aeabi_f2d>
 80012ca:	a311      	add	r3, pc, #68	; (adr r3, 8001310 <SpeedCalculation+0x70>)
 80012cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d0:	f7ff f9ca 	bl	8000668 <__aeabi_dmul>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	4610      	mov	r0, r2
 80012da:	4619      	mov	r1, r3
 80012dc:	f04f 0200 	mov.w	r2, #0
 80012e0:	4b0f      	ldr	r3, [pc, #60]	; (8001320 <SpeedCalculation+0x80>)
 80012e2:	f7ff f9c1 	bl	8000668 <__aeabi_dmul>
 80012e6:	4602      	mov	r2, r0
 80012e8:	460b      	mov	r3, r1
 80012ea:	4610      	mov	r0, r2
 80012ec:	4619      	mov	r1, r3
 80012ee:	f7ff fcb3 	bl	8000c58 <__aeabi_d2f>
 80012f2:	4603      	mov	r3, r0
 80012f4:	4a0b      	ldr	r2, [pc, #44]	; (8001324 <SpeedCalculation+0x84>)
 80012f6:	6013      	str	r3, [r2, #0]
	return speed;
 80012f8:	4b0a      	ldr	r3, [pc, #40]	; (8001324 <SpeedCalculation+0x84>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	ee07 3a90 	vmov	s15, r3
}
 8001300:	eeb0 0a67 	vmov.f32	s0, s15
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	f3af 8000 	nop.w
 8001310:	51eb851f 	.word	0x51eb851f
 8001314:	40191eb8 	.word	0x40191eb8
 8001318:	46fffe00 	.word	0x46fffe00
 800131c:	45800000 	.word	0x45800000
 8001320:	40590000 	.word	0x40590000
 8001324:	2000071c 	.word	0x2000071c

08001328 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b09e      	sub	sp, #120	; 0x78
 800132c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char	 	cmdBuffer[CMD_BUFFER_SIZE];
	int 		idx_cmd;
	char* 		argv[MAX_ARGS];
	int		 	argc = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	673b      	str	r3, [r7, #112]	; 0x70
	char*		token;
	int 		newCmdReady = 0;
 8001332:	2300      	movs	r3, #0
 8001334:	66bb      	str	r3, [r7, #104]	; 0x68
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001336:	f001 f96e 	bl	8002616 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800133a:	f000 fa0d 	bl	8001758 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800133e:	f000 fcff 	bl	8001d40 <MX_GPIO_Init>
  MX_DMA_Init();
 8001342:	f000 fcd3 	bl	8001cec <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001346:	f000 fc85 	bl	8001c54 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800134a:	f000 facb 	bl	80018e4 <MX_TIM1_Init>
  MX_ADC1_Init();
 800134e:	f000 fa4f 	bl	80017f0 <MX_ADC1_Init>
  MX_TIM8_Init();
 8001352:	f000 fc2b 	bl	8001bac <MX_TIM8_Init>
  MX_TIM3_Init();
 8001356:	f000 fb85 	bl	8001a64 <MX_TIM3_Init>
  MX_TIM4_Init();
 800135a:	f000 fbd9 	bl	8001b10 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
	memset(argv,NULL,MAX_ARGS*sizeof(char*));
 800135e:	463b      	mov	r3, r7
 8001360:	2224      	movs	r2, #36	; 0x24
 8001362:	2100      	movs	r1, #0
 8001364:	4618      	mov	r0, r3
 8001366:	f008 fc87 	bl	8009c78 <memset>
	memset(cmdBuffer,NULL,CMD_BUFFER_SIZE*sizeof(char));
 800136a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800136e:	2240      	movs	r2, #64	; 0x40
 8001370:	2100      	movs	r1, #0
 8001372:	4618      	mov	r0, r3
 8001374:	f008 fc80 	bl	8009c78 <memset>
 8001378:	4baa      	ldr	r3, [pc, #680]	; (8001624 <main+0x2fc>)
 800137a:	2200      	movs	r2, #0
 800137c:	701a      	strb	r2, [r3, #0]
	memset(uartRxBuffer,NULL,UART_RX_BUFFER_SIZE*sizeof(char));
	memset(uartTxBuffer,NULL,UART_TX_BUFFER_SIZE*sizeof(char));
 800137e:	2240      	movs	r2, #64	; 0x40
 8001380:	2100      	movs	r1, #0
 8001382:	48a9      	ldr	r0, [pc, #676]	; (8001628 <main+0x300>)
 8001384:	f008 fc78 	bl	8009c78 <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8001388:	2201      	movs	r2, #1
 800138a:	49a6      	ldr	r1, [pc, #664]	; (8001624 <main+0x2fc>)
 800138c:	48a7      	ldr	r0, [pc, #668]	; (800162c <main+0x304>)
 800138e:	f006 fce5 	bl	8007d5c <HAL_UART_Receive_IT>
	HAL_Delay(10);
 8001392:	200a      	movs	r0, #10
 8001394:	f001 f976 	bl	8002684 <HAL_Delay>
	HAL_UART_Transmit(&huart2, started, sizeof(started), HAL_MAX_DELAY);
 8001398:	f04f 33ff 	mov.w	r3, #4294967295
 800139c:	2266      	movs	r2, #102	; 0x66
 800139e:	49a4      	ldr	r1, [pc, #656]	; (8001630 <main+0x308>)
 80013a0:	48a2      	ldr	r0, [pc, #648]	; (800162c <main+0x304>)
 80013a2:	f006 fc44 	bl	8007c2e <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 80013a6:	f04f 33ff 	mov.w	r3, #4294967295
 80013aa:	2218      	movs	r2, #24
 80013ac:	49a1      	ldr	r1, [pc, #644]	; (8001634 <main+0x30c>)
 80013ae:	489f      	ldr	r0, [pc, #636]	; (800162c <main+0x304>)
 80013b0:	f006 fc3d 	bl	8007c2e <HAL_UART_Transmit>

	//ADC starting functions
	HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED);
 80013b4:	217f      	movs	r1, #127	; 0x7f
 80013b6:	48a0      	ldr	r0, [pc, #640]	; (8001638 <main+0x310>)
 80013b8:	f002 fdfe 	bl	8003fb8 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, ADC_buffer, ADC_BUFF_SIZE);
 80013bc:	220a      	movs	r2, #10
 80013be:	499f      	ldr	r1, [pc, #636]	; (800163c <main+0x314>)
 80013c0:	489d      	ldr	r0, [pc, #628]	; (8001638 <main+0x310>)
 80013c2:	f001 fd75 	bl	8002eb0 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim8);
 80013c6:	489e      	ldr	r0, [pc, #632]	; (8001640 <main+0x318>)
 80013c8:	f004 fd2c 	bl	8005e24 <HAL_TIM_Base_Start>

	//Encoder mode TIM3 starting
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 80013cc:	213c      	movs	r1, #60	; 0x3c
 80013ce:	489d      	ldr	r0, [pc, #628]	; (8001644 <main+0x31c>)
 80013d0:	f005 f892 	bl	80064f8 <HAL_TIM_Encoder_Start_IT>
	__HAL_TIM_SET_COUNTER(&htim3, HALF_COUNTER_ENCODER); //set the counter to the half value
 80013d4:	4b9b      	ldr	r3, [pc, #620]	; (8001644 <main+0x31c>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80013dc:	625a      	str	r2, [r3, #36]	; 0x24

	// TIM4 start. Used to measure the time and determine speed
	HAL_TIM_Base_Start_IT(&htim4);
 80013de:	489a      	ldr	r0, [pc, #616]	; (8001648 <main+0x320>)
 80013e0:	f004 fd82 	bl	8005ee8 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		// uartRxReceived is set to 1 when a new character is received on uart 1
		if(uartRxReceived){
 80013e4:	4b99      	ldr	r3, [pc, #612]	; (800164c <main+0x324>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d06e      	beq.n	80014ca <main+0x1a2>
			switch(uartRxBuffer[0]){
 80013ec:	4b8d      	ldr	r3, [pc, #564]	; (8001624 <main+0x2fc>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	2b0d      	cmp	r3, #13
 80013f2:	d002      	beq.n	80013fa <main+0xd2>
 80013f4:	2b7f      	cmp	r3, #127	; 0x7f
 80013f6:	d045      	beq.n	8001484 <main+0x15c>
 80013f8:	e054      	b.n	80014a4 <main+0x17c>
			// Nouvelle ligne, instruction à traiter
			case ASCII_CR:
				HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295
 80013fe:	2203      	movs	r2, #3
 8001400:	4993      	ldr	r1, [pc, #588]	; (8001650 <main+0x328>)
 8001402:	488a      	ldr	r0, [pc, #552]	; (800162c <main+0x304>)
 8001404:	f006 fc13 	bl	8007c2e <HAL_UART_Transmit>
				cmdBuffer[idx_cmd] = '\0';
 8001408:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800140c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800140e:	4413      	add	r3, r2
 8001410:	2200      	movs	r2, #0
 8001412:	701a      	strb	r2, [r3, #0]
				argc = 0;
 8001414:	2300      	movs	r3, #0
 8001416:	673b      	str	r3, [r7, #112]	; 0x70
				token = strtok(cmdBuffer, " ");
 8001418:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800141c:	498d      	ldr	r1, [pc, #564]	; (8001654 <main+0x32c>)
 800141e:	4618      	mov	r0, r3
 8001420:	f00a f8fa 	bl	800b618 <strtok>
 8001424:	4603      	mov	r3, r0
 8001426:	66fb      	str	r3, [r7, #108]	; 0x6c
				while(token!=NULL){
 8001428:	e00e      	b.n	8001448 <main+0x120>
					argv[argc++] = token;
 800142a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800142c:	1c5a      	adds	r2, r3, #1
 800142e:	673a      	str	r2, [r7, #112]	; 0x70
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	3378      	adds	r3, #120	; 0x78
 8001434:	443b      	add	r3, r7
 8001436:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001438:	f843 2c78 	str.w	r2, [r3, #-120]
					token = strtok(NULL, " ");
 800143c:	4985      	ldr	r1, [pc, #532]	; (8001654 <main+0x32c>)
 800143e:	2000      	movs	r0, #0
 8001440:	f00a f8ea 	bl	800b618 <strtok>
 8001444:	4603      	mov	r3, r0
 8001446:	66fb      	str	r3, [r7, #108]	; 0x6c
				while(token!=NULL){
 8001448:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800144a:	2b00      	cmp	r3, #0
 800144c:	d1ed      	bne.n	800142a <main+0x102>
				}

				//requested echo transmission to check characters

				HAL_UART_Transmit(&huart2, "\r\n ", sizeof("\r\n "), HAL_MAX_DELAY);
 800144e:	f04f 33ff 	mov.w	r3, #4294967295
 8001452:	2204      	movs	r2, #4
 8001454:	4980      	ldr	r1, [pc, #512]	; (8001658 <main+0x330>)
 8001456:	4875      	ldr	r0, [pc, #468]	; (800162c <main+0x304>)
 8001458:	f006 fbe9 	bl	8007c2e <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, cmdBuffer, sizeof(cmdBuffer), HAL_MAX_DELAY);
 800145c:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001460:	f04f 33ff 	mov.w	r3, #4294967295
 8001464:	2240      	movs	r2, #64	; 0x40
 8001466:	4871      	ldr	r0, [pc, #452]	; (800162c <main+0x304>)
 8001468:	f006 fbe1 	bl	8007c2e <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, "\r\n ", sizeof("\r\n "), HAL_MAX_DELAY);
 800146c:	f04f 33ff 	mov.w	r3, #4294967295
 8001470:	2204      	movs	r2, #4
 8001472:	4979      	ldr	r1, [pc, #484]	; (8001658 <main+0x330>)
 8001474:	486d      	ldr	r0, [pc, #436]	; (800162c <main+0x304>)
 8001476:	f006 fbda 	bl	8007c2e <HAL_UART_Transmit>

				idx_cmd = 0;
 800147a:	2300      	movs	r3, #0
 800147c:	677b      	str	r3, [r7, #116]	; 0x74
				newCmdReady = 1;
 800147e:	2301      	movs	r3, #1
 8001480:	66bb      	str	r3, [r7, #104]	; 0x68
				break;
 8001482:	e01f      	b.n	80014c4 <main+0x19c>
				// Suppression du dernier caractère
			case ASCII_DEL:
				cmdBuffer[idx_cmd--] = '\0';
 8001484:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001486:	1e5a      	subs	r2, r3, #1
 8001488:	677a      	str	r2, [r7, #116]	; 0x74
 800148a:	3378      	adds	r3, #120	; 0x78
 800148c:	443b      	add	r3, r7
 800148e:	2200      	movs	r2, #0
 8001490:	f803 2c54 	strb.w	r2, [r3, #-84]
				HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 8001494:	f04f 33ff 	mov.w	r3, #4294967295
 8001498:	2201      	movs	r2, #1
 800149a:	4962      	ldr	r1, [pc, #392]	; (8001624 <main+0x2fc>)
 800149c:	4863      	ldr	r0, [pc, #396]	; (800162c <main+0x304>)
 800149e:	f006 fbc6 	bl	8007c2e <HAL_UART_Transmit>
				break;
 80014a2:	e00f      	b.n	80014c4 <main+0x19c>
				// Nouveau caractère
			default:
				cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 80014a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80014a6:	1c5a      	adds	r2, r3, #1
 80014a8:	677a      	str	r2, [r7, #116]	; 0x74
 80014aa:	4a5e      	ldr	r2, [pc, #376]	; (8001624 <main+0x2fc>)
 80014ac:	7812      	ldrb	r2, [r2, #0]
 80014ae:	3378      	adds	r3, #120	; 0x78
 80014b0:	443b      	add	r3, r7
 80014b2:	f803 2c54 	strb.w	r2, [r3, #-84]
				HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 80014b6:	f04f 33ff 	mov.w	r3, #4294967295
 80014ba:	2201      	movs	r2, #1
 80014bc:	4959      	ldr	r1, [pc, #356]	; (8001624 <main+0x2fc>)
 80014be:	485b      	ldr	r0, [pc, #364]	; (800162c <main+0x304>)
 80014c0:	f006 fbb5 	bl	8007c2e <HAL_UART_Transmit>
			}
			uartRxReceived = 0;
 80014c4:	4b61      	ldr	r3, [pc, #388]	; (800164c <main+0x324>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
		}

		if(newCmdReady){
 80014ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	f000 80f5 	beq.w	80016bc <main+0x394>
			if(strcmp(argv[0],"set")==0){
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	4961      	ldr	r1, [pc, #388]	; (800165c <main+0x334>)
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7fe fea2 	bl	8000220 <strcmp>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d12d      	bne.n	800153e <main+0x216>
				if(strcmp(argv[1],"PA5")==0){
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	495e      	ldr	r1, [pc, #376]	; (8001660 <main+0x338>)
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7fe fe9a 	bl	8000220 <strcmp>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d11d      	bne.n	800152e <main+0x206>
					HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, atoi(argv[2]));
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f008 fb91 	bl	8009c1c <atoi>
 80014fa:	4603      	mov	r3, r0
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	461a      	mov	r2, r3
 8001500:	2120      	movs	r1, #32
 8001502:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001506:	f003 fc23 	bl	8004d50 <HAL_GPIO_WritePin>
					sprintf(uartTxBuffer,"Switch on/off led : %d\r\n",atoi(argv[2]));
 800150a:	68bb      	ldr	r3, [r7, #8]
 800150c:	4618      	mov	r0, r3
 800150e:	f008 fb85 	bl	8009c1c <atoi>
 8001512:	4603      	mov	r3, r0
 8001514:	461a      	mov	r2, r3
 8001516:	4953      	ldr	r1, [pc, #332]	; (8001664 <main+0x33c>)
 8001518:	4843      	ldr	r0, [pc, #268]	; (8001628 <main+0x300>)
 800151a:	f009 fa35 	bl	800a988 <siprintf>
					HAL_UART_Transmit(&huart2, uartTxBuffer, 32, HAL_MAX_DELAY);
 800151e:	f04f 33ff 	mov.w	r3, #4294967295
 8001522:	2220      	movs	r2, #32
 8001524:	4940      	ldr	r1, [pc, #256]	; (8001628 <main+0x300>)
 8001526:	4841      	ldr	r0, [pc, #260]	; (800162c <main+0x304>)
 8001528:	f006 fb81 	bl	8007c2e <HAL_UART_Transmit>
 800152c:	e0bd      	b.n	80016aa <main+0x382>
				}
				else{
					HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 800152e:	f04f 33ff 	mov.w	r3, #4294967295
 8001532:	2214      	movs	r2, #20
 8001534:	494c      	ldr	r1, [pc, #304]	; (8001668 <main+0x340>)
 8001536:	483d      	ldr	r0, [pc, #244]	; (800162c <main+0x304>)
 8001538:	f006 fb79 	bl	8007c2e <HAL_UART_Transmit>
 800153c:	e0b5      	b.n	80016aa <main+0x382>
				}
			}
			else if(strcmp(argv[0],"get")==0)
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	494a      	ldr	r1, [pc, #296]	; (800166c <main+0x344>)
 8001542:	4618      	mov	r0, r3
 8001544:	f7fe fe6c 	bl	8000220 <strcmp>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d107      	bne.n	800155e <main+0x236>
			{
				HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 800154e:	f04f 33ff 	mov.w	r3, #4294967295
 8001552:	2214      	movs	r2, #20
 8001554:	4944      	ldr	r1, [pc, #272]	; (8001668 <main+0x340>)
 8001556:	4835      	ldr	r0, [pc, #212]	; (800162c <main+0x304>)
 8001558:	f006 fb69 	bl	8007c2e <HAL_UART_Transmit>
 800155c:	e0a5      	b.n	80016aa <main+0x382>
			}

			// help function prints all the available commands
			else if(strcmp(argv[0],"help")==0){
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	4943      	ldr	r1, [pc, #268]	; (8001670 <main+0x348>)
 8001562:	4618      	mov	r0, r3
 8001564:	f7fe fe5c 	bl	8000220 <strcmp>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d107      	bne.n	800157e <main+0x256>
				HAL_UART_Transmit(&huart2, helpContent, sizeof(helpContent), HAL_MAX_DELAY);
 800156e:	f04f 33ff 	mov.w	r3, #4294967295
 8001572:	223b      	movs	r2, #59	; 0x3b
 8001574:	493f      	ldr	r1, [pc, #252]	; (8001674 <main+0x34c>)
 8001576:	482d      	ldr	r0, [pc, #180]	; (800162c <main+0x304>)
 8001578:	f006 fb59 	bl	8007c2e <HAL_UART_Transmit>
 800157c:	e095      	b.n	80016aa <main+0x382>
			}
			else if(strcmp(argv[0],"pinout")==0){
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	493d      	ldr	r1, [pc, #244]	; (8001678 <main+0x350>)
 8001582:	4618      	mov	r0, r3
 8001584:	f7fe fe4c 	bl	8000220 <strcmp>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d107      	bne.n	800159e <main+0x276>
				HAL_UART_Transmit(&huart2, pinoutContent, sizeof(pinoutContent), HAL_MAX_DELAY);
 800158e:	f04f 33ff 	mov.w	r3, #4294967295
 8001592:	2289      	movs	r2, #137	; 0x89
 8001594:	4939      	ldr	r1, [pc, #228]	; (800167c <main+0x354>)
 8001596:	4825      	ldr	r0, [pc, #148]	; (800162c <main+0x304>)
 8001598:	f006 fb49 	bl	8007c2e <HAL_UART_Transmit>
 800159c:	e085      	b.n	80016aa <main+0x382>
			}
			else if(strcmp(argv[0],"start")==0){
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	4937      	ldr	r1, [pc, #220]	; (8001680 <main+0x358>)
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7fe fe3c 	bl	8000220 <strcmp>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d10b      	bne.n	80015c6 <main+0x29e>
				HAL_UART_Transmit(&huart2, startContent, sizeof(startContent), HAL_MAX_DELAY);
 80015ae:	f04f 33ff 	mov.w	r3, #4294967295
 80015b2:	220f      	movs	r2, #15
 80015b4:	4933      	ldr	r1, [pc, #204]	; (8001684 <main+0x35c>)
 80015b6:	481d      	ldr	r0, [pc, #116]	; (800162c <main+0x304>)
 80015b8:	f006 fb39 	bl	8007c2e <HAL_UART_Transmit>
				//ISO_RESET code
				ISO_RESET();
 80015bc:	f7ff fd54 	bl	8001068 <ISO_RESET>
					//wait for at least 2microSec
				}
				HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);*/

				//Timers start
				StartPWM();
 80015c0:	f7ff fd72 	bl	80010a8 <StartPWM>
 80015c4:	e071      	b.n	80016aa <main+0x382>
				HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
				HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
				HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);*/

			}
			else if(strcmp(argv[0],"stop")==0){
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	492f      	ldr	r1, [pc, #188]	; (8001688 <main+0x360>)
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7fe fe28 	bl	8000220 <strcmp>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d109      	bne.n	80015ea <main+0x2c2>
				HAL_UART_Transmit(&huart2, stopContent, sizeof(stopContent), HAL_MAX_DELAY);
 80015d6:	f04f 33ff 	mov.w	r3, #4294967295
 80015da:	2210      	movs	r2, #16
 80015dc:	492b      	ldr	r1, [pc, #172]	; (800168c <main+0x364>)
 80015de:	4813      	ldr	r0, [pc, #76]	; (800162c <main+0x304>)
 80015e0:	f006 fb25 	bl	8007c2e <HAL_UART_Transmit>
				StopPWM();
 80015e4:	f7ff fd76 	bl	80010d4 <StopPWM>
 80015e8:	e05f      	b.n	80016aa <main+0x382>
				HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
				HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
				HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
				HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);*/
			}
			else if(strcmp(argv[0],"dutycycle")==0){
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	4928      	ldr	r1, [pc, #160]	; (8001690 <main+0x368>)
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7fe fe16 	bl	8000220 <strcmp>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d150      	bne.n	800169c <main+0x374>

				HAL_UART_Transmit(&huart2, dutyCycleChoiceContent, sizeof(dutyCycleChoiceContent), HAL_MAX_DELAY);
 80015fa:	f04f 33ff 	mov.w	r3, #4294967295
 80015fe:	221e      	movs	r2, #30
 8001600:	4924      	ldr	r1, [pc, #144]	; (8001694 <main+0x36c>)
 8001602:	480a      	ldr	r0, [pc, #40]	; (800162c <main+0x304>)
 8001604:	f006 fb13 	bl	8007c2e <HAL_UART_Transmit>

				dutycycle= atoi(argv[1]);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	4618      	mov	r0, r3
 800160c:	f008 fb06 	bl	8009c1c <atoi>
 8001610:	4603      	mov	r3, r0
 8001612:	4a21      	ldr	r2, [pc, #132]	; (8001698 <main+0x370>)
 8001614:	6013      	str	r3, [r2, #0]
				DutyCycleFuncDef(dutycycle);
 8001616:	4b20      	ldr	r3, [pc, #128]	; (8001698 <main+0x370>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff fd70 	bl	8001100 <DutyCycleFuncDef>
 8001620:	e043      	b.n	80016aa <main+0x382>
 8001622:	bf00      	nop
 8001624:	20000638 	.word	0x20000638
 8001628:	2000063c 	.word	0x2000063c
 800162c:	20000598 	.word	0x20000598
 8001630:	20000018 	.word	0x20000018
 8001634:	20000000 	.word	0x20000000
 8001638:	2000039c 	.word	0x2000039c
 800163c:	2000067c 	.word	0x2000067c
 8001640:	2000054c 	.word	0x2000054c
 8001644:	200004b4 	.word	0x200004b4
 8001648:	20000500 	.word	0x20000500
 800164c:	20000630 	.word	0x20000630
 8001650:	20000080 	.word	0x20000080
 8001654:	0800e66c 	.word	0x0800e66c
 8001658:	0800e670 	.word	0x0800e670
 800165c:	0800e674 	.word	0x0800e674
 8001660:	0800e678 	.word	0x0800e678
 8001664:	0800e67c 	.word	0x0800e67c
 8001668:	20000084 	.word	0x20000084
 800166c:	0800e698 	.word	0x0800e698
 8001670:	0800e69c 	.word	0x0800e69c
 8001674:	20000098 	.word	0x20000098
 8001678:	0800e6a4 	.word	0x0800e6a4
 800167c:	200000d4 	.word	0x200000d4
 8001680:	0800e6ac 	.word	0x0800e6ac
 8001684:	20000160 	.word	0x20000160
 8001688:	0800e6b4 	.word	0x0800e6b4
 800168c:	20000170 	.word	0x20000170
 8001690:	0800e6bc 	.word	0x0800e6bc
 8001694:	20000180 	.word	0x20000180
 8001698:	20000628 	.word	0x20000628
				TIM1->CCR2=TIM1_ARR-pulse;*/

				//HAL_UART_Transmit(&huart2, &pulse, sizeof(pulse), HAL_MAX_DELAY);
			}
			else{
				HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 800169c:	f04f 33ff 	mov.w	r3, #4294967295
 80016a0:	2214      	movs	r2, #20
 80016a2:	4923      	ldr	r1, [pc, #140]	; (8001730 <main+0x408>)
 80016a4:	4823      	ldr	r0, [pc, #140]	; (8001734 <main+0x40c>)
 80016a6:	f006 fac2 	bl	8007c2e <HAL_UART_Transmit>
			}
			HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 80016aa:	f04f 33ff 	mov.w	r3, #4294967295
 80016ae:	2218      	movs	r2, #24
 80016b0:	4921      	ldr	r1, [pc, #132]	; (8001738 <main+0x410>)
 80016b2:	4820      	ldr	r0, [pc, #128]	; (8001734 <main+0x40c>)
 80016b4:	f006 fabb 	bl	8007c2e <HAL_UART_Transmit>
			newCmdReady = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	66bb      	str	r3, [r7, #104]	; 0x68
		}

		if(DMA_Received)
 80016bc:	4b1f      	ldr	r3, [pc, #124]	; (800173c <main+0x414>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d00e      	beq.n	80016e2 <main+0x3ba>
		{
			CurrentValueFloat=CurrentConversion();
 80016c4:	f7ff fd44 	bl	8001150 <CurrentConversion>
 80016c8:	eef0 7a40 	vmov.f32	s15, s0
 80016cc:	4b1c      	ldr	r3, [pc, #112]	; (8001740 <main+0x418>)
 80016ce:	edc3 7a00 	vstr	s15, [r3]
			{
				HAL_UART_Transmit(&huart2, Current_Sensed, sizeof(Current_Sensed), HAL_MAX_DELAY);
				//HAL_UART_Transmit(&huart2, ADC_buffer, sizeof(ADC_buffer), HAL_MAX_DELAY);
				k=0;
			}*/
			k++; //value used for debug
 80016d2:	4b1c      	ldr	r3, [pc, #112]	; (8001744 <main+0x41c>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	3301      	adds	r3, #1
 80016d8:	4a1a      	ldr	r2, [pc, #104]	; (8001744 <main+0x41c>)
 80016da:	6013      	str	r3, [r2, #0]
			DMA_Received=0;
 80016dc:	4b17      	ldr	r3, [pc, #92]	; (800173c <main+0x414>)
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]
		}
		if (CounterTaken==1)
 80016e2:	4b19      	ldr	r3, [pc, #100]	; (8001748 <main+0x420>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d109      	bne.n	80016fe <main+0x3d6>
		{
			RotSpeed = SpeedCalculation(EncoderCounterValue);
 80016ea:	4b18      	ldr	r3, [pc, #96]	; (800174c <main+0x424>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff fdd6 	bl	80012a0 <SpeedCalculation>
 80016f4:	ed87 0a19 	vstr	s0, [r7, #100]	; 0x64
			CounterTaken=0;
 80016f8:	4b13      	ldr	r3, [pc, #76]	; (8001748 <main+0x420>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
		}
		if(k==54321)
 80016fe:	4b11      	ldr	r3, [pc, #68]	; (8001744 <main+0x41c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f24d 4231 	movw	r2, #54321	; 0xd431
 8001706:	4293      	cmp	r3, r2
 8001708:	f47f ae6c 	bne.w	80013e4 <main+0xbc>
		{
			sprintf(Speed_Sensed, "speed value is %.1f radiant/second \r\n ", RotSpeed);
 800170c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800170e:	f7fe ff53 	bl	80005b8 <__aeabi_f2d>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	490e      	ldr	r1, [pc, #56]	; (8001750 <main+0x428>)
 8001718:	480e      	ldr	r0, [pc, #56]	; (8001754 <main+0x42c>)
 800171a:	f009 f935 	bl	800a988 <siprintf>
			HAL_UART_Transmit(&huart2,Speed_Sensed , sizeof(Speed_Sensed), HAL_MAX_DELAY);
 800171e:	f04f 33ff 	mov.w	r3, #4294967295
 8001722:	2232      	movs	r2, #50	; 0x32
 8001724:	490b      	ldr	r1, [pc, #44]	; (8001754 <main+0x42c>)
 8001726:	4803      	ldr	r0, [pc, #12]	; (8001734 <main+0x40c>)
 8001728:	f006 fa81 	bl	8007c2e <HAL_UART_Transmit>
		if(uartRxReceived){
 800172c:	e65a      	b.n	80013e4 <main+0xbc>
 800172e:	bf00      	nop
 8001730:	20000084 	.word	0x20000084
 8001734:	20000598 	.word	0x20000598
 8001738:	20000000 	.word	0x20000000
 800173c:	20000634 	.word	0x20000634
 8001740:	200006a4 	.word	0x200006a4
 8001744:	200006dc 	.word	0x200006dc
 8001748:	20000718 	.word	0x20000718
 800174c:	200006e0 	.word	0x200006e0
 8001750:	0800e6c8 	.word	0x0800e6c8
 8001754:	200006e4 	.word	0x200006e4

08001758 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b094      	sub	sp, #80	; 0x50
 800175c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800175e:	f107 0318 	add.w	r3, r7, #24
 8001762:	2238      	movs	r2, #56	; 0x38
 8001764:	2100      	movs	r1, #0
 8001766:	4618      	mov	r0, r3
 8001768:	f008 fa86 	bl	8009c78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
 8001778:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800177a:	2000      	movs	r0, #0
 800177c:	f003 fb00 	bl	8004d80 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001780:	2302      	movs	r3, #2
 8001782:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001784:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001788:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800178a:	2340      	movs	r3, #64	; 0x40
 800178c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800178e:	2302      	movs	r3, #2
 8001790:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001792:	2302      	movs	r3, #2
 8001794:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001796:	2304      	movs	r3, #4
 8001798:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800179a:	2355      	movs	r3, #85	; 0x55
 800179c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800179e:	2302      	movs	r3, #2
 80017a0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017a2:	2302      	movs	r3, #2
 80017a4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017a6:	2302      	movs	r3, #2
 80017a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017aa:	f107 0318 	add.w	r3, r7, #24
 80017ae:	4618      	mov	r0, r3
 80017b0:	f003 fb8a 	bl	8004ec8 <HAL_RCC_OscConfig>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <SystemClock_Config+0x66>
  {
    Error_Handler();
 80017ba:	f000 fb81 	bl	8001ec0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017be:	230f      	movs	r3, #15
 80017c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017c2:	2303      	movs	r3, #3
 80017c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017c6:	2300      	movs	r3, #0
 80017c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017ca:	2300      	movs	r3, #0
 80017cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	2104      	movs	r1, #4
 80017d6:	4618      	mov	r0, r3
 80017d8:	f003 fe8e 	bl	80054f8 <HAL_RCC_ClockConfig>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80017e2:	f000 fb6d 	bl	8001ec0 <Error_Handler>
  }
}
 80017e6:	bf00      	nop
 80017e8:	3750      	adds	r7, #80	; 0x50
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
	...

080017f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08c      	sub	sp, #48	; 0x30
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80017f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001802:	1d3b      	adds	r3, r7, #4
 8001804:	2220      	movs	r2, #32
 8001806:	2100      	movs	r1, #0
 8001808:	4618      	mov	r0, r3
 800180a:	f008 fa35 	bl	8009c78 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800180e:	4b33      	ldr	r3, [pc, #204]	; (80018dc <MX_ADC1_Init+0xec>)
 8001810:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001814:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001816:	4b31      	ldr	r3, [pc, #196]	; (80018dc <MX_ADC1_Init+0xec>)
 8001818:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800181c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800181e:	4b2f      	ldr	r3, [pc, #188]	; (80018dc <MX_ADC1_Init+0xec>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001824:	4b2d      	ldr	r3, [pc, #180]	; (80018dc <MX_ADC1_Init+0xec>)
 8001826:	2200      	movs	r2, #0
 8001828:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800182a:	4b2c      	ldr	r3, [pc, #176]	; (80018dc <MX_ADC1_Init+0xec>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001830:	4b2a      	ldr	r3, [pc, #168]	; (80018dc <MX_ADC1_Init+0xec>)
 8001832:	2200      	movs	r2, #0
 8001834:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001836:	4b29      	ldr	r3, [pc, #164]	; (80018dc <MX_ADC1_Init+0xec>)
 8001838:	2204      	movs	r2, #4
 800183a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800183c:	4b27      	ldr	r3, [pc, #156]	; (80018dc <MX_ADC1_Init+0xec>)
 800183e:	2200      	movs	r2, #0
 8001840:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001842:	4b26      	ldr	r3, [pc, #152]	; (80018dc <MX_ADC1_Init+0xec>)
 8001844:	2200      	movs	r2, #0
 8001846:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001848:	4b24      	ldr	r3, [pc, #144]	; (80018dc <MX_ADC1_Init+0xec>)
 800184a:	2201      	movs	r2, #1
 800184c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800184e:	4b23      	ldr	r3, [pc, #140]	; (80018dc <MX_ADC1_Init+0xec>)
 8001850:	2200      	movs	r2, #0
 8001852:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T8_TRGO;
 8001856:	4b21      	ldr	r3, [pc, #132]	; (80018dc <MX_ADC1_Init+0xec>)
 8001858:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 800185c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800185e:	4b1f      	ldr	r3, [pc, #124]	; (80018dc <MX_ADC1_Init+0xec>)
 8001860:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001864:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001866:	4b1d      	ldr	r3, [pc, #116]	; (80018dc <MX_ADC1_Init+0xec>)
 8001868:	2201      	movs	r2, #1
 800186a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800186e:	4b1b      	ldr	r3, [pc, #108]	; (80018dc <MX_ADC1_Init+0xec>)
 8001870:	2200      	movs	r2, #0
 8001872:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001874:	4b19      	ldr	r3, [pc, #100]	; (80018dc <MX_ADC1_Init+0xec>)
 8001876:	2200      	movs	r2, #0
 8001878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800187c:	4817      	ldr	r0, [pc, #92]	; (80018dc <MX_ADC1_Init+0xec>)
 800187e:	f001 f98d 	bl	8002b9c <HAL_ADC_Init>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8001888:	f000 fb1a 	bl	8001ec0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800188c:	2300      	movs	r3, #0
 800188e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001890:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001894:	4619      	mov	r1, r3
 8001896:	4811      	ldr	r0, [pc, #68]	; (80018dc <MX_ADC1_Init+0xec>)
 8001898:	f002 fc22 	bl	80040e0 <HAL_ADCEx_MultiModeConfigChannel>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80018a2:	f000 fb0d 	bl	8001ec0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80018a6:	4b0e      	ldr	r3, [pc, #56]	; (80018e0 <MX_ADC1_Init+0xf0>)
 80018a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018aa:	2306      	movs	r3, #6
 80018ac:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80018b2:	237f      	movs	r3, #127	; 0x7f
 80018b4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80018b6:	2304      	movs	r3, #4
 80018b8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80018ba:	2300      	movs	r3, #0
 80018bc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018be:	1d3b      	adds	r3, r7, #4
 80018c0:	4619      	mov	r1, r3
 80018c2:	4806      	ldr	r0, [pc, #24]	; (80018dc <MX_ADC1_Init+0xec>)
 80018c4:	f001 fde0 	bl	8003488 <HAL_ADC_ConfigChannel>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80018ce:	f000 faf7 	bl	8001ec0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80018d2:	bf00      	nop
 80018d4:	3730      	adds	r7, #48	; 0x30
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	2000039c 	.word	0x2000039c
 80018e0:	04300002 	.word	0x04300002

080018e4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b09c      	sub	sp, #112	; 0x70
 80018e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018ea:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	605a      	str	r2, [r3, #4]
 80018f4:	609a      	str	r2, [r3, #8]
 80018f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018f8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001904:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
 800190e:	609a      	str	r2, [r3, #8]
 8001910:	60da      	str	r2, [r3, #12]
 8001912:	611a      	str	r2, [r3, #16]
 8001914:	615a      	str	r2, [r3, #20]
 8001916:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001918:	1d3b      	adds	r3, r7, #4
 800191a:	2234      	movs	r2, #52	; 0x34
 800191c:	2100      	movs	r1, #0
 800191e:	4618      	mov	r0, r3
 8001920:	f008 f9aa 	bl	8009c78 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001924:	4b4d      	ldr	r3, [pc, #308]	; (8001a5c <MX_TIM1_Init+0x178>)
 8001926:	4a4e      	ldr	r2, [pc, #312]	; (8001a60 <MX_TIM1_Init+0x17c>)
 8001928:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800192a:	4b4c      	ldr	r3, [pc, #304]	; (8001a5c <MX_TIM1_Init+0x178>)
 800192c:	2200      	movs	r2, #0
 800192e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001930:	4b4a      	ldr	r3, [pc, #296]	; (8001a5c <MX_TIM1_Init+0x178>)
 8001932:	2220      	movs	r2, #32
 8001934:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5312;
 8001936:	4b49      	ldr	r3, [pc, #292]	; (8001a5c <MX_TIM1_Init+0x178>)
 8001938:	f44f 52a6 	mov.w	r2, #5312	; 0x14c0
 800193c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800193e:	4b47      	ldr	r3, [pc, #284]	; (8001a5c <MX_TIM1_Init+0x178>)
 8001940:	2200      	movs	r2, #0
 8001942:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001944:	4b45      	ldr	r3, [pc, #276]	; (8001a5c <MX_TIM1_Init+0x178>)
 8001946:	2200      	movs	r2, #0
 8001948:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800194a:	4b44      	ldr	r3, [pc, #272]	; (8001a5c <MX_TIM1_Init+0x178>)
 800194c:	2280      	movs	r2, #128	; 0x80
 800194e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001950:	4842      	ldr	r0, [pc, #264]	; (8001a5c <MX_TIM1_Init+0x178>)
 8001952:	f004 fa0f 	bl	8005d74 <HAL_TIM_Base_Init>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800195c:	f000 fab0 	bl	8001ec0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001960:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001964:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001966:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800196a:	4619      	mov	r1, r3
 800196c:	483b      	ldr	r0, [pc, #236]	; (8001a5c <MX_TIM1_Init+0x178>)
 800196e:	f005 f905 	bl	8006b7c <HAL_TIM_ConfigClockSource>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001978:	f000 faa2 	bl	8001ec0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800197c:	4837      	ldr	r0, [pc, #220]	; (8001a5c <MX_TIM1_Init+0x178>)
 800197e:	f004 fb1d 	bl	8005fbc <HAL_TIM_PWM_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001988:	f000 fa9a 	bl	8001ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800198c:	2300      	movs	r3, #0
 800198e:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001990:	2300      	movs	r3, #0
 8001992:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001994:	2300      	movs	r3, #0
 8001996:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001998:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800199c:	4619      	mov	r1, r3
 800199e:	482f      	ldr	r0, [pc, #188]	; (8001a5c <MX_TIM1_Init+0x178>)
 80019a0:	f005 ff68 	bl	8007874 <HAL_TIMEx_MasterConfigSynchronization>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80019aa:	f000 fa89 	bl	8001ec0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019ae:	2360      	movs	r3, #96	; 0x60
 80019b0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 1328;
 80019b2:	f44f 63a6 	mov.w	r3, #1328	; 0x530
 80019b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019b8:	2300      	movs	r3, #0
 80019ba:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019bc:	2300      	movs	r3, #0
 80019be:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019c0:	2300      	movs	r3, #0
 80019c2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019c4:	2300      	movs	r3, #0
 80019c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019c8:	2300      	movs	r3, #0
 80019ca:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019cc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80019d0:	2200      	movs	r2, #0
 80019d2:	4619      	mov	r1, r3
 80019d4:	4821      	ldr	r0, [pc, #132]	; (8001a5c <MX_TIM1_Init+0x178>)
 80019d6:	f004 ffbd 	bl	8006954 <HAL_TIM_PWM_ConfigChannel>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80019e0:	f000 fa6e 	bl	8001ec0 <Error_Handler>
  }
  sConfigOC.Pulse = 3986;
 80019e4:	f640 7392 	movw	r3, #3986	; 0xf92
 80019e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019ea:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80019ee:	2204      	movs	r2, #4
 80019f0:	4619      	mov	r1, r3
 80019f2:	481a      	ldr	r0, [pc, #104]	; (8001a5c <MX_TIM1_Init+0x178>)
 80019f4:	f004 ffae 	bl	8006954 <HAL_TIM_PWM_ConfigChannel>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 80019fe:	f000 fa5f 	bl	8001ec0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a02:	2300      	movs	r3, #0
 8001a04:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a06:	2300      	movs	r3, #0
 8001a08:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 203;
 8001a0e:	23cb      	movs	r3, #203	; 0xcb
 8001a10:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a12:	2300      	movs	r3, #0
 8001a14:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a1a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001a20:	2300      	movs	r3, #0
 8001a22:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a24:	2300      	movs	r3, #0
 8001a26:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a2c:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001a32:	2300      	movs	r3, #0
 8001a34:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a36:	2300      	movs	r3, #0
 8001a38:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4807      	ldr	r0, [pc, #28]	; (8001a5c <MX_TIM1_Init+0x178>)
 8001a40:	f005 ff9a 	bl	8007978 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_TIM1_Init+0x16a>
  {
    Error_Handler();
 8001a4a:	f000 fa39 	bl	8001ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a4e:	4803      	ldr	r0, [pc, #12]	; (8001a5c <MX_TIM1_Init+0x178>)
 8001a50:	f000 fb7a 	bl	8002148 <HAL_TIM_MspPostInit>

}
 8001a54:	bf00      	nop
 8001a56:	3770      	adds	r7, #112	; 0x70
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20000468 	.word	0x20000468
 8001a60:	40012c00 	.word	0x40012c00

08001a64 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b08c      	sub	sp, #48	; 0x30
 8001a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a6a:	f107 030c 	add.w	r3, r7, #12
 8001a6e:	2224      	movs	r2, #36	; 0x24
 8001a70:	2100      	movs	r1, #0
 8001a72:	4618      	mov	r0, r3
 8001a74:	f008 f900 	bl	8009c78 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a78:	463b      	mov	r3, r7
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	605a      	str	r2, [r3, #4]
 8001a80:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a82:	4b21      	ldr	r3, [pc, #132]	; (8001b08 <MX_TIM3_Init+0xa4>)
 8001a84:	4a21      	ldr	r2, [pc, #132]	; (8001b0c <MX_TIM3_Init+0xa8>)
 8001a86:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a88:	4b1f      	ldr	r3, [pc, #124]	; (8001b08 <MX_TIM3_Init+0xa4>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a8e:	4b1e      	ldr	r3, [pc, #120]	; (8001b08 <MX_TIM3_Init+0xa4>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a94:	4b1c      	ldr	r3, [pc, #112]	; (8001b08 <MX_TIM3_Init+0xa4>)
 8001a96:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a9a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a9c:	4b1a      	ldr	r3, [pc, #104]	; (8001b08 <MX_TIM3_Init+0xa4>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa2:	4b19      	ldr	r3, [pc, #100]	; (8001b08 <MX_TIM3_Init+0xa4>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001aac:	2300      	movs	r3, #0
 8001aae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001abc:	2300      	movs	r3, #0
 8001abe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001acc:	f107 030c 	add.w	r3, r7, #12
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	480d      	ldr	r0, [pc, #52]	; (8001b08 <MX_TIM3_Init+0xa4>)
 8001ad4:	f004 fc6a 	bl	80063ac <HAL_TIM_Encoder_Init>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001ade:	f000 f9ef 	bl	8001ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001aea:	463b      	mov	r3, r7
 8001aec:	4619      	mov	r1, r3
 8001aee:	4806      	ldr	r0, [pc, #24]	; (8001b08 <MX_TIM3_Init+0xa4>)
 8001af0:	f005 fec0 	bl	8007874 <HAL_TIMEx_MasterConfigSynchronization>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001afa:	f000 f9e1 	bl	8001ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001afe:	bf00      	nop
 8001b00:	3730      	adds	r7, #48	; 0x30
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	200004b4 	.word	0x200004b4
 8001b0c:	40000400 	.word	0x40000400

08001b10 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b088      	sub	sp, #32
 8001b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b16:	f107 0310 	add.w	r3, r7, #16
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
 8001b20:	609a      	str	r2, [r3, #8]
 8001b22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b24:	1d3b      	adds	r3, r7, #4
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]
 8001b2c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b2e:	4b1d      	ldr	r3, [pc, #116]	; (8001ba4 <MX_TIM4_Init+0x94>)
 8001b30:	4a1d      	ldr	r2, [pc, #116]	; (8001ba8 <MX_TIM4_Init+0x98>)
 8001b32:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 17000-1;
 8001b34:	4b1b      	ldr	r3, [pc, #108]	; (8001ba4 <MX_TIM4_Init+0x94>)
 8001b36:	f244 2267 	movw	r2, #16999	; 0x4267
 8001b3a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b3c:	4b19      	ldr	r3, [pc, #100]	; (8001ba4 <MX_TIM4_Init+0x94>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8001b42:	4b18      	ldr	r3, [pc, #96]	; (8001ba4 <MX_TIM4_Init+0x94>)
 8001b44:	2263      	movs	r2, #99	; 0x63
 8001b46:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b48:	4b16      	ldr	r3, [pc, #88]	; (8001ba4 <MX_TIM4_Init+0x94>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b4e:	4b15      	ldr	r3, [pc, #84]	; (8001ba4 <MX_TIM4_Init+0x94>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b54:	4813      	ldr	r0, [pc, #76]	; (8001ba4 <MX_TIM4_Init+0x94>)
 8001b56:	f004 f90d 	bl	8005d74 <HAL_TIM_Base_Init>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001b60:	f000 f9ae 	bl	8001ec0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b68:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001b6a:	f107 0310 	add.w	r3, r7, #16
 8001b6e:	4619      	mov	r1, r3
 8001b70:	480c      	ldr	r0, [pc, #48]	; (8001ba4 <MX_TIM4_Init+0x94>)
 8001b72:	f005 f803 	bl	8006b7c <HAL_TIM_ConfigClockSource>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001b7c:	f000 f9a0 	bl	8001ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b80:	2300      	movs	r3, #0
 8001b82:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b88:	1d3b      	adds	r3, r7, #4
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4805      	ldr	r0, [pc, #20]	; (8001ba4 <MX_TIM4_Init+0x94>)
 8001b8e:	f005 fe71 	bl	8007874 <HAL_TIMEx_MasterConfigSynchronization>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001b98:	f000 f992 	bl	8001ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001b9c:	bf00      	nop
 8001b9e:	3720      	adds	r7, #32
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20000500 	.word	0x20000500
 8001ba8:	40000800 	.word	0x40000800

08001bac <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b088      	sub	sp, #32
 8001bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bb2:	f107 0310 	add.w	r3, r7, #16
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]
 8001bbc:	609a      	str	r2, [r3, #8]
 8001bbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bc0:	1d3b      	adds	r3, r7, #4
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	605a      	str	r2, [r3, #4]
 8001bc8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001bca:	4b20      	ldr	r3, [pc, #128]	; (8001c4c <MX_TIM8_Init+0xa0>)
 8001bcc:	4a20      	ldr	r2, [pc, #128]	; (8001c50 <MX_TIM8_Init+0xa4>)
 8001bce:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001bd0:	4b1e      	ldr	r3, [pc, #120]	; (8001c4c <MX_TIM8_Init+0xa0>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bd6:	4b1d      	ldr	r3, [pc, #116]	; (8001c4c <MX_TIM8_Init+0xa0>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 530;
 8001bdc:	4b1b      	ldr	r3, [pc, #108]	; (8001c4c <MX_TIM8_Init+0xa0>)
 8001bde:	f240 2212 	movw	r2, #530	; 0x212
 8001be2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001be4:	4b19      	ldr	r3, [pc, #100]	; (8001c4c <MX_TIM8_Init+0xa0>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001bea:	4b18      	ldr	r3, [pc, #96]	; (8001c4c <MX_TIM8_Init+0xa0>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bf0:	4b16      	ldr	r3, [pc, #88]	; (8001c4c <MX_TIM8_Init+0xa0>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001bf6:	4815      	ldr	r0, [pc, #84]	; (8001c4c <MX_TIM8_Init+0xa0>)
 8001bf8:	f004 f8bc 	bl	8005d74 <HAL_TIM_Base_Init>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001c02:	f000 f95d 	bl	8001ec0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c0a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001c0c:	f107 0310 	add.w	r3, r7, #16
 8001c10:	4619      	mov	r1, r3
 8001c12:	480e      	ldr	r0, [pc, #56]	; (8001c4c <MX_TIM8_Init+0xa0>)
 8001c14:	f004 ffb2 	bl	8006b7c <HAL_TIM_ConfigClockSource>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001c1e:	f000 f94f 	bl	8001ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001c22:	2320      	movs	r3, #32
 8001c24:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c26:	2300      	movs	r3, #0
 8001c28:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001c2a:	2380      	movs	r3, #128	; 0x80
 8001c2c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001c2e:	1d3b      	adds	r3, r7, #4
 8001c30:	4619      	mov	r1, r3
 8001c32:	4806      	ldr	r0, [pc, #24]	; (8001c4c <MX_TIM8_Init+0xa0>)
 8001c34:	f005 fe1e 	bl	8007874 <HAL_TIMEx_MasterConfigSynchronization>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001c3e:	f000 f93f 	bl	8001ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001c42:	bf00      	nop
 8001c44:	3720      	adds	r7, #32
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	2000054c 	.word	0x2000054c
 8001c50:	40013400 	.word	0x40013400

08001c54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c58:	4b22      	ldr	r3, [pc, #136]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001c5a:	4a23      	ldr	r2, [pc, #140]	; (8001ce8 <MX_USART2_UART_Init+0x94>)
 8001c5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c5e:	4b21      	ldr	r3, [pc, #132]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001c60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c66:	4b1f      	ldr	r3, [pc, #124]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c6c:	4b1d      	ldr	r3, [pc, #116]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c72:	4b1c      	ldr	r3, [pc, #112]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c78:	4b1a      	ldr	r3, [pc, #104]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001c7a:	220c      	movs	r2, #12
 8001c7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c7e:	4b19      	ldr	r3, [pc, #100]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c84:	4b17      	ldr	r3, [pc, #92]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c8a:	4b16      	ldr	r3, [pc, #88]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c90:	4b14      	ldr	r3, [pc, #80]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c96:	4b13      	ldr	r3, [pc, #76]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c9c:	4811      	ldr	r0, [pc, #68]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001c9e:	f005 ff76 	bl	8007b8e <HAL_UART_Init>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001ca8:	f000 f90a 	bl	8001ec0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001cac:	2100      	movs	r1, #0
 8001cae:	480d      	ldr	r0, [pc, #52]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001cb0:	f007 fee9 	bl	8009a86 <HAL_UARTEx_SetTxFifoThreshold>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001cba:	f000 f901 	bl	8001ec0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	4808      	ldr	r0, [pc, #32]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001cc2:	f007 ff1e 	bl	8009b02 <HAL_UARTEx_SetRxFifoThreshold>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001ccc:	f000 f8f8 	bl	8001ec0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001cd0:	4804      	ldr	r0, [pc, #16]	; (8001ce4 <MX_USART2_UART_Init+0x90>)
 8001cd2:	f007 fe9f 	bl	8009a14 <HAL_UARTEx_DisableFifoMode>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001cdc:	f000 f8f0 	bl	8001ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ce0:	bf00      	nop
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20000598 	.word	0x20000598
 8001ce8:	40004400 	.word	0x40004400

08001cec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001cf2:	4b12      	ldr	r3, [pc, #72]	; (8001d3c <MX_DMA_Init+0x50>)
 8001cf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cf6:	4a11      	ldr	r2, [pc, #68]	; (8001d3c <MX_DMA_Init+0x50>)
 8001cf8:	f043 0304 	orr.w	r3, r3, #4
 8001cfc:	6493      	str	r3, [r2, #72]	; 0x48
 8001cfe:	4b0f      	ldr	r3, [pc, #60]	; (8001d3c <MX_DMA_Init+0x50>)
 8001d00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d02:	f003 0304 	and.w	r3, r3, #4
 8001d06:	607b      	str	r3, [r7, #4]
 8001d08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d0a:	4b0c      	ldr	r3, [pc, #48]	; (8001d3c <MX_DMA_Init+0x50>)
 8001d0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d0e:	4a0b      	ldr	r2, [pc, #44]	; (8001d3c <MX_DMA_Init+0x50>)
 8001d10:	f043 0301 	orr.w	r3, r3, #1
 8001d14:	6493      	str	r3, [r2, #72]	; 0x48
 8001d16:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <MX_DMA_Init+0x50>)
 8001d18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d1a:	f003 0301 	and.w	r3, r3, #1
 8001d1e:	603b      	str	r3, [r7, #0]
 8001d20:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001d22:	2200      	movs	r2, #0
 8001d24:	2100      	movs	r1, #0
 8001d26:	200b      	movs	r0, #11
 8001d28:	f002 fb36 	bl	8004398 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001d2c:	200b      	movs	r0, #11
 8001d2e:	f002 fb4d 	bl	80043cc <HAL_NVIC_EnableIRQ>

}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40021000 	.word	0x40021000

08001d40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b088      	sub	sp, #32
 8001d44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d46:	f107 030c 	add.w	r3, r7, #12
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	605a      	str	r2, [r3, #4]
 8001d50:	609a      	str	r2, [r3, #8]
 8001d52:	60da      	str	r2, [r3, #12]
 8001d54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d56:	4b2f      	ldr	r3, [pc, #188]	; (8001e14 <MX_GPIO_Init+0xd4>)
 8001d58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d5a:	4a2e      	ldr	r2, [pc, #184]	; (8001e14 <MX_GPIO_Init+0xd4>)
 8001d5c:	f043 0304 	orr.w	r3, r3, #4
 8001d60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d62:	4b2c      	ldr	r3, [pc, #176]	; (8001e14 <MX_GPIO_Init+0xd4>)
 8001d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d66:	f003 0304 	and.w	r3, r3, #4
 8001d6a:	60bb      	str	r3, [r7, #8]
 8001d6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d6e:	4b29      	ldr	r3, [pc, #164]	; (8001e14 <MX_GPIO_Init+0xd4>)
 8001d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d72:	4a28      	ldr	r2, [pc, #160]	; (8001e14 <MX_GPIO_Init+0xd4>)
 8001d74:	f043 0320 	orr.w	r3, r3, #32
 8001d78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d7a:	4b26      	ldr	r3, [pc, #152]	; (8001e14 <MX_GPIO_Init+0xd4>)
 8001d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d7e:	f003 0320 	and.w	r3, r3, #32
 8001d82:	607b      	str	r3, [r7, #4]
 8001d84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d86:	4b23      	ldr	r3, [pc, #140]	; (8001e14 <MX_GPIO_Init+0xd4>)
 8001d88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d8a:	4a22      	ldr	r2, [pc, #136]	; (8001e14 <MX_GPIO_Init+0xd4>)
 8001d8c:	f043 0301 	orr.w	r3, r3, #1
 8001d90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d92:	4b20      	ldr	r3, [pc, #128]	; (8001e14 <MX_GPIO_Init+0xd4>)
 8001d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	603b      	str	r3, [r7, #0]
 8001d9c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	2102      	movs	r1, #2
 8001da2:	481d      	ldr	r0, [pc, #116]	; (8001e18 <MX_GPIO_Init+0xd8>)
 8001da4:	f002 ffd4 	bl	8004d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8001da8:	2200      	movs	r2, #0
 8001daa:	2120      	movs	r1, #32
 8001dac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001db0:	f002 ffce 	bl	8004d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_BUTTON_Pin */
  GPIO_InitStruct.Pin = BLUE_BUTTON_Pin;
 8001db4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001db8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001dba:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001dbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BLUE_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001dc4:	f107 030c 	add.w	r3, r7, #12
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4813      	ldr	r0, [pc, #76]	; (8001e18 <MX_GPIO_Init+0xd8>)
 8001dcc:	f002 fe3e 	bl	8004a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : ISO_RESET_Pin */
  GPIO_InitStruct.Pin = ISO_RESET_Pin;
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ISO_RESET_GPIO_Port, &GPIO_InitStruct);
 8001de0:	f107 030c 	add.w	r3, r7, #12
 8001de4:	4619      	mov	r1, r3
 8001de6:	480c      	ldr	r0, [pc, #48]	; (8001e18 <MX_GPIO_Init+0xd8>)
 8001de8:	f002 fe30 	bl	8004a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 8001dec:	2320      	movs	r3, #32
 8001dee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df0:	2301      	movs	r3, #1
 8001df2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df4:	2300      	movs	r3, #0
 8001df6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 8001dfc:	f107 030c 	add.w	r3, r7, #12
 8001e00:	4619      	mov	r1, r3
 8001e02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e06:	f002 fe21 	bl	8004a4c <HAL_GPIO_Init>

}
 8001e0a:	bf00      	nop
 8001e0c:	3720      	adds	r7, #32
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40021000 	.word	0x40021000
 8001e18:	48000800 	.word	0x48000800

08001e1c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart){
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
	uartRxReceived=1;
 8001e24:	4b05      	ldr	r3, [pc, #20]	; (8001e3c <HAL_UART_RxCpltCallback+0x20>)
 8001e26:	2201      	movs	r2, #1
 8001e28:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	4904      	ldr	r1, [pc, #16]	; (8001e40 <HAL_UART_RxCpltCallback+0x24>)
 8001e2e:	4805      	ldr	r0, [pc, #20]	; (8001e44 <HAL_UART_RxCpltCallback+0x28>)
 8001e30:	f005 ff94 	bl	8007d5c <HAL_UART_Receive_IT>

}
 8001e34:	bf00      	nop
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	20000630 	.word	0x20000630
 8001e40:	20000638 	.word	0x20000638
 8001e44:	20000598 	.word	0x20000598

08001e48 <HAL_ADC_ConvCpltCallback>:
 * @brief  ADC callback function
 * @note   This function is called  when the DMA buffer of ADC value is full. The DMA_Received variable is set to 1 to start data conversion in the main
 * @param  ADC handler
 * @retval None
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef*hadc){
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
	//HAL_UART_Transmit(&huart2, "DMA callback entered \r\n", sizeof("DMA callback entered \r\n"), HAL_MAX_DELAY);
	DMA_Received=1;
 8001e50:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001e52:	2201      	movs	r2, #1
 8001e54:	601a      	str	r2, [r3, #0]
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	20000634 	.word	0x20000634

08001e68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a0d      	ldr	r2, [pc, #52]	; (8001eac <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d101      	bne.n	8001e7e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001e7a:	f000 fbe5 	bl	8002648 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM4)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a0b      	ldr	r2, [pc, #44]	; (8001eb0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d10c      	bne.n	8001ea2 <HAL_TIM_PeriodElapsedCallback+0x3a>
	{
		EncoderCounterValue=__HAL_TIM_GET_COUNTER(&htim3);
 8001e88:	4b0a      	ldr	r3, [pc, #40]	; (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8e:	4a0a      	ldr	r2, [pc, #40]	; (8001eb8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001e90:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COUNTER(&htim3, HALF_COUNTER_ENCODER);
 8001e92:	4b08      	ldr	r3, [pc, #32]	; (8001eb4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001e9a:	625a      	str	r2, [r3, #36]	; 0x24
		CounterTaken = 1;
 8001e9c:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END Callback 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40001000 	.word	0x40001000
 8001eb0:	40000800 	.word	0x40000800
 8001eb4:	200004b4 	.word	0x200004b4
 8001eb8:	200006e0 	.word	0x200006e0
 8001ebc:	20000718 	.word	0x20000718

08001ec0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ec4:	b672      	cpsid	i
}
 8001ec6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001ec8:	e7fe      	b.n	8001ec8 <Error_Handler+0x8>
	...

08001ecc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ed2:	4b0f      	ldr	r3, [pc, #60]	; (8001f10 <HAL_MspInit+0x44>)
 8001ed4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ed6:	4a0e      	ldr	r2, [pc, #56]	; (8001f10 <HAL_MspInit+0x44>)
 8001ed8:	f043 0301 	orr.w	r3, r3, #1
 8001edc:	6613      	str	r3, [r2, #96]	; 0x60
 8001ede:	4b0c      	ldr	r3, [pc, #48]	; (8001f10 <HAL_MspInit+0x44>)
 8001ee0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ee2:	f003 0301 	and.w	r3, r3, #1
 8001ee6:	607b      	str	r3, [r7, #4]
 8001ee8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eea:	4b09      	ldr	r3, [pc, #36]	; (8001f10 <HAL_MspInit+0x44>)
 8001eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eee:	4a08      	ldr	r2, [pc, #32]	; (8001f10 <HAL_MspInit+0x44>)
 8001ef0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ef4:	6593      	str	r3, [r2, #88]	; 0x58
 8001ef6:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <HAL_MspInit+0x44>)
 8001ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001efa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001efe:	603b      	str	r3, [r7, #0]
 8001f00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f02:	bf00      	nop
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	40021000 	.word	0x40021000

08001f14 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b09a      	sub	sp, #104	; 0x68
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f1c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	605a      	str	r2, [r3, #4]
 8001f26:	609a      	str	r2, [r3, #8]
 8001f28:	60da      	str	r2, [r3, #12]
 8001f2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f2c:	f107 0310 	add.w	r3, r7, #16
 8001f30:	2244      	movs	r2, #68	; 0x44
 8001f32:	2100      	movs	r1, #0
 8001f34:	4618      	mov	r0, r3
 8001f36:	f007 fe9f 	bl	8009c78 <memset>
  if(hadc->Instance==ADC1)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f42:	d167      	bne.n	8002014 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001f44:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f48:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001f4a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001f4e:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f50:	f107 0310 	add.w	r3, r7, #16
 8001f54:	4618      	mov	r0, r3
 8001f56:	f003 fd1d 	bl	8005994 <HAL_RCCEx_PeriphCLKConfig>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001f60:	f7ff ffae 	bl	8001ec0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001f64:	4b2d      	ldr	r3, [pc, #180]	; (800201c <HAL_ADC_MspInit+0x108>)
 8001f66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f68:	4a2c      	ldr	r2, [pc, #176]	; (800201c <HAL_ADC_MspInit+0x108>)
 8001f6a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f6e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f70:	4b2a      	ldr	r3, [pc, #168]	; (800201c <HAL_ADC_MspInit+0x108>)
 8001f72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f78:	60fb      	str	r3, [r7, #12]
 8001f7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7c:	4b27      	ldr	r3, [pc, #156]	; (800201c <HAL_ADC_MspInit+0x108>)
 8001f7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f80:	4a26      	ldr	r2, [pc, #152]	; (800201c <HAL_ADC_MspInit+0x108>)
 8001f82:	f043 0301 	orr.w	r3, r3, #1
 8001f86:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f88:	4b24      	ldr	r3, [pc, #144]	; (800201c <HAL_ADC_MspInit+0x108>)
 8001f8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	60bb      	str	r3, [r7, #8]
 8001f92:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC_CURRENT_Pin;
 8001f94:	2301      	movs	r3, #1
 8001f96:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(ADC_CURRENT_GPIO_Port, &GPIO_InitStruct);
 8001fa0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001faa:	f002 fd4f 	bl	8004a4c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001fae:	4b1c      	ldr	r3, [pc, #112]	; (8002020 <HAL_ADC_MspInit+0x10c>)
 8001fb0:	4a1c      	ldr	r2, [pc, #112]	; (8002024 <HAL_ADC_MspInit+0x110>)
 8001fb2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001fb4:	4b1a      	ldr	r3, [pc, #104]	; (8002020 <HAL_ADC_MspInit+0x10c>)
 8001fb6:	2205      	movs	r2, #5
 8001fb8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fba:	4b19      	ldr	r3, [pc, #100]	; (8002020 <HAL_ADC_MspInit+0x10c>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fc0:	4b17      	ldr	r3, [pc, #92]	; (8002020 <HAL_ADC_MspInit+0x10c>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001fc6:	4b16      	ldr	r3, [pc, #88]	; (8002020 <HAL_ADC_MspInit+0x10c>)
 8001fc8:	2280      	movs	r2, #128	; 0x80
 8001fca:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001fcc:	4b14      	ldr	r3, [pc, #80]	; (8002020 <HAL_ADC_MspInit+0x10c>)
 8001fce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001fd2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001fd4:	4b12      	ldr	r3, [pc, #72]	; (8002020 <HAL_ADC_MspInit+0x10c>)
 8001fd6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fda:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001fdc:	4b10      	ldr	r3, [pc, #64]	; (8002020 <HAL_ADC_MspInit+0x10c>)
 8001fde:	2220      	movs	r2, #32
 8001fe0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001fe2:	4b0f      	ldr	r3, [pc, #60]	; (8002020 <HAL_ADC_MspInit+0x10c>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001fe8:	480d      	ldr	r0, [pc, #52]	; (8002020 <HAL_ADC_MspInit+0x10c>)
 8001fea:	f002 f9fd 	bl	80043e8 <HAL_DMA_Init>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001ff4:	f7ff ff64 	bl	8001ec0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4a09      	ldr	r2, [pc, #36]	; (8002020 <HAL_ADC_MspInit+0x10c>)
 8001ffc:	655a      	str	r2, [r3, #84]	; 0x54
 8001ffe:	4a08      	ldr	r2, [pc, #32]	; (8002020 <HAL_ADC_MspInit+0x10c>)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002004:	2200      	movs	r2, #0
 8002006:	2100      	movs	r1, #0
 8002008:	2012      	movs	r0, #18
 800200a:	f002 f9c5 	bl	8004398 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800200e:	2012      	movs	r0, #18
 8002010:	f002 f9dc 	bl	80043cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002014:	bf00      	nop
 8002016:	3768      	adds	r7, #104	; 0x68
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40021000 	.word	0x40021000
 8002020:	20000408 	.word	0x20000408
 8002024:	40020008 	.word	0x40020008

08002028 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b086      	sub	sp, #24
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a1f      	ldr	r2, [pc, #124]	; (80020b4 <HAL_TIM_Base_MspInit+0x8c>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d10c      	bne.n	8002054 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800203a:	4b1f      	ldr	r3, [pc, #124]	; (80020b8 <HAL_TIM_Base_MspInit+0x90>)
 800203c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800203e:	4a1e      	ldr	r2, [pc, #120]	; (80020b8 <HAL_TIM_Base_MspInit+0x90>)
 8002040:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002044:	6613      	str	r3, [r2, #96]	; 0x60
 8002046:	4b1c      	ldr	r3, [pc, #112]	; (80020b8 <HAL_TIM_Base_MspInit+0x90>)
 8002048:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800204a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800204e:	617b      	str	r3, [r7, #20]
 8002050:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002052:	e02a      	b.n	80020aa <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM4)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a18      	ldr	r2, [pc, #96]	; (80020bc <HAL_TIM_Base_MspInit+0x94>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d114      	bne.n	8002088 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800205e:	4b16      	ldr	r3, [pc, #88]	; (80020b8 <HAL_TIM_Base_MspInit+0x90>)
 8002060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002062:	4a15      	ldr	r2, [pc, #84]	; (80020b8 <HAL_TIM_Base_MspInit+0x90>)
 8002064:	f043 0304 	orr.w	r3, r3, #4
 8002068:	6593      	str	r3, [r2, #88]	; 0x58
 800206a:	4b13      	ldr	r3, [pc, #76]	; (80020b8 <HAL_TIM_Base_MspInit+0x90>)
 800206c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800206e:	f003 0304 	and.w	r3, r3, #4
 8002072:	613b      	str	r3, [r7, #16]
 8002074:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002076:	2200      	movs	r2, #0
 8002078:	2100      	movs	r1, #0
 800207a:	201e      	movs	r0, #30
 800207c:	f002 f98c 	bl	8004398 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002080:	201e      	movs	r0, #30
 8002082:	f002 f9a3 	bl	80043cc <HAL_NVIC_EnableIRQ>
}
 8002086:	e010      	b.n	80020aa <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM8)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a0c      	ldr	r2, [pc, #48]	; (80020c0 <HAL_TIM_Base_MspInit+0x98>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d10b      	bne.n	80020aa <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002092:	4b09      	ldr	r3, [pc, #36]	; (80020b8 <HAL_TIM_Base_MspInit+0x90>)
 8002094:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002096:	4a08      	ldr	r2, [pc, #32]	; (80020b8 <HAL_TIM_Base_MspInit+0x90>)
 8002098:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800209c:	6613      	str	r3, [r2, #96]	; 0x60
 800209e:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <HAL_TIM_Base_MspInit+0x90>)
 80020a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80020a6:	60fb      	str	r3, [r7, #12]
 80020a8:	68fb      	ldr	r3, [r7, #12]
}
 80020aa:	bf00      	nop
 80020ac:	3718      	adds	r7, #24
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	40012c00 	.word	0x40012c00
 80020b8:	40021000 	.word	0x40021000
 80020bc:	40000800 	.word	0x40000800
 80020c0:	40013400 	.word	0x40013400

080020c4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08a      	sub	sp, #40	; 0x28
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020cc:	f107 0314 	add.w	r3, r7, #20
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a17      	ldr	r2, [pc, #92]	; (8002140 <HAL_TIM_Encoder_MspInit+0x7c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d128      	bne.n	8002138 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020e6:	4b17      	ldr	r3, [pc, #92]	; (8002144 <HAL_TIM_Encoder_MspInit+0x80>)
 80020e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ea:	4a16      	ldr	r2, [pc, #88]	; (8002144 <HAL_TIM_Encoder_MspInit+0x80>)
 80020ec:	f043 0302 	orr.w	r3, r3, #2
 80020f0:	6593      	str	r3, [r2, #88]	; 0x58
 80020f2:	4b14      	ldr	r3, [pc, #80]	; (8002144 <HAL_TIM_Encoder_MspInit+0x80>)
 80020f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fe:	4b11      	ldr	r3, [pc, #68]	; (8002144 <HAL_TIM_Encoder_MspInit+0x80>)
 8002100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002102:	4a10      	ldr	r2, [pc, #64]	; (8002144 <HAL_TIM_Encoder_MspInit+0x80>)
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	64d3      	str	r3, [r2, #76]	; 0x4c
 800210a:	4b0e      	ldr	r3, [pc, #56]	; (8002144 <HAL_TIM_Encoder_MspInit+0x80>)
 800210c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8002116:	2350      	movs	r3, #80	; 0x50
 8002118:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211a:	2302      	movs	r3, #2
 800211c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002122:	2300      	movs	r3, #0
 8002124:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002126:	2302      	movs	r3, #2
 8002128:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212a:	f107 0314 	add.w	r3, r7, #20
 800212e:	4619      	mov	r1, r3
 8002130:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002134:	f002 fc8a 	bl	8004a4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002138:	bf00      	nop
 800213a:	3728      	adds	r7, #40	; 0x28
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40000400 	.word	0x40000400
 8002144:	40021000 	.word	0x40021000

08002148 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b088      	sub	sp, #32
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002150:	f107 030c 	add.w	r3, r7, #12
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	60da      	str	r2, [r3, #12]
 800215e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a12      	ldr	r2, [pc, #72]	; (80021b0 <HAL_TIM_MspPostInit+0x68>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d11d      	bne.n	80021a6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800216a:	4b12      	ldr	r3, [pc, #72]	; (80021b4 <HAL_TIM_MspPostInit+0x6c>)
 800216c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800216e:	4a11      	ldr	r2, [pc, #68]	; (80021b4 <HAL_TIM_MspPostInit+0x6c>)
 8002170:	f043 0301 	orr.w	r3, r3, #1
 8002174:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002176:	4b0f      	ldr	r3, [pc, #60]	; (80021b4 <HAL_TIM_MspPostInit+0x6c>)
 8002178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	60bb      	str	r3, [r7, #8]
 8002180:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8002182:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8002186:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002188:	2302      	movs	r3, #2
 800218a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002190:	2300      	movs	r3, #0
 8002192:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002194:	2306      	movs	r3, #6
 8002196:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002198:	f107 030c 	add.w	r3, r7, #12
 800219c:	4619      	mov	r1, r3
 800219e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021a2:	f002 fc53 	bl	8004a4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80021a6:	bf00      	nop
 80021a8:	3720      	adds	r7, #32
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	40012c00 	.word	0x40012c00
 80021b4:	40021000 	.word	0x40021000

080021b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b09a      	sub	sp, #104	; 0x68
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	605a      	str	r2, [r3, #4]
 80021ca:	609a      	str	r2, [r3, #8]
 80021cc:	60da      	str	r2, [r3, #12]
 80021ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021d0:	f107 0310 	add.w	r3, r7, #16
 80021d4:	2244      	movs	r2, #68	; 0x44
 80021d6:	2100      	movs	r1, #0
 80021d8:	4618      	mov	r0, r3
 80021da:	f007 fd4d 	bl	8009c78 <memset>
  if(huart->Instance==USART2)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a23      	ldr	r2, [pc, #140]	; (8002270 <HAL_UART_MspInit+0xb8>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d13e      	bne.n	8002266 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80021e8:	2302      	movs	r3, #2
 80021ea:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80021ec:	2300      	movs	r3, #0
 80021ee:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021f0:	f107 0310 	add.w	r3, r7, #16
 80021f4:	4618      	mov	r0, r3
 80021f6:	f003 fbcd 	bl	8005994 <HAL_RCCEx_PeriphCLKConfig>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002200:	f7ff fe5e 	bl	8001ec0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002204:	4b1b      	ldr	r3, [pc, #108]	; (8002274 <HAL_UART_MspInit+0xbc>)
 8002206:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002208:	4a1a      	ldr	r2, [pc, #104]	; (8002274 <HAL_UART_MspInit+0xbc>)
 800220a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800220e:	6593      	str	r3, [r2, #88]	; 0x58
 8002210:	4b18      	ldr	r3, [pc, #96]	; (8002274 <HAL_UART_MspInit+0xbc>)
 8002212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002214:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800221c:	4b15      	ldr	r3, [pc, #84]	; (8002274 <HAL_UART_MspInit+0xbc>)
 800221e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002220:	4a14      	ldr	r2, [pc, #80]	; (8002274 <HAL_UART_MspInit+0xbc>)
 8002222:	f043 0301 	orr.w	r3, r3, #1
 8002226:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002228:	4b12      	ldr	r3, [pc, #72]	; (8002274 <HAL_UART_MspInit+0xbc>)
 800222a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800222c:	f003 0301 	and.w	r3, r3, #1
 8002230:	60bb      	str	r3, [r7, #8]
 8002232:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002234:	230c      	movs	r3, #12
 8002236:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002238:	2302      	movs	r3, #2
 800223a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002240:	2300      	movs	r3, #0
 8002242:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002244:	2307      	movs	r3, #7
 8002246:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002248:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800224c:	4619      	mov	r1, r3
 800224e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002252:	f002 fbfb 	bl	8004a4c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002256:	2200      	movs	r2, #0
 8002258:	2100      	movs	r1, #0
 800225a:	2026      	movs	r0, #38	; 0x26
 800225c:	f002 f89c 	bl	8004398 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002260:	2026      	movs	r0, #38	; 0x26
 8002262:	f002 f8b3 	bl	80043cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002266:	bf00      	nop
 8002268:	3768      	adds	r7, #104	; 0x68
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40004400 	.word	0x40004400
 8002274:	40021000 	.word	0x40021000

08002278 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b08c      	sub	sp, #48	; 0x30
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002280:	2300      	movs	r3, #0
 8002282:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002288:	2300      	movs	r3, #0
 800228a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800228e:	4b2d      	ldr	r3, [pc, #180]	; (8002344 <HAL_InitTick+0xcc>)
 8002290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002292:	4a2c      	ldr	r2, [pc, #176]	; (8002344 <HAL_InitTick+0xcc>)
 8002294:	f043 0310 	orr.w	r3, r3, #16
 8002298:	6593      	str	r3, [r2, #88]	; 0x58
 800229a:	4b2a      	ldr	r3, [pc, #168]	; (8002344 <HAL_InitTick+0xcc>)
 800229c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800229e:	f003 0310 	and.w	r3, r3, #16
 80022a2:	60bb      	str	r3, [r7, #8]
 80022a4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022a6:	f107 020c 	add.w	r2, r7, #12
 80022aa:	f107 0310 	add.w	r3, r7, #16
 80022ae:	4611      	mov	r1, r2
 80022b0:	4618      	mov	r0, r3
 80022b2:	f003 faf7 	bl	80058a4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80022b6:	f003 fac9 	bl	800584c <HAL_RCC_GetPCLK1Freq>
 80022ba:	62b8      	str	r0, [r7, #40]	; 0x28
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022be:	4a22      	ldr	r2, [pc, #136]	; (8002348 <HAL_InitTick+0xd0>)
 80022c0:	fba2 2303 	umull	r2, r3, r2, r3
 80022c4:	0c9b      	lsrs	r3, r3, #18
 80022c6:	3b01      	subs	r3, #1
 80022c8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80022ca:	4b20      	ldr	r3, [pc, #128]	; (800234c <HAL_InitTick+0xd4>)
 80022cc:	4a20      	ldr	r2, [pc, #128]	; (8002350 <HAL_InitTick+0xd8>)
 80022ce:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80022d0:	4b1e      	ldr	r3, [pc, #120]	; (800234c <HAL_InitTick+0xd4>)
 80022d2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80022d6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80022d8:	4a1c      	ldr	r2, [pc, #112]	; (800234c <HAL_InitTick+0xd4>)
 80022da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022dc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80022de:	4b1b      	ldr	r3, [pc, #108]	; (800234c <HAL_InitTick+0xd4>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022e4:	4b19      	ldr	r3, [pc, #100]	; (800234c <HAL_InitTick+0xd4>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 80022ea:	4818      	ldr	r0, [pc, #96]	; (800234c <HAL_InitTick+0xd4>)
 80022ec:	f003 fd42 	bl	8005d74 <HAL_TIM_Base_Init>
 80022f0:	4603      	mov	r3, r0
 80022f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80022f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d11b      	bne.n	8002336 <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80022fe:	4813      	ldr	r0, [pc, #76]	; (800234c <HAL_InitTick+0xd4>)
 8002300:	f003 fdf2 	bl	8005ee8 <HAL_TIM_Base_Start_IT>
 8002304:	4603      	mov	r3, r0
 8002306:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800230a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800230e:	2b00      	cmp	r3, #0
 8002310:	d111      	bne.n	8002336 <HAL_InitTick+0xbe>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002312:	2036      	movs	r0, #54	; 0x36
 8002314:	f002 f85a 	bl	80043cc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2b0f      	cmp	r3, #15
 800231c:	d808      	bhi.n	8002330 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800231e:	2200      	movs	r2, #0
 8002320:	6879      	ldr	r1, [r7, #4]
 8002322:	2036      	movs	r0, #54	; 0x36
 8002324:	f002 f838 	bl	8004398 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002328:	4a0a      	ldr	r2, [pc, #40]	; (8002354 <HAL_InitTick+0xdc>)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6013      	str	r3, [r2, #0]
 800232e:	e002      	b.n	8002336 <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002336:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800233a:	4618      	mov	r0, r3
 800233c:	3730      	adds	r7, #48	; 0x30
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40021000 	.word	0x40021000
 8002348:	431bde83 	.word	0x431bde83
 800234c:	20000720 	.word	0x20000720
 8002350:	40001000 	.word	0x40001000
 8002354:	200001a4 	.word	0x200001a4

08002358 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 800235c:	e7fe      	b.n	800235c <NMI_Handler+0x4>

0800235e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800235e:	b480      	push	{r7}
 8002360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002362:	e7fe      	b.n	8002362 <HardFault_Handler+0x4>

08002364 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002368:	e7fe      	b.n	8002368 <MemManage_Handler+0x4>

0800236a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800236a:	b480      	push	{r7}
 800236c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800236e:	e7fe      	b.n	800236e <BusFault_Handler+0x4>

08002370 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002374:	e7fe      	b.n	8002374 <UsageFault_Handler+0x4>

08002376 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002376:	b480      	push	{r7}
 8002378:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002388:	bf00      	nop
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr

08002392 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002392:	b480      	push	{r7}
 8002394:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002396:	bf00      	nop
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
	...

080023b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80023b4:	4802      	ldr	r0, [pc, #8]	; (80023c0 <DMA1_Channel1_IRQHandler+0x10>)
 80023b6:	f002 f9fa 	bl	80047ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20000408 	.word	0x20000408

080023c4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80023c8:	4802      	ldr	r0, [pc, #8]	; (80023d4 <ADC1_2_IRQHandler+0x10>)
 80023ca:	f000 fe25 	bl	8003018 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	2000039c 	.word	0x2000039c

080023d8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80023dc:	4802      	ldr	r0, [pc, #8]	; (80023e8 <TIM4_IRQHandler+0x10>)
 80023de:	f004 f939 	bl	8006654 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */


  /* USER CODE END TIM4_IRQn 1 */
}
 80023e2:	bf00      	nop
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	20000500 	.word	0x20000500

080023ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80023f0:	4802      	ldr	r0, [pc, #8]	; (80023fc <USART2_IRQHandler+0x10>)
 80023f2:	f005 fd09 	bl	8007e08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	20000598 	.word	0x20000598

08002400 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002404:	4802      	ldr	r0, [pc, #8]	; (8002410 <TIM6_DAC_IRQHandler+0x10>)
 8002406:	f004 f925 	bl	8006654 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	20000720 	.word	0x20000720

08002414 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
	return 1;
 8002418:	2301      	movs	r3, #1
}
 800241a:	4618      	mov	r0, r3
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <_kill>:

int _kill(int pid, int sig)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800242e:	f007 fbf9 	bl	8009c24 <__errno>
 8002432:	4603      	mov	r3, r0
 8002434:	2216      	movs	r2, #22
 8002436:	601a      	str	r2, [r3, #0]
	return -1;
 8002438:	f04f 33ff 	mov.w	r3, #4294967295
}
 800243c:	4618      	mov	r0, r3
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <_exit>:

void _exit (int status)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800244c:	f04f 31ff 	mov.w	r1, #4294967295
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	f7ff ffe7 	bl	8002424 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002456:	e7fe      	b.n	8002456 <_exit+0x12>

08002458 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b086      	sub	sp, #24
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002464:	2300      	movs	r3, #0
 8002466:	617b      	str	r3, [r7, #20]
 8002468:	e00a      	b.n	8002480 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800246a:	f3af 8000 	nop.w
 800246e:	4601      	mov	r1, r0
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	1c5a      	adds	r2, r3, #1
 8002474:	60ba      	str	r2, [r7, #8]
 8002476:	b2ca      	uxtb	r2, r1
 8002478:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	3301      	adds	r3, #1
 800247e:	617b      	str	r3, [r7, #20]
 8002480:	697a      	ldr	r2, [r7, #20]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	429a      	cmp	r2, r3
 8002486:	dbf0      	blt.n	800246a <_read+0x12>
	}

return len;
 8002488:	687b      	ldr	r3, [r7, #4]
}
 800248a:	4618      	mov	r0, r3
 800248c:	3718      	adds	r7, #24
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b086      	sub	sp, #24
 8002496:	af00      	add	r7, sp, #0
 8002498:	60f8      	str	r0, [r7, #12]
 800249a:	60b9      	str	r1, [r7, #8]
 800249c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800249e:	2300      	movs	r3, #0
 80024a0:	617b      	str	r3, [r7, #20]
 80024a2:	e009      	b.n	80024b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	1c5a      	adds	r2, r3, #1
 80024a8:	60ba      	str	r2, [r7, #8]
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	3301      	adds	r3, #1
 80024b6:	617b      	str	r3, [r7, #20]
 80024b8:	697a      	ldr	r2, [r7, #20]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	429a      	cmp	r2, r3
 80024be:	dbf1      	blt.n	80024a4 <_write+0x12>
	}
	return len;
 80024c0:	687b      	ldr	r3, [r7, #4]
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3718      	adds	r7, #24
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}

080024ca <_close>:

int _close(int file)
{
 80024ca:	b480      	push	{r7}
 80024cc:	b083      	sub	sp, #12
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
	return -1;
 80024d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr

080024e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024e2:	b480      	push	{r7}
 80024e4:	b083      	sub	sp, #12
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
 80024ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024f2:	605a      	str	r2, [r3, #4]
	return 0;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr

08002502 <_isatty>:

int _isatty(int file)
{
 8002502:	b480      	push	{r7}
 8002504:	b083      	sub	sp, #12
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
	return 1;
 800250a:	2301      	movs	r3, #1
}
 800250c:	4618      	mov	r0, r3
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002518:	b480      	push	{r7}
 800251a:	b085      	sub	sp, #20
 800251c:	af00      	add	r7, sp, #0
 800251e:	60f8      	str	r0, [r7, #12]
 8002520:	60b9      	str	r1, [r7, #8]
 8002522:	607a      	str	r2, [r7, #4]
	return 0;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3714      	adds	r7, #20
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
	...

08002534 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b086      	sub	sp, #24
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800253c:	4a14      	ldr	r2, [pc, #80]	; (8002590 <_sbrk+0x5c>)
 800253e:	4b15      	ldr	r3, [pc, #84]	; (8002594 <_sbrk+0x60>)
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002548:	4b13      	ldr	r3, [pc, #76]	; (8002598 <_sbrk+0x64>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d102      	bne.n	8002556 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002550:	4b11      	ldr	r3, [pc, #68]	; (8002598 <_sbrk+0x64>)
 8002552:	4a12      	ldr	r2, [pc, #72]	; (800259c <_sbrk+0x68>)
 8002554:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002556:	4b10      	ldr	r3, [pc, #64]	; (8002598 <_sbrk+0x64>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4413      	add	r3, r2
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	429a      	cmp	r2, r3
 8002562:	d207      	bcs.n	8002574 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002564:	f007 fb5e 	bl	8009c24 <__errno>
 8002568:	4603      	mov	r3, r0
 800256a:	220c      	movs	r2, #12
 800256c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800256e:	f04f 33ff 	mov.w	r3, #4294967295
 8002572:	e009      	b.n	8002588 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002574:	4b08      	ldr	r3, [pc, #32]	; (8002598 <_sbrk+0x64>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800257a:	4b07      	ldr	r3, [pc, #28]	; (8002598 <_sbrk+0x64>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4413      	add	r3, r2
 8002582:	4a05      	ldr	r2, [pc, #20]	; (8002598 <_sbrk+0x64>)
 8002584:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002586:	68fb      	ldr	r3, [r7, #12]
}
 8002588:	4618      	mov	r0, r3
 800258a:	3718      	adds	r7, #24
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	20008000 	.word	0x20008000
 8002594:	00000400 	.word	0x00000400
 8002598:	2000076c 	.word	0x2000076c
 800259c:	20000788 	.word	0x20000788

080025a0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80025a4:	4b06      	ldr	r3, [pc, #24]	; (80025c0 <SystemInit+0x20>)
 80025a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025aa:	4a05      	ldr	r2, [pc, #20]	; (80025c0 <SystemInit+0x20>)
 80025ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025b4:	bf00      	nop
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	e000ed00 	.word	0xe000ed00

080025c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80025c4:	480d      	ldr	r0, [pc, #52]	; (80025fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80025c6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025c8:	480d      	ldr	r0, [pc, #52]	; (8002600 <LoopForever+0x6>)
  ldr r1, =_edata
 80025ca:	490e      	ldr	r1, [pc, #56]	; (8002604 <LoopForever+0xa>)
  ldr r2, =_sidata
 80025cc:	4a0e      	ldr	r2, [pc, #56]	; (8002608 <LoopForever+0xe>)
  movs r3, #0
 80025ce:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80025d0:	e002      	b.n	80025d8 <LoopCopyDataInit>

080025d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025d6:	3304      	adds	r3, #4

080025d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025dc:	d3f9      	bcc.n	80025d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025de:	4a0b      	ldr	r2, [pc, #44]	; (800260c <LoopForever+0x12>)
  ldr r4, =_ebss
 80025e0:	4c0b      	ldr	r4, [pc, #44]	; (8002610 <LoopForever+0x16>)
  movs r3, #0
 80025e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025e4:	e001      	b.n	80025ea <LoopFillZerobss>

080025e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025e8:	3204      	adds	r2, #4

080025ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025ec:	d3fb      	bcc.n	80025e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80025ee:	f7ff ffd7 	bl	80025a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025f2:	f007 fb1d 	bl	8009c30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80025f6:	f7fe fe97 	bl	8001328 <main>

080025fa <LoopForever>:

LoopForever:
    b LoopForever
 80025fa:	e7fe      	b.n	80025fa <LoopForever>
  ldr   r0, =_estack
 80025fc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002600:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002604:	20000380 	.word	0x20000380
  ldr r2, =_sidata
 8002608:	0800ec40 	.word	0x0800ec40
  ldr r2, =_sbss
 800260c:	20000380 	.word	0x20000380
  ldr r4, =_ebss
 8002610:	20000784 	.word	0x20000784

08002614 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002614:	e7fe      	b.n	8002614 <COMP1_2_3_IRQHandler>

08002616 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b082      	sub	sp, #8
 800261a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800261c:	2300      	movs	r3, #0
 800261e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002620:	2003      	movs	r0, #3
 8002622:	f001 feae 	bl	8004382 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002626:	200f      	movs	r0, #15
 8002628:	f7ff fe26 	bl	8002278 <HAL_InitTick>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d002      	beq.n	8002638 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	71fb      	strb	r3, [r7, #7]
 8002636:	e001      	b.n	800263c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002638:	f7ff fc48 	bl	8001ecc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800263c:	79fb      	ldrb	r3, [r7, #7]

}
 800263e:	4618      	mov	r0, r3
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
	...

08002648 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800264c:	4b05      	ldr	r3, [pc, #20]	; (8002664 <HAL_IncTick+0x1c>)
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	4b05      	ldr	r3, [pc, #20]	; (8002668 <HAL_IncTick+0x20>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4413      	add	r3, r2
 8002656:	4a03      	ldr	r2, [pc, #12]	; (8002664 <HAL_IncTick+0x1c>)
 8002658:	6013      	str	r3, [r2, #0]
}
 800265a:	bf00      	nop
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	20000770 	.word	0x20000770
 8002668:	200001a8 	.word	0x200001a8

0800266c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  return uwTick;
 8002670:	4b03      	ldr	r3, [pc, #12]	; (8002680 <HAL_GetTick+0x14>)
 8002672:	681b      	ldr	r3, [r3, #0]
}
 8002674:	4618      	mov	r0, r3
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	20000770 	.word	0x20000770

08002684 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800268c:	f7ff ffee 	bl	800266c <HAL_GetTick>
 8002690:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800269c:	d004      	beq.n	80026a8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800269e:	4b09      	ldr	r3, [pc, #36]	; (80026c4 <HAL_Delay+0x40>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	4413      	add	r3, r2
 80026a6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026a8:	bf00      	nop
 80026aa:	f7ff ffdf 	bl	800266c <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	68fa      	ldr	r2, [r7, #12]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d8f7      	bhi.n	80026aa <HAL_Delay+0x26>
  {
  }
}
 80026ba:	bf00      	nop
 80026bc:	bf00      	nop
 80026be:	3710      	adds	r7, #16
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	200001a8 	.word	0x200001a8

080026c8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	431a      	orrs	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	609a      	str	r2, [r3, #8]
}
 80026e2:	bf00      	nop
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b083      	sub	sp, #12
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
 80026f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	431a      	orrs	r2, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	609a      	str	r2, [r3, #8]
}
 8002708:	bf00      	nop
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr

08002714 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002724:	4618      	mov	r0, r3
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002730:	b480      	push	{r7}
 8002732:	b087      	sub	sp, #28
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	607a      	str	r2, [r7, #4]
 800273c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	3360      	adds	r3, #96	; 0x60
 8002742:	461a      	mov	r2, r3
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	4b08      	ldr	r3, [pc, #32]	; (8002774 <LL_ADC_SetOffset+0x44>)
 8002752:	4013      	ands	r3, r2
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800275a:	683a      	ldr	r2, [r7, #0]
 800275c:	430a      	orrs	r2, r1
 800275e:	4313      	orrs	r3, r2
 8002760:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002768:	bf00      	nop
 800276a:	371c      	adds	r7, #28
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	03fff000 	.word	0x03fff000

08002778 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002778:	b480      	push	{r7}
 800277a:	b085      	sub	sp, #20
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	3360      	adds	r3, #96	; 0x60
 8002786:	461a      	mov	r2, r3
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4413      	add	r3, r2
 800278e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002798:	4618      	mov	r0, r3
 800279a:	3714      	adds	r7, #20
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b087      	sub	sp, #28
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	3360      	adds	r3, #96	; 0x60
 80027b4:	461a      	mov	r2, r3
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	4413      	add	r3, r2
 80027bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	431a      	orrs	r2, r3
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80027ce:	bf00      	nop
 80027d0:	371c      	adds	r7, #28
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr

080027da <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80027da:	b480      	push	{r7}
 80027dc:	b087      	sub	sp, #28
 80027de:	af00      	add	r7, sp, #0
 80027e0:	60f8      	str	r0, [r7, #12]
 80027e2:	60b9      	str	r1, [r7, #8]
 80027e4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	3360      	adds	r3, #96	; 0x60
 80027ea:	461a      	mov	r2, r3
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	4413      	add	r3, r2
 80027f2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	431a      	orrs	r2, r3
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002804:	bf00      	nop
 8002806:	371c      	adds	r7, #28
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr

08002810 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002810:	b480      	push	{r7}
 8002812:	b087      	sub	sp, #28
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	3360      	adds	r3, #96	; 0x60
 8002820:	461a      	mov	r2, r3
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	4413      	add	r3, r2
 8002828:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	431a      	orrs	r2, r3
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800283a:	bf00      	nop
 800283c:	371c      	adds	r7, #28
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr

08002846 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002846:	b480      	push	{r7}
 8002848:	b083      	sub	sp, #12
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
 800284e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	695b      	ldr	r3, [r3, #20]
 8002854:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	431a      	orrs	r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	615a      	str	r2, [r3, #20]
}
 8002860:	bf00      	nop
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800287c:	2b00      	cmp	r3, #0
 800287e:	d101      	bne.n	8002884 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002880:	2301      	movs	r3, #1
 8002882:	e000      	b.n	8002886 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	370c      	adds	r7, #12
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr

08002892 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002892:	b480      	push	{r7}
 8002894:	b087      	sub	sp, #28
 8002896:	af00      	add	r7, sp, #0
 8002898:	60f8      	str	r0, [r7, #12]
 800289a:	60b9      	str	r1, [r7, #8]
 800289c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	3330      	adds	r3, #48	; 0x30
 80028a2:	461a      	mov	r2, r3
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	0a1b      	lsrs	r3, r3, #8
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	f003 030c 	and.w	r3, r3, #12
 80028ae:	4413      	add	r3, r2
 80028b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	f003 031f 	and.w	r3, r3, #31
 80028bc:	211f      	movs	r1, #31
 80028be:	fa01 f303 	lsl.w	r3, r1, r3
 80028c2:	43db      	mvns	r3, r3
 80028c4:	401a      	ands	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	0e9b      	lsrs	r3, r3, #26
 80028ca:	f003 011f 	and.w	r1, r3, #31
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	f003 031f 	and.w	r3, r3, #31
 80028d4:	fa01 f303 	lsl.w	r3, r1, r3
 80028d8:	431a      	orrs	r2, r3
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80028de:	bf00      	nop
 80028e0:	371c      	adds	r7, #28
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80028ea:	b480      	push	{r7}
 80028ec:	b083      	sub	sp, #12
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028f6:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80028fe:	2301      	movs	r3, #1
 8002900:	e000      	b.n	8002904 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002910:	b480      	push	{r7}
 8002912:	b087      	sub	sp, #28
 8002914:	af00      	add	r7, sp, #0
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	3314      	adds	r3, #20
 8002920:	461a      	mov	r2, r3
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	0e5b      	lsrs	r3, r3, #25
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	f003 0304 	and.w	r3, r3, #4
 800292c:	4413      	add	r3, r2
 800292e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	0d1b      	lsrs	r3, r3, #20
 8002938:	f003 031f 	and.w	r3, r3, #31
 800293c:	2107      	movs	r1, #7
 800293e:	fa01 f303 	lsl.w	r3, r1, r3
 8002942:	43db      	mvns	r3, r3
 8002944:	401a      	ands	r2, r3
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	0d1b      	lsrs	r3, r3, #20
 800294a:	f003 031f 	and.w	r3, r3, #31
 800294e:	6879      	ldr	r1, [r7, #4]
 8002950:	fa01 f303 	lsl.w	r3, r1, r3
 8002954:	431a      	orrs	r2, r3
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800295a:	bf00      	nop
 800295c:	371c      	adds	r7, #28
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
	...

08002968 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002968:	b480      	push	{r7}
 800296a:	b085      	sub	sp, #20
 800296c:	af00      	add	r7, sp, #0
 800296e:	60f8      	str	r0, [r7, #12]
 8002970:	60b9      	str	r1, [r7, #8]
 8002972:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4a0f      	ldr	r2, [pc, #60]	; (80029b4 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d10a      	bne.n	8002992 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002988:	431a      	orrs	r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002990:	e00a      	b.n	80029a8 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800299e:	43db      	mvns	r3, r3
 80029a0:	401a      	ands	r2, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80029a8:	bf00      	nop
 80029aa:	3714      	adds	r7, #20
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	407f0000 	.word	0x407f0000

080029b8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f003 031f 	and.w	r3, r3, #31
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002a00:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	6093      	str	r3, [r2, #8]
}
 8002a08:	bf00      	nop
 8002a0a:	370c      	adds	r7, #12
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a24:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a28:	d101      	bne.n	8002a2e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e000      	b.n	8002a30 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002a4c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a50:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002a78:	d101      	bne.n	8002a7e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e000      	b.n	8002a80 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a9c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002aa0:	f043 0201 	orr.w	r2, r3, #1
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002aa8:	bf00      	nop
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ac4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ac8:	f043 0202 	orr.w	r2, r3, #2
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002ad0:	bf00      	nop
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	f003 0301 	and.w	r3, r3, #1
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d101      	bne.n	8002af4 <LL_ADC_IsEnabled+0x18>
 8002af0:	2301      	movs	r3, #1
 8002af2:	e000      	b.n	8002af6 <LL_ADC_IsEnabled+0x1a>
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr

08002b02 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002b02:	b480      	push	{r7}
 8002b04:	b083      	sub	sp, #12
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d101      	bne.n	8002b1a <LL_ADC_IsDisableOngoing+0x18>
 8002b16:	2301      	movs	r3, #1
 8002b18:	e000      	b.n	8002b1c <LL_ADC_IsDisableOngoing+0x1a>
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b38:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b3c:	f043 0204 	orr.w	r2, r3, #4
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	2b04      	cmp	r3, #4
 8002b62:	d101      	bne.n	8002b68 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b64:	2301      	movs	r3, #1
 8002b66:	e000      	b.n	8002b6a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr

08002b76 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002b76:	b480      	push	{r7}
 8002b78:	b083      	sub	sp, #12
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f003 0308 	and.w	r3, r3, #8
 8002b86:	2b08      	cmp	r3, #8
 8002b88:	d101      	bne.n	8002b8e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e000      	b.n	8002b90 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002b8e:	2300      	movs	r3, #0
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b9c:	b590      	push	{r4, r7, lr}
 8002b9e:	b089      	sub	sp, #36	; 0x24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d101      	bne.n	8002bb6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e177      	b.n	8002ea6 <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d109      	bne.n	8002bd8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f7ff f9a5 	bl	8001f14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff ff19 	bl	8002a14 <LL_ADC_IsDeepPowerDownEnabled>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d004      	beq.n	8002bf2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff feff 	bl	80029f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff ff34 	bl	8002a64 <LL_ADC_IsInternalRegulatorEnabled>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d115      	bne.n	8002c2e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7ff ff18 	bl	8002a3c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c0c:	4b9c      	ldr	r3, [pc, #624]	; (8002e80 <HAL_ADC_Init+0x2e4>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	099b      	lsrs	r3, r3, #6
 8002c12:	4a9c      	ldr	r2, [pc, #624]	; (8002e84 <HAL_ADC_Init+0x2e8>)
 8002c14:	fba2 2303 	umull	r2, r3, r2, r3
 8002c18:	099b      	lsrs	r3, r3, #6
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c20:	e002      	b.n	8002c28 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	3b01      	subs	r3, #1
 8002c26:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1f9      	bne.n	8002c22 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff ff16 	bl	8002a64 <LL_ADC_IsInternalRegulatorEnabled>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d10d      	bne.n	8002c5a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c42:	f043 0210 	orr.w	r2, r3, #16
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c4e:	f043 0201 	orr.w	r2, r3, #1
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff ff76 	bl	8002b50 <LL_ADC_REG_IsConversionOngoing>
 8002c64:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c6a:	f003 0310 	and.w	r3, r3, #16
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	f040 8110 	bne.w	8002e94 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	f040 810c 	bne.w	8002e94 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c80:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002c84:	f043 0202 	orr.w	r2, r3, #2
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7ff ff23 	bl	8002adc <LL_ADC_IsEnabled>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d111      	bne.n	8002cc0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c9c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002ca0:	f7ff ff1c 	bl	8002adc <LL_ADC_IsEnabled>
 8002ca4:	4604      	mov	r4, r0
 8002ca6:	4878      	ldr	r0, [pc, #480]	; (8002e88 <HAL_ADC_Init+0x2ec>)
 8002ca8:	f7ff ff18 	bl	8002adc <LL_ADC_IsEnabled>
 8002cac:	4603      	mov	r3, r0
 8002cae:	4323      	orrs	r3, r4
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d105      	bne.n	8002cc0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4874      	ldr	r0, [pc, #464]	; (8002e8c <HAL_ADC_Init+0x2f0>)
 8002cbc:	f7ff fd04 	bl	80026c8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	7f5b      	ldrb	r3, [r3, #29]
 8002cc4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002cca:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002cd0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002cd6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cde:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d106      	bne.n	8002cfc <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	045b      	lsls	r3, r3, #17
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d009      	beq.n	8002d18 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d08:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d10:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	68da      	ldr	r2, [r3, #12]
 8002d1e:	4b5c      	ldr	r3, [pc, #368]	; (8002e90 <HAL_ADC_Init+0x2f4>)
 8002d20:	4013      	ands	r3, r2
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	6812      	ldr	r2, [r2, #0]
 8002d26:	69b9      	ldr	r1, [r7, #24]
 8002d28:	430b      	orrs	r3, r1
 8002d2a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7ff ff02 	bl	8002b50 <LL_ADC_REG_IsConversionOngoing>
 8002d4c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7ff ff0f 	bl	8002b76 <LL_ADC_INJ_IsConversionOngoing>
 8002d58:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d16d      	bne.n	8002e3c <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d16a      	bne.n	8002e3c <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002d6a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002d72:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002d74:	4313      	orrs	r3, r2
 8002d76:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d82:	f023 0302 	bic.w	r3, r3, #2
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	6812      	ldr	r2, [r2, #0]
 8002d8a:	69b9      	ldr	r1, [r7, #24]
 8002d8c:	430b      	orrs	r3, r1
 8002d8e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	691b      	ldr	r3, [r3, #16]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d017      	beq.n	8002dc8 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	691a      	ldr	r2, [r3, #16]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002da6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002db0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002db4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	6911      	ldr	r1, [r2, #16]
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	6812      	ldr	r2, [r2, #0]
 8002dc0:	430b      	orrs	r3, r1
 8002dc2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002dc6:	e013      	b.n	8002df0 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	691a      	ldr	r2, [r3, #16]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002dd6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	6812      	ldr	r2, [r2, #0]
 8002de4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002de8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002dec:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d118      	bne.n	8002e2c <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	691b      	ldr	r3, [r3, #16]
 8002e00:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002e04:	f023 0304 	bic.w	r3, r3, #4
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002e10:	4311      	orrs	r1, r2
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002e16:	4311      	orrs	r1, r2
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f042 0201 	orr.w	r2, r2, #1
 8002e28:	611a      	str	r2, [r3, #16]
 8002e2a:	e007      	b.n	8002e3c <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	691a      	ldr	r2, [r3, #16]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f022 0201 	bic.w	r2, r2, #1
 8002e3a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	695b      	ldr	r3, [r3, #20]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d10c      	bne.n	8002e5e <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	f023 010f 	bic.w	r1, r3, #15
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a1b      	ldr	r3, [r3, #32]
 8002e52:	1e5a      	subs	r2, r3, #1
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	631a      	str	r2, [r3, #48]	; 0x30
 8002e5c:	e007      	b.n	8002e6e <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 020f 	bic.w	r2, r2, #15
 8002e6c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e72:	f023 0303 	bic.w	r3, r3, #3
 8002e76:	f043 0201 	orr.w	r2, r3, #1
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	65da      	str	r2, [r3, #92]	; 0x5c
 8002e7e:	e011      	b.n	8002ea4 <HAL_ADC_Init+0x308>
 8002e80:	200001a0 	.word	0x200001a0
 8002e84:	053e2d63 	.word	0x053e2d63
 8002e88:	50000100 	.word	0x50000100
 8002e8c:	50000300 	.word	0x50000300
 8002e90:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e98:	f043 0210 	orr.w	r2, r3, #16
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ea4:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3724      	adds	r7, #36	; 0x24
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd90      	pop	{r4, r7, pc}
 8002eae:	bf00      	nop

08002eb0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b086      	sub	sp, #24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	60b9      	str	r1, [r7, #8]
 8002eba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ebc:	4851      	ldr	r0, [pc, #324]	; (8003004 <HAL_ADC_Start_DMA+0x154>)
 8002ebe:	f7ff fd7b 	bl	80029b8 <LL_ADC_GetMultimode>
 8002ec2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff fe41 	bl	8002b50 <LL_ADC_REG_IsConversionOngoing>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	f040 808f 	bne.w	8002ff4 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d101      	bne.n	8002ee4 <HAL_ADC_Start_DMA+0x34>
 8002ee0:	2302      	movs	r3, #2
 8002ee2:	e08a      	b.n	8002ffa <HAL_ADC_Start_DMA+0x14a>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d005      	beq.n	8002efe <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	2b05      	cmp	r3, #5
 8002ef6:	d002      	beq.n	8002efe <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	2b09      	cmp	r3, #9
 8002efc:	d173      	bne.n	8002fe6 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	f000 feb2 	bl	8003c68 <ADC_Enable>
 8002f04:	4603      	mov	r3, r0
 8002f06:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002f08:	7dfb      	ldrb	r3, [r7, #23]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d166      	bne.n	8002fdc <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f12:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002f16:	f023 0301 	bic.w	r3, r3, #1
 8002f1a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a38      	ldr	r2, [pc, #224]	; (8003008 <HAL_ADC_Start_DMA+0x158>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d002      	beq.n	8002f32 <HAL_ADC_Start_DMA+0x82>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	e001      	b.n	8002f36 <HAL_ADC_Start_DMA+0x86>
 8002f32:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002f36:	68fa      	ldr	r2, [r7, #12]
 8002f38:	6812      	ldr	r2, [r2, #0]
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d002      	beq.n	8002f44 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d105      	bne.n	8002f50 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f48:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d006      	beq.n	8002f6a <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f60:	f023 0206 	bic.w	r2, r3, #6
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	661a      	str	r2, [r3, #96]	; 0x60
 8002f68:	e002      	b.n	8002f70 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f74:	4a25      	ldr	r2, [pc, #148]	; (800300c <HAL_ADC_Start_DMA+0x15c>)
 8002f76:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f7c:	4a24      	ldr	r2, [pc, #144]	; (8003010 <HAL_ADC_Start_DMA+0x160>)
 8002f7e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f84:	4a23      	ldr	r2, [pc, #140]	; (8003014 <HAL_ADC_Start_DMA+0x164>)
 8002f86:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	221c      	movs	r2, #28
 8002f8e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f042 0210 	orr.w	r2, r2, #16
 8002fa6:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68da      	ldr	r2, [r3, #12]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 0201 	orr.w	r2, r2, #1
 8002fb6:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	3340      	adds	r3, #64	; 0x40
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	68ba      	ldr	r2, [r7, #8]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f001 fab6 	bl	8004538 <HAL_DMA_Start_IT>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7ff fda7 	bl	8002b28 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002fda:	e00d      	b.n	8002ff8 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8002fe4:	e008      	b.n	8002ff8 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002ff2:	e001      	b.n	8002ff8 <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002ff4:	2302      	movs	r3, #2
 8002ff6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ff8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3718      	adds	r7, #24
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	50000300 	.word	0x50000300
 8003008:	50000100 	.word	0x50000100
 800300c:	08003deb 	.word	0x08003deb
 8003010:	08003ec3 	.word	0x08003ec3
 8003014:	08003edf 	.word	0x08003edf

08003018 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b08a      	sub	sp, #40	; 0x28
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003020:	2300      	movs	r3, #0
 8003022:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003034:	4883      	ldr	r0, [pc, #524]	; (8003244 <HAL_ADC_IRQHandler+0x22c>)
 8003036:	f7ff fcbf 	bl	80029b8 <LL_ADC_GetMultimode>
 800303a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d017      	beq.n	8003076 <HAL_ADC_IRQHandler+0x5e>
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d012      	beq.n	8003076 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003054:	f003 0310 	and.w	r3, r3, #16
 8003058:	2b00      	cmp	r3, #0
 800305a:	d105      	bne.n	8003068 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003060:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	f001 f82f 	bl	80040cc <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2202      	movs	r2, #2
 8003074:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b00      	cmp	r3, #0
 800307e:	d004      	beq.n	800308a <HAL_ADC_IRQHandler+0x72>
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	f003 0304 	and.w	r3, r3, #4
 8003086:	2b00      	cmp	r3, #0
 8003088:	d10a      	bne.n	80030a0 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003090:	2b00      	cmp	r3, #0
 8003092:	f000 8085 	beq.w	80031a0 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	f003 0308 	and.w	r3, r3, #8
 800309c:	2b00      	cmp	r3, #0
 800309e:	d07f      	beq.n	80031a0 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a4:	f003 0310 	and.w	r3, r3, #16
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d105      	bne.n	80030b8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4618      	mov	r0, r3
 80030be:	f7ff fbd5 	bl	800286c <LL_ADC_REG_IsTriggerSourceSWStart>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d064      	beq.n	8003192 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a5e      	ldr	r2, [pc, #376]	; (8003248 <HAL_ADC_IRQHandler+0x230>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d002      	beq.n	80030d8 <HAL_ADC_IRQHandler+0xc0>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	e001      	b.n	80030dc <HAL_ADC_IRQHandler+0xc4>
 80030d8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	6812      	ldr	r2, [r2, #0]
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d008      	beq.n	80030f6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d005      	beq.n	80030f6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	2b05      	cmp	r3, #5
 80030ee:	d002      	beq.n	80030f6 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	2b09      	cmp	r3, #9
 80030f4:	d104      	bne.n	8003100 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	623b      	str	r3, [r7, #32]
 80030fe:	e00d      	b.n	800311c <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a50      	ldr	r2, [pc, #320]	; (8003248 <HAL_ADC_IRQHandler+0x230>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d002      	beq.n	8003110 <HAL_ADC_IRQHandler+0xf8>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	e001      	b.n	8003114 <HAL_ADC_IRQHandler+0xfc>
 8003110:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003114:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800311c:	6a3b      	ldr	r3, [r7, #32]
 800311e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d135      	bne.n	8003192 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0308 	and.w	r3, r3, #8
 8003130:	2b08      	cmp	r3, #8
 8003132:	d12e      	bne.n	8003192 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4618      	mov	r0, r3
 800313a:	f7ff fd09 	bl	8002b50 <LL_ADC_REG_IsConversionOngoing>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d11a      	bne.n	800317a <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	685a      	ldr	r2, [r3, #4]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f022 020c 	bic.w	r2, r2, #12
 8003152:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003158:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003164:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d112      	bne.n	8003192 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003170:	f043 0201 	orr.w	r2, r3, #1
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	65da      	str	r2, [r3, #92]	; 0x5c
 8003178:	e00b      	b.n	8003192 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800317e:	f043 0210 	orr.w	r2, r3, #16
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800318a:	f043 0201 	orr.w	r2, r3, #1
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7fe fe58 	bl	8001e48 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	220c      	movs	r2, #12
 800319e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	f003 0320 	and.w	r3, r3, #32
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d004      	beq.n	80031b4 <HAL_ADC_IRQHandler+0x19c>
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	f003 0320 	and.w	r3, r3, #32
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d10b      	bne.n	80031cc <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f000 809e 	beq.w	80032fc <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f000 8098 	beq.w	80032fc <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d0:	f003 0310 	and.w	r3, r3, #16
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d105      	bne.n	80031e4 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031dc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7ff fb7e 	bl	80028ea <LL_ADC_INJ_IsTriggerSourceSWStart>
 80031ee:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7ff fb39 	bl	800286c <LL_ADC_REG_IsTriggerSourceSWStart>
 80031fa:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a11      	ldr	r2, [pc, #68]	; (8003248 <HAL_ADC_IRQHandler+0x230>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d002      	beq.n	800320c <HAL_ADC_IRQHandler+0x1f4>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	e001      	b.n	8003210 <HAL_ADC_IRQHandler+0x1f8>
 800320c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	6812      	ldr	r2, [r2, #0]
 8003214:	4293      	cmp	r3, r2
 8003216:	d008      	beq.n	800322a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d005      	beq.n	800322a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	2b06      	cmp	r3, #6
 8003222:	d002      	beq.n	800322a <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	2b07      	cmp	r3, #7
 8003228:	d104      	bne.n	8003234 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	623b      	str	r3, [r7, #32]
 8003232:	e011      	b.n	8003258 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a03      	ldr	r2, [pc, #12]	; (8003248 <HAL_ADC_IRQHandler+0x230>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d006      	beq.n	800324c <HAL_ADC_IRQHandler+0x234>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	e005      	b.n	8003250 <HAL_ADC_IRQHandler+0x238>
 8003244:	50000300 	.word	0x50000300
 8003248:	50000100 	.word	0x50000100
 800324c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003250:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d047      	beq.n	80032ee <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800325e:	6a3b      	ldr	r3, [r7, #32]
 8003260:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d007      	beq.n	8003278 <HAL_ADC_IRQHandler+0x260>
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d03f      	beq.n	80032ee <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800326e:	6a3b      	ldr	r3, [r7, #32]
 8003270:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003274:	2b00      	cmp	r3, #0
 8003276:	d13a      	bne.n	80032ee <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003282:	2b40      	cmp	r3, #64	; 0x40
 8003284:	d133      	bne.n	80032ee <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003286:	6a3b      	ldr	r3, [r7, #32]
 8003288:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d12e      	bne.n	80032ee <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4618      	mov	r0, r3
 8003296:	f7ff fc6e 	bl	8002b76 <LL_ADC_INJ_IsConversionOngoing>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d11a      	bne.n	80032d6 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	685a      	ldr	r2, [r3, #4]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80032ae:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032b4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d112      	bne.n	80032ee <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032cc:	f043 0201 	orr.w	r2, r3, #1
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	65da      	str	r2, [r3, #92]	; 0x5c
 80032d4:	e00b      	b.n	80032ee <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032da:	f043 0210 	orr.w	r2, r3, #16
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032e6:	f043 0201 	orr.w	r2, r3, #1
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 fec4 	bl	800407c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2260      	movs	r2, #96	; 0x60
 80032fa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003302:	2b00      	cmp	r3, #0
 8003304:	d011      	beq.n	800332a <HAL_ADC_IRQHandler+0x312>
 8003306:	69bb      	ldr	r3, [r7, #24]
 8003308:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800330c:	2b00      	cmp	r3, #0
 800330e:	d00c      	beq.n	800332a <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003314:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f000 f89f 	bl	8003460 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2280      	movs	r2, #128	; 0x80
 8003328:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003330:	2b00      	cmp	r3, #0
 8003332:	d012      	beq.n	800335a <HAL_ADC_IRQHandler+0x342>
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00d      	beq.n	800335a <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003342:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 feaa 	bl	80040a4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003358:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003360:	2b00      	cmp	r3, #0
 8003362:	d012      	beq.n	800338a <HAL_ADC_IRQHandler+0x372>
 8003364:	69bb      	ldr	r3, [r7, #24]
 8003366:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800336a:	2b00      	cmp	r3, #0
 800336c:	d00d      	beq.n	800338a <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003372:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 fe9c 	bl	80040b8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003388:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	f003 0310 	and.w	r3, r3, #16
 8003390:	2b00      	cmp	r3, #0
 8003392:	d036      	beq.n	8003402 <HAL_ADC_IRQHandler+0x3ea>
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	f003 0310 	and.w	r3, r3, #16
 800339a:	2b00      	cmp	r3, #0
 800339c:	d031      	beq.n	8003402 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d102      	bne.n	80033ac <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 80033a6:	2301      	movs	r3, #1
 80033a8:	627b      	str	r3, [r7, #36]	; 0x24
 80033aa:	e014      	b.n	80033d6 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d008      	beq.n	80033c4 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80033b2:	4825      	ldr	r0, [pc, #148]	; (8003448 <HAL_ADC_IRQHandler+0x430>)
 80033b4:	f7ff fb0e 	bl	80029d4 <LL_ADC_GetMultiDMATransfer>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00b      	beq.n	80033d6 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80033be:	2301      	movs	r3, #1
 80033c0:	627b      	str	r3, [r7, #36]	; 0x24
 80033c2:	e008      	b.n	80033d6 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	f003 0301 	and.w	r3, r3, #1
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80033d2:	2301      	movs	r3, #1
 80033d4:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80033d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d10e      	bne.n	80033fa <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033ec:	f043 0202 	orr.w	r2, r3, #2
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 f83d 	bl	8003474 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2210      	movs	r2, #16
 8003400:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003408:	2b00      	cmp	r3, #0
 800340a:	d018      	beq.n	800343e <HAL_ADC_IRQHandler+0x426>
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003412:	2b00      	cmp	r3, #0
 8003414:	d013      	beq.n	800343e <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800341a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003426:	f043 0208 	orr.w	r2, r3, #8
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003436:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f000 fe29 	bl	8004090 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800343e:	bf00      	nop
 8003440:	3728      	adds	r7, #40	; 0x28
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	50000300 	.word	0x50000300

0800344c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b0b6      	sub	sp, #216	; 0xd8
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003492:	2300      	movs	r3, #0
 8003494:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003498:	2300      	movs	r3, #0
 800349a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d101      	bne.n	80034aa <HAL_ADC_ConfigChannel+0x22>
 80034a6:	2302      	movs	r3, #2
 80034a8:	e3c8      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x7b4>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2201      	movs	r2, #1
 80034ae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff fb4a 	bl	8002b50 <LL_ADC_REG_IsConversionOngoing>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	f040 83ad 	bne.w	8003c1e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6818      	ldr	r0, [r3, #0]
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	6859      	ldr	r1, [r3, #4]
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	461a      	mov	r2, r3
 80034d2:	f7ff f9de 	bl	8002892 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4618      	mov	r0, r3
 80034dc:	f7ff fb38 	bl	8002b50 <LL_ADC_REG_IsConversionOngoing>
 80034e0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7ff fb44 	bl	8002b76 <LL_ADC_INJ_IsConversionOngoing>
 80034ee:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80034f2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	f040 81d9 	bne.w	80038ae <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80034fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003500:	2b00      	cmp	r3, #0
 8003502:	f040 81d4 	bne.w	80038ae <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800350e:	d10f      	bne.n	8003530 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6818      	ldr	r0, [r3, #0]
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	2200      	movs	r2, #0
 800351a:	4619      	mov	r1, r3
 800351c:	f7ff f9f8 	bl	8002910 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003528:	4618      	mov	r0, r3
 800352a:	f7ff f98c 	bl	8002846 <LL_ADC_SetSamplingTimeCommonConfig>
 800352e:	e00e      	b.n	800354e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6818      	ldr	r0, [r3, #0]
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	6819      	ldr	r1, [r3, #0]
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	461a      	mov	r2, r3
 800353e:	f7ff f9e7 	bl	8002910 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2100      	movs	r1, #0
 8003548:	4618      	mov	r0, r3
 800354a:	f7ff f97c 	bl	8002846 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	695a      	ldr	r2, [r3, #20]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	08db      	lsrs	r3, r3, #3
 800355a:	f003 0303 	and.w	r3, r3, #3
 800355e:	005b      	lsls	r3, r3, #1
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	691b      	ldr	r3, [r3, #16]
 800356c:	2b04      	cmp	r3, #4
 800356e:	d022      	beq.n	80035b6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6818      	ldr	r0, [r3, #0]
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	6919      	ldr	r1, [r3, #16]
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003580:	f7ff f8d6 	bl	8002730 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6818      	ldr	r0, [r3, #0]
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	6919      	ldr	r1, [r3, #16]
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	699b      	ldr	r3, [r3, #24]
 8003590:	461a      	mov	r2, r3
 8003592:	f7ff f922 	bl	80027da <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6818      	ldr	r0, [r3, #0]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	6919      	ldr	r1, [r3, #16]
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	7f1b      	ldrb	r3, [r3, #28]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d102      	bne.n	80035ac <HAL_ADC_ConfigChannel+0x124>
 80035a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035aa:	e000      	b.n	80035ae <HAL_ADC_ConfigChannel+0x126>
 80035ac:	2300      	movs	r3, #0
 80035ae:	461a      	mov	r2, r3
 80035b0:	f7ff f92e 	bl	8002810 <LL_ADC_SetOffsetSaturation>
 80035b4:	e17b      	b.n	80038ae <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2100      	movs	r1, #0
 80035bc:	4618      	mov	r0, r3
 80035be:	f7ff f8db 	bl	8002778 <LL_ADC_GetOffsetChannel>
 80035c2:	4603      	mov	r3, r0
 80035c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10a      	bne.n	80035e2 <HAL_ADC_ConfigChannel+0x15a>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2100      	movs	r1, #0
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7ff f8d0 	bl	8002778 <LL_ADC_GetOffsetChannel>
 80035d8:	4603      	mov	r3, r0
 80035da:	0e9b      	lsrs	r3, r3, #26
 80035dc:	f003 021f 	and.w	r2, r3, #31
 80035e0:	e01e      	b.n	8003620 <HAL_ADC_ConfigChannel+0x198>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2100      	movs	r1, #0
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7ff f8c5 	bl	8002778 <LL_ADC_GetOffsetChannel>
 80035ee:	4603      	mov	r3, r0
 80035f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035f4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80035f8:	fa93 f3a3 	rbit	r3, r3
 80035fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003600:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003604:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003608:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d101      	bne.n	8003614 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003610:	2320      	movs	r3, #32
 8003612:	e004      	b.n	800361e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003614:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003618:	fab3 f383 	clz	r3, r3
 800361c:	b2db      	uxtb	r3, r3
 800361e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003628:	2b00      	cmp	r3, #0
 800362a:	d105      	bne.n	8003638 <HAL_ADC_ConfigChannel+0x1b0>
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	0e9b      	lsrs	r3, r3, #26
 8003632:	f003 031f 	and.w	r3, r3, #31
 8003636:	e018      	b.n	800366a <HAL_ADC_ConfigChannel+0x1e2>
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003640:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003644:	fa93 f3a3 	rbit	r3, r3
 8003648:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800364c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003650:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003654:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003658:	2b00      	cmp	r3, #0
 800365a:	d101      	bne.n	8003660 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800365c:	2320      	movs	r3, #32
 800365e:	e004      	b.n	800366a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003660:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003664:	fab3 f383 	clz	r3, r3
 8003668:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800366a:	429a      	cmp	r2, r3
 800366c:	d106      	bne.n	800367c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2200      	movs	r2, #0
 8003674:	2100      	movs	r1, #0
 8003676:	4618      	mov	r0, r3
 8003678:	f7ff f894 	bl	80027a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2101      	movs	r1, #1
 8003682:	4618      	mov	r0, r3
 8003684:	f7ff f878 	bl	8002778 <LL_ADC_GetOffsetChannel>
 8003688:	4603      	mov	r3, r0
 800368a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800368e:	2b00      	cmp	r3, #0
 8003690:	d10a      	bne.n	80036a8 <HAL_ADC_ConfigChannel+0x220>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2101      	movs	r1, #1
 8003698:	4618      	mov	r0, r3
 800369a:	f7ff f86d 	bl	8002778 <LL_ADC_GetOffsetChannel>
 800369e:	4603      	mov	r3, r0
 80036a0:	0e9b      	lsrs	r3, r3, #26
 80036a2:	f003 021f 	and.w	r2, r3, #31
 80036a6:	e01e      	b.n	80036e6 <HAL_ADC_ConfigChannel+0x25e>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2101      	movs	r1, #1
 80036ae:	4618      	mov	r0, r3
 80036b0:	f7ff f862 	bl	8002778 <LL_ADC_GetOffsetChannel>
 80036b4:	4603      	mov	r3, r0
 80036b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80036be:	fa93 f3a3 	rbit	r3, r3
 80036c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80036c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80036ca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80036ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d101      	bne.n	80036da <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80036d6:	2320      	movs	r3, #32
 80036d8:	e004      	b.n	80036e4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80036da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80036de:	fab3 f383 	clz	r3, r3
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d105      	bne.n	80036fe <HAL_ADC_ConfigChannel+0x276>
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	0e9b      	lsrs	r3, r3, #26
 80036f8:	f003 031f 	and.w	r3, r3, #31
 80036fc:	e018      	b.n	8003730 <HAL_ADC_ConfigChannel+0x2a8>
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003706:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800370a:	fa93 f3a3 	rbit	r3, r3
 800370e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003712:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003716:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800371a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003722:	2320      	movs	r3, #32
 8003724:	e004      	b.n	8003730 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003726:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800372a:	fab3 f383 	clz	r3, r3
 800372e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003730:	429a      	cmp	r2, r3
 8003732:	d106      	bne.n	8003742 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2200      	movs	r2, #0
 800373a:	2101      	movs	r1, #1
 800373c:	4618      	mov	r0, r3
 800373e:	f7ff f831 	bl	80027a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2102      	movs	r1, #2
 8003748:	4618      	mov	r0, r3
 800374a:	f7ff f815 	bl	8002778 <LL_ADC_GetOffsetChannel>
 800374e:	4603      	mov	r3, r0
 8003750:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003754:	2b00      	cmp	r3, #0
 8003756:	d10a      	bne.n	800376e <HAL_ADC_ConfigChannel+0x2e6>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2102      	movs	r1, #2
 800375e:	4618      	mov	r0, r3
 8003760:	f7ff f80a 	bl	8002778 <LL_ADC_GetOffsetChannel>
 8003764:	4603      	mov	r3, r0
 8003766:	0e9b      	lsrs	r3, r3, #26
 8003768:	f003 021f 	and.w	r2, r3, #31
 800376c:	e01e      	b.n	80037ac <HAL_ADC_ConfigChannel+0x324>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2102      	movs	r1, #2
 8003774:	4618      	mov	r0, r3
 8003776:	f7fe ffff 	bl	8002778 <LL_ADC_GetOffsetChannel>
 800377a:	4603      	mov	r3, r0
 800377c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003780:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003784:	fa93 f3a3 	rbit	r3, r3
 8003788:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800378c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003790:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003794:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003798:	2b00      	cmp	r3, #0
 800379a:	d101      	bne.n	80037a0 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800379c:	2320      	movs	r3, #32
 800379e:	e004      	b.n	80037aa <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80037a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80037a4:	fab3 f383 	clz	r3, r3
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d105      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x33c>
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	0e9b      	lsrs	r3, r3, #26
 80037be:	f003 031f 	and.w	r3, r3, #31
 80037c2:	e016      	b.n	80037f2 <HAL_ADC_ConfigChannel+0x36a>
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80037d0:	fa93 f3a3 	rbit	r3, r3
 80037d4:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80037d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80037d8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80037dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80037e4:	2320      	movs	r3, #32
 80037e6:	e004      	b.n	80037f2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80037e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80037ec:	fab3 f383 	clz	r3, r3
 80037f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d106      	bne.n	8003804 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2200      	movs	r2, #0
 80037fc:	2102      	movs	r1, #2
 80037fe:	4618      	mov	r0, r3
 8003800:	f7fe ffd0 	bl	80027a4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2103      	movs	r1, #3
 800380a:	4618      	mov	r0, r3
 800380c:	f7fe ffb4 	bl	8002778 <LL_ADC_GetOffsetChannel>
 8003810:	4603      	mov	r3, r0
 8003812:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003816:	2b00      	cmp	r3, #0
 8003818:	d10a      	bne.n	8003830 <HAL_ADC_ConfigChannel+0x3a8>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2103      	movs	r1, #3
 8003820:	4618      	mov	r0, r3
 8003822:	f7fe ffa9 	bl	8002778 <LL_ADC_GetOffsetChannel>
 8003826:	4603      	mov	r3, r0
 8003828:	0e9b      	lsrs	r3, r3, #26
 800382a:	f003 021f 	and.w	r2, r3, #31
 800382e:	e017      	b.n	8003860 <HAL_ADC_ConfigChannel+0x3d8>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2103      	movs	r1, #3
 8003836:	4618      	mov	r0, r3
 8003838:	f7fe ff9e 	bl	8002778 <LL_ADC_GetOffsetChannel>
 800383c:	4603      	mov	r3, r0
 800383e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003840:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003842:	fa93 f3a3 	rbit	r3, r3
 8003846:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003848:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800384a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800384c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800384e:	2b00      	cmp	r3, #0
 8003850:	d101      	bne.n	8003856 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003852:	2320      	movs	r3, #32
 8003854:	e003      	b.n	800385e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003856:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003858:	fab3 f383 	clz	r3, r3
 800385c:	b2db      	uxtb	r3, r3
 800385e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003868:	2b00      	cmp	r3, #0
 800386a:	d105      	bne.n	8003878 <HAL_ADC_ConfigChannel+0x3f0>
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	0e9b      	lsrs	r3, r3, #26
 8003872:	f003 031f 	and.w	r3, r3, #31
 8003876:	e011      	b.n	800389c <HAL_ADC_ConfigChannel+0x414>
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003880:	fa93 f3a3 	rbit	r3, r3
 8003884:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003886:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003888:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800388a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800388c:	2b00      	cmp	r3, #0
 800388e:	d101      	bne.n	8003894 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003890:	2320      	movs	r3, #32
 8003892:	e003      	b.n	800389c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003894:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003896:	fab3 f383 	clz	r3, r3
 800389a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800389c:	429a      	cmp	r2, r3
 800389e:	d106      	bne.n	80038ae <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2200      	movs	r2, #0
 80038a6:	2103      	movs	r1, #3
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7fe ff7b 	bl	80027a4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7ff f912 	bl	8002adc <LL_ADC_IsEnabled>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	f040 8140 	bne.w	8003b40 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6818      	ldr	r0, [r3, #0]
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	6819      	ldr	r1, [r3, #0]
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	461a      	mov	r2, r3
 80038ce:	f7ff f84b 	bl	8002968 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	4a8f      	ldr	r2, [pc, #572]	; (8003b14 <HAL_ADC_ConfigChannel+0x68c>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	f040 8131 	bne.w	8003b40 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10b      	bne.n	8003906 <HAL_ADC_ConfigChannel+0x47e>
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	0e9b      	lsrs	r3, r3, #26
 80038f4:	3301      	adds	r3, #1
 80038f6:	f003 031f 	and.w	r3, r3, #31
 80038fa:	2b09      	cmp	r3, #9
 80038fc:	bf94      	ite	ls
 80038fe:	2301      	movls	r3, #1
 8003900:	2300      	movhi	r3, #0
 8003902:	b2db      	uxtb	r3, r3
 8003904:	e019      	b.n	800393a <HAL_ADC_ConfigChannel+0x4b2>
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800390c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800390e:	fa93 f3a3 	rbit	r3, r3
 8003912:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003914:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003916:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003918:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800391e:	2320      	movs	r3, #32
 8003920:	e003      	b.n	800392a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003922:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003924:	fab3 f383 	clz	r3, r3
 8003928:	b2db      	uxtb	r3, r3
 800392a:	3301      	adds	r3, #1
 800392c:	f003 031f 	and.w	r3, r3, #31
 8003930:	2b09      	cmp	r3, #9
 8003932:	bf94      	ite	ls
 8003934:	2301      	movls	r3, #1
 8003936:	2300      	movhi	r3, #0
 8003938:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800393a:	2b00      	cmp	r3, #0
 800393c:	d079      	beq.n	8003a32 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003946:	2b00      	cmp	r3, #0
 8003948:	d107      	bne.n	800395a <HAL_ADC_ConfigChannel+0x4d2>
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	0e9b      	lsrs	r3, r3, #26
 8003950:	3301      	adds	r3, #1
 8003952:	069b      	lsls	r3, r3, #26
 8003954:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003958:	e015      	b.n	8003986 <HAL_ADC_ConfigChannel+0x4fe>
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003960:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003962:	fa93 f3a3 	rbit	r3, r3
 8003966:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003968:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800396a:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800396c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003972:	2320      	movs	r3, #32
 8003974:	e003      	b.n	800397e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003976:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003978:	fab3 f383 	clz	r3, r3
 800397c:	b2db      	uxtb	r3, r3
 800397e:	3301      	adds	r3, #1
 8003980:	069b      	lsls	r3, r3, #26
 8003982:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800398e:	2b00      	cmp	r3, #0
 8003990:	d109      	bne.n	80039a6 <HAL_ADC_ConfigChannel+0x51e>
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	0e9b      	lsrs	r3, r3, #26
 8003998:	3301      	adds	r3, #1
 800399a:	f003 031f 	and.w	r3, r3, #31
 800399e:	2101      	movs	r1, #1
 80039a0:	fa01 f303 	lsl.w	r3, r1, r3
 80039a4:	e017      	b.n	80039d6 <HAL_ADC_ConfigChannel+0x54e>
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039ae:	fa93 f3a3 	rbit	r3, r3
 80039b2:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80039b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039b6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80039b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80039be:	2320      	movs	r3, #32
 80039c0:	e003      	b.n	80039ca <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80039c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039c4:	fab3 f383 	clz	r3, r3
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	3301      	adds	r3, #1
 80039cc:	f003 031f 	and.w	r3, r3, #31
 80039d0:	2101      	movs	r1, #1
 80039d2:	fa01 f303 	lsl.w	r3, r1, r3
 80039d6:	ea42 0103 	orr.w	r1, r2, r3
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10a      	bne.n	80039fc <HAL_ADC_ConfigChannel+0x574>
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	0e9b      	lsrs	r3, r3, #26
 80039ec:	3301      	adds	r3, #1
 80039ee:	f003 021f 	and.w	r2, r3, #31
 80039f2:	4613      	mov	r3, r2
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	4413      	add	r3, r2
 80039f8:	051b      	lsls	r3, r3, #20
 80039fa:	e018      	b.n	8003a2e <HAL_ADC_ConfigChannel+0x5a6>
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a04:	fa93 f3a3 	rbit	r3, r3
 8003a08:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003a0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003a0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d101      	bne.n	8003a18 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003a14:	2320      	movs	r3, #32
 8003a16:	e003      	b.n	8003a20 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003a18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a1a:	fab3 f383 	clz	r3, r3
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	3301      	adds	r3, #1
 8003a22:	f003 021f 	and.w	r2, r3, #31
 8003a26:	4613      	mov	r3, r2
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	4413      	add	r3, r2
 8003a2c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a2e:	430b      	orrs	r3, r1
 8003a30:	e081      	b.n	8003b36 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d107      	bne.n	8003a4e <HAL_ADC_ConfigChannel+0x5c6>
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	0e9b      	lsrs	r3, r3, #26
 8003a44:	3301      	adds	r3, #1
 8003a46:	069b      	lsls	r3, r3, #26
 8003a48:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003a4c:	e015      	b.n	8003a7a <HAL_ADC_ConfigChannel+0x5f2>
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a56:	fa93 f3a3 	rbit	r3, r3
 8003a5a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a5e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d101      	bne.n	8003a6a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003a66:	2320      	movs	r3, #32
 8003a68:	e003      	b.n	8003a72 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a6c:	fab3 f383 	clz	r3, r3
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	3301      	adds	r3, #1
 8003a74:	069b      	lsls	r3, r3, #26
 8003a76:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d109      	bne.n	8003a9a <HAL_ADC_ConfigChannel+0x612>
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	0e9b      	lsrs	r3, r3, #26
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	f003 031f 	and.w	r3, r3, #31
 8003a92:	2101      	movs	r1, #1
 8003a94:	fa01 f303 	lsl.w	r3, r1, r3
 8003a98:	e017      	b.n	8003aca <HAL_ADC_ConfigChannel+0x642>
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa0:	6a3b      	ldr	r3, [r7, #32]
 8003aa2:	fa93 f3a3 	rbit	r3, r3
 8003aa6:	61fb      	str	r3, [r7, #28]
  return result;
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d101      	bne.n	8003ab6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003ab2:	2320      	movs	r3, #32
 8003ab4:	e003      	b.n	8003abe <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab8:	fab3 f383 	clz	r3, r3
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	3301      	adds	r3, #1
 8003ac0:	f003 031f 	and.w	r3, r3, #31
 8003ac4:	2101      	movs	r1, #1
 8003ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8003aca:	ea42 0103 	orr.w	r1, r2, r3
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d10d      	bne.n	8003af6 <HAL_ADC_ConfigChannel+0x66e>
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	0e9b      	lsrs	r3, r3, #26
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	f003 021f 	and.w	r2, r3, #31
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	005b      	lsls	r3, r3, #1
 8003aea:	4413      	add	r3, r2
 8003aec:	3b1e      	subs	r3, #30
 8003aee:	051b      	lsls	r3, r3, #20
 8003af0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003af4:	e01e      	b.n	8003b34 <HAL_ADC_ConfigChannel+0x6ac>
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	fa93 f3a3 	rbit	r3, r3
 8003b02:	613b      	str	r3, [r7, #16]
  return result;
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d104      	bne.n	8003b18 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003b0e:	2320      	movs	r3, #32
 8003b10:	e006      	b.n	8003b20 <HAL_ADC_ConfigChannel+0x698>
 8003b12:	bf00      	nop
 8003b14:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	fab3 f383 	clz	r3, r3
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	3301      	adds	r3, #1
 8003b22:	f003 021f 	and.w	r2, r3, #31
 8003b26:	4613      	mov	r3, r2
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	4413      	add	r3, r2
 8003b2c:	3b1e      	subs	r3, #30
 8003b2e:	051b      	lsls	r3, r3, #20
 8003b30:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b34:	430b      	orrs	r3, r1
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	6892      	ldr	r2, [r2, #8]
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	f7fe fee8 	bl	8002910 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	4b3f      	ldr	r3, [pc, #252]	; (8003c44 <HAL_ADC_ConfigChannel+0x7bc>)
 8003b46:	4013      	ands	r3, r2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d071      	beq.n	8003c30 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b4c:	483e      	ldr	r0, [pc, #248]	; (8003c48 <HAL_ADC_ConfigChannel+0x7c0>)
 8003b4e:	f7fe fde1 	bl	8002714 <LL_ADC_GetCommonPathInternalCh>
 8003b52:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a3c      	ldr	r2, [pc, #240]	; (8003c4c <HAL_ADC_ConfigChannel+0x7c4>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d004      	beq.n	8003b6a <HAL_ADC_ConfigChannel+0x6e2>
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a3a      	ldr	r2, [pc, #232]	; (8003c50 <HAL_ADC_ConfigChannel+0x7c8>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d127      	bne.n	8003bba <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003b6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003b6e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d121      	bne.n	8003bba <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b7e:	d157      	bne.n	8003c30 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003b84:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003b88:	4619      	mov	r1, r3
 8003b8a:	482f      	ldr	r0, [pc, #188]	; (8003c48 <HAL_ADC_ConfigChannel+0x7c0>)
 8003b8c:	f7fe fdaf 	bl	80026ee <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b90:	4b30      	ldr	r3, [pc, #192]	; (8003c54 <HAL_ADC_ConfigChannel+0x7cc>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	099b      	lsrs	r3, r3, #6
 8003b96:	4a30      	ldr	r2, [pc, #192]	; (8003c58 <HAL_ADC_ConfigChannel+0x7d0>)
 8003b98:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9c:	099b      	lsrs	r3, r3, #6
 8003b9e:	1c5a      	adds	r2, r3, #1
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	4413      	add	r3, r2
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003baa:	e002      	b.n	8003bb2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d1f9      	bne.n	8003bac <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003bb8:	e03a      	b.n	8003c30 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a27      	ldr	r2, [pc, #156]	; (8003c5c <HAL_ADC_ConfigChannel+0x7d4>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d113      	bne.n	8003bec <HAL_ADC_ConfigChannel+0x764>
 8003bc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003bc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d10d      	bne.n	8003bec <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a22      	ldr	r2, [pc, #136]	; (8003c60 <HAL_ADC_ConfigChannel+0x7d8>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d02a      	beq.n	8003c30 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003bda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003bde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003be2:	4619      	mov	r1, r3
 8003be4:	4818      	ldr	r0, [pc, #96]	; (8003c48 <HAL_ADC_ConfigChannel+0x7c0>)
 8003be6:	f7fe fd82 	bl	80026ee <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003bea:	e021      	b.n	8003c30 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a1c      	ldr	r2, [pc, #112]	; (8003c64 <HAL_ADC_ConfigChannel+0x7dc>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d11c      	bne.n	8003c30 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003bf6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003bfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d116      	bne.n	8003c30 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a16      	ldr	r2, [pc, #88]	; (8003c60 <HAL_ADC_ConfigChannel+0x7d8>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d011      	beq.n	8003c30 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003c10:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003c14:	4619      	mov	r1, r3
 8003c16:	480c      	ldr	r0, [pc, #48]	; (8003c48 <HAL_ADC_ConfigChannel+0x7c0>)
 8003c18:	f7fe fd69 	bl	80026ee <LL_ADC_SetCommonPathInternalCh>
 8003c1c:	e008      	b.n	8003c30 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c22:	f043 0220 	orr.w	r2, r3, #32
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003c38:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	37d8      	adds	r7, #216	; 0xd8
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	80080000 	.word	0x80080000
 8003c48:	50000300 	.word	0x50000300
 8003c4c:	c3210000 	.word	0xc3210000
 8003c50:	90c00010 	.word	0x90c00010
 8003c54:	200001a0 	.word	0x200001a0
 8003c58:	053e2d63 	.word	0x053e2d63
 8003c5c:	c7520000 	.word	0xc7520000
 8003c60:	50000100 	.word	0x50000100
 8003c64:	cb840000 	.word	0xcb840000

08003c68 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7fe ff31 	bl	8002adc <LL_ADC_IsEnabled>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d14d      	bne.n	8003d1c <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	689a      	ldr	r2, [r3, #8]
 8003c86:	4b28      	ldr	r3, [pc, #160]	; (8003d28 <ADC_Enable+0xc0>)
 8003c88:	4013      	ands	r3, r2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d00d      	beq.n	8003caa <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c92:	f043 0210 	orr.w	r2, r3, #16
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c9e:	f043 0201 	orr.w	r2, r3, #1
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e039      	b.n	8003d1e <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7fe feec 	bl	8002a8c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003cb4:	f7fe fcda 	bl	800266c <HAL_GetTick>
 8003cb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003cba:	e028      	b.n	8003d0e <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f7fe ff0b 	bl	8002adc <LL_ADC_IsEnabled>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d104      	bne.n	8003cd6 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7fe fedb 	bl	8002a8c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003cd6:	f7fe fcc9 	bl	800266c <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d914      	bls.n	8003d0e <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0301 	and.w	r3, r3, #1
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d00d      	beq.n	8003d0e <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cf6:	f043 0210 	orr.w	r2, r3, #16
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d02:	f043 0201 	orr.w	r2, r3, #1
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e007      	b.n	8003d1e <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0301 	and.w	r3, r3, #1
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d1cf      	bne.n	8003cbc <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003d1c:	2300      	movs	r3, #0
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3710      	adds	r7, #16
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	8000003f 	.word	0x8000003f

08003d2c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b084      	sub	sp, #16
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7fe fee2 	bl	8002b02 <LL_ADC_IsDisableOngoing>
 8003d3e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7fe fec9 	bl	8002adc <LL_ADC_IsEnabled>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d047      	beq.n	8003de0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d144      	bne.n	8003de0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f003 030d 	and.w	r3, r3, #13
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d10c      	bne.n	8003d7e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f7fe fea3 	bl	8002ab4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2203      	movs	r2, #3
 8003d74:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003d76:	f7fe fc79 	bl	800266c <HAL_GetTick>
 8003d7a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d7c:	e029      	b.n	8003dd2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d82:	f043 0210 	orr.w	r2, r3, #16
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d8e:	f043 0201 	orr.w	r2, r3, #1
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e023      	b.n	8003de2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003d9a:	f7fe fc67 	bl	800266c <HAL_GetTick>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	1ad3      	subs	r3, r2, r3
 8003da4:	2b02      	cmp	r3, #2
 8003da6:	d914      	bls.n	8003dd2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00d      	beq.n	8003dd2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dba:	f043 0210 	orr.w	r2, r3, #16
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dc6:	f043 0201 	orr.w	r2, r3, #1
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e007      	b.n	8003de2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f003 0301 	and.w	r3, r3, #1
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d1dc      	bne.n	8003d9a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}

08003dea <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003dea:	b580      	push	{r7, lr}
 8003dec:	b084      	sub	sp, #16
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dfc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d14b      	bne.n	8003e9c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e08:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0308 	and.w	r3, r3, #8
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d021      	beq.n	8003e62 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f7fe fd22 	bl	800286c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d032      	beq.n	8003e94 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d12b      	bne.n	8003e94 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d11f      	bne.n	8003e94 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e58:	f043 0201 	orr.w	r2, r3, #1
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003e60:	e018      	b.n	8003e94 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	f003 0302 	and.w	r3, r3, #2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d111      	bne.n	8003e94 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e74:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d105      	bne.n	8003e94 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e8c:	f043 0201 	orr.w	r2, r3, #1
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003e94:	68f8      	ldr	r0, [r7, #12]
 8003e96:	f7fd ffd7 	bl	8001e48 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003e9a:	e00e      	b.n	8003eba <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea0:	f003 0310 	and.w	r3, r3, #16
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d003      	beq.n	8003eb0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f7ff fae3 	bl	8003474 <HAL_ADC_ErrorCallback>
}
 8003eae:	e004      	b.n	8003eba <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	4798      	blx	r3
}
 8003eba:	bf00      	nop
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}

08003ec2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003ec2:	b580      	push	{r7, lr}
 8003ec4:	b084      	sub	sp, #16
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ece:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f7ff fabb 	bl	800344c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ed6:	bf00      	nop
 8003ed8:	3710      	adds	r7, #16
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b084      	sub	sp, #16
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eea:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003efc:	f043 0204 	orr.w	r2, r3, #4
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003f04:	68f8      	ldr	r0, [r7, #12]
 8003f06:	f7ff fab5 	bl	8003474 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f0a:	bf00      	nop
 8003f0c:	3710      	adds	r7, #16
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <LL_ADC_IsEnabled>:
{
 8003f12:	b480      	push	{r7}
 8003f14:	b083      	sub	sp, #12
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d101      	bne.n	8003f2a <LL_ADC_IsEnabled+0x18>
 8003f26:	2301      	movs	r3, #1
 8003f28:	e000      	b.n	8003f2c <LL_ADC_IsEnabled+0x1a>
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <LL_ADC_StartCalibration>:
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003f4a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f4e:	683a      	ldr	r2, [r7, #0]
 8003f50:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003f54:	4313      	orrs	r3, r2
 8003f56:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	609a      	str	r2, [r3, #8]
}
 8003f5e:	bf00      	nop
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr

08003f6a <LL_ADC_IsCalibrationOnGoing>:
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	b083      	sub	sp, #12
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003f7a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f7e:	d101      	bne.n	8003f84 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003f80:	2301      	movs	r3, #1
 8003f82:	e000      	b.n	8003f86 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	370c      	adds	r7, #12
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr

08003f92 <LL_ADC_REG_IsConversionOngoing>:
{
 8003f92:	b480      	push	{r7}
 8003f94:	b083      	sub	sp, #12
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f003 0304 	and.w	r3, r3, #4
 8003fa2:	2b04      	cmp	r3, #4
 8003fa4:	d101      	bne.n	8003faa <LL_ADC_REG_IsConversionOngoing+0x18>
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e000      	b.n	8003fac <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d101      	bne.n	8003fd4 <HAL_ADCEx_Calibration_Start+0x1c>
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	e04d      	b.n	8004070 <HAL_ADCEx_Calibration_Start+0xb8>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f7ff fea5 	bl	8003d2c <ADC_Disable>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003fe6:	7bfb      	ldrb	r3, [r7, #15]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d136      	bne.n	800405a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ff0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003ff4:	f023 0302 	bic.w	r3, r3, #2
 8003ff8:	f043 0202 	orr.w	r2, r3, #2
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	6839      	ldr	r1, [r7, #0]
 8004006:	4618      	mov	r0, r3
 8004008:	f7ff ff96 	bl	8003f38 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800400c:	e014      	b.n	8004038 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	3301      	adds	r3, #1
 8004012:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	4a18      	ldr	r2, [pc, #96]	; (8004078 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d90d      	bls.n	8004038 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004020:	f023 0312 	bic.w	r3, r3, #18
 8004024:	f043 0210 	orr.w	r2, r3, #16
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e01b      	b.n	8004070 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4618      	mov	r0, r3
 800403e:	f7ff ff94 	bl	8003f6a <LL_ADC_IsCalibrationOnGoing>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d1e2      	bne.n	800400e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800404c:	f023 0303 	bic.w	r3, r3, #3
 8004050:	f043 0201 	orr.w	r2, r3, #1
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	65da      	str	r2, [r3, #92]	; 0x5c
 8004058:	e005      	b.n	8004066 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800405e:	f043 0210 	orr.w	r2, r3, #16
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800406e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004070:	4618      	mov	r0, r3
 8004072:	3710      	adds	r7, #16
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}
 8004078:	0004de01 	.word	0x0004de01

0800407c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80040ac:	bf00      	nop
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr

080040cc <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80040e0:	b590      	push	{r4, r7, lr}
 80040e2:	b0a1      	sub	sp, #132	; 0x84
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040ea:	2300      	movs	r3, #0
 80040ec:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d101      	bne.n	80040fe <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80040fa:	2302      	movs	r3, #2
 80040fc:	e08b      	b.n	8004216 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004106:	2300      	movs	r3, #0
 8004108:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800410a:	2300      	movs	r3, #0
 800410c:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004116:	d102      	bne.n	800411e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004118:	4b41      	ldr	r3, [pc, #260]	; (8004220 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800411a:	60bb      	str	r3, [r7, #8]
 800411c:	e001      	b.n	8004122 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800411e:	2300      	movs	r3, #0
 8004120:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10b      	bne.n	8004140 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800412c:	f043 0220 	orr.w	r2, r3, #32
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e06a      	b.n	8004216 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	4618      	mov	r0, r3
 8004144:	f7ff ff25 	bl	8003f92 <LL_ADC_REG_IsConversionOngoing>
 8004148:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4618      	mov	r0, r3
 8004150:	f7ff ff1f 	bl	8003f92 <LL_ADC_REG_IsConversionOngoing>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d14c      	bne.n	80041f4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800415a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800415c:	2b00      	cmp	r3, #0
 800415e:	d149      	bne.n	80041f4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004160:	4b30      	ldr	r3, [pc, #192]	; (8004224 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004162:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d028      	beq.n	80041be <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800416c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	6859      	ldr	r1, [r3, #4]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800417e:	035b      	lsls	r3, r3, #13
 8004180:	430b      	orrs	r3, r1
 8004182:	431a      	orrs	r2, r3
 8004184:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004186:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004188:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800418c:	f7ff fec1 	bl	8003f12 <LL_ADC_IsEnabled>
 8004190:	4604      	mov	r4, r0
 8004192:	4823      	ldr	r0, [pc, #140]	; (8004220 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004194:	f7ff febd 	bl	8003f12 <LL_ADC_IsEnabled>
 8004198:	4603      	mov	r3, r0
 800419a:	4323      	orrs	r3, r4
 800419c:	2b00      	cmp	r3, #0
 800419e:	d133      	bne.n	8004208 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80041a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80041a8:	f023 030f 	bic.w	r3, r3, #15
 80041ac:	683a      	ldr	r2, [r7, #0]
 80041ae:	6811      	ldr	r1, [r2, #0]
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	6892      	ldr	r2, [r2, #8]
 80041b4:	430a      	orrs	r2, r1
 80041b6:	431a      	orrs	r2, r3
 80041b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041ba:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80041bc:	e024      	b.n	8004208 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80041be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041c8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80041ca:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80041ce:	f7ff fea0 	bl	8003f12 <LL_ADC_IsEnabled>
 80041d2:	4604      	mov	r4, r0
 80041d4:	4812      	ldr	r0, [pc, #72]	; (8004220 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80041d6:	f7ff fe9c 	bl	8003f12 <LL_ADC_IsEnabled>
 80041da:	4603      	mov	r3, r0
 80041dc:	4323      	orrs	r3, r4
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d112      	bne.n	8004208 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80041e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80041ea:	f023 030f 	bic.w	r3, r3, #15
 80041ee:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80041f0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80041f2:	e009      	b.n	8004208 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f8:	f043 0220 	orr.w	r2, r3, #32
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8004206:	e000      	b.n	800420a <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004208:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004212:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8004216:	4618      	mov	r0, r3
 8004218:	3784      	adds	r7, #132	; 0x84
 800421a:	46bd      	mov	sp, r7
 800421c:	bd90      	pop	{r4, r7, pc}
 800421e:	bf00      	nop
 8004220:	50000100 	.word	0x50000100
 8004224:	50000300 	.word	0x50000300

08004228 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f003 0307 	and.w	r3, r3, #7
 8004236:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004238:	4b0c      	ldr	r3, [pc, #48]	; (800426c <__NVIC_SetPriorityGrouping+0x44>)
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800423e:	68ba      	ldr	r2, [r7, #8]
 8004240:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004244:	4013      	ands	r3, r2
 8004246:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004250:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004254:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004258:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800425a:	4a04      	ldr	r2, [pc, #16]	; (800426c <__NVIC_SetPriorityGrouping+0x44>)
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	60d3      	str	r3, [r2, #12]
}
 8004260:	bf00      	nop
 8004262:	3714      	adds	r7, #20
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr
 800426c:	e000ed00 	.word	0xe000ed00

08004270 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004270:	b480      	push	{r7}
 8004272:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004274:	4b04      	ldr	r3, [pc, #16]	; (8004288 <__NVIC_GetPriorityGrouping+0x18>)
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	0a1b      	lsrs	r3, r3, #8
 800427a:	f003 0307 	and.w	r3, r3, #7
}
 800427e:	4618      	mov	r0, r3
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	e000ed00 	.word	0xe000ed00

0800428c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	4603      	mov	r3, r0
 8004294:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800429a:	2b00      	cmp	r3, #0
 800429c:	db0b      	blt.n	80042b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800429e:	79fb      	ldrb	r3, [r7, #7]
 80042a0:	f003 021f 	and.w	r2, r3, #31
 80042a4:	4907      	ldr	r1, [pc, #28]	; (80042c4 <__NVIC_EnableIRQ+0x38>)
 80042a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042aa:	095b      	lsrs	r3, r3, #5
 80042ac:	2001      	movs	r0, #1
 80042ae:	fa00 f202 	lsl.w	r2, r0, r2
 80042b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80042b6:	bf00      	nop
 80042b8:	370c      	adds	r7, #12
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	e000e100 	.word	0xe000e100

080042c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	4603      	mov	r3, r0
 80042d0:	6039      	str	r1, [r7, #0]
 80042d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	db0a      	blt.n	80042f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	b2da      	uxtb	r2, r3
 80042e0:	490c      	ldr	r1, [pc, #48]	; (8004314 <__NVIC_SetPriority+0x4c>)
 80042e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e6:	0112      	lsls	r2, r2, #4
 80042e8:	b2d2      	uxtb	r2, r2
 80042ea:	440b      	add	r3, r1
 80042ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042f0:	e00a      	b.n	8004308 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	b2da      	uxtb	r2, r3
 80042f6:	4908      	ldr	r1, [pc, #32]	; (8004318 <__NVIC_SetPriority+0x50>)
 80042f8:	79fb      	ldrb	r3, [r7, #7]
 80042fa:	f003 030f 	and.w	r3, r3, #15
 80042fe:	3b04      	subs	r3, #4
 8004300:	0112      	lsls	r2, r2, #4
 8004302:	b2d2      	uxtb	r2, r2
 8004304:	440b      	add	r3, r1
 8004306:	761a      	strb	r2, [r3, #24]
}
 8004308:	bf00      	nop
 800430a:	370c      	adds	r7, #12
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr
 8004314:	e000e100 	.word	0xe000e100
 8004318:	e000ed00 	.word	0xe000ed00

0800431c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800431c:	b480      	push	{r7}
 800431e:	b089      	sub	sp, #36	; 0x24
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f003 0307 	and.w	r3, r3, #7
 800432e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	f1c3 0307 	rsb	r3, r3, #7
 8004336:	2b04      	cmp	r3, #4
 8004338:	bf28      	it	cs
 800433a:	2304      	movcs	r3, #4
 800433c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	3304      	adds	r3, #4
 8004342:	2b06      	cmp	r3, #6
 8004344:	d902      	bls.n	800434c <NVIC_EncodePriority+0x30>
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	3b03      	subs	r3, #3
 800434a:	e000      	b.n	800434e <NVIC_EncodePriority+0x32>
 800434c:	2300      	movs	r3, #0
 800434e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004350:	f04f 32ff 	mov.w	r2, #4294967295
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	fa02 f303 	lsl.w	r3, r2, r3
 800435a:	43da      	mvns	r2, r3
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	401a      	ands	r2, r3
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004364:	f04f 31ff 	mov.w	r1, #4294967295
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	fa01 f303 	lsl.w	r3, r1, r3
 800436e:	43d9      	mvns	r1, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004374:	4313      	orrs	r3, r2
         );
}
 8004376:	4618      	mov	r0, r3
 8004378:	3724      	adds	r7, #36	; 0x24
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr

08004382 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004382:	b580      	push	{r7, lr}
 8004384:	b082      	sub	sp, #8
 8004386:	af00      	add	r7, sp, #0
 8004388:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f7ff ff4c 	bl	8004228 <__NVIC_SetPriorityGrouping>
}
 8004390:	bf00      	nop
 8004392:	3708      	adds	r7, #8
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b086      	sub	sp, #24
 800439c:	af00      	add	r7, sp, #0
 800439e:	4603      	mov	r3, r0
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]
 80043a4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80043a6:	f7ff ff63 	bl	8004270 <__NVIC_GetPriorityGrouping>
 80043aa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	68b9      	ldr	r1, [r7, #8]
 80043b0:	6978      	ldr	r0, [r7, #20]
 80043b2:	f7ff ffb3 	bl	800431c <NVIC_EncodePriority>
 80043b6:	4602      	mov	r2, r0
 80043b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043bc:	4611      	mov	r1, r2
 80043be:	4618      	mov	r0, r3
 80043c0:	f7ff ff82 	bl	80042c8 <__NVIC_SetPriority>
}
 80043c4:	bf00      	nop
 80043c6:	3718      	adds	r7, #24
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	4603      	mov	r3, r0
 80043d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043da:	4618      	mov	r0, r3
 80043dc:	f7ff ff56 	bl	800428c <__NVIC_EnableIRQ>
}
 80043e0:	bf00      	nop
 80043e2:	3708      	adds	r7, #8
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e08d      	b.n	8004516 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	461a      	mov	r2, r3
 8004400:	4b47      	ldr	r3, [pc, #284]	; (8004520 <HAL_DMA_Init+0x138>)
 8004402:	429a      	cmp	r2, r3
 8004404:	d80f      	bhi.n	8004426 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	461a      	mov	r2, r3
 800440c:	4b45      	ldr	r3, [pc, #276]	; (8004524 <HAL_DMA_Init+0x13c>)
 800440e:	4413      	add	r3, r2
 8004410:	4a45      	ldr	r2, [pc, #276]	; (8004528 <HAL_DMA_Init+0x140>)
 8004412:	fba2 2303 	umull	r2, r3, r2, r3
 8004416:	091b      	lsrs	r3, r3, #4
 8004418:	009a      	lsls	r2, r3, #2
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a42      	ldr	r2, [pc, #264]	; (800452c <HAL_DMA_Init+0x144>)
 8004422:	641a      	str	r2, [r3, #64]	; 0x40
 8004424:	e00e      	b.n	8004444 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	461a      	mov	r2, r3
 800442c:	4b40      	ldr	r3, [pc, #256]	; (8004530 <HAL_DMA_Init+0x148>)
 800442e:	4413      	add	r3, r2
 8004430:	4a3d      	ldr	r2, [pc, #244]	; (8004528 <HAL_DMA_Init+0x140>)
 8004432:	fba2 2303 	umull	r2, r3, r2, r3
 8004436:	091b      	lsrs	r3, r3, #4
 8004438:	009a      	lsls	r2, r3, #2
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a3c      	ldr	r2, [pc, #240]	; (8004534 <HAL_DMA_Init+0x14c>)
 8004442:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2202      	movs	r2, #2
 8004448:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800445a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800445e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004468:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	691b      	ldr	r3, [r3, #16]
 800446e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004474:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004480:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a1b      	ldr	r3, [r3, #32]
 8004486:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004488:	68fa      	ldr	r2, [r7, #12]
 800448a:	4313      	orrs	r3, r2
 800448c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 fa76 	bl	8004988 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044a4:	d102      	bne.n	80044ac <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044b4:	b2d2      	uxtb	r2, r2
 80044b6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80044c0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d010      	beq.n	80044ec <HAL_DMA_Init+0x104>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	2b04      	cmp	r3, #4
 80044d0:	d80c      	bhi.n	80044ec <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 fa96 	bl	8004a04 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044dc:	2200      	movs	r2, #0
 80044de:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80044e8:	605a      	str	r2, [r3, #4]
 80044ea:	e008      	b.n	80044fe <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004514:	2300      	movs	r3, #0
}
 8004516:	4618      	mov	r0, r3
 8004518:	3710      	adds	r7, #16
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	40020407 	.word	0x40020407
 8004524:	bffdfff8 	.word	0xbffdfff8
 8004528:	cccccccd 	.word	0xcccccccd
 800452c:	40020000 	.word	0x40020000
 8004530:	bffdfbf8 	.word	0xbffdfbf8
 8004534:	40020400 	.word	0x40020400

08004538 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b086      	sub	sp, #24
 800453c:	af00      	add	r7, sp, #0
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	60b9      	str	r1, [r7, #8]
 8004542:	607a      	str	r2, [r7, #4]
 8004544:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004546:	2300      	movs	r3, #0
 8004548:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004550:	2b01      	cmp	r3, #1
 8004552:	d101      	bne.n	8004558 <HAL_DMA_Start_IT+0x20>
 8004554:	2302      	movs	r3, #2
 8004556:	e066      	b.n	8004626 <HAL_DMA_Start_IT+0xee>
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004566:	b2db      	uxtb	r3, r3
 8004568:	2b01      	cmp	r3, #1
 800456a:	d155      	bne.n	8004618 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2202      	movs	r2, #2
 8004570:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2200      	movs	r2, #0
 8004578:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f022 0201 	bic.w	r2, r2, #1
 8004588:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	68b9      	ldr	r1, [r7, #8]
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f000 f9bb 	bl	800490c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800459a:	2b00      	cmp	r3, #0
 800459c:	d008      	beq.n	80045b0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f042 020e 	orr.w	r2, r2, #14
 80045ac:	601a      	str	r2, [r3, #0]
 80045ae:	e00f      	b.n	80045d0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f022 0204 	bic.w	r2, r2, #4
 80045be:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f042 020a 	orr.w	r2, r2, #10
 80045ce:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d007      	beq.n	80045ee <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045ec:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d007      	beq.n	8004606 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004600:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004604:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f042 0201 	orr.w	r2, r2, #1
 8004614:	601a      	str	r2, [r3, #0]
 8004616:	e005      	b.n	8004624 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004620:	2302      	movs	r3, #2
 8004622:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004624:	7dfb      	ldrb	r3, [r7, #23]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3718      	adds	r7, #24
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800462e:	b480      	push	{r7}
 8004630:	b085      	sub	sp, #20
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004636:	2300      	movs	r3, #0
 8004638:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2b02      	cmp	r3, #2
 8004644:	d005      	beq.n	8004652 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2204      	movs	r2, #4
 800464a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	73fb      	strb	r3, [r7, #15]
 8004650:	e037      	b.n	80046c2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f022 020e 	bic.w	r2, r2, #14
 8004660:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800466c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004670:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f022 0201 	bic.w	r2, r2, #1
 8004680:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004686:	f003 021f 	and.w	r2, r3, #31
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	2101      	movs	r1, #1
 8004690:	fa01 f202 	lsl.w	r2, r1, r2
 8004694:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800469e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00c      	beq.n	80046c2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80046b6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046bc:	687a      	ldr	r2, [r7, #4]
 80046be:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80046c0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80046d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3714      	adds	r7, #20
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046e8:	2300      	movs	r3, #0
 80046ea:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d00d      	beq.n	8004714 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2204      	movs	r2, #4
 80046fc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2201      	movs	r2, #1
 8004702:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	73fb      	strb	r3, [r7, #15]
 8004712:	e047      	b.n	80047a4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f022 020e 	bic.w	r2, r2, #14
 8004722:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f022 0201 	bic.w	r2, r2, #1
 8004732:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800473e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004742:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004748:	f003 021f 	and.w	r2, r3, #31
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004750:	2101      	movs	r1, #1
 8004752:	fa01 f202 	lsl.w	r2, r1, r2
 8004756:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004760:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00c      	beq.n	8004784 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004774:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004778:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004782:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004798:	2b00      	cmp	r3, #0
 800479a:	d003      	beq.n	80047a4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	4798      	blx	r3
    }
  }
  return status;
 80047a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3710      	adds	r7, #16
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}

080047ae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b084      	sub	sp, #16
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ca:	f003 031f 	and.w	r3, r3, #31
 80047ce:	2204      	movs	r2, #4
 80047d0:	409a      	lsls	r2, r3
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	4013      	ands	r3, r2
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d026      	beq.n	8004828 <HAL_DMA_IRQHandler+0x7a>
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d021      	beq.n	8004828 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0320 	and.w	r3, r3, #32
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d107      	bne.n	8004802 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f022 0204 	bic.w	r2, r2, #4
 8004800:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004806:	f003 021f 	and.w	r2, r3, #31
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480e:	2104      	movs	r1, #4
 8004810:	fa01 f202 	lsl.w	r2, r1, r2
 8004814:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800481a:	2b00      	cmp	r3, #0
 800481c:	d071      	beq.n	8004902 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004826:	e06c      	b.n	8004902 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800482c:	f003 031f 	and.w	r3, r3, #31
 8004830:	2202      	movs	r2, #2
 8004832:	409a      	lsls	r2, r3
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	4013      	ands	r3, r2
 8004838:	2b00      	cmp	r3, #0
 800483a:	d02e      	beq.n	800489a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d029      	beq.n	800489a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0320 	and.w	r3, r3, #32
 8004850:	2b00      	cmp	r3, #0
 8004852:	d10b      	bne.n	800486c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f022 020a 	bic.w	r2, r2, #10
 8004862:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004870:	f003 021f 	and.w	r2, r3, #31
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004878:	2102      	movs	r1, #2
 800487a:	fa01 f202 	lsl.w	r2, r1, r2
 800487e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800488c:	2b00      	cmp	r3, #0
 800488e:	d038      	beq.n	8004902 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004898:	e033      	b.n	8004902 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800489e:	f003 031f 	and.w	r3, r3, #31
 80048a2:	2208      	movs	r2, #8
 80048a4:	409a      	lsls	r2, r3
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	4013      	ands	r3, r2
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d02a      	beq.n	8004904 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	f003 0308 	and.w	r3, r3, #8
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d025      	beq.n	8004904 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f022 020e 	bic.w	r2, r2, #14
 80048c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048cc:	f003 021f 	and.w	r2, r3, #31
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d4:	2101      	movs	r1, #1
 80048d6:	fa01 f202 	lsl.w	r2, r1, r2
 80048da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d004      	beq.n	8004904 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004902:	bf00      	nop
 8004904:	bf00      	nop
}
 8004906:	3710      	adds	r7, #16
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}

0800490c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800490c:	b480      	push	{r7}
 800490e:	b085      	sub	sp, #20
 8004910:	af00      	add	r7, sp, #0
 8004912:	60f8      	str	r0, [r7, #12]
 8004914:	60b9      	str	r1, [r7, #8]
 8004916:	607a      	str	r2, [r7, #4]
 8004918:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004922:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004928:	2b00      	cmp	r3, #0
 800492a:	d004      	beq.n	8004936 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004934:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800493a:	f003 021f 	and.w	r2, r3, #31
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004942:	2101      	movs	r1, #1
 8004944:	fa01 f202 	lsl.w	r2, r1, r2
 8004948:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	683a      	ldr	r2, [r7, #0]
 8004950:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	2b10      	cmp	r3, #16
 8004958:	d108      	bne.n	800496c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68ba      	ldr	r2, [r7, #8]
 8004968:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800496a:	e007      	b.n	800497c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68ba      	ldr	r2, [r7, #8]
 8004972:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	60da      	str	r2, [r3, #12]
}
 800497c:	bf00      	nop
 800497e:	3714      	adds	r7, #20
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004988:	b480      	push	{r7}
 800498a:	b087      	sub	sp, #28
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	461a      	mov	r2, r3
 8004996:	4b16      	ldr	r3, [pc, #88]	; (80049f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004998:	429a      	cmp	r2, r3
 800499a:	d802      	bhi.n	80049a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800499c:	4b15      	ldr	r3, [pc, #84]	; (80049f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800499e:	617b      	str	r3, [r7, #20]
 80049a0:	e001      	b.n	80049a6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80049a2:	4b15      	ldr	r3, [pc, #84]	; (80049f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80049a4:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	3b08      	subs	r3, #8
 80049b2:	4a12      	ldr	r2, [pc, #72]	; (80049fc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80049b4:	fba2 2303 	umull	r2, r3, r2, r3
 80049b8:	091b      	lsrs	r3, r3, #4
 80049ba:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049c0:	089b      	lsrs	r3, r3, #2
 80049c2:	009a      	lsls	r2, r3, #2
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	4413      	add	r3, r2
 80049c8:	461a      	mov	r2, r3
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a0b      	ldr	r2, [pc, #44]	; (8004a00 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80049d2:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f003 031f 	and.w	r3, r3, #31
 80049da:	2201      	movs	r2, #1
 80049dc:	409a      	lsls	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80049e2:	bf00      	nop
 80049e4:	371c      	adds	r7, #28
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	40020407 	.word	0x40020407
 80049f4:	40020800 	.word	0x40020800
 80049f8:	40020820 	.word	0x40020820
 80049fc:	cccccccd 	.word	0xcccccccd
 8004a00:	40020880 	.word	0x40020880

08004a04 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	4b0b      	ldr	r3, [pc, #44]	; (8004a44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004a18:	4413      	add	r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a08      	ldr	r2, [pc, #32]	; (8004a48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004a26:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	f003 031f 	and.w	r3, r3, #31
 8004a30:	2201      	movs	r2, #1
 8004a32:	409a      	lsls	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004a38:	bf00      	nop
 8004a3a:	3714      	adds	r7, #20
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr
 8004a44:	1000823f 	.word	0x1000823f
 8004a48:	40020940 	.word	0x40020940

08004a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b087      	sub	sp, #28
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004a56:	2300      	movs	r3, #0
 8004a58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004a5a:	e15a      	b.n	8004d12 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	2101      	movs	r1, #1
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	fa01 f303 	lsl.w	r3, r1, r3
 8004a68:	4013      	ands	r3, r2
 8004a6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	f000 814c 	beq.w	8004d0c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f003 0303 	and.w	r3, r3, #3
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d005      	beq.n	8004a8c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d130      	bne.n	8004aee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	005b      	lsls	r3, r3, #1
 8004a96:	2203      	movs	r2, #3
 8004a98:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9c:	43db      	mvns	r3, r3
 8004a9e:	693a      	ldr	r2, [r7, #16]
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	68da      	ldr	r2, [r3, #12]
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	005b      	lsls	r3, r3, #1
 8004aac:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab0:	693a      	ldr	r2, [r7, #16]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aca:	43db      	mvns	r3, r3
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	4013      	ands	r3, r2
 8004ad0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	091b      	lsrs	r3, r3, #4
 8004ad8:	f003 0201 	and.w	r2, r3, #1
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f003 0303 	and.w	r3, r3, #3
 8004af6:	2b03      	cmp	r3, #3
 8004af8:	d017      	beq.n	8004b2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	005b      	lsls	r3, r3, #1
 8004b04:	2203      	movs	r2, #3
 8004b06:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0a:	43db      	mvns	r3, r3
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	4013      	ands	r3, r2
 8004b10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	689a      	ldr	r2, [r3, #8]
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	005b      	lsls	r3, r3, #1
 8004b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f003 0303 	and.w	r3, r3, #3
 8004b32:	2b02      	cmp	r3, #2
 8004b34:	d123      	bne.n	8004b7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	08da      	lsrs	r2, r3, #3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	3208      	adds	r2, #8
 8004b3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	f003 0307 	and.w	r3, r3, #7
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	220f      	movs	r2, #15
 8004b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b52:	43db      	mvns	r3, r3
 8004b54:	693a      	ldr	r2, [r7, #16]
 8004b56:	4013      	ands	r3, r2
 8004b58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	691a      	ldr	r2, [r3, #16]
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	f003 0307 	and.w	r3, r3, #7
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	fa02 f303 	lsl.w	r3, r2, r3
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	08da      	lsrs	r2, r3, #3
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	3208      	adds	r2, #8
 8004b78:	6939      	ldr	r1, [r7, #16]
 8004b7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	005b      	lsls	r3, r3, #1
 8004b88:	2203      	movs	r2, #3
 8004b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8e:	43db      	mvns	r3, r3
 8004b90:	693a      	ldr	r2, [r7, #16]
 8004b92:	4013      	ands	r3, r2
 8004b94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f003 0203 	and.w	r2, r3, #3
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	005b      	lsls	r3, r3, #1
 8004ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba6:	693a      	ldr	r2, [r7, #16]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	693a      	ldr	r2, [r7, #16]
 8004bb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	f000 80a6 	beq.w	8004d0c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004bc0:	4b5b      	ldr	r3, [pc, #364]	; (8004d30 <HAL_GPIO_Init+0x2e4>)
 8004bc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bc4:	4a5a      	ldr	r2, [pc, #360]	; (8004d30 <HAL_GPIO_Init+0x2e4>)
 8004bc6:	f043 0301 	orr.w	r3, r3, #1
 8004bca:	6613      	str	r3, [r2, #96]	; 0x60
 8004bcc:	4b58      	ldr	r3, [pc, #352]	; (8004d30 <HAL_GPIO_Init+0x2e4>)
 8004bce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bd0:	f003 0301 	and.w	r3, r3, #1
 8004bd4:	60bb      	str	r3, [r7, #8]
 8004bd6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004bd8:	4a56      	ldr	r2, [pc, #344]	; (8004d34 <HAL_GPIO_Init+0x2e8>)
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	089b      	lsrs	r3, r3, #2
 8004bde:	3302      	adds	r3, #2
 8004be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004be4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	f003 0303 	and.w	r3, r3, #3
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	220f      	movs	r2, #15
 8004bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf4:	43db      	mvns	r3, r3
 8004bf6:	693a      	ldr	r2, [r7, #16]
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004c02:	d01f      	beq.n	8004c44 <HAL_GPIO_Init+0x1f8>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	4a4c      	ldr	r2, [pc, #304]	; (8004d38 <HAL_GPIO_Init+0x2ec>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d019      	beq.n	8004c40 <HAL_GPIO_Init+0x1f4>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	4a4b      	ldr	r2, [pc, #300]	; (8004d3c <HAL_GPIO_Init+0x2f0>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d013      	beq.n	8004c3c <HAL_GPIO_Init+0x1f0>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4a4a      	ldr	r2, [pc, #296]	; (8004d40 <HAL_GPIO_Init+0x2f4>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d00d      	beq.n	8004c38 <HAL_GPIO_Init+0x1ec>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a49      	ldr	r2, [pc, #292]	; (8004d44 <HAL_GPIO_Init+0x2f8>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d007      	beq.n	8004c34 <HAL_GPIO_Init+0x1e8>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a48      	ldr	r2, [pc, #288]	; (8004d48 <HAL_GPIO_Init+0x2fc>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d101      	bne.n	8004c30 <HAL_GPIO_Init+0x1e4>
 8004c2c:	2305      	movs	r3, #5
 8004c2e:	e00a      	b.n	8004c46 <HAL_GPIO_Init+0x1fa>
 8004c30:	2306      	movs	r3, #6
 8004c32:	e008      	b.n	8004c46 <HAL_GPIO_Init+0x1fa>
 8004c34:	2304      	movs	r3, #4
 8004c36:	e006      	b.n	8004c46 <HAL_GPIO_Init+0x1fa>
 8004c38:	2303      	movs	r3, #3
 8004c3a:	e004      	b.n	8004c46 <HAL_GPIO_Init+0x1fa>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e002      	b.n	8004c46 <HAL_GPIO_Init+0x1fa>
 8004c40:	2301      	movs	r3, #1
 8004c42:	e000      	b.n	8004c46 <HAL_GPIO_Init+0x1fa>
 8004c44:	2300      	movs	r3, #0
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	f002 0203 	and.w	r2, r2, #3
 8004c4c:	0092      	lsls	r2, r2, #2
 8004c4e:	4093      	lsls	r3, r2
 8004c50:	693a      	ldr	r2, [r7, #16]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c56:	4937      	ldr	r1, [pc, #220]	; (8004d34 <HAL_GPIO_Init+0x2e8>)
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	089b      	lsrs	r3, r3, #2
 8004c5c:	3302      	adds	r3, #2
 8004c5e:	693a      	ldr	r2, [r7, #16]
 8004c60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004c64:	4b39      	ldr	r3, [pc, #228]	; (8004d4c <HAL_GPIO_Init+0x300>)
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	43db      	mvns	r3, r3
 8004c6e:	693a      	ldr	r2, [r7, #16]
 8004c70:	4013      	ands	r3, r2
 8004c72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d003      	beq.n	8004c88 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004c80:	693a      	ldr	r2, [r7, #16]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	4313      	orrs	r3, r2
 8004c86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004c88:	4a30      	ldr	r2, [pc, #192]	; (8004d4c <HAL_GPIO_Init+0x300>)
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004c8e:	4b2f      	ldr	r3, [pc, #188]	; (8004d4c <HAL_GPIO_Init+0x300>)
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	43db      	mvns	r3, r3
 8004c98:	693a      	ldr	r2, [r7, #16]
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d003      	beq.n	8004cb2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004caa:	693a      	ldr	r2, [r7, #16]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004cb2:	4a26      	ldr	r2, [pc, #152]	; (8004d4c <HAL_GPIO_Init+0x300>)
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004cb8:	4b24      	ldr	r3, [pc, #144]	; (8004d4c <HAL_GPIO_Init+0x300>)
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	43db      	mvns	r3, r3
 8004cc2:	693a      	ldr	r2, [r7, #16]
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d003      	beq.n	8004cdc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004cdc:	4a1b      	ldr	r2, [pc, #108]	; (8004d4c <HAL_GPIO_Init+0x300>)
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004ce2:	4b1a      	ldr	r3, [pc, #104]	; (8004d4c <HAL_GPIO_Init+0x300>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	43db      	mvns	r3, r3
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	4013      	ands	r3, r2
 8004cf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d003      	beq.n	8004d06 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004cfe:	693a      	ldr	r2, [r7, #16]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004d06:	4a11      	ldr	r2, [pc, #68]	; (8004d4c <HAL_GPIO_Init+0x300>)
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	3301      	adds	r3, #1
 8004d10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	fa22 f303 	lsr.w	r3, r2, r3
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	f47f ae9d 	bne.w	8004a5c <HAL_GPIO_Init+0x10>
  }
}
 8004d22:	bf00      	nop
 8004d24:	bf00      	nop
 8004d26:	371c      	adds	r7, #28
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr
 8004d30:	40021000 	.word	0x40021000
 8004d34:	40010000 	.word	0x40010000
 8004d38:	48000400 	.word	0x48000400
 8004d3c:	48000800 	.word	0x48000800
 8004d40:	48000c00 	.word	0x48000c00
 8004d44:	48001000 	.word	0x48001000
 8004d48:	48001400 	.word	0x48001400
 8004d4c:	40010400 	.word	0x40010400

08004d50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	460b      	mov	r3, r1
 8004d5a:	807b      	strh	r3, [r7, #2]
 8004d5c:	4613      	mov	r3, r2
 8004d5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d60:	787b      	ldrb	r3, [r7, #1]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d003      	beq.n	8004d6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004d66:	887a      	ldrh	r2, [r7, #2]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004d6c:	e002      	b.n	8004d74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004d6e:	887a      	ldrh	r2, [r7, #2]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004d74:	bf00      	nop
 8004d76:	370c      	adds	r7, #12
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d141      	bne.n	8004e12 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d8e:	4b4b      	ldr	r3, [pc, #300]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004d96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d9a:	d131      	bne.n	8004e00 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d9c:	4b47      	ldr	r3, [pc, #284]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004da2:	4a46      	ldr	r2, [pc, #280]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004da4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004da8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004dac:	4b43      	ldr	r3, [pc, #268]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004db4:	4a41      	ldr	r2, [pc, #260]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004db6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004dba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004dbc:	4b40      	ldr	r3, [pc, #256]	; (8004ec0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2232      	movs	r2, #50	; 0x32
 8004dc2:	fb02 f303 	mul.w	r3, r2, r3
 8004dc6:	4a3f      	ldr	r2, [pc, #252]	; (8004ec4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8004dcc:	0c9b      	lsrs	r3, r3, #18
 8004dce:	3301      	adds	r3, #1
 8004dd0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004dd2:	e002      	b.n	8004dda <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004dda:	4b38      	ldr	r3, [pc, #224]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ddc:	695b      	ldr	r3, [r3, #20]
 8004dde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004de2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004de6:	d102      	bne.n	8004dee <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d1f2      	bne.n	8004dd4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004dee:	4b33      	ldr	r3, [pc, #204]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004df6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dfa:	d158      	bne.n	8004eae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	e057      	b.n	8004eb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e00:	4b2e      	ldr	r3, [pc, #184]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e06:	4a2d      	ldr	r2, [pc, #180]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e0c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004e10:	e04d      	b.n	8004eae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e18:	d141      	bne.n	8004e9e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e1a:	4b28      	ldr	r3, [pc, #160]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004e22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e26:	d131      	bne.n	8004e8c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e28:	4b24      	ldr	r3, [pc, #144]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e2e:	4a23      	ldr	r2, [pc, #140]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e34:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e38:	4b20      	ldr	r3, [pc, #128]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004e40:	4a1e      	ldr	r2, [pc, #120]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004e46:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004e48:	4b1d      	ldr	r3, [pc, #116]	; (8004ec0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2232      	movs	r2, #50	; 0x32
 8004e4e:	fb02 f303 	mul.w	r3, r2, r3
 8004e52:	4a1c      	ldr	r2, [pc, #112]	; (8004ec4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e54:	fba2 2303 	umull	r2, r3, r2, r3
 8004e58:	0c9b      	lsrs	r3, r3, #18
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e5e:	e002      	b.n	8004e66 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	3b01      	subs	r3, #1
 8004e64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e66:	4b15      	ldr	r3, [pc, #84]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e68:	695b      	ldr	r3, [r3, #20]
 8004e6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e72:	d102      	bne.n	8004e7a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1f2      	bne.n	8004e60 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e7a:	4b10      	ldr	r3, [pc, #64]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e86:	d112      	bne.n	8004eae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e011      	b.n	8004eb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e8c:	4b0b      	ldr	r3, [pc, #44]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e92:	4a0a      	ldr	r2, [pc, #40]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e98:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004e9c:	e007      	b.n	8004eae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004e9e:	4b07      	ldr	r3, [pc, #28]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004ea6:	4a05      	ldr	r2, [pc, #20]	; (8004ebc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ea8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004eac:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3714      	adds	r7, #20
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr
 8004ebc:	40007000 	.word	0x40007000
 8004ec0:	200001a0 	.word	0x200001a0
 8004ec4:	431bde83 	.word	0x431bde83

08004ec8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b088      	sub	sp, #32
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e306      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0301 	and.w	r3, r3, #1
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d075      	beq.n	8004fd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ee6:	4b97      	ldr	r3, [pc, #604]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	f003 030c 	and.w	r3, r3, #12
 8004eee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ef0:	4b94      	ldr	r3, [pc, #592]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	f003 0303 	and.w	r3, r3, #3
 8004ef8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	2b0c      	cmp	r3, #12
 8004efe:	d102      	bne.n	8004f06 <HAL_RCC_OscConfig+0x3e>
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	2b03      	cmp	r3, #3
 8004f04:	d002      	beq.n	8004f0c <HAL_RCC_OscConfig+0x44>
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	2b08      	cmp	r3, #8
 8004f0a:	d10b      	bne.n	8004f24 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f0c:	4b8d      	ldr	r3, [pc, #564]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d05b      	beq.n	8004fd0 <HAL_RCC_OscConfig+0x108>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d157      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e2e1      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f2c:	d106      	bne.n	8004f3c <HAL_RCC_OscConfig+0x74>
 8004f2e:	4b85      	ldr	r3, [pc, #532]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a84      	ldr	r2, [pc, #528]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004f34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f38:	6013      	str	r3, [r2, #0]
 8004f3a:	e01d      	b.n	8004f78 <HAL_RCC_OscConfig+0xb0>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f44:	d10c      	bne.n	8004f60 <HAL_RCC_OscConfig+0x98>
 8004f46:	4b7f      	ldr	r3, [pc, #508]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a7e      	ldr	r2, [pc, #504]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004f4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004f50:	6013      	str	r3, [r2, #0]
 8004f52:	4b7c      	ldr	r3, [pc, #496]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a7b      	ldr	r2, [pc, #492]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004f58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f5c:	6013      	str	r3, [r2, #0]
 8004f5e:	e00b      	b.n	8004f78 <HAL_RCC_OscConfig+0xb0>
 8004f60:	4b78      	ldr	r3, [pc, #480]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a77      	ldr	r2, [pc, #476]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004f66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f6a:	6013      	str	r3, [r2, #0]
 8004f6c:	4b75      	ldr	r3, [pc, #468]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a74      	ldr	r2, [pc, #464]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004f72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d013      	beq.n	8004fa8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f80:	f7fd fb74 	bl	800266c <HAL_GetTick>
 8004f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f86:	e008      	b.n	8004f9a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f88:	f7fd fb70 	bl	800266c <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	2b64      	cmp	r3, #100	; 0x64
 8004f94:	d901      	bls.n	8004f9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e2a6      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f9a:	4b6a      	ldr	r3, [pc, #424]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d0f0      	beq.n	8004f88 <HAL_RCC_OscConfig+0xc0>
 8004fa6:	e014      	b.n	8004fd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fa8:	f7fd fb60 	bl	800266c <HAL_GetTick>
 8004fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004fae:	e008      	b.n	8004fc2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fb0:	f7fd fb5c 	bl	800266c <HAL_GetTick>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	2b64      	cmp	r3, #100	; 0x64
 8004fbc:	d901      	bls.n	8004fc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e292      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004fc2:	4b60      	ldr	r3, [pc, #384]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d1f0      	bne.n	8004fb0 <HAL_RCC_OscConfig+0xe8>
 8004fce:	e000      	b.n	8004fd2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0302 	and.w	r3, r3, #2
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d075      	beq.n	80050ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fde:	4b59      	ldr	r3, [pc, #356]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f003 030c 	and.w	r3, r3, #12
 8004fe6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fe8:	4b56      	ldr	r3, [pc, #344]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	f003 0303 	and.w	r3, r3, #3
 8004ff0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004ff2:	69bb      	ldr	r3, [r7, #24]
 8004ff4:	2b0c      	cmp	r3, #12
 8004ff6:	d102      	bne.n	8004ffe <HAL_RCC_OscConfig+0x136>
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d002      	beq.n	8005004 <HAL_RCC_OscConfig+0x13c>
 8004ffe:	69bb      	ldr	r3, [r7, #24]
 8005000:	2b04      	cmp	r3, #4
 8005002:	d11f      	bne.n	8005044 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005004:	4b4f      	ldr	r3, [pc, #316]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800500c:	2b00      	cmp	r3, #0
 800500e:	d005      	beq.n	800501c <HAL_RCC_OscConfig+0x154>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d101      	bne.n	800501c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e265      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800501c:	4b49      	ldr	r3, [pc, #292]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	061b      	lsls	r3, r3, #24
 800502a:	4946      	ldr	r1, [pc, #280]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 800502c:	4313      	orrs	r3, r2
 800502e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005030:	4b45      	ldr	r3, [pc, #276]	; (8005148 <HAL_RCC_OscConfig+0x280>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4618      	mov	r0, r3
 8005036:	f7fd f91f 	bl	8002278 <HAL_InitTick>
 800503a:	4603      	mov	r3, r0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d043      	beq.n	80050c8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005040:	2301      	movs	r3, #1
 8005042:	e251      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d023      	beq.n	8005094 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800504c:	4b3d      	ldr	r3, [pc, #244]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a3c      	ldr	r2, [pc, #240]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8005052:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005056:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005058:	f7fd fb08 	bl	800266c <HAL_GetTick>
 800505c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005060:	f7fd fb04 	bl	800266c <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e23a      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005072:	4b34      	ldr	r3, [pc, #208]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800507a:	2b00      	cmp	r3, #0
 800507c:	d0f0      	beq.n	8005060 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800507e:	4b31      	ldr	r3, [pc, #196]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	061b      	lsls	r3, r3, #24
 800508c:	492d      	ldr	r1, [pc, #180]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 800508e:	4313      	orrs	r3, r2
 8005090:	604b      	str	r3, [r1, #4]
 8005092:	e01a      	b.n	80050ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005094:	4b2b      	ldr	r3, [pc, #172]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a2a      	ldr	r2, [pc, #168]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 800509a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800509e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a0:	f7fd fae4 	bl	800266c <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80050a6:	e008      	b.n	80050ba <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050a8:	f7fd fae0 	bl	800266c <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e216      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80050ba:	4b22      	ldr	r3, [pc, #136]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1f0      	bne.n	80050a8 <HAL_RCC_OscConfig+0x1e0>
 80050c6:	e000      	b.n	80050ca <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0308 	and.w	r3, r3, #8
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d041      	beq.n	800515a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	695b      	ldr	r3, [r3, #20]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d01c      	beq.n	8005118 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050de:	4b19      	ldr	r3, [pc, #100]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 80050e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050e4:	4a17      	ldr	r2, [pc, #92]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 80050e6:	f043 0301 	orr.w	r3, r3, #1
 80050ea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ee:	f7fd fabd 	bl	800266c <HAL_GetTick>
 80050f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80050f4:	e008      	b.n	8005108 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050f6:	f7fd fab9 	bl	800266c <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	2b02      	cmp	r3, #2
 8005102:	d901      	bls.n	8005108 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	e1ef      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005108:	4b0e      	ldr	r3, [pc, #56]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 800510a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800510e:	f003 0302 	and.w	r3, r3, #2
 8005112:	2b00      	cmp	r3, #0
 8005114:	d0ef      	beq.n	80050f6 <HAL_RCC_OscConfig+0x22e>
 8005116:	e020      	b.n	800515a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005118:	4b0a      	ldr	r3, [pc, #40]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 800511a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800511e:	4a09      	ldr	r2, [pc, #36]	; (8005144 <HAL_RCC_OscConfig+0x27c>)
 8005120:	f023 0301 	bic.w	r3, r3, #1
 8005124:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005128:	f7fd faa0 	bl	800266c <HAL_GetTick>
 800512c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800512e:	e00d      	b.n	800514c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005130:	f7fd fa9c 	bl	800266c <HAL_GetTick>
 8005134:	4602      	mov	r2, r0
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	1ad3      	subs	r3, r2, r3
 800513a:	2b02      	cmp	r3, #2
 800513c:	d906      	bls.n	800514c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e1d2      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
 8005142:	bf00      	nop
 8005144:	40021000 	.word	0x40021000
 8005148:	200001a4 	.word	0x200001a4
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800514c:	4b8c      	ldr	r3, [pc, #560]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 800514e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005152:	f003 0302 	and.w	r3, r3, #2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1ea      	bne.n	8005130 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 0304 	and.w	r3, r3, #4
 8005162:	2b00      	cmp	r3, #0
 8005164:	f000 80a6 	beq.w	80052b4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005168:	2300      	movs	r3, #0
 800516a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800516c:	4b84      	ldr	r3, [pc, #528]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 800516e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005170:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005174:	2b00      	cmp	r3, #0
 8005176:	d101      	bne.n	800517c <HAL_RCC_OscConfig+0x2b4>
 8005178:	2301      	movs	r3, #1
 800517a:	e000      	b.n	800517e <HAL_RCC_OscConfig+0x2b6>
 800517c:	2300      	movs	r3, #0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00d      	beq.n	800519e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005182:	4b7f      	ldr	r3, [pc, #508]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005186:	4a7e      	ldr	r2, [pc, #504]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005188:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800518c:	6593      	str	r3, [r2, #88]	; 0x58
 800518e:	4b7c      	ldr	r3, [pc, #496]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005192:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005196:	60fb      	str	r3, [r7, #12]
 8005198:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800519a:	2301      	movs	r3, #1
 800519c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800519e:	4b79      	ldr	r3, [pc, #484]	; (8005384 <HAL_RCC_OscConfig+0x4bc>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d118      	bne.n	80051dc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051aa:	4b76      	ldr	r3, [pc, #472]	; (8005384 <HAL_RCC_OscConfig+0x4bc>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a75      	ldr	r2, [pc, #468]	; (8005384 <HAL_RCC_OscConfig+0x4bc>)
 80051b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051b6:	f7fd fa59 	bl	800266c <HAL_GetTick>
 80051ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051bc:	e008      	b.n	80051d0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051be:	f7fd fa55 	bl	800266c <HAL_GetTick>
 80051c2:	4602      	mov	r2, r0
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	1ad3      	subs	r3, r2, r3
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	d901      	bls.n	80051d0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80051cc:	2303      	movs	r3, #3
 80051ce:	e18b      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051d0:	4b6c      	ldr	r3, [pc, #432]	; (8005384 <HAL_RCC_OscConfig+0x4bc>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d0f0      	beq.n	80051be <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d108      	bne.n	80051f6 <HAL_RCC_OscConfig+0x32e>
 80051e4:	4b66      	ldr	r3, [pc, #408]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 80051e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ea:	4a65      	ldr	r2, [pc, #404]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 80051ec:	f043 0301 	orr.w	r3, r3, #1
 80051f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80051f4:	e024      	b.n	8005240 <HAL_RCC_OscConfig+0x378>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	2b05      	cmp	r3, #5
 80051fc:	d110      	bne.n	8005220 <HAL_RCC_OscConfig+0x358>
 80051fe:	4b60      	ldr	r3, [pc, #384]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005200:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005204:	4a5e      	ldr	r2, [pc, #376]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005206:	f043 0304 	orr.w	r3, r3, #4
 800520a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800520e:	4b5c      	ldr	r3, [pc, #368]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005210:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005214:	4a5a      	ldr	r2, [pc, #360]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005216:	f043 0301 	orr.w	r3, r3, #1
 800521a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800521e:	e00f      	b.n	8005240 <HAL_RCC_OscConfig+0x378>
 8005220:	4b57      	ldr	r3, [pc, #348]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005226:	4a56      	ldr	r2, [pc, #344]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005228:	f023 0301 	bic.w	r3, r3, #1
 800522c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005230:	4b53      	ldr	r3, [pc, #332]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005232:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005236:	4a52      	ldr	r2, [pc, #328]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005238:	f023 0304 	bic.w	r3, r3, #4
 800523c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d016      	beq.n	8005276 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005248:	f7fd fa10 	bl	800266c <HAL_GetTick>
 800524c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800524e:	e00a      	b.n	8005266 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005250:	f7fd fa0c 	bl	800266c <HAL_GetTick>
 8005254:	4602      	mov	r2, r0
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	f241 3288 	movw	r2, #5000	; 0x1388
 800525e:	4293      	cmp	r3, r2
 8005260:	d901      	bls.n	8005266 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005262:	2303      	movs	r3, #3
 8005264:	e140      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005266:	4b46      	ldr	r3, [pc, #280]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005268:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d0ed      	beq.n	8005250 <HAL_RCC_OscConfig+0x388>
 8005274:	e015      	b.n	80052a2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005276:	f7fd f9f9 	bl	800266c <HAL_GetTick>
 800527a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800527c:	e00a      	b.n	8005294 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800527e:	f7fd f9f5 	bl	800266c <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	f241 3288 	movw	r2, #5000	; 0x1388
 800528c:	4293      	cmp	r3, r2
 800528e:	d901      	bls.n	8005294 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	e129      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005294:	4b3a      	ldr	r3, [pc, #232]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005296:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800529a:	f003 0302 	and.w	r3, r3, #2
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d1ed      	bne.n	800527e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052a2:	7ffb      	ldrb	r3, [r7, #31]
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d105      	bne.n	80052b4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052a8:	4b35      	ldr	r3, [pc, #212]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 80052aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052ac:	4a34      	ldr	r2, [pc, #208]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 80052ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052b2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f003 0320 	and.w	r3, r3, #32
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d03c      	beq.n	800533a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d01c      	beq.n	8005302 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80052c8:	4b2d      	ldr	r3, [pc, #180]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 80052ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80052ce:	4a2c      	ldr	r2, [pc, #176]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 80052d0:	f043 0301 	orr.w	r3, r3, #1
 80052d4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052d8:	f7fd f9c8 	bl	800266c <HAL_GetTick>
 80052dc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80052de:	e008      	b.n	80052f2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052e0:	f7fd f9c4 	bl	800266c <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d901      	bls.n	80052f2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80052ee:	2303      	movs	r3, #3
 80052f0:	e0fa      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80052f2:	4b23      	ldr	r3, [pc, #140]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 80052f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80052f8:	f003 0302 	and.w	r3, r3, #2
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d0ef      	beq.n	80052e0 <HAL_RCC_OscConfig+0x418>
 8005300:	e01b      	b.n	800533a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005302:	4b1f      	ldr	r3, [pc, #124]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005304:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005308:	4a1d      	ldr	r2, [pc, #116]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 800530a:	f023 0301 	bic.w	r3, r3, #1
 800530e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005312:	f7fd f9ab 	bl	800266c <HAL_GetTick>
 8005316:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005318:	e008      	b.n	800532c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800531a:	f7fd f9a7 	bl	800266c <HAL_GetTick>
 800531e:	4602      	mov	r2, r0
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	1ad3      	subs	r3, r2, r3
 8005324:	2b02      	cmp	r3, #2
 8005326:	d901      	bls.n	800532c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005328:	2303      	movs	r3, #3
 800532a:	e0dd      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800532c:	4b14      	ldr	r3, [pc, #80]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 800532e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005332:	f003 0302 	and.w	r3, r3, #2
 8005336:	2b00      	cmp	r3, #0
 8005338:	d1ef      	bne.n	800531a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	69db      	ldr	r3, [r3, #28]
 800533e:	2b00      	cmp	r3, #0
 8005340:	f000 80d1 	beq.w	80054e6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005344:	4b0e      	ldr	r3, [pc, #56]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f003 030c 	and.w	r3, r3, #12
 800534c:	2b0c      	cmp	r3, #12
 800534e:	f000 808b 	beq.w	8005468 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	69db      	ldr	r3, [r3, #28]
 8005356:	2b02      	cmp	r3, #2
 8005358:	d15e      	bne.n	8005418 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800535a:	4b09      	ldr	r3, [pc, #36]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a08      	ldr	r2, [pc, #32]	; (8005380 <HAL_RCC_OscConfig+0x4b8>)
 8005360:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005364:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005366:	f7fd f981 	bl	800266c <HAL_GetTick>
 800536a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800536c:	e00c      	b.n	8005388 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800536e:	f7fd f97d 	bl	800266c <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	2b02      	cmp	r3, #2
 800537a:	d905      	bls.n	8005388 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800537c:	2303      	movs	r3, #3
 800537e:	e0b3      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
 8005380:	40021000 	.word	0x40021000
 8005384:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005388:	4b59      	ldr	r3, [pc, #356]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005390:	2b00      	cmp	r3, #0
 8005392:	d1ec      	bne.n	800536e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005394:	4b56      	ldr	r3, [pc, #344]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 8005396:	68da      	ldr	r2, [r3, #12]
 8005398:	4b56      	ldr	r3, [pc, #344]	; (80054f4 <HAL_RCC_OscConfig+0x62c>)
 800539a:	4013      	ands	r3, r2
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	6a11      	ldr	r1, [r2, #32]
 80053a0:	687a      	ldr	r2, [r7, #4]
 80053a2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80053a4:	3a01      	subs	r2, #1
 80053a6:	0112      	lsls	r2, r2, #4
 80053a8:	4311      	orrs	r1, r2
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80053ae:	0212      	lsls	r2, r2, #8
 80053b0:	4311      	orrs	r1, r2
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80053b6:	0852      	lsrs	r2, r2, #1
 80053b8:	3a01      	subs	r2, #1
 80053ba:	0552      	lsls	r2, r2, #21
 80053bc:	4311      	orrs	r1, r2
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80053c2:	0852      	lsrs	r2, r2, #1
 80053c4:	3a01      	subs	r2, #1
 80053c6:	0652      	lsls	r2, r2, #25
 80053c8:	4311      	orrs	r1, r2
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80053ce:	06d2      	lsls	r2, r2, #27
 80053d0:	430a      	orrs	r2, r1
 80053d2:	4947      	ldr	r1, [pc, #284]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053d8:	4b45      	ldr	r3, [pc, #276]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a44      	ldr	r2, [pc, #272]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 80053de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053e2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80053e4:	4b42      	ldr	r3, [pc, #264]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	4a41      	ldr	r2, [pc, #260]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 80053ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053ee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f0:	f7fd f93c 	bl	800266c <HAL_GetTick>
 80053f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053f6:	e008      	b.n	800540a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053f8:	f7fd f938 	bl	800266c <HAL_GetTick>
 80053fc:	4602      	mov	r2, r0
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	1ad3      	subs	r3, r2, r3
 8005402:	2b02      	cmp	r3, #2
 8005404:	d901      	bls.n	800540a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005406:	2303      	movs	r3, #3
 8005408:	e06e      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800540a:	4b39      	ldr	r3, [pc, #228]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005412:	2b00      	cmp	r3, #0
 8005414:	d0f0      	beq.n	80053f8 <HAL_RCC_OscConfig+0x530>
 8005416:	e066      	b.n	80054e6 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005418:	4b35      	ldr	r3, [pc, #212]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a34      	ldr	r2, [pc, #208]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 800541e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005422:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005424:	4b32      	ldr	r3, [pc, #200]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	4a31      	ldr	r2, [pc, #196]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 800542a:	f023 0303 	bic.w	r3, r3, #3
 800542e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005430:	4b2f      	ldr	r3, [pc, #188]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	4a2e      	ldr	r2, [pc, #184]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 8005436:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800543a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800543e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005440:	f7fd f914 	bl	800266c <HAL_GetTick>
 8005444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005446:	e008      	b.n	800545a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005448:	f7fd f910 	bl	800266c <HAL_GetTick>
 800544c:	4602      	mov	r2, r0
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	2b02      	cmp	r3, #2
 8005454:	d901      	bls.n	800545a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e046      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800545a:	4b25      	ldr	r3, [pc, #148]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1f0      	bne.n	8005448 <HAL_RCC_OscConfig+0x580>
 8005466:	e03e      	b.n	80054e6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	69db      	ldr	r3, [r3, #28]
 800546c:	2b01      	cmp	r3, #1
 800546e:	d101      	bne.n	8005474 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	e039      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005474:	4b1e      	ldr	r3, [pc, #120]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f003 0203 	and.w	r2, r3, #3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a1b      	ldr	r3, [r3, #32]
 8005484:	429a      	cmp	r2, r3
 8005486:	d12c      	bne.n	80054e2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005492:	3b01      	subs	r3, #1
 8005494:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005496:	429a      	cmp	r2, r3
 8005498:	d123      	bne.n	80054e2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054a4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d11b      	bne.n	80054e2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054b4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d113      	bne.n	80054e2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054c4:	085b      	lsrs	r3, r3, #1
 80054c6:	3b01      	subs	r3, #1
 80054c8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d109      	bne.n	80054e2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054d8:	085b      	lsrs	r3, r3, #1
 80054da:	3b01      	subs	r3, #1
 80054dc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054de:	429a      	cmp	r2, r3
 80054e0:	d001      	beq.n	80054e6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e000      	b.n	80054e8 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3720      	adds	r7, #32
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	40021000 	.word	0x40021000
 80054f4:	019f800c 	.word	0x019f800c

080054f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b086      	sub	sp, #24
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005502:	2300      	movs	r3, #0
 8005504:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d101      	bne.n	8005510 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e11e      	b.n	800574e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005510:	4b91      	ldr	r3, [pc, #580]	; (8005758 <HAL_RCC_ClockConfig+0x260>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 030f 	and.w	r3, r3, #15
 8005518:	683a      	ldr	r2, [r7, #0]
 800551a:	429a      	cmp	r2, r3
 800551c:	d910      	bls.n	8005540 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800551e:	4b8e      	ldr	r3, [pc, #568]	; (8005758 <HAL_RCC_ClockConfig+0x260>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f023 020f 	bic.w	r2, r3, #15
 8005526:	498c      	ldr	r1, [pc, #560]	; (8005758 <HAL_RCC_ClockConfig+0x260>)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	4313      	orrs	r3, r2
 800552c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800552e:	4b8a      	ldr	r3, [pc, #552]	; (8005758 <HAL_RCC_ClockConfig+0x260>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 030f 	and.w	r3, r3, #15
 8005536:	683a      	ldr	r2, [r7, #0]
 8005538:	429a      	cmp	r2, r3
 800553a:	d001      	beq.n	8005540 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	e106      	b.n	800574e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0301 	and.w	r3, r3, #1
 8005548:	2b00      	cmp	r3, #0
 800554a:	d073      	beq.n	8005634 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	2b03      	cmp	r3, #3
 8005552:	d129      	bne.n	80055a8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005554:	4b81      	ldr	r3, [pc, #516]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800555c:	2b00      	cmp	r3, #0
 800555e:	d101      	bne.n	8005564 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e0f4      	b.n	800574e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005564:	f000 f9d0 	bl	8005908 <RCC_GetSysClockFreqFromPLLSource>
 8005568:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	4a7c      	ldr	r2, [pc, #496]	; (8005760 <HAL_RCC_ClockConfig+0x268>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d93f      	bls.n	80055f2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005572:	4b7a      	ldr	r3, [pc, #488]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d009      	beq.n	8005592 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005586:	2b00      	cmp	r3, #0
 8005588:	d033      	beq.n	80055f2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800558e:	2b00      	cmp	r3, #0
 8005590:	d12f      	bne.n	80055f2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005592:	4b72      	ldr	r3, [pc, #456]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800559a:	4a70      	ldr	r2, [pc, #448]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 800559c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055a0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80055a2:	2380      	movs	r3, #128	; 0x80
 80055a4:	617b      	str	r3, [r7, #20]
 80055a6:	e024      	b.n	80055f2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	2b02      	cmp	r3, #2
 80055ae:	d107      	bne.n	80055c0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055b0:	4b6a      	ldr	r3, [pc, #424]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d109      	bne.n	80055d0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e0c6      	b.n	800574e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055c0:	4b66      	ldr	r3, [pc, #408]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d101      	bne.n	80055d0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e0be      	b.n	800574e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80055d0:	f000 f8ce 	bl	8005770 <HAL_RCC_GetSysClockFreq>
 80055d4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	4a61      	ldr	r2, [pc, #388]	; (8005760 <HAL_RCC_ClockConfig+0x268>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d909      	bls.n	80055f2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80055de:	4b5f      	ldr	r3, [pc, #380]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055e6:	4a5d      	ldr	r2, [pc, #372]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 80055e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055ec:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80055ee:	2380      	movs	r3, #128	; 0x80
 80055f0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80055f2:	4b5a      	ldr	r3, [pc, #360]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	f023 0203 	bic.w	r2, r3, #3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	4957      	ldr	r1, [pc, #348]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 8005600:	4313      	orrs	r3, r2
 8005602:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005604:	f7fd f832 	bl	800266c <HAL_GetTick>
 8005608:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800560a:	e00a      	b.n	8005622 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800560c:	f7fd f82e 	bl	800266c <HAL_GetTick>
 8005610:	4602      	mov	r2, r0
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	f241 3288 	movw	r2, #5000	; 0x1388
 800561a:	4293      	cmp	r3, r2
 800561c:	d901      	bls.n	8005622 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e095      	b.n	800574e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005622:	4b4e      	ldr	r3, [pc, #312]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f003 020c 	and.w	r2, r3, #12
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	429a      	cmp	r2, r3
 8005632:	d1eb      	bne.n	800560c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0302 	and.w	r3, r3, #2
 800563c:	2b00      	cmp	r3, #0
 800563e:	d023      	beq.n	8005688 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0304 	and.w	r3, r3, #4
 8005648:	2b00      	cmp	r3, #0
 800564a:	d005      	beq.n	8005658 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800564c:	4b43      	ldr	r3, [pc, #268]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	4a42      	ldr	r2, [pc, #264]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 8005652:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005656:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f003 0308 	and.w	r3, r3, #8
 8005660:	2b00      	cmp	r3, #0
 8005662:	d007      	beq.n	8005674 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005664:	4b3d      	ldr	r3, [pc, #244]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800566c:	4a3b      	ldr	r2, [pc, #236]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 800566e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005672:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005674:	4b39      	ldr	r3, [pc, #228]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	4936      	ldr	r1, [pc, #216]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 8005682:	4313      	orrs	r3, r2
 8005684:	608b      	str	r3, [r1, #8]
 8005686:	e008      	b.n	800569a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	2b80      	cmp	r3, #128	; 0x80
 800568c:	d105      	bne.n	800569a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800568e:	4b33      	ldr	r3, [pc, #204]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	4a32      	ldr	r2, [pc, #200]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 8005694:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005698:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800569a:	4b2f      	ldr	r3, [pc, #188]	; (8005758 <HAL_RCC_ClockConfig+0x260>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 030f 	and.w	r3, r3, #15
 80056a2:	683a      	ldr	r2, [r7, #0]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d21d      	bcs.n	80056e4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056a8:	4b2b      	ldr	r3, [pc, #172]	; (8005758 <HAL_RCC_ClockConfig+0x260>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f023 020f 	bic.w	r2, r3, #15
 80056b0:	4929      	ldr	r1, [pc, #164]	; (8005758 <HAL_RCC_ClockConfig+0x260>)
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80056b8:	f7fc ffd8 	bl	800266c <HAL_GetTick>
 80056bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056be:	e00a      	b.n	80056d6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056c0:	f7fc ffd4 	bl	800266c <HAL_GetTick>
 80056c4:	4602      	mov	r2, r0
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	1ad3      	subs	r3, r2, r3
 80056ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d901      	bls.n	80056d6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e03b      	b.n	800574e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056d6:	4b20      	ldr	r3, [pc, #128]	; (8005758 <HAL_RCC_ClockConfig+0x260>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 030f 	and.w	r3, r3, #15
 80056de:	683a      	ldr	r2, [r7, #0]
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d1ed      	bne.n	80056c0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 0304 	and.w	r3, r3, #4
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d008      	beq.n	8005702 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056f0:	4b1a      	ldr	r3, [pc, #104]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	4917      	ldr	r1, [pc, #92]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 80056fe:	4313      	orrs	r3, r2
 8005700:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0308 	and.w	r3, r3, #8
 800570a:	2b00      	cmp	r3, #0
 800570c:	d009      	beq.n	8005722 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800570e:	4b13      	ldr	r3, [pc, #76]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	00db      	lsls	r3, r3, #3
 800571c:	490f      	ldr	r1, [pc, #60]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 800571e:	4313      	orrs	r3, r2
 8005720:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005722:	f000 f825 	bl	8005770 <HAL_RCC_GetSysClockFreq>
 8005726:	4602      	mov	r2, r0
 8005728:	4b0c      	ldr	r3, [pc, #48]	; (800575c <HAL_RCC_ClockConfig+0x264>)
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	091b      	lsrs	r3, r3, #4
 800572e:	f003 030f 	and.w	r3, r3, #15
 8005732:	490c      	ldr	r1, [pc, #48]	; (8005764 <HAL_RCC_ClockConfig+0x26c>)
 8005734:	5ccb      	ldrb	r3, [r1, r3]
 8005736:	f003 031f 	and.w	r3, r3, #31
 800573a:	fa22 f303 	lsr.w	r3, r2, r3
 800573e:	4a0a      	ldr	r2, [pc, #40]	; (8005768 <HAL_RCC_ClockConfig+0x270>)
 8005740:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005742:	4b0a      	ldr	r3, [pc, #40]	; (800576c <HAL_RCC_ClockConfig+0x274>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4618      	mov	r0, r3
 8005748:	f7fc fd96 	bl	8002278 <HAL_InitTick>
 800574c:	4603      	mov	r3, r0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3718      	adds	r7, #24
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
 8005756:	bf00      	nop
 8005758:	40022000 	.word	0x40022000
 800575c:	40021000 	.word	0x40021000
 8005760:	04c4b400 	.word	0x04c4b400
 8005764:	0800e6f0 	.word	0x0800e6f0
 8005768:	200001a0 	.word	0x200001a0
 800576c:	200001a4 	.word	0x200001a4

08005770 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005770:	b480      	push	{r7}
 8005772:	b087      	sub	sp, #28
 8005774:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005776:	4b2c      	ldr	r3, [pc, #176]	; (8005828 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f003 030c 	and.w	r3, r3, #12
 800577e:	2b04      	cmp	r3, #4
 8005780:	d102      	bne.n	8005788 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005782:	4b2a      	ldr	r3, [pc, #168]	; (800582c <HAL_RCC_GetSysClockFreq+0xbc>)
 8005784:	613b      	str	r3, [r7, #16]
 8005786:	e047      	b.n	8005818 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005788:	4b27      	ldr	r3, [pc, #156]	; (8005828 <HAL_RCC_GetSysClockFreq+0xb8>)
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f003 030c 	and.w	r3, r3, #12
 8005790:	2b08      	cmp	r3, #8
 8005792:	d102      	bne.n	800579a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005794:	4b26      	ldr	r3, [pc, #152]	; (8005830 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005796:	613b      	str	r3, [r7, #16]
 8005798:	e03e      	b.n	8005818 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800579a:	4b23      	ldr	r3, [pc, #140]	; (8005828 <HAL_RCC_GetSysClockFreq+0xb8>)
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	f003 030c 	and.w	r3, r3, #12
 80057a2:	2b0c      	cmp	r3, #12
 80057a4:	d136      	bne.n	8005814 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80057a6:	4b20      	ldr	r3, [pc, #128]	; (8005828 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	f003 0303 	and.w	r3, r3, #3
 80057ae:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057b0:	4b1d      	ldr	r3, [pc, #116]	; (8005828 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	091b      	lsrs	r3, r3, #4
 80057b6:	f003 030f 	and.w	r3, r3, #15
 80057ba:	3301      	adds	r3, #1
 80057bc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2b03      	cmp	r3, #3
 80057c2:	d10c      	bne.n	80057de <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057c4:	4a1a      	ldr	r2, [pc, #104]	; (8005830 <HAL_RCC_GetSysClockFreq+0xc0>)
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057cc:	4a16      	ldr	r2, [pc, #88]	; (8005828 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057ce:	68d2      	ldr	r2, [r2, #12]
 80057d0:	0a12      	lsrs	r2, r2, #8
 80057d2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80057d6:	fb02 f303 	mul.w	r3, r2, r3
 80057da:	617b      	str	r3, [r7, #20]
      break;
 80057dc:	e00c      	b.n	80057f8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057de:	4a13      	ldr	r2, [pc, #76]	; (800582c <HAL_RCC_GetSysClockFreq+0xbc>)
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80057e6:	4a10      	ldr	r2, [pc, #64]	; (8005828 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057e8:	68d2      	ldr	r2, [r2, #12]
 80057ea:	0a12      	lsrs	r2, r2, #8
 80057ec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80057f0:	fb02 f303 	mul.w	r3, r2, r3
 80057f4:	617b      	str	r3, [r7, #20]
      break;
 80057f6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80057f8:	4b0b      	ldr	r3, [pc, #44]	; (8005828 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	0e5b      	lsrs	r3, r3, #25
 80057fe:	f003 0303 	and.w	r3, r3, #3
 8005802:	3301      	adds	r3, #1
 8005804:	005b      	lsls	r3, r3, #1
 8005806:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005808:	697a      	ldr	r2, [r7, #20]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005810:	613b      	str	r3, [r7, #16]
 8005812:	e001      	b.n	8005818 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005814:	2300      	movs	r3, #0
 8005816:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005818:	693b      	ldr	r3, [r7, #16]
}
 800581a:	4618      	mov	r0, r3
 800581c:	371c      	adds	r7, #28
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr
 8005826:	bf00      	nop
 8005828:	40021000 	.word	0x40021000
 800582c:	00f42400 	.word	0x00f42400
 8005830:	016e3600 	.word	0x016e3600

08005834 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005834:	b480      	push	{r7}
 8005836:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005838:	4b03      	ldr	r3, [pc, #12]	; (8005848 <HAL_RCC_GetHCLKFreq+0x14>)
 800583a:	681b      	ldr	r3, [r3, #0]
}
 800583c:	4618      	mov	r0, r3
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr
 8005846:	bf00      	nop
 8005848:	200001a0 	.word	0x200001a0

0800584c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005850:	f7ff fff0 	bl	8005834 <HAL_RCC_GetHCLKFreq>
 8005854:	4602      	mov	r2, r0
 8005856:	4b06      	ldr	r3, [pc, #24]	; (8005870 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	0a1b      	lsrs	r3, r3, #8
 800585c:	f003 0307 	and.w	r3, r3, #7
 8005860:	4904      	ldr	r1, [pc, #16]	; (8005874 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005862:	5ccb      	ldrb	r3, [r1, r3]
 8005864:	f003 031f 	and.w	r3, r3, #31
 8005868:	fa22 f303 	lsr.w	r3, r2, r3
}
 800586c:	4618      	mov	r0, r3
 800586e:	bd80      	pop	{r7, pc}
 8005870:	40021000 	.word	0x40021000
 8005874:	0800e700 	.word	0x0800e700

08005878 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800587c:	f7ff ffda 	bl	8005834 <HAL_RCC_GetHCLKFreq>
 8005880:	4602      	mov	r2, r0
 8005882:	4b06      	ldr	r3, [pc, #24]	; (800589c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	0adb      	lsrs	r3, r3, #11
 8005888:	f003 0307 	and.w	r3, r3, #7
 800588c:	4904      	ldr	r1, [pc, #16]	; (80058a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800588e:	5ccb      	ldrb	r3, [r1, r3]
 8005890:	f003 031f 	and.w	r3, r3, #31
 8005894:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005898:	4618      	mov	r0, r3
 800589a:	bd80      	pop	{r7, pc}
 800589c:	40021000 	.word	0x40021000
 80058a0:	0800e700 	.word	0x0800e700

080058a4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	220f      	movs	r2, #15
 80058b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80058b4:	4b12      	ldr	r3, [pc, #72]	; (8005900 <HAL_RCC_GetClockConfig+0x5c>)
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	f003 0203 	and.w	r2, r3, #3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80058c0:	4b0f      	ldr	r3, [pc, #60]	; (8005900 <HAL_RCC_GetClockConfig+0x5c>)
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80058cc:	4b0c      	ldr	r3, [pc, #48]	; (8005900 <HAL_RCC_GetClockConfig+0x5c>)
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80058d8:	4b09      	ldr	r3, [pc, #36]	; (8005900 <HAL_RCC_GetClockConfig+0x5c>)
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	08db      	lsrs	r3, r3, #3
 80058de:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80058e6:	4b07      	ldr	r3, [pc, #28]	; (8005904 <HAL_RCC_GetClockConfig+0x60>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 020f 	and.w	r2, r3, #15
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	601a      	str	r2, [r3, #0]
}
 80058f2:	bf00      	nop
 80058f4:	370c      	adds	r7, #12
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr
 80058fe:	bf00      	nop
 8005900:	40021000 	.word	0x40021000
 8005904:	40022000 	.word	0x40022000

08005908 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005908:	b480      	push	{r7}
 800590a:	b087      	sub	sp, #28
 800590c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800590e:	4b1e      	ldr	r3, [pc, #120]	; (8005988 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005910:	68db      	ldr	r3, [r3, #12]
 8005912:	f003 0303 	and.w	r3, r3, #3
 8005916:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005918:	4b1b      	ldr	r3, [pc, #108]	; (8005988 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	091b      	lsrs	r3, r3, #4
 800591e:	f003 030f 	and.w	r3, r3, #15
 8005922:	3301      	adds	r3, #1
 8005924:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	2b03      	cmp	r3, #3
 800592a:	d10c      	bne.n	8005946 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800592c:	4a17      	ldr	r2, [pc, #92]	; (800598c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	fbb2 f3f3 	udiv	r3, r2, r3
 8005934:	4a14      	ldr	r2, [pc, #80]	; (8005988 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005936:	68d2      	ldr	r2, [r2, #12]
 8005938:	0a12      	lsrs	r2, r2, #8
 800593a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800593e:	fb02 f303 	mul.w	r3, r2, r3
 8005942:	617b      	str	r3, [r7, #20]
    break;
 8005944:	e00c      	b.n	8005960 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005946:	4a12      	ldr	r2, [pc, #72]	; (8005990 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	fbb2 f3f3 	udiv	r3, r2, r3
 800594e:	4a0e      	ldr	r2, [pc, #56]	; (8005988 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005950:	68d2      	ldr	r2, [r2, #12]
 8005952:	0a12      	lsrs	r2, r2, #8
 8005954:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005958:	fb02 f303 	mul.w	r3, r2, r3
 800595c:	617b      	str	r3, [r7, #20]
    break;
 800595e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005960:	4b09      	ldr	r3, [pc, #36]	; (8005988 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	0e5b      	lsrs	r3, r3, #25
 8005966:	f003 0303 	and.w	r3, r3, #3
 800596a:	3301      	adds	r3, #1
 800596c:	005b      	lsls	r3, r3, #1
 800596e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005970:	697a      	ldr	r2, [r7, #20]
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	fbb2 f3f3 	udiv	r3, r2, r3
 8005978:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800597a:	687b      	ldr	r3, [r7, #4]
}
 800597c:	4618      	mov	r0, r3
 800597e:	371c      	adds	r7, #28
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr
 8005988:	40021000 	.word	0x40021000
 800598c:	016e3600 	.word	0x016e3600
 8005990:	00f42400 	.word	0x00f42400

08005994 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b086      	sub	sp, #24
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800599c:	2300      	movs	r3, #0
 800599e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80059a0:	2300      	movs	r3, #0
 80059a2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	f000 8098 	beq.w	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059b2:	2300      	movs	r3, #0
 80059b4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059b6:	4b43      	ldr	r3, [pc, #268]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d10d      	bne.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059c2:	4b40      	ldr	r3, [pc, #256]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059c6:	4a3f      	ldr	r2, [pc, #252]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059cc:	6593      	str	r3, [r2, #88]	; 0x58
 80059ce:	4b3d      	ldr	r3, [pc, #244]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059d6:	60bb      	str	r3, [r7, #8]
 80059d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059da:	2301      	movs	r3, #1
 80059dc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80059de:	4b3a      	ldr	r3, [pc, #232]	; (8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a39      	ldr	r2, [pc, #228]	; (8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80059e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80059ea:	f7fc fe3f 	bl	800266c <HAL_GetTick>
 80059ee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059f0:	e009      	b.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059f2:	f7fc fe3b 	bl	800266c <HAL_GetTick>
 80059f6:	4602      	mov	r2, r0
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	1ad3      	subs	r3, r2, r3
 80059fc:	2b02      	cmp	r3, #2
 80059fe:	d902      	bls.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005a00:	2303      	movs	r3, #3
 8005a02:	74fb      	strb	r3, [r7, #19]
        break;
 8005a04:	e005      	b.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a06:	4b30      	ldr	r3, [pc, #192]	; (8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d0ef      	beq.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005a12:	7cfb      	ldrb	r3, [r7, #19]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d159      	bne.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a18:	4b2a      	ldr	r3, [pc, #168]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a22:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d01e      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a2e:	697a      	ldr	r2, [r7, #20]
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d019      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a34:	4b23      	ldr	r3, [pc, #140]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a3e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a40:	4b20      	ldr	r3, [pc, #128]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a46:	4a1f      	ldr	r2, [pc, #124]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a50:	4b1c      	ldr	r3, [pc, #112]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a56:	4a1b      	ldr	r2, [pc, #108]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005a60:	4a18      	ldr	r2, [pc, #96]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	f003 0301 	and.w	r3, r3, #1
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d016      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a72:	f7fc fdfb 	bl	800266c <HAL_GetTick>
 8005a76:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a78:	e00b      	b.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a7a:	f7fc fdf7 	bl	800266c <HAL_GetTick>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d902      	bls.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005a8c:	2303      	movs	r3, #3
 8005a8e:	74fb      	strb	r3, [r7, #19]
            break;
 8005a90:	e006      	b.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a92:	4b0c      	ldr	r3, [pc, #48]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a98:	f003 0302 	and.w	r3, r3, #2
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d0ec      	beq.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005aa0:	7cfb      	ldrb	r3, [r7, #19]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10b      	bne.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005aa6:	4b07      	ldr	r3, [pc, #28]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab4:	4903      	ldr	r1, [pc, #12]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005abc:	e008      	b.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005abe:	7cfb      	ldrb	r3, [r7, #19]
 8005ac0:	74bb      	strb	r3, [r7, #18]
 8005ac2:	e005      	b.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005ac4:	40021000 	.word	0x40021000
 8005ac8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005acc:	7cfb      	ldrb	r3, [r7, #19]
 8005ace:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ad0:	7c7b      	ldrb	r3, [r7, #17]
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d105      	bne.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ad6:	4ba6      	ldr	r3, [pc, #664]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ada:	4aa5      	ldr	r2, [pc, #660]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005adc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ae0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0301 	and.w	r3, r3, #1
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00a      	beq.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005aee:	4ba0      	ldr	r3, [pc, #640]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005af4:	f023 0203 	bic.w	r2, r3, #3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	499c      	ldr	r1, [pc, #624]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005afe:	4313      	orrs	r3, r2
 8005b00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0302 	and.w	r3, r3, #2
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d00a      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b10:	4b97      	ldr	r3, [pc, #604]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b16:	f023 020c 	bic.w	r2, r3, #12
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	4994      	ldr	r1, [pc, #592]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b20:	4313      	orrs	r3, r2
 8005b22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0304 	and.w	r3, r3, #4
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00a      	beq.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b32:	4b8f      	ldr	r3, [pc, #572]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b38:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	498b      	ldr	r1, [pc, #556]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b42:	4313      	orrs	r3, r2
 8005b44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 0308 	and.w	r3, r3, #8
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d00a      	beq.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005b54:	4b86      	ldr	r3, [pc, #536]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b5a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	4983      	ldr	r1, [pc, #524]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b64:	4313      	orrs	r3, r2
 8005b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f003 0320 	and.w	r3, r3, #32
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d00a      	beq.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b76:	4b7e      	ldr	r3, [pc, #504]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b7c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	695b      	ldr	r3, [r3, #20]
 8005b84:	497a      	ldr	r1, [pc, #488]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b86:	4313      	orrs	r3, r2
 8005b88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d00a      	beq.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b98:	4b75      	ldr	r3, [pc, #468]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b9e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	699b      	ldr	r3, [r3, #24]
 8005ba6:	4972      	ldr	r1, [pc, #456]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00a      	beq.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005bba:	4b6d      	ldr	r3, [pc, #436]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bc0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	69db      	ldr	r3, [r3, #28]
 8005bc8:	4969      	ldr	r1, [pc, #420]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00a      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005bdc:	4b64      	ldr	r3, [pc, #400]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005be2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a1b      	ldr	r3, [r3, #32]
 8005bea:	4961      	ldr	r1, [pc, #388]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bec:	4313      	orrs	r3, r2
 8005bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00a      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005bfe:	4b5c      	ldr	r3, [pc, #368]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c04:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c0c:	4958      	ldr	r1, [pc, #352]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d015      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005c20:	4b53      	ldr	r3, [pc, #332]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c26:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c2e:	4950      	ldr	r1, [pc, #320]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c3e:	d105      	bne.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c40:	4b4b      	ldr	r3, [pc, #300]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	4a4a      	ldr	r2, [pc, #296]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c4a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d015      	beq.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005c58:	4b45      	ldr	r3, [pc, #276]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c5e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c66:	4942      	ldr	r1, [pc, #264]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c76:	d105      	bne.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c78:	4b3d      	ldr	r3, [pc, #244]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	4a3c      	ldr	r2, [pc, #240]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c82:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d015      	beq.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005c90:	4b37      	ldr	r3, [pc, #220]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c96:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c9e:	4934      	ldr	r1, [pc, #208]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005caa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005cae:	d105      	bne.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cb0:	4b2f      	ldr	r3, [pc, #188]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	4a2e      	ldr	r2, [pc, #184]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005cba:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d015      	beq.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005cc8:	4b29      	ldr	r3, [pc, #164]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cd6:	4926      	ldr	r1, [pc, #152]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ce2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ce6:	d105      	bne.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ce8:	4b21      	ldr	r3, [pc, #132]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	4a20      	ldr	r2, [pc, #128]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005cf2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d015      	beq.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005d00:	4b1b      	ldr	r3, [pc, #108]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d0e:	4918      	ldr	r1, [pc, #96]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d10:	4313      	orrs	r3, r2
 8005d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d1e:	d105      	bne.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d20:	4b13      	ldr	r3, [pc, #76]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	4a12      	ldr	r2, [pc, #72]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d2a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d015      	beq.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005d38:	4b0d      	ldr	r3, [pc, #52]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d3e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d46:	490a      	ldr	r1, [pc, #40]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d52:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005d56:	d105      	bne.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005d58:	4b05      	ldr	r3, [pc, #20]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d5a:	68db      	ldr	r3, [r3, #12]
 8005d5c:	4a04      	ldr	r2, [pc, #16]	; (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d62:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005d64:	7cbb      	ldrb	r3, [r7, #18]
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3718      	adds	r7, #24
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	40021000 	.word	0x40021000

08005d74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b082      	sub	sp, #8
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d101      	bne.n	8005d86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e049      	b.n	8005e1a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d106      	bne.n	8005da0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f7fc f944 	bl	8002028 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2202      	movs	r2, #2
 8005da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	3304      	adds	r3, #4
 8005db0:	4619      	mov	r1, r3
 8005db2:	4610      	mov	r0, r2
 8005db4:	f001 f804 	bl	8006dc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e18:	2300      	movs	r3, #0
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3708      	adds	r7, #8
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
	...

08005e24 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d001      	beq.n	8005e3c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e042      	b.n	8005ec2 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2202      	movs	r2, #2
 8005e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a21      	ldr	r2, [pc, #132]	; (8005ed0 <HAL_TIM_Base_Start+0xac>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d018      	beq.n	8005e80 <HAL_TIM_Base_Start+0x5c>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e56:	d013      	beq.n	8005e80 <HAL_TIM_Base_Start+0x5c>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a1d      	ldr	r2, [pc, #116]	; (8005ed4 <HAL_TIM_Base_Start+0xb0>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d00e      	beq.n	8005e80 <HAL_TIM_Base_Start+0x5c>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a1c      	ldr	r2, [pc, #112]	; (8005ed8 <HAL_TIM_Base_Start+0xb4>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d009      	beq.n	8005e80 <HAL_TIM_Base_Start+0x5c>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a1a      	ldr	r2, [pc, #104]	; (8005edc <HAL_TIM_Base_Start+0xb8>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d004      	beq.n	8005e80 <HAL_TIM_Base_Start+0x5c>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a19      	ldr	r2, [pc, #100]	; (8005ee0 <HAL_TIM_Base_Start+0xbc>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d115      	bne.n	8005eac <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	689a      	ldr	r2, [r3, #8]
 8005e86:	4b17      	ldr	r3, [pc, #92]	; (8005ee4 <HAL_TIM_Base_Start+0xc0>)
 8005e88:	4013      	ands	r3, r2
 8005e8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2b06      	cmp	r3, #6
 8005e90:	d015      	beq.n	8005ebe <HAL_TIM_Base_Start+0x9a>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e98:	d011      	beq.n	8005ebe <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f042 0201 	orr.w	r2, r2, #1
 8005ea8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eaa:	e008      	b.n	8005ebe <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f042 0201 	orr.w	r2, r2, #1
 8005eba:	601a      	str	r2, [r3, #0]
 8005ebc:	e000      	b.n	8005ec0 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ebe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ec0:	2300      	movs	r3, #0
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3714      	adds	r7, #20
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	40012c00 	.word	0x40012c00
 8005ed4:	40000400 	.word	0x40000400
 8005ed8:	40000800 	.word	0x40000800
 8005edc:	40013400 	.word	0x40013400
 8005ee0:	40014000 	.word	0x40014000
 8005ee4:	00010007 	.word	0x00010007

08005ee8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d001      	beq.n	8005f00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	e04a      	b.n	8005f96 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2202      	movs	r2, #2
 8005f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	68da      	ldr	r2, [r3, #12]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f042 0201 	orr.w	r2, r2, #1
 8005f16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a21      	ldr	r2, [pc, #132]	; (8005fa4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d018      	beq.n	8005f54 <HAL_TIM_Base_Start_IT+0x6c>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f2a:	d013      	beq.n	8005f54 <HAL_TIM_Base_Start_IT+0x6c>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a1d      	ldr	r2, [pc, #116]	; (8005fa8 <HAL_TIM_Base_Start_IT+0xc0>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d00e      	beq.n	8005f54 <HAL_TIM_Base_Start_IT+0x6c>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a1c      	ldr	r2, [pc, #112]	; (8005fac <HAL_TIM_Base_Start_IT+0xc4>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d009      	beq.n	8005f54 <HAL_TIM_Base_Start_IT+0x6c>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a1a      	ldr	r2, [pc, #104]	; (8005fb0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d004      	beq.n	8005f54 <HAL_TIM_Base_Start_IT+0x6c>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a19      	ldr	r2, [pc, #100]	; (8005fb4 <HAL_TIM_Base_Start_IT+0xcc>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d115      	bne.n	8005f80 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	689a      	ldr	r2, [r3, #8]
 8005f5a:	4b17      	ldr	r3, [pc, #92]	; (8005fb8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005f5c:	4013      	ands	r3, r2
 8005f5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2b06      	cmp	r3, #6
 8005f64:	d015      	beq.n	8005f92 <HAL_TIM_Base_Start_IT+0xaa>
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f6c:	d011      	beq.n	8005f92 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f042 0201 	orr.w	r2, r2, #1
 8005f7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f7e:	e008      	b.n	8005f92 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f042 0201 	orr.w	r2, r2, #1
 8005f8e:	601a      	str	r2, [r3, #0]
 8005f90:	e000      	b.n	8005f94 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f92:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f94:	2300      	movs	r3, #0
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3714      	adds	r7, #20
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	40012c00 	.word	0x40012c00
 8005fa8:	40000400 	.word	0x40000400
 8005fac:	40000800 	.word	0x40000800
 8005fb0:	40013400 	.word	0x40013400
 8005fb4:	40014000 	.word	0x40014000
 8005fb8:	00010007 	.word	0x00010007

08005fbc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b082      	sub	sp, #8
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d101      	bne.n	8005fce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e049      	b.n	8006062 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fd4:	b2db      	uxtb	r3, r3
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d106      	bne.n	8005fe8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 f841 	bl	800606a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2202      	movs	r2, #2
 8005fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	3304      	adds	r3, #4
 8005ff8:	4619      	mov	r1, r3
 8005ffa:	4610      	mov	r0, r2
 8005ffc:	f000 fee0 	bl	8006dc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3708      	adds	r7, #8
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}

0800606a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800606a:	b480      	push	{r7}
 800606c:	b083      	sub	sp, #12
 800606e:	af00      	add	r7, sp, #0
 8006070:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006072:	bf00      	nop
 8006074:	370c      	adds	r7, #12
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr
	...

08006080 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d109      	bne.n	80060a4 <HAL_TIM_PWM_Start+0x24>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006096:	b2db      	uxtb	r3, r3
 8006098:	2b01      	cmp	r3, #1
 800609a:	bf14      	ite	ne
 800609c:	2301      	movne	r3, #1
 800609e:	2300      	moveq	r3, #0
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	e03c      	b.n	800611e <HAL_TIM_PWM_Start+0x9e>
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	2b04      	cmp	r3, #4
 80060a8:	d109      	bne.n	80060be <HAL_TIM_PWM_Start+0x3e>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	bf14      	ite	ne
 80060b6:	2301      	movne	r3, #1
 80060b8:	2300      	moveq	r3, #0
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	e02f      	b.n	800611e <HAL_TIM_PWM_Start+0x9e>
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d109      	bne.n	80060d8 <HAL_TIM_PWM_Start+0x58>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	bf14      	ite	ne
 80060d0:	2301      	movne	r3, #1
 80060d2:	2300      	moveq	r3, #0
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	e022      	b.n	800611e <HAL_TIM_PWM_Start+0x9e>
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	2b0c      	cmp	r3, #12
 80060dc:	d109      	bne.n	80060f2 <HAL_TIM_PWM_Start+0x72>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	bf14      	ite	ne
 80060ea:	2301      	movne	r3, #1
 80060ec:	2300      	moveq	r3, #0
 80060ee:	b2db      	uxtb	r3, r3
 80060f0:	e015      	b.n	800611e <HAL_TIM_PWM_Start+0x9e>
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	2b10      	cmp	r3, #16
 80060f6:	d109      	bne.n	800610c <HAL_TIM_PWM_Start+0x8c>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	2b01      	cmp	r3, #1
 8006102:	bf14      	ite	ne
 8006104:	2301      	movne	r3, #1
 8006106:	2300      	moveq	r3, #0
 8006108:	b2db      	uxtb	r3, r3
 800610a:	e008      	b.n	800611e <HAL_TIM_PWM_Start+0x9e>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006112:	b2db      	uxtb	r3, r3
 8006114:	2b01      	cmp	r3, #1
 8006116:	bf14      	ite	ne
 8006118:	2301      	movne	r3, #1
 800611a:	2300      	moveq	r3, #0
 800611c:	b2db      	uxtb	r3, r3
 800611e:	2b00      	cmp	r3, #0
 8006120:	d001      	beq.n	8006126 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e097      	b.n	8006256 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d104      	bne.n	8006136 <HAL_TIM_PWM_Start+0xb6>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2202      	movs	r2, #2
 8006130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006134:	e023      	b.n	800617e <HAL_TIM_PWM_Start+0xfe>
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	2b04      	cmp	r3, #4
 800613a:	d104      	bne.n	8006146 <HAL_TIM_PWM_Start+0xc6>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2202      	movs	r2, #2
 8006140:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006144:	e01b      	b.n	800617e <HAL_TIM_PWM_Start+0xfe>
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	2b08      	cmp	r3, #8
 800614a:	d104      	bne.n	8006156 <HAL_TIM_PWM_Start+0xd6>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2202      	movs	r2, #2
 8006150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006154:	e013      	b.n	800617e <HAL_TIM_PWM_Start+0xfe>
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	2b0c      	cmp	r3, #12
 800615a:	d104      	bne.n	8006166 <HAL_TIM_PWM_Start+0xe6>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2202      	movs	r2, #2
 8006160:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006164:	e00b      	b.n	800617e <HAL_TIM_PWM_Start+0xfe>
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	2b10      	cmp	r3, #16
 800616a:	d104      	bne.n	8006176 <HAL_TIM_PWM_Start+0xf6>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2202      	movs	r2, #2
 8006170:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006174:	e003      	b.n	800617e <HAL_TIM_PWM_Start+0xfe>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2202      	movs	r2, #2
 800617a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	2201      	movs	r2, #1
 8006184:	6839      	ldr	r1, [r7, #0]
 8006186:	4618      	mov	r0, r3
 8006188:	f001 fa3c 	bl	8007604 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a33      	ldr	r2, [pc, #204]	; (8006260 <HAL_TIM_PWM_Start+0x1e0>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d013      	beq.n	80061be <HAL_TIM_PWM_Start+0x13e>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a32      	ldr	r2, [pc, #200]	; (8006264 <HAL_TIM_PWM_Start+0x1e4>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d00e      	beq.n	80061be <HAL_TIM_PWM_Start+0x13e>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a30      	ldr	r2, [pc, #192]	; (8006268 <HAL_TIM_PWM_Start+0x1e8>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d009      	beq.n	80061be <HAL_TIM_PWM_Start+0x13e>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a2f      	ldr	r2, [pc, #188]	; (800626c <HAL_TIM_PWM_Start+0x1ec>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d004      	beq.n	80061be <HAL_TIM_PWM_Start+0x13e>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a2d      	ldr	r2, [pc, #180]	; (8006270 <HAL_TIM_PWM_Start+0x1f0>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d101      	bne.n	80061c2 <HAL_TIM_PWM_Start+0x142>
 80061be:	2301      	movs	r3, #1
 80061c0:	e000      	b.n	80061c4 <HAL_TIM_PWM_Start+0x144>
 80061c2:	2300      	movs	r3, #0
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d007      	beq.n	80061d8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061d6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a20      	ldr	r2, [pc, #128]	; (8006260 <HAL_TIM_PWM_Start+0x1e0>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d018      	beq.n	8006214 <HAL_TIM_PWM_Start+0x194>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061ea:	d013      	beq.n	8006214 <HAL_TIM_PWM_Start+0x194>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a20      	ldr	r2, [pc, #128]	; (8006274 <HAL_TIM_PWM_Start+0x1f4>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d00e      	beq.n	8006214 <HAL_TIM_PWM_Start+0x194>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a1f      	ldr	r2, [pc, #124]	; (8006278 <HAL_TIM_PWM_Start+0x1f8>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d009      	beq.n	8006214 <HAL_TIM_PWM_Start+0x194>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a17      	ldr	r2, [pc, #92]	; (8006264 <HAL_TIM_PWM_Start+0x1e4>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d004      	beq.n	8006214 <HAL_TIM_PWM_Start+0x194>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a16      	ldr	r2, [pc, #88]	; (8006268 <HAL_TIM_PWM_Start+0x1e8>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d115      	bne.n	8006240 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	689a      	ldr	r2, [r3, #8]
 800621a:	4b18      	ldr	r3, [pc, #96]	; (800627c <HAL_TIM_PWM_Start+0x1fc>)
 800621c:	4013      	ands	r3, r2
 800621e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2b06      	cmp	r3, #6
 8006224:	d015      	beq.n	8006252 <HAL_TIM_PWM_Start+0x1d2>
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800622c:	d011      	beq.n	8006252 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f042 0201 	orr.w	r2, r2, #1
 800623c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800623e:	e008      	b.n	8006252 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f042 0201 	orr.w	r2, r2, #1
 800624e:	601a      	str	r2, [r3, #0]
 8006250:	e000      	b.n	8006254 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006252:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	40012c00 	.word	0x40012c00
 8006264:	40013400 	.word	0x40013400
 8006268:	40014000 	.word	0x40014000
 800626c:	40014400 	.word	0x40014400
 8006270:	40014800 	.word	0x40014800
 8006274:	40000400 	.word	0x40000400
 8006278:	40000800 	.word	0x40000800
 800627c:	00010007 	.word	0x00010007

08006280 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b082      	sub	sp, #8
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	2200      	movs	r2, #0
 8006290:	6839      	ldr	r1, [r7, #0]
 8006292:	4618      	mov	r0, r3
 8006294:	f001 f9b6 	bl	8007604 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a3e      	ldr	r2, [pc, #248]	; (8006398 <HAL_TIM_PWM_Stop+0x118>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d013      	beq.n	80062ca <HAL_TIM_PWM_Stop+0x4a>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a3d      	ldr	r2, [pc, #244]	; (800639c <HAL_TIM_PWM_Stop+0x11c>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d00e      	beq.n	80062ca <HAL_TIM_PWM_Stop+0x4a>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a3b      	ldr	r2, [pc, #236]	; (80063a0 <HAL_TIM_PWM_Stop+0x120>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d009      	beq.n	80062ca <HAL_TIM_PWM_Stop+0x4a>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a3a      	ldr	r2, [pc, #232]	; (80063a4 <HAL_TIM_PWM_Stop+0x124>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d004      	beq.n	80062ca <HAL_TIM_PWM_Stop+0x4a>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a38      	ldr	r2, [pc, #224]	; (80063a8 <HAL_TIM_PWM_Stop+0x128>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d101      	bne.n	80062ce <HAL_TIM_PWM_Stop+0x4e>
 80062ca:	2301      	movs	r3, #1
 80062cc:	e000      	b.n	80062d0 <HAL_TIM_PWM_Stop+0x50>
 80062ce:	2300      	movs	r3, #0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d017      	beq.n	8006304 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	6a1a      	ldr	r2, [r3, #32]
 80062da:	f241 1311 	movw	r3, #4369	; 0x1111
 80062de:	4013      	ands	r3, r2
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d10f      	bne.n	8006304 <HAL_TIM_PWM_Stop+0x84>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	6a1a      	ldr	r2, [r3, #32]
 80062ea:	f244 4344 	movw	r3, #17476	; 0x4444
 80062ee:	4013      	ands	r3, r2
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d107      	bne.n	8006304 <HAL_TIM_PWM_Stop+0x84>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006302:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	6a1a      	ldr	r2, [r3, #32]
 800630a:	f241 1311 	movw	r3, #4369	; 0x1111
 800630e:	4013      	ands	r3, r2
 8006310:	2b00      	cmp	r3, #0
 8006312:	d10f      	bne.n	8006334 <HAL_TIM_PWM_Stop+0xb4>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	6a1a      	ldr	r2, [r3, #32]
 800631a:	f244 4344 	movw	r3, #17476	; 0x4444
 800631e:	4013      	ands	r3, r2
 8006320:	2b00      	cmp	r3, #0
 8006322:	d107      	bne.n	8006334 <HAL_TIM_PWM_Stop+0xb4>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f022 0201 	bic.w	r2, r2, #1
 8006332:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d104      	bne.n	8006344 <HAL_TIM_PWM_Stop+0xc4>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2201      	movs	r2, #1
 800633e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006342:	e023      	b.n	800638c <HAL_TIM_PWM_Stop+0x10c>
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	2b04      	cmp	r3, #4
 8006348:	d104      	bne.n	8006354 <HAL_TIM_PWM_Stop+0xd4>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2201      	movs	r2, #1
 800634e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006352:	e01b      	b.n	800638c <HAL_TIM_PWM_Stop+0x10c>
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	2b08      	cmp	r3, #8
 8006358:	d104      	bne.n	8006364 <HAL_TIM_PWM_Stop+0xe4>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2201      	movs	r2, #1
 800635e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006362:	e013      	b.n	800638c <HAL_TIM_PWM_Stop+0x10c>
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	2b0c      	cmp	r3, #12
 8006368:	d104      	bne.n	8006374 <HAL_TIM_PWM_Stop+0xf4>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2201      	movs	r2, #1
 800636e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006372:	e00b      	b.n	800638c <HAL_TIM_PWM_Stop+0x10c>
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	2b10      	cmp	r3, #16
 8006378:	d104      	bne.n	8006384 <HAL_TIM_PWM_Stop+0x104>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2201      	movs	r2, #1
 800637e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006382:	e003      	b.n	800638c <HAL_TIM_PWM_Stop+0x10c>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2201      	movs	r2, #1
 8006388:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800638c:	2300      	movs	r3, #0
}
 800638e:	4618      	mov	r0, r3
 8006390:	3708      	adds	r7, #8
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
 8006396:	bf00      	nop
 8006398:	40012c00 	.word	0x40012c00
 800639c:	40013400 	.word	0x40013400
 80063a0:	40014000 	.word	0x40014000
 80063a4:	40014400 	.word	0x40014400
 80063a8:	40014800 	.word	0x40014800

080063ac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b086      	sub	sp, #24
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d101      	bne.n	80063c0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e097      	b.n	80064f0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063c6:	b2db      	uxtb	r3, r3
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d106      	bne.n	80063da <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f7fb fe75 	bl	80020c4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2202      	movs	r2, #2
 80063de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	6812      	ldr	r2, [r2, #0]
 80063ec:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80063f0:	f023 0307 	bic.w	r3, r3, #7
 80063f4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	3304      	adds	r3, #4
 80063fe:	4619      	mov	r1, r3
 8006400:	4610      	mov	r0, r2
 8006402:	f000 fcdd 	bl	8006dc0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	699b      	ldr	r3, [r3, #24]
 8006414:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	6a1b      	ldr	r3, [r3, #32]
 800641c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	697a      	ldr	r2, [r7, #20]
 8006424:	4313      	orrs	r3, r2
 8006426:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800642e:	f023 0303 	bic.w	r3, r3, #3
 8006432:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	689a      	ldr	r2, [r3, #8]
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	699b      	ldr	r3, [r3, #24]
 800643c:	021b      	lsls	r3, r3, #8
 800643e:	4313      	orrs	r3, r2
 8006440:	693a      	ldr	r2, [r7, #16]
 8006442:	4313      	orrs	r3, r2
 8006444:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800644c:	f023 030c 	bic.w	r3, r3, #12
 8006450:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006458:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800645c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	68da      	ldr	r2, [r3, #12]
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	69db      	ldr	r3, [r3, #28]
 8006466:	021b      	lsls	r3, r3, #8
 8006468:	4313      	orrs	r3, r2
 800646a:	693a      	ldr	r2, [r7, #16]
 800646c:	4313      	orrs	r3, r2
 800646e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	691b      	ldr	r3, [r3, #16]
 8006474:	011a      	lsls	r2, r3, #4
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	6a1b      	ldr	r3, [r3, #32]
 800647a:	031b      	lsls	r3, r3, #12
 800647c:	4313      	orrs	r3, r2
 800647e:	693a      	ldr	r2, [r7, #16]
 8006480:	4313      	orrs	r3, r2
 8006482:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800648a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006492:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	685a      	ldr	r2, [r3, #4]
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	695b      	ldr	r3, [r3, #20]
 800649c:	011b      	lsls	r3, r3, #4
 800649e:	4313      	orrs	r3, r2
 80064a0:	68fa      	ldr	r2, [r7, #12]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	697a      	ldr	r2, [r7, #20]
 80064ac:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	693a      	ldr	r2, [r7, #16]
 80064b4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68fa      	ldr	r2, [r7, #12]
 80064bc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2201      	movs	r2, #1
 80064c2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2201      	movs	r2, #1
 80064ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2201      	movs	r2, #1
 80064d2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2201      	movs	r2, #1
 80064da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2201      	movs	r2, #1
 80064e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2201      	movs	r2, #1
 80064ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3718      	adds	r7, #24
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006508:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006510:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006518:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006520:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d110      	bne.n	800654a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006528:	7bfb      	ldrb	r3, [r7, #15]
 800652a:	2b01      	cmp	r3, #1
 800652c:	d102      	bne.n	8006534 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800652e:	7b7b      	ldrb	r3, [r7, #13]
 8006530:	2b01      	cmp	r3, #1
 8006532:	d001      	beq.n	8006538 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e089      	b.n	800664c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2202      	movs	r2, #2
 800653c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2202      	movs	r2, #2
 8006544:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006548:	e031      	b.n	80065ae <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	2b04      	cmp	r3, #4
 800654e:	d110      	bne.n	8006572 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006550:	7bbb      	ldrb	r3, [r7, #14]
 8006552:	2b01      	cmp	r3, #1
 8006554:	d102      	bne.n	800655c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006556:	7b3b      	ldrb	r3, [r7, #12]
 8006558:	2b01      	cmp	r3, #1
 800655a:	d001      	beq.n	8006560 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	e075      	b.n	800664c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2202      	movs	r2, #2
 8006564:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2202      	movs	r2, #2
 800656c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006570:	e01d      	b.n	80065ae <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006572:	7bfb      	ldrb	r3, [r7, #15]
 8006574:	2b01      	cmp	r3, #1
 8006576:	d108      	bne.n	800658a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006578:	7bbb      	ldrb	r3, [r7, #14]
 800657a:	2b01      	cmp	r3, #1
 800657c:	d105      	bne.n	800658a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800657e:	7b7b      	ldrb	r3, [r7, #13]
 8006580:	2b01      	cmp	r3, #1
 8006582:	d102      	bne.n	800658a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006584:	7b3b      	ldrb	r3, [r7, #12]
 8006586:	2b01      	cmp	r3, #1
 8006588:	d001      	beq.n	800658e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	e05e      	b.n	800664c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2202      	movs	r2, #2
 8006592:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2202      	movs	r2, #2
 800659a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2202      	movs	r2, #2
 80065a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2202      	movs	r2, #2
 80065aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d003      	beq.n	80065bc <HAL_TIM_Encoder_Start_IT+0xc4>
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	2b04      	cmp	r3, #4
 80065b8:	d010      	beq.n	80065dc <HAL_TIM_Encoder_Start_IT+0xe4>
 80065ba:	e01f      	b.n	80065fc <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2201      	movs	r2, #1
 80065c2:	2100      	movs	r1, #0
 80065c4:	4618      	mov	r0, r3
 80065c6:	f001 f81d 	bl	8007604 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68da      	ldr	r2, [r3, #12]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f042 0202 	orr.w	r2, r2, #2
 80065d8:	60da      	str	r2, [r3, #12]
      break;
 80065da:	e02e      	b.n	800663a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2201      	movs	r2, #1
 80065e2:	2104      	movs	r1, #4
 80065e4:	4618      	mov	r0, r3
 80065e6:	f001 f80d 	bl	8007604 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68da      	ldr	r2, [r3, #12]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f042 0204 	orr.w	r2, r2, #4
 80065f8:	60da      	str	r2, [r3, #12]
      break;
 80065fa:	e01e      	b.n	800663a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2201      	movs	r2, #1
 8006602:	2100      	movs	r1, #0
 8006604:	4618      	mov	r0, r3
 8006606:	f000 fffd 	bl	8007604 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2201      	movs	r2, #1
 8006610:	2104      	movs	r1, #4
 8006612:	4618      	mov	r0, r3
 8006614:	f000 fff6 	bl	8007604 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	68da      	ldr	r2, [r3, #12]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f042 0202 	orr.w	r2, r2, #2
 8006626:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68da      	ldr	r2, [r3, #12]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f042 0204 	orr.w	r2, r2, #4
 8006636:	60da      	str	r2, [r3, #12]
      break;
 8006638:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f042 0201 	orr.w	r2, r2, #1
 8006648:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800664a:	2300      	movs	r3, #0
}
 800664c:	4618      	mov	r0, r3
 800664e:	3710      	adds	r7, #16
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}

08006654 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b082      	sub	sp, #8
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	691b      	ldr	r3, [r3, #16]
 8006662:	f003 0302 	and.w	r3, r3, #2
 8006666:	2b02      	cmp	r3, #2
 8006668:	d122      	bne.n	80066b0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	f003 0302 	and.w	r3, r3, #2
 8006674:	2b02      	cmp	r3, #2
 8006676:	d11b      	bne.n	80066b0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f06f 0202 	mvn.w	r2, #2
 8006680:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2201      	movs	r2, #1
 8006686:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	699b      	ldr	r3, [r3, #24]
 800668e:	f003 0303 	and.w	r3, r3, #3
 8006692:	2b00      	cmp	r3, #0
 8006694:	d003      	beq.n	800669e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f000 fb74 	bl	8006d84 <HAL_TIM_IC_CaptureCallback>
 800669c:	e005      	b.n	80066aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 fb66 	bl	8006d70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f000 fb77 	bl	8006d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	691b      	ldr	r3, [r3, #16]
 80066b6:	f003 0304 	and.w	r3, r3, #4
 80066ba:	2b04      	cmp	r3, #4
 80066bc:	d122      	bne.n	8006704 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	f003 0304 	and.w	r3, r3, #4
 80066c8:	2b04      	cmp	r3, #4
 80066ca:	d11b      	bne.n	8006704 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f06f 0204 	mvn.w	r2, #4
 80066d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2202      	movs	r2, #2
 80066da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d003      	beq.n	80066f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 fb4a 	bl	8006d84 <HAL_TIM_IC_CaptureCallback>
 80066f0:	e005      	b.n	80066fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 fb3c 	bl	8006d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 fb4d 	bl	8006d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2200      	movs	r2, #0
 8006702:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	691b      	ldr	r3, [r3, #16]
 800670a:	f003 0308 	and.w	r3, r3, #8
 800670e:	2b08      	cmp	r3, #8
 8006710:	d122      	bne.n	8006758 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	f003 0308 	and.w	r3, r3, #8
 800671c:	2b08      	cmp	r3, #8
 800671e:	d11b      	bne.n	8006758 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f06f 0208 	mvn.w	r2, #8
 8006728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2204      	movs	r2, #4
 800672e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	69db      	ldr	r3, [r3, #28]
 8006736:	f003 0303 	and.w	r3, r3, #3
 800673a:	2b00      	cmp	r3, #0
 800673c:	d003      	beq.n	8006746 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 fb20 	bl	8006d84 <HAL_TIM_IC_CaptureCallback>
 8006744:	e005      	b.n	8006752 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 fb12 	bl	8006d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 fb23 	bl	8006d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2200      	movs	r2, #0
 8006756:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	f003 0310 	and.w	r3, r3, #16
 8006762:	2b10      	cmp	r3, #16
 8006764:	d122      	bne.n	80067ac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	f003 0310 	and.w	r3, r3, #16
 8006770:	2b10      	cmp	r3, #16
 8006772:	d11b      	bne.n	80067ac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f06f 0210 	mvn.w	r2, #16
 800677c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2208      	movs	r2, #8
 8006782:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	69db      	ldr	r3, [r3, #28]
 800678a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800678e:	2b00      	cmp	r3, #0
 8006790:	d003      	beq.n	800679a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 faf6 	bl	8006d84 <HAL_TIM_IC_CaptureCallback>
 8006798:	e005      	b.n	80067a6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f000 fae8 	bl	8006d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f000 faf9 	bl	8006d98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2200      	movs	r2, #0
 80067aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	691b      	ldr	r3, [r3, #16]
 80067b2:	f003 0301 	and.w	r3, r3, #1
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d10e      	bne.n	80067d8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	68db      	ldr	r3, [r3, #12]
 80067c0:	f003 0301 	and.w	r3, r3, #1
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d107      	bne.n	80067d8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f06f 0201 	mvn.w	r2, #1
 80067d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f7fb fb48 	bl	8001e68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067e2:	2b80      	cmp	r3, #128	; 0x80
 80067e4:	d10e      	bne.n	8006804 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067f0:	2b80      	cmp	r3, #128	; 0x80
 80067f2:	d107      	bne.n	8006804 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80067fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f001 f964 	bl	8007acc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	691b      	ldr	r3, [r3, #16]
 800680a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800680e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006812:	d10e      	bne.n	8006832 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800681e:	2b80      	cmp	r3, #128	; 0x80
 8006820:	d107      	bne.n	8006832 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800682a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f001 f957 	bl	8007ae0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	691b      	ldr	r3, [r3, #16]
 8006838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800683c:	2b40      	cmp	r3, #64	; 0x40
 800683e:	d10e      	bne.n	800685e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	68db      	ldr	r3, [r3, #12]
 8006846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800684a:	2b40      	cmp	r3, #64	; 0x40
 800684c:	d107      	bne.n	800685e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006856:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f000 faa7 	bl	8006dac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	691b      	ldr	r3, [r3, #16]
 8006864:	f003 0320 	and.w	r3, r3, #32
 8006868:	2b20      	cmp	r3, #32
 800686a:	d10e      	bne.n	800688a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	68db      	ldr	r3, [r3, #12]
 8006872:	f003 0320 	and.w	r3, r3, #32
 8006876:	2b20      	cmp	r3, #32
 8006878:	d107      	bne.n	800688a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f06f 0220 	mvn.w	r2, #32
 8006882:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006884:	6878      	ldr	r0, [r7, #4]
 8006886:	f001 f917 	bl	8007ab8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006894:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006898:	d10f      	bne.n	80068ba <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	68db      	ldr	r3, [r3, #12]
 80068a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80068a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068a8:	d107      	bne.n	80068ba <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80068b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	f001 f91d 	bl	8007af4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	691b      	ldr	r3, [r3, #16]
 80068c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80068c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80068c8:	d10f      	bne.n	80068ea <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80068d4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80068d8:	d107      	bne.n	80068ea <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80068e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f001 f90f 	bl	8007b08 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	691b      	ldr	r3, [r3, #16]
 80068f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80068f8:	d10f      	bne.n	800691a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	68db      	ldr	r3, [r3, #12]
 8006900:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006904:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006908:	d107      	bne.n	800691a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8006912:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f001 f901 	bl	8007b1c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	691b      	ldr	r3, [r3, #16]
 8006920:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006924:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006928:	d10f      	bne.n	800694a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006934:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006938:	d107      	bne.n	800694a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8006942:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f001 f8f3 	bl	8007b30 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800694a:	bf00      	nop
 800694c:	3708      	adds	r7, #8
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
	...

08006954 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b086      	sub	sp, #24
 8006958:	af00      	add	r7, sp, #0
 800695a:	60f8      	str	r0, [r7, #12]
 800695c:	60b9      	str	r1, [r7, #8]
 800695e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006960:	2300      	movs	r3, #0
 8006962:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800696a:	2b01      	cmp	r3, #1
 800696c:	d101      	bne.n	8006972 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800696e:	2302      	movs	r3, #2
 8006970:	e0ff      	b.n	8006b72 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2201      	movs	r2, #1
 8006976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2b14      	cmp	r3, #20
 800697e:	f200 80f0 	bhi.w	8006b62 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006982:	a201      	add	r2, pc, #4	; (adr r2, 8006988 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006988:	080069dd 	.word	0x080069dd
 800698c:	08006b63 	.word	0x08006b63
 8006990:	08006b63 	.word	0x08006b63
 8006994:	08006b63 	.word	0x08006b63
 8006998:	08006a1d 	.word	0x08006a1d
 800699c:	08006b63 	.word	0x08006b63
 80069a0:	08006b63 	.word	0x08006b63
 80069a4:	08006b63 	.word	0x08006b63
 80069a8:	08006a5f 	.word	0x08006a5f
 80069ac:	08006b63 	.word	0x08006b63
 80069b0:	08006b63 	.word	0x08006b63
 80069b4:	08006b63 	.word	0x08006b63
 80069b8:	08006a9f 	.word	0x08006a9f
 80069bc:	08006b63 	.word	0x08006b63
 80069c0:	08006b63 	.word	0x08006b63
 80069c4:	08006b63 	.word	0x08006b63
 80069c8:	08006ae1 	.word	0x08006ae1
 80069cc:	08006b63 	.word	0x08006b63
 80069d0:	08006b63 	.word	0x08006b63
 80069d4:	08006b63 	.word	0x08006b63
 80069d8:	08006b21 	.word	0x08006b21
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	68b9      	ldr	r1, [r7, #8]
 80069e2:	4618      	mov	r0, r3
 80069e4:	f000 fa7c 	bl	8006ee0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	699a      	ldr	r2, [r3, #24]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f042 0208 	orr.w	r2, r2, #8
 80069f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	699a      	ldr	r2, [r3, #24]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f022 0204 	bic.w	r2, r2, #4
 8006a06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	6999      	ldr	r1, [r3, #24]
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	691a      	ldr	r2, [r3, #16]
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	430a      	orrs	r2, r1
 8006a18:	619a      	str	r2, [r3, #24]
      break;
 8006a1a:	e0a5      	b.n	8006b68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68b9      	ldr	r1, [r7, #8]
 8006a22:	4618      	mov	r0, r3
 8006a24:	f000 faec 	bl	8007000 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	699a      	ldr	r2, [r3, #24]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	699a      	ldr	r2, [r3, #24]
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	6999      	ldr	r1, [r3, #24]
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	691b      	ldr	r3, [r3, #16]
 8006a52:	021a      	lsls	r2, r3, #8
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	430a      	orrs	r2, r1
 8006a5a:	619a      	str	r2, [r3, #24]
      break;
 8006a5c:	e084      	b.n	8006b68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	68b9      	ldr	r1, [r7, #8]
 8006a64:	4618      	mov	r0, r3
 8006a66:	f000 fb55 	bl	8007114 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	69da      	ldr	r2, [r3, #28]
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f042 0208 	orr.w	r2, r2, #8
 8006a78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	69da      	ldr	r2, [r3, #28]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f022 0204 	bic.w	r2, r2, #4
 8006a88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	69d9      	ldr	r1, [r3, #28]
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	691a      	ldr	r2, [r3, #16]
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	430a      	orrs	r2, r1
 8006a9a:	61da      	str	r2, [r3, #28]
      break;
 8006a9c:	e064      	b.n	8006b68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	68b9      	ldr	r1, [r7, #8]
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f000 fbbd 	bl	8007224 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	69da      	ldr	r2, [r3, #28]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ab8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	69da      	ldr	r2, [r3, #28]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ac8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	69d9      	ldr	r1, [r3, #28]
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	691b      	ldr	r3, [r3, #16]
 8006ad4:	021a      	lsls	r2, r3, #8
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	430a      	orrs	r2, r1
 8006adc:	61da      	str	r2, [r3, #28]
      break;
 8006ade:	e043      	b.n	8006b68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68b9      	ldr	r1, [r7, #8]
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f000 fc26 	bl	8007338 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f042 0208 	orr.w	r2, r2, #8
 8006afa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f022 0204 	bic.w	r2, r2, #4
 8006b0a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	691a      	ldr	r2, [r3, #16]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	430a      	orrs	r2, r1
 8006b1c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006b1e:	e023      	b.n	8006b68 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	68b9      	ldr	r1, [r7, #8]
 8006b26:	4618      	mov	r0, r3
 8006b28:	f000 fc6a 	bl	8007400 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b3a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b4a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	691b      	ldr	r3, [r3, #16]
 8006b56:	021a      	lsls	r2, r3, #8
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	430a      	orrs	r2, r1
 8006b5e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006b60:	e002      	b.n	8006b68 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	75fb      	strb	r3, [r7, #23]
      break;
 8006b66:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b70:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3718      	adds	r7, #24
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop

08006b7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b86:	2300      	movs	r3, #0
 8006b88:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d101      	bne.n	8006b98 <HAL_TIM_ConfigClockSource+0x1c>
 8006b94:	2302      	movs	r3, #2
 8006b96:	e0de      	b.n	8006d56 <HAL_TIM_ConfigClockSource+0x1da>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2202      	movs	r2, #2
 8006ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006bb6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006bba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006bc2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	68ba      	ldr	r2, [r7, #8]
 8006bca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a63      	ldr	r2, [pc, #396]	; (8006d60 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	f000 80a9 	beq.w	8006d2a <HAL_TIM_ConfigClockSource+0x1ae>
 8006bd8:	4a61      	ldr	r2, [pc, #388]	; (8006d60 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	f200 80ae 	bhi.w	8006d3c <HAL_TIM_ConfigClockSource+0x1c0>
 8006be0:	4a60      	ldr	r2, [pc, #384]	; (8006d64 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	f000 80a1 	beq.w	8006d2a <HAL_TIM_ConfigClockSource+0x1ae>
 8006be8:	4a5e      	ldr	r2, [pc, #376]	; (8006d64 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	f200 80a6 	bhi.w	8006d3c <HAL_TIM_ConfigClockSource+0x1c0>
 8006bf0:	4a5d      	ldr	r2, [pc, #372]	; (8006d68 <HAL_TIM_ConfigClockSource+0x1ec>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	f000 8099 	beq.w	8006d2a <HAL_TIM_ConfigClockSource+0x1ae>
 8006bf8:	4a5b      	ldr	r2, [pc, #364]	; (8006d68 <HAL_TIM_ConfigClockSource+0x1ec>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	f200 809e 	bhi.w	8006d3c <HAL_TIM_ConfigClockSource+0x1c0>
 8006c00:	4a5a      	ldr	r2, [pc, #360]	; (8006d6c <HAL_TIM_ConfigClockSource+0x1f0>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	f000 8091 	beq.w	8006d2a <HAL_TIM_ConfigClockSource+0x1ae>
 8006c08:	4a58      	ldr	r2, [pc, #352]	; (8006d6c <HAL_TIM_ConfigClockSource+0x1f0>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	f200 8096 	bhi.w	8006d3c <HAL_TIM_ConfigClockSource+0x1c0>
 8006c10:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006c14:	f000 8089 	beq.w	8006d2a <HAL_TIM_ConfigClockSource+0x1ae>
 8006c18:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006c1c:	f200 808e 	bhi.w	8006d3c <HAL_TIM_ConfigClockSource+0x1c0>
 8006c20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c24:	d03e      	beq.n	8006ca4 <HAL_TIM_ConfigClockSource+0x128>
 8006c26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c2a:	f200 8087 	bhi.w	8006d3c <HAL_TIM_ConfigClockSource+0x1c0>
 8006c2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c32:	f000 8086 	beq.w	8006d42 <HAL_TIM_ConfigClockSource+0x1c6>
 8006c36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c3a:	d87f      	bhi.n	8006d3c <HAL_TIM_ConfigClockSource+0x1c0>
 8006c3c:	2b70      	cmp	r3, #112	; 0x70
 8006c3e:	d01a      	beq.n	8006c76 <HAL_TIM_ConfigClockSource+0xfa>
 8006c40:	2b70      	cmp	r3, #112	; 0x70
 8006c42:	d87b      	bhi.n	8006d3c <HAL_TIM_ConfigClockSource+0x1c0>
 8006c44:	2b60      	cmp	r3, #96	; 0x60
 8006c46:	d050      	beq.n	8006cea <HAL_TIM_ConfigClockSource+0x16e>
 8006c48:	2b60      	cmp	r3, #96	; 0x60
 8006c4a:	d877      	bhi.n	8006d3c <HAL_TIM_ConfigClockSource+0x1c0>
 8006c4c:	2b50      	cmp	r3, #80	; 0x50
 8006c4e:	d03c      	beq.n	8006cca <HAL_TIM_ConfigClockSource+0x14e>
 8006c50:	2b50      	cmp	r3, #80	; 0x50
 8006c52:	d873      	bhi.n	8006d3c <HAL_TIM_ConfigClockSource+0x1c0>
 8006c54:	2b40      	cmp	r3, #64	; 0x40
 8006c56:	d058      	beq.n	8006d0a <HAL_TIM_ConfigClockSource+0x18e>
 8006c58:	2b40      	cmp	r3, #64	; 0x40
 8006c5a:	d86f      	bhi.n	8006d3c <HAL_TIM_ConfigClockSource+0x1c0>
 8006c5c:	2b30      	cmp	r3, #48	; 0x30
 8006c5e:	d064      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x1ae>
 8006c60:	2b30      	cmp	r3, #48	; 0x30
 8006c62:	d86b      	bhi.n	8006d3c <HAL_TIM_ConfigClockSource+0x1c0>
 8006c64:	2b20      	cmp	r3, #32
 8006c66:	d060      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x1ae>
 8006c68:	2b20      	cmp	r3, #32
 8006c6a:	d867      	bhi.n	8006d3c <HAL_TIM_ConfigClockSource+0x1c0>
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d05c      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x1ae>
 8006c70:	2b10      	cmp	r3, #16
 8006c72:	d05a      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x1ae>
 8006c74:	e062      	b.n	8006d3c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6818      	ldr	r0, [r3, #0]
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	6899      	ldr	r1, [r3, #8]
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	685a      	ldr	r2, [r3, #4]
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	68db      	ldr	r3, [r3, #12]
 8006c86:	f000 fc9d 	bl	80075c4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006c98:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	68ba      	ldr	r2, [r7, #8]
 8006ca0:	609a      	str	r2, [r3, #8]
      break;
 8006ca2:	e04f      	b.n	8006d44 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6818      	ldr	r0, [r3, #0]
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	6899      	ldr	r1, [r3, #8]
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	685a      	ldr	r2, [r3, #4]
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	f000 fc86 	bl	80075c4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	689a      	ldr	r2, [r3, #8]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006cc6:	609a      	str	r2, [r3, #8]
      break;
 8006cc8:	e03c      	b.n	8006d44 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6818      	ldr	r0, [r3, #0]
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	6859      	ldr	r1, [r3, #4]
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	f000 fbf8 	bl	80074cc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	2150      	movs	r1, #80	; 0x50
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f000 fc51 	bl	800758a <TIM_ITRx_SetConfig>
      break;
 8006ce8:	e02c      	b.n	8006d44 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6818      	ldr	r0, [r3, #0]
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	6859      	ldr	r1, [r3, #4]
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	f000 fc17 	bl	800752a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	2160      	movs	r1, #96	; 0x60
 8006d02:	4618      	mov	r0, r3
 8006d04:	f000 fc41 	bl	800758a <TIM_ITRx_SetConfig>
      break;
 8006d08:	e01c      	b.n	8006d44 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6818      	ldr	r0, [r3, #0]
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	6859      	ldr	r1, [r3, #4]
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	461a      	mov	r2, r3
 8006d18:	f000 fbd8 	bl	80074cc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	2140      	movs	r1, #64	; 0x40
 8006d22:	4618      	mov	r0, r3
 8006d24:	f000 fc31 	bl	800758a <TIM_ITRx_SetConfig>
      break;
 8006d28:	e00c      	b.n	8006d44 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681a      	ldr	r2, [r3, #0]
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4619      	mov	r1, r3
 8006d34:	4610      	mov	r0, r2
 8006d36:	f000 fc28 	bl	800758a <TIM_ITRx_SetConfig>
      break;
 8006d3a:	e003      	b.n	8006d44 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	73fb      	strb	r3, [r7, #15]
      break;
 8006d40:	e000      	b.n	8006d44 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8006d42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2201      	movs	r2, #1
 8006d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3710      	adds	r7, #16
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	bf00      	nop
 8006d60:	00100070 	.word	0x00100070
 8006d64:	00100040 	.word	0x00100040
 8006d68:	00100030 	.word	0x00100030
 8006d6c:	00100020 	.word	0x00100020

08006d70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d78:	bf00      	nop
 8006d7a:	370c      	adds	r7, #12
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006d8c:	bf00      	nop
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr

08006d98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b083      	sub	sp, #12
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006da0:	bf00      	nop
 8006da2:	370c      	adds	r7, #12
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b083      	sub	sp, #12
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b085      	sub	sp, #20
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a3c      	ldr	r2, [pc, #240]	; (8006ec4 <TIM_Base_SetConfig+0x104>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d00f      	beq.n	8006df8 <TIM_Base_SetConfig+0x38>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dde:	d00b      	beq.n	8006df8 <TIM_Base_SetConfig+0x38>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	4a39      	ldr	r2, [pc, #228]	; (8006ec8 <TIM_Base_SetConfig+0x108>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d007      	beq.n	8006df8 <TIM_Base_SetConfig+0x38>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	4a38      	ldr	r2, [pc, #224]	; (8006ecc <TIM_Base_SetConfig+0x10c>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d003      	beq.n	8006df8 <TIM_Base_SetConfig+0x38>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	4a37      	ldr	r2, [pc, #220]	; (8006ed0 <TIM_Base_SetConfig+0x110>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d108      	bne.n	8006e0a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	68fa      	ldr	r2, [r7, #12]
 8006e06:	4313      	orrs	r3, r2
 8006e08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a2d      	ldr	r2, [pc, #180]	; (8006ec4 <TIM_Base_SetConfig+0x104>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d01b      	beq.n	8006e4a <TIM_Base_SetConfig+0x8a>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e18:	d017      	beq.n	8006e4a <TIM_Base_SetConfig+0x8a>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	4a2a      	ldr	r2, [pc, #168]	; (8006ec8 <TIM_Base_SetConfig+0x108>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d013      	beq.n	8006e4a <TIM_Base_SetConfig+0x8a>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	4a29      	ldr	r2, [pc, #164]	; (8006ecc <TIM_Base_SetConfig+0x10c>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d00f      	beq.n	8006e4a <TIM_Base_SetConfig+0x8a>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	4a28      	ldr	r2, [pc, #160]	; (8006ed0 <TIM_Base_SetConfig+0x110>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d00b      	beq.n	8006e4a <TIM_Base_SetConfig+0x8a>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	4a27      	ldr	r2, [pc, #156]	; (8006ed4 <TIM_Base_SetConfig+0x114>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d007      	beq.n	8006e4a <TIM_Base_SetConfig+0x8a>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4a26      	ldr	r2, [pc, #152]	; (8006ed8 <TIM_Base_SetConfig+0x118>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d003      	beq.n	8006e4a <TIM_Base_SetConfig+0x8a>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4a25      	ldr	r2, [pc, #148]	; (8006edc <TIM_Base_SetConfig+0x11c>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d108      	bne.n	8006e5c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	68db      	ldr	r3, [r3, #12]
 8006e56:	68fa      	ldr	r2, [r7, #12]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	695b      	ldr	r3, [r3, #20]
 8006e66:	4313      	orrs	r3, r2
 8006e68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	689a      	ldr	r2, [r3, #8]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a10      	ldr	r2, [pc, #64]	; (8006ec4 <TIM_Base_SetConfig+0x104>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d00f      	beq.n	8006ea8 <TIM_Base_SetConfig+0xe8>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	4a11      	ldr	r2, [pc, #68]	; (8006ed0 <TIM_Base_SetConfig+0x110>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d00b      	beq.n	8006ea8 <TIM_Base_SetConfig+0xe8>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	4a10      	ldr	r2, [pc, #64]	; (8006ed4 <TIM_Base_SetConfig+0x114>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d007      	beq.n	8006ea8 <TIM_Base_SetConfig+0xe8>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	4a0f      	ldr	r2, [pc, #60]	; (8006ed8 <TIM_Base_SetConfig+0x118>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d003      	beq.n	8006ea8 <TIM_Base_SetConfig+0xe8>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	4a0e      	ldr	r2, [pc, #56]	; (8006edc <TIM_Base_SetConfig+0x11c>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d103      	bne.n	8006eb0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	691a      	ldr	r2, [r3, #16]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	615a      	str	r2, [r3, #20]
}
 8006eb6:	bf00      	nop
 8006eb8:	3714      	adds	r7, #20
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr
 8006ec2:	bf00      	nop
 8006ec4:	40012c00 	.word	0x40012c00
 8006ec8:	40000400 	.word	0x40000400
 8006ecc:	40000800 	.word	0x40000800
 8006ed0:	40013400 	.word	0x40013400
 8006ed4:	40014000 	.word	0x40014000
 8006ed8:	40014400 	.word	0x40014400
 8006edc:	40014800 	.word	0x40014800

08006ee0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b087      	sub	sp, #28
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
 8006ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6a1b      	ldr	r3, [r3, #32]
 8006eee:	f023 0201 	bic.w	r2, r3, #1
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6a1b      	ldr	r3, [r3, #32]
 8006efa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	699b      	ldr	r3, [r3, #24]
 8006f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f023 0303 	bic.w	r3, r3, #3
 8006f1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	68fa      	ldr	r2, [r7, #12]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	f023 0302 	bic.w	r3, r3, #2
 8006f2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	697a      	ldr	r2, [r7, #20]
 8006f34:	4313      	orrs	r3, r2
 8006f36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	4a2c      	ldr	r2, [pc, #176]	; (8006fec <TIM_OC1_SetConfig+0x10c>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d00f      	beq.n	8006f60 <TIM_OC1_SetConfig+0x80>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	4a2b      	ldr	r2, [pc, #172]	; (8006ff0 <TIM_OC1_SetConfig+0x110>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d00b      	beq.n	8006f60 <TIM_OC1_SetConfig+0x80>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	4a2a      	ldr	r2, [pc, #168]	; (8006ff4 <TIM_OC1_SetConfig+0x114>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d007      	beq.n	8006f60 <TIM_OC1_SetConfig+0x80>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	4a29      	ldr	r2, [pc, #164]	; (8006ff8 <TIM_OC1_SetConfig+0x118>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d003      	beq.n	8006f60 <TIM_OC1_SetConfig+0x80>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	4a28      	ldr	r2, [pc, #160]	; (8006ffc <TIM_OC1_SetConfig+0x11c>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d10c      	bne.n	8006f7a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	f023 0308 	bic.w	r3, r3, #8
 8006f66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	68db      	ldr	r3, [r3, #12]
 8006f6c:	697a      	ldr	r2, [r7, #20]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	f023 0304 	bic.w	r3, r3, #4
 8006f78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	4a1b      	ldr	r2, [pc, #108]	; (8006fec <TIM_OC1_SetConfig+0x10c>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d00f      	beq.n	8006fa2 <TIM_OC1_SetConfig+0xc2>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	4a1a      	ldr	r2, [pc, #104]	; (8006ff0 <TIM_OC1_SetConfig+0x110>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d00b      	beq.n	8006fa2 <TIM_OC1_SetConfig+0xc2>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	4a19      	ldr	r2, [pc, #100]	; (8006ff4 <TIM_OC1_SetConfig+0x114>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d007      	beq.n	8006fa2 <TIM_OC1_SetConfig+0xc2>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	4a18      	ldr	r2, [pc, #96]	; (8006ff8 <TIM_OC1_SetConfig+0x118>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d003      	beq.n	8006fa2 <TIM_OC1_SetConfig+0xc2>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	4a17      	ldr	r2, [pc, #92]	; (8006ffc <TIM_OC1_SetConfig+0x11c>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d111      	bne.n	8006fc6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006fa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006fb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	695b      	ldr	r3, [r3, #20]
 8006fb6:	693a      	ldr	r2, [r7, #16]
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	699b      	ldr	r3, [r3, #24]
 8006fc0:	693a      	ldr	r2, [r7, #16]
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	693a      	ldr	r2, [r7, #16]
 8006fca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	68fa      	ldr	r2, [r7, #12]
 8006fd0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	685a      	ldr	r2, [r3, #4]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	697a      	ldr	r2, [r7, #20]
 8006fde:	621a      	str	r2, [r3, #32]
}
 8006fe0:	bf00      	nop
 8006fe2:	371c      	adds	r7, #28
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr
 8006fec:	40012c00 	.word	0x40012c00
 8006ff0:	40013400 	.word	0x40013400
 8006ff4:	40014000 	.word	0x40014000
 8006ff8:	40014400 	.word	0x40014400
 8006ffc:	40014800 	.word	0x40014800

08007000 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007000:	b480      	push	{r7}
 8007002:	b087      	sub	sp, #28
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6a1b      	ldr	r3, [r3, #32]
 800700e:	f023 0210 	bic.w	r2, r3, #16
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6a1b      	ldr	r3, [r3, #32]
 800701a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	699b      	ldr	r3, [r3, #24]
 8007026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800702e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007032:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800703a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	021b      	lsls	r3, r3, #8
 8007042:	68fa      	ldr	r2, [r7, #12]
 8007044:	4313      	orrs	r3, r2
 8007046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	f023 0320 	bic.w	r3, r3, #32
 800704e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	689b      	ldr	r3, [r3, #8]
 8007054:	011b      	lsls	r3, r3, #4
 8007056:	697a      	ldr	r2, [r7, #20]
 8007058:	4313      	orrs	r3, r2
 800705a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4a28      	ldr	r2, [pc, #160]	; (8007100 <TIM_OC2_SetConfig+0x100>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d003      	beq.n	800706c <TIM_OC2_SetConfig+0x6c>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	4a27      	ldr	r2, [pc, #156]	; (8007104 <TIM_OC2_SetConfig+0x104>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d10d      	bne.n	8007088 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007072:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	68db      	ldr	r3, [r3, #12]
 8007078:	011b      	lsls	r3, r3, #4
 800707a:	697a      	ldr	r2, [r7, #20]
 800707c:	4313      	orrs	r3, r2
 800707e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007086:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4a1d      	ldr	r2, [pc, #116]	; (8007100 <TIM_OC2_SetConfig+0x100>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d00f      	beq.n	80070b0 <TIM_OC2_SetConfig+0xb0>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	4a1c      	ldr	r2, [pc, #112]	; (8007104 <TIM_OC2_SetConfig+0x104>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d00b      	beq.n	80070b0 <TIM_OC2_SetConfig+0xb0>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a1b      	ldr	r2, [pc, #108]	; (8007108 <TIM_OC2_SetConfig+0x108>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d007      	beq.n	80070b0 <TIM_OC2_SetConfig+0xb0>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4a1a      	ldr	r2, [pc, #104]	; (800710c <TIM_OC2_SetConfig+0x10c>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d003      	beq.n	80070b0 <TIM_OC2_SetConfig+0xb0>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4a19      	ldr	r2, [pc, #100]	; (8007110 <TIM_OC2_SetConfig+0x110>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d113      	bne.n	80070d8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80070b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80070be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	695b      	ldr	r3, [r3, #20]
 80070c4:	009b      	lsls	r3, r3, #2
 80070c6:	693a      	ldr	r2, [r7, #16]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	699b      	ldr	r3, [r3, #24]
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	693a      	ldr	r2, [r7, #16]
 80070d4:	4313      	orrs	r3, r2
 80070d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	693a      	ldr	r2, [r7, #16]
 80070dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	68fa      	ldr	r2, [r7, #12]
 80070e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	685a      	ldr	r2, [r3, #4]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	697a      	ldr	r2, [r7, #20]
 80070f0:	621a      	str	r2, [r3, #32]
}
 80070f2:	bf00      	nop
 80070f4:	371c      	adds	r7, #28
 80070f6:	46bd      	mov	sp, r7
 80070f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fc:	4770      	bx	lr
 80070fe:	bf00      	nop
 8007100:	40012c00 	.word	0x40012c00
 8007104:	40013400 	.word	0x40013400
 8007108:	40014000 	.word	0x40014000
 800710c:	40014400 	.word	0x40014400
 8007110:	40014800 	.word	0x40014800

08007114 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007114:	b480      	push	{r7}
 8007116:	b087      	sub	sp, #28
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a1b      	ldr	r3, [r3, #32]
 8007122:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6a1b      	ldr	r3, [r3, #32]
 800712e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	69db      	ldr	r3, [r3, #28]
 800713a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007146:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	f023 0303 	bic.w	r3, r3, #3
 800714e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	68fa      	ldr	r2, [r7, #12]
 8007156:	4313      	orrs	r3, r2
 8007158:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007160:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	021b      	lsls	r3, r3, #8
 8007168:	697a      	ldr	r2, [r7, #20]
 800716a:	4313      	orrs	r3, r2
 800716c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a27      	ldr	r2, [pc, #156]	; (8007210 <TIM_OC3_SetConfig+0xfc>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d003      	beq.n	800717e <TIM_OC3_SetConfig+0x6a>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4a26      	ldr	r2, [pc, #152]	; (8007214 <TIM_OC3_SetConfig+0x100>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d10d      	bne.n	800719a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007184:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	68db      	ldr	r3, [r3, #12]
 800718a:	021b      	lsls	r3, r3, #8
 800718c:	697a      	ldr	r2, [r7, #20]
 800718e:	4313      	orrs	r3, r2
 8007190:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007198:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	4a1c      	ldr	r2, [pc, #112]	; (8007210 <TIM_OC3_SetConfig+0xfc>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d00f      	beq.n	80071c2 <TIM_OC3_SetConfig+0xae>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	4a1b      	ldr	r2, [pc, #108]	; (8007214 <TIM_OC3_SetConfig+0x100>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d00b      	beq.n	80071c2 <TIM_OC3_SetConfig+0xae>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	4a1a      	ldr	r2, [pc, #104]	; (8007218 <TIM_OC3_SetConfig+0x104>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d007      	beq.n	80071c2 <TIM_OC3_SetConfig+0xae>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	4a19      	ldr	r2, [pc, #100]	; (800721c <TIM_OC3_SetConfig+0x108>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d003      	beq.n	80071c2 <TIM_OC3_SetConfig+0xae>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4a18      	ldr	r2, [pc, #96]	; (8007220 <TIM_OC3_SetConfig+0x10c>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d113      	bne.n	80071ea <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80071c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80071d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	695b      	ldr	r3, [r3, #20]
 80071d6:	011b      	lsls	r3, r3, #4
 80071d8:	693a      	ldr	r2, [r7, #16]
 80071da:	4313      	orrs	r3, r2
 80071dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	699b      	ldr	r3, [r3, #24]
 80071e2:	011b      	lsls	r3, r3, #4
 80071e4:	693a      	ldr	r2, [r7, #16]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	693a      	ldr	r2, [r7, #16]
 80071ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	68fa      	ldr	r2, [r7, #12]
 80071f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	685a      	ldr	r2, [r3, #4]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	697a      	ldr	r2, [r7, #20]
 8007202:	621a      	str	r2, [r3, #32]
}
 8007204:	bf00      	nop
 8007206:	371c      	adds	r7, #28
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr
 8007210:	40012c00 	.word	0x40012c00
 8007214:	40013400 	.word	0x40013400
 8007218:	40014000 	.word	0x40014000
 800721c:	40014400 	.word	0x40014400
 8007220:	40014800 	.word	0x40014800

08007224 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007224:	b480      	push	{r7}
 8007226:	b087      	sub	sp, #28
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
 800722c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6a1b      	ldr	r3, [r3, #32]
 8007232:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6a1b      	ldr	r3, [r3, #32]
 800723e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	69db      	ldr	r3, [r3, #28]
 800724a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007252:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800725e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	021b      	lsls	r3, r3, #8
 8007266:	68fa      	ldr	r2, [r7, #12]
 8007268:	4313      	orrs	r3, r2
 800726a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007272:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	031b      	lsls	r3, r3, #12
 800727a:	697a      	ldr	r2, [r7, #20]
 800727c:	4313      	orrs	r3, r2
 800727e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	4a28      	ldr	r2, [pc, #160]	; (8007324 <TIM_OC4_SetConfig+0x100>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d003      	beq.n	8007290 <TIM_OC4_SetConfig+0x6c>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	4a27      	ldr	r2, [pc, #156]	; (8007328 <TIM_OC4_SetConfig+0x104>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d10d      	bne.n	80072ac <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007296:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	031b      	lsls	r3, r3, #12
 800729e:	697a      	ldr	r2, [r7, #20]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80072aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	4a1d      	ldr	r2, [pc, #116]	; (8007324 <TIM_OC4_SetConfig+0x100>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d00f      	beq.n	80072d4 <TIM_OC4_SetConfig+0xb0>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	4a1c      	ldr	r2, [pc, #112]	; (8007328 <TIM_OC4_SetConfig+0x104>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d00b      	beq.n	80072d4 <TIM_OC4_SetConfig+0xb0>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	4a1b      	ldr	r2, [pc, #108]	; (800732c <TIM_OC4_SetConfig+0x108>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d007      	beq.n	80072d4 <TIM_OC4_SetConfig+0xb0>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	4a1a      	ldr	r2, [pc, #104]	; (8007330 <TIM_OC4_SetConfig+0x10c>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d003      	beq.n	80072d4 <TIM_OC4_SetConfig+0xb0>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	4a19      	ldr	r2, [pc, #100]	; (8007334 <TIM_OC4_SetConfig+0x110>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d113      	bne.n	80072fc <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80072da:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80072e2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	695b      	ldr	r3, [r3, #20]
 80072e8:	019b      	lsls	r3, r3, #6
 80072ea:	693a      	ldr	r2, [r7, #16]
 80072ec:	4313      	orrs	r3, r2
 80072ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	699b      	ldr	r3, [r3, #24]
 80072f4:	019b      	lsls	r3, r3, #6
 80072f6:	693a      	ldr	r2, [r7, #16]
 80072f8:	4313      	orrs	r3, r2
 80072fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	693a      	ldr	r2, [r7, #16]
 8007300:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	68fa      	ldr	r2, [r7, #12]
 8007306:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	685a      	ldr	r2, [r3, #4]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	621a      	str	r2, [r3, #32]
}
 8007316:	bf00      	nop
 8007318:	371c      	adds	r7, #28
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr
 8007322:	bf00      	nop
 8007324:	40012c00 	.word	0x40012c00
 8007328:	40013400 	.word	0x40013400
 800732c:	40014000 	.word	0x40014000
 8007330:	40014400 	.word	0x40014400
 8007334:	40014800 	.word	0x40014800

08007338 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007338:	b480      	push	{r7}
 800733a:	b087      	sub	sp, #28
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6a1b      	ldr	r3, [r3, #32]
 8007346:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a1b      	ldr	r3, [r3, #32]
 8007352:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800735e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800736a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	68fa      	ldr	r2, [r7, #12]
 8007372:	4313      	orrs	r3, r2
 8007374:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800737c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	041b      	lsls	r3, r3, #16
 8007384:	693a      	ldr	r2, [r7, #16]
 8007386:	4313      	orrs	r3, r2
 8007388:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	4a17      	ldr	r2, [pc, #92]	; (80073ec <TIM_OC5_SetConfig+0xb4>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d00f      	beq.n	80073b2 <TIM_OC5_SetConfig+0x7a>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	4a16      	ldr	r2, [pc, #88]	; (80073f0 <TIM_OC5_SetConfig+0xb8>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d00b      	beq.n	80073b2 <TIM_OC5_SetConfig+0x7a>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	4a15      	ldr	r2, [pc, #84]	; (80073f4 <TIM_OC5_SetConfig+0xbc>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d007      	beq.n	80073b2 <TIM_OC5_SetConfig+0x7a>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	4a14      	ldr	r2, [pc, #80]	; (80073f8 <TIM_OC5_SetConfig+0xc0>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d003      	beq.n	80073b2 <TIM_OC5_SetConfig+0x7a>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	4a13      	ldr	r2, [pc, #76]	; (80073fc <TIM_OC5_SetConfig+0xc4>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d109      	bne.n	80073c6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073b8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	695b      	ldr	r3, [r3, #20]
 80073be:	021b      	lsls	r3, r3, #8
 80073c0:	697a      	ldr	r2, [r7, #20]
 80073c2:	4313      	orrs	r3, r2
 80073c4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	697a      	ldr	r2, [r7, #20]
 80073ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	68fa      	ldr	r2, [r7, #12]
 80073d0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	685a      	ldr	r2, [r3, #4]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	693a      	ldr	r2, [r7, #16]
 80073de:	621a      	str	r2, [r3, #32]
}
 80073e0:	bf00      	nop
 80073e2:	371c      	adds	r7, #28
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr
 80073ec:	40012c00 	.word	0x40012c00
 80073f0:	40013400 	.word	0x40013400
 80073f4:	40014000 	.word	0x40014000
 80073f8:	40014400 	.word	0x40014400
 80073fc:	40014800 	.word	0x40014800

08007400 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007400:	b480      	push	{r7}
 8007402:	b087      	sub	sp, #28
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6a1b      	ldr	r3, [r3, #32]
 800740e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6a1b      	ldr	r3, [r3, #32]
 800741a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800742e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007432:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	021b      	lsls	r3, r3, #8
 800743a:	68fa      	ldr	r2, [r7, #12]
 800743c:	4313      	orrs	r3, r2
 800743e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007446:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	051b      	lsls	r3, r3, #20
 800744e:	693a      	ldr	r2, [r7, #16]
 8007450:	4313      	orrs	r3, r2
 8007452:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	4a18      	ldr	r2, [pc, #96]	; (80074b8 <TIM_OC6_SetConfig+0xb8>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d00f      	beq.n	800747c <TIM_OC6_SetConfig+0x7c>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4a17      	ldr	r2, [pc, #92]	; (80074bc <TIM_OC6_SetConfig+0xbc>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d00b      	beq.n	800747c <TIM_OC6_SetConfig+0x7c>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a16      	ldr	r2, [pc, #88]	; (80074c0 <TIM_OC6_SetConfig+0xc0>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d007      	beq.n	800747c <TIM_OC6_SetConfig+0x7c>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a15      	ldr	r2, [pc, #84]	; (80074c4 <TIM_OC6_SetConfig+0xc4>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d003      	beq.n	800747c <TIM_OC6_SetConfig+0x7c>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a14      	ldr	r2, [pc, #80]	; (80074c8 <TIM_OC6_SetConfig+0xc8>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d109      	bne.n	8007490 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007482:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	695b      	ldr	r3, [r3, #20]
 8007488:	029b      	lsls	r3, r3, #10
 800748a:	697a      	ldr	r2, [r7, #20]
 800748c:	4313      	orrs	r3, r2
 800748e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	697a      	ldr	r2, [r7, #20]
 8007494:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	68fa      	ldr	r2, [r7, #12]
 800749a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	685a      	ldr	r2, [r3, #4]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	693a      	ldr	r2, [r7, #16]
 80074a8:	621a      	str	r2, [r3, #32]
}
 80074aa:	bf00      	nop
 80074ac:	371c      	adds	r7, #28
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr
 80074b6:	bf00      	nop
 80074b8:	40012c00 	.word	0x40012c00
 80074bc:	40013400 	.word	0x40013400
 80074c0:	40014000 	.word	0x40014000
 80074c4:	40014400 	.word	0x40014400
 80074c8:	40014800 	.word	0x40014800

080074cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b087      	sub	sp, #28
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	60f8      	str	r0, [r7, #12]
 80074d4:	60b9      	str	r1, [r7, #8]
 80074d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	6a1b      	ldr	r3, [r3, #32]
 80074dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	6a1b      	ldr	r3, [r3, #32]
 80074e2:	f023 0201 	bic.w	r2, r3, #1
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	699b      	ldr	r3, [r3, #24]
 80074ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	011b      	lsls	r3, r3, #4
 80074fc:	693a      	ldr	r2, [r7, #16]
 80074fe:	4313      	orrs	r3, r2
 8007500:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	f023 030a 	bic.w	r3, r3, #10
 8007508:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800750a:	697a      	ldr	r2, [r7, #20]
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	4313      	orrs	r3, r2
 8007510:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	693a      	ldr	r2, [r7, #16]
 8007516:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	697a      	ldr	r2, [r7, #20]
 800751c:	621a      	str	r2, [r3, #32]
}
 800751e:	bf00      	nop
 8007520:	371c      	adds	r7, #28
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr

0800752a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800752a:	b480      	push	{r7}
 800752c:	b087      	sub	sp, #28
 800752e:	af00      	add	r7, sp, #0
 8007530:	60f8      	str	r0, [r7, #12]
 8007532:	60b9      	str	r1, [r7, #8]
 8007534:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	6a1b      	ldr	r3, [r3, #32]
 800753a:	f023 0210 	bic.w	r2, r3, #16
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	699b      	ldr	r3, [r3, #24]
 8007546:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	6a1b      	ldr	r3, [r3, #32]
 800754c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007554:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	031b      	lsls	r3, r3, #12
 800755a:	697a      	ldr	r2, [r7, #20]
 800755c:	4313      	orrs	r3, r2
 800755e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007566:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	011b      	lsls	r3, r3, #4
 800756c:	693a      	ldr	r2, [r7, #16]
 800756e:	4313      	orrs	r3, r2
 8007570:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	697a      	ldr	r2, [r7, #20]
 8007576:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	693a      	ldr	r2, [r7, #16]
 800757c:	621a      	str	r2, [r3, #32]
}
 800757e:	bf00      	nop
 8007580:	371c      	adds	r7, #28
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr

0800758a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800758a:	b480      	push	{r7}
 800758c:	b085      	sub	sp, #20
 800758e:	af00      	add	r7, sp, #0
 8007590:	6078      	str	r0, [r7, #4]
 8007592:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80075a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80075a6:	683a      	ldr	r2, [r7, #0]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	4313      	orrs	r3, r2
 80075ac:	f043 0307 	orr.w	r3, r3, #7
 80075b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	68fa      	ldr	r2, [r7, #12]
 80075b6:	609a      	str	r2, [r3, #8]
}
 80075b8:	bf00      	nop
 80075ba:	3714      	adds	r7, #20
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr

080075c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b087      	sub	sp, #28
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
 80075d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	021a      	lsls	r2, r3, #8
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	431a      	orrs	r2, r3
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	4313      	orrs	r3, r2
 80075ec:	697a      	ldr	r2, [r7, #20]
 80075ee:	4313      	orrs	r3, r2
 80075f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	697a      	ldr	r2, [r7, #20]
 80075f6:	609a      	str	r2, [r3, #8]
}
 80075f8:	bf00      	nop
 80075fa:	371c      	adds	r7, #28
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007604:	b480      	push	{r7}
 8007606:	b087      	sub	sp, #28
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	f003 031f 	and.w	r3, r3, #31
 8007616:	2201      	movs	r2, #1
 8007618:	fa02 f303 	lsl.w	r3, r2, r3
 800761c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	6a1a      	ldr	r2, [r3, #32]
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	43db      	mvns	r3, r3
 8007626:	401a      	ands	r2, r3
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	6a1a      	ldr	r2, [r3, #32]
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	f003 031f 	and.w	r3, r3, #31
 8007636:	6879      	ldr	r1, [r7, #4]
 8007638:	fa01 f303 	lsl.w	r3, r1, r3
 800763c:	431a      	orrs	r2, r3
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	621a      	str	r2, [r3, #32]
}
 8007642:	bf00      	nop
 8007644:	371c      	adds	r7, #28
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr
	...

08007650 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d109      	bne.n	8007674 <HAL_TIMEx_PWMN_Start+0x24>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007666:	b2db      	uxtb	r3, r3
 8007668:	2b01      	cmp	r3, #1
 800766a:	bf14      	ite	ne
 800766c:	2301      	movne	r3, #1
 800766e:	2300      	moveq	r3, #0
 8007670:	b2db      	uxtb	r3, r3
 8007672:	e022      	b.n	80076ba <HAL_TIMEx_PWMN_Start+0x6a>
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	2b04      	cmp	r3, #4
 8007678:	d109      	bne.n	800768e <HAL_TIMEx_PWMN_Start+0x3e>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007680:	b2db      	uxtb	r3, r3
 8007682:	2b01      	cmp	r3, #1
 8007684:	bf14      	ite	ne
 8007686:	2301      	movne	r3, #1
 8007688:	2300      	moveq	r3, #0
 800768a:	b2db      	uxtb	r3, r3
 800768c:	e015      	b.n	80076ba <HAL_TIMEx_PWMN_Start+0x6a>
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	2b08      	cmp	r3, #8
 8007692:	d109      	bne.n	80076a8 <HAL_TIMEx_PWMN_Start+0x58>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800769a:	b2db      	uxtb	r3, r3
 800769c:	2b01      	cmp	r3, #1
 800769e:	bf14      	ite	ne
 80076a0:	2301      	movne	r3, #1
 80076a2:	2300      	moveq	r3, #0
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	e008      	b.n	80076ba <HAL_TIMEx_PWMN_Start+0x6a>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	bf14      	ite	ne
 80076b4:	2301      	movne	r3, #1
 80076b6:	2300      	moveq	r3, #0
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d001      	beq.n	80076c2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	e069      	b.n	8007796 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d104      	bne.n	80076d2 <HAL_TIMEx_PWMN_Start+0x82>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2202      	movs	r2, #2
 80076cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076d0:	e013      	b.n	80076fa <HAL_TIMEx_PWMN_Start+0xaa>
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	2b04      	cmp	r3, #4
 80076d6:	d104      	bne.n	80076e2 <HAL_TIMEx_PWMN_Start+0x92>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2202      	movs	r2, #2
 80076dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80076e0:	e00b      	b.n	80076fa <HAL_TIMEx_PWMN_Start+0xaa>
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	2b08      	cmp	r3, #8
 80076e6:	d104      	bne.n	80076f2 <HAL_TIMEx_PWMN_Start+0xa2>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2202      	movs	r2, #2
 80076ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80076f0:	e003      	b.n	80076fa <HAL_TIMEx_PWMN_Start+0xaa>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2202      	movs	r2, #2
 80076f6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	2204      	movs	r2, #4
 8007700:	6839      	ldr	r1, [r7, #0]
 8007702:	4618      	mov	r0, r3
 8007704:	f000 fa1e 	bl	8007b44 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007716:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a20      	ldr	r2, [pc, #128]	; (80077a0 <HAL_TIMEx_PWMN_Start+0x150>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d018      	beq.n	8007754 <HAL_TIMEx_PWMN_Start+0x104>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800772a:	d013      	beq.n	8007754 <HAL_TIMEx_PWMN_Start+0x104>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a1c      	ldr	r2, [pc, #112]	; (80077a4 <HAL_TIMEx_PWMN_Start+0x154>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d00e      	beq.n	8007754 <HAL_TIMEx_PWMN_Start+0x104>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a1b      	ldr	r2, [pc, #108]	; (80077a8 <HAL_TIMEx_PWMN_Start+0x158>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d009      	beq.n	8007754 <HAL_TIMEx_PWMN_Start+0x104>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a19      	ldr	r2, [pc, #100]	; (80077ac <HAL_TIMEx_PWMN_Start+0x15c>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d004      	beq.n	8007754 <HAL_TIMEx_PWMN_Start+0x104>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a18      	ldr	r2, [pc, #96]	; (80077b0 <HAL_TIMEx_PWMN_Start+0x160>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d115      	bne.n	8007780 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	689a      	ldr	r2, [r3, #8]
 800775a:	4b16      	ldr	r3, [pc, #88]	; (80077b4 <HAL_TIMEx_PWMN_Start+0x164>)
 800775c:	4013      	ands	r3, r2
 800775e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2b06      	cmp	r3, #6
 8007764:	d015      	beq.n	8007792 <HAL_TIMEx_PWMN_Start+0x142>
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800776c:	d011      	beq.n	8007792 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	681a      	ldr	r2, [r3, #0]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f042 0201 	orr.w	r2, r2, #1
 800777c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800777e:	e008      	b.n	8007792 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	681a      	ldr	r2, [r3, #0]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f042 0201 	orr.w	r2, r2, #1
 800778e:	601a      	str	r2, [r3, #0]
 8007790:	e000      	b.n	8007794 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007792:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	3710      	adds	r7, #16
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
 800779e:	bf00      	nop
 80077a0:	40012c00 	.word	0x40012c00
 80077a4:	40000400 	.word	0x40000400
 80077a8:	40000800 	.word	0x40000800
 80077ac:	40013400 	.word	0x40013400
 80077b0:	40014000 	.word	0x40014000
 80077b4:	00010007 	.word	0x00010007

080077b8 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b082      	sub	sp, #8
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	2200      	movs	r2, #0
 80077c8:	6839      	ldr	r1, [r7, #0]
 80077ca:	4618      	mov	r0, r3
 80077cc:	f000 f9ba 	bl	8007b44 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	6a1a      	ldr	r2, [r3, #32]
 80077d6:	f241 1311 	movw	r3, #4369	; 0x1111
 80077da:	4013      	ands	r3, r2
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d10f      	bne.n	8007800 <HAL_TIMEx_PWMN_Stop+0x48>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	6a1a      	ldr	r2, [r3, #32]
 80077e6:	f244 4344 	movw	r3, #17476	; 0x4444
 80077ea:	4013      	ands	r3, r2
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d107      	bne.n	8007800 <HAL_TIMEx_PWMN_Stop+0x48>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80077fe:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	6a1a      	ldr	r2, [r3, #32]
 8007806:	f241 1311 	movw	r3, #4369	; 0x1111
 800780a:	4013      	ands	r3, r2
 800780c:	2b00      	cmp	r3, #0
 800780e:	d10f      	bne.n	8007830 <HAL_TIMEx_PWMN_Stop+0x78>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	6a1a      	ldr	r2, [r3, #32]
 8007816:	f244 4344 	movw	r3, #17476	; 0x4444
 800781a:	4013      	ands	r3, r2
 800781c:	2b00      	cmp	r3, #0
 800781e:	d107      	bne.n	8007830 <HAL_TIMEx_PWMN_Stop+0x78>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	681a      	ldr	r2, [r3, #0]
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f022 0201 	bic.w	r2, r2, #1
 800782e:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d104      	bne.n	8007840 <HAL_TIMEx_PWMN_Stop+0x88>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2201      	movs	r2, #1
 800783a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800783e:	e013      	b.n	8007868 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	2b04      	cmp	r3, #4
 8007844:	d104      	bne.n	8007850 <HAL_TIMEx_PWMN_Stop+0x98>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2201      	movs	r2, #1
 800784a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800784e:	e00b      	b.n	8007868 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	2b08      	cmp	r3, #8
 8007854:	d104      	bne.n	8007860 <HAL_TIMEx_PWMN_Stop+0xa8>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2201      	movs	r2, #1
 800785a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800785e:	e003      	b.n	8007868 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2201      	movs	r2, #1
 8007864:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 8007868:	2300      	movs	r3, #0
}
 800786a:	4618      	mov	r0, r3
 800786c:	3708      	adds	r7, #8
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
	...

08007874 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007874:	b480      	push	{r7}
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007884:	2b01      	cmp	r3, #1
 8007886:	d101      	bne.n	800788c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007888:	2302      	movs	r3, #2
 800788a:	e065      	b.n	8007958 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2201      	movs	r2, #1
 8007890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2202      	movs	r2, #2
 8007898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a2c      	ldr	r2, [pc, #176]	; (8007964 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d004      	beq.n	80078c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a2b      	ldr	r2, [pc, #172]	; (8007968 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d108      	bne.n	80078d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80078c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	68fa      	ldr	r2, [r7, #12]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80078d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	68fa      	ldr	r2, [r7, #12]
 80078e4:	4313      	orrs	r3, r2
 80078e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	68fa      	ldr	r2, [r7, #12]
 80078ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a1b      	ldr	r2, [pc, #108]	; (8007964 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d018      	beq.n	800792c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007902:	d013      	beq.n	800792c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a18      	ldr	r2, [pc, #96]	; (800796c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d00e      	beq.n	800792c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a17      	ldr	r2, [pc, #92]	; (8007970 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d009      	beq.n	800792c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a12      	ldr	r2, [pc, #72]	; (8007968 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d004      	beq.n	800792c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a13      	ldr	r2, [pc, #76]	; (8007974 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d10c      	bne.n	8007946 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007932:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	689b      	ldr	r3, [r3, #8]
 8007938:	68ba      	ldr	r2, [r7, #8]
 800793a:	4313      	orrs	r3, r2
 800793c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	68ba      	ldr	r2, [r7, #8]
 8007944:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2201      	movs	r2, #1
 800794a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007956:	2300      	movs	r3, #0
}
 8007958:	4618      	mov	r0, r3
 800795a:	3714      	adds	r7, #20
 800795c:	46bd      	mov	sp, r7
 800795e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007962:	4770      	bx	lr
 8007964:	40012c00 	.word	0x40012c00
 8007968:	40013400 	.word	0x40013400
 800796c:	40000400 	.word	0x40000400
 8007970:	40000800 	.word	0x40000800
 8007974:	40014000 	.word	0x40014000

08007978 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007978:	b480      	push	{r7}
 800797a:	b085      	sub	sp, #20
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007982:	2300      	movs	r3, #0
 8007984:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800798c:	2b01      	cmp	r3, #1
 800798e:	d101      	bne.n	8007994 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007990:	2302      	movs	r3, #2
 8007992:	e087      	b.n	8007aa4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2201      	movs	r2, #1
 8007998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	68db      	ldr	r3, [r3, #12]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4313      	orrs	r3, r2
 80079d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	691b      	ldr	r3, [r3, #16]
 80079de:	4313      	orrs	r3, r2
 80079e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	695b      	ldr	r3, [r3, #20]
 80079ec:	4313      	orrs	r3, r2
 80079ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079fa:	4313      	orrs	r3, r2
 80079fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	699b      	ldr	r3, [r3, #24]
 8007a08:	041b      	lsls	r3, r3, #16
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a27      	ldr	r2, [pc, #156]	; (8007ab0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d004      	beq.n	8007a22 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a25      	ldr	r2, [pc, #148]	; (8007ab4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d106      	bne.n	8007a30 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	69db      	ldr	r3, [r3, #28]
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a1e      	ldr	r2, [pc, #120]	; (8007ab0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d004      	beq.n	8007a44 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a1d      	ldr	r2, [pc, #116]	; (8007ab4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d126      	bne.n	8007a92 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a4e:	051b      	lsls	r3, r3, #20
 8007a50:	4313      	orrs	r3, r2
 8007a52:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	6a1b      	ldr	r3, [r3, #32]
 8007a5e:	4313      	orrs	r3, r2
 8007a60:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a0e      	ldr	r2, [pc, #56]	; (8007ab0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d004      	beq.n	8007a84 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4a0d      	ldr	r2, [pc, #52]	; (8007ab4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d106      	bne.n	8007a92 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	68fa      	ldr	r2, [r7, #12]
 8007a98:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007aa2:	2300      	movs	r3, #0
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3714      	adds	r7, #20
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr
 8007ab0:	40012c00 	.word	0x40012c00
 8007ab4:	40013400 	.word	0x40013400

08007ab8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b083      	sub	sp, #12
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007ac0:	bf00      	nop
 8007ac2:	370c      	adds	r7, #12
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr

08007acc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b083      	sub	sp, #12
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ad4:	bf00      	nop
 8007ad6:	370c      	adds	r7, #12
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ade:	4770      	bx	lr

08007ae0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b083      	sub	sp, #12
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007ae8:	bf00      	nop
 8007aea:	370c      	adds	r7, #12
 8007aec:	46bd      	mov	sp, r7
 8007aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af2:	4770      	bx	lr

08007af4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b083      	sub	sp, #12
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007afc:	bf00      	nop
 8007afe:	370c      	adds	r7, #12
 8007b00:	46bd      	mov	sp, r7
 8007b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b06:	4770      	bx	lr

08007b08 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b083      	sub	sp, #12
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007b10:	bf00      	nop
 8007b12:	370c      	adds	r7, #12
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr

08007b1c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b083      	sub	sp, #12
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007b24:	bf00      	nop
 8007b26:	370c      	adds	r7, #12
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr

08007b30 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b083      	sub	sp, #12
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007b38:	bf00      	nop
 8007b3a:	370c      	adds	r7, #12
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b087      	sub	sp, #28
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	60f8      	str	r0, [r7, #12]
 8007b4c:	60b9      	str	r1, [r7, #8]
 8007b4e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	f003 031f 	and.w	r3, r3, #31
 8007b56:	2204      	movs	r2, #4
 8007b58:	fa02 f303 	lsl.w	r3, r2, r3
 8007b5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6a1a      	ldr	r2, [r3, #32]
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	43db      	mvns	r3, r3
 8007b66:	401a      	ands	r2, r3
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	6a1a      	ldr	r2, [r3, #32]
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	f003 031f 	and.w	r3, r3, #31
 8007b76:	6879      	ldr	r1, [r7, #4]
 8007b78:	fa01 f303 	lsl.w	r3, r1, r3
 8007b7c:	431a      	orrs	r2, r3
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	621a      	str	r2, [r3, #32]
}
 8007b82:	bf00      	nop
 8007b84:	371c      	adds	r7, #28
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr

08007b8e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b8e:	b580      	push	{r7, lr}
 8007b90:	b082      	sub	sp, #8
 8007b92:	af00      	add	r7, sp, #0
 8007b94:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d101      	bne.n	8007ba0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	e042      	b.n	8007c26 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d106      	bne.n	8007bb8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2200      	movs	r2, #0
 8007bae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f7fa fb00 	bl	80021b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2224      	movs	r2, #36	; 0x24
 8007bbc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f022 0201 	bic.w	r2, r2, #1
 8007bce:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f000 fc51 	bl	8008478 <UART_SetConfig>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d101      	bne.n	8007be0 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	e022      	b.n	8007c26 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d002      	beq.n	8007bee <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f000 ff11 	bl	8008a10 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	685a      	ldr	r2, [r3, #4]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007bfc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	689a      	ldr	r2, [r3, #8]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c0c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f042 0201 	orr.w	r2, r2, #1
 8007c1c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f000 ff98 	bl	8008b54 <UART_CheckIdleState>
 8007c24:	4603      	mov	r3, r0
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3708      	adds	r7, #8
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}

08007c2e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c2e:	b580      	push	{r7, lr}
 8007c30:	b08a      	sub	sp, #40	; 0x28
 8007c32:	af02      	add	r7, sp, #8
 8007c34:	60f8      	str	r0, [r7, #12]
 8007c36:	60b9      	str	r1, [r7, #8]
 8007c38:	603b      	str	r3, [r7, #0]
 8007c3a:	4613      	mov	r3, r2
 8007c3c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c44:	2b20      	cmp	r3, #32
 8007c46:	f040 8083 	bne.w	8007d50 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d002      	beq.n	8007c56 <HAL_UART_Transmit+0x28>
 8007c50:	88fb      	ldrh	r3, [r7, #6]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d101      	bne.n	8007c5a <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	e07b      	b.n	8007d52 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d101      	bne.n	8007c68 <HAL_UART_Transmit+0x3a>
 8007c64:	2302      	movs	r3, #2
 8007c66:	e074      	b.n	8007d52 <HAL_UART_Transmit+0x124>
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2200      	movs	r2, #0
 8007c74:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2221      	movs	r2, #33	; 0x21
 8007c7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007c80:	f7fa fcf4 	bl	800266c <HAL_GetTick>
 8007c84:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	88fa      	ldrh	r2, [r7, #6]
 8007c8a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	88fa      	ldrh	r2, [r7, #6]
 8007c92:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c9e:	d108      	bne.n	8007cb2 <HAL_UART_Transmit+0x84>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	691b      	ldr	r3, [r3, #16]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d104      	bne.n	8007cb2 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	61bb      	str	r3, [r7, #24]
 8007cb0:	e003      	b.n	8007cba <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8007cc2:	e02c      	b.n	8007d1e <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	9300      	str	r3, [sp, #0]
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	2180      	movs	r1, #128	; 0x80
 8007cce:	68f8      	ldr	r0, [r7, #12]
 8007cd0:	f000 ff8b 	bl	8008bea <UART_WaitOnFlagUntilTimeout>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d001      	beq.n	8007cde <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8007cda:	2303      	movs	r3, #3
 8007cdc:	e039      	b.n	8007d52 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8007cde:	69fb      	ldr	r3, [r7, #28]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d10b      	bne.n	8007cfc <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ce4:	69bb      	ldr	r3, [r7, #24]
 8007ce6:	881b      	ldrh	r3, [r3, #0]
 8007ce8:	461a      	mov	r2, r3
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007cf2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007cf4:	69bb      	ldr	r3, [r7, #24]
 8007cf6:	3302      	adds	r3, #2
 8007cf8:	61bb      	str	r3, [r7, #24]
 8007cfa:	e007      	b.n	8007d0c <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007cfc:	69fb      	ldr	r3, [r7, #28]
 8007cfe:	781a      	ldrb	r2, [r3, #0]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007d06:	69fb      	ldr	r3, [r7, #28]
 8007d08:	3301      	adds	r3, #1
 8007d0a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	3b01      	subs	r3, #1
 8007d16:	b29a      	uxth	r2, r3
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007d24:	b29b      	uxth	r3, r3
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d1cc      	bne.n	8007cc4 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	9300      	str	r3, [sp, #0]
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	2200      	movs	r2, #0
 8007d32:	2140      	movs	r1, #64	; 0x40
 8007d34:	68f8      	ldr	r0, [r7, #12]
 8007d36:	f000 ff58 	bl	8008bea <UART_WaitOnFlagUntilTimeout>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d001      	beq.n	8007d44 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8007d40:	2303      	movs	r3, #3
 8007d42:	e006      	b.n	8007d52 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2220      	movs	r2, #32
 8007d48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	e000      	b.n	8007d52 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8007d50:	2302      	movs	r3, #2
  }
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3720      	adds	r7, #32
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
	...

08007d5c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b08a      	sub	sp, #40	; 0x28
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	60f8      	str	r0, [r7, #12]
 8007d64:	60b9      	str	r1, [r7, #8]
 8007d66:	4613      	mov	r3, r2
 8007d68:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d70:	2b20      	cmp	r3, #32
 8007d72:	d142      	bne.n	8007dfa <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d002      	beq.n	8007d80 <HAL_UART_Receive_IT+0x24>
 8007d7a:	88fb      	ldrh	r3, [r7, #6]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d101      	bne.n	8007d84 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007d80:	2301      	movs	r3, #1
 8007d82:	e03b      	b.n	8007dfc <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d101      	bne.n	8007d92 <HAL_UART_Receive_IT+0x36>
 8007d8e:	2302      	movs	r3, #2
 8007d90:	e034      	b.n	8007dfc <HAL_UART_Receive_IT+0xa0>
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2201      	movs	r2, #1
 8007d96:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a17      	ldr	r2, [pc, #92]	; (8007e04 <HAL_UART_Receive_IT+0xa8>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d01f      	beq.n	8007dea <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d018      	beq.n	8007dea <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	e853 3f00 	ldrex	r3, [r3]
 8007dc4:	613b      	str	r3, [r7, #16]
   return(result);
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007dcc:	627b      	str	r3, [r7, #36]	; 0x24
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dd6:	623b      	str	r3, [r7, #32]
 8007dd8:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dda:	69f9      	ldr	r1, [r7, #28]
 8007ddc:	6a3a      	ldr	r2, [r7, #32]
 8007dde:	e841 2300 	strex	r3, r2, [r1]
 8007de2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007de4:	69bb      	ldr	r3, [r7, #24]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d1e6      	bne.n	8007db8 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007dea:	88fb      	ldrh	r3, [r7, #6]
 8007dec:	461a      	mov	r2, r3
 8007dee:	68b9      	ldr	r1, [r7, #8]
 8007df0:	68f8      	ldr	r0, [r7, #12]
 8007df2:	f000 ffc3 	bl	8008d7c <UART_Start_Receive_IT>
 8007df6:	4603      	mov	r3, r0
 8007df8:	e000      	b.n	8007dfc <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007dfa:	2302      	movs	r3, #2
  }
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3728      	adds	r7, #40	; 0x28
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}
 8007e04:	40008000 	.word	0x40008000

08007e08 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b0ba      	sub	sp, #232	; 0xe8
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	69db      	ldr	r3, [r3, #28]
 8007e16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	689b      	ldr	r3, [r3, #8]
 8007e2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007e2e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007e32:	f640 030f 	movw	r3, #2063	; 0x80f
 8007e36:	4013      	ands	r3, r2
 8007e38:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007e3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d11b      	bne.n	8007e7c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007e44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e48:	f003 0320 	and.w	r3, r3, #32
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d015      	beq.n	8007e7c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007e50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e54:	f003 0320 	and.w	r3, r3, #32
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d105      	bne.n	8007e68 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007e5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d009      	beq.n	8007e7c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	f000 82d6 	beq.w	800841e <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	4798      	blx	r3
      }
      return;
 8007e7a:	e2d0      	b.n	800841e <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007e7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	f000 811f 	beq.w	80080c4 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007e86:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007e8a:	4b8b      	ldr	r3, [pc, #556]	; (80080b8 <HAL_UART_IRQHandler+0x2b0>)
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d106      	bne.n	8007ea0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007e92:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007e96:	4b89      	ldr	r3, [pc, #548]	; (80080bc <HAL_UART_IRQHandler+0x2b4>)
 8007e98:	4013      	ands	r3, r2
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	f000 8112 	beq.w	80080c4 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007ea0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ea4:	f003 0301 	and.w	r3, r3, #1
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d011      	beq.n	8007ed0 <HAL_UART_IRQHandler+0xc8>
 8007eac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d00b      	beq.n	8007ed0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ec6:	f043 0201 	orr.w	r2, r3, #1
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ed0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ed4:	f003 0302 	and.w	r3, r3, #2
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d011      	beq.n	8007f00 <HAL_UART_IRQHandler+0xf8>
 8007edc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ee0:	f003 0301 	and.w	r3, r3, #1
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d00b      	beq.n	8007f00 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	2202      	movs	r2, #2
 8007eee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ef6:	f043 0204 	orr.w	r2, r3, #4
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f04:	f003 0304 	and.w	r3, r3, #4
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d011      	beq.n	8007f30 <HAL_UART_IRQHandler+0x128>
 8007f0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007f10:	f003 0301 	and.w	r3, r3, #1
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d00b      	beq.n	8007f30 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2204      	movs	r2, #4
 8007f1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f26:	f043 0202 	orr.w	r2, r3, #2
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f34:	f003 0308 	and.w	r3, r3, #8
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d017      	beq.n	8007f6c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007f3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f40:	f003 0320 	and.w	r3, r3, #32
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d105      	bne.n	8007f54 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007f48:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007f4c:	4b5a      	ldr	r3, [pc, #360]	; (80080b8 <HAL_UART_IRQHandler+0x2b0>)
 8007f4e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d00b      	beq.n	8007f6c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	2208      	movs	r2, #8
 8007f5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f62:	f043 0208 	orr.w	r2, r3, #8
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007f6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d012      	beq.n	8007f9e <HAL_UART_IRQHandler+0x196>
 8007f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f7c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d00c      	beq.n	8007f9e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007f8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007f94:	f043 0220 	orr.w	r2, r3, #32
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	f000 823c 	beq.w	8008422 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fae:	f003 0320 	and.w	r3, r3, #32
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d013      	beq.n	8007fde <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007fb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fba:	f003 0320 	and.w	r3, r3, #32
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d105      	bne.n	8007fce <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007fc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d007      	beq.n	8007fde <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d003      	beq.n	8007fde <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fe4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	689b      	ldr	r3, [r3, #8]
 8007fee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ff2:	2b40      	cmp	r3, #64	; 0x40
 8007ff4:	d005      	beq.n	8008002 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007ff6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007ffa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d04f      	beq.n	80080a2 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f000 ffe4 	bl	8008fd0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	689b      	ldr	r3, [r3, #8]
 800800e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008012:	2b40      	cmp	r3, #64	; 0x40
 8008014:	d141      	bne.n	800809a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	3308      	adds	r3, #8
 800801c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008020:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008024:	e853 3f00 	ldrex	r3, [r3]
 8008028:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800802c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008030:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008034:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	3308      	adds	r3, #8
 800803e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008042:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008046:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800804a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800804e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008052:	e841 2300 	strex	r3, r2, [r1]
 8008056:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800805a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800805e:	2b00      	cmp	r3, #0
 8008060:	d1d9      	bne.n	8008016 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008066:	2b00      	cmp	r3, #0
 8008068:	d013      	beq.n	8008092 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800806e:	4a14      	ldr	r2, [pc, #80]	; (80080c0 <HAL_UART_IRQHandler+0x2b8>)
 8008070:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008076:	4618      	mov	r0, r3
 8008078:	f7fc fb32 	bl	80046e0 <HAL_DMA_Abort_IT>
 800807c:	4603      	mov	r3, r0
 800807e:	2b00      	cmp	r3, #0
 8008080:	d017      	beq.n	80080b2 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008088:	687a      	ldr	r2, [r7, #4]
 800808a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800808c:	4610      	mov	r0, r2
 800808e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008090:	e00f      	b.n	80080b2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f000 f9da 	bl	800844c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008098:	e00b      	b.n	80080b2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f000 f9d6 	bl	800844c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080a0:	e007      	b.n	80080b2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f000 f9d2 	bl	800844c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2200      	movs	r2, #0
 80080ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80080b0:	e1b7      	b.n	8008422 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080b2:	bf00      	nop
    return;
 80080b4:	e1b5      	b.n	8008422 <HAL_UART_IRQHandler+0x61a>
 80080b6:	bf00      	nop
 80080b8:	10000001 	.word	0x10000001
 80080bc:	04000120 	.word	0x04000120
 80080c0:	0800909d 	.word	0x0800909d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	f040 814a 	bne.w	8008362 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80080ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080d2:	f003 0310 	and.w	r3, r3, #16
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	f000 8143 	beq.w	8008362 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80080dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080e0:	f003 0310 	and.w	r3, r3, #16
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	f000 813c 	beq.w	8008362 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	2210      	movs	r2, #16
 80080f0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080fc:	2b40      	cmp	r3, #64	; 0x40
 80080fe:	f040 80b5 	bne.w	800826c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800810e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008112:	2b00      	cmp	r3, #0
 8008114:	f000 8187 	beq.w	8008426 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800811e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008122:	429a      	cmp	r2, r3
 8008124:	f080 817f 	bcs.w	8008426 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800812e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f003 0320 	and.w	r3, r3, #32
 800813e:	2b00      	cmp	r3, #0
 8008140:	f040 8086 	bne.w	8008250 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800814c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008150:	e853 3f00 	ldrex	r3, [r3]
 8008154:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008158:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800815c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008160:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	461a      	mov	r2, r3
 800816a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800816e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008172:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008176:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800817a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800817e:	e841 2300 	strex	r3, r2, [r1]
 8008182:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008186:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800818a:	2b00      	cmp	r3, #0
 800818c:	d1da      	bne.n	8008144 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	3308      	adds	r3, #8
 8008194:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008196:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008198:	e853 3f00 	ldrex	r3, [r3]
 800819c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800819e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80081a0:	f023 0301 	bic.w	r3, r3, #1
 80081a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	3308      	adds	r3, #8
 80081ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80081b2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80081b6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80081ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80081be:	e841 2300 	strex	r3, r2, [r1]
 80081c2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80081c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d1e1      	bne.n	800818e <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	3308      	adds	r3, #8
 80081d0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80081d4:	e853 3f00 	ldrex	r3, [r3]
 80081d8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80081da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80081dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80081e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	3308      	adds	r3, #8
 80081ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80081ee:	66fa      	str	r2, [r7, #108]	; 0x6c
 80081f0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80081f4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80081f6:	e841 2300 	strex	r3, r2, [r1]
 80081fa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80081fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d1e3      	bne.n	80081ca <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2220      	movs	r2, #32
 8008206:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008216:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008218:	e853 3f00 	ldrex	r3, [r3]
 800821c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800821e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008220:	f023 0310 	bic.w	r3, r3, #16
 8008224:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	461a      	mov	r2, r3
 800822e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008232:	65bb      	str	r3, [r7, #88]	; 0x58
 8008234:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008236:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008238:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800823a:	e841 2300 	strex	r3, r2, [r1]
 800823e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008240:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1e4      	bne.n	8008210 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800824a:	4618      	mov	r0, r3
 800824c:	f7fc f9ef 	bl	800462e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800825c:	b29b      	uxth	r3, r3
 800825e:	1ad3      	subs	r3, r2, r3
 8008260:	b29b      	uxth	r3, r3
 8008262:	4619      	mov	r1, r3
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f000 f8fb 	bl	8008460 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800826a:	e0dc      	b.n	8008426 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008278:	b29b      	uxth	r3, r3
 800827a:	1ad3      	subs	r3, r2, r3
 800827c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008286:	b29b      	uxth	r3, r3
 8008288:	2b00      	cmp	r3, #0
 800828a:	f000 80ce 	beq.w	800842a <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800828e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008292:	2b00      	cmp	r3, #0
 8008294:	f000 80c9 	beq.w	800842a <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800829e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082a0:	e853 3f00 	ldrex	r3, [r3]
 80082a4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80082a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80082ac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	461a      	mov	r2, r3
 80082b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80082ba:	647b      	str	r3, [r7, #68]	; 0x44
 80082bc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80082c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80082c2:	e841 2300 	strex	r3, r2, [r1]
 80082c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80082c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d1e4      	bne.n	8008298 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	3308      	adds	r3, #8
 80082d4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082d8:	e853 3f00 	ldrex	r3, [r3]
 80082dc:	623b      	str	r3, [r7, #32]
   return(result);
 80082de:	6a3b      	ldr	r3, [r7, #32]
 80082e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80082e4:	f023 0301 	bic.w	r3, r3, #1
 80082e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	3308      	adds	r3, #8
 80082f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80082f6:	633a      	str	r2, [r7, #48]	; 0x30
 80082f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80082fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082fe:	e841 2300 	strex	r3, r2, [r1]
 8008302:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008306:	2b00      	cmp	r3, #0
 8008308:	d1e1      	bne.n	80082ce <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2220      	movs	r2, #32
 800830e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2200      	movs	r2, #0
 800831c:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	e853 3f00 	ldrex	r3, [r3]
 800832a:	60fb      	str	r3, [r7, #12]
   return(result);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	f023 0310 	bic.w	r3, r3, #16
 8008332:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	461a      	mov	r2, r3
 800833c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008340:	61fb      	str	r3, [r7, #28]
 8008342:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008344:	69b9      	ldr	r1, [r7, #24]
 8008346:	69fa      	ldr	r2, [r7, #28]
 8008348:	e841 2300 	strex	r3, r2, [r1]
 800834c:	617b      	str	r3, [r7, #20]
   return(result);
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d1e4      	bne.n	800831e <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008354:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008358:	4619      	mov	r1, r3
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f000 f880 	bl	8008460 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008360:	e063      	b.n	800842a <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008366:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800836a:	2b00      	cmp	r3, #0
 800836c:	d00e      	beq.n	800838c <HAL_UART_IRQHandler+0x584>
 800836e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008376:	2b00      	cmp	r3, #0
 8008378:	d008      	beq.n	800838c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008382:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f001 fb27 	bl	80099d8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800838a:	e051      	b.n	8008430 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800838c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008390:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008394:	2b00      	cmp	r3, #0
 8008396:	d014      	beq.n	80083c2 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800839c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d105      	bne.n	80083b0 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80083a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d008      	beq.n	80083c2 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d03a      	beq.n	800842e <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	4798      	blx	r3
    }
    return;
 80083c0:	e035      	b.n	800842e <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80083c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d009      	beq.n	80083e2 <HAL_UART_IRQHandler+0x5da>
 80083ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d003      	beq.n	80083e2 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 fe74 	bl	80090c8 <UART_EndTransmit_IT>
    return;
 80083e0:	e026      	b.n	8008430 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80083e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d009      	beq.n	8008402 <HAL_UART_IRQHandler+0x5fa>
 80083ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083f2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d003      	beq.n	8008402 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f001 fb00 	bl	8009a00 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008400:	e016      	b.n	8008430 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008406:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800840a:	2b00      	cmp	r3, #0
 800840c:	d010      	beq.n	8008430 <HAL_UART_IRQHandler+0x628>
 800840e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008412:	2b00      	cmp	r3, #0
 8008414:	da0c      	bge.n	8008430 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f001 fae8 	bl	80099ec <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800841c:	e008      	b.n	8008430 <HAL_UART_IRQHandler+0x628>
      return;
 800841e:	bf00      	nop
 8008420:	e006      	b.n	8008430 <HAL_UART_IRQHandler+0x628>
    return;
 8008422:	bf00      	nop
 8008424:	e004      	b.n	8008430 <HAL_UART_IRQHandler+0x628>
      return;
 8008426:	bf00      	nop
 8008428:	e002      	b.n	8008430 <HAL_UART_IRQHandler+0x628>
      return;
 800842a:	bf00      	nop
 800842c:	e000      	b.n	8008430 <HAL_UART_IRQHandler+0x628>
    return;
 800842e:	bf00      	nop
  }
}
 8008430:	37e8      	adds	r7, #232	; 0xe8
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}
 8008436:	bf00      	nop

08008438 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008438:	b480      	push	{r7}
 800843a:	b083      	sub	sp, #12
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008440:	bf00      	nop
 8008442:	370c      	adds	r7, #12
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr

0800844c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800844c:	b480      	push	{r7}
 800844e:	b083      	sub	sp, #12
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008454:	bf00      	nop
 8008456:	370c      	adds	r7, #12
 8008458:	46bd      	mov	sp, r7
 800845a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845e:	4770      	bx	lr

08008460 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008460:	b480      	push	{r7}
 8008462:	b083      	sub	sp, #12
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	460b      	mov	r3, r1
 800846a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800846c:	bf00      	nop
 800846e:	370c      	adds	r7, #12
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr

08008478 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008478:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800847c:	b08c      	sub	sp, #48	; 0x30
 800847e:	af00      	add	r7, sp, #0
 8008480:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008482:	2300      	movs	r3, #0
 8008484:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	689a      	ldr	r2, [r3, #8]
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	691b      	ldr	r3, [r3, #16]
 8008490:	431a      	orrs	r2, r3
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	695b      	ldr	r3, [r3, #20]
 8008496:	431a      	orrs	r2, r3
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	69db      	ldr	r3, [r3, #28]
 800849c:	4313      	orrs	r3, r2
 800849e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	4bab      	ldr	r3, [pc, #684]	; (8008754 <UART_SetConfig+0x2dc>)
 80084a8:	4013      	ands	r3, r2
 80084aa:	697a      	ldr	r2, [r7, #20]
 80084ac:	6812      	ldr	r2, [r2, #0]
 80084ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80084b0:	430b      	orrs	r3, r1
 80084b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80084b4:	697b      	ldr	r3, [r7, #20]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	685b      	ldr	r3, [r3, #4]
 80084ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	68da      	ldr	r2, [r3, #12]
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	430a      	orrs	r2, r1
 80084c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	699b      	ldr	r3, [r3, #24]
 80084ce:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4aa0      	ldr	r2, [pc, #640]	; (8008758 <UART_SetConfig+0x2e0>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d004      	beq.n	80084e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	6a1b      	ldr	r3, [r3, #32]
 80084de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084e0:	4313      	orrs	r3, r2
 80084e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	689b      	ldr	r3, [r3, #8]
 80084ea:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80084ee:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80084f2:	697a      	ldr	r2, [r7, #20]
 80084f4:	6812      	ldr	r2, [r2, #0]
 80084f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80084f8:	430b      	orrs	r3, r1
 80084fa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80084fc:	697b      	ldr	r3, [r7, #20]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008502:	f023 010f 	bic.w	r1, r3, #15
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800850a:	697b      	ldr	r3, [r7, #20]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	430a      	orrs	r2, r1
 8008510:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a91      	ldr	r2, [pc, #580]	; (800875c <UART_SetConfig+0x2e4>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d125      	bne.n	8008568 <UART_SetConfig+0xf0>
 800851c:	4b90      	ldr	r3, [pc, #576]	; (8008760 <UART_SetConfig+0x2e8>)
 800851e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008522:	f003 0303 	and.w	r3, r3, #3
 8008526:	2b03      	cmp	r3, #3
 8008528:	d81a      	bhi.n	8008560 <UART_SetConfig+0xe8>
 800852a:	a201      	add	r2, pc, #4	; (adr r2, 8008530 <UART_SetConfig+0xb8>)
 800852c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008530:	08008541 	.word	0x08008541
 8008534:	08008551 	.word	0x08008551
 8008538:	08008549 	.word	0x08008549
 800853c:	08008559 	.word	0x08008559
 8008540:	2301      	movs	r3, #1
 8008542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008546:	e0d6      	b.n	80086f6 <UART_SetConfig+0x27e>
 8008548:	2302      	movs	r3, #2
 800854a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800854e:	e0d2      	b.n	80086f6 <UART_SetConfig+0x27e>
 8008550:	2304      	movs	r3, #4
 8008552:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008556:	e0ce      	b.n	80086f6 <UART_SetConfig+0x27e>
 8008558:	2308      	movs	r3, #8
 800855a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800855e:	e0ca      	b.n	80086f6 <UART_SetConfig+0x27e>
 8008560:	2310      	movs	r3, #16
 8008562:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008566:	e0c6      	b.n	80086f6 <UART_SetConfig+0x27e>
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a7d      	ldr	r2, [pc, #500]	; (8008764 <UART_SetConfig+0x2ec>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d138      	bne.n	80085e4 <UART_SetConfig+0x16c>
 8008572:	4b7b      	ldr	r3, [pc, #492]	; (8008760 <UART_SetConfig+0x2e8>)
 8008574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008578:	f003 030c 	and.w	r3, r3, #12
 800857c:	2b0c      	cmp	r3, #12
 800857e:	d82d      	bhi.n	80085dc <UART_SetConfig+0x164>
 8008580:	a201      	add	r2, pc, #4	; (adr r2, 8008588 <UART_SetConfig+0x110>)
 8008582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008586:	bf00      	nop
 8008588:	080085bd 	.word	0x080085bd
 800858c:	080085dd 	.word	0x080085dd
 8008590:	080085dd 	.word	0x080085dd
 8008594:	080085dd 	.word	0x080085dd
 8008598:	080085cd 	.word	0x080085cd
 800859c:	080085dd 	.word	0x080085dd
 80085a0:	080085dd 	.word	0x080085dd
 80085a4:	080085dd 	.word	0x080085dd
 80085a8:	080085c5 	.word	0x080085c5
 80085ac:	080085dd 	.word	0x080085dd
 80085b0:	080085dd 	.word	0x080085dd
 80085b4:	080085dd 	.word	0x080085dd
 80085b8:	080085d5 	.word	0x080085d5
 80085bc:	2300      	movs	r3, #0
 80085be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085c2:	e098      	b.n	80086f6 <UART_SetConfig+0x27e>
 80085c4:	2302      	movs	r3, #2
 80085c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085ca:	e094      	b.n	80086f6 <UART_SetConfig+0x27e>
 80085cc:	2304      	movs	r3, #4
 80085ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085d2:	e090      	b.n	80086f6 <UART_SetConfig+0x27e>
 80085d4:	2308      	movs	r3, #8
 80085d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085da:	e08c      	b.n	80086f6 <UART_SetConfig+0x27e>
 80085dc:	2310      	movs	r3, #16
 80085de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80085e2:	e088      	b.n	80086f6 <UART_SetConfig+0x27e>
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a5f      	ldr	r2, [pc, #380]	; (8008768 <UART_SetConfig+0x2f0>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d125      	bne.n	800863a <UART_SetConfig+0x1c2>
 80085ee:	4b5c      	ldr	r3, [pc, #368]	; (8008760 <UART_SetConfig+0x2e8>)
 80085f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085f4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80085f8:	2b30      	cmp	r3, #48	; 0x30
 80085fa:	d016      	beq.n	800862a <UART_SetConfig+0x1b2>
 80085fc:	2b30      	cmp	r3, #48	; 0x30
 80085fe:	d818      	bhi.n	8008632 <UART_SetConfig+0x1ba>
 8008600:	2b20      	cmp	r3, #32
 8008602:	d00a      	beq.n	800861a <UART_SetConfig+0x1a2>
 8008604:	2b20      	cmp	r3, #32
 8008606:	d814      	bhi.n	8008632 <UART_SetConfig+0x1ba>
 8008608:	2b00      	cmp	r3, #0
 800860a:	d002      	beq.n	8008612 <UART_SetConfig+0x19a>
 800860c:	2b10      	cmp	r3, #16
 800860e:	d008      	beq.n	8008622 <UART_SetConfig+0x1aa>
 8008610:	e00f      	b.n	8008632 <UART_SetConfig+0x1ba>
 8008612:	2300      	movs	r3, #0
 8008614:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008618:	e06d      	b.n	80086f6 <UART_SetConfig+0x27e>
 800861a:	2302      	movs	r3, #2
 800861c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008620:	e069      	b.n	80086f6 <UART_SetConfig+0x27e>
 8008622:	2304      	movs	r3, #4
 8008624:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008628:	e065      	b.n	80086f6 <UART_SetConfig+0x27e>
 800862a:	2308      	movs	r3, #8
 800862c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008630:	e061      	b.n	80086f6 <UART_SetConfig+0x27e>
 8008632:	2310      	movs	r3, #16
 8008634:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008638:	e05d      	b.n	80086f6 <UART_SetConfig+0x27e>
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a4b      	ldr	r2, [pc, #300]	; (800876c <UART_SetConfig+0x2f4>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d125      	bne.n	8008690 <UART_SetConfig+0x218>
 8008644:	4b46      	ldr	r3, [pc, #280]	; (8008760 <UART_SetConfig+0x2e8>)
 8008646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800864a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800864e:	2bc0      	cmp	r3, #192	; 0xc0
 8008650:	d016      	beq.n	8008680 <UART_SetConfig+0x208>
 8008652:	2bc0      	cmp	r3, #192	; 0xc0
 8008654:	d818      	bhi.n	8008688 <UART_SetConfig+0x210>
 8008656:	2b80      	cmp	r3, #128	; 0x80
 8008658:	d00a      	beq.n	8008670 <UART_SetConfig+0x1f8>
 800865a:	2b80      	cmp	r3, #128	; 0x80
 800865c:	d814      	bhi.n	8008688 <UART_SetConfig+0x210>
 800865e:	2b00      	cmp	r3, #0
 8008660:	d002      	beq.n	8008668 <UART_SetConfig+0x1f0>
 8008662:	2b40      	cmp	r3, #64	; 0x40
 8008664:	d008      	beq.n	8008678 <UART_SetConfig+0x200>
 8008666:	e00f      	b.n	8008688 <UART_SetConfig+0x210>
 8008668:	2300      	movs	r3, #0
 800866a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800866e:	e042      	b.n	80086f6 <UART_SetConfig+0x27e>
 8008670:	2302      	movs	r3, #2
 8008672:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008676:	e03e      	b.n	80086f6 <UART_SetConfig+0x27e>
 8008678:	2304      	movs	r3, #4
 800867a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800867e:	e03a      	b.n	80086f6 <UART_SetConfig+0x27e>
 8008680:	2308      	movs	r3, #8
 8008682:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008686:	e036      	b.n	80086f6 <UART_SetConfig+0x27e>
 8008688:	2310      	movs	r3, #16
 800868a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800868e:	e032      	b.n	80086f6 <UART_SetConfig+0x27e>
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a30      	ldr	r2, [pc, #192]	; (8008758 <UART_SetConfig+0x2e0>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d12a      	bne.n	80086f0 <UART_SetConfig+0x278>
 800869a:	4b31      	ldr	r3, [pc, #196]	; (8008760 <UART_SetConfig+0x2e8>)
 800869c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80086a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80086a8:	d01a      	beq.n	80086e0 <UART_SetConfig+0x268>
 80086aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80086ae:	d81b      	bhi.n	80086e8 <UART_SetConfig+0x270>
 80086b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086b4:	d00c      	beq.n	80086d0 <UART_SetConfig+0x258>
 80086b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086ba:	d815      	bhi.n	80086e8 <UART_SetConfig+0x270>
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d003      	beq.n	80086c8 <UART_SetConfig+0x250>
 80086c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086c4:	d008      	beq.n	80086d8 <UART_SetConfig+0x260>
 80086c6:	e00f      	b.n	80086e8 <UART_SetConfig+0x270>
 80086c8:	2300      	movs	r3, #0
 80086ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80086ce:	e012      	b.n	80086f6 <UART_SetConfig+0x27e>
 80086d0:	2302      	movs	r3, #2
 80086d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80086d6:	e00e      	b.n	80086f6 <UART_SetConfig+0x27e>
 80086d8:	2304      	movs	r3, #4
 80086da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80086de:	e00a      	b.n	80086f6 <UART_SetConfig+0x27e>
 80086e0:	2308      	movs	r3, #8
 80086e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80086e6:	e006      	b.n	80086f6 <UART_SetConfig+0x27e>
 80086e8:	2310      	movs	r3, #16
 80086ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80086ee:	e002      	b.n	80086f6 <UART_SetConfig+0x27e>
 80086f0:	2310      	movs	r3, #16
 80086f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	4a17      	ldr	r2, [pc, #92]	; (8008758 <UART_SetConfig+0x2e0>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	f040 80a8 	bne.w	8008852 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008702:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008706:	2b08      	cmp	r3, #8
 8008708:	d834      	bhi.n	8008774 <UART_SetConfig+0x2fc>
 800870a:	a201      	add	r2, pc, #4	; (adr r2, 8008710 <UART_SetConfig+0x298>)
 800870c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008710:	08008735 	.word	0x08008735
 8008714:	08008775 	.word	0x08008775
 8008718:	0800873d 	.word	0x0800873d
 800871c:	08008775 	.word	0x08008775
 8008720:	08008743 	.word	0x08008743
 8008724:	08008775 	.word	0x08008775
 8008728:	08008775 	.word	0x08008775
 800872c:	08008775 	.word	0x08008775
 8008730:	0800874b 	.word	0x0800874b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008734:	f7fd f88a 	bl	800584c <HAL_RCC_GetPCLK1Freq>
 8008738:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800873a:	e021      	b.n	8008780 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800873c:	4b0c      	ldr	r3, [pc, #48]	; (8008770 <UART_SetConfig+0x2f8>)
 800873e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008740:	e01e      	b.n	8008780 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008742:	f7fd f815 	bl	8005770 <HAL_RCC_GetSysClockFreq>
 8008746:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008748:	e01a      	b.n	8008780 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800874a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800874e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008750:	e016      	b.n	8008780 <UART_SetConfig+0x308>
 8008752:	bf00      	nop
 8008754:	cfff69f3 	.word	0xcfff69f3
 8008758:	40008000 	.word	0x40008000
 800875c:	40013800 	.word	0x40013800
 8008760:	40021000 	.word	0x40021000
 8008764:	40004400 	.word	0x40004400
 8008768:	40004800 	.word	0x40004800
 800876c:	40004c00 	.word	0x40004c00
 8008770:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8008774:	2300      	movs	r3, #0
 8008776:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008778:	2301      	movs	r3, #1
 800877a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800877e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008782:	2b00      	cmp	r3, #0
 8008784:	f000 812a 	beq.w	80089dc <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800878c:	4a9e      	ldr	r2, [pc, #632]	; (8008a08 <UART_SetConfig+0x590>)
 800878e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008792:	461a      	mov	r2, r3
 8008794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008796:	fbb3 f3f2 	udiv	r3, r3, r2
 800879a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	685a      	ldr	r2, [r3, #4]
 80087a0:	4613      	mov	r3, r2
 80087a2:	005b      	lsls	r3, r3, #1
 80087a4:	4413      	add	r3, r2
 80087a6:	69ba      	ldr	r2, [r7, #24]
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d305      	bcc.n	80087b8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80087b2:	69ba      	ldr	r2, [r7, #24]
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d903      	bls.n	80087c0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80087b8:	2301      	movs	r3, #1
 80087ba:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80087be:	e10d      	b.n	80089dc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c2:	2200      	movs	r2, #0
 80087c4:	60bb      	str	r3, [r7, #8]
 80087c6:	60fa      	str	r2, [r7, #12]
 80087c8:	697b      	ldr	r3, [r7, #20]
 80087ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087cc:	4a8e      	ldr	r2, [pc, #568]	; (8008a08 <UART_SetConfig+0x590>)
 80087ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087d2:	b29b      	uxth	r3, r3
 80087d4:	2200      	movs	r2, #0
 80087d6:	603b      	str	r3, [r7, #0]
 80087d8:	607a      	str	r2, [r7, #4]
 80087da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80087e2:	f7f8 fa89 	bl	8000cf8 <__aeabi_uldivmod>
 80087e6:	4602      	mov	r2, r0
 80087e8:	460b      	mov	r3, r1
 80087ea:	4610      	mov	r0, r2
 80087ec:	4619      	mov	r1, r3
 80087ee:	f04f 0200 	mov.w	r2, #0
 80087f2:	f04f 0300 	mov.w	r3, #0
 80087f6:	020b      	lsls	r3, r1, #8
 80087f8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80087fc:	0202      	lsls	r2, r0, #8
 80087fe:	6979      	ldr	r1, [r7, #20]
 8008800:	6849      	ldr	r1, [r1, #4]
 8008802:	0849      	lsrs	r1, r1, #1
 8008804:	2000      	movs	r0, #0
 8008806:	460c      	mov	r4, r1
 8008808:	4605      	mov	r5, r0
 800880a:	eb12 0804 	adds.w	r8, r2, r4
 800880e:	eb43 0905 	adc.w	r9, r3, r5
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	2200      	movs	r2, #0
 8008818:	469a      	mov	sl, r3
 800881a:	4693      	mov	fp, r2
 800881c:	4652      	mov	r2, sl
 800881e:	465b      	mov	r3, fp
 8008820:	4640      	mov	r0, r8
 8008822:	4649      	mov	r1, r9
 8008824:	f7f8 fa68 	bl	8000cf8 <__aeabi_uldivmod>
 8008828:	4602      	mov	r2, r0
 800882a:	460b      	mov	r3, r1
 800882c:	4613      	mov	r3, r2
 800882e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008830:	6a3b      	ldr	r3, [r7, #32]
 8008832:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008836:	d308      	bcc.n	800884a <UART_SetConfig+0x3d2>
 8008838:	6a3b      	ldr	r3, [r7, #32]
 800883a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800883e:	d204      	bcs.n	800884a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	6a3a      	ldr	r2, [r7, #32]
 8008846:	60da      	str	r2, [r3, #12]
 8008848:	e0c8      	b.n	80089dc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800884a:	2301      	movs	r3, #1
 800884c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008850:	e0c4      	b.n	80089dc <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	69db      	ldr	r3, [r3, #28]
 8008856:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800885a:	d167      	bne.n	800892c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800885c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008860:	2b08      	cmp	r3, #8
 8008862:	d828      	bhi.n	80088b6 <UART_SetConfig+0x43e>
 8008864:	a201      	add	r2, pc, #4	; (adr r2, 800886c <UART_SetConfig+0x3f4>)
 8008866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800886a:	bf00      	nop
 800886c:	08008891 	.word	0x08008891
 8008870:	08008899 	.word	0x08008899
 8008874:	080088a1 	.word	0x080088a1
 8008878:	080088b7 	.word	0x080088b7
 800887c:	080088a7 	.word	0x080088a7
 8008880:	080088b7 	.word	0x080088b7
 8008884:	080088b7 	.word	0x080088b7
 8008888:	080088b7 	.word	0x080088b7
 800888c:	080088af 	.word	0x080088af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008890:	f7fc ffdc 	bl	800584c <HAL_RCC_GetPCLK1Freq>
 8008894:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008896:	e014      	b.n	80088c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008898:	f7fc ffee 	bl	8005878 <HAL_RCC_GetPCLK2Freq>
 800889c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800889e:	e010      	b.n	80088c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80088a0:	4b5a      	ldr	r3, [pc, #360]	; (8008a0c <UART_SetConfig+0x594>)
 80088a2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80088a4:	e00d      	b.n	80088c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80088a6:	f7fc ff63 	bl	8005770 <HAL_RCC_GetSysClockFreq>
 80088aa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80088ac:	e009      	b.n	80088c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088b2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80088b4:	e005      	b.n	80088c2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80088b6:	2300      	movs	r3, #0
 80088b8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80088ba:	2301      	movs	r3, #1
 80088bc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80088c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80088c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	f000 8089 	beq.w	80089dc <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ce:	4a4e      	ldr	r2, [pc, #312]	; (8008a08 <UART_SetConfig+0x590>)
 80088d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80088d4:	461a      	mov	r2, r3
 80088d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80088dc:	005a      	lsls	r2, r3, #1
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	685b      	ldr	r3, [r3, #4]
 80088e2:	085b      	lsrs	r3, r3, #1
 80088e4:	441a      	add	r2, r3
 80088e6:	697b      	ldr	r3, [r7, #20]
 80088e8:	685b      	ldr	r3, [r3, #4]
 80088ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80088ee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80088f0:	6a3b      	ldr	r3, [r7, #32]
 80088f2:	2b0f      	cmp	r3, #15
 80088f4:	d916      	bls.n	8008924 <UART_SetConfig+0x4ac>
 80088f6:	6a3b      	ldr	r3, [r7, #32]
 80088f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088fc:	d212      	bcs.n	8008924 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80088fe:	6a3b      	ldr	r3, [r7, #32]
 8008900:	b29b      	uxth	r3, r3
 8008902:	f023 030f 	bic.w	r3, r3, #15
 8008906:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008908:	6a3b      	ldr	r3, [r7, #32]
 800890a:	085b      	lsrs	r3, r3, #1
 800890c:	b29b      	uxth	r3, r3
 800890e:	f003 0307 	and.w	r3, r3, #7
 8008912:	b29a      	uxth	r2, r3
 8008914:	8bfb      	ldrh	r3, [r7, #30]
 8008916:	4313      	orrs	r3, r2
 8008918:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	8bfa      	ldrh	r2, [r7, #30]
 8008920:	60da      	str	r2, [r3, #12]
 8008922:	e05b      	b.n	80089dc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008924:	2301      	movs	r3, #1
 8008926:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800892a:	e057      	b.n	80089dc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800892c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008930:	2b08      	cmp	r3, #8
 8008932:	d828      	bhi.n	8008986 <UART_SetConfig+0x50e>
 8008934:	a201      	add	r2, pc, #4	; (adr r2, 800893c <UART_SetConfig+0x4c4>)
 8008936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800893a:	bf00      	nop
 800893c:	08008961 	.word	0x08008961
 8008940:	08008969 	.word	0x08008969
 8008944:	08008971 	.word	0x08008971
 8008948:	08008987 	.word	0x08008987
 800894c:	08008977 	.word	0x08008977
 8008950:	08008987 	.word	0x08008987
 8008954:	08008987 	.word	0x08008987
 8008958:	08008987 	.word	0x08008987
 800895c:	0800897f 	.word	0x0800897f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008960:	f7fc ff74 	bl	800584c <HAL_RCC_GetPCLK1Freq>
 8008964:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008966:	e014      	b.n	8008992 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008968:	f7fc ff86 	bl	8005878 <HAL_RCC_GetPCLK2Freq>
 800896c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800896e:	e010      	b.n	8008992 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008970:	4b26      	ldr	r3, [pc, #152]	; (8008a0c <UART_SetConfig+0x594>)
 8008972:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008974:	e00d      	b.n	8008992 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008976:	f7fc fefb 	bl	8005770 <HAL_RCC_GetSysClockFreq>
 800897a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800897c:	e009      	b.n	8008992 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800897e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008982:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008984:	e005      	b.n	8008992 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8008986:	2300      	movs	r3, #0
 8008988:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800898a:	2301      	movs	r3, #1
 800898c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008990:	bf00      	nop
    }

    if (pclk != 0U)
 8008992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008994:	2b00      	cmp	r3, #0
 8008996:	d021      	beq.n	80089dc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800899c:	4a1a      	ldr	r2, [pc, #104]	; (8008a08 <UART_SetConfig+0x590>)
 800899e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80089a2:	461a      	mov	r2, r3
 80089a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	085b      	lsrs	r3, r3, #1
 80089b0:	441a      	add	r2, r3
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80089ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80089bc:	6a3b      	ldr	r3, [r7, #32]
 80089be:	2b0f      	cmp	r3, #15
 80089c0:	d909      	bls.n	80089d6 <UART_SetConfig+0x55e>
 80089c2:	6a3b      	ldr	r3, [r7, #32]
 80089c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089c8:	d205      	bcs.n	80089d6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80089ca:	6a3b      	ldr	r3, [r7, #32]
 80089cc:	b29a      	uxth	r2, r3
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	60da      	str	r2, [r3, #12]
 80089d4:	e002      	b.n	80089dc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80089d6:	2301      	movs	r3, #1
 80089d8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80089dc:	697b      	ldr	r3, [r7, #20]
 80089de:	2201      	movs	r2, #1
 80089e0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	2201      	movs	r2, #1
 80089e8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	2200      	movs	r2, #0
 80089f0:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	2200      	movs	r2, #0
 80089f6:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80089f8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3730      	adds	r7, #48	; 0x30
 8008a00:	46bd      	mov	sp, r7
 8008a02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a06:	bf00      	nop
 8008a08:	0800e708 	.word	0x0800e708
 8008a0c:	00f42400 	.word	0x00f42400

08008a10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b083      	sub	sp, #12
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a1c:	f003 0301 	and.w	r3, r3, #1
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d00a      	beq.n	8008a3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	685b      	ldr	r3, [r3, #4]
 8008a2a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	430a      	orrs	r2, r1
 8008a38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a3e:	f003 0302 	and.w	r3, r3, #2
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d00a      	beq.n	8008a5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	685b      	ldr	r3, [r3, #4]
 8008a4c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	430a      	orrs	r2, r1
 8008a5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a60:	f003 0304 	and.w	r3, r3, #4
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d00a      	beq.n	8008a7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	430a      	orrs	r2, r1
 8008a7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a82:	f003 0308 	and.w	r3, r3, #8
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d00a      	beq.n	8008aa0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	430a      	orrs	r2, r1
 8008a9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aa4:	f003 0310 	and.w	r3, r3, #16
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d00a      	beq.n	8008ac2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	430a      	orrs	r2, r1
 8008ac0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ac6:	f003 0320 	and.w	r3, r3, #32
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d00a      	beq.n	8008ae4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	689b      	ldr	r3, [r3, #8]
 8008ad4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	430a      	orrs	r2, r1
 8008ae2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ae8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d01a      	beq.n	8008b26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	685b      	ldr	r3, [r3, #4]
 8008af6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	430a      	orrs	r2, r1
 8008b04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b0e:	d10a      	bne.n	8008b26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	685b      	ldr	r3, [r3, #4]
 8008b16:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	430a      	orrs	r2, r1
 8008b24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d00a      	beq.n	8008b48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	685b      	ldr	r3, [r3, #4]
 8008b38:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	430a      	orrs	r2, r1
 8008b46:	605a      	str	r2, [r3, #4]
  }
}
 8008b48:	bf00      	nop
 8008b4a:	370c      	adds	r7, #12
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr

08008b54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b086      	sub	sp, #24
 8008b58:	af02      	add	r7, sp, #8
 8008b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008b64:	f7f9 fd82 	bl	800266c <HAL_GetTick>
 8008b68:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f003 0308 	and.w	r3, r3, #8
 8008b74:	2b08      	cmp	r3, #8
 8008b76:	d10e      	bne.n	8008b96 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b78:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008b7c:	9300      	str	r3, [sp, #0]
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2200      	movs	r2, #0
 8008b82:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 f82f 	bl	8008bea <UART_WaitOnFlagUntilTimeout>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d001      	beq.n	8008b96 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b92:	2303      	movs	r3, #3
 8008b94:	e025      	b.n	8008be2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f003 0304 	and.w	r3, r3, #4
 8008ba0:	2b04      	cmp	r3, #4
 8008ba2:	d10e      	bne.n	8008bc2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ba4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ba8:	9300      	str	r3, [sp, #0]
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2200      	movs	r2, #0
 8008bae:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f000 f819 	bl	8008bea <UART_WaitOnFlagUntilTimeout>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d001      	beq.n	8008bc2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008bbe:	2303      	movs	r3, #3
 8008bc0:	e00f      	b.n	8008be2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2220      	movs	r2, #32
 8008bc6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2220      	movs	r2, #32
 8008bce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008be0:	2300      	movs	r3, #0
}
 8008be2:	4618      	mov	r0, r3
 8008be4:	3710      	adds	r7, #16
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}

08008bea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008bea:	b580      	push	{r7, lr}
 8008bec:	b09c      	sub	sp, #112	; 0x70
 8008bee:	af00      	add	r7, sp, #0
 8008bf0:	60f8      	str	r0, [r7, #12]
 8008bf2:	60b9      	str	r1, [r7, #8]
 8008bf4:	603b      	str	r3, [r7, #0]
 8008bf6:	4613      	mov	r3, r2
 8008bf8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bfa:	e0a9      	b.n	8008d50 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008bfc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c02:	f000 80a5 	beq.w	8008d50 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c06:	f7f9 fd31 	bl	800266c <HAL_GetTick>
 8008c0a:	4602      	mov	r2, r0
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	1ad3      	subs	r3, r2, r3
 8008c10:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008c12:	429a      	cmp	r2, r3
 8008c14:	d302      	bcc.n	8008c1c <UART_WaitOnFlagUntilTimeout+0x32>
 8008c16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d140      	bne.n	8008c9e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c24:	e853 3f00 	ldrex	r3, [r3]
 8008c28:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008c2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c2c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008c30:	667b      	str	r3, [r7, #100]	; 0x64
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	461a      	mov	r2, r3
 8008c38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008c3a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008c3c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c3e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008c40:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008c42:	e841 2300 	strex	r3, r2, [r1]
 8008c46:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008c48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d1e6      	bne.n	8008c1c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	3308      	adds	r3, #8
 8008c54:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c58:	e853 3f00 	ldrex	r3, [r3]
 8008c5c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c60:	f023 0301 	bic.w	r3, r3, #1
 8008c64:	663b      	str	r3, [r7, #96]	; 0x60
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	3308      	adds	r3, #8
 8008c6c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008c6e:	64ba      	str	r2, [r7, #72]	; 0x48
 8008c70:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c72:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008c74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c76:	e841 2300 	strex	r3, r2, [r1]
 8008c7a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008c7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d1e5      	bne.n	8008c4e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2220      	movs	r2, #32
 8008c86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	2220      	movs	r2, #32
 8008c8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	2200      	movs	r2, #0
 8008c96:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008c9a:	2303      	movs	r3, #3
 8008c9c:	e069      	b.n	8008d72 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f003 0304 	and.w	r3, r3, #4
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d051      	beq.n	8008d50 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	69db      	ldr	r3, [r3, #28]
 8008cb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008cb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008cba:	d149      	bne.n	8008d50 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008cc4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cce:	e853 3f00 	ldrex	r3, [r3]
 8008cd2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008cda:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ce4:	637b      	str	r3, [r7, #52]	; 0x34
 8008ce6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008cea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008cec:	e841 2300 	strex	r3, r2, [r1]
 8008cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d1e6      	bne.n	8008cc6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	3308      	adds	r3, #8
 8008cfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	e853 3f00 	ldrex	r3, [r3]
 8008d06:	613b      	str	r3, [r7, #16]
   return(result);
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	f023 0301 	bic.w	r3, r3, #1
 8008d0e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	3308      	adds	r3, #8
 8008d16:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008d18:	623a      	str	r2, [r7, #32]
 8008d1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d1c:	69f9      	ldr	r1, [r7, #28]
 8008d1e:	6a3a      	ldr	r2, [r7, #32]
 8008d20:	e841 2300 	strex	r3, r2, [r1]
 8008d24:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d26:	69bb      	ldr	r3, [r7, #24]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d1e5      	bne.n	8008cf8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2220      	movs	r2, #32
 8008d30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	2220      	movs	r2, #32
 8008d38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	2220      	movs	r2, #32
 8008d40:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2200      	movs	r2, #0
 8008d48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008d4c:	2303      	movs	r3, #3
 8008d4e:	e010      	b.n	8008d72 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	69da      	ldr	r2, [r3, #28]
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	4013      	ands	r3, r2
 8008d5a:	68ba      	ldr	r2, [r7, #8]
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	bf0c      	ite	eq
 8008d60:	2301      	moveq	r3, #1
 8008d62:	2300      	movne	r3, #0
 8008d64:	b2db      	uxtb	r3, r3
 8008d66:	461a      	mov	r2, r3
 8008d68:	79fb      	ldrb	r3, [r7, #7]
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	f43f af46 	beq.w	8008bfc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d70:	2300      	movs	r3, #0
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3770      	adds	r7, #112	; 0x70
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}
	...

08008d7c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b0a3      	sub	sp, #140	; 0x8c
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	60f8      	str	r0, [r7, #12]
 8008d84:	60b9      	str	r1, [r7, #8]
 8008d86:	4613      	mov	r3, r2
 8008d88:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	68ba      	ldr	r2, [r7, #8]
 8008d8e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	88fa      	ldrh	r2, [r7, #6]
 8008d94:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	88fa      	ldrh	r2, [r7, #6]
 8008d9c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	2200      	movs	r2, #0
 8008da4:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	689b      	ldr	r3, [r3, #8]
 8008daa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dae:	d10e      	bne.n	8008dce <UART_Start_Receive_IT+0x52>
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	691b      	ldr	r3, [r3, #16]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d105      	bne.n	8008dc4 <UART_Start_Receive_IT+0x48>
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008dbe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008dc2:	e02d      	b.n	8008e20 <UART_Start_Receive_IT+0xa4>
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	22ff      	movs	r2, #255	; 0xff
 8008dc8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008dcc:	e028      	b.n	8008e20 <UART_Start_Receive_IT+0xa4>
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	689b      	ldr	r3, [r3, #8]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d10d      	bne.n	8008df2 <UART_Start_Receive_IT+0x76>
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	691b      	ldr	r3, [r3, #16]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d104      	bne.n	8008de8 <UART_Start_Receive_IT+0x6c>
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	22ff      	movs	r2, #255	; 0xff
 8008de2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008de6:	e01b      	b.n	8008e20 <UART_Start_Receive_IT+0xa4>
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	227f      	movs	r2, #127	; 0x7f
 8008dec:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008df0:	e016      	b.n	8008e20 <UART_Start_Receive_IT+0xa4>
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	689b      	ldr	r3, [r3, #8]
 8008df6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008dfa:	d10d      	bne.n	8008e18 <UART_Start_Receive_IT+0x9c>
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	691b      	ldr	r3, [r3, #16]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d104      	bne.n	8008e0e <UART_Start_Receive_IT+0x92>
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	227f      	movs	r2, #127	; 0x7f
 8008e08:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008e0c:	e008      	b.n	8008e20 <UART_Start_Receive_IT+0xa4>
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	223f      	movs	r2, #63	; 0x3f
 8008e12:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008e16:	e003      	b.n	8008e20 <UART_Start_Receive_IT+0xa4>
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	2200      	movs	r2, #0
 8008e24:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	2222      	movs	r2, #34	; 0x22
 8008e2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	3308      	adds	r3, #8
 8008e36:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e3a:	e853 3f00 	ldrex	r3, [r3]
 8008e3e:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8008e40:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008e42:	f043 0301 	orr.w	r3, r3, #1
 8008e46:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	3308      	adds	r3, #8
 8008e50:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008e54:	673a      	str	r2, [r7, #112]	; 0x70
 8008e56:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e58:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8008e5a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8008e5c:	e841 2300 	strex	r3, r2, [r1]
 8008e60:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8008e62:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d1e3      	bne.n	8008e30 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008e70:	d153      	bne.n	8008f1a <UART_Start_Receive_IT+0x19e>
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008e78:	88fa      	ldrh	r2, [r7, #6]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d34d      	bcc.n	8008f1a <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	689b      	ldr	r3, [r3, #8]
 8008e82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e86:	d107      	bne.n	8008e98 <UART_Start_Receive_IT+0x11c>
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	691b      	ldr	r3, [r3, #16]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d103      	bne.n	8008e98 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	4a4b      	ldr	r2, [pc, #300]	; (8008fc0 <UART_Start_Receive_IT+0x244>)
 8008e94:	671a      	str	r2, [r3, #112]	; 0x70
 8008e96:	e002      	b.n	8008e9e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	4a4a      	ldr	r2, [pc, #296]	; (8008fc4 <UART_Start_Receive_IT+0x248>)
 8008e9c:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	691b      	ldr	r3, [r3, #16]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d01a      	beq.n	8008ee4 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008eb6:	e853 3f00 	ldrex	r3, [r3]
 8008eba:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008ebc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ebe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ec2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	461a      	mov	r2, r3
 8008ecc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008ed0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008ed2:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008ed6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008ed8:	e841 2300 	strex	r3, r2, [r1]
 8008edc:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008ede:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d1e4      	bne.n	8008eae <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	3308      	adds	r3, #8
 8008eea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008eee:	e853 3f00 	ldrex	r3, [r3]
 8008ef2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ef6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008efa:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	3308      	adds	r3, #8
 8008f02:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008f04:	64ba      	str	r2, [r7, #72]	; 0x48
 8008f06:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f08:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008f0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008f0c:	e841 2300 	strex	r3, r2, [r1]
 8008f10:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008f12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d1e5      	bne.n	8008ee4 <UART_Start_Receive_IT+0x168>
 8008f18:	e04a      	b.n	8008fb0 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	689b      	ldr	r3, [r3, #8]
 8008f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f22:	d107      	bne.n	8008f34 <UART_Start_Receive_IT+0x1b8>
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	691b      	ldr	r3, [r3, #16]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d103      	bne.n	8008f34 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	4a26      	ldr	r2, [pc, #152]	; (8008fc8 <UART_Start_Receive_IT+0x24c>)
 8008f30:	671a      	str	r2, [r3, #112]	; 0x70
 8008f32:	e002      	b.n	8008f3a <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	4a25      	ldr	r2, [pc, #148]	; (8008fcc <UART_Start_Receive_IT+0x250>)
 8008f38:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	691b      	ldr	r3, [r3, #16]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d019      	beq.n	8008f7e <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f52:	e853 3f00 	ldrex	r3, [r3]
 8008f56:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f5a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008f5e:	677b      	str	r3, [r7, #116]	; 0x74
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	461a      	mov	r2, r3
 8008f66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f68:	637b      	str	r3, [r7, #52]	; 0x34
 8008f6a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f6c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008f6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f70:	e841 2300 	strex	r3, r2, [r1]
 8008f74:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d1e6      	bne.n	8008f4a <UART_Start_Receive_IT+0x1ce>
 8008f7c:	e018      	b.n	8008fb0 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	e853 3f00 	ldrex	r3, [r3]
 8008f8a:	613b      	str	r3, [r7, #16]
   return(result);
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	f043 0320 	orr.w	r3, r3, #32
 8008f92:	67bb      	str	r3, [r7, #120]	; 0x78
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	461a      	mov	r2, r3
 8008f9a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008f9c:	623b      	str	r3, [r7, #32]
 8008f9e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa0:	69f9      	ldr	r1, [r7, #28]
 8008fa2:	6a3a      	ldr	r2, [r7, #32]
 8008fa4:	e841 2300 	strex	r3, r2, [r1]
 8008fa8:	61bb      	str	r3, [r7, #24]
   return(result);
 8008faa:	69bb      	ldr	r3, [r7, #24]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d1e6      	bne.n	8008f7e <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8008fb0:	2300      	movs	r3, #0
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	378c      	adds	r7, #140	; 0x8c
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbc:	4770      	bx	lr
 8008fbe:	bf00      	nop
 8008fc0:	080096d9 	.word	0x080096d9
 8008fc4:	080093e1 	.word	0x080093e1
 8008fc8:	0800927f 	.word	0x0800927f
 8008fcc:	0800911f 	.word	0x0800911f

08008fd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b095      	sub	sp, #84	; 0x54
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fe0:	e853 3f00 	ldrex	r3, [r3]
 8008fe4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fe8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008fec:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ff6:	643b      	str	r3, [r7, #64]	; 0x40
 8008ff8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ffa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008ffc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008ffe:	e841 2300 	strex	r3, r2, [r1]
 8009002:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009006:	2b00      	cmp	r3, #0
 8009008:	d1e6      	bne.n	8008fd8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	3308      	adds	r3, #8
 8009010:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009012:	6a3b      	ldr	r3, [r7, #32]
 8009014:	e853 3f00 	ldrex	r3, [r3]
 8009018:	61fb      	str	r3, [r7, #28]
   return(result);
 800901a:	69fb      	ldr	r3, [r7, #28]
 800901c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009020:	f023 0301 	bic.w	r3, r3, #1
 8009024:	64bb      	str	r3, [r7, #72]	; 0x48
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	3308      	adds	r3, #8
 800902c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800902e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009030:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009032:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009034:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009036:	e841 2300 	strex	r3, r2, [r1]
 800903a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800903c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800903e:	2b00      	cmp	r3, #0
 8009040:	d1e3      	bne.n	800900a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009046:	2b01      	cmp	r3, #1
 8009048:	d118      	bne.n	800907c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	e853 3f00 	ldrex	r3, [r3]
 8009056:	60bb      	str	r3, [r7, #8]
   return(result);
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	f023 0310 	bic.w	r3, r3, #16
 800905e:	647b      	str	r3, [r7, #68]	; 0x44
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	461a      	mov	r2, r3
 8009066:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009068:	61bb      	str	r3, [r7, #24]
 800906a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800906c:	6979      	ldr	r1, [r7, #20]
 800906e:	69ba      	ldr	r2, [r7, #24]
 8009070:	e841 2300 	strex	r3, r2, [r1]
 8009074:	613b      	str	r3, [r7, #16]
   return(result);
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	2b00      	cmp	r3, #0
 800907a:	d1e6      	bne.n	800904a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2220      	movs	r2, #32
 8009080:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2200      	movs	r2, #0
 8009088:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2200      	movs	r2, #0
 800908e:	671a      	str	r2, [r3, #112]	; 0x70
}
 8009090:	bf00      	nop
 8009092:	3754      	adds	r7, #84	; 0x54
 8009094:	46bd      	mov	sp, r7
 8009096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909a:	4770      	bx	lr

0800909c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b084      	sub	sp, #16
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	2200      	movs	r2, #0
 80090ae:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2200      	movs	r2, #0
 80090b6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80090ba:	68f8      	ldr	r0, [r7, #12]
 80090bc:	f7ff f9c6 	bl	800844c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090c0:	bf00      	nop
 80090c2:	3710      	adds	r7, #16
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bd80      	pop	{r7, pc}

080090c8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b088      	sub	sp, #32
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	e853 3f00 	ldrex	r3, [r3]
 80090dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090e4:	61fb      	str	r3, [r7, #28]
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	461a      	mov	r2, r3
 80090ec:	69fb      	ldr	r3, [r7, #28]
 80090ee:	61bb      	str	r3, [r7, #24]
 80090f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090f2:	6979      	ldr	r1, [r7, #20]
 80090f4:	69ba      	ldr	r2, [r7, #24]
 80090f6:	e841 2300 	strex	r3, r2, [r1]
 80090fa:	613b      	str	r3, [r7, #16]
   return(result);
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d1e6      	bne.n	80090d0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2220      	movs	r2, #32
 8009106:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2200      	movs	r2, #0
 800910e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f7ff f991 	bl	8008438 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009116:	bf00      	nop
 8009118:	3720      	adds	r7, #32
 800911a:	46bd      	mov	sp, r7
 800911c:	bd80      	pop	{r7, pc}

0800911e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800911e:	b580      	push	{r7, lr}
 8009120:	b096      	sub	sp, #88	; 0x58
 8009122:	af00      	add	r7, sp, #0
 8009124:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800912c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009136:	2b22      	cmp	r3, #34	; 0x22
 8009138:	f040 8095 	bne.w	8009266 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009142:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009146:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800914a:	b2d9      	uxtb	r1, r3
 800914c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8009150:	b2da      	uxtb	r2, r3
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009156:	400a      	ands	r2, r1
 8009158:	b2d2      	uxtb	r2, r2
 800915a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009160:	1c5a      	adds	r2, r3, #1
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800916c:	b29b      	uxth	r3, r3
 800916e:	3b01      	subs	r3, #1
 8009170:	b29a      	uxth	r2, r3
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800917e:	b29b      	uxth	r3, r3
 8009180:	2b00      	cmp	r3, #0
 8009182:	d178      	bne.n	8009276 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800918a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800918c:	e853 3f00 	ldrex	r3, [r3]
 8009190:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009194:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009198:	653b      	str	r3, [r7, #80]	; 0x50
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	461a      	mov	r2, r3
 80091a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091a2:	647b      	str	r3, [r7, #68]	; 0x44
 80091a4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80091a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80091aa:	e841 2300 	strex	r3, r2, [r1]
 80091ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80091b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d1e6      	bne.n	8009184 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	3308      	adds	r3, #8
 80091bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091c0:	e853 3f00 	ldrex	r3, [r3]
 80091c4:	623b      	str	r3, [r7, #32]
   return(result);
 80091c6:	6a3b      	ldr	r3, [r7, #32]
 80091c8:	f023 0301 	bic.w	r3, r3, #1
 80091cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	3308      	adds	r3, #8
 80091d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80091d6:	633a      	str	r2, [r7, #48]	; 0x30
 80091d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80091dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80091de:	e841 2300 	strex	r3, r2, [r1]
 80091e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80091e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d1e5      	bne.n	80091b6 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2220      	movs	r2, #32
 80091ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2200      	movs	r2, #0
 80091f6:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091fc:	2b01      	cmp	r3, #1
 80091fe:	d12e      	bne.n	800925e <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2200      	movs	r2, #0
 8009204:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800920c:	693b      	ldr	r3, [r7, #16]
 800920e:	e853 3f00 	ldrex	r3, [r3]
 8009212:	60fb      	str	r3, [r7, #12]
   return(result);
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f023 0310 	bic.w	r3, r3, #16
 800921a:	64bb      	str	r3, [r7, #72]	; 0x48
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	461a      	mov	r2, r3
 8009222:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009224:	61fb      	str	r3, [r7, #28]
 8009226:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009228:	69b9      	ldr	r1, [r7, #24]
 800922a:	69fa      	ldr	r2, [r7, #28]
 800922c:	e841 2300 	strex	r3, r2, [r1]
 8009230:	617b      	str	r3, [r7, #20]
   return(result);
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d1e6      	bne.n	8009206 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	69db      	ldr	r3, [r3, #28]
 800923e:	f003 0310 	and.w	r3, r3, #16
 8009242:	2b10      	cmp	r3, #16
 8009244:	d103      	bne.n	800924e <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	2210      	movs	r2, #16
 800924c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009254:	4619      	mov	r1, r3
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f7ff f902 	bl	8008460 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800925c:	e00b      	b.n	8009276 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f7f8 fddc 	bl	8001e1c <HAL_UART_RxCpltCallback>
}
 8009264:	e007      	b.n	8009276 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	699a      	ldr	r2, [r3, #24]
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f042 0208 	orr.w	r2, r2, #8
 8009274:	619a      	str	r2, [r3, #24]
}
 8009276:	bf00      	nop
 8009278:	3758      	adds	r7, #88	; 0x58
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}

0800927e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800927e:	b580      	push	{r7, lr}
 8009280:	b096      	sub	sp, #88	; 0x58
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800928c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009296:	2b22      	cmp	r3, #34	; 0x22
 8009298:	f040 8095 	bne.w	80093c6 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092a2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092aa:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80092ac:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80092b0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80092b4:	4013      	ands	r3, r2
 80092b6:	b29a      	uxth	r2, r3
 80092b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80092ba:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092c0:	1c9a      	adds	r2, r3, #2
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80092cc:	b29b      	uxth	r3, r3
 80092ce:	3b01      	subs	r3, #1
 80092d0:	b29a      	uxth	r2, r3
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80092de:	b29b      	uxth	r3, r3
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d178      	bne.n	80093d6 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092ec:	e853 3f00 	ldrex	r3, [r3]
 80092f0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80092f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80092f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	461a      	mov	r2, r3
 8009300:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009302:	643b      	str	r3, [r7, #64]	; 0x40
 8009304:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009306:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009308:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800930a:	e841 2300 	strex	r3, r2, [r1]
 800930e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009312:	2b00      	cmp	r3, #0
 8009314:	d1e6      	bne.n	80092e4 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	3308      	adds	r3, #8
 800931c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800931e:	6a3b      	ldr	r3, [r7, #32]
 8009320:	e853 3f00 	ldrex	r3, [r3]
 8009324:	61fb      	str	r3, [r7, #28]
   return(result);
 8009326:	69fb      	ldr	r3, [r7, #28]
 8009328:	f023 0301 	bic.w	r3, r3, #1
 800932c:	64bb      	str	r3, [r7, #72]	; 0x48
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	3308      	adds	r3, #8
 8009334:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009336:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009338:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800933a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800933c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800933e:	e841 2300 	strex	r3, r2, [r1]
 8009342:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009346:	2b00      	cmp	r3, #0
 8009348:	d1e5      	bne.n	8009316 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2220      	movs	r2, #32
 800934e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2200      	movs	r2, #0
 8009356:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800935c:	2b01      	cmp	r3, #1
 800935e:	d12e      	bne.n	80093be <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2200      	movs	r2, #0
 8009364:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	e853 3f00 	ldrex	r3, [r3]
 8009372:	60bb      	str	r3, [r7, #8]
   return(result);
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	f023 0310 	bic.w	r3, r3, #16
 800937a:	647b      	str	r3, [r7, #68]	; 0x44
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	461a      	mov	r2, r3
 8009382:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009384:	61bb      	str	r3, [r7, #24]
 8009386:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009388:	6979      	ldr	r1, [r7, #20]
 800938a:	69ba      	ldr	r2, [r7, #24]
 800938c:	e841 2300 	strex	r3, r2, [r1]
 8009390:	613b      	str	r3, [r7, #16]
   return(result);
 8009392:	693b      	ldr	r3, [r7, #16]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d1e6      	bne.n	8009366 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	69db      	ldr	r3, [r3, #28]
 800939e:	f003 0310 	and.w	r3, r3, #16
 80093a2:	2b10      	cmp	r3, #16
 80093a4:	d103      	bne.n	80093ae <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	2210      	movs	r2, #16
 80093ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80093b4:	4619      	mov	r1, r3
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f7ff f852 	bl	8008460 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80093bc:	e00b      	b.n	80093d6 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f7f8 fd2c 	bl	8001e1c <HAL_UART_RxCpltCallback>
}
 80093c4:	e007      	b.n	80093d6 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	699a      	ldr	r2, [r3, #24]
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f042 0208 	orr.w	r2, r2, #8
 80093d4:	619a      	str	r2, [r3, #24]
}
 80093d6:	bf00      	nop
 80093d8:	3758      	adds	r7, #88	; 0x58
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}
	...

080093e0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b0a6      	sub	sp, #152	; 0x98
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80093ee:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	69db      	ldr	r3, [r3, #28]
 80093f8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	689b      	ldr	r3, [r3, #8]
 800940c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009416:	2b22      	cmp	r3, #34	; 0x22
 8009418:	f040 814f 	bne.w	80096ba <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009422:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009426:	e0f6      	b.n	8009616 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800942e:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009432:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8009436:	b2d9      	uxtb	r1, r3
 8009438:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800943c:	b2da      	uxtb	r2, r3
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009442:	400a      	ands	r2, r1
 8009444:	b2d2      	uxtb	r2, r2
 8009446:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800944c:	1c5a      	adds	r2, r3, #1
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009458:	b29b      	uxth	r3, r3
 800945a:	3b01      	subs	r3, #1
 800945c:	b29a      	uxth	r2, r3
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	69db      	ldr	r3, [r3, #28]
 800946a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800946e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009472:	f003 0307 	and.w	r3, r3, #7
 8009476:	2b00      	cmp	r3, #0
 8009478:	d053      	beq.n	8009522 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800947a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800947e:	f003 0301 	and.w	r3, r3, #1
 8009482:	2b00      	cmp	r3, #0
 8009484:	d011      	beq.n	80094aa <UART_RxISR_8BIT_FIFOEN+0xca>
 8009486:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800948a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800948e:	2b00      	cmp	r3, #0
 8009490:	d00b      	beq.n	80094aa <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	2201      	movs	r2, #1
 8009498:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80094a0:	f043 0201 	orr.w	r2, r3, #1
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80094aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80094ae:	f003 0302 	and.w	r3, r3, #2
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d011      	beq.n	80094da <UART_RxISR_8BIT_FIFOEN+0xfa>
 80094b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80094ba:	f003 0301 	and.w	r3, r3, #1
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d00b      	beq.n	80094da <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	2202      	movs	r2, #2
 80094c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80094d0:	f043 0204 	orr.w	r2, r3, #4
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80094da:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80094de:	f003 0304 	and.w	r3, r3, #4
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d011      	beq.n	800950a <UART_RxISR_8BIT_FIFOEN+0x12a>
 80094e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80094ea:	f003 0301 	and.w	r3, r3, #1
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d00b      	beq.n	800950a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	2204      	movs	r2, #4
 80094f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009500:	f043 0202 	orr.w	r2, r3, #2
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009510:	2b00      	cmp	r3, #0
 8009512:	d006      	beq.n	8009522 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009514:	6878      	ldr	r0, [r7, #4]
 8009516:	f7fe ff99 	bl	800844c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2200      	movs	r2, #0
 800951e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009528:	b29b      	uxth	r3, r3
 800952a:	2b00      	cmp	r3, #0
 800952c:	d173      	bne.n	8009616 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009534:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009536:	e853 3f00 	ldrex	r3, [r3]
 800953a:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800953c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800953e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009542:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	461a      	mov	r2, r3
 800954c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009550:	66bb      	str	r3, [r7, #104]	; 0x68
 8009552:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009554:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8009556:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009558:	e841 2300 	strex	r3, r2, [r1]
 800955c:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800955e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009560:	2b00      	cmp	r3, #0
 8009562:	d1e4      	bne.n	800952e <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	3308      	adds	r3, #8
 800956a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800956c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800956e:	e853 3f00 	ldrex	r3, [r3]
 8009572:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009574:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009576:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800957a:	f023 0301 	bic.w	r3, r3, #1
 800957e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	3308      	adds	r3, #8
 8009586:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009588:	657a      	str	r2, [r7, #84]	; 0x54
 800958a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800958c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800958e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009590:	e841 2300 	strex	r3, r2, [r1]
 8009594:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009596:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009598:	2b00      	cmp	r3, #0
 800959a:	d1e3      	bne.n	8009564 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2220      	movs	r2, #32
 80095a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2200      	movs	r2, #0
 80095a8:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80095ae:	2b01      	cmp	r3, #1
 80095b0:	d12e      	bne.n	8009610 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2200      	movs	r2, #0
 80095b6:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095c0:	e853 3f00 	ldrex	r3, [r3]
 80095c4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80095c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095c8:	f023 0310 	bic.w	r3, r3, #16
 80095cc:	67bb      	str	r3, [r7, #120]	; 0x78
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	461a      	mov	r2, r3
 80095d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80095d6:	643b      	str	r3, [r7, #64]	; 0x40
 80095d8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095da:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80095dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80095de:	e841 2300 	strex	r3, r2, [r1]
 80095e2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80095e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d1e6      	bne.n	80095b8 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	69db      	ldr	r3, [r3, #28]
 80095f0:	f003 0310 	and.w	r3, r3, #16
 80095f4:	2b10      	cmp	r3, #16
 80095f6:	d103      	bne.n	8009600 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	2210      	movs	r2, #16
 80095fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009606:	4619      	mov	r1, r3
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f7fe ff29 	bl	8008460 <HAL_UARTEx_RxEventCallback>
 800960e:	e002      	b.n	8009616 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	f7f8 fc03 	bl	8001e1c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009616:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800961a:	2b00      	cmp	r3, #0
 800961c:	d006      	beq.n	800962c <UART_RxISR_8BIT_FIFOEN+0x24c>
 800961e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009622:	f003 0320 	and.w	r3, r3, #32
 8009626:	2b00      	cmp	r3, #0
 8009628:	f47f aefe 	bne.w	8009428 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009632:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009636:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800963a:	2b00      	cmp	r3, #0
 800963c:	d045      	beq.n	80096ca <UART_RxISR_8BIT_FIFOEN+0x2ea>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009644:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009648:	429a      	cmp	r2, r3
 800964a:	d23e      	bcs.n	80096ca <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	3308      	adds	r3, #8
 8009652:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009654:	6a3b      	ldr	r3, [r7, #32]
 8009656:	e853 3f00 	ldrex	r3, [r3]
 800965a:	61fb      	str	r3, [r7, #28]
   return(result);
 800965c:	69fb      	ldr	r3, [r7, #28]
 800965e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009662:	673b      	str	r3, [r7, #112]	; 0x70
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	3308      	adds	r3, #8
 800966a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800966c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800966e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009670:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009672:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009674:	e841 2300 	strex	r3, r2, [r1]
 8009678:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800967a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800967c:	2b00      	cmp	r3, #0
 800967e:	d1e5      	bne.n	800964c <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	4a14      	ldr	r2, [pc, #80]	; (80096d4 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8009684:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	e853 3f00 	ldrex	r3, [r3]
 8009692:	60bb      	str	r3, [r7, #8]
   return(result);
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	f043 0320 	orr.w	r3, r3, #32
 800969a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	461a      	mov	r2, r3
 80096a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096a4:	61bb      	str	r3, [r7, #24]
 80096a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a8:	6979      	ldr	r1, [r7, #20]
 80096aa:	69ba      	ldr	r2, [r7, #24]
 80096ac:	e841 2300 	strex	r3, r2, [r1]
 80096b0:	613b      	str	r3, [r7, #16]
   return(result);
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d1e6      	bne.n	8009686 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80096b8:	e007      	b.n	80096ca <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	699a      	ldr	r2, [r3, #24]
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f042 0208 	orr.w	r2, r2, #8
 80096c8:	619a      	str	r2, [r3, #24]
}
 80096ca:	bf00      	nop
 80096cc:	3798      	adds	r7, #152	; 0x98
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	0800911f 	.word	0x0800911f

080096d8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b0a8      	sub	sp, #160	; 0xa0
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80096e6:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	69db      	ldr	r3, [r3, #28]
 80096f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	689b      	ldr	r3, [r3, #8]
 8009704:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800970e:	2b22      	cmp	r3, #34	; 0x22
 8009710:	f040 8153 	bne.w	80099ba <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800971a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800971e:	e0fa      	b.n	8009916 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009726:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800972e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8009732:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8009736:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800973a:	4013      	ands	r3, r2
 800973c:	b29a      	uxth	r2, r3
 800973e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009742:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009748:	1c9a      	adds	r2, r3, #2
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009754:	b29b      	uxth	r3, r3
 8009756:	3b01      	subs	r3, #1
 8009758:	b29a      	uxth	r2, r3
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	69db      	ldr	r3, [r3, #28]
 8009766:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800976a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800976e:	f003 0307 	and.w	r3, r3, #7
 8009772:	2b00      	cmp	r3, #0
 8009774:	d053      	beq.n	800981e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009776:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800977a:	f003 0301 	and.w	r3, r3, #1
 800977e:	2b00      	cmp	r3, #0
 8009780:	d011      	beq.n	80097a6 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009782:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800978a:	2b00      	cmp	r3, #0
 800978c:	d00b      	beq.n	80097a6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	2201      	movs	r2, #1
 8009794:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800979c:	f043 0201 	orr.w	r2, r3, #1
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80097a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80097aa:	f003 0302 	and.w	r3, r3, #2
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d011      	beq.n	80097d6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80097b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80097b6:	f003 0301 	and.w	r3, r3, #1
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d00b      	beq.n	80097d6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	2202      	movs	r2, #2
 80097c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80097cc:	f043 0204 	orr.w	r2, r3, #4
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80097d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80097da:	f003 0304 	and.w	r3, r3, #4
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d011      	beq.n	8009806 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80097e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80097e6:	f003 0301 	and.w	r3, r3, #1
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d00b      	beq.n	8009806 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	2204      	movs	r2, #4
 80097f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80097fc:	f043 0202 	orr.w	r2, r3, #2
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800980c:	2b00      	cmp	r3, #0
 800980e:	d006      	beq.n	800981e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f7fe fe1b 	bl	800844c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	2200      	movs	r2, #0
 800981a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009824:	b29b      	uxth	r3, r3
 8009826:	2b00      	cmp	r3, #0
 8009828:	d175      	bne.n	8009916 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009830:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009832:	e853 3f00 	ldrex	r3, [r3]
 8009836:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009838:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800983a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800983e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	461a      	mov	r2, r3
 8009848:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800984c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800984e:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009850:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009852:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009854:	e841 2300 	strex	r3, r2, [r1]
 8009858:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800985a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800985c:	2b00      	cmp	r3, #0
 800985e:	d1e4      	bne.n	800982a <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	3308      	adds	r3, #8
 8009866:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009868:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800986a:	e853 3f00 	ldrex	r3, [r3]
 800986e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009870:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009872:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009876:	f023 0301 	bic.w	r3, r3, #1
 800987a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	3308      	adds	r3, #8
 8009884:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009888:	65ba      	str	r2, [r7, #88]	; 0x58
 800988a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800988c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800988e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009890:	e841 2300 	strex	r3, r2, [r1]
 8009894:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009896:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009898:	2b00      	cmp	r3, #0
 800989a:	d1e1      	bne.n	8009860 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2220      	movs	r2, #32
 80098a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2200      	movs	r2, #0
 80098a8:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80098ae:	2b01      	cmp	r3, #1
 80098b0:	d12e      	bne.n	8009910 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2200      	movs	r2, #0
 80098b6:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098c0:	e853 3f00 	ldrex	r3, [r3]
 80098c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80098c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098c8:	f023 0310 	bic.w	r3, r3, #16
 80098cc:	67fb      	str	r3, [r7, #124]	; 0x7c
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	461a      	mov	r2, r3
 80098d4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80098d6:	647b      	str	r3, [r7, #68]	; 0x44
 80098d8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80098dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80098de:	e841 2300 	strex	r3, r2, [r1]
 80098e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80098e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d1e6      	bne.n	80098b8 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	69db      	ldr	r3, [r3, #28]
 80098f0:	f003 0310 	and.w	r3, r3, #16
 80098f4:	2b10      	cmp	r3, #16
 80098f6:	d103      	bne.n	8009900 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	2210      	movs	r2, #16
 80098fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009906:	4619      	mov	r1, r3
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f7fe fda9 	bl	8008460 <HAL_UARTEx_RxEventCallback>
 800990e:	e002      	b.n	8009916 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f7f8 fa83 	bl	8001e1c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009916:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800991a:	2b00      	cmp	r3, #0
 800991c:	d006      	beq.n	800992c <UART_RxISR_16BIT_FIFOEN+0x254>
 800991e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009922:	f003 0320 	and.w	r3, r3, #32
 8009926:	2b00      	cmp	r3, #0
 8009928:	f47f aefa 	bne.w	8009720 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009932:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009936:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800993a:	2b00      	cmp	r3, #0
 800993c:	d045      	beq.n	80099ca <UART_RxISR_16BIT_FIFOEN+0x2f2>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009944:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8009948:	429a      	cmp	r2, r3
 800994a:	d23e      	bcs.n	80099ca <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	3308      	adds	r3, #8
 8009952:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009956:	e853 3f00 	ldrex	r3, [r3]
 800995a:	623b      	str	r3, [r7, #32]
   return(result);
 800995c:	6a3b      	ldr	r3, [r7, #32]
 800995e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009962:	677b      	str	r3, [r7, #116]	; 0x74
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	3308      	adds	r3, #8
 800996a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800996c:	633a      	str	r2, [r7, #48]	; 0x30
 800996e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009970:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009972:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009974:	e841 2300 	strex	r3, r2, [r1]
 8009978:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800997a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800997c:	2b00      	cmp	r3, #0
 800997e:	d1e5      	bne.n	800994c <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	4a14      	ldr	r2, [pc, #80]	; (80099d4 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8009984:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	e853 3f00 	ldrex	r3, [r3]
 8009992:	60fb      	str	r3, [r7, #12]
   return(result);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f043 0320 	orr.w	r3, r3, #32
 800999a:	673b      	str	r3, [r7, #112]	; 0x70
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	461a      	mov	r2, r3
 80099a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80099a4:	61fb      	str	r3, [r7, #28]
 80099a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099a8:	69b9      	ldr	r1, [r7, #24]
 80099aa:	69fa      	ldr	r2, [r7, #28]
 80099ac:	e841 2300 	strex	r3, r2, [r1]
 80099b0:	617b      	str	r3, [r7, #20]
   return(result);
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d1e6      	bne.n	8009986 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80099b8:	e007      	b.n	80099ca <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	699a      	ldr	r2, [r3, #24]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f042 0208 	orr.w	r2, r2, #8
 80099c8:	619a      	str	r2, [r3, #24]
}
 80099ca:	bf00      	nop
 80099cc:	37a0      	adds	r7, #160	; 0xa0
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	0800927f 	.word	0x0800927f

080099d8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80099d8:	b480      	push	{r7}
 80099da:	b083      	sub	sp, #12
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80099e0:	bf00      	nop
 80099e2:	370c      	adds	r7, #12
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr

080099ec <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b083      	sub	sp, #12
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80099f4:	bf00      	nop
 80099f6:	370c      	adds	r7, #12
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr

08009a00 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009a00:	b480      	push	{r7}
 8009a02:	b083      	sub	sp, #12
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009a08:	bf00      	nop
 8009a0a:	370c      	adds	r7, #12
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a12:	4770      	bx	lr

08009a14 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009a14:	b480      	push	{r7}
 8009a16:	b085      	sub	sp, #20
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009a22:	2b01      	cmp	r3, #1
 8009a24:	d101      	bne.n	8009a2a <HAL_UARTEx_DisableFifoMode+0x16>
 8009a26:	2302      	movs	r3, #2
 8009a28:	e027      	b.n	8009a7a <HAL_UARTEx_DisableFifoMode+0x66>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2201      	movs	r2, #1
 8009a2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2224      	movs	r2, #36	; 0x24
 8009a36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	681a      	ldr	r2, [r3, #0]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	f022 0201 	bic.w	r2, r2, #1
 8009a50:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009a58:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	68fa      	ldr	r2, [r7, #12]
 8009a66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2220      	movs	r2, #32
 8009a6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2200      	movs	r2, #0
 8009a74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009a78:	2300      	movs	r3, #0
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3714      	adds	r7, #20
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a84:	4770      	bx	lr

08009a86 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009a86:	b580      	push	{r7, lr}
 8009a88:	b084      	sub	sp, #16
 8009a8a:	af00      	add	r7, sp, #0
 8009a8c:	6078      	str	r0, [r7, #4]
 8009a8e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009a96:	2b01      	cmp	r3, #1
 8009a98:	d101      	bne.n	8009a9e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009a9a:	2302      	movs	r3, #2
 8009a9c:	e02d      	b.n	8009afa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2201      	movs	r2, #1
 8009aa2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2224      	movs	r2, #36	; 0x24
 8009aaa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	681a      	ldr	r2, [r3, #0]
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f022 0201 	bic.w	r2, r2, #1
 8009ac4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	689b      	ldr	r3, [r3, #8]
 8009acc:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	683a      	ldr	r2, [r7, #0]
 8009ad6:	430a      	orrs	r2, r1
 8009ad8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f000 f850 	bl	8009b80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	68fa      	ldr	r2, [r7, #12]
 8009ae6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2220      	movs	r2, #32
 8009aec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2200      	movs	r2, #0
 8009af4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009af8:	2300      	movs	r3, #0
}
 8009afa:	4618      	mov	r0, r3
 8009afc:	3710      	adds	r7, #16
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}

08009b02 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009b02:	b580      	push	{r7, lr}
 8009b04:	b084      	sub	sp, #16
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	6078      	str	r0, [r7, #4]
 8009b0a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009b12:	2b01      	cmp	r3, #1
 8009b14:	d101      	bne.n	8009b1a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009b16:	2302      	movs	r3, #2
 8009b18:	e02d      	b.n	8009b76 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2201      	movs	r2, #1
 8009b1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2224      	movs	r2, #36	; 0x24
 8009b26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	681a      	ldr	r2, [r3, #0]
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f022 0201 	bic.w	r2, r2, #1
 8009b40:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	689b      	ldr	r3, [r3, #8]
 8009b48:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	683a      	ldr	r2, [r7, #0]
 8009b52:	430a      	orrs	r2, r1
 8009b54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b56:	6878      	ldr	r0, [r7, #4]
 8009b58:	f000 f812 	bl	8009b80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	68fa      	ldr	r2, [r7, #12]
 8009b62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2220      	movs	r2, #32
 8009b68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009b74:	2300      	movs	r3, #0
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3710      	adds	r7, #16
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}
	...

08009b80 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009b80:	b480      	push	{r7}
 8009b82:	b085      	sub	sp, #20
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d108      	bne.n	8009ba2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2201      	movs	r2, #1
 8009b94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009ba0:	e031      	b.n	8009c06 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009ba2:	2308      	movs	r3, #8
 8009ba4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009ba6:	2308      	movs	r3, #8
 8009ba8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	689b      	ldr	r3, [r3, #8]
 8009bb0:	0e5b      	lsrs	r3, r3, #25
 8009bb2:	b2db      	uxtb	r3, r3
 8009bb4:	f003 0307 	and.w	r3, r3, #7
 8009bb8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	689b      	ldr	r3, [r3, #8]
 8009bc0:	0f5b      	lsrs	r3, r3, #29
 8009bc2:	b2db      	uxtb	r3, r3
 8009bc4:	f003 0307 	and.w	r3, r3, #7
 8009bc8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009bca:	7bbb      	ldrb	r3, [r7, #14]
 8009bcc:	7b3a      	ldrb	r2, [r7, #12]
 8009bce:	4911      	ldr	r1, [pc, #68]	; (8009c14 <UARTEx_SetNbDataToProcess+0x94>)
 8009bd0:	5c8a      	ldrb	r2, [r1, r2]
 8009bd2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009bd6:	7b3a      	ldrb	r2, [r7, #12]
 8009bd8:	490f      	ldr	r1, [pc, #60]	; (8009c18 <UARTEx_SetNbDataToProcess+0x98>)
 8009bda:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009bdc:	fb93 f3f2 	sdiv	r3, r3, r2
 8009be0:	b29a      	uxth	r2, r3
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009be8:	7bfb      	ldrb	r3, [r7, #15]
 8009bea:	7b7a      	ldrb	r2, [r7, #13]
 8009bec:	4909      	ldr	r1, [pc, #36]	; (8009c14 <UARTEx_SetNbDataToProcess+0x94>)
 8009bee:	5c8a      	ldrb	r2, [r1, r2]
 8009bf0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009bf4:	7b7a      	ldrb	r2, [r7, #13]
 8009bf6:	4908      	ldr	r1, [pc, #32]	; (8009c18 <UARTEx_SetNbDataToProcess+0x98>)
 8009bf8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009bfa:	fb93 f3f2 	sdiv	r3, r3, r2
 8009bfe:	b29a      	uxth	r2, r3
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009c06:	bf00      	nop
 8009c08:	3714      	adds	r7, #20
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c10:	4770      	bx	lr
 8009c12:	bf00      	nop
 8009c14:	0800e720 	.word	0x0800e720
 8009c18:	0800e728 	.word	0x0800e728

08009c1c <atoi>:
 8009c1c:	220a      	movs	r2, #10
 8009c1e:	2100      	movs	r1, #0
 8009c20:	f001 bdda 	b.w	800b7d8 <strtol>

08009c24 <__errno>:
 8009c24:	4b01      	ldr	r3, [pc, #4]	; (8009c2c <__errno+0x8>)
 8009c26:	6818      	ldr	r0, [r3, #0]
 8009c28:	4770      	bx	lr
 8009c2a:	bf00      	nop
 8009c2c:	200001ac 	.word	0x200001ac

08009c30 <__libc_init_array>:
 8009c30:	b570      	push	{r4, r5, r6, lr}
 8009c32:	4d0d      	ldr	r5, [pc, #52]	; (8009c68 <__libc_init_array+0x38>)
 8009c34:	4c0d      	ldr	r4, [pc, #52]	; (8009c6c <__libc_init_array+0x3c>)
 8009c36:	1b64      	subs	r4, r4, r5
 8009c38:	10a4      	asrs	r4, r4, #2
 8009c3a:	2600      	movs	r6, #0
 8009c3c:	42a6      	cmp	r6, r4
 8009c3e:	d109      	bne.n	8009c54 <__libc_init_array+0x24>
 8009c40:	4d0b      	ldr	r5, [pc, #44]	; (8009c70 <__libc_init_array+0x40>)
 8009c42:	4c0c      	ldr	r4, [pc, #48]	; (8009c74 <__libc_init_array+0x44>)
 8009c44:	f004 fcf8 	bl	800e638 <_init>
 8009c48:	1b64      	subs	r4, r4, r5
 8009c4a:	10a4      	asrs	r4, r4, #2
 8009c4c:	2600      	movs	r6, #0
 8009c4e:	42a6      	cmp	r6, r4
 8009c50:	d105      	bne.n	8009c5e <__libc_init_array+0x2e>
 8009c52:	bd70      	pop	{r4, r5, r6, pc}
 8009c54:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c58:	4798      	blx	r3
 8009c5a:	3601      	adds	r6, #1
 8009c5c:	e7ee      	b.n	8009c3c <__libc_init_array+0xc>
 8009c5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c62:	4798      	blx	r3
 8009c64:	3601      	adds	r6, #1
 8009c66:	e7f2      	b.n	8009c4e <__libc_init_array+0x1e>
 8009c68:	0800ec38 	.word	0x0800ec38
 8009c6c:	0800ec38 	.word	0x0800ec38
 8009c70:	0800ec38 	.word	0x0800ec38
 8009c74:	0800ec3c 	.word	0x0800ec3c

08009c78 <memset>:
 8009c78:	4402      	add	r2, r0
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d100      	bne.n	8009c82 <memset+0xa>
 8009c80:	4770      	bx	lr
 8009c82:	f803 1b01 	strb.w	r1, [r3], #1
 8009c86:	e7f9      	b.n	8009c7c <memset+0x4>

08009c88 <__cvt>:
 8009c88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c8c:	ec55 4b10 	vmov	r4, r5, d0
 8009c90:	2d00      	cmp	r5, #0
 8009c92:	460e      	mov	r6, r1
 8009c94:	4619      	mov	r1, r3
 8009c96:	462b      	mov	r3, r5
 8009c98:	bfbb      	ittet	lt
 8009c9a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009c9e:	461d      	movlt	r5, r3
 8009ca0:	2300      	movge	r3, #0
 8009ca2:	232d      	movlt	r3, #45	; 0x2d
 8009ca4:	700b      	strb	r3, [r1, #0]
 8009ca6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ca8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009cac:	4691      	mov	r9, r2
 8009cae:	f023 0820 	bic.w	r8, r3, #32
 8009cb2:	bfbc      	itt	lt
 8009cb4:	4622      	movlt	r2, r4
 8009cb6:	4614      	movlt	r4, r2
 8009cb8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009cbc:	d005      	beq.n	8009cca <__cvt+0x42>
 8009cbe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009cc2:	d100      	bne.n	8009cc6 <__cvt+0x3e>
 8009cc4:	3601      	adds	r6, #1
 8009cc6:	2102      	movs	r1, #2
 8009cc8:	e000      	b.n	8009ccc <__cvt+0x44>
 8009cca:	2103      	movs	r1, #3
 8009ccc:	ab03      	add	r3, sp, #12
 8009cce:	9301      	str	r3, [sp, #4]
 8009cd0:	ab02      	add	r3, sp, #8
 8009cd2:	9300      	str	r3, [sp, #0]
 8009cd4:	ec45 4b10 	vmov	d0, r4, r5
 8009cd8:	4653      	mov	r3, sl
 8009cda:	4632      	mov	r2, r6
 8009cdc:	f001 fe30 	bl	800b940 <_dtoa_r>
 8009ce0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009ce4:	4607      	mov	r7, r0
 8009ce6:	d102      	bne.n	8009cee <__cvt+0x66>
 8009ce8:	f019 0f01 	tst.w	r9, #1
 8009cec:	d022      	beq.n	8009d34 <__cvt+0xac>
 8009cee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009cf2:	eb07 0906 	add.w	r9, r7, r6
 8009cf6:	d110      	bne.n	8009d1a <__cvt+0x92>
 8009cf8:	783b      	ldrb	r3, [r7, #0]
 8009cfa:	2b30      	cmp	r3, #48	; 0x30
 8009cfc:	d10a      	bne.n	8009d14 <__cvt+0x8c>
 8009cfe:	2200      	movs	r2, #0
 8009d00:	2300      	movs	r3, #0
 8009d02:	4620      	mov	r0, r4
 8009d04:	4629      	mov	r1, r5
 8009d06:	f7f6 ff17 	bl	8000b38 <__aeabi_dcmpeq>
 8009d0a:	b918      	cbnz	r0, 8009d14 <__cvt+0x8c>
 8009d0c:	f1c6 0601 	rsb	r6, r6, #1
 8009d10:	f8ca 6000 	str.w	r6, [sl]
 8009d14:	f8da 3000 	ldr.w	r3, [sl]
 8009d18:	4499      	add	r9, r3
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	4620      	mov	r0, r4
 8009d20:	4629      	mov	r1, r5
 8009d22:	f7f6 ff09 	bl	8000b38 <__aeabi_dcmpeq>
 8009d26:	b108      	cbz	r0, 8009d2c <__cvt+0xa4>
 8009d28:	f8cd 900c 	str.w	r9, [sp, #12]
 8009d2c:	2230      	movs	r2, #48	; 0x30
 8009d2e:	9b03      	ldr	r3, [sp, #12]
 8009d30:	454b      	cmp	r3, r9
 8009d32:	d307      	bcc.n	8009d44 <__cvt+0xbc>
 8009d34:	9b03      	ldr	r3, [sp, #12]
 8009d36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009d38:	1bdb      	subs	r3, r3, r7
 8009d3a:	4638      	mov	r0, r7
 8009d3c:	6013      	str	r3, [r2, #0]
 8009d3e:	b004      	add	sp, #16
 8009d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d44:	1c59      	adds	r1, r3, #1
 8009d46:	9103      	str	r1, [sp, #12]
 8009d48:	701a      	strb	r2, [r3, #0]
 8009d4a:	e7f0      	b.n	8009d2e <__cvt+0xa6>

08009d4c <__exponent>:
 8009d4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d4e:	4603      	mov	r3, r0
 8009d50:	2900      	cmp	r1, #0
 8009d52:	bfb8      	it	lt
 8009d54:	4249      	neglt	r1, r1
 8009d56:	f803 2b02 	strb.w	r2, [r3], #2
 8009d5a:	bfb4      	ite	lt
 8009d5c:	222d      	movlt	r2, #45	; 0x2d
 8009d5e:	222b      	movge	r2, #43	; 0x2b
 8009d60:	2909      	cmp	r1, #9
 8009d62:	7042      	strb	r2, [r0, #1]
 8009d64:	dd2a      	ble.n	8009dbc <__exponent+0x70>
 8009d66:	f10d 0407 	add.w	r4, sp, #7
 8009d6a:	46a4      	mov	ip, r4
 8009d6c:	270a      	movs	r7, #10
 8009d6e:	46a6      	mov	lr, r4
 8009d70:	460a      	mov	r2, r1
 8009d72:	fb91 f6f7 	sdiv	r6, r1, r7
 8009d76:	fb07 1516 	mls	r5, r7, r6, r1
 8009d7a:	3530      	adds	r5, #48	; 0x30
 8009d7c:	2a63      	cmp	r2, #99	; 0x63
 8009d7e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009d82:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009d86:	4631      	mov	r1, r6
 8009d88:	dcf1      	bgt.n	8009d6e <__exponent+0x22>
 8009d8a:	3130      	adds	r1, #48	; 0x30
 8009d8c:	f1ae 0502 	sub.w	r5, lr, #2
 8009d90:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009d94:	1c44      	adds	r4, r0, #1
 8009d96:	4629      	mov	r1, r5
 8009d98:	4561      	cmp	r1, ip
 8009d9a:	d30a      	bcc.n	8009db2 <__exponent+0x66>
 8009d9c:	f10d 0209 	add.w	r2, sp, #9
 8009da0:	eba2 020e 	sub.w	r2, r2, lr
 8009da4:	4565      	cmp	r5, ip
 8009da6:	bf88      	it	hi
 8009da8:	2200      	movhi	r2, #0
 8009daa:	4413      	add	r3, r2
 8009dac:	1a18      	subs	r0, r3, r0
 8009dae:	b003      	add	sp, #12
 8009db0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009db2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009db6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009dba:	e7ed      	b.n	8009d98 <__exponent+0x4c>
 8009dbc:	2330      	movs	r3, #48	; 0x30
 8009dbe:	3130      	adds	r1, #48	; 0x30
 8009dc0:	7083      	strb	r3, [r0, #2]
 8009dc2:	70c1      	strb	r1, [r0, #3]
 8009dc4:	1d03      	adds	r3, r0, #4
 8009dc6:	e7f1      	b.n	8009dac <__exponent+0x60>

08009dc8 <_printf_float>:
 8009dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dcc:	ed2d 8b02 	vpush	{d8}
 8009dd0:	b08d      	sub	sp, #52	; 0x34
 8009dd2:	460c      	mov	r4, r1
 8009dd4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009dd8:	4616      	mov	r6, r2
 8009dda:	461f      	mov	r7, r3
 8009ddc:	4605      	mov	r5, r0
 8009dde:	f002 ff1f 	bl	800cc20 <_localeconv_r>
 8009de2:	f8d0 a000 	ldr.w	sl, [r0]
 8009de6:	4650      	mov	r0, sl
 8009de8:	f7f6 fa24 	bl	8000234 <strlen>
 8009dec:	2300      	movs	r3, #0
 8009dee:	930a      	str	r3, [sp, #40]	; 0x28
 8009df0:	6823      	ldr	r3, [r4, #0]
 8009df2:	9305      	str	r3, [sp, #20]
 8009df4:	f8d8 3000 	ldr.w	r3, [r8]
 8009df8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009dfc:	3307      	adds	r3, #7
 8009dfe:	f023 0307 	bic.w	r3, r3, #7
 8009e02:	f103 0208 	add.w	r2, r3, #8
 8009e06:	f8c8 2000 	str.w	r2, [r8]
 8009e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009e12:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009e16:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009e1a:	9307      	str	r3, [sp, #28]
 8009e1c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009e20:	ee08 0a10 	vmov	s16, r0
 8009e24:	4b9f      	ldr	r3, [pc, #636]	; (800a0a4 <_printf_float+0x2dc>)
 8009e26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e2a:	f04f 32ff 	mov.w	r2, #4294967295
 8009e2e:	f7f6 feb5 	bl	8000b9c <__aeabi_dcmpun>
 8009e32:	bb88      	cbnz	r0, 8009e98 <_printf_float+0xd0>
 8009e34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e38:	4b9a      	ldr	r3, [pc, #616]	; (800a0a4 <_printf_float+0x2dc>)
 8009e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8009e3e:	f7f6 fe8f 	bl	8000b60 <__aeabi_dcmple>
 8009e42:	bb48      	cbnz	r0, 8009e98 <_printf_float+0xd0>
 8009e44:	2200      	movs	r2, #0
 8009e46:	2300      	movs	r3, #0
 8009e48:	4640      	mov	r0, r8
 8009e4a:	4649      	mov	r1, r9
 8009e4c:	f7f6 fe7e 	bl	8000b4c <__aeabi_dcmplt>
 8009e50:	b110      	cbz	r0, 8009e58 <_printf_float+0x90>
 8009e52:	232d      	movs	r3, #45	; 0x2d
 8009e54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e58:	4b93      	ldr	r3, [pc, #588]	; (800a0a8 <_printf_float+0x2e0>)
 8009e5a:	4894      	ldr	r0, [pc, #592]	; (800a0ac <_printf_float+0x2e4>)
 8009e5c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009e60:	bf94      	ite	ls
 8009e62:	4698      	movls	r8, r3
 8009e64:	4680      	movhi	r8, r0
 8009e66:	2303      	movs	r3, #3
 8009e68:	6123      	str	r3, [r4, #16]
 8009e6a:	9b05      	ldr	r3, [sp, #20]
 8009e6c:	f023 0204 	bic.w	r2, r3, #4
 8009e70:	6022      	str	r2, [r4, #0]
 8009e72:	f04f 0900 	mov.w	r9, #0
 8009e76:	9700      	str	r7, [sp, #0]
 8009e78:	4633      	mov	r3, r6
 8009e7a:	aa0b      	add	r2, sp, #44	; 0x2c
 8009e7c:	4621      	mov	r1, r4
 8009e7e:	4628      	mov	r0, r5
 8009e80:	f000 f9d8 	bl	800a234 <_printf_common>
 8009e84:	3001      	adds	r0, #1
 8009e86:	f040 8090 	bne.w	8009faa <_printf_float+0x1e2>
 8009e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e8e:	b00d      	add	sp, #52	; 0x34
 8009e90:	ecbd 8b02 	vpop	{d8}
 8009e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e98:	4642      	mov	r2, r8
 8009e9a:	464b      	mov	r3, r9
 8009e9c:	4640      	mov	r0, r8
 8009e9e:	4649      	mov	r1, r9
 8009ea0:	f7f6 fe7c 	bl	8000b9c <__aeabi_dcmpun>
 8009ea4:	b140      	cbz	r0, 8009eb8 <_printf_float+0xf0>
 8009ea6:	464b      	mov	r3, r9
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	bfbc      	itt	lt
 8009eac:	232d      	movlt	r3, #45	; 0x2d
 8009eae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009eb2:	487f      	ldr	r0, [pc, #508]	; (800a0b0 <_printf_float+0x2e8>)
 8009eb4:	4b7f      	ldr	r3, [pc, #508]	; (800a0b4 <_printf_float+0x2ec>)
 8009eb6:	e7d1      	b.n	8009e5c <_printf_float+0x94>
 8009eb8:	6863      	ldr	r3, [r4, #4]
 8009eba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009ebe:	9206      	str	r2, [sp, #24]
 8009ec0:	1c5a      	adds	r2, r3, #1
 8009ec2:	d13f      	bne.n	8009f44 <_printf_float+0x17c>
 8009ec4:	2306      	movs	r3, #6
 8009ec6:	6063      	str	r3, [r4, #4]
 8009ec8:	9b05      	ldr	r3, [sp, #20]
 8009eca:	6861      	ldr	r1, [r4, #4]
 8009ecc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	9303      	str	r3, [sp, #12]
 8009ed4:	ab0a      	add	r3, sp, #40	; 0x28
 8009ed6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009eda:	ab09      	add	r3, sp, #36	; 0x24
 8009edc:	ec49 8b10 	vmov	d0, r8, r9
 8009ee0:	9300      	str	r3, [sp, #0]
 8009ee2:	6022      	str	r2, [r4, #0]
 8009ee4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009ee8:	4628      	mov	r0, r5
 8009eea:	f7ff fecd 	bl	8009c88 <__cvt>
 8009eee:	9b06      	ldr	r3, [sp, #24]
 8009ef0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ef2:	2b47      	cmp	r3, #71	; 0x47
 8009ef4:	4680      	mov	r8, r0
 8009ef6:	d108      	bne.n	8009f0a <_printf_float+0x142>
 8009ef8:	1cc8      	adds	r0, r1, #3
 8009efa:	db02      	blt.n	8009f02 <_printf_float+0x13a>
 8009efc:	6863      	ldr	r3, [r4, #4]
 8009efe:	4299      	cmp	r1, r3
 8009f00:	dd41      	ble.n	8009f86 <_printf_float+0x1be>
 8009f02:	f1ab 0b02 	sub.w	fp, fp, #2
 8009f06:	fa5f fb8b 	uxtb.w	fp, fp
 8009f0a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009f0e:	d820      	bhi.n	8009f52 <_printf_float+0x18a>
 8009f10:	3901      	subs	r1, #1
 8009f12:	465a      	mov	r2, fp
 8009f14:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009f18:	9109      	str	r1, [sp, #36]	; 0x24
 8009f1a:	f7ff ff17 	bl	8009d4c <__exponent>
 8009f1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f20:	1813      	adds	r3, r2, r0
 8009f22:	2a01      	cmp	r2, #1
 8009f24:	4681      	mov	r9, r0
 8009f26:	6123      	str	r3, [r4, #16]
 8009f28:	dc02      	bgt.n	8009f30 <_printf_float+0x168>
 8009f2a:	6822      	ldr	r2, [r4, #0]
 8009f2c:	07d2      	lsls	r2, r2, #31
 8009f2e:	d501      	bpl.n	8009f34 <_printf_float+0x16c>
 8009f30:	3301      	adds	r3, #1
 8009f32:	6123      	str	r3, [r4, #16]
 8009f34:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d09c      	beq.n	8009e76 <_printf_float+0xae>
 8009f3c:	232d      	movs	r3, #45	; 0x2d
 8009f3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f42:	e798      	b.n	8009e76 <_printf_float+0xae>
 8009f44:	9a06      	ldr	r2, [sp, #24]
 8009f46:	2a47      	cmp	r2, #71	; 0x47
 8009f48:	d1be      	bne.n	8009ec8 <_printf_float+0x100>
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d1bc      	bne.n	8009ec8 <_printf_float+0x100>
 8009f4e:	2301      	movs	r3, #1
 8009f50:	e7b9      	b.n	8009ec6 <_printf_float+0xfe>
 8009f52:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009f56:	d118      	bne.n	8009f8a <_printf_float+0x1c2>
 8009f58:	2900      	cmp	r1, #0
 8009f5a:	6863      	ldr	r3, [r4, #4]
 8009f5c:	dd0b      	ble.n	8009f76 <_printf_float+0x1ae>
 8009f5e:	6121      	str	r1, [r4, #16]
 8009f60:	b913      	cbnz	r3, 8009f68 <_printf_float+0x1a0>
 8009f62:	6822      	ldr	r2, [r4, #0]
 8009f64:	07d0      	lsls	r0, r2, #31
 8009f66:	d502      	bpl.n	8009f6e <_printf_float+0x1a6>
 8009f68:	3301      	adds	r3, #1
 8009f6a:	440b      	add	r3, r1
 8009f6c:	6123      	str	r3, [r4, #16]
 8009f6e:	65a1      	str	r1, [r4, #88]	; 0x58
 8009f70:	f04f 0900 	mov.w	r9, #0
 8009f74:	e7de      	b.n	8009f34 <_printf_float+0x16c>
 8009f76:	b913      	cbnz	r3, 8009f7e <_printf_float+0x1b6>
 8009f78:	6822      	ldr	r2, [r4, #0]
 8009f7a:	07d2      	lsls	r2, r2, #31
 8009f7c:	d501      	bpl.n	8009f82 <_printf_float+0x1ba>
 8009f7e:	3302      	adds	r3, #2
 8009f80:	e7f4      	b.n	8009f6c <_printf_float+0x1a4>
 8009f82:	2301      	movs	r3, #1
 8009f84:	e7f2      	b.n	8009f6c <_printf_float+0x1a4>
 8009f86:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009f8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f8c:	4299      	cmp	r1, r3
 8009f8e:	db05      	blt.n	8009f9c <_printf_float+0x1d4>
 8009f90:	6823      	ldr	r3, [r4, #0]
 8009f92:	6121      	str	r1, [r4, #16]
 8009f94:	07d8      	lsls	r0, r3, #31
 8009f96:	d5ea      	bpl.n	8009f6e <_printf_float+0x1a6>
 8009f98:	1c4b      	adds	r3, r1, #1
 8009f9a:	e7e7      	b.n	8009f6c <_printf_float+0x1a4>
 8009f9c:	2900      	cmp	r1, #0
 8009f9e:	bfd4      	ite	le
 8009fa0:	f1c1 0202 	rsble	r2, r1, #2
 8009fa4:	2201      	movgt	r2, #1
 8009fa6:	4413      	add	r3, r2
 8009fa8:	e7e0      	b.n	8009f6c <_printf_float+0x1a4>
 8009faa:	6823      	ldr	r3, [r4, #0]
 8009fac:	055a      	lsls	r2, r3, #21
 8009fae:	d407      	bmi.n	8009fc0 <_printf_float+0x1f8>
 8009fb0:	6923      	ldr	r3, [r4, #16]
 8009fb2:	4642      	mov	r2, r8
 8009fb4:	4631      	mov	r1, r6
 8009fb6:	4628      	mov	r0, r5
 8009fb8:	47b8      	blx	r7
 8009fba:	3001      	adds	r0, #1
 8009fbc:	d12c      	bne.n	800a018 <_printf_float+0x250>
 8009fbe:	e764      	b.n	8009e8a <_printf_float+0xc2>
 8009fc0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009fc4:	f240 80e0 	bls.w	800a188 <_printf_float+0x3c0>
 8009fc8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009fcc:	2200      	movs	r2, #0
 8009fce:	2300      	movs	r3, #0
 8009fd0:	f7f6 fdb2 	bl	8000b38 <__aeabi_dcmpeq>
 8009fd4:	2800      	cmp	r0, #0
 8009fd6:	d034      	beq.n	800a042 <_printf_float+0x27a>
 8009fd8:	4a37      	ldr	r2, [pc, #220]	; (800a0b8 <_printf_float+0x2f0>)
 8009fda:	2301      	movs	r3, #1
 8009fdc:	4631      	mov	r1, r6
 8009fde:	4628      	mov	r0, r5
 8009fe0:	47b8      	blx	r7
 8009fe2:	3001      	adds	r0, #1
 8009fe4:	f43f af51 	beq.w	8009e8a <_printf_float+0xc2>
 8009fe8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009fec:	429a      	cmp	r2, r3
 8009fee:	db02      	blt.n	8009ff6 <_printf_float+0x22e>
 8009ff0:	6823      	ldr	r3, [r4, #0]
 8009ff2:	07d8      	lsls	r0, r3, #31
 8009ff4:	d510      	bpl.n	800a018 <_printf_float+0x250>
 8009ff6:	ee18 3a10 	vmov	r3, s16
 8009ffa:	4652      	mov	r2, sl
 8009ffc:	4631      	mov	r1, r6
 8009ffe:	4628      	mov	r0, r5
 800a000:	47b8      	blx	r7
 800a002:	3001      	adds	r0, #1
 800a004:	f43f af41 	beq.w	8009e8a <_printf_float+0xc2>
 800a008:	f04f 0800 	mov.w	r8, #0
 800a00c:	f104 091a 	add.w	r9, r4, #26
 800a010:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a012:	3b01      	subs	r3, #1
 800a014:	4543      	cmp	r3, r8
 800a016:	dc09      	bgt.n	800a02c <_printf_float+0x264>
 800a018:	6823      	ldr	r3, [r4, #0]
 800a01a:	079b      	lsls	r3, r3, #30
 800a01c:	f100 8105 	bmi.w	800a22a <_printf_float+0x462>
 800a020:	68e0      	ldr	r0, [r4, #12]
 800a022:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a024:	4298      	cmp	r0, r3
 800a026:	bfb8      	it	lt
 800a028:	4618      	movlt	r0, r3
 800a02a:	e730      	b.n	8009e8e <_printf_float+0xc6>
 800a02c:	2301      	movs	r3, #1
 800a02e:	464a      	mov	r2, r9
 800a030:	4631      	mov	r1, r6
 800a032:	4628      	mov	r0, r5
 800a034:	47b8      	blx	r7
 800a036:	3001      	adds	r0, #1
 800a038:	f43f af27 	beq.w	8009e8a <_printf_float+0xc2>
 800a03c:	f108 0801 	add.w	r8, r8, #1
 800a040:	e7e6      	b.n	800a010 <_printf_float+0x248>
 800a042:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a044:	2b00      	cmp	r3, #0
 800a046:	dc39      	bgt.n	800a0bc <_printf_float+0x2f4>
 800a048:	4a1b      	ldr	r2, [pc, #108]	; (800a0b8 <_printf_float+0x2f0>)
 800a04a:	2301      	movs	r3, #1
 800a04c:	4631      	mov	r1, r6
 800a04e:	4628      	mov	r0, r5
 800a050:	47b8      	blx	r7
 800a052:	3001      	adds	r0, #1
 800a054:	f43f af19 	beq.w	8009e8a <_printf_float+0xc2>
 800a058:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a05c:	4313      	orrs	r3, r2
 800a05e:	d102      	bne.n	800a066 <_printf_float+0x29e>
 800a060:	6823      	ldr	r3, [r4, #0]
 800a062:	07d9      	lsls	r1, r3, #31
 800a064:	d5d8      	bpl.n	800a018 <_printf_float+0x250>
 800a066:	ee18 3a10 	vmov	r3, s16
 800a06a:	4652      	mov	r2, sl
 800a06c:	4631      	mov	r1, r6
 800a06e:	4628      	mov	r0, r5
 800a070:	47b8      	blx	r7
 800a072:	3001      	adds	r0, #1
 800a074:	f43f af09 	beq.w	8009e8a <_printf_float+0xc2>
 800a078:	f04f 0900 	mov.w	r9, #0
 800a07c:	f104 0a1a 	add.w	sl, r4, #26
 800a080:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a082:	425b      	negs	r3, r3
 800a084:	454b      	cmp	r3, r9
 800a086:	dc01      	bgt.n	800a08c <_printf_float+0x2c4>
 800a088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a08a:	e792      	b.n	8009fb2 <_printf_float+0x1ea>
 800a08c:	2301      	movs	r3, #1
 800a08e:	4652      	mov	r2, sl
 800a090:	4631      	mov	r1, r6
 800a092:	4628      	mov	r0, r5
 800a094:	47b8      	blx	r7
 800a096:	3001      	adds	r0, #1
 800a098:	f43f aef7 	beq.w	8009e8a <_printf_float+0xc2>
 800a09c:	f109 0901 	add.w	r9, r9, #1
 800a0a0:	e7ee      	b.n	800a080 <_printf_float+0x2b8>
 800a0a2:	bf00      	nop
 800a0a4:	7fefffff 	.word	0x7fefffff
 800a0a8:	0800e734 	.word	0x0800e734
 800a0ac:	0800e738 	.word	0x0800e738
 800a0b0:	0800e740 	.word	0x0800e740
 800a0b4:	0800e73c 	.word	0x0800e73c
 800a0b8:	0800e744 	.word	0x0800e744
 800a0bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a0c0:	429a      	cmp	r2, r3
 800a0c2:	bfa8      	it	ge
 800a0c4:	461a      	movge	r2, r3
 800a0c6:	2a00      	cmp	r2, #0
 800a0c8:	4691      	mov	r9, r2
 800a0ca:	dc37      	bgt.n	800a13c <_printf_float+0x374>
 800a0cc:	f04f 0b00 	mov.w	fp, #0
 800a0d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a0d4:	f104 021a 	add.w	r2, r4, #26
 800a0d8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a0da:	9305      	str	r3, [sp, #20]
 800a0dc:	eba3 0309 	sub.w	r3, r3, r9
 800a0e0:	455b      	cmp	r3, fp
 800a0e2:	dc33      	bgt.n	800a14c <_printf_float+0x384>
 800a0e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	db3b      	blt.n	800a164 <_printf_float+0x39c>
 800a0ec:	6823      	ldr	r3, [r4, #0]
 800a0ee:	07da      	lsls	r2, r3, #31
 800a0f0:	d438      	bmi.n	800a164 <_printf_float+0x39c>
 800a0f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0f4:	9a05      	ldr	r2, [sp, #20]
 800a0f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a0f8:	1a9a      	subs	r2, r3, r2
 800a0fa:	eba3 0901 	sub.w	r9, r3, r1
 800a0fe:	4591      	cmp	r9, r2
 800a100:	bfa8      	it	ge
 800a102:	4691      	movge	r9, r2
 800a104:	f1b9 0f00 	cmp.w	r9, #0
 800a108:	dc35      	bgt.n	800a176 <_printf_float+0x3ae>
 800a10a:	f04f 0800 	mov.w	r8, #0
 800a10e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a112:	f104 0a1a 	add.w	sl, r4, #26
 800a116:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a11a:	1a9b      	subs	r3, r3, r2
 800a11c:	eba3 0309 	sub.w	r3, r3, r9
 800a120:	4543      	cmp	r3, r8
 800a122:	f77f af79 	ble.w	800a018 <_printf_float+0x250>
 800a126:	2301      	movs	r3, #1
 800a128:	4652      	mov	r2, sl
 800a12a:	4631      	mov	r1, r6
 800a12c:	4628      	mov	r0, r5
 800a12e:	47b8      	blx	r7
 800a130:	3001      	adds	r0, #1
 800a132:	f43f aeaa 	beq.w	8009e8a <_printf_float+0xc2>
 800a136:	f108 0801 	add.w	r8, r8, #1
 800a13a:	e7ec      	b.n	800a116 <_printf_float+0x34e>
 800a13c:	4613      	mov	r3, r2
 800a13e:	4631      	mov	r1, r6
 800a140:	4642      	mov	r2, r8
 800a142:	4628      	mov	r0, r5
 800a144:	47b8      	blx	r7
 800a146:	3001      	adds	r0, #1
 800a148:	d1c0      	bne.n	800a0cc <_printf_float+0x304>
 800a14a:	e69e      	b.n	8009e8a <_printf_float+0xc2>
 800a14c:	2301      	movs	r3, #1
 800a14e:	4631      	mov	r1, r6
 800a150:	4628      	mov	r0, r5
 800a152:	9205      	str	r2, [sp, #20]
 800a154:	47b8      	blx	r7
 800a156:	3001      	adds	r0, #1
 800a158:	f43f ae97 	beq.w	8009e8a <_printf_float+0xc2>
 800a15c:	9a05      	ldr	r2, [sp, #20]
 800a15e:	f10b 0b01 	add.w	fp, fp, #1
 800a162:	e7b9      	b.n	800a0d8 <_printf_float+0x310>
 800a164:	ee18 3a10 	vmov	r3, s16
 800a168:	4652      	mov	r2, sl
 800a16a:	4631      	mov	r1, r6
 800a16c:	4628      	mov	r0, r5
 800a16e:	47b8      	blx	r7
 800a170:	3001      	adds	r0, #1
 800a172:	d1be      	bne.n	800a0f2 <_printf_float+0x32a>
 800a174:	e689      	b.n	8009e8a <_printf_float+0xc2>
 800a176:	9a05      	ldr	r2, [sp, #20]
 800a178:	464b      	mov	r3, r9
 800a17a:	4442      	add	r2, r8
 800a17c:	4631      	mov	r1, r6
 800a17e:	4628      	mov	r0, r5
 800a180:	47b8      	blx	r7
 800a182:	3001      	adds	r0, #1
 800a184:	d1c1      	bne.n	800a10a <_printf_float+0x342>
 800a186:	e680      	b.n	8009e8a <_printf_float+0xc2>
 800a188:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a18a:	2a01      	cmp	r2, #1
 800a18c:	dc01      	bgt.n	800a192 <_printf_float+0x3ca>
 800a18e:	07db      	lsls	r3, r3, #31
 800a190:	d538      	bpl.n	800a204 <_printf_float+0x43c>
 800a192:	2301      	movs	r3, #1
 800a194:	4642      	mov	r2, r8
 800a196:	4631      	mov	r1, r6
 800a198:	4628      	mov	r0, r5
 800a19a:	47b8      	blx	r7
 800a19c:	3001      	adds	r0, #1
 800a19e:	f43f ae74 	beq.w	8009e8a <_printf_float+0xc2>
 800a1a2:	ee18 3a10 	vmov	r3, s16
 800a1a6:	4652      	mov	r2, sl
 800a1a8:	4631      	mov	r1, r6
 800a1aa:	4628      	mov	r0, r5
 800a1ac:	47b8      	blx	r7
 800a1ae:	3001      	adds	r0, #1
 800a1b0:	f43f ae6b 	beq.w	8009e8a <_printf_float+0xc2>
 800a1b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	f7f6 fcbc 	bl	8000b38 <__aeabi_dcmpeq>
 800a1c0:	b9d8      	cbnz	r0, 800a1fa <_printf_float+0x432>
 800a1c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1c4:	f108 0201 	add.w	r2, r8, #1
 800a1c8:	3b01      	subs	r3, #1
 800a1ca:	4631      	mov	r1, r6
 800a1cc:	4628      	mov	r0, r5
 800a1ce:	47b8      	blx	r7
 800a1d0:	3001      	adds	r0, #1
 800a1d2:	d10e      	bne.n	800a1f2 <_printf_float+0x42a>
 800a1d4:	e659      	b.n	8009e8a <_printf_float+0xc2>
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	4652      	mov	r2, sl
 800a1da:	4631      	mov	r1, r6
 800a1dc:	4628      	mov	r0, r5
 800a1de:	47b8      	blx	r7
 800a1e0:	3001      	adds	r0, #1
 800a1e2:	f43f ae52 	beq.w	8009e8a <_printf_float+0xc2>
 800a1e6:	f108 0801 	add.w	r8, r8, #1
 800a1ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1ec:	3b01      	subs	r3, #1
 800a1ee:	4543      	cmp	r3, r8
 800a1f0:	dcf1      	bgt.n	800a1d6 <_printf_float+0x40e>
 800a1f2:	464b      	mov	r3, r9
 800a1f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a1f8:	e6dc      	b.n	8009fb4 <_printf_float+0x1ec>
 800a1fa:	f04f 0800 	mov.w	r8, #0
 800a1fe:	f104 0a1a 	add.w	sl, r4, #26
 800a202:	e7f2      	b.n	800a1ea <_printf_float+0x422>
 800a204:	2301      	movs	r3, #1
 800a206:	4642      	mov	r2, r8
 800a208:	e7df      	b.n	800a1ca <_printf_float+0x402>
 800a20a:	2301      	movs	r3, #1
 800a20c:	464a      	mov	r2, r9
 800a20e:	4631      	mov	r1, r6
 800a210:	4628      	mov	r0, r5
 800a212:	47b8      	blx	r7
 800a214:	3001      	adds	r0, #1
 800a216:	f43f ae38 	beq.w	8009e8a <_printf_float+0xc2>
 800a21a:	f108 0801 	add.w	r8, r8, #1
 800a21e:	68e3      	ldr	r3, [r4, #12]
 800a220:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a222:	1a5b      	subs	r3, r3, r1
 800a224:	4543      	cmp	r3, r8
 800a226:	dcf0      	bgt.n	800a20a <_printf_float+0x442>
 800a228:	e6fa      	b.n	800a020 <_printf_float+0x258>
 800a22a:	f04f 0800 	mov.w	r8, #0
 800a22e:	f104 0919 	add.w	r9, r4, #25
 800a232:	e7f4      	b.n	800a21e <_printf_float+0x456>

0800a234 <_printf_common>:
 800a234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a238:	4616      	mov	r6, r2
 800a23a:	4699      	mov	r9, r3
 800a23c:	688a      	ldr	r2, [r1, #8]
 800a23e:	690b      	ldr	r3, [r1, #16]
 800a240:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a244:	4293      	cmp	r3, r2
 800a246:	bfb8      	it	lt
 800a248:	4613      	movlt	r3, r2
 800a24a:	6033      	str	r3, [r6, #0]
 800a24c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a250:	4607      	mov	r7, r0
 800a252:	460c      	mov	r4, r1
 800a254:	b10a      	cbz	r2, 800a25a <_printf_common+0x26>
 800a256:	3301      	adds	r3, #1
 800a258:	6033      	str	r3, [r6, #0]
 800a25a:	6823      	ldr	r3, [r4, #0]
 800a25c:	0699      	lsls	r1, r3, #26
 800a25e:	bf42      	ittt	mi
 800a260:	6833      	ldrmi	r3, [r6, #0]
 800a262:	3302      	addmi	r3, #2
 800a264:	6033      	strmi	r3, [r6, #0]
 800a266:	6825      	ldr	r5, [r4, #0]
 800a268:	f015 0506 	ands.w	r5, r5, #6
 800a26c:	d106      	bne.n	800a27c <_printf_common+0x48>
 800a26e:	f104 0a19 	add.w	sl, r4, #25
 800a272:	68e3      	ldr	r3, [r4, #12]
 800a274:	6832      	ldr	r2, [r6, #0]
 800a276:	1a9b      	subs	r3, r3, r2
 800a278:	42ab      	cmp	r3, r5
 800a27a:	dc26      	bgt.n	800a2ca <_printf_common+0x96>
 800a27c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a280:	1e13      	subs	r3, r2, #0
 800a282:	6822      	ldr	r2, [r4, #0]
 800a284:	bf18      	it	ne
 800a286:	2301      	movne	r3, #1
 800a288:	0692      	lsls	r2, r2, #26
 800a28a:	d42b      	bmi.n	800a2e4 <_printf_common+0xb0>
 800a28c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a290:	4649      	mov	r1, r9
 800a292:	4638      	mov	r0, r7
 800a294:	47c0      	blx	r8
 800a296:	3001      	adds	r0, #1
 800a298:	d01e      	beq.n	800a2d8 <_printf_common+0xa4>
 800a29a:	6823      	ldr	r3, [r4, #0]
 800a29c:	68e5      	ldr	r5, [r4, #12]
 800a29e:	6832      	ldr	r2, [r6, #0]
 800a2a0:	f003 0306 	and.w	r3, r3, #6
 800a2a4:	2b04      	cmp	r3, #4
 800a2a6:	bf08      	it	eq
 800a2a8:	1aad      	subeq	r5, r5, r2
 800a2aa:	68a3      	ldr	r3, [r4, #8]
 800a2ac:	6922      	ldr	r2, [r4, #16]
 800a2ae:	bf0c      	ite	eq
 800a2b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a2b4:	2500      	movne	r5, #0
 800a2b6:	4293      	cmp	r3, r2
 800a2b8:	bfc4      	itt	gt
 800a2ba:	1a9b      	subgt	r3, r3, r2
 800a2bc:	18ed      	addgt	r5, r5, r3
 800a2be:	2600      	movs	r6, #0
 800a2c0:	341a      	adds	r4, #26
 800a2c2:	42b5      	cmp	r5, r6
 800a2c4:	d11a      	bne.n	800a2fc <_printf_common+0xc8>
 800a2c6:	2000      	movs	r0, #0
 800a2c8:	e008      	b.n	800a2dc <_printf_common+0xa8>
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	4652      	mov	r2, sl
 800a2ce:	4649      	mov	r1, r9
 800a2d0:	4638      	mov	r0, r7
 800a2d2:	47c0      	blx	r8
 800a2d4:	3001      	adds	r0, #1
 800a2d6:	d103      	bne.n	800a2e0 <_printf_common+0xac>
 800a2d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a2dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2e0:	3501      	adds	r5, #1
 800a2e2:	e7c6      	b.n	800a272 <_printf_common+0x3e>
 800a2e4:	18e1      	adds	r1, r4, r3
 800a2e6:	1c5a      	adds	r2, r3, #1
 800a2e8:	2030      	movs	r0, #48	; 0x30
 800a2ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a2ee:	4422      	add	r2, r4
 800a2f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a2f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a2f8:	3302      	adds	r3, #2
 800a2fa:	e7c7      	b.n	800a28c <_printf_common+0x58>
 800a2fc:	2301      	movs	r3, #1
 800a2fe:	4622      	mov	r2, r4
 800a300:	4649      	mov	r1, r9
 800a302:	4638      	mov	r0, r7
 800a304:	47c0      	blx	r8
 800a306:	3001      	adds	r0, #1
 800a308:	d0e6      	beq.n	800a2d8 <_printf_common+0xa4>
 800a30a:	3601      	adds	r6, #1
 800a30c:	e7d9      	b.n	800a2c2 <_printf_common+0x8e>
	...

0800a310 <_printf_i>:
 800a310:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a314:	7e0f      	ldrb	r7, [r1, #24]
 800a316:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a318:	2f78      	cmp	r7, #120	; 0x78
 800a31a:	4691      	mov	r9, r2
 800a31c:	4680      	mov	r8, r0
 800a31e:	460c      	mov	r4, r1
 800a320:	469a      	mov	sl, r3
 800a322:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a326:	d807      	bhi.n	800a338 <_printf_i+0x28>
 800a328:	2f62      	cmp	r7, #98	; 0x62
 800a32a:	d80a      	bhi.n	800a342 <_printf_i+0x32>
 800a32c:	2f00      	cmp	r7, #0
 800a32e:	f000 80d8 	beq.w	800a4e2 <_printf_i+0x1d2>
 800a332:	2f58      	cmp	r7, #88	; 0x58
 800a334:	f000 80a3 	beq.w	800a47e <_printf_i+0x16e>
 800a338:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a33c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a340:	e03a      	b.n	800a3b8 <_printf_i+0xa8>
 800a342:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a346:	2b15      	cmp	r3, #21
 800a348:	d8f6      	bhi.n	800a338 <_printf_i+0x28>
 800a34a:	a101      	add	r1, pc, #4	; (adr r1, 800a350 <_printf_i+0x40>)
 800a34c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a350:	0800a3a9 	.word	0x0800a3a9
 800a354:	0800a3bd 	.word	0x0800a3bd
 800a358:	0800a339 	.word	0x0800a339
 800a35c:	0800a339 	.word	0x0800a339
 800a360:	0800a339 	.word	0x0800a339
 800a364:	0800a339 	.word	0x0800a339
 800a368:	0800a3bd 	.word	0x0800a3bd
 800a36c:	0800a339 	.word	0x0800a339
 800a370:	0800a339 	.word	0x0800a339
 800a374:	0800a339 	.word	0x0800a339
 800a378:	0800a339 	.word	0x0800a339
 800a37c:	0800a4c9 	.word	0x0800a4c9
 800a380:	0800a3ed 	.word	0x0800a3ed
 800a384:	0800a4ab 	.word	0x0800a4ab
 800a388:	0800a339 	.word	0x0800a339
 800a38c:	0800a339 	.word	0x0800a339
 800a390:	0800a4eb 	.word	0x0800a4eb
 800a394:	0800a339 	.word	0x0800a339
 800a398:	0800a3ed 	.word	0x0800a3ed
 800a39c:	0800a339 	.word	0x0800a339
 800a3a0:	0800a339 	.word	0x0800a339
 800a3a4:	0800a4b3 	.word	0x0800a4b3
 800a3a8:	682b      	ldr	r3, [r5, #0]
 800a3aa:	1d1a      	adds	r2, r3, #4
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	602a      	str	r2, [r5, #0]
 800a3b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a3b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a3b8:	2301      	movs	r3, #1
 800a3ba:	e0a3      	b.n	800a504 <_printf_i+0x1f4>
 800a3bc:	6820      	ldr	r0, [r4, #0]
 800a3be:	6829      	ldr	r1, [r5, #0]
 800a3c0:	0606      	lsls	r6, r0, #24
 800a3c2:	f101 0304 	add.w	r3, r1, #4
 800a3c6:	d50a      	bpl.n	800a3de <_printf_i+0xce>
 800a3c8:	680e      	ldr	r6, [r1, #0]
 800a3ca:	602b      	str	r3, [r5, #0]
 800a3cc:	2e00      	cmp	r6, #0
 800a3ce:	da03      	bge.n	800a3d8 <_printf_i+0xc8>
 800a3d0:	232d      	movs	r3, #45	; 0x2d
 800a3d2:	4276      	negs	r6, r6
 800a3d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3d8:	485e      	ldr	r0, [pc, #376]	; (800a554 <_printf_i+0x244>)
 800a3da:	230a      	movs	r3, #10
 800a3dc:	e019      	b.n	800a412 <_printf_i+0x102>
 800a3de:	680e      	ldr	r6, [r1, #0]
 800a3e0:	602b      	str	r3, [r5, #0]
 800a3e2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a3e6:	bf18      	it	ne
 800a3e8:	b236      	sxthne	r6, r6
 800a3ea:	e7ef      	b.n	800a3cc <_printf_i+0xbc>
 800a3ec:	682b      	ldr	r3, [r5, #0]
 800a3ee:	6820      	ldr	r0, [r4, #0]
 800a3f0:	1d19      	adds	r1, r3, #4
 800a3f2:	6029      	str	r1, [r5, #0]
 800a3f4:	0601      	lsls	r1, r0, #24
 800a3f6:	d501      	bpl.n	800a3fc <_printf_i+0xec>
 800a3f8:	681e      	ldr	r6, [r3, #0]
 800a3fa:	e002      	b.n	800a402 <_printf_i+0xf2>
 800a3fc:	0646      	lsls	r6, r0, #25
 800a3fe:	d5fb      	bpl.n	800a3f8 <_printf_i+0xe8>
 800a400:	881e      	ldrh	r6, [r3, #0]
 800a402:	4854      	ldr	r0, [pc, #336]	; (800a554 <_printf_i+0x244>)
 800a404:	2f6f      	cmp	r7, #111	; 0x6f
 800a406:	bf0c      	ite	eq
 800a408:	2308      	moveq	r3, #8
 800a40a:	230a      	movne	r3, #10
 800a40c:	2100      	movs	r1, #0
 800a40e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a412:	6865      	ldr	r5, [r4, #4]
 800a414:	60a5      	str	r5, [r4, #8]
 800a416:	2d00      	cmp	r5, #0
 800a418:	bfa2      	ittt	ge
 800a41a:	6821      	ldrge	r1, [r4, #0]
 800a41c:	f021 0104 	bicge.w	r1, r1, #4
 800a420:	6021      	strge	r1, [r4, #0]
 800a422:	b90e      	cbnz	r6, 800a428 <_printf_i+0x118>
 800a424:	2d00      	cmp	r5, #0
 800a426:	d04d      	beq.n	800a4c4 <_printf_i+0x1b4>
 800a428:	4615      	mov	r5, r2
 800a42a:	fbb6 f1f3 	udiv	r1, r6, r3
 800a42e:	fb03 6711 	mls	r7, r3, r1, r6
 800a432:	5dc7      	ldrb	r7, [r0, r7]
 800a434:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a438:	4637      	mov	r7, r6
 800a43a:	42bb      	cmp	r3, r7
 800a43c:	460e      	mov	r6, r1
 800a43e:	d9f4      	bls.n	800a42a <_printf_i+0x11a>
 800a440:	2b08      	cmp	r3, #8
 800a442:	d10b      	bne.n	800a45c <_printf_i+0x14c>
 800a444:	6823      	ldr	r3, [r4, #0]
 800a446:	07de      	lsls	r6, r3, #31
 800a448:	d508      	bpl.n	800a45c <_printf_i+0x14c>
 800a44a:	6923      	ldr	r3, [r4, #16]
 800a44c:	6861      	ldr	r1, [r4, #4]
 800a44e:	4299      	cmp	r1, r3
 800a450:	bfde      	ittt	le
 800a452:	2330      	movle	r3, #48	; 0x30
 800a454:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a458:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a45c:	1b52      	subs	r2, r2, r5
 800a45e:	6122      	str	r2, [r4, #16]
 800a460:	f8cd a000 	str.w	sl, [sp]
 800a464:	464b      	mov	r3, r9
 800a466:	aa03      	add	r2, sp, #12
 800a468:	4621      	mov	r1, r4
 800a46a:	4640      	mov	r0, r8
 800a46c:	f7ff fee2 	bl	800a234 <_printf_common>
 800a470:	3001      	adds	r0, #1
 800a472:	d14c      	bne.n	800a50e <_printf_i+0x1fe>
 800a474:	f04f 30ff 	mov.w	r0, #4294967295
 800a478:	b004      	add	sp, #16
 800a47a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a47e:	4835      	ldr	r0, [pc, #212]	; (800a554 <_printf_i+0x244>)
 800a480:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a484:	6829      	ldr	r1, [r5, #0]
 800a486:	6823      	ldr	r3, [r4, #0]
 800a488:	f851 6b04 	ldr.w	r6, [r1], #4
 800a48c:	6029      	str	r1, [r5, #0]
 800a48e:	061d      	lsls	r5, r3, #24
 800a490:	d514      	bpl.n	800a4bc <_printf_i+0x1ac>
 800a492:	07df      	lsls	r7, r3, #31
 800a494:	bf44      	itt	mi
 800a496:	f043 0320 	orrmi.w	r3, r3, #32
 800a49a:	6023      	strmi	r3, [r4, #0]
 800a49c:	b91e      	cbnz	r6, 800a4a6 <_printf_i+0x196>
 800a49e:	6823      	ldr	r3, [r4, #0]
 800a4a0:	f023 0320 	bic.w	r3, r3, #32
 800a4a4:	6023      	str	r3, [r4, #0]
 800a4a6:	2310      	movs	r3, #16
 800a4a8:	e7b0      	b.n	800a40c <_printf_i+0xfc>
 800a4aa:	6823      	ldr	r3, [r4, #0]
 800a4ac:	f043 0320 	orr.w	r3, r3, #32
 800a4b0:	6023      	str	r3, [r4, #0]
 800a4b2:	2378      	movs	r3, #120	; 0x78
 800a4b4:	4828      	ldr	r0, [pc, #160]	; (800a558 <_printf_i+0x248>)
 800a4b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a4ba:	e7e3      	b.n	800a484 <_printf_i+0x174>
 800a4bc:	0659      	lsls	r1, r3, #25
 800a4be:	bf48      	it	mi
 800a4c0:	b2b6      	uxthmi	r6, r6
 800a4c2:	e7e6      	b.n	800a492 <_printf_i+0x182>
 800a4c4:	4615      	mov	r5, r2
 800a4c6:	e7bb      	b.n	800a440 <_printf_i+0x130>
 800a4c8:	682b      	ldr	r3, [r5, #0]
 800a4ca:	6826      	ldr	r6, [r4, #0]
 800a4cc:	6961      	ldr	r1, [r4, #20]
 800a4ce:	1d18      	adds	r0, r3, #4
 800a4d0:	6028      	str	r0, [r5, #0]
 800a4d2:	0635      	lsls	r5, r6, #24
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	d501      	bpl.n	800a4dc <_printf_i+0x1cc>
 800a4d8:	6019      	str	r1, [r3, #0]
 800a4da:	e002      	b.n	800a4e2 <_printf_i+0x1d2>
 800a4dc:	0670      	lsls	r0, r6, #25
 800a4de:	d5fb      	bpl.n	800a4d8 <_printf_i+0x1c8>
 800a4e0:	8019      	strh	r1, [r3, #0]
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	6123      	str	r3, [r4, #16]
 800a4e6:	4615      	mov	r5, r2
 800a4e8:	e7ba      	b.n	800a460 <_printf_i+0x150>
 800a4ea:	682b      	ldr	r3, [r5, #0]
 800a4ec:	1d1a      	adds	r2, r3, #4
 800a4ee:	602a      	str	r2, [r5, #0]
 800a4f0:	681d      	ldr	r5, [r3, #0]
 800a4f2:	6862      	ldr	r2, [r4, #4]
 800a4f4:	2100      	movs	r1, #0
 800a4f6:	4628      	mov	r0, r5
 800a4f8:	f7f5 feaa 	bl	8000250 <memchr>
 800a4fc:	b108      	cbz	r0, 800a502 <_printf_i+0x1f2>
 800a4fe:	1b40      	subs	r0, r0, r5
 800a500:	6060      	str	r0, [r4, #4]
 800a502:	6863      	ldr	r3, [r4, #4]
 800a504:	6123      	str	r3, [r4, #16]
 800a506:	2300      	movs	r3, #0
 800a508:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a50c:	e7a8      	b.n	800a460 <_printf_i+0x150>
 800a50e:	6923      	ldr	r3, [r4, #16]
 800a510:	462a      	mov	r2, r5
 800a512:	4649      	mov	r1, r9
 800a514:	4640      	mov	r0, r8
 800a516:	47d0      	blx	sl
 800a518:	3001      	adds	r0, #1
 800a51a:	d0ab      	beq.n	800a474 <_printf_i+0x164>
 800a51c:	6823      	ldr	r3, [r4, #0]
 800a51e:	079b      	lsls	r3, r3, #30
 800a520:	d413      	bmi.n	800a54a <_printf_i+0x23a>
 800a522:	68e0      	ldr	r0, [r4, #12]
 800a524:	9b03      	ldr	r3, [sp, #12]
 800a526:	4298      	cmp	r0, r3
 800a528:	bfb8      	it	lt
 800a52a:	4618      	movlt	r0, r3
 800a52c:	e7a4      	b.n	800a478 <_printf_i+0x168>
 800a52e:	2301      	movs	r3, #1
 800a530:	4632      	mov	r2, r6
 800a532:	4649      	mov	r1, r9
 800a534:	4640      	mov	r0, r8
 800a536:	47d0      	blx	sl
 800a538:	3001      	adds	r0, #1
 800a53a:	d09b      	beq.n	800a474 <_printf_i+0x164>
 800a53c:	3501      	adds	r5, #1
 800a53e:	68e3      	ldr	r3, [r4, #12]
 800a540:	9903      	ldr	r1, [sp, #12]
 800a542:	1a5b      	subs	r3, r3, r1
 800a544:	42ab      	cmp	r3, r5
 800a546:	dcf2      	bgt.n	800a52e <_printf_i+0x21e>
 800a548:	e7eb      	b.n	800a522 <_printf_i+0x212>
 800a54a:	2500      	movs	r5, #0
 800a54c:	f104 0619 	add.w	r6, r4, #25
 800a550:	e7f5      	b.n	800a53e <_printf_i+0x22e>
 800a552:	bf00      	nop
 800a554:	0800e746 	.word	0x0800e746
 800a558:	0800e757 	.word	0x0800e757

0800a55c <_scanf_float>:
 800a55c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a560:	b087      	sub	sp, #28
 800a562:	4617      	mov	r7, r2
 800a564:	9303      	str	r3, [sp, #12]
 800a566:	688b      	ldr	r3, [r1, #8]
 800a568:	1e5a      	subs	r2, r3, #1
 800a56a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a56e:	bf83      	ittte	hi
 800a570:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a574:	195b      	addhi	r3, r3, r5
 800a576:	9302      	strhi	r3, [sp, #8]
 800a578:	2300      	movls	r3, #0
 800a57a:	bf86      	itte	hi
 800a57c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a580:	608b      	strhi	r3, [r1, #8]
 800a582:	9302      	strls	r3, [sp, #8]
 800a584:	680b      	ldr	r3, [r1, #0]
 800a586:	468b      	mov	fp, r1
 800a588:	2500      	movs	r5, #0
 800a58a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a58e:	f84b 3b1c 	str.w	r3, [fp], #28
 800a592:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a596:	4680      	mov	r8, r0
 800a598:	460c      	mov	r4, r1
 800a59a:	465e      	mov	r6, fp
 800a59c:	46aa      	mov	sl, r5
 800a59e:	46a9      	mov	r9, r5
 800a5a0:	9501      	str	r5, [sp, #4]
 800a5a2:	68a2      	ldr	r2, [r4, #8]
 800a5a4:	b152      	cbz	r2, 800a5bc <_scanf_float+0x60>
 800a5a6:	683b      	ldr	r3, [r7, #0]
 800a5a8:	781b      	ldrb	r3, [r3, #0]
 800a5aa:	2b4e      	cmp	r3, #78	; 0x4e
 800a5ac:	d864      	bhi.n	800a678 <_scanf_float+0x11c>
 800a5ae:	2b40      	cmp	r3, #64	; 0x40
 800a5b0:	d83c      	bhi.n	800a62c <_scanf_float+0xd0>
 800a5b2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a5b6:	b2c8      	uxtb	r0, r1
 800a5b8:	280e      	cmp	r0, #14
 800a5ba:	d93a      	bls.n	800a632 <_scanf_float+0xd6>
 800a5bc:	f1b9 0f00 	cmp.w	r9, #0
 800a5c0:	d003      	beq.n	800a5ca <_scanf_float+0x6e>
 800a5c2:	6823      	ldr	r3, [r4, #0]
 800a5c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a5c8:	6023      	str	r3, [r4, #0]
 800a5ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a5ce:	f1ba 0f01 	cmp.w	sl, #1
 800a5d2:	f200 8113 	bhi.w	800a7fc <_scanf_float+0x2a0>
 800a5d6:	455e      	cmp	r6, fp
 800a5d8:	f200 8105 	bhi.w	800a7e6 <_scanf_float+0x28a>
 800a5dc:	2501      	movs	r5, #1
 800a5de:	4628      	mov	r0, r5
 800a5e0:	b007      	add	sp, #28
 800a5e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5e6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800a5ea:	2a0d      	cmp	r2, #13
 800a5ec:	d8e6      	bhi.n	800a5bc <_scanf_float+0x60>
 800a5ee:	a101      	add	r1, pc, #4	; (adr r1, 800a5f4 <_scanf_float+0x98>)
 800a5f0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a5f4:	0800a733 	.word	0x0800a733
 800a5f8:	0800a5bd 	.word	0x0800a5bd
 800a5fc:	0800a5bd 	.word	0x0800a5bd
 800a600:	0800a5bd 	.word	0x0800a5bd
 800a604:	0800a793 	.word	0x0800a793
 800a608:	0800a76b 	.word	0x0800a76b
 800a60c:	0800a5bd 	.word	0x0800a5bd
 800a610:	0800a5bd 	.word	0x0800a5bd
 800a614:	0800a741 	.word	0x0800a741
 800a618:	0800a5bd 	.word	0x0800a5bd
 800a61c:	0800a5bd 	.word	0x0800a5bd
 800a620:	0800a5bd 	.word	0x0800a5bd
 800a624:	0800a5bd 	.word	0x0800a5bd
 800a628:	0800a6f9 	.word	0x0800a6f9
 800a62c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800a630:	e7db      	b.n	800a5ea <_scanf_float+0x8e>
 800a632:	290e      	cmp	r1, #14
 800a634:	d8c2      	bhi.n	800a5bc <_scanf_float+0x60>
 800a636:	a001      	add	r0, pc, #4	; (adr r0, 800a63c <_scanf_float+0xe0>)
 800a638:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a63c:	0800a6eb 	.word	0x0800a6eb
 800a640:	0800a5bd 	.word	0x0800a5bd
 800a644:	0800a6eb 	.word	0x0800a6eb
 800a648:	0800a77f 	.word	0x0800a77f
 800a64c:	0800a5bd 	.word	0x0800a5bd
 800a650:	0800a699 	.word	0x0800a699
 800a654:	0800a6d5 	.word	0x0800a6d5
 800a658:	0800a6d5 	.word	0x0800a6d5
 800a65c:	0800a6d5 	.word	0x0800a6d5
 800a660:	0800a6d5 	.word	0x0800a6d5
 800a664:	0800a6d5 	.word	0x0800a6d5
 800a668:	0800a6d5 	.word	0x0800a6d5
 800a66c:	0800a6d5 	.word	0x0800a6d5
 800a670:	0800a6d5 	.word	0x0800a6d5
 800a674:	0800a6d5 	.word	0x0800a6d5
 800a678:	2b6e      	cmp	r3, #110	; 0x6e
 800a67a:	d809      	bhi.n	800a690 <_scanf_float+0x134>
 800a67c:	2b60      	cmp	r3, #96	; 0x60
 800a67e:	d8b2      	bhi.n	800a5e6 <_scanf_float+0x8a>
 800a680:	2b54      	cmp	r3, #84	; 0x54
 800a682:	d077      	beq.n	800a774 <_scanf_float+0x218>
 800a684:	2b59      	cmp	r3, #89	; 0x59
 800a686:	d199      	bne.n	800a5bc <_scanf_float+0x60>
 800a688:	2d07      	cmp	r5, #7
 800a68a:	d197      	bne.n	800a5bc <_scanf_float+0x60>
 800a68c:	2508      	movs	r5, #8
 800a68e:	e029      	b.n	800a6e4 <_scanf_float+0x188>
 800a690:	2b74      	cmp	r3, #116	; 0x74
 800a692:	d06f      	beq.n	800a774 <_scanf_float+0x218>
 800a694:	2b79      	cmp	r3, #121	; 0x79
 800a696:	e7f6      	b.n	800a686 <_scanf_float+0x12a>
 800a698:	6821      	ldr	r1, [r4, #0]
 800a69a:	05c8      	lsls	r0, r1, #23
 800a69c:	d51a      	bpl.n	800a6d4 <_scanf_float+0x178>
 800a69e:	9b02      	ldr	r3, [sp, #8]
 800a6a0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800a6a4:	6021      	str	r1, [r4, #0]
 800a6a6:	f109 0901 	add.w	r9, r9, #1
 800a6aa:	b11b      	cbz	r3, 800a6b4 <_scanf_float+0x158>
 800a6ac:	3b01      	subs	r3, #1
 800a6ae:	3201      	adds	r2, #1
 800a6b0:	9302      	str	r3, [sp, #8]
 800a6b2:	60a2      	str	r2, [r4, #8]
 800a6b4:	68a3      	ldr	r3, [r4, #8]
 800a6b6:	3b01      	subs	r3, #1
 800a6b8:	60a3      	str	r3, [r4, #8]
 800a6ba:	6923      	ldr	r3, [r4, #16]
 800a6bc:	3301      	adds	r3, #1
 800a6be:	6123      	str	r3, [r4, #16]
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	3b01      	subs	r3, #1
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	607b      	str	r3, [r7, #4]
 800a6c8:	f340 8084 	ble.w	800a7d4 <_scanf_float+0x278>
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	3301      	adds	r3, #1
 800a6d0:	603b      	str	r3, [r7, #0]
 800a6d2:	e766      	b.n	800a5a2 <_scanf_float+0x46>
 800a6d4:	eb1a 0f05 	cmn.w	sl, r5
 800a6d8:	f47f af70 	bne.w	800a5bc <_scanf_float+0x60>
 800a6dc:	6822      	ldr	r2, [r4, #0]
 800a6de:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800a6e2:	6022      	str	r2, [r4, #0]
 800a6e4:	f806 3b01 	strb.w	r3, [r6], #1
 800a6e8:	e7e4      	b.n	800a6b4 <_scanf_float+0x158>
 800a6ea:	6822      	ldr	r2, [r4, #0]
 800a6ec:	0610      	lsls	r0, r2, #24
 800a6ee:	f57f af65 	bpl.w	800a5bc <_scanf_float+0x60>
 800a6f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a6f6:	e7f4      	b.n	800a6e2 <_scanf_float+0x186>
 800a6f8:	f1ba 0f00 	cmp.w	sl, #0
 800a6fc:	d10e      	bne.n	800a71c <_scanf_float+0x1c0>
 800a6fe:	f1b9 0f00 	cmp.w	r9, #0
 800a702:	d10e      	bne.n	800a722 <_scanf_float+0x1c6>
 800a704:	6822      	ldr	r2, [r4, #0]
 800a706:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a70a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a70e:	d108      	bne.n	800a722 <_scanf_float+0x1c6>
 800a710:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a714:	6022      	str	r2, [r4, #0]
 800a716:	f04f 0a01 	mov.w	sl, #1
 800a71a:	e7e3      	b.n	800a6e4 <_scanf_float+0x188>
 800a71c:	f1ba 0f02 	cmp.w	sl, #2
 800a720:	d055      	beq.n	800a7ce <_scanf_float+0x272>
 800a722:	2d01      	cmp	r5, #1
 800a724:	d002      	beq.n	800a72c <_scanf_float+0x1d0>
 800a726:	2d04      	cmp	r5, #4
 800a728:	f47f af48 	bne.w	800a5bc <_scanf_float+0x60>
 800a72c:	3501      	adds	r5, #1
 800a72e:	b2ed      	uxtb	r5, r5
 800a730:	e7d8      	b.n	800a6e4 <_scanf_float+0x188>
 800a732:	f1ba 0f01 	cmp.w	sl, #1
 800a736:	f47f af41 	bne.w	800a5bc <_scanf_float+0x60>
 800a73a:	f04f 0a02 	mov.w	sl, #2
 800a73e:	e7d1      	b.n	800a6e4 <_scanf_float+0x188>
 800a740:	b97d      	cbnz	r5, 800a762 <_scanf_float+0x206>
 800a742:	f1b9 0f00 	cmp.w	r9, #0
 800a746:	f47f af3c 	bne.w	800a5c2 <_scanf_float+0x66>
 800a74a:	6822      	ldr	r2, [r4, #0]
 800a74c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a750:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a754:	f47f af39 	bne.w	800a5ca <_scanf_float+0x6e>
 800a758:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a75c:	6022      	str	r2, [r4, #0]
 800a75e:	2501      	movs	r5, #1
 800a760:	e7c0      	b.n	800a6e4 <_scanf_float+0x188>
 800a762:	2d03      	cmp	r5, #3
 800a764:	d0e2      	beq.n	800a72c <_scanf_float+0x1d0>
 800a766:	2d05      	cmp	r5, #5
 800a768:	e7de      	b.n	800a728 <_scanf_float+0x1cc>
 800a76a:	2d02      	cmp	r5, #2
 800a76c:	f47f af26 	bne.w	800a5bc <_scanf_float+0x60>
 800a770:	2503      	movs	r5, #3
 800a772:	e7b7      	b.n	800a6e4 <_scanf_float+0x188>
 800a774:	2d06      	cmp	r5, #6
 800a776:	f47f af21 	bne.w	800a5bc <_scanf_float+0x60>
 800a77a:	2507      	movs	r5, #7
 800a77c:	e7b2      	b.n	800a6e4 <_scanf_float+0x188>
 800a77e:	6822      	ldr	r2, [r4, #0]
 800a780:	0591      	lsls	r1, r2, #22
 800a782:	f57f af1b 	bpl.w	800a5bc <_scanf_float+0x60>
 800a786:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800a78a:	6022      	str	r2, [r4, #0]
 800a78c:	f8cd 9004 	str.w	r9, [sp, #4]
 800a790:	e7a8      	b.n	800a6e4 <_scanf_float+0x188>
 800a792:	6822      	ldr	r2, [r4, #0]
 800a794:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800a798:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a79c:	d006      	beq.n	800a7ac <_scanf_float+0x250>
 800a79e:	0550      	lsls	r0, r2, #21
 800a7a0:	f57f af0c 	bpl.w	800a5bc <_scanf_float+0x60>
 800a7a4:	f1b9 0f00 	cmp.w	r9, #0
 800a7a8:	f43f af0f 	beq.w	800a5ca <_scanf_float+0x6e>
 800a7ac:	0591      	lsls	r1, r2, #22
 800a7ae:	bf58      	it	pl
 800a7b0:	9901      	ldrpl	r1, [sp, #4]
 800a7b2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a7b6:	bf58      	it	pl
 800a7b8:	eba9 0101 	subpl.w	r1, r9, r1
 800a7bc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800a7c0:	bf58      	it	pl
 800a7c2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a7c6:	6022      	str	r2, [r4, #0]
 800a7c8:	f04f 0900 	mov.w	r9, #0
 800a7cc:	e78a      	b.n	800a6e4 <_scanf_float+0x188>
 800a7ce:	f04f 0a03 	mov.w	sl, #3
 800a7d2:	e787      	b.n	800a6e4 <_scanf_float+0x188>
 800a7d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a7d8:	4639      	mov	r1, r7
 800a7da:	4640      	mov	r0, r8
 800a7dc:	4798      	blx	r3
 800a7de:	2800      	cmp	r0, #0
 800a7e0:	f43f aedf 	beq.w	800a5a2 <_scanf_float+0x46>
 800a7e4:	e6ea      	b.n	800a5bc <_scanf_float+0x60>
 800a7e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a7ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a7ee:	463a      	mov	r2, r7
 800a7f0:	4640      	mov	r0, r8
 800a7f2:	4798      	blx	r3
 800a7f4:	6923      	ldr	r3, [r4, #16]
 800a7f6:	3b01      	subs	r3, #1
 800a7f8:	6123      	str	r3, [r4, #16]
 800a7fa:	e6ec      	b.n	800a5d6 <_scanf_float+0x7a>
 800a7fc:	1e6b      	subs	r3, r5, #1
 800a7fe:	2b06      	cmp	r3, #6
 800a800:	d825      	bhi.n	800a84e <_scanf_float+0x2f2>
 800a802:	2d02      	cmp	r5, #2
 800a804:	d836      	bhi.n	800a874 <_scanf_float+0x318>
 800a806:	455e      	cmp	r6, fp
 800a808:	f67f aee8 	bls.w	800a5dc <_scanf_float+0x80>
 800a80c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a810:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a814:	463a      	mov	r2, r7
 800a816:	4640      	mov	r0, r8
 800a818:	4798      	blx	r3
 800a81a:	6923      	ldr	r3, [r4, #16]
 800a81c:	3b01      	subs	r3, #1
 800a81e:	6123      	str	r3, [r4, #16]
 800a820:	e7f1      	b.n	800a806 <_scanf_float+0x2aa>
 800a822:	9802      	ldr	r0, [sp, #8]
 800a824:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a828:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800a82c:	9002      	str	r0, [sp, #8]
 800a82e:	463a      	mov	r2, r7
 800a830:	4640      	mov	r0, r8
 800a832:	4798      	blx	r3
 800a834:	6923      	ldr	r3, [r4, #16]
 800a836:	3b01      	subs	r3, #1
 800a838:	6123      	str	r3, [r4, #16]
 800a83a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a83e:	fa5f fa8a 	uxtb.w	sl, sl
 800a842:	f1ba 0f02 	cmp.w	sl, #2
 800a846:	d1ec      	bne.n	800a822 <_scanf_float+0x2c6>
 800a848:	3d03      	subs	r5, #3
 800a84a:	b2ed      	uxtb	r5, r5
 800a84c:	1b76      	subs	r6, r6, r5
 800a84e:	6823      	ldr	r3, [r4, #0]
 800a850:	05da      	lsls	r2, r3, #23
 800a852:	d52f      	bpl.n	800a8b4 <_scanf_float+0x358>
 800a854:	055b      	lsls	r3, r3, #21
 800a856:	d510      	bpl.n	800a87a <_scanf_float+0x31e>
 800a858:	455e      	cmp	r6, fp
 800a85a:	f67f aebf 	bls.w	800a5dc <_scanf_float+0x80>
 800a85e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a862:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a866:	463a      	mov	r2, r7
 800a868:	4640      	mov	r0, r8
 800a86a:	4798      	blx	r3
 800a86c:	6923      	ldr	r3, [r4, #16]
 800a86e:	3b01      	subs	r3, #1
 800a870:	6123      	str	r3, [r4, #16]
 800a872:	e7f1      	b.n	800a858 <_scanf_float+0x2fc>
 800a874:	46aa      	mov	sl, r5
 800a876:	9602      	str	r6, [sp, #8]
 800a878:	e7df      	b.n	800a83a <_scanf_float+0x2de>
 800a87a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a87e:	6923      	ldr	r3, [r4, #16]
 800a880:	2965      	cmp	r1, #101	; 0x65
 800a882:	f103 33ff 	add.w	r3, r3, #4294967295
 800a886:	f106 35ff 	add.w	r5, r6, #4294967295
 800a88a:	6123      	str	r3, [r4, #16]
 800a88c:	d00c      	beq.n	800a8a8 <_scanf_float+0x34c>
 800a88e:	2945      	cmp	r1, #69	; 0x45
 800a890:	d00a      	beq.n	800a8a8 <_scanf_float+0x34c>
 800a892:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a896:	463a      	mov	r2, r7
 800a898:	4640      	mov	r0, r8
 800a89a:	4798      	blx	r3
 800a89c:	6923      	ldr	r3, [r4, #16]
 800a89e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a8a2:	3b01      	subs	r3, #1
 800a8a4:	1eb5      	subs	r5, r6, #2
 800a8a6:	6123      	str	r3, [r4, #16]
 800a8a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a8ac:	463a      	mov	r2, r7
 800a8ae:	4640      	mov	r0, r8
 800a8b0:	4798      	blx	r3
 800a8b2:	462e      	mov	r6, r5
 800a8b4:	6825      	ldr	r5, [r4, #0]
 800a8b6:	f015 0510 	ands.w	r5, r5, #16
 800a8ba:	d159      	bne.n	800a970 <_scanf_float+0x414>
 800a8bc:	7035      	strb	r5, [r6, #0]
 800a8be:	6823      	ldr	r3, [r4, #0]
 800a8c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a8c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a8c8:	d11b      	bne.n	800a902 <_scanf_float+0x3a6>
 800a8ca:	9b01      	ldr	r3, [sp, #4]
 800a8cc:	454b      	cmp	r3, r9
 800a8ce:	eba3 0209 	sub.w	r2, r3, r9
 800a8d2:	d123      	bne.n	800a91c <_scanf_float+0x3c0>
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	4659      	mov	r1, fp
 800a8d8:	4640      	mov	r0, r8
 800a8da:	f000 fe97 	bl	800b60c <_strtod_r>
 800a8de:	6822      	ldr	r2, [r4, #0]
 800a8e0:	9b03      	ldr	r3, [sp, #12]
 800a8e2:	f012 0f02 	tst.w	r2, #2
 800a8e6:	ec57 6b10 	vmov	r6, r7, d0
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	d021      	beq.n	800a932 <_scanf_float+0x3d6>
 800a8ee:	9903      	ldr	r1, [sp, #12]
 800a8f0:	1d1a      	adds	r2, r3, #4
 800a8f2:	600a      	str	r2, [r1, #0]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	e9c3 6700 	strd	r6, r7, [r3]
 800a8fa:	68e3      	ldr	r3, [r4, #12]
 800a8fc:	3301      	adds	r3, #1
 800a8fe:	60e3      	str	r3, [r4, #12]
 800a900:	e66d      	b.n	800a5de <_scanf_float+0x82>
 800a902:	9b04      	ldr	r3, [sp, #16]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d0e5      	beq.n	800a8d4 <_scanf_float+0x378>
 800a908:	9905      	ldr	r1, [sp, #20]
 800a90a:	230a      	movs	r3, #10
 800a90c:	462a      	mov	r2, r5
 800a90e:	3101      	adds	r1, #1
 800a910:	4640      	mov	r0, r8
 800a912:	f000 ff5f 	bl	800b7d4 <_strtol_r>
 800a916:	9b04      	ldr	r3, [sp, #16]
 800a918:	9e05      	ldr	r6, [sp, #20]
 800a91a:	1ac2      	subs	r2, r0, r3
 800a91c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a920:	429e      	cmp	r6, r3
 800a922:	bf28      	it	cs
 800a924:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a928:	4912      	ldr	r1, [pc, #72]	; (800a974 <_scanf_float+0x418>)
 800a92a:	4630      	mov	r0, r6
 800a92c:	f000 f82c 	bl	800a988 <siprintf>
 800a930:	e7d0      	b.n	800a8d4 <_scanf_float+0x378>
 800a932:	9903      	ldr	r1, [sp, #12]
 800a934:	f012 0f04 	tst.w	r2, #4
 800a938:	f103 0204 	add.w	r2, r3, #4
 800a93c:	600a      	str	r2, [r1, #0]
 800a93e:	d1d9      	bne.n	800a8f4 <_scanf_float+0x398>
 800a940:	f8d3 8000 	ldr.w	r8, [r3]
 800a944:	ee10 2a10 	vmov	r2, s0
 800a948:	ee10 0a10 	vmov	r0, s0
 800a94c:	463b      	mov	r3, r7
 800a94e:	4639      	mov	r1, r7
 800a950:	f7f6 f924 	bl	8000b9c <__aeabi_dcmpun>
 800a954:	b128      	cbz	r0, 800a962 <_scanf_float+0x406>
 800a956:	4808      	ldr	r0, [pc, #32]	; (800a978 <_scanf_float+0x41c>)
 800a958:	f000 f810 	bl	800a97c <nanf>
 800a95c:	ed88 0a00 	vstr	s0, [r8]
 800a960:	e7cb      	b.n	800a8fa <_scanf_float+0x39e>
 800a962:	4630      	mov	r0, r6
 800a964:	4639      	mov	r1, r7
 800a966:	f7f6 f977 	bl	8000c58 <__aeabi_d2f>
 800a96a:	f8c8 0000 	str.w	r0, [r8]
 800a96e:	e7c4      	b.n	800a8fa <_scanf_float+0x39e>
 800a970:	2500      	movs	r5, #0
 800a972:	e634      	b.n	800a5de <_scanf_float+0x82>
 800a974:	0800e768 	.word	0x0800e768
 800a978:	0800e86f 	.word	0x0800e86f

0800a97c <nanf>:
 800a97c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a984 <nanf+0x8>
 800a980:	4770      	bx	lr
 800a982:	bf00      	nop
 800a984:	7fc00000 	.word	0x7fc00000

0800a988 <siprintf>:
 800a988:	b40e      	push	{r1, r2, r3}
 800a98a:	b500      	push	{lr}
 800a98c:	b09c      	sub	sp, #112	; 0x70
 800a98e:	ab1d      	add	r3, sp, #116	; 0x74
 800a990:	9002      	str	r0, [sp, #8]
 800a992:	9006      	str	r0, [sp, #24]
 800a994:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a998:	4809      	ldr	r0, [pc, #36]	; (800a9c0 <siprintf+0x38>)
 800a99a:	9107      	str	r1, [sp, #28]
 800a99c:	9104      	str	r1, [sp, #16]
 800a99e:	4909      	ldr	r1, [pc, #36]	; (800a9c4 <siprintf+0x3c>)
 800a9a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9a4:	9105      	str	r1, [sp, #20]
 800a9a6:	6800      	ldr	r0, [r0, #0]
 800a9a8:	9301      	str	r3, [sp, #4]
 800a9aa:	a902      	add	r1, sp, #8
 800a9ac:	f002 ff78 	bl	800d8a0 <_svfiprintf_r>
 800a9b0:	9b02      	ldr	r3, [sp, #8]
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	701a      	strb	r2, [r3, #0]
 800a9b6:	b01c      	add	sp, #112	; 0x70
 800a9b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a9bc:	b003      	add	sp, #12
 800a9be:	4770      	bx	lr
 800a9c0:	200001ac 	.word	0x200001ac
 800a9c4:	ffff0208 	.word	0xffff0208

0800a9c8 <sulp>:
 800a9c8:	b570      	push	{r4, r5, r6, lr}
 800a9ca:	4604      	mov	r4, r0
 800a9cc:	460d      	mov	r5, r1
 800a9ce:	ec45 4b10 	vmov	d0, r4, r5
 800a9d2:	4616      	mov	r6, r2
 800a9d4:	f002 fcc2 	bl	800d35c <__ulp>
 800a9d8:	ec51 0b10 	vmov	r0, r1, d0
 800a9dc:	b17e      	cbz	r6, 800a9fe <sulp+0x36>
 800a9de:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a9e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	dd09      	ble.n	800a9fe <sulp+0x36>
 800a9ea:	051b      	lsls	r3, r3, #20
 800a9ec:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a9f0:	2400      	movs	r4, #0
 800a9f2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a9f6:	4622      	mov	r2, r4
 800a9f8:	462b      	mov	r3, r5
 800a9fa:	f7f5 fe35 	bl	8000668 <__aeabi_dmul>
 800a9fe:	bd70      	pop	{r4, r5, r6, pc}

0800aa00 <_strtod_l>:
 800aa00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa04:	ed2d 8b02 	vpush	{d8}
 800aa08:	b09d      	sub	sp, #116	; 0x74
 800aa0a:	461f      	mov	r7, r3
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	9318      	str	r3, [sp, #96]	; 0x60
 800aa10:	4ba2      	ldr	r3, [pc, #648]	; (800ac9c <_strtod_l+0x29c>)
 800aa12:	9213      	str	r2, [sp, #76]	; 0x4c
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	9305      	str	r3, [sp, #20]
 800aa18:	4604      	mov	r4, r0
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	4688      	mov	r8, r1
 800aa1e:	f7f5 fc09 	bl	8000234 <strlen>
 800aa22:	f04f 0a00 	mov.w	sl, #0
 800aa26:	4605      	mov	r5, r0
 800aa28:	f04f 0b00 	mov.w	fp, #0
 800aa2c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800aa30:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa32:	781a      	ldrb	r2, [r3, #0]
 800aa34:	2a2b      	cmp	r2, #43	; 0x2b
 800aa36:	d04e      	beq.n	800aad6 <_strtod_l+0xd6>
 800aa38:	d83b      	bhi.n	800aab2 <_strtod_l+0xb2>
 800aa3a:	2a0d      	cmp	r2, #13
 800aa3c:	d834      	bhi.n	800aaa8 <_strtod_l+0xa8>
 800aa3e:	2a08      	cmp	r2, #8
 800aa40:	d834      	bhi.n	800aaac <_strtod_l+0xac>
 800aa42:	2a00      	cmp	r2, #0
 800aa44:	d03e      	beq.n	800aac4 <_strtod_l+0xc4>
 800aa46:	2300      	movs	r3, #0
 800aa48:	930a      	str	r3, [sp, #40]	; 0x28
 800aa4a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800aa4c:	7833      	ldrb	r3, [r6, #0]
 800aa4e:	2b30      	cmp	r3, #48	; 0x30
 800aa50:	f040 80b0 	bne.w	800abb4 <_strtod_l+0x1b4>
 800aa54:	7873      	ldrb	r3, [r6, #1]
 800aa56:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800aa5a:	2b58      	cmp	r3, #88	; 0x58
 800aa5c:	d168      	bne.n	800ab30 <_strtod_l+0x130>
 800aa5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa60:	9301      	str	r3, [sp, #4]
 800aa62:	ab18      	add	r3, sp, #96	; 0x60
 800aa64:	9702      	str	r7, [sp, #8]
 800aa66:	9300      	str	r3, [sp, #0]
 800aa68:	4a8d      	ldr	r2, [pc, #564]	; (800aca0 <_strtod_l+0x2a0>)
 800aa6a:	ab19      	add	r3, sp, #100	; 0x64
 800aa6c:	a917      	add	r1, sp, #92	; 0x5c
 800aa6e:	4620      	mov	r0, r4
 800aa70:	f001 fdce 	bl	800c610 <__gethex>
 800aa74:	f010 0707 	ands.w	r7, r0, #7
 800aa78:	4605      	mov	r5, r0
 800aa7a:	d005      	beq.n	800aa88 <_strtod_l+0x88>
 800aa7c:	2f06      	cmp	r7, #6
 800aa7e:	d12c      	bne.n	800aada <_strtod_l+0xda>
 800aa80:	3601      	adds	r6, #1
 800aa82:	2300      	movs	r3, #0
 800aa84:	9617      	str	r6, [sp, #92]	; 0x5c
 800aa86:	930a      	str	r3, [sp, #40]	; 0x28
 800aa88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	f040 8590 	bne.w	800b5b0 <_strtod_l+0xbb0>
 800aa90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa92:	b1eb      	cbz	r3, 800aad0 <_strtod_l+0xd0>
 800aa94:	4652      	mov	r2, sl
 800aa96:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800aa9a:	ec43 2b10 	vmov	d0, r2, r3
 800aa9e:	b01d      	add	sp, #116	; 0x74
 800aaa0:	ecbd 8b02 	vpop	{d8}
 800aaa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaa8:	2a20      	cmp	r2, #32
 800aaaa:	d1cc      	bne.n	800aa46 <_strtod_l+0x46>
 800aaac:	3301      	adds	r3, #1
 800aaae:	9317      	str	r3, [sp, #92]	; 0x5c
 800aab0:	e7be      	b.n	800aa30 <_strtod_l+0x30>
 800aab2:	2a2d      	cmp	r2, #45	; 0x2d
 800aab4:	d1c7      	bne.n	800aa46 <_strtod_l+0x46>
 800aab6:	2201      	movs	r2, #1
 800aab8:	920a      	str	r2, [sp, #40]	; 0x28
 800aaba:	1c5a      	adds	r2, r3, #1
 800aabc:	9217      	str	r2, [sp, #92]	; 0x5c
 800aabe:	785b      	ldrb	r3, [r3, #1]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d1c2      	bne.n	800aa4a <_strtod_l+0x4a>
 800aac4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aac6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	f040 856e 	bne.w	800b5ac <_strtod_l+0xbac>
 800aad0:	4652      	mov	r2, sl
 800aad2:	465b      	mov	r3, fp
 800aad4:	e7e1      	b.n	800aa9a <_strtod_l+0x9a>
 800aad6:	2200      	movs	r2, #0
 800aad8:	e7ee      	b.n	800aab8 <_strtod_l+0xb8>
 800aada:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800aadc:	b13a      	cbz	r2, 800aaee <_strtod_l+0xee>
 800aade:	2135      	movs	r1, #53	; 0x35
 800aae0:	a81a      	add	r0, sp, #104	; 0x68
 800aae2:	f002 fd46 	bl	800d572 <__copybits>
 800aae6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800aae8:	4620      	mov	r0, r4
 800aaea:	f002 f905 	bl	800ccf8 <_Bfree>
 800aaee:	3f01      	subs	r7, #1
 800aaf0:	2f04      	cmp	r7, #4
 800aaf2:	d806      	bhi.n	800ab02 <_strtod_l+0x102>
 800aaf4:	e8df f007 	tbb	[pc, r7]
 800aaf8:	1714030a 	.word	0x1714030a
 800aafc:	0a          	.byte	0x0a
 800aafd:	00          	.byte	0x00
 800aafe:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800ab02:	0728      	lsls	r0, r5, #28
 800ab04:	d5c0      	bpl.n	800aa88 <_strtod_l+0x88>
 800ab06:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ab0a:	e7bd      	b.n	800aa88 <_strtod_l+0x88>
 800ab0c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800ab10:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ab12:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ab16:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ab1a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ab1e:	e7f0      	b.n	800ab02 <_strtod_l+0x102>
 800ab20:	f8df b180 	ldr.w	fp, [pc, #384]	; 800aca4 <_strtod_l+0x2a4>
 800ab24:	e7ed      	b.n	800ab02 <_strtod_l+0x102>
 800ab26:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800ab2a:	f04f 3aff 	mov.w	sl, #4294967295
 800ab2e:	e7e8      	b.n	800ab02 <_strtod_l+0x102>
 800ab30:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ab32:	1c5a      	adds	r2, r3, #1
 800ab34:	9217      	str	r2, [sp, #92]	; 0x5c
 800ab36:	785b      	ldrb	r3, [r3, #1]
 800ab38:	2b30      	cmp	r3, #48	; 0x30
 800ab3a:	d0f9      	beq.n	800ab30 <_strtod_l+0x130>
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d0a3      	beq.n	800aa88 <_strtod_l+0x88>
 800ab40:	2301      	movs	r3, #1
 800ab42:	f04f 0900 	mov.w	r9, #0
 800ab46:	9304      	str	r3, [sp, #16]
 800ab48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ab4a:	9308      	str	r3, [sp, #32]
 800ab4c:	f8cd 901c 	str.w	r9, [sp, #28]
 800ab50:	464f      	mov	r7, r9
 800ab52:	220a      	movs	r2, #10
 800ab54:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ab56:	7806      	ldrb	r6, [r0, #0]
 800ab58:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800ab5c:	b2d9      	uxtb	r1, r3
 800ab5e:	2909      	cmp	r1, #9
 800ab60:	d92a      	bls.n	800abb8 <_strtod_l+0x1b8>
 800ab62:	9905      	ldr	r1, [sp, #20]
 800ab64:	462a      	mov	r2, r5
 800ab66:	f003 f90f 	bl	800dd88 <strncmp>
 800ab6a:	b398      	cbz	r0, 800abd4 <_strtod_l+0x1d4>
 800ab6c:	2000      	movs	r0, #0
 800ab6e:	4632      	mov	r2, r6
 800ab70:	463d      	mov	r5, r7
 800ab72:	9005      	str	r0, [sp, #20]
 800ab74:	4603      	mov	r3, r0
 800ab76:	2a65      	cmp	r2, #101	; 0x65
 800ab78:	d001      	beq.n	800ab7e <_strtod_l+0x17e>
 800ab7a:	2a45      	cmp	r2, #69	; 0x45
 800ab7c:	d118      	bne.n	800abb0 <_strtod_l+0x1b0>
 800ab7e:	b91d      	cbnz	r5, 800ab88 <_strtod_l+0x188>
 800ab80:	9a04      	ldr	r2, [sp, #16]
 800ab82:	4302      	orrs	r2, r0
 800ab84:	d09e      	beq.n	800aac4 <_strtod_l+0xc4>
 800ab86:	2500      	movs	r5, #0
 800ab88:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800ab8c:	f108 0201 	add.w	r2, r8, #1
 800ab90:	9217      	str	r2, [sp, #92]	; 0x5c
 800ab92:	f898 2001 	ldrb.w	r2, [r8, #1]
 800ab96:	2a2b      	cmp	r2, #43	; 0x2b
 800ab98:	d075      	beq.n	800ac86 <_strtod_l+0x286>
 800ab9a:	2a2d      	cmp	r2, #45	; 0x2d
 800ab9c:	d07b      	beq.n	800ac96 <_strtod_l+0x296>
 800ab9e:	f04f 0c00 	mov.w	ip, #0
 800aba2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800aba6:	2909      	cmp	r1, #9
 800aba8:	f240 8082 	bls.w	800acb0 <_strtod_l+0x2b0>
 800abac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800abb0:	2600      	movs	r6, #0
 800abb2:	e09d      	b.n	800acf0 <_strtod_l+0x2f0>
 800abb4:	2300      	movs	r3, #0
 800abb6:	e7c4      	b.n	800ab42 <_strtod_l+0x142>
 800abb8:	2f08      	cmp	r7, #8
 800abba:	bfd8      	it	le
 800abbc:	9907      	ldrle	r1, [sp, #28]
 800abbe:	f100 0001 	add.w	r0, r0, #1
 800abc2:	bfda      	itte	le
 800abc4:	fb02 3301 	mlale	r3, r2, r1, r3
 800abc8:	9307      	strle	r3, [sp, #28]
 800abca:	fb02 3909 	mlagt	r9, r2, r9, r3
 800abce:	3701      	adds	r7, #1
 800abd0:	9017      	str	r0, [sp, #92]	; 0x5c
 800abd2:	e7bf      	b.n	800ab54 <_strtod_l+0x154>
 800abd4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800abd6:	195a      	adds	r2, r3, r5
 800abd8:	9217      	str	r2, [sp, #92]	; 0x5c
 800abda:	5d5a      	ldrb	r2, [r3, r5]
 800abdc:	2f00      	cmp	r7, #0
 800abde:	d037      	beq.n	800ac50 <_strtod_l+0x250>
 800abe0:	9005      	str	r0, [sp, #20]
 800abe2:	463d      	mov	r5, r7
 800abe4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800abe8:	2b09      	cmp	r3, #9
 800abea:	d912      	bls.n	800ac12 <_strtod_l+0x212>
 800abec:	2301      	movs	r3, #1
 800abee:	e7c2      	b.n	800ab76 <_strtod_l+0x176>
 800abf0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800abf2:	1c5a      	adds	r2, r3, #1
 800abf4:	9217      	str	r2, [sp, #92]	; 0x5c
 800abf6:	785a      	ldrb	r2, [r3, #1]
 800abf8:	3001      	adds	r0, #1
 800abfa:	2a30      	cmp	r2, #48	; 0x30
 800abfc:	d0f8      	beq.n	800abf0 <_strtod_l+0x1f0>
 800abfe:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ac02:	2b08      	cmp	r3, #8
 800ac04:	f200 84d9 	bhi.w	800b5ba <_strtod_l+0xbba>
 800ac08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ac0a:	9005      	str	r0, [sp, #20]
 800ac0c:	2000      	movs	r0, #0
 800ac0e:	9308      	str	r3, [sp, #32]
 800ac10:	4605      	mov	r5, r0
 800ac12:	3a30      	subs	r2, #48	; 0x30
 800ac14:	f100 0301 	add.w	r3, r0, #1
 800ac18:	d014      	beq.n	800ac44 <_strtod_l+0x244>
 800ac1a:	9905      	ldr	r1, [sp, #20]
 800ac1c:	4419      	add	r1, r3
 800ac1e:	9105      	str	r1, [sp, #20]
 800ac20:	462b      	mov	r3, r5
 800ac22:	eb00 0e05 	add.w	lr, r0, r5
 800ac26:	210a      	movs	r1, #10
 800ac28:	4573      	cmp	r3, lr
 800ac2a:	d113      	bne.n	800ac54 <_strtod_l+0x254>
 800ac2c:	182b      	adds	r3, r5, r0
 800ac2e:	2b08      	cmp	r3, #8
 800ac30:	f105 0501 	add.w	r5, r5, #1
 800ac34:	4405      	add	r5, r0
 800ac36:	dc1c      	bgt.n	800ac72 <_strtod_l+0x272>
 800ac38:	9907      	ldr	r1, [sp, #28]
 800ac3a:	230a      	movs	r3, #10
 800ac3c:	fb03 2301 	mla	r3, r3, r1, r2
 800ac40:	9307      	str	r3, [sp, #28]
 800ac42:	2300      	movs	r3, #0
 800ac44:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ac46:	1c51      	adds	r1, r2, #1
 800ac48:	9117      	str	r1, [sp, #92]	; 0x5c
 800ac4a:	7852      	ldrb	r2, [r2, #1]
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	e7c9      	b.n	800abe4 <_strtod_l+0x1e4>
 800ac50:	4638      	mov	r0, r7
 800ac52:	e7d2      	b.n	800abfa <_strtod_l+0x1fa>
 800ac54:	2b08      	cmp	r3, #8
 800ac56:	dc04      	bgt.n	800ac62 <_strtod_l+0x262>
 800ac58:	9e07      	ldr	r6, [sp, #28]
 800ac5a:	434e      	muls	r6, r1
 800ac5c:	9607      	str	r6, [sp, #28]
 800ac5e:	3301      	adds	r3, #1
 800ac60:	e7e2      	b.n	800ac28 <_strtod_l+0x228>
 800ac62:	f103 0c01 	add.w	ip, r3, #1
 800ac66:	f1bc 0f10 	cmp.w	ip, #16
 800ac6a:	bfd8      	it	le
 800ac6c:	fb01 f909 	mulle.w	r9, r1, r9
 800ac70:	e7f5      	b.n	800ac5e <_strtod_l+0x25e>
 800ac72:	2d10      	cmp	r5, #16
 800ac74:	bfdc      	itt	le
 800ac76:	230a      	movle	r3, #10
 800ac78:	fb03 2909 	mlale	r9, r3, r9, r2
 800ac7c:	e7e1      	b.n	800ac42 <_strtod_l+0x242>
 800ac7e:	2300      	movs	r3, #0
 800ac80:	9305      	str	r3, [sp, #20]
 800ac82:	2301      	movs	r3, #1
 800ac84:	e77c      	b.n	800ab80 <_strtod_l+0x180>
 800ac86:	f04f 0c00 	mov.w	ip, #0
 800ac8a:	f108 0202 	add.w	r2, r8, #2
 800ac8e:	9217      	str	r2, [sp, #92]	; 0x5c
 800ac90:	f898 2002 	ldrb.w	r2, [r8, #2]
 800ac94:	e785      	b.n	800aba2 <_strtod_l+0x1a2>
 800ac96:	f04f 0c01 	mov.w	ip, #1
 800ac9a:	e7f6      	b.n	800ac8a <_strtod_l+0x28a>
 800ac9c:	0800ea50 	.word	0x0800ea50
 800aca0:	0800e770 	.word	0x0800e770
 800aca4:	7ff00000 	.word	0x7ff00000
 800aca8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800acaa:	1c51      	adds	r1, r2, #1
 800acac:	9117      	str	r1, [sp, #92]	; 0x5c
 800acae:	7852      	ldrb	r2, [r2, #1]
 800acb0:	2a30      	cmp	r2, #48	; 0x30
 800acb2:	d0f9      	beq.n	800aca8 <_strtod_l+0x2a8>
 800acb4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800acb8:	2908      	cmp	r1, #8
 800acba:	f63f af79 	bhi.w	800abb0 <_strtod_l+0x1b0>
 800acbe:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800acc2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800acc4:	9206      	str	r2, [sp, #24]
 800acc6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800acc8:	1c51      	adds	r1, r2, #1
 800acca:	9117      	str	r1, [sp, #92]	; 0x5c
 800accc:	7852      	ldrb	r2, [r2, #1]
 800acce:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800acd2:	2e09      	cmp	r6, #9
 800acd4:	d937      	bls.n	800ad46 <_strtod_l+0x346>
 800acd6:	9e06      	ldr	r6, [sp, #24]
 800acd8:	1b89      	subs	r1, r1, r6
 800acda:	2908      	cmp	r1, #8
 800acdc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ace0:	dc02      	bgt.n	800ace8 <_strtod_l+0x2e8>
 800ace2:	4576      	cmp	r6, lr
 800ace4:	bfa8      	it	ge
 800ace6:	4676      	movge	r6, lr
 800ace8:	f1bc 0f00 	cmp.w	ip, #0
 800acec:	d000      	beq.n	800acf0 <_strtod_l+0x2f0>
 800acee:	4276      	negs	r6, r6
 800acf0:	2d00      	cmp	r5, #0
 800acf2:	d14d      	bne.n	800ad90 <_strtod_l+0x390>
 800acf4:	9904      	ldr	r1, [sp, #16]
 800acf6:	4301      	orrs	r1, r0
 800acf8:	f47f aec6 	bne.w	800aa88 <_strtod_l+0x88>
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	f47f aee1 	bne.w	800aac4 <_strtod_l+0xc4>
 800ad02:	2a69      	cmp	r2, #105	; 0x69
 800ad04:	d027      	beq.n	800ad56 <_strtod_l+0x356>
 800ad06:	dc24      	bgt.n	800ad52 <_strtod_l+0x352>
 800ad08:	2a49      	cmp	r2, #73	; 0x49
 800ad0a:	d024      	beq.n	800ad56 <_strtod_l+0x356>
 800ad0c:	2a4e      	cmp	r2, #78	; 0x4e
 800ad0e:	f47f aed9 	bne.w	800aac4 <_strtod_l+0xc4>
 800ad12:	499f      	ldr	r1, [pc, #636]	; (800af90 <_strtod_l+0x590>)
 800ad14:	a817      	add	r0, sp, #92	; 0x5c
 800ad16:	f001 fed3 	bl	800cac0 <__match>
 800ad1a:	2800      	cmp	r0, #0
 800ad1c:	f43f aed2 	beq.w	800aac4 <_strtod_l+0xc4>
 800ad20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ad22:	781b      	ldrb	r3, [r3, #0]
 800ad24:	2b28      	cmp	r3, #40	; 0x28
 800ad26:	d12d      	bne.n	800ad84 <_strtod_l+0x384>
 800ad28:	499a      	ldr	r1, [pc, #616]	; (800af94 <_strtod_l+0x594>)
 800ad2a:	aa1a      	add	r2, sp, #104	; 0x68
 800ad2c:	a817      	add	r0, sp, #92	; 0x5c
 800ad2e:	f001 fedb 	bl	800cae8 <__hexnan>
 800ad32:	2805      	cmp	r0, #5
 800ad34:	d126      	bne.n	800ad84 <_strtod_l+0x384>
 800ad36:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ad38:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800ad3c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ad40:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ad44:	e6a0      	b.n	800aa88 <_strtod_l+0x88>
 800ad46:	210a      	movs	r1, #10
 800ad48:	fb01 2e0e 	mla	lr, r1, lr, r2
 800ad4c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ad50:	e7b9      	b.n	800acc6 <_strtod_l+0x2c6>
 800ad52:	2a6e      	cmp	r2, #110	; 0x6e
 800ad54:	e7db      	b.n	800ad0e <_strtod_l+0x30e>
 800ad56:	4990      	ldr	r1, [pc, #576]	; (800af98 <_strtod_l+0x598>)
 800ad58:	a817      	add	r0, sp, #92	; 0x5c
 800ad5a:	f001 feb1 	bl	800cac0 <__match>
 800ad5e:	2800      	cmp	r0, #0
 800ad60:	f43f aeb0 	beq.w	800aac4 <_strtod_l+0xc4>
 800ad64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ad66:	498d      	ldr	r1, [pc, #564]	; (800af9c <_strtod_l+0x59c>)
 800ad68:	3b01      	subs	r3, #1
 800ad6a:	a817      	add	r0, sp, #92	; 0x5c
 800ad6c:	9317      	str	r3, [sp, #92]	; 0x5c
 800ad6e:	f001 fea7 	bl	800cac0 <__match>
 800ad72:	b910      	cbnz	r0, 800ad7a <_strtod_l+0x37a>
 800ad74:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ad76:	3301      	adds	r3, #1
 800ad78:	9317      	str	r3, [sp, #92]	; 0x5c
 800ad7a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800afac <_strtod_l+0x5ac>
 800ad7e:	f04f 0a00 	mov.w	sl, #0
 800ad82:	e681      	b.n	800aa88 <_strtod_l+0x88>
 800ad84:	4886      	ldr	r0, [pc, #536]	; (800afa0 <_strtod_l+0x5a0>)
 800ad86:	f002 ffe7 	bl	800dd58 <nan>
 800ad8a:	ec5b ab10 	vmov	sl, fp, d0
 800ad8e:	e67b      	b.n	800aa88 <_strtod_l+0x88>
 800ad90:	9b05      	ldr	r3, [sp, #20]
 800ad92:	9807      	ldr	r0, [sp, #28]
 800ad94:	1af3      	subs	r3, r6, r3
 800ad96:	2f00      	cmp	r7, #0
 800ad98:	bf08      	it	eq
 800ad9a:	462f      	moveq	r7, r5
 800ad9c:	2d10      	cmp	r5, #16
 800ad9e:	9306      	str	r3, [sp, #24]
 800ada0:	46a8      	mov	r8, r5
 800ada2:	bfa8      	it	ge
 800ada4:	f04f 0810 	movge.w	r8, #16
 800ada8:	f7f5 fbe4 	bl	8000574 <__aeabi_ui2d>
 800adac:	2d09      	cmp	r5, #9
 800adae:	4682      	mov	sl, r0
 800adb0:	468b      	mov	fp, r1
 800adb2:	dd13      	ble.n	800addc <_strtod_l+0x3dc>
 800adb4:	4b7b      	ldr	r3, [pc, #492]	; (800afa4 <_strtod_l+0x5a4>)
 800adb6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800adba:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800adbe:	f7f5 fc53 	bl	8000668 <__aeabi_dmul>
 800adc2:	4682      	mov	sl, r0
 800adc4:	4648      	mov	r0, r9
 800adc6:	468b      	mov	fp, r1
 800adc8:	f7f5 fbd4 	bl	8000574 <__aeabi_ui2d>
 800adcc:	4602      	mov	r2, r0
 800adce:	460b      	mov	r3, r1
 800add0:	4650      	mov	r0, sl
 800add2:	4659      	mov	r1, fp
 800add4:	f7f5 fa92 	bl	80002fc <__adddf3>
 800add8:	4682      	mov	sl, r0
 800adda:	468b      	mov	fp, r1
 800addc:	2d0f      	cmp	r5, #15
 800adde:	dc38      	bgt.n	800ae52 <_strtod_l+0x452>
 800ade0:	9b06      	ldr	r3, [sp, #24]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	f43f ae50 	beq.w	800aa88 <_strtod_l+0x88>
 800ade8:	dd24      	ble.n	800ae34 <_strtod_l+0x434>
 800adea:	2b16      	cmp	r3, #22
 800adec:	dc0b      	bgt.n	800ae06 <_strtod_l+0x406>
 800adee:	496d      	ldr	r1, [pc, #436]	; (800afa4 <_strtod_l+0x5a4>)
 800adf0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800adf4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800adf8:	4652      	mov	r2, sl
 800adfa:	465b      	mov	r3, fp
 800adfc:	f7f5 fc34 	bl	8000668 <__aeabi_dmul>
 800ae00:	4682      	mov	sl, r0
 800ae02:	468b      	mov	fp, r1
 800ae04:	e640      	b.n	800aa88 <_strtod_l+0x88>
 800ae06:	9a06      	ldr	r2, [sp, #24]
 800ae08:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	db20      	blt.n	800ae52 <_strtod_l+0x452>
 800ae10:	4c64      	ldr	r4, [pc, #400]	; (800afa4 <_strtod_l+0x5a4>)
 800ae12:	f1c5 050f 	rsb	r5, r5, #15
 800ae16:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ae1a:	4652      	mov	r2, sl
 800ae1c:	465b      	mov	r3, fp
 800ae1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae22:	f7f5 fc21 	bl	8000668 <__aeabi_dmul>
 800ae26:	9b06      	ldr	r3, [sp, #24]
 800ae28:	1b5d      	subs	r5, r3, r5
 800ae2a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ae2e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ae32:	e7e3      	b.n	800adfc <_strtod_l+0x3fc>
 800ae34:	9b06      	ldr	r3, [sp, #24]
 800ae36:	3316      	adds	r3, #22
 800ae38:	db0b      	blt.n	800ae52 <_strtod_l+0x452>
 800ae3a:	9b05      	ldr	r3, [sp, #20]
 800ae3c:	1b9e      	subs	r6, r3, r6
 800ae3e:	4b59      	ldr	r3, [pc, #356]	; (800afa4 <_strtod_l+0x5a4>)
 800ae40:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ae44:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ae48:	4650      	mov	r0, sl
 800ae4a:	4659      	mov	r1, fp
 800ae4c:	f7f5 fd36 	bl	80008bc <__aeabi_ddiv>
 800ae50:	e7d6      	b.n	800ae00 <_strtod_l+0x400>
 800ae52:	9b06      	ldr	r3, [sp, #24]
 800ae54:	eba5 0808 	sub.w	r8, r5, r8
 800ae58:	4498      	add	r8, r3
 800ae5a:	f1b8 0f00 	cmp.w	r8, #0
 800ae5e:	dd74      	ble.n	800af4a <_strtod_l+0x54a>
 800ae60:	f018 030f 	ands.w	r3, r8, #15
 800ae64:	d00a      	beq.n	800ae7c <_strtod_l+0x47c>
 800ae66:	494f      	ldr	r1, [pc, #316]	; (800afa4 <_strtod_l+0x5a4>)
 800ae68:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ae6c:	4652      	mov	r2, sl
 800ae6e:	465b      	mov	r3, fp
 800ae70:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae74:	f7f5 fbf8 	bl	8000668 <__aeabi_dmul>
 800ae78:	4682      	mov	sl, r0
 800ae7a:	468b      	mov	fp, r1
 800ae7c:	f038 080f 	bics.w	r8, r8, #15
 800ae80:	d04f      	beq.n	800af22 <_strtod_l+0x522>
 800ae82:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ae86:	dd22      	ble.n	800aece <_strtod_l+0x4ce>
 800ae88:	2500      	movs	r5, #0
 800ae8a:	462e      	mov	r6, r5
 800ae8c:	9507      	str	r5, [sp, #28]
 800ae8e:	9505      	str	r5, [sp, #20]
 800ae90:	2322      	movs	r3, #34	; 0x22
 800ae92:	f8df b118 	ldr.w	fp, [pc, #280]	; 800afac <_strtod_l+0x5ac>
 800ae96:	6023      	str	r3, [r4, #0]
 800ae98:	f04f 0a00 	mov.w	sl, #0
 800ae9c:	9b07      	ldr	r3, [sp, #28]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	f43f adf2 	beq.w	800aa88 <_strtod_l+0x88>
 800aea4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800aea6:	4620      	mov	r0, r4
 800aea8:	f001 ff26 	bl	800ccf8 <_Bfree>
 800aeac:	9905      	ldr	r1, [sp, #20]
 800aeae:	4620      	mov	r0, r4
 800aeb0:	f001 ff22 	bl	800ccf8 <_Bfree>
 800aeb4:	4631      	mov	r1, r6
 800aeb6:	4620      	mov	r0, r4
 800aeb8:	f001 ff1e 	bl	800ccf8 <_Bfree>
 800aebc:	9907      	ldr	r1, [sp, #28]
 800aebe:	4620      	mov	r0, r4
 800aec0:	f001 ff1a 	bl	800ccf8 <_Bfree>
 800aec4:	4629      	mov	r1, r5
 800aec6:	4620      	mov	r0, r4
 800aec8:	f001 ff16 	bl	800ccf8 <_Bfree>
 800aecc:	e5dc      	b.n	800aa88 <_strtod_l+0x88>
 800aece:	4b36      	ldr	r3, [pc, #216]	; (800afa8 <_strtod_l+0x5a8>)
 800aed0:	9304      	str	r3, [sp, #16]
 800aed2:	2300      	movs	r3, #0
 800aed4:	ea4f 1828 	mov.w	r8, r8, asr #4
 800aed8:	4650      	mov	r0, sl
 800aeda:	4659      	mov	r1, fp
 800aedc:	4699      	mov	r9, r3
 800aede:	f1b8 0f01 	cmp.w	r8, #1
 800aee2:	dc21      	bgt.n	800af28 <_strtod_l+0x528>
 800aee4:	b10b      	cbz	r3, 800aeea <_strtod_l+0x4ea>
 800aee6:	4682      	mov	sl, r0
 800aee8:	468b      	mov	fp, r1
 800aeea:	4b2f      	ldr	r3, [pc, #188]	; (800afa8 <_strtod_l+0x5a8>)
 800aeec:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800aef0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800aef4:	4652      	mov	r2, sl
 800aef6:	465b      	mov	r3, fp
 800aef8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800aefc:	f7f5 fbb4 	bl	8000668 <__aeabi_dmul>
 800af00:	4b2a      	ldr	r3, [pc, #168]	; (800afac <_strtod_l+0x5ac>)
 800af02:	460a      	mov	r2, r1
 800af04:	400b      	ands	r3, r1
 800af06:	492a      	ldr	r1, [pc, #168]	; (800afb0 <_strtod_l+0x5b0>)
 800af08:	428b      	cmp	r3, r1
 800af0a:	4682      	mov	sl, r0
 800af0c:	d8bc      	bhi.n	800ae88 <_strtod_l+0x488>
 800af0e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800af12:	428b      	cmp	r3, r1
 800af14:	bf86      	itte	hi
 800af16:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800afb4 <_strtod_l+0x5b4>
 800af1a:	f04f 3aff 	movhi.w	sl, #4294967295
 800af1e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800af22:	2300      	movs	r3, #0
 800af24:	9304      	str	r3, [sp, #16]
 800af26:	e084      	b.n	800b032 <_strtod_l+0x632>
 800af28:	f018 0f01 	tst.w	r8, #1
 800af2c:	d005      	beq.n	800af3a <_strtod_l+0x53a>
 800af2e:	9b04      	ldr	r3, [sp, #16]
 800af30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af34:	f7f5 fb98 	bl	8000668 <__aeabi_dmul>
 800af38:	2301      	movs	r3, #1
 800af3a:	9a04      	ldr	r2, [sp, #16]
 800af3c:	3208      	adds	r2, #8
 800af3e:	f109 0901 	add.w	r9, r9, #1
 800af42:	ea4f 0868 	mov.w	r8, r8, asr #1
 800af46:	9204      	str	r2, [sp, #16]
 800af48:	e7c9      	b.n	800aede <_strtod_l+0x4de>
 800af4a:	d0ea      	beq.n	800af22 <_strtod_l+0x522>
 800af4c:	f1c8 0800 	rsb	r8, r8, #0
 800af50:	f018 020f 	ands.w	r2, r8, #15
 800af54:	d00a      	beq.n	800af6c <_strtod_l+0x56c>
 800af56:	4b13      	ldr	r3, [pc, #76]	; (800afa4 <_strtod_l+0x5a4>)
 800af58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af5c:	4650      	mov	r0, sl
 800af5e:	4659      	mov	r1, fp
 800af60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af64:	f7f5 fcaa 	bl	80008bc <__aeabi_ddiv>
 800af68:	4682      	mov	sl, r0
 800af6a:	468b      	mov	fp, r1
 800af6c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800af70:	d0d7      	beq.n	800af22 <_strtod_l+0x522>
 800af72:	f1b8 0f1f 	cmp.w	r8, #31
 800af76:	dd1f      	ble.n	800afb8 <_strtod_l+0x5b8>
 800af78:	2500      	movs	r5, #0
 800af7a:	462e      	mov	r6, r5
 800af7c:	9507      	str	r5, [sp, #28]
 800af7e:	9505      	str	r5, [sp, #20]
 800af80:	2322      	movs	r3, #34	; 0x22
 800af82:	f04f 0a00 	mov.w	sl, #0
 800af86:	f04f 0b00 	mov.w	fp, #0
 800af8a:	6023      	str	r3, [r4, #0]
 800af8c:	e786      	b.n	800ae9c <_strtod_l+0x49c>
 800af8e:	bf00      	nop
 800af90:	0800e741 	.word	0x0800e741
 800af94:	0800e784 	.word	0x0800e784
 800af98:	0800e739 	.word	0x0800e739
 800af9c:	0800e974 	.word	0x0800e974
 800afa0:	0800e86f 	.word	0x0800e86f
 800afa4:	0800eae8 	.word	0x0800eae8
 800afa8:	0800eac0 	.word	0x0800eac0
 800afac:	7ff00000 	.word	0x7ff00000
 800afb0:	7ca00000 	.word	0x7ca00000
 800afb4:	7fefffff 	.word	0x7fefffff
 800afb8:	f018 0310 	ands.w	r3, r8, #16
 800afbc:	bf18      	it	ne
 800afbe:	236a      	movne	r3, #106	; 0x6a
 800afc0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800b370 <_strtod_l+0x970>
 800afc4:	9304      	str	r3, [sp, #16]
 800afc6:	4650      	mov	r0, sl
 800afc8:	4659      	mov	r1, fp
 800afca:	2300      	movs	r3, #0
 800afcc:	f018 0f01 	tst.w	r8, #1
 800afd0:	d004      	beq.n	800afdc <_strtod_l+0x5dc>
 800afd2:	e9d9 2300 	ldrd	r2, r3, [r9]
 800afd6:	f7f5 fb47 	bl	8000668 <__aeabi_dmul>
 800afda:	2301      	movs	r3, #1
 800afdc:	ea5f 0868 	movs.w	r8, r8, asr #1
 800afe0:	f109 0908 	add.w	r9, r9, #8
 800afe4:	d1f2      	bne.n	800afcc <_strtod_l+0x5cc>
 800afe6:	b10b      	cbz	r3, 800afec <_strtod_l+0x5ec>
 800afe8:	4682      	mov	sl, r0
 800afea:	468b      	mov	fp, r1
 800afec:	9b04      	ldr	r3, [sp, #16]
 800afee:	b1c3      	cbz	r3, 800b022 <_strtod_l+0x622>
 800aff0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800aff4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800aff8:	2b00      	cmp	r3, #0
 800affa:	4659      	mov	r1, fp
 800affc:	dd11      	ble.n	800b022 <_strtod_l+0x622>
 800affe:	2b1f      	cmp	r3, #31
 800b000:	f340 8124 	ble.w	800b24c <_strtod_l+0x84c>
 800b004:	2b34      	cmp	r3, #52	; 0x34
 800b006:	bfde      	ittt	le
 800b008:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b00c:	f04f 33ff 	movle.w	r3, #4294967295
 800b010:	fa03 f202 	lslle.w	r2, r3, r2
 800b014:	f04f 0a00 	mov.w	sl, #0
 800b018:	bfcc      	ite	gt
 800b01a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800b01e:	ea02 0b01 	andle.w	fp, r2, r1
 800b022:	2200      	movs	r2, #0
 800b024:	2300      	movs	r3, #0
 800b026:	4650      	mov	r0, sl
 800b028:	4659      	mov	r1, fp
 800b02a:	f7f5 fd85 	bl	8000b38 <__aeabi_dcmpeq>
 800b02e:	2800      	cmp	r0, #0
 800b030:	d1a2      	bne.n	800af78 <_strtod_l+0x578>
 800b032:	9b07      	ldr	r3, [sp, #28]
 800b034:	9300      	str	r3, [sp, #0]
 800b036:	9908      	ldr	r1, [sp, #32]
 800b038:	462b      	mov	r3, r5
 800b03a:	463a      	mov	r2, r7
 800b03c:	4620      	mov	r0, r4
 800b03e:	f001 fec3 	bl	800cdc8 <__s2b>
 800b042:	9007      	str	r0, [sp, #28]
 800b044:	2800      	cmp	r0, #0
 800b046:	f43f af1f 	beq.w	800ae88 <_strtod_l+0x488>
 800b04a:	9b05      	ldr	r3, [sp, #20]
 800b04c:	1b9e      	subs	r6, r3, r6
 800b04e:	9b06      	ldr	r3, [sp, #24]
 800b050:	2b00      	cmp	r3, #0
 800b052:	bfb4      	ite	lt
 800b054:	4633      	movlt	r3, r6
 800b056:	2300      	movge	r3, #0
 800b058:	930c      	str	r3, [sp, #48]	; 0x30
 800b05a:	9b06      	ldr	r3, [sp, #24]
 800b05c:	2500      	movs	r5, #0
 800b05e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b062:	9312      	str	r3, [sp, #72]	; 0x48
 800b064:	462e      	mov	r6, r5
 800b066:	9b07      	ldr	r3, [sp, #28]
 800b068:	4620      	mov	r0, r4
 800b06a:	6859      	ldr	r1, [r3, #4]
 800b06c:	f001 fe04 	bl	800cc78 <_Balloc>
 800b070:	9005      	str	r0, [sp, #20]
 800b072:	2800      	cmp	r0, #0
 800b074:	f43f af0c 	beq.w	800ae90 <_strtod_l+0x490>
 800b078:	9b07      	ldr	r3, [sp, #28]
 800b07a:	691a      	ldr	r2, [r3, #16]
 800b07c:	3202      	adds	r2, #2
 800b07e:	f103 010c 	add.w	r1, r3, #12
 800b082:	0092      	lsls	r2, r2, #2
 800b084:	300c      	adds	r0, #12
 800b086:	f001 fde9 	bl	800cc5c <memcpy>
 800b08a:	ec4b ab10 	vmov	d0, sl, fp
 800b08e:	aa1a      	add	r2, sp, #104	; 0x68
 800b090:	a919      	add	r1, sp, #100	; 0x64
 800b092:	4620      	mov	r0, r4
 800b094:	f002 f9de 	bl	800d454 <__d2b>
 800b098:	ec4b ab18 	vmov	d8, sl, fp
 800b09c:	9018      	str	r0, [sp, #96]	; 0x60
 800b09e:	2800      	cmp	r0, #0
 800b0a0:	f43f aef6 	beq.w	800ae90 <_strtod_l+0x490>
 800b0a4:	2101      	movs	r1, #1
 800b0a6:	4620      	mov	r0, r4
 800b0a8:	f001 ff28 	bl	800cefc <__i2b>
 800b0ac:	4606      	mov	r6, r0
 800b0ae:	2800      	cmp	r0, #0
 800b0b0:	f43f aeee 	beq.w	800ae90 <_strtod_l+0x490>
 800b0b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b0b6:	9904      	ldr	r1, [sp, #16]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	bfab      	itete	ge
 800b0bc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800b0be:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800b0c0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800b0c2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800b0c6:	bfac      	ite	ge
 800b0c8:	eb03 0902 	addge.w	r9, r3, r2
 800b0cc:	1ad7      	sublt	r7, r2, r3
 800b0ce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b0d0:	eba3 0801 	sub.w	r8, r3, r1
 800b0d4:	4490      	add	r8, r2
 800b0d6:	4ba1      	ldr	r3, [pc, #644]	; (800b35c <_strtod_l+0x95c>)
 800b0d8:	f108 38ff 	add.w	r8, r8, #4294967295
 800b0dc:	4598      	cmp	r8, r3
 800b0de:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b0e2:	f280 80c7 	bge.w	800b274 <_strtod_l+0x874>
 800b0e6:	eba3 0308 	sub.w	r3, r3, r8
 800b0ea:	2b1f      	cmp	r3, #31
 800b0ec:	eba2 0203 	sub.w	r2, r2, r3
 800b0f0:	f04f 0101 	mov.w	r1, #1
 800b0f4:	f300 80b1 	bgt.w	800b25a <_strtod_l+0x85a>
 800b0f8:	fa01 f303 	lsl.w	r3, r1, r3
 800b0fc:	930d      	str	r3, [sp, #52]	; 0x34
 800b0fe:	2300      	movs	r3, #0
 800b100:	9308      	str	r3, [sp, #32]
 800b102:	eb09 0802 	add.w	r8, r9, r2
 800b106:	9b04      	ldr	r3, [sp, #16]
 800b108:	45c1      	cmp	r9, r8
 800b10a:	4417      	add	r7, r2
 800b10c:	441f      	add	r7, r3
 800b10e:	464b      	mov	r3, r9
 800b110:	bfa8      	it	ge
 800b112:	4643      	movge	r3, r8
 800b114:	42bb      	cmp	r3, r7
 800b116:	bfa8      	it	ge
 800b118:	463b      	movge	r3, r7
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	bfc2      	ittt	gt
 800b11e:	eba8 0803 	subgt.w	r8, r8, r3
 800b122:	1aff      	subgt	r7, r7, r3
 800b124:	eba9 0903 	subgt.w	r9, r9, r3
 800b128:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	dd17      	ble.n	800b15e <_strtod_l+0x75e>
 800b12e:	4631      	mov	r1, r6
 800b130:	461a      	mov	r2, r3
 800b132:	4620      	mov	r0, r4
 800b134:	f001 ffa2 	bl	800d07c <__pow5mult>
 800b138:	4606      	mov	r6, r0
 800b13a:	2800      	cmp	r0, #0
 800b13c:	f43f aea8 	beq.w	800ae90 <_strtod_l+0x490>
 800b140:	4601      	mov	r1, r0
 800b142:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b144:	4620      	mov	r0, r4
 800b146:	f001 feef 	bl	800cf28 <__multiply>
 800b14a:	900b      	str	r0, [sp, #44]	; 0x2c
 800b14c:	2800      	cmp	r0, #0
 800b14e:	f43f ae9f 	beq.w	800ae90 <_strtod_l+0x490>
 800b152:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b154:	4620      	mov	r0, r4
 800b156:	f001 fdcf 	bl	800ccf8 <_Bfree>
 800b15a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b15c:	9318      	str	r3, [sp, #96]	; 0x60
 800b15e:	f1b8 0f00 	cmp.w	r8, #0
 800b162:	f300 808c 	bgt.w	800b27e <_strtod_l+0x87e>
 800b166:	9b06      	ldr	r3, [sp, #24]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	dd08      	ble.n	800b17e <_strtod_l+0x77e>
 800b16c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b16e:	9905      	ldr	r1, [sp, #20]
 800b170:	4620      	mov	r0, r4
 800b172:	f001 ff83 	bl	800d07c <__pow5mult>
 800b176:	9005      	str	r0, [sp, #20]
 800b178:	2800      	cmp	r0, #0
 800b17a:	f43f ae89 	beq.w	800ae90 <_strtod_l+0x490>
 800b17e:	2f00      	cmp	r7, #0
 800b180:	dd08      	ble.n	800b194 <_strtod_l+0x794>
 800b182:	9905      	ldr	r1, [sp, #20]
 800b184:	463a      	mov	r2, r7
 800b186:	4620      	mov	r0, r4
 800b188:	f001 ffd2 	bl	800d130 <__lshift>
 800b18c:	9005      	str	r0, [sp, #20]
 800b18e:	2800      	cmp	r0, #0
 800b190:	f43f ae7e 	beq.w	800ae90 <_strtod_l+0x490>
 800b194:	f1b9 0f00 	cmp.w	r9, #0
 800b198:	dd08      	ble.n	800b1ac <_strtod_l+0x7ac>
 800b19a:	4631      	mov	r1, r6
 800b19c:	464a      	mov	r2, r9
 800b19e:	4620      	mov	r0, r4
 800b1a0:	f001 ffc6 	bl	800d130 <__lshift>
 800b1a4:	4606      	mov	r6, r0
 800b1a6:	2800      	cmp	r0, #0
 800b1a8:	f43f ae72 	beq.w	800ae90 <_strtod_l+0x490>
 800b1ac:	9a05      	ldr	r2, [sp, #20]
 800b1ae:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b1b0:	4620      	mov	r0, r4
 800b1b2:	f002 f849 	bl	800d248 <__mdiff>
 800b1b6:	4605      	mov	r5, r0
 800b1b8:	2800      	cmp	r0, #0
 800b1ba:	f43f ae69 	beq.w	800ae90 <_strtod_l+0x490>
 800b1be:	68c3      	ldr	r3, [r0, #12]
 800b1c0:	930b      	str	r3, [sp, #44]	; 0x2c
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	60c3      	str	r3, [r0, #12]
 800b1c6:	4631      	mov	r1, r6
 800b1c8:	f002 f822 	bl	800d210 <__mcmp>
 800b1cc:	2800      	cmp	r0, #0
 800b1ce:	da60      	bge.n	800b292 <_strtod_l+0x892>
 800b1d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1d2:	ea53 030a 	orrs.w	r3, r3, sl
 800b1d6:	f040 8082 	bne.w	800b2de <_strtod_l+0x8de>
 800b1da:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d17d      	bne.n	800b2de <_strtod_l+0x8de>
 800b1e2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b1e6:	0d1b      	lsrs	r3, r3, #20
 800b1e8:	051b      	lsls	r3, r3, #20
 800b1ea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b1ee:	d976      	bls.n	800b2de <_strtod_l+0x8de>
 800b1f0:	696b      	ldr	r3, [r5, #20]
 800b1f2:	b913      	cbnz	r3, 800b1fa <_strtod_l+0x7fa>
 800b1f4:	692b      	ldr	r3, [r5, #16]
 800b1f6:	2b01      	cmp	r3, #1
 800b1f8:	dd71      	ble.n	800b2de <_strtod_l+0x8de>
 800b1fa:	4629      	mov	r1, r5
 800b1fc:	2201      	movs	r2, #1
 800b1fe:	4620      	mov	r0, r4
 800b200:	f001 ff96 	bl	800d130 <__lshift>
 800b204:	4631      	mov	r1, r6
 800b206:	4605      	mov	r5, r0
 800b208:	f002 f802 	bl	800d210 <__mcmp>
 800b20c:	2800      	cmp	r0, #0
 800b20e:	dd66      	ble.n	800b2de <_strtod_l+0x8de>
 800b210:	9904      	ldr	r1, [sp, #16]
 800b212:	4a53      	ldr	r2, [pc, #332]	; (800b360 <_strtod_l+0x960>)
 800b214:	465b      	mov	r3, fp
 800b216:	2900      	cmp	r1, #0
 800b218:	f000 8081 	beq.w	800b31e <_strtod_l+0x91e>
 800b21c:	ea02 010b 	and.w	r1, r2, fp
 800b220:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b224:	dc7b      	bgt.n	800b31e <_strtod_l+0x91e>
 800b226:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b22a:	f77f aea9 	ble.w	800af80 <_strtod_l+0x580>
 800b22e:	4b4d      	ldr	r3, [pc, #308]	; (800b364 <_strtod_l+0x964>)
 800b230:	4650      	mov	r0, sl
 800b232:	4659      	mov	r1, fp
 800b234:	2200      	movs	r2, #0
 800b236:	f7f5 fa17 	bl	8000668 <__aeabi_dmul>
 800b23a:	460b      	mov	r3, r1
 800b23c:	4303      	orrs	r3, r0
 800b23e:	bf08      	it	eq
 800b240:	2322      	moveq	r3, #34	; 0x22
 800b242:	4682      	mov	sl, r0
 800b244:	468b      	mov	fp, r1
 800b246:	bf08      	it	eq
 800b248:	6023      	streq	r3, [r4, #0]
 800b24a:	e62b      	b.n	800aea4 <_strtod_l+0x4a4>
 800b24c:	f04f 32ff 	mov.w	r2, #4294967295
 800b250:	fa02 f303 	lsl.w	r3, r2, r3
 800b254:	ea03 0a0a 	and.w	sl, r3, sl
 800b258:	e6e3      	b.n	800b022 <_strtod_l+0x622>
 800b25a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800b25e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800b262:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800b266:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800b26a:	fa01 f308 	lsl.w	r3, r1, r8
 800b26e:	9308      	str	r3, [sp, #32]
 800b270:	910d      	str	r1, [sp, #52]	; 0x34
 800b272:	e746      	b.n	800b102 <_strtod_l+0x702>
 800b274:	2300      	movs	r3, #0
 800b276:	9308      	str	r3, [sp, #32]
 800b278:	2301      	movs	r3, #1
 800b27a:	930d      	str	r3, [sp, #52]	; 0x34
 800b27c:	e741      	b.n	800b102 <_strtod_l+0x702>
 800b27e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b280:	4642      	mov	r2, r8
 800b282:	4620      	mov	r0, r4
 800b284:	f001 ff54 	bl	800d130 <__lshift>
 800b288:	9018      	str	r0, [sp, #96]	; 0x60
 800b28a:	2800      	cmp	r0, #0
 800b28c:	f47f af6b 	bne.w	800b166 <_strtod_l+0x766>
 800b290:	e5fe      	b.n	800ae90 <_strtod_l+0x490>
 800b292:	465f      	mov	r7, fp
 800b294:	d16e      	bne.n	800b374 <_strtod_l+0x974>
 800b296:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b298:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b29c:	b342      	cbz	r2, 800b2f0 <_strtod_l+0x8f0>
 800b29e:	4a32      	ldr	r2, [pc, #200]	; (800b368 <_strtod_l+0x968>)
 800b2a0:	4293      	cmp	r3, r2
 800b2a2:	d128      	bne.n	800b2f6 <_strtod_l+0x8f6>
 800b2a4:	9b04      	ldr	r3, [sp, #16]
 800b2a6:	4651      	mov	r1, sl
 800b2a8:	b1eb      	cbz	r3, 800b2e6 <_strtod_l+0x8e6>
 800b2aa:	4b2d      	ldr	r3, [pc, #180]	; (800b360 <_strtod_l+0x960>)
 800b2ac:	403b      	ands	r3, r7
 800b2ae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b2b2:	f04f 32ff 	mov.w	r2, #4294967295
 800b2b6:	d819      	bhi.n	800b2ec <_strtod_l+0x8ec>
 800b2b8:	0d1b      	lsrs	r3, r3, #20
 800b2ba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b2be:	fa02 f303 	lsl.w	r3, r2, r3
 800b2c2:	4299      	cmp	r1, r3
 800b2c4:	d117      	bne.n	800b2f6 <_strtod_l+0x8f6>
 800b2c6:	4b29      	ldr	r3, [pc, #164]	; (800b36c <_strtod_l+0x96c>)
 800b2c8:	429f      	cmp	r7, r3
 800b2ca:	d102      	bne.n	800b2d2 <_strtod_l+0x8d2>
 800b2cc:	3101      	adds	r1, #1
 800b2ce:	f43f addf 	beq.w	800ae90 <_strtod_l+0x490>
 800b2d2:	4b23      	ldr	r3, [pc, #140]	; (800b360 <_strtod_l+0x960>)
 800b2d4:	403b      	ands	r3, r7
 800b2d6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800b2da:	f04f 0a00 	mov.w	sl, #0
 800b2de:	9b04      	ldr	r3, [sp, #16]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d1a4      	bne.n	800b22e <_strtod_l+0x82e>
 800b2e4:	e5de      	b.n	800aea4 <_strtod_l+0x4a4>
 800b2e6:	f04f 33ff 	mov.w	r3, #4294967295
 800b2ea:	e7ea      	b.n	800b2c2 <_strtod_l+0x8c2>
 800b2ec:	4613      	mov	r3, r2
 800b2ee:	e7e8      	b.n	800b2c2 <_strtod_l+0x8c2>
 800b2f0:	ea53 030a 	orrs.w	r3, r3, sl
 800b2f4:	d08c      	beq.n	800b210 <_strtod_l+0x810>
 800b2f6:	9b08      	ldr	r3, [sp, #32]
 800b2f8:	b1db      	cbz	r3, 800b332 <_strtod_l+0x932>
 800b2fa:	423b      	tst	r3, r7
 800b2fc:	d0ef      	beq.n	800b2de <_strtod_l+0x8de>
 800b2fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b300:	9a04      	ldr	r2, [sp, #16]
 800b302:	4650      	mov	r0, sl
 800b304:	4659      	mov	r1, fp
 800b306:	b1c3      	cbz	r3, 800b33a <_strtod_l+0x93a>
 800b308:	f7ff fb5e 	bl	800a9c8 <sulp>
 800b30c:	4602      	mov	r2, r0
 800b30e:	460b      	mov	r3, r1
 800b310:	ec51 0b18 	vmov	r0, r1, d8
 800b314:	f7f4 fff2 	bl	80002fc <__adddf3>
 800b318:	4682      	mov	sl, r0
 800b31a:	468b      	mov	fp, r1
 800b31c:	e7df      	b.n	800b2de <_strtod_l+0x8de>
 800b31e:	4013      	ands	r3, r2
 800b320:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b324:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b328:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b32c:	f04f 3aff 	mov.w	sl, #4294967295
 800b330:	e7d5      	b.n	800b2de <_strtod_l+0x8de>
 800b332:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b334:	ea13 0f0a 	tst.w	r3, sl
 800b338:	e7e0      	b.n	800b2fc <_strtod_l+0x8fc>
 800b33a:	f7ff fb45 	bl	800a9c8 <sulp>
 800b33e:	4602      	mov	r2, r0
 800b340:	460b      	mov	r3, r1
 800b342:	ec51 0b18 	vmov	r0, r1, d8
 800b346:	f7f4 ffd7 	bl	80002f8 <__aeabi_dsub>
 800b34a:	2200      	movs	r2, #0
 800b34c:	2300      	movs	r3, #0
 800b34e:	4682      	mov	sl, r0
 800b350:	468b      	mov	fp, r1
 800b352:	f7f5 fbf1 	bl	8000b38 <__aeabi_dcmpeq>
 800b356:	2800      	cmp	r0, #0
 800b358:	d0c1      	beq.n	800b2de <_strtod_l+0x8de>
 800b35a:	e611      	b.n	800af80 <_strtod_l+0x580>
 800b35c:	fffffc02 	.word	0xfffffc02
 800b360:	7ff00000 	.word	0x7ff00000
 800b364:	39500000 	.word	0x39500000
 800b368:	000fffff 	.word	0x000fffff
 800b36c:	7fefffff 	.word	0x7fefffff
 800b370:	0800e798 	.word	0x0800e798
 800b374:	4631      	mov	r1, r6
 800b376:	4628      	mov	r0, r5
 800b378:	f002 f8c8 	bl	800d50c <__ratio>
 800b37c:	ec59 8b10 	vmov	r8, r9, d0
 800b380:	ee10 0a10 	vmov	r0, s0
 800b384:	2200      	movs	r2, #0
 800b386:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b38a:	4649      	mov	r1, r9
 800b38c:	f7f5 fbe8 	bl	8000b60 <__aeabi_dcmple>
 800b390:	2800      	cmp	r0, #0
 800b392:	d07a      	beq.n	800b48a <_strtod_l+0xa8a>
 800b394:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b396:	2b00      	cmp	r3, #0
 800b398:	d04a      	beq.n	800b430 <_strtod_l+0xa30>
 800b39a:	4b95      	ldr	r3, [pc, #596]	; (800b5f0 <_strtod_l+0xbf0>)
 800b39c:	2200      	movs	r2, #0
 800b39e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b3a2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800b5f0 <_strtod_l+0xbf0>
 800b3a6:	f04f 0800 	mov.w	r8, #0
 800b3aa:	4b92      	ldr	r3, [pc, #584]	; (800b5f4 <_strtod_l+0xbf4>)
 800b3ac:	403b      	ands	r3, r7
 800b3ae:	930d      	str	r3, [sp, #52]	; 0x34
 800b3b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b3b2:	4b91      	ldr	r3, [pc, #580]	; (800b5f8 <_strtod_l+0xbf8>)
 800b3b4:	429a      	cmp	r2, r3
 800b3b6:	f040 80b0 	bne.w	800b51a <_strtod_l+0xb1a>
 800b3ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b3be:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800b3c2:	ec4b ab10 	vmov	d0, sl, fp
 800b3c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b3ca:	f001 ffc7 	bl	800d35c <__ulp>
 800b3ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b3d2:	ec53 2b10 	vmov	r2, r3, d0
 800b3d6:	f7f5 f947 	bl	8000668 <__aeabi_dmul>
 800b3da:	4652      	mov	r2, sl
 800b3dc:	465b      	mov	r3, fp
 800b3de:	f7f4 ff8d 	bl	80002fc <__adddf3>
 800b3e2:	460b      	mov	r3, r1
 800b3e4:	4983      	ldr	r1, [pc, #524]	; (800b5f4 <_strtod_l+0xbf4>)
 800b3e6:	4a85      	ldr	r2, [pc, #532]	; (800b5fc <_strtod_l+0xbfc>)
 800b3e8:	4019      	ands	r1, r3
 800b3ea:	4291      	cmp	r1, r2
 800b3ec:	4682      	mov	sl, r0
 800b3ee:	d960      	bls.n	800b4b2 <_strtod_l+0xab2>
 800b3f0:	ee18 3a90 	vmov	r3, s17
 800b3f4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b3f8:	4293      	cmp	r3, r2
 800b3fa:	d104      	bne.n	800b406 <_strtod_l+0xa06>
 800b3fc:	ee18 3a10 	vmov	r3, s16
 800b400:	3301      	adds	r3, #1
 800b402:	f43f ad45 	beq.w	800ae90 <_strtod_l+0x490>
 800b406:	f8df b200 	ldr.w	fp, [pc, #512]	; 800b608 <_strtod_l+0xc08>
 800b40a:	f04f 3aff 	mov.w	sl, #4294967295
 800b40e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b410:	4620      	mov	r0, r4
 800b412:	f001 fc71 	bl	800ccf8 <_Bfree>
 800b416:	9905      	ldr	r1, [sp, #20]
 800b418:	4620      	mov	r0, r4
 800b41a:	f001 fc6d 	bl	800ccf8 <_Bfree>
 800b41e:	4631      	mov	r1, r6
 800b420:	4620      	mov	r0, r4
 800b422:	f001 fc69 	bl	800ccf8 <_Bfree>
 800b426:	4629      	mov	r1, r5
 800b428:	4620      	mov	r0, r4
 800b42a:	f001 fc65 	bl	800ccf8 <_Bfree>
 800b42e:	e61a      	b.n	800b066 <_strtod_l+0x666>
 800b430:	f1ba 0f00 	cmp.w	sl, #0
 800b434:	d11b      	bne.n	800b46e <_strtod_l+0xa6e>
 800b436:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b43a:	b9f3      	cbnz	r3, 800b47a <_strtod_l+0xa7a>
 800b43c:	4b6c      	ldr	r3, [pc, #432]	; (800b5f0 <_strtod_l+0xbf0>)
 800b43e:	2200      	movs	r2, #0
 800b440:	4640      	mov	r0, r8
 800b442:	4649      	mov	r1, r9
 800b444:	f7f5 fb82 	bl	8000b4c <__aeabi_dcmplt>
 800b448:	b9d0      	cbnz	r0, 800b480 <_strtod_l+0xa80>
 800b44a:	4640      	mov	r0, r8
 800b44c:	4649      	mov	r1, r9
 800b44e:	4b6c      	ldr	r3, [pc, #432]	; (800b600 <_strtod_l+0xc00>)
 800b450:	2200      	movs	r2, #0
 800b452:	f7f5 f909 	bl	8000668 <__aeabi_dmul>
 800b456:	4680      	mov	r8, r0
 800b458:	4689      	mov	r9, r1
 800b45a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b45e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800b462:	9315      	str	r3, [sp, #84]	; 0x54
 800b464:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b468:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b46c:	e79d      	b.n	800b3aa <_strtod_l+0x9aa>
 800b46e:	f1ba 0f01 	cmp.w	sl, #1
 800b472:	d102      	bne.n	800b47a <_strtod_l+0xa7a>
 800b474:	2f00      	cmp	r7, #0
 800b476:	f43f ad83 	beq.w	800af80 <_strtod_l+0x580>
 800b47a:	4b62      	ldr	r3, [pc, #392]	; (800b604 <_strtod_l+0xc04>)
 800b47c:	2200      	movs	r2, #0
 800b47e:	e78e      	b.n	800b39e <_strtod_l+0x99e>
 800b480:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800b600 <_strtod_l+0xc00>
 800b484:	f04f 0800 	mov.w	r8, #0
 800b488:	e7e7      	b.n	800b45a <_strtod_l+0xa5a>
 800b48a:	4b5d      	ldr	r3, [pc, #372]	; (800b600 <_strtod_l+0xc00>)
 800b48c:	4640      	mov	r0, r8
 800b48e:	4649      	mov	r1, r9
 800b490:	2200      	movs	r2, #0
 800b492:	f7f5 f8e9 	bl	8000668 <__aeabi_dmul>
 800b496:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b498:	4680      	mov	r8, r0
 800b49a:	4689      	mov	r9, r1
 800b49c:	b933      	cbnz	r3, 800b4ac <_strtod_l+0xaac>
 800b49e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b4a2:	900e      	str	r0, [sp, #56]	; 0x38
 800b4a4:	930f      	str	r3, [sp, #60]	; 0x3c
 800b4a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b4aa:	e7dd      	b.n	800b468 <_strtod_l+0xa68>
 800b4ac:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800b4b0:	e7f9      	b.n	800b4a6 <_strtod_l+0xaa6>
 800b4b2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b4b6:	9b04      	ldr	r3, [sp, #16]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d1a8      	bne.n	800b40e <_strtod_l+0xa0e>
 800b4bc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b4c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b4c2:	0d1b      	lsrs	r3, r3, #20
 800b4c4:	051b      	lsls	r3, r3, #20
 800b4c6:	429a      	cmp	r2, r3
 800b4c8:	d1a1      	bne.n	800b40e <_strtod_l+0xa0e>
 800b4ca:	4640      	mov	r0, r8
 800b4cc:	4649      	mov	r1, r9
 800b4ce:	f7f5 fc2b 	bl	8000d28 <__aeabi_d2lz>
 800b4d2:	f7f5 f89b 	bl	800060c <__aeabi_l2d>
 800b4d6:	4602      	mov	r2, r0
 800b4d8:	460b      	mov	r3, r1
 800b4da:	4640      	mov	r0, r8
 800b4dc:	4649      	mov	r1, r9
 800b4de:	f7f4 ff0b 	bl	80002f8 <__aeabi_dsub>
 800b4e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b4e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b4e8:	ea43 030a 	orr.w	r3, r3, sl
 800b4ec:	4313      	orrs	r3, r2
 800b4ee:	4680      	mov	r8, r0
 800b4f0:	4689      	mov	r9, r1
 800b4f2:	d055      	beq.n	800b5a0 <_strtod_l+0xba0>
 800b4f4:	a336      	add	r3, pc, #216	; (adr r3, 800b5d0 <_strtod_l+0xbd0>)
 800b4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4fa:	f7f5 fb27 	bl	8000b4c <__aeabi_dcmplt>
 800b4fe:	2800      	cmp	r0, #0
 800b500:	f47f acd0 	bne.w	800aea4 <_strtod_l+0x4a4>
 800b504:	a334      	add	r3, pc, #208	; (adr r3, 800b5d8 <_strtod_l+0xbd8>)
 800b506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b50a:	4640      	mov	r0, r8
 800b50c:	4649      	mov	r1, r9
 800b50e:	f7f5 fb3b 	bl	8000b88 <__aeabi_dcmpgt>
 800b512:	2800      	cmp	r0, #0
 800b514:	f43f af7b 	beq.w	800b40e <_strtod_l+0xa0e>
 800b518:	e4c4      	b.n	800aea4 <_strtod_l+0x4a4>
 800b51a:	9b04      	ldr	r3, [sp, #16]
 800b51c:	b333      	cbz	r3, 800b56c <_strtod_l+0xb6c>
 800b51e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b520:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b524:	d822      	bhi.n	800b56c <_strtod_l+0xb6c>
 800b526:	a32e      	add	r3, pc, #184	; (adr r3, 800b5e0 <_strtod_l+0xbe0>)
 800b528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b52c:	4640      	mov	r0, r8
 800b52e:	4649      	mov	r1, r9
 800b530:	f7f5 fb16 	bl	8000b60 <__aeabi_dcmple>
 800b534:	b1a0      	cbz	r0, 800b560 <_strtod_l+0xb60>
 800b536:	4649      	mov	r1, r9
 800b538:	4640      	mov	r0, r8
 800b53a:	f7f5 fb6d 	bl	8000c18 <__aeabi_d2uiz>
 800b53e:	2801      	cmp	r0, #1
 800b540:	bf38      	it	cc
 800b542:	2001      	movcc	r0, #1
 800b544:	f7f5 f816 	bl	8000574 <__aeabi_ui2d>
 800b548:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b54a:	4680      	mov	r8, r0
 800b54c:	4689      	mov	r9, r1
 800b54e:	bb23      	cbnz	r3, 800b59a <_strtod_l+0xb9a>
 800b550:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b554:	9010      	str	r0, [sp, #64]	; 0x40
 800b556:	9311      	str	r3, [sp, #68]	; 0x44
 800b558:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b55c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b560:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b562:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b564:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b568:	1a9b      	subs	r3, r3, r2
 800b56a:	9309      	str	r3, [sp, #36]	; 0x24
 800b56c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b570:	eeb0 0a48 	vmov.f32	s0, s16
 800b574:	eef0 0a68 	vmov.f32	s1, s17
 800b578:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b57c:	f001 feee 	bl	800d35c <__ulp>
 800b580:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b584:	ec53 2b10 	vmov	r2, r3, d0
 800b588:	f7f5 f86e 	bl	8000668 <__aeabi_dmul>
 800b58c:	ec53 2b18 	vmov	r2, r3, d8
 800b590:	f7f4 feb4 	bl	80002fc <__adddf3>
 800b594:	4682      	mov	sl, r0
 800b596:	468b      	mov	fp, r1
 800b598:	e78d      	b.n	800b4b6 <_strtod_l+0xab6>
 800b59a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800b59e:	e7db      	b.n	800b558 <_strtod_l+0xb58>
 800b5a0:	a311      	add	r3, pc, #68	; (adr r3, 800b5e8 <_strtod_l+0xbe8>)
 800b5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5a6:	f7f5 fad1 	bl	8000b4c <__aeabi_dcmplt>
 800b5aa:	e7b2      	b.n	800b512 <_strtod_l+0xb12>
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	930a      	str	r3, [sp, #40]	; 0x28
 800b5b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b5b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b5b4:	6013      	str	r3, [r2, #0]
 800b5b6:	f7ff ba6b 	b.w	800aa90 <_strtod_l+0x90>
 800b5ba:	2a65      	cmp	r2, #101	; 0x65
 800b5bc:	f43f ab5f 	beq.w	800ac7e <_strtod_l+0x27e>
 800b5c0:	2a45      	cmp	r2, #69	; 0x45
 800b5c2:	f43f ab5c 	beq.w	800ac7e <_strtod_l+0x27e>
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	f7ff bb94 	b.w	800acf4 <_strtod_l+0x2f4>
 800b5cc:	f3af 8000 	nop.w
 800b5d0:	94a03595 	.word	0x94a03595
 800b5d4:	3fdfffff 	.word	0x3fdfffff
 800b5d8:	35afe535 	.word	0x35afe535
 800b5dc:	3fe00000 	.word	0x3fe00000
 800b5e0:	ffc00000 	.word	0xffc00000
 800b5e4:	41dfffff 	.word	0x41dfffff
 800b5e8:	94a03595 	.word	0x94a03595
 800b5ec:	3fcfffff 	.word	0x3fcfffff
 800b5f0:	3ff00000 	.word	0x3ff00000
 800b5f4:	7ff00000 	.word	0x7ff00000
 800b5f8:	7fe00000 	.word	0x7fe00000
 800b5fc:	7c9fffff 	.word	0x7c9fffff
 800b600:	3fe00000 	.word	0x3fe00000
 800b604:	bff00000 	.word	0xbff00000
 800b608:	7fefffff 	.word	0x7fefffff

0800b60c <_strtod_r>:
 800b60c:	4b01      	ldr	r3, [pc, #4]	; (800b614 <_strtod_r+0x8>)
 800b60e:	f7ff b9f7 	b.w	800aa00 <_strtod_l>
 800b612:	bf00      	nop
 800b614:	20000214 	.word	0x20000214

0800b618 <strtok>:
 800b618:	4b16      	ldr	r3, [pc, #88]	; (800b674 <strtok+0x5c>)
 800b61a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b61c:	681e      	ldr	r6, [r3, #0]
 800b61e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800b620:	4605      	mov	r5, r0
 800b622:	b9fc      	cbnz	r4, 800b664 <strtok+0x4c>
 800b624:	2050      	movs	r0, #80	; 0x50
 800b626:	9101      	str	r1, [sp, #4]
 800b628:	f001 fafe 	bl	800cc28 <malloc>
 800b62c:	9901      	ldr	r1, [sp, #4]
 800b62e:	65b0      	str	r0, [r6, #88]	; 0x58
 800b630:	4602      	mov	r2, r0
 800b632:	b920      	cbnz	r0, 800b63e <strtok+0x26>
 800b634:	4b10      	ldr	r3, [pc, #64]	; (800b678 <strtok+0x60>)
 800b636:	4811      	ldr	r0, [pc, #68]	; (800b67c <strtok+0x64>)
 800b638:	2157      	movs	r1, #87	; 0x57
 800b63a:	f000 f8d7 	bl	800b7ec <__assert_func>
 800b63e:	e9c0 4400 	strd	r4, r4, [r0]
 800b642:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800b646:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800b64a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800b64e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800b652:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800b656:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800b65a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800b65e:	6184      	str	r4, [r0, #24]
 800b660:	7704      	strb	r4, [r0, #28]
 800b662:	6244      	str	r4, [r0, #36]	; 0x24
 800b664:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800b666:	2301      	movs	r3, #1
 800b668:	4628      	mov	r0, r5
 800b66a:	b002      	add	sp, #8
 800b66c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b670:	f000 b806 	b.w	800b680 <__strtok_r>
 800b674:	200001ac 	.word	0x200001ac
 800b678:	0800e7c0 	.word	0x0800e7c0
 800b67c:	0800e7d7 	.word	0x0800e7d7

0800b680 <__strtok_r>:
 800b680:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b682:	b908      	cbnz	r0, 800b688 <__strtok_r+0x8>
 800b684:	6810      	ldr	r0, [r2, #0]
 800b686:	b188      	cbz	r0, 800b6ac <__strtok_r+0x2c>
 800b688:	4604      	mov	r4, r0
 800b68a:	4620      	mov	r0, r4
 800b68c:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b690:	460f      	mov	r7, r1
 800b692:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b696:	b91e      	cbnz	r6, 800b6a0 <__strtok_r+0x20>
 800b698:	b965      	cbnz	r5, 800b6b4 <__strtok_r+0x34>
 800b69a:	6015      	str	r5, [r2, #0]
 800b69c:	4628      	mov	r0, r5
 800b69e:	e005      	b.n	800b6ac <__strtok_r+0x2c>
 800b6a0:	42b5      	cmp	r5, r6
 800b6a2:	d1f6      	bne.n	800b692 <__strtok_r+0x12>
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d1f0      	bne.n	800b68a <__strtok_r+0xa>
 800b6a8:	6014      	str	r4, [r2, #0]
 800b6aa:	7003      	strb	r3, [r0, #0]
 800b6ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6ae:	461c      	mov	r4, r3
 800b6b0:	e00c      	b.n	800b6cc <__strtok_r+0x4c>
 800b6b2:	b915      	cbnz	r5, 800b6ba <__strtok_r+0x3a>
 800b6b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b6b8:	460e      	mov	r6, r1
 800b6ba:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b6be:	42ab      	cmp	r3, r5
 800b6c0:	d1f7      	bne.n	800b6b2 <__strtok_r+0x32>
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d0f3      	beq.n	800b6ae <__strtok_r+0x2e>
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	f804 3c01 	strb.w	r3, [r4, #-1]
 800b6cc:	6014      	str	r4, [r2, #0]
 800b6ce:	e7ed      	b.n	800b6ac <__strtok_r+0x2c>

0800b6d0 <_strtol_l.constprop.0>:
 800b6d0:	2b01      	cmp	r3, #1
 800b6d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6d6:	d001      	beq.n	800b6dc <_strtol_l.constprop.0+0xc>
 800b6d8:	2b24      	cmp	r3, #36	; 0x24
 800b6da:	d906      	bls.n	800b6ea <_strtol_l.constprop.0+0x1a>
 800b6dc:	f7fe faa2 	bl	8009c24 <__errno>
 800b6e0:	2316      	movs	r3, #22
 800b6e2:	6003      	str	r3, [r0, #0]
 800b6e4:	2000      	movs	r0, #0
 800b6e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6ea:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800b7d0 <_strtol_l.constprop.0+0x100>
 800b6ee:	460d      	mov	r5, r1
 800b6f0:	462e      	mov	r6, r5
 800b6f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b6f6:	f814 700c 	ldrb.w	r7, [r4, ip]
 800b6fa:	f017 0708 	ands.w	r7, r7, #8
 800b6fe:	d1f7      	bne.n	800b6f0 <_strtol_l.constprop.0+0x20>
 800b700:	2c2d      	cmp	r4, #45	; 0x2d
 800b702:	d132      	bne.n	800b76a <_strtol_l.constprop.0+0x9a>
 800b704:	782c      	ldrb	r4, [r5, #0]
 800b706:	2701      	movs	r7, #1
 800b708:	1cb5      	adds	r5, r6, #2
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d05b      	beq.n	800b7c6 <_strtol_l.constprop.0+0xf6>
 800b70e:	2b10      	cmp	r3, #16
 800b710:	d109      	bne.n	800b726 <_strtol_l.constprop.0+0x56>
 800b712:	2c30      	cmp	r4, #48	; 0x30
 800b714:	d107      	bne.n	800b726 <_strtol_l.constprop.0+0x56>
 800b716:	782c      	ldrb	r4, [r5, #0]
 800b718:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b71c:	2c58      	cmp	r4, #88	; 0x58
 800b71e:	d14d      	bne.n	800b7bc <_strtol_l.constprop.0+0xec>
 800b720:	786c      	ldrb	r4, [r5, #1]
 800b722:	2310      	movs	r3, #16
 800b724:	3502      	adds	r5, #2
 800b726:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800b72a:	f108 38ff 	add.w	r8, r8, #4294967295
 800b72e:	f04f 0c00 	mov.w	ip, #0
 800b732:	fbb8 f9f3 	udiv	r9, r8, r3
 800b736:	4666      	mov	r6, ip
 800b738:	fb03 8a19 	mls	sl, r3, r9, r8
 800b73c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800b740:	f1be 0f09 	cmp.w	lr, #9
 800b744:	d816      	bhi.n	800b774 <_strtol_l.constprop.0+0xa4>
 800b746:	4674      	mov	r4, lr
 800b748:	42a3      	cmp	r3, r4
 800b74a:	dd24      	ble.n	800b796 <_strtol_l.constprop.0+0xc6>
 800b74c:	f1bc 0f00 	cmp.w	ip, #0
 800b750:	db1e      	blt.n	800b790 <_strtol_l.constprop.0+0xc0>
 800b752:	45b1      	cmp	r9, r6
 800b754:	d31c      	bcc.n	800b790 <_strtol_l.constprop.0+0xc0>
 800b756:	d101      	bne.n	800b75c <_strtol_l.constprop.0+0x8c>
 800b758:	45a2      	cmp	sl, r4
 800b75a:	db19      	blt.n	800b790 <_strtol_l.constprop.0+0xc0>
 800b75c:	fb06 4603 	mla	r6, r6, r3, r4
 800b760:	f04f 0c01 	mov.w	ip, #1
 800b764:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b768:	e7e8      	b.n	800b73c <_strtol_l.constprop.0+0x6c>
 800b76a:	2c2b      	cmp	r4, #43	; 0x2b
 800b76c:	bf04      	itt	eq
 800b76e:	782c      	ldrbeq	r4, [r5, #0]
 800b770:	1cb5      	addeq	r5, r6, #2
 800b772:	e7ca      	b.n	800b70a <_strtol_l.constprop.0+0x3a>
 800b774:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800b778:	f1be 0f19 	cmp.w	lr, #25
 800b77c:	d801      	bhi.n	800b782 <_strtol_l.constprop.0+0xb2>
 800b77e:	3c37      	subs	r4, #55	; 0x37
 800b780:	e7e2      	b.n	800b748 <_strtol_l.constprop.0+0x78>
 800b782:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800b786:	f1be 0f19 	cmp.w	lr, #25
 800b78a:	d804      	bhi.n	800b796 <_strtol_l.constprop.0+0xc6>
 800b78c:	3c57      	subs	r4, #87	; 0x57
 800b78e:	e7db      	b.n	800b748 <_strtol_l.constprop.0+0x78>
 800b790:	f04f 3cff 	mov.w	ip, #4294967295
 800b794:	e7e6      	b.n	800b764 <_strtol_l.constprop.0+0x94>
 800b796:	f1bc 0f00 	cmp.w	ip, #0
 800b79a:	da05      	bge.n	800b7a8 <_strtol_l.constprop.0+0xd8>
 800b79c:	2322      	movs	r3, #34	; 0x22
 800b79e:	6003      	str	r3, [r0, #0]
 800b7a0:	4646      	mov	r6, r8
 800b7a2:	b942      	cbnz	r2, 800b7b6 <_strtol_l.constprop.0+0xe6>
 800b7a4:	4630      	mov	r0, r6
 800b7a6:	e79e      	b.n	800b6e6 <_strtol_l.constprop.0+0x16>
 800b7a8:	b107      	cbz	r7, 800b7ac <_strtol_l.constprop.0+0xdc>
 800b7aa:	4276      	negs	r6, r6
 800b7ac:	2a00      	cmp	r2, #0
 800b7ae:	d0f9      	beq.n	800b7a4 <_strtol_l.constprop.0+0xd4>
 800b7b0:	f1bc 0f00 	cmp.w	ip, #0
 800b7b4:	d000      	beq.n	800b7b8 <_strtol_l.constprop.0+0xe8>
 800b7b6:	1e69      	subs	r1, r5, #1
 800b7b8:	6011      	str	r1, [r2, #0]
 800b7ba:	e7f3      	b.n	800b7a4 <_strtol_l.constprop.0+0xd4>
 800b7bc:	2430      	movs	r4, #48	; 0x30
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d1b1      	bne.n	800b726 <_strtol_l.constprop.0+0x56>
 800b7c2:	2308      	movs	r3, #8
 800b7c4:	e7af      	b.n	800b726 <_strtol_l.constprop.0+0x56>
 800b7c6:	2c30      	cmp	r4, #48	; 0x30
 800b7c8:	d0a5      	beq.n	800b716 <_strtol_l.constprop.0+0x46>
 800b7ca:	230a      	movs	r3, #10
 800b7cc:	e7ab      	b.n	800b726 <_strtol_l.constprop.0+0x56>
 800b7ce:	bf00      	nop
 800b7d0:	0800e871 	.word	0x0800e871

0800b7d4 <_strtol_r>:
 800b7d4:	f7ff bf7c 	b.w	800b6d0 <_strtol_l.constprop.0>

0800b7d8 <strtol>:
 800b7d8:	4613      	mov	r3, r2
 800b7da:	460a      	mov	r2, r1
 800b7dc:	4601      	mov	r1, r0
 800b7de:	4802      	ldr	r0, [pc, #8]	; (800b7e8 <strtol+0x10>)
 800b7e0:	6800      	ldr	r0, [r0, #0]
 800b7e2:	f7ff bf75 	b.w	800b6d0 <_strtol_l.constprop.0>
 800b7e6:	bf00      	nop
 800b7e8:	200001ac 	.word	0x200001ac

0800b7ec <__assert_func>:
 800b7ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7ee:	4614      	mov	r4, r2
 800b7f0:	461a      	mov	r2, r3
 800b7f2:	4b09      	ldr	r3, [pc, #36]	; (800b818 <__assert_func+0x2c>)
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	4605      	mov	r5, r0
 800b7f8:	68d8      	ldr	r0, [r3, #12]
 800b7fa:	b14c      	cbz	r4, 800b810 <__assert_func+0x24>
 800b7fc:	4b07      	ldr	r3, [pc, #28]	; (800b81c <__assert_func+0x30>)
 800b7fe:	9100      	str	r1, [sp, #0]
 800b800:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b804:	4906      	ldr	r1, [pc, #24]	; (800b820 <__assert_func+0x34>)
 800b806:	462b      	mov	r3, r5
 800b808:	f000 fe88 	bl	800c51c <fiprintf>
 800b80c:	f002 fb9e 	bl	800df4c <abort>
 800b810:	4b04      	ldr	r3, [pc, #16]	; (800b824 <__assert_func+0x38>)
 800b812:	461c      	mov	r4, r3
 800b814:	e7f3      	b.n	800b7fe <__assert_func+0x12>
 800b816:	bf00      	nop
 800b818:	200001ac 	.word	0x200001ac
 800b81c:	0800e834 	.word	0x0800e834
 800b820:	0800e841 	.word	0x0800e841
 800b824:	0800e86f 	.word	0x0800e86f

0800b828 <quorem>:
 800b828:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b82c:	6903      	ldr	r3, [r0, #16]
 800b82e:	690c      	ldr	r4, [r1, #16]
 800b830:	42a3      	cmp	r3, r4
 800b832:	4607      	mov	r7, r0
 800b834:	f2c0 8081 	blt.w	800b93a <quorem+0x112>
 800b838:	3c01      	subs	r4, #1
 800b83a:	f101 0814 	add.w	r8, r1, #20
 800b83e:	f100 0514 	add.w	r5, r0, #20
 800b842:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b846:	9301      	str	r3, [sp, #4]
 800b848:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b84c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b850:	3301      	adds	r3, #1
 800b852:	429a      	cmp	r2, r3
 800b854:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b858:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b85c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b860:	d331      	bcc.n	800b8c6 <quorem+0x9e>
 800b862:	f04f 0e00 	mov.w	lr, #0
 800b866:	4640      	mov	r0, r8
 800b868:	46ac      	mov	ip, r5
 800b86a:	46f2      	mov	sl, lr
 800b86c:	f850 2b04 	ldr.w	r2, [r0], #4
 800b870:	b293      	uxth	r3, r2
 800b872:	fb06 e303 	mla	r3, r6, r3, lr
 800b876:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b87a:	b29b      	uxth	r3, r3
 800b87c:	ebaa 0303 	sub.w	r3, sl, r3
 800b880:	f8dc a000 	ldr.w	sl, [ip]
 800b884:	0c12      	lsrs	r2, r2, #16
 800b886:	fa13 f38a 	uxtah	r3, r3, sl
 800b88a:	fb06 e202 	mla	r2, r6, r2, lr
 800b88e:	9300      	str	r3, [sp, #0]
 800b890:	9b00      	ldr	r3, [sp, #0]
 800b892:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b896:	b292      	uxth	r2, r2
 800b898:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b89c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b8a0:	f8bd 3000 	ldrh.w	r3, [sp]
 800b8a4:	4581      	cmp	r9, r0
 800b8a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8aa:	f84c 3b04 	str.w	r3, [ip], #4
 800b8ae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b8b2:	d2db      	bcs.n	800b86c <quorem+0x44>
 800b8b4:	f855 300b 	ldr.w	r3, [r5, fp]
 800b8b8:	b92b      	cbnz	r3, 800b8c6 <quorem+0x9e>
 800b8ba:	9b01      	ldr	r3, [sp, #4]
 800b8bc:	3b04      	subs	r3, #4
 800b8be:	429d      	cmp	r5, r3
 800b8c0:	461a      	mov	r2, r3
 800b8c2:	d32e      	bcc.n	800b922 <quorem+0xfa>
 800b8c4:	613c      	str	r4, [r7, #16]
 800b8c6:	4638      	mov	r0, r7
 800b8c8:	f001 fca2 	bl	800d210 <__mcmp>
 800b8cc:	2800      	cmp	r0, #0
 800b8ce:	db24      	blt.n	800b91a <quorem+0xf2>
 800b8d0:	3601      	adds	r6, #1
 800b8d2:	4628      	mov	r0, r5
 800b8d4:	f04f 0c00 	mov.w	ip, #0
 800b8d8:	f858 2b04 	ldr.w	r2, [r8], #4
 800b8dc:	f8d0 e000 	ldr.w	lr, [r0]
 800b8e0:	b293      	uxth	r3, r2
 800b8e2:	ebac 0303 	sub.w	r3, ip, r3
 800b8e6:	0c12      	lsrs	r2, r2, #16
 800b8e8:	fa13 f38e 	uxtah	r3, r3, lr
 800b8ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b8f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b8f4:	b29b      	uxth	r3, r3
 800b8f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8fa:	45c1      	cmp	r9, r8
 800b8fc:	f840 3b04 	str.w	r3, [r0], #4
 800b900:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b904:	d2e8      	bcs.n	800b8d8 <quorem+0xb0>
 800b906:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b90a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b90e:	b922      	cbnz	r2, 800b91a <quorem+0xf2>
 800b910:	3b04      	subs	r3, #4
 800b912:	429d      	cmp	r5, r3
 800b914:	461a      	mov	r2, r3
 800b916:	d30a      	bcc.n	800b92e <quorem+0x106>
 800b918:	613c      	str	r4, [r7, #16]
 800b91a:	4630      	mov	r0, r6
 800b91c:	b003      	add	sp, #12
 800b91e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b922:	6812      	ldr	r2, [r2, #0]
 800b924:	3b04      	subs	r3, #4
 800b926:	2a00      	cmp	r2, #0
 800b928:	d1cc      	bne.n	800b8c4 <quorem+0x9c>
 800b92a:	3c01      	subs	r4, #1
 800b92c:	e7c7      	b.n	800b8be <quorem+0x96>
 800b92e:	6812      	ldr	r2, [r2, #0]
 800b930:	3b04      	subs	r3, #4
 800b932:	2a00      	cmp	r2, #0
 800b934:	d1f0      	bne.n	800b918 <quorem+0xf0>
 800b936:	3c01      	subs	r4, #1
 800b938:	e7eb      	b.n	800b912 <quorem+0xea>
 800b93a:	2000      	movs	r0, #0
 800b93c:	e7ee      	b.n	800b91c <quorem+0xf4>
	...

0800b940 <_dtoa_r>:
 800b940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b944:	ed2d 8b04 	vpush	{d8-d9}
 800b948:	ec57 6b10 	vmov	r6, r7, d0
 800b94c:	b093      	sub	sp, #76	; 0x4c
 800b94e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b950:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b954:	9106      	str	r1, [sp, #24]
 800b956:	ee10 aa10 	vmov	sl, s0
 800b95a:	4604      	mov	r4, r0
 800b95c:	9209      	str	r2, [sp, #36]	; 0x24
 800b95e:	930c      	str	r3, [sp, #48]	; 0x30
 800b960:	46bb      	mov	fp, r7
 800b962:	b975      	cbnz	r5, 800b982 <_dtoa_r+0x42>
 800b964:	2010      	movs	r0, #16
 800b966:	f001 f95f 	bl	800cc28 <malloc>
 800b96a:	4602      	mov	r2, r0
 800b96c:	6260      	str	r0, [r4, #36]	; 0x24
 800b96e:	b920      	cbnz	r0, 800b97a <_dtoa_r+0x3a>
 800b970:	4ba7      	ldr	r3, [pc, #668]	; (800bc10 <_dtoa_r+0x2d0>)
 800b972:	21ea      	movs	r1, #234	; 0xea
 800b974:	48a7      	ldr	r0, [pc, #668]	; (800bc14 <_dtoa_r+0x2d4>)
 800b976:	f7ff ff39 	bl	800b7ec <__assert_func>
 800b97a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b97e:	6005      	str	r5, [r0, #0]
 800b980:	60c5      	str	r5, [r0, #12]
 800b982:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b984:	6819      	ldr	r1, [r3, #0]
 800b986:	b151      	cbz	r1, 800b99e <_dtoa_r+0x5e>
 800b988:	685a      	ldr	r2, [r3, #4]
 800b98a:	604a      	str	r2, [r1, #4]
 800b98c:	2301      	movs	r3, #1
 800b98e:	4093      	lsls	r3, r2
 800b990:	608b      	str	r3, [r1, #8]
 800b992:	4620      	mov	r0, r4
 800b994:	f001 f9b0 	bl	800ccf8 <_Bfree>
 800b998:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b99a:	2200      	movs	r2, #0
 800b99c:	601a      	str	r2, [r3, #0]
 800b99e:	1e3b      	subs	r3, r7, #0
 800b9a0:	bfaa      	itet	ge
 800b9a2:	2300      	movge	r3, #0
 800b9a4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b9a8:	f8c8 3000 	strge.w	r3, [r8]
 800b9ac:	4b9a      	ldr	r3, [pc, #616]	; (800bc18 <_dtoa_r+0x2d8>)
 800b9ae:	bfbc      	itt	lt
 800b9b0:	2201      	movlt	r2, #1
 800b9b2:	f8c8 2000 	strlt.w	r2, [r8]
 800b9b6:	ea33 030b 	bics.w	r3, r3, fp
 800b9ba:	d11b      	bne.n	800b9f4 <_dtoa_r+0xb4>
 800b9bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b9be:	f242 730f 	movw	r3, #9999	; 0x270f
 800b9c2:	6013      	str	r3, [r2, #0]
 800b9c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b9c8:	4333      	orrs	r3, r6
 800b9ca:	f000 8592 	beq.w	800c4f2 <_dtoa_r+0xbb2>
 800b9ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b9d0:	b963      	cbnz	r3, 800b9ec <_dtoa_r+0xac>
 800b9d2:	4b92      	ldr	r3, [pc, #584]	; (800bc1c <_dtoa_r+0x2dc>)
 800b9d4:	e022      	b.n	800ba1c <_dtoa_r+0xdc>
 800b9d6:	4b92      	ldr	r3, [pc, #584]	; (800bc20 <_dtoa_r+0x2e0>)
 800b9d8:	9301      	str	r3, [sp, #4]
 800b9da:	3308      	adds	r3, #8
 800b9dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b9de:	6013      	str	r3, [r2, #0]
 800b9e0:	9801      	ldr	r0, [sp, #4]
 800b9e2:	b013      	add	sp, #76	; 0x4c
 800b9e4:	ecbd 8b04 	vpop	{d8-d9}
 800b9e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9ec:	4b8b      	ldr	r3, [pc, #556]	; (800bc1c <_dtoa_r+0x2dc>)
 800b9ee:	9301      	str	r3, [sp, #4]
 800b9f0:	3303      	adds	r3, #3
 800b9f2:	e7f3      	b.n	800b9dc <_dtoa_r+0x9c>
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	4650      	mov	r0, sl
 800b9fa:	4659      	mov	r1, fp
 800b9fc:	f7f5 f89c 	bl	8000b38 <__aeabi_dcmpeq>
 800ba00:	ec4b ab19 	vmov	d9, sl, fp
 800ba04:	4680      	mov	r8, r0
 800ba06:	b158      	cbz	r0, 800ba20 <_dtoa_r+0xe0>
 800ba08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ba0a:	2301      	movs	r3, #1
 800ba0c:	6013      	str	r3, [r2, #0]
 800ba0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	f000 856b 	beq.w	800c4ec <_dtoa_r+0xbac>
 800ba16:	4883      	ldr	r0, [pc, #524]	; (800bc24 <_dtoa_r+0x2e4>)
 800ba18:	6018      	str	r0, [r3, #0]
 800ba1a:	1e43      	subs	r3, r0, #1
 800ba1c:	9301      	str	r3, [sp, #4]
 800ba1e:	e7df      	b.n	800b9e0 <_dtoa_r+0xa0>
 800ba20:	ec4b ab10 	vmov	d0, sl, fp
 800ba24:	aa10      	add	r2, sp, #64	; 0x40
 800ba26:	a911      	add	r1, sp, #68	; 0x44
 800ba28:	4620      	mov	r0, r4
 800ba2a:	f001 fd13 	bl	800d454 <__d2b>
 800ba2e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800ba32:	ee08 0a10 	vmov	s16, r0
 800ba36:	2d00      	cmp	r5, #0
 800ba38:	f000 8084 	beq.w	800bb44 <_dtoa_r+0x204>
 800ba3c:	ee19 3a90 	vmov	r3, s19
 800ba40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba44:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ba48:	4656      	mov	r6, sl
 800ba4a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ba4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ba52:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ba56:	4b74      	ldr	r3, [pc, #464]	; (800bc28 <_dtoa_r+0x2e8>)
 800ba58:	2200      	movs	r2, #0
 800ba5a:	4630      	mov	r0, r6
 800ba5c:	4639      	mov	r1, r7
 800ba5e:	f7f4 fc4b 	bl	80002f8 <__aeabi_dsub>
 800ba62:	a365      	add	r3, pc, #404	; (adr r3, 800bbf8 <_dtoa_r+0x2b8>)
 800ba64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba68:	f7f4 fdfe 	bl	8000668 <__aeabi_dmul>
 800ba6c:	a364      	add	r3, pc, #400	; (adr r3, 800bc00 <_dtoa_r+0x2c0>)
 800ba6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba72:	f7f4 fc43 	bl	80002fc <__adddf3>
 800ba76:	4606      	mov	r6, r0
 800ba78:	4628      	mov	r0, r5
 800ba7a:	460f      	mov	r7, r1
 800ba7c:	f7f4 fd8a 	bl	8000594 <__aeabi_i2d>
 800ba80:	a361      	add	r3, pc, #388	; (adr r3, 800bc08 <_dtoa_r+0x2c8>)
 800ba82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba86:	f7f4 fdef 	bl	8000668 <__aeabi_dmul>
 800ba8a:	4602      	mov	r2, r0
 800ba8c:	460b      	mov	r3, r1
 800ba8e:	4630      	mov	r0, r6
 800ba90:	4639      	mov	r1, r7
 800ba92:	f7f4 fc33 	bl	80002fc <__adddf3>
 800ba96:	4606      	mov	r6, r0
 800ba98:	460f      	mov	r7, r1
 800ba9a:	f7f5 f895 	bl	8000bc8 <__aeabi_d2iz>
 800ba9e:	2200      	movs	r2, #0
 800baa0:	9000      	str	r0, [sp, #0]
 800baa2:	2300      	movs	r3, #0
 800baa4:	4630      	mov	r0, r6
 800baa6:	4639      	mov	r1, r7
 800baa8:	f7f5 f850 	bl	8000b4c <__aeabi_dcmplt>
 800baac:	b150      	cbz	r0, 800bac4 <_dtoa_r+0x184>
 800baae:	9800      	ldr	r0, [sp, #0]
 800bab0:	f7f4 fd70 	bl	8000594 <__aeabi_i2d>
 800bab4:	4632      	mov	r2, r6
 800bab6:	463b      	mov	r3, r7
 800bab8:	f7f5 f83e 	bl	8000b38 <__aeabi_dcmpeq>
 800babc:	b910      	cbnz	r0, 800bac4 <_dtoa_r+0x184>
 800babe:	9b00      	ldr	r3, [sp, #0]
 800bac0:	3b01      	subs	r3, #1
 800bac2:	9300      	str	r3, [sp, #0]
 800bac4:	9b00      	ldr	r3, [sp, #0]
 800bac6:	2b16      	cmp	r3, #22
 800bac8:	d85a      	bhi.n	800bb80 <_dtoa_r+0x240>
 800baca:	9a00      	ldr	r2, [sp, #0]
 800bacc:	4b57      	ldr	r3, [pc, #348]	; (800bc2c <_dtoa_r+0x2ec>)
 800bace:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad6:	ec51 0b19 	vmov	r0, r1, d9
 800bada:	f7f5 f837 	bl	8000b4c <__aeabi_dcmplt>
 800bade:	2800      	cmp	r0, #0
 800bae0:	d050      	beq.n	800bb84 <_dtoa_r+0x244>
 800bae2:	9b00      	ldr	r3, [sp, #0]
 800bae4:	3b01      	subs	r3, #1
 800bae6:	9300      	str	r3, [sp, #0]
 800bae8:	2300      	movs	r3, #0
 800baea:	930b      	str	r3, [sp, #44]	; 0x2c
 800baec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800baee:	1b5d      	subs	r5, r3, r5
 800baf0:	1e6b      	subs	r3, r5, #1
 800baf2:	9305      	str	r3, [sp, #20]
 800baf4:	bf45      	ittet	mi
 800baf6:	f1c5 0301 	rsbmi	r3, r5, #1
 800bafa:	9304      	strmi	r3, [sp, #16]
 800bafc:	2300      	movpl	r3, #0
 800bafe:	2300      	movmi	r3, #0
 800bb00:	bf4c      	ite	mi
 800bb02:	9305      	strmi	r3, [sp, #20]
 800bb04:	9304      	strpl	r3, [sp, #16]
 800bb06:	9b00      	ldr	r3, [sp, #0]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	db3d      	blt.n	800bb88 <_dtoa_r+0x248>
 800bb0c:	9b05      	ldr	r3, [sp, #20]
 800bb0e:	9a00      	ldr	r2, [sp, #0]
 800bb10:	920a      	str	r2, [sp, #40]	; 0x28
 800bb12:	4413      	add	r3, r2
 800bb14:	9305      	str	r3, [sp, #20]
 800bb16:	2300      	movs	r3, #0
 800bb18:	9307      	str	r3, [sp, #28]
 800bb1a:	9b06      	ldr	r3, [sp, #24]
 800bb1c:	2b09      	cmp	r3, #9
 800bb1e:	f200 8089 	bhi.w	800bc34 <_dtoa_r+0x2f4>
 800bb22:	2b05      	cmp	r3, #5
 800bb24:	bfc4      	itt	gt
 800bb26:	3b04      	subgt	r3, #4
 800bb28:	9306      	strgt	r3, [sp, #24]
 800bb2a:	9b06      	ldr	r3, [sp, #24]
 800bb2c:	f1a3 0302 	sub.w	r3, r3, #2
 800bb30:	bfcc      	ite	gt
 800bb32:	2500      	movgt	r5, #0
 800bb34:	2501      	movle	r5, #1
 800bb36:	2b03      	cmp	r3, #3
 800bb38:	f200 8087 	bhi.w	800bc4a <_dtoa_r+0x30a>
 800bb3c:	e8df f003 	tbb	[pc, r3]
 800bb40:	59383a2d 	.word	0x59383a2d
 800bb44:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bb48:	441d      	add	r5, r3
 800bb4a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bb4e:	2b20      	cmp	r3, #32
 800bb50:	bfc1      	itttt	gt
 800bb52:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bb56:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800bb5a:	fa0b f303 	lslgt.w	r3, fp, r3
 800bb5e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bb62:	bfda      	itte	le
 800bb64:	f1c3 0320 	rsble	r3, r3, #32
 800bb68:	fa06 f003 	lslle.w	r0, r6, r3
 800bb6c:	4318      	orrgt	r0, r3
 800bb6e:	f7f4 fd01 	bl	8000574 <__aeabi_ui2d>
 800bb72:	2301      	movs	r3, #1
 800bb74:	4606      	mov	r6, r0
 800bb76:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800bb7a:	3d01      	subs	r5, #1
 800bb7c:	930e      	str	r3, [sp, #56]	; 0x38
 800bb7e:	e76a      	b.n	800ba56 <_dtoa_r+0x116>
 800bb80:	2301      	movs	r3, #1
 800bb82:	e7b2      	b.n	800baea <_dtoa_r+0x1aa>
 800bb84:	900b      	str	r0, [sp, #44]	; 0x2c
 800bb86:	e7b1      	b.n	800baec <_dtoa_r+0x1ac>
 800bb88:	9b04      	ldr	r3, [sp, #16]
 800bb8a:	9a00      	ldr	r2, [sp, #0]
 800bb8c:	1a9b      	subs	r3, r3, r2
 800bb8e:	9304      	str	r3, [sp, #16]
 800bb90:	4253      	negs	r3, r2
 800bb92:	9307      	str	r3, [sp, #28]
 800bb94:	2300      	movs	r3, #0
 800bb96:	930a      	str	r3, [sp, #40]	; 0x28
 800bb98:	e7bf      	b.n	800bb1a <_dtoa_r+0x1da>
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	9308      	str	r3, [sp, #32]
 800bb9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	dc55      	bgt.n	800bc50 <_dtoa_r+0x310>
 800bba4:	2301      	movs	r3, #1
 800bba6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bbaa:	461a      	mov	r2, r3
 800bbac:	9209      	str	r2, [sp, #36]	; 0x24
 800bbae:	e00c      	b.n	800bbca <_dtoa_r+0x28a>
 800bbb0:	2301      	movs	r3, #1
 800bbb2:	e7f3      	b.n	800bb9c <_dtoa_r+0x25c>
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bbb8:	9308      	str	r3, [sp, #32]
 800bbba:	9b00      	ldr	r3, [sp, #0]
 800bbbc:	4413      	add	r3, r2
 800bbbe:	9302      	str	r3, [sp, #8]
 800bbc0:	3301      	adds	r3, #1
 800bbc2:	2b01      	cmp	r3, #1
 800bbc4:	9303      	str	r3, [sp, #12]
 800bbc6:	bfb8      	it	lt
 800bbc8:	2301      	movlt	r3, #1
 800bbca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bbcc:	2200      	movs	r2, #0
 800bbce:	6042      	str	r2, [r0, #4]
 800bbd0:	2204      	movs	r2, #4
 800bbd2:	f102 0614 	add.w	r6, r2, #20
 800bbd6:	429e      	cmp	r6, r3
 800bbd8:	6841      	ldr	r1, [r0, #4]
 800bbda:	d93d      	bls.n	800bc58 <_dtoa_r+0x318>
 800bbdc:	4620      	mov	r0, r4
 800bbde:	f001 f84b 	bl	800cc78 <_Balloc>
 800bbe2:	9001      	str	r0, [sp, #4]
 800bbe4:	2800      	cmp	r0, #0
 800bbe6:	d13b      	bne.n	800bc60 <_dtoa_r+0x320>
 800bbe8:	4b11      	ldr	r3, [pc, #68]	; (800bc30 <_dtoa_r+0x2f0>)
 800bbea:	4602      	mov	r2, r0
 800bbec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bbf0:	e6c0      	b.n	800b974 <_dtoa_r+0x34>
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	e7df      	b.n	800bbb6 <_dtoa_r+0x276>
 800bbf6:	bf00      	nop
 800bbf8:	636f4361 	.word	0x636f4361
 800bbfc:	3fd287a7 	.word	0x3fd287a7
 800bc00:	8b60c8b3 	.word	0x8b60c8b3
 800bc04:	3fc68a28 	.word	0x3fc68a28
 800bc08:	509f79fb 	.word	0x509f79fb
 800bc0c:	3fd34413 	.word	0x3fd34413
 800bc10:	0800e7c0 	.word	0x0800e7c0
 800bc14:	0800e97e 	.word	0x0800e97e
 800bc18:	7ff00000 	.word	0x7ff00000
 800bc1c:	0800e97a 	.word	0x0800e97a
 800bc20:	0800e971 	.word	0x0800e971
 800bc24:	0800e745 	.word	0x0800e745
 800bc28:	3ff80000 	.word	0x3ff80000
 800bc2c:	0800eae8 	.word	0x0800eae8
 800bc30:	0800e9d9 	.word	0x0800e9d9
 800bc34:	2501      	movs	r5, #1
 800bc36:	2300      	movs	r3, #0
 800bc38:	9306      	str	r3, [sp, #24]
 800bc3a:	9508      	str	r5, [sp, #32]
 800bc3c:	f04f 33ff 	mov.w	r3, #4294967295
 800bc40:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bc44:	2200      	movs	r2, #0
 800bc46:	2312      	movs	r3, #18
 800bc48:	e7b0      	b.n	800bbac <_dtoa_r+0x26c>
 800bc4a:	2301      	movs	r3, #1
 800bc4c:	9308      	str	r3, [sp, #32]
 800bc4e:	e7f5      	b.n	800bc3c <_dtoa_r+0x2fc>
 800bc50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc52:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bc56:	e7b8      	b.n	800bbca <_dtoa_r+0x28a>
 800bc58:	3101      	adds	r1, #1
 800bc5a:	6041      	str	r1, [r0, #4]
 800bc5c:	0052      	lsls	r2, r2, #1
 800bc5e:	e7b8      	b.n	800bbd2 <_dtoa_r+0x292>
 800bc60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bc62:	9a01      	ldr	r2, [sp, #4]
 800bc64:	601a      	str	r2, [r3, #0]
 800bc66:	9b03      	ldr	r3, [sp, #12]
 800bc68:	2b0e      	cmp	r3, #14
 800bc6a:	f200 809d 	bhi.w	800bda8 <_dtoa_r+0x468>
 800bc6e:	2d00      	cmp	r5, #0
 800bc70:	f000 809a 	beq.w	800bda8 <_dtoa_r+0x468>
 800bc74:	9b00      	ldr	r3, [sp, #0]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	dd32      	ble.n	800bce0 <_dtoa_r+0x3a0>
 800bc7a:	4ab7      	ldr	r2, [pc, #732]	; (800bf58 <_dtoa_r+0x618>)
 800bc7c:	f003 030f 	and.w	r3, r3, #15
 800bc80:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bc84:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bc88:	9b00      	ldr	r3, [sp, #0]
 800bc8a:	05d8      	lsls	r0, r3, #23
 800bc8c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800bc90:	d516      	bpl.n	800bcc0 <_dtoa_r+0x380>
 800bc92:	4bb2      	ldr	r3, [pc, #712]	; (800bf5c <_dtoa_r+0x61c>)
 800bc94:	ec51 0b19 	vmov	r0, r1, d9
 800bc98:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bc9c:	f7f4 fe0e 	bl	80008bc <__aeabi_ddiv>
 800bca0:	f007 070f 	and.w	r7, r7, #15
 800bca4:	4682      	mov	sl, r0
 800bca6:	468b      	mov	fp, r1
 800bca8:	2503      	movs	r5, #3
 800bcaa:	4eac      	ldr	r6, [pc, #688]	; (800bf5c <_dtoa_r+0x61c>)
 800bcac:	b957      	cbnz	r7, 800bcc4 <_dtoa_r+0x384>
 800bcae:	4642      	mov	r2, r8
 800bcb0:	464b      	mov	r3, r9
 800bcb2:	4650      	mov	r0, sl
 800bcb4:	4659      	mov	r1, fp
 800bcb6:	f7f4 fe01 	bl	80008bc <__aeabi_ddiv>
 800bcba:	4682      	mov	sl, r0
 800bcbc:	468b      	mov	fp, r1
 800bcbe:	e028      	b.n	800bd12 <_dtoa_r+0x3d2>
 800bcc0:	2502      	movs	r5, #2
 800bcc2:	e7f2      	b.n	800bcaa <_dtoa_r+0x36a>
 800bcc4:	07f9      	lsls	r1, r7, #31
 800bcc6:	d508      	bpl.n	800bcda <_dtoa_r+0x39a>
 800bcc8:	4640      	mov	r0, r8
 800bcca:	4649      	mov	r1, r9
 800bccc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bcd0:	f7f4 fcca 	bl	8000668 <__aeabi_dmul>
 800bcd4:	3501      	adds	r5, #1
 800bcd6:	4680      	mov	r8, r0
 800bcd8:	4689      	mov	r9, r1
 800bcda:	107f      	asrs	r7, r7, #1
 800bcdc:	3608      	adds	r6, #8
 800bcde:	e7e5      	b.n	800bcac <_dtoa_r+0x36c>
 800bce0:	f000 809b 	beq.w	800be1a <_dtoa_r+0x4da>
 800bce4:	9b00      	ldr	r3, [sp, #0]
 800bce6:	4f9d      	ldr	r7, [pc, #628]	; (800bf5c <_dtoa_r+0x61c>)
 800bce8:	425e      	negs	r6, r3
 800bcea:	4b9b      	ldr	r3, [pc, #620]	; (800bf58 <_dtoa_r+0x618>)
 800bcec:	f006 020f 	and.w	r2, r6, #15
 800bcf0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bcf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf8:	ec51 0b19 	vmov	r0, r1, d9
 800bcfc:	f7f4 fcb4 	bl	8000668 <__aeabi_dmul>
 800bd00:	1136      	asrs	r6, r6, #4
 800bd02:	4682      	mov	sl, r0
 800bd04:	468b      	mov	fp, r1
 800bd06:	2300      	movs	r3, #0
 800bd08:	2502      	movs	r5, #2
 800bd0a:	2e00      	cmp	r6, #0
 800bd0c:	d17a      	bne.n	800be04 <_dtoa_r+0x4c4>
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d1d3      	bne.n	800bcba <_dtoa_r+0x37a>
 800bd12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	f000 8082 	beq.w	800be1e <_dtoa_r+0x4de>
 800bd1a:	4b91      	ldr	r3, [pc, #580]	; (800bf60 <_dtoa_r+0x620>)
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	4650      	mov	r0, sl
 800bd20:	4659      	mov	r1, fp
 800bd22:	f7f4 ff13 	bl	8000b4c <__aeabi_dcmplt>
 800bd26:	2800      	cmp	r0, #0
 800bd28:	d079      	beq.n	800be1e <_dtoa_r+0x4de>
 800bd2a:	9b03      	ldr	r3, [sp, #12]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d076      	beq.n	800be1e <_dtoa_r+0x4de>
 800bd30:	9b02      	ldr	r3, [sp, #8]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	dd36      	ble.n	800bda4 <_dtoa_r+0x464>
 800bd36:	9b00      	ldr	r3, [sp, #0]
 800bd38:	4650      	mov	r0, sl
 800bd3a:	4659      	mov	r1, fp
 800bd3c:	1e5f      	subs	r7, r3, #1
 800bd3e:	2200      	movs	r2, #0
 800bd40:	4b88      	ldr	r3, [pc, #544]	; (800bf64 <_dtoa_r+0x624>)
 800bd42:	f7f4 fc91 	bl	8000668 <__aeabi_dmul>
 800bd46:	9e02      	ldr	r6, [sp, #8]
 800bd48:	4682      	mov	sl, r0
 800bd4a:	468b      	mov	fp, r1
 800bd4c:	3501      	adds	r5, #1
 800bd4e:	4628      	mov	r0, r5
 800bd50:	f7f4 fc20 	bl	8000594 <__aeabi_i2d>
 800bd54:	4652      	mov	r2, sl
 800bd56:	465b      	mov	r3, fp
 800bd58:	f7f4 fc86 	bl	8000668 <__aeabi_dmul>
 800bd5c:	4b82      	ldr	r3, [pc, #520]	; (800bf68 <_dtoa_r+0x628>)
 800bd5e:	2200      	movs	r2, #0
 800bd60:	f7f4 facc 	bl	80002fc <__adddf3>
 800bd64:	46d0      	mov	r8, sl
 800bd66:	46d9      	mov	r9, fp
 800bd68:	4682      	mov	sl, r0
 800bd6a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800bd6e:	2e00      	cmp	r6, #0
 800bd70:	d158      	bne.n	800be24 <_dtoa_r+0x4e4>
 800bd72:	4b7e      	ldr	r3, [pc, #504]	; (800bf6c <_dtoa_r+0x62c>)
 800bd74:	2200      	movs	r2, #0
 800bd76:	4640      	mov	r0, r8
 800bd78:	4649      	mov	r1, r9
 800bd7a:	f7f4 fabd 	bl	80002f8 <__aeabi_dsub>
 800bd7e:	4652      	mov	r2, sl
 800bd80:	465b      	mov	r3, fp
 800bd82:	4680      	mov	r8, r0
 800bd84:	4689      	mov	r9, r1
 800bd86:	f7f4 feff 	bl	8000b88 <__aeabi_dcmpgt>
 800bd8a:	2800      	cmp	r0, #0
 800bd8c:	f040 8295 	bne.w	800c2ba <_dtoa_r+0x97a>
 800bd90:	4652      	mov	r2, sl
 800bd92:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bd96:	4640      	mov	r0, r8
 800bd98:	4649      	mov	r1, r9
 800bd9a:	f7f4 fed7 	bl	8000b4c <__aeabi_dcmplt>
 800bd9e:	2800      	cmp	r0, #0
 800bda0:	f040 8289 	bne.w	800c2b6 <_dtoa_r+0x976>
 800bda4:	ec5b ab19 	vmov	sl, fp, d9
 800bda8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	f2c0 8148 	blt.w	800c040 <_dtoa_r+0x700>
 800bdb0:	9a00      	ldr	r2, [sp, #0]
 800bdb2:	2a0e      	cmp	r2, #14
 800bdb4:	f300 8144 	bgt.w	800c040 <_dtoa_r+0x700>
 800bdb8:	4b67      	ldr	r3, [pc, #412]	; (800bf58 <_dtoa_r+0x618>)
 800bdba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bdbe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bdc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	f280 80d5 	bge.w	800bf74 <_dtoa_r+0x634>
 800bdca:	9b03      	ldr	r3, [sp, #12]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	f300 80d1 	bgt.w	800bf74 <_dtoa_r+0x634>
 800bdd2:	f040 826f 	bne.w	800c2b4 <_dtoa_r+0x974>
 800bdd6:	4b65      	ldr	r3, [pc, #404]	; (800bf6c <_dtoa_r+0x62c>)
 800bdd8:	2200      	movs	r2, #0
 800bdda:	4640      	mov	r0, r8
 800bddc:	4649      	mov	r1, r9
 800bdde:	f7f4 fc43 	bl	8000668 <__aeabi_dmul>
 800bde2:	4652      	mov	r2, sl
 800bde4:	465b      	mov	r3, fp
 800bde6:	f7f4 fec5 	bl	8000b74 <__aeabi_dcmpge>
 800bdea:	9e03      	ldr	r6, [sp, #12]
 800bdec:	4637      	mov	r7, r6
 800bdee:	2800      	cmp	r0, #0
 800bdf0:	f040 8245 	bne.w	800c27e <_dtoa_r+0x93e>
 800bdf4:	9d01      	ldr	r5, [sp, #4]
 800bdf6:	2331      	movs	r3, #49	; 0x31
 800bdf8:	f805 3b01 	strb.w	r3, [r5], #1
 800bdfc:	9b00      	ldr	r3, [sp, #0]
 800bdfe:	3301      	adds	r3, #1
 800be00:	9300      	str	r3, [sp, #0]
 800be02:	e240      	b.n	800c286 <_dtoa_r+0x946>
 800be04:	07f2      	lsls	r2, r6, #31
 800be06:	d505      	bpl.n	800be14 <_dtoa_r+0x4d4>
 800be08:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be0c:	f7f4 fc2c 	bl	8000668 <__aeabi_dmul>
 800be10:	3501      	adds	r5, #1
 800be12:	2301      	movs	r3, #1
 800be14:	1076      	asrs	r6, r6, #1
 800be16:	3708      	adds	r7, #8
 800be18:	e777      	b.n	800bd0a <_dtoa_r+0x3ca>
 800be1a:	2502      	movs	r5, #2
 800be1c:	e779      	b.n	800bd12 <_dtoa_r+0x3d2>
 800be1e:	9f00      	ldr	r7, [sp, #0]
 800be20:	9e03      	ldr	r6, [sp, #12]
 800be22:	e794      	b.n	800bd4e <_dtoa_r+0x40e>
 800be24:	9901      	ldr	r1, [sp, #4]
 800be26:	4b4c      	ldr	r3, [pc, #304]	; (800bf58 <_dtoa_r+0x618>)
 800be28:	4431      	add	r1, r6
 800be2a:	910d      	str	r1, [sp, #52]	; 0x34
 800be2c:	9908      	ldr	r1, [sp, #32]
 800be2e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800be32:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800be36:	2900      	cmp	r1, #0
 800be38:	d043      	beq.n	800bec2 <_dtoa_r+0x582>
 800be3a:	494d      	ldr	r1, [pc, #308]	; (800bf70 <_dtoa_r+0x630>)
 800be3c:	2000      	movs	r0, #0
 800be3e:	f7f4 fd3d 	bl	80008bc <__aeabi_ddiv>
 800be42:	4652      	mov	r2, sl
 800be44:	465b      	mov	r3, fp
 800be46:	f7f4 fa57 	bl	80002f8 <__aeabi_dsub>
 800be4a:	9d01      	ldr	r5, [sp, #4]
 800be4c:	4682      	mov	sl, r0
 800be4e:	468b      	mov	fp, r1
 800be50:	4649      	mov	r1, r9
 800be52:	4640      	mov	r0, r8
 800be54:	f7f4 feb8 	bl	8000bc8 <__aeabi_d2iz>
 800be58:	4606      	mov	r6, r0
 800be5a:	f7f4 fb9b 	bl	8000594 <__aeabi_i2d>
 800be5e:	4602      	mov	r2, r0
 800be60:	460b      	mov	r3, r1
 800be62:	4640      	mov	r0, r8
 800be64:	4649      	mov	r1, r9
 800be66:	f7f4 fa47 	bl	80002f8 <__aeabi_dsub>
 800be6a:	3630      	adds	r6, #48	; 0x30
 800be6c:	f805 6b01 	strb.w	r6, [r5], #1
 800be70:	4652      	mov	r2, sl
 800be72:	465b      	mov	r3, fp
 800be74:	4680      	mov	r8, r0
 800be76:	4689      	mov	r9, r1
 800be78:	f7f4 fe68 	bl	8000b4c <__aeabi_dcmplt>
 800be7c:	2800      	cmp	r0, #0
 800be7e:	d163      	bne.n	800bf48 <_dtoa_r+0x608>
 800be80:	4642      	mov	r2, r8
 800be82:	464b      	mov	r3, r9
 800be84:	4936      	ldr	r1, [pc, #216]	; (800bf60 <_dtoa_r+0x620>)
 800be86:	2000      	movs	r0, #0
 800be88:	f7f4 fa36 	bl	80002f8 <__aeabi_dsub>
 800be8c:	4652      	mov	r2, sl
 800be8e:	465b      	mov	r3, fp
 800be90:	f7f4 fe5c 	bl	8000b4c <__aeabi_dcmplt>
 800be94:	2800      	cmp	r0, #0
 800be96:	f040 80b5 	bne.w	800c004 <_dtoa_r+0x6c4>
 800be9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800be9c:	429d      	cmp	r5, r3
 800be9e:	d081      	beq.n	800bda4 <_dtoa_r+0x464>
 800bea0:	4b30      	ldr	r3, [pc, #192]	; (800bf64 <_dtoa_r+0x624>)
 800bea2:	2200      	movs	r2, #0
 800bea4:	4650      	mov	r0, sl
 800bea6:	4659      	mov	r1, fp
 800bea8:	f7f4 fbde 	bl	8000668 <__aeabi_dmul>
 800beac:	4b2d      	ldr	r3, [pc, #180]	; (800bf64 <_dtoa_r+0x624>)
 800beae:	4682      	mov	sl, r0
 800beb0:	468b      	mov	fp, r1
 800beb2:	4640      	mov	r0, r8
 800beb4:	4649      	mov	r1, r9
 800beb6:	2200      	movs	r2, #0
 800beb8:	f7f4 fbd6 	bl	8000668 <__aeabi_dmul>
 800bebc:	4680      	mov	r8, r0
 800bebe:	4689      	mov	r9, r1
 800bec0:	e7c6      	b.n	800be50 <_dtoa_r+0x510>
 800bec2:	4650      	mov	r0, sl
 800bec4:	4659      	mov	r1, fp
 800bec6:	f7f4 fbcf 	bl	8000668 <__aeabi_dmul>
 800beca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800becc:	9d01      	ldr	r5, [sp, #4]
 800bece:	930f      	str	r3, [sp, #60]	; 0x3c
 800bed0:	4682      	mov	sl, r0
 800bed2:	468b      	mov	fp, r1
 800bed4:	4649      	mov	r1, r9
 800bed6:	4640      	mov	r0, r8
 800bed8:	f7f4 fe76 	bl	8000bc8 <__aeabi_d2iz>
 800bedc:	4606      	mov	r6, r0
 800bede:	f7f4 fb59 	bl	8000594 <__aeabi_i2d>
 800bee2:	3630      	adds	r6, #48	; 0x30
 800bee4:	4602      	mov	r2, r0
 800bee6:	460b      	mov	r3, r1
 800bee8:	4640      	mov	r0, r8
 800beea:	4649      	mov	r1, r9
 800beec:	f7f4 fa04 	bl	80002f8 <__aeabi_dsub>
 800bef0:	f805 6b01 	strb.w	r6, [r5], #1
 800bef4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bef6:	429d      	cmp	r5, r3
 800bef8:	4680      	mov	r8, r0
 800befa:	4689      	mov	r9, r1
 800befc:	f04f 0200 	mov.w	r2, #0
 800bf00:	d124      	bne.n	800bf4c <_dtoa_r+0x60c>
 800bf02:	4b1b      	ldr	r3, [pc, #108]	; (800bf70 <_dtoa_r+0x630>)
 800bf04:	4650      	mov	r0, sl
 800bf06:	4659      	mov	r1, fp
 800bf08:	f7f4 f9f8 	bl	80002fc <__adddf3>
 800bf0c:	4602      	mov	r2, r0
 800bf0e:	460b      	mov	r3, r1
 800bf10:	4640      	mov	r0, r8
 800bf12:	4649      	mov	r1, r9
 800bf14:	f7f4 fe38 	bl	8000b88 <__aeabi_dcmpgt>
 800bf18:	2800      	cmp	r0, #0
 800bf1a:	d173      	bne.n	800c004 <_dtoa_r+0x6c4>
 800bf1c:	4652      	mov	r2, sl
 800bf1e:	465b      	mov	r3, fp
 800bf20:	4913      	ldr	r1, [pc, #76]	; (800bf70 <_dtoa_r+0x630>)
 800bf22:	2000      	movs	r0, #0
 800bf24:	f7f4 f9e8 	bl	80002f8 <__aeabi_dsub>
 800bf28:	4602      	mov	r2, r0
 800bf2a:	460b      	mov	r3, r1
 800bf2c:	4640      	mov	r0, r8
 800bf2e:	4649      	mov	r1, r9
 800bf30:	f7f4 fe0c 	bl	8000b4c <__aeabi_dcmplt>
 800bf34:	2800      	cmp	r0, #0
 800bf36:	f43f af35 	beq.w	800bda4 <_dtoa_r+0x464>
 800bf3a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bf3c:	1e6b      	subs	r3, r5, #1
 800bf3e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf40:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bf44:	2b30      	cmp	r3, #48	; 0x30
 800bf46:	d0f8      	beq.n	800bf3a <_dtoa_r+0x5fa>
 800bf48:	9700      	str	r7, [sp, #0]
 800bf4a:	e049      	b.n	800bfe0 <_dtoa_r+0x6a0>
 800bf4c:	4b05      	ldr	r3, [pc, #20]	; (800bf64 <_dtoa_r+0x624>)
 800bf4e:	f7f4 fb8b 	bl	8000668 <__aeabi_dmul>
 800bf52:	4680      	mov	r8, r0
 800bf54:	4689      	mov	r9, r1
 800bf56:	e7bd      	b.n	800bed4 <_dtoa_r+0x594>
 800bf58:	0800eae8 	.word	0x0800eae8
 800bf5c:	0800eac0 	.word	0x0800eac0
 800bf60:	3ff00000 	.word	0x3ff00000
 800bf64:	40240000 	.word	0x40240000
 800bf68:	401c0000 	.word	0x401c0000
 800bf6c:	40140000 	.word	0x40140000
 800bf70:	3fe00000 	.word	0x3fe00000
 800bf74:	9d01      	ldr	r5, [sp, #4]
 800bf76:	4656      	mov	r6, sl
 800bf78:	465f      	mov	r7, fp
 800bf7a:	4642      	mov	r2, r8
 800bf7c:	464b      	mov	r3, r9
 800bf7e:	4630      	mov	r0, r6
 800bf80:	4639      	mov	r1, r7
 800bf82:	f7f4 fc9b 	bl	80008bc <__aeabi_ddiv>
 800bf86:	f7f4 fe1f 	bl	8000bc8 <__aeabi_d2iz>
 800bf8a:	4682      	mov	sl, r0
 800bf8c:	f7f4 fb02 	bl	8000594 <__aeabi_i2d>
 800bf90:	4642      	mov	r2, r8
 800bf92:	464b      	mov	r3, r9
 800bf94:	f7f4 fb68 	bl	8000668 <__aeabi_dmul>
 800bf98:	4602      	mov	r2, r0
 800bf9a:	460b      	mov	r3, r1
 800bf9c:	4630      	mov	r0, r6
 800bf9e:	4639      	mov	r1, r7
 800bfa0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800bfa4:	f7f4 f9a8 	bl	80002f8 <__aeabi_dsub>
 800bfa8:	f805 6b01 	strb.w	r6, [r5], #1
 800bfac:	9e01      	ldr	r6, [sp, #4]
 800bfae:	9f03      	ldr	r7, [sp, #12]
 800bfb0:	1bae      	subs	r6, r5, r6
 800bfb2:	42b7      	cmp	r7, r6
 800bfb4:	4602      	mov	r2, r0
 800bfb6:	460b      	mov	r3, r1
 800bfb8:	d135      	bne.n	800c026 <_dtoa_r+0x6e6>
 800bfba:	f7f4 f99f 	bl	80002fc <__adddf3>
 800bfbe:	4642      	mov	r2, r8
 800bfc0:	464b      	mov	r3, r9
 800bfc2:	4606      	mov	r6, r0
 800bfc4:	460f      	mov	r7, r1
 800bfc6:	f7f4 fddf 	bl	8000b88 <__aeabi_dcmpgt>
 800bfca:	b9d0      	cbnz	r0, 800c002 <_dtoa_r+0x6c2>
 800bfcc:	4642      	mov	r2, r8
 800bfce:	464b      	mov	r3, r9
 800bfd0:	4630      	mov	r0, r6
 800bfd2:	4639      	mov	r1, r7
 800bfd4:	f7f4 fdb0 	bl	8000b38 <__aeabi_dcmpeq>
 800bfd8:	b110      	cbz	r0, 800bfe0 <_dtoa_r+0x6a0>
 800bfda:	f01a 0f01 	tst.w	sl, #1
 800bfde:	d110      	bne.n	800c002 <_dtoa_r+0x6c2>
 800bfe0:	4620      	mov	r0, r4
 800bfe2:	ee18 1a10 	vmov	r1, s16
 800bfe6:	f000 fe87 	bl	800ccf8 <_Bfree>
 800bfea:	2300      	movs	r3, #0
 800bfec:	9800      	ldr	r0, [sp, #0]
 800bfee:	702b      	strb	r3, [r5, #0]
 800bff0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bff2:	3001      	adds	r0, #1
 800bff4:	6018      	str	r0, [r3, #0]
 800bff6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	f43f acf1 	beq.w	800b9e0 <_dtoa_r+0xa0>
 800bffe:	601d      	str	r5, [r3, #0]
 800c000:	e4ee      	b.n	800b9e0 <_dtoa_r+0xa0>
 800c002:	9f00      	ldr	r7, [sp, #0]
 800c004:	462b      	mov	r3, r5
 800c006:	461d      	mov	r5, r3
 800c008:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c00c:	2a39      	cmp	r2, #57	; 0x39
 800c00e:	d106      	bne.n	800c01e <_dtoa_r+0x6de>
 800c010:	9a01      	ldr	r2, [sp, #4]
 800c012:	429a      	cmp	r2, r3
 800c014:	d1f7      	bne.n	800c006 <_dtoa_r+0x6c6>
 800c016:	9901      	ldr	r1, [sp, #4]
 800c018:	2230      	movs	r2, #48	; 0x30
 800c01a:	3701      	adds	r7, #1
 800c01c:	700a      	strb	r2, [r1, #0]
 800c01e:	781a      	ldrb	r2, [r3, #0]
 800c020:	3201      	adds	r2, #1
 800c022:	701a      	strb	r2, [r3, #0]
 800c024:	e790      	b.n	800bf48 <_dtoa_r+0x608>
 800c026:	4ba6      	ldr	r3, [pc, #664]	; (800c2c0 <_dtoa_r+0x980>)
 800c028:	2200      	movs	r2, #0
 800c02a:	f7f4 fb1d 	bl	8000668 <__aeabi_dmul>
 800c02e:	2200      	movs	r2, #0
 800c030:	2300      	movs	r3, #0
 800c032:	4606      	mov	r6, r0
 800c034:	460f      	mov	r7, r1
 800c036:	f7f4 fd7f 	bl	8000b38 <__aeabi_dcmpeq>
 800c03a:	2800      	cmp	r0, #0
 800c03c:	d09d      	beq.n	800bf7a <_dtoa_r+0x63a>
 800c03e:	e7cf      	b.n	800bfe0 <_dtoa_r+0x6a0>
 800c040:	9a08      	ldr	r2, [sp, #32]
 800c042:	2a00      	cmp	r2, #0
 800c044:	f000 80d7 	beq.w	800c1f6 <_dtoa_r+0x8b6>
 800c048:	9a06      	ldr	r2, [sp, #24]
 800c04a:	2a01      	cmp	r2, #1
 800c04c:	f300 80ba 	bgt.w	800c1c4 <_dtoa_r+0x884>
 800c050:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c052:	2a00      	cmp	r2, #0
 800c054:	f000 80b2 	beq.w	800c1bc <_dtoa_r+0x87c>
 800c058:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c05c:	9e07      	ldr	r6, [sp, #28]
 800c05e:	9d04      	ldr	r5, [sp, #16]
 800c060:	9a04      	ldr	r2, [sp, #16]
 800c062:	441a      	add	r2, r3
 800c064:	9204      	str	r2, [sp, #16]
 800c066:	9a05      	ldr	r2, [sp, #20]
 800c068:	2101      	movs	r1, #1
 800c06a:	441a      	add	r2, r3
 800c06c:	4620      	mov	r0, r4
 800c06e:	9205      	str	r2, [sp, #20]
 800c070:	f000 ff44 	bl	800cefc <__i2b>
 800c074:	4607      	mov	r7, r0
 800c076:	2d00      	cmp	r5, #0
 800c078:	dd0c      	ble.n	800c094 <_dtoa_r+0x754>
 800c07a:	9b05      	ldr	r3, [sp, #20]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	dd09      	ble.n	800c094 <_dtoa_r+0x754>
 800c080:	42ab      	cmp	r3, r5
 800c082:	9a04      	ldr	r2, [sp, #16]
 800c084:	bfa8      	it	ge
 800c086:	462b      	movge	r3, r5
 800c088:	1ad2      	subs	r2, r2, r3
 800c08a:	9204      	str	r2, [sp, #16]
 800c08c:	9a05      	ldr	r2, [sp, #20]
 800c08e:	1aed      	subs	r5, r5, r3
 800c090:	1ad3      	subs	r3, r2, r3
 800c092:	9305      	str	r3, [sp, #20]
 800c094:	9b07      	ldr	r3, [sp, #28]
 800c096:	b31b      	cbz	r3, 800c0e0 <_dtoa_r+0x7a0>
 800c098:	9b08      	ldr	r3, [sp, #32]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	f000 80af 	beq.w	800c1fe <_dtoa_r+0x8be>
 800c0a0:	2e00      	cmp	r6, #0
 800c0a2:	dd13      	ble.n	800c0cc <_dtoa_r+0x78c>
 800c0a4:	4639      	mov	r1, r7
 800c0a6:	4632      	mov	r2, r6
 800c0a8:	4620      	mov	r0, r4
 800c0aa:	f000 ffe7 	bl	800d07c <__pow5mult>
 800c0ae:	ee18 2a10 	vmov	r2, s16
 800c0b2:	4601      	mov	r1, r0
 800c0b4:	4607      	mov	r7, r0
 800c0b6:	4620      	mov	r0, r4
 800c0b8:	f000 ff36 	bl	800cf28 <__multiply>
 800c0bc:	ee18 1a10 	vmov	r1, s16
 800c0c0:	4680      	mov	r8, r0
 800c0c2:	4620      	mov	r0, r4
 800c0c4:	f000 fe18 	bl	800ccf8 <_Bfree>
 800c0c8:	ee08 8a10 	vmov	s16, r8
 800c0cc:	9b07      	ldr	r3, [sp, #28]
 800c0ce:	1b9a      	subs	r2, r3, r6
 800c0d0:	d006      	beq.n	800c0e0 <_dtoa_r+0x7a0>
 800c0d2:	ee18 1a10 	vmov	r1, s16
 800c0d6:	4620      	mov	r0, r4
 800c0d8:	f000 ffd0 	bl	800d07c <__pow5mult>
 800c0dc:	ee08 0a10 	vmov	s16, r0
 800c0e0:	2101      	movs	r1, #1
 800c0e2:	4620      	mov	r0, r4
 800c0e4:	f000 ff0a 	bl	800cefc <__i2b>
 800c0e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	4606      	mov	r6, r0
 800c0ee:	f340 8088 	ble.w	800c202 <_dtoa_r+0x8c2>
 800c0f2:	461a      	mov	r2, r3
 800c0f4:	4601      	mov	r1, r0
 800c0f6:	4620      	mov	r0, r4
 800c0f8:	f000 ffc0 	bl	800d07c <__pow5mult>
 800c0fc:	9b06      	ldr	r3, [sp, #24]
 800c0fe:	2b01      	cmp	r3, #1
 800c100:	4606      	mov	r6, r0
 800c102:	f340 8081 	ble.w	800c208 <_dtoa_r+0x8c8>
 800c106:	f04f 0800 	mov.w	r8, #0
 800c10a:	6933      	ldr	r3, [r6, #16]
 800c10c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c110:	6918      	ldr	r0, [r3, #16]
 800c112:	f000 fea3 	bl	800ce5c <__hi0bits>
 800c116:	f1c0 0020 	rsb	r0, r0, #32
 800c11a:	9b05      	ldr	r3, [sp, #20]
 800c11c:	4418      	add	r0, r3
 800c11e:	f010 001f 	ands.w	r0, r0, #31
 800c122:	f000 8092 	beq.w	800c24a <_dtoa_r+0x90a>
 800c126:	f1c0 0320 	rsb	r3, r0, #32
 800c12a:	2b04      	cmp	r3, #4
 800c12c:	f340 808a 	ble.w	800c244 <_dtoa_r+0x904>
 800c130:	f1c0 001c 	rsb	r0, r0, #28
 800c134:	9b04      	ldr	r3, [sp, #16]
 800c136:	4403      	add	r3, r0
 800c138:	9304      	str	r3, [sp, #16]
 800c13a:	9b05      	ldr	r3, [sp, #20]
 800c13c:	4403      	add	r3, r0
 800c13e:	4405      	add	r5, r0
 800c140:	9305      	str	r3, [sp, #20]
 800c142:	9b04      	ldr	r3, [sp, #16]
 800c144:	2b00      	cmp	r3, #0
 800c146:	dd07      	ble.n	800c158 <_dtoa_r+0x818>
 800c148:	ee18 1a10 	vmov	r1, s16
 800c14c:	461a      	mov	r2, r3
 800c14e:	4620      	mov	r0, r4
 800c150:	f000 ffee 	bl	800d130 <__lshift>
 800c154:	ee08 0a10 	vmov	s16, r0
 800c158:	9b05      	ldr	r3, [sp, #20]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	dd05      	ble.n	800c16a <_dtoa_r+0x82a>
 800c15e:	4631      	mov	r1, r6
 800c160:	461a      	mov	r2, r3
 800c162:	4620      	mov	r0, r4
 800c164:	f000 ffe4 	bl	800d130 <__lshift>
 800c168:	4606      	mov	r6, r0
 800c16a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d06e      	beq.n	800c24e <_dtoa_r+0x90e>
 800c170:	ee18 0a10 	vmov	r0, s16
 800c174:	4631      	mov	r1, r6
 800c176:	f001 f84b 	bl	800d210 <__mcmp>
 800c17a:	2800      	cmp	r0, #0
 800c17c:	da67      	bge.n	800c24e <_dtoa_r+0x90e>
 800c17e:	9b00      	ldr	r3, [sp, #0]
 800c180:	3b01      	subs	r3, #1
 800c182:	ee18 1a10 	vmov	r1, s16
 800c186:	9300      	str	r3, [sp, #0]
 800c188:	220a      	movs	r2, #10
 800c18a:	2300      	movs	r3, #0
 800c18c:	4620      	mov	r0, r4
 800c18e:	f000 fdd5 	bl	800cd3c <__multadd>
 800c192:	9b08      	ldr	r3, [sp, #32]
 800c194:	ee08 0a10 	vmov	s16, r0
 800c198:	2b00      	cmp	r3, #0
 800c19a:	f000 81b1 	beq.w	800c500 <_dtoa_r+0xbc0>
 800c19e:	2300      	movs	r3, #0
 800c1a0:	4639      	mov	r1, r7
 800c1a2:	220a      	movs	r2, #10
 800c1a4:	4620      	mov	r0, r4
 800c1a6:	f000 fdc9 	bl	800cd3c <__multadd>
 800c1aa:	9b02      	ldr	r3, [sp, #8]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	4607      	mov	r7, r0
 800c1b0:	f300 808e 	bgt.w	800c2d0 <_dtoa_r+0x990>
 800c1b4:	9b06      	ldr	r3, [sp, #24]
 800c1b6:	2b02      	cmp	r3, #2
 800c1b8:	dc51      	bgt.n	800c25e <_dtoa_r+0x91e>
 800c1ba:	e089      	b.n	800c2d0 <_dtoa_r+0x990>
 800c1bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c1be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c1c2:	e74b      	b.n	800c05c <_dtoa_r+0x71c>
 800c1c4:	9b03      	ldr	r3, [sp, #12]
 800c1c6:	1e5e      	subs	r6, r3, #1
 800c1c8:	9b07      	ldr	r3, [sp, #28]
 800c1ca:	42b3      	cmp	r3, r6
 800c1cc:	bfbf      	itttt	lt
 800c1ce:	9b07      	ldrlt	r3, [sp, #28]
 800c1d0:	9607      	strlt	r6, [sp, #28]
 800c1d2:	1af2      	sublt	r2, r6, r3
 800c1d4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c1d6:	bfb6      	itet	lt
 800c1d8:	189b      	addlt	r3, r3, r2
 800c1da:	1b9e      	subge	r6, r3, r6
 800c1dc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c1de:	9b03      	ldr	r3, [sp, #12]
 800c1e0:	bfb8      	it	lt
 800c1e2:	2600      	movlt	r6, #0
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	bfb7      	itett	lt
 800c1e8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c1ec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c1f0:	1a9d      	sublt	r5, r3, r2
 800c1f2:	2300      	movlt	r3, #0
 800c1f4:	e734      	b.n	800c060 <_dtoa_r+0x720>
 800c1f6:	9e07      	ldr	r6, [sp, #28]
 800c1f8:	9d04      	ldr	r5, [sp, #16]
 800c1fa:	9f08      	ldr	r7, [sp, #32]
 800c1fc:	e73b      	b.n	800c076 <_dtoa_r+0x736>
 800c1fe:	9a07      	ldr	r2, [sp, #28]
 800c200:	e767      	b.n	800c0d2 <_dtoa_r+0x792>
 800c202:	9b06      	ldr	r3, [sp, #24]
 800c204:	2b01      	cmp	r3, #1
 800c206:	dc18      	bgt.n	800c23a <_dtoa_r+0x8fa>
 800c208:	f1ba 0f00 	cmp.w	sl, #0
 800c20c:	d115      	bne.n	800c23a <_dtoa_r+0x8fa>
 800c20e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c212:	b993      	cbnz	r3, 800c23a <_dtoa_r+0x8fa>
 800c214:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c218:	0d1b      	lsrs	r3, r3, #20
 800c21a:	051b      	lsls	r3, r3, #20
 800c21c:	b183      	cbz	r3, 800c240 <_dtoa_r+0x900>
 800c21e:	9b04      	ldr	r3, [sp, #16]
 800c220:	3301      	adds	r3, #1
 800c222:	9304      	str	r3, [sp, #16]
 800c224:	9b05      	ldr	r3, [sp, #20]
 800c226:	3301      	adds	r3, #1
 800c228:	9305      	str	r3, [sp, #20]
 800c22a:	f04f 0801 	mov.w	r8, #1
 800c22e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c230:	2b00      	cmp	r3, #0
 800c232:	f47f af6a 	bne.w	800c10a <_dtoa_r+0x7ca>
 800c236:	2001      	movs	r0, #1
 800c238:	e76f      	b.n	800c11a <_dtoa_r+0x7da>
 800c23a:	f04f 0800 	mov.w	r8, #0
 800c23e:	e7f6      	b.n	800c22e <_dtoa_r+0x8ee>
 800c240:	4698      	mov	r8, r3
 800c242:	e7f4      	b.n	800c22e <_dtoa_r+0x8ee>
 800c244:	f43f af7d 	beq.w	800c142 <_dtoa_r+0x802>
 800c248:	4618      	mov	r0, r3
 800c24a:	301c      	adds	r0, #28
 800c24c:	e772      	b.n	800c134 <_dtoa_r+0x7f4>
 800c24e:	9b03      	ldr	r3, [sp, #12]
 800c250:	2b00      	cmp	r3, #0
 800c252:	dc37      	bgt.n	800c2c4 <_dtoa_r+0x984>
 800c254:	9b06      	ldr	r3, [sp, #24]
 800c256:	2b02      	cmp	r3, #2
 800c258:	dd34      	ble.n	800c2c4 <_dtoa_r+0x984>
 800c25a:	9b03      	ldr	r3, [sp, #12]
 800c25c:	9302      	str	r3, [sp, #8]
 800c25e:	9b02      	ldr	r3, [sp, #8]
 800c260:	b96b      	cbnz	r3, 800c27e <_dtoa_r+0x93e>
 800c262:	4631      	mov	r1, r6
 800c264:	2205      	movs	r2, #5
 800c266:	4620      	mov	r0, r4
 800c268:	f000 fd68 	bl	800cd3c <__multadd>
 800c26c:	4601      	mov	r1, r0
 800c26e:	4606      	mov	r6, r0
 800c270:	ee18 0a10 	vmov	r0, s16
 800c274:	f000 ffcc 	bl	800d210 <__mcmp>
 800c278:	2800      	cmp	r0, #0
 800c27a:	f73f adbb 	bgt.w	800bdf4 <_dtoa_r+0x4b4>
 800c27e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c280:	9d01      	ldr	r5, [sp, #4]
 800c282:	43db      	mvns	r3, r3
 800c284:	9300      	str	r3, [sp, #0]
 800c286:	f04f 0800 	mov.w	r8, #0
 800c28a:	4631      	mov	r1, r6
 800c28c:	4620      	mov	r0, r4
 800c28e:	f000 fd33 	bl	800ccf8 <_Bfree>
 800c292:	2f00      	cmp	r7, #0
 800c294:	f43f aea4 	beq.w	800bfe0 <_dtoa_r+0x6a0>
 800c298:	f1b8 0f00 	cmp.w	r8, #0
 800c29c:	d005      	beq.n	800c2aa <_dtoa_r+0x96a>
 800c29e:	45b8      	cmp	r8, r7
 800c2a0:	d003      	beq.n	800c2aa <_dtoa_r+0x96a>
 800c2a2:	4641      	mov	r1, r8
 800c2a4:	4620      	mov	r0, r4
 800c2a6:	f000 fd27 	bl	800ccf8 <_Bfree>
 800c2aa:	4639      	mov	r1, r7
 800c2ac:	4620      	mov	r0, r4
 800c2ae:	f000 fd23 	bl	800ccf8 <_Bfree>
 800c2b2:	e695      	b.n	800bfe0 <_dtoa_r+0x6a0>
 800c2b4:	2600      	movs	r6, #0
 800c2b6:	4637      	mov	r7, r6
 800c2b8:	e7e1      	b.n	800c27e <_dtoa_r+0x93e>
 800c2ba:	9700      	str	r7, [sp, #0]
 800c2bc:	4637      	mov	r7, r6
 800c2be:	e599      	b.n	800bdf4 <_dtoa_r+0x4b4>
 800c2c0:	40240000 	.word	0x40240000
 800c2c4:	9b08      	ldr	r3, [sp, #32]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	f000 80ca 	beq.w	800c460 <_dtoa_r+0xb20>
 800c2cc:	9b03      	ldr	r3, [sp, #12]
 800c2ce:	9302      	str	r3, [sp, #8]
 800c2d0:	2d00      	cmp	r5, #0
 800c2d2:	dd05      	ble.n	800c2e0 <_dtoa_r+0x9a0>
 800c2d4:	4639      	mov	r1, r7
 800c2d6:	462a      	mov	r2, r5
 800c2d8:	4620      	mov	r0, r4
 800c2da:	f000 ff29 	bl	800d130 <__lshift>
 800c2de:	4607      	mov	r7, r0
 800c2e0:	f1b8 0f00 	cmp.w	r8, #0
 800c2e4:	d05b      	beq.n	800c39e <_dtoa_r+0xa5e>
 800c2e6:	6879      	ldr	r1, [r7, #4]
 800c2e8:	4620      	mov	r0, r4
 800c2ea:	f000 fcc5 	bl	800cc78 <_Balloc>
 800c2ee:	4605      	mov	r5, r0
 800c2f0:	b928      	cbnz	r0, 800c2fe <_dtoa_r+0x9be>
 800c2f2:	4b87      	ldr	r3, [pc, #540]	; (800c510 <_dtoa_r+0xbd0>)
 800c2f4:	4602      	mov	r2, r0
 800c2f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c2fa:	f7ff bb3b 	b.w	800b974 <_dtoa_r+0x34>
 800c2fe:	693a      	ldr	r2, [r7, #16]
 800c300:	3202      	adds	r2, #2
 800c302:	0092      	lsls	r2, r2, #2
 800c304:	f107 010c 	add.w	r1, r7, #12
 800c308:	300c      	adds	r0, #12
 800c30a:	f000 fca7 	bl	800cc5c <memcpy>
 800c30e:	2201      	movs	r2, #1
 800c310:	4629      	mov	r1, r5
 800c312:	4620      	mov	r0, r4
 800c314:	f000 ff0c 	bl	800d130 <__lshift>
 800c318:	9b01      	ldr	r3, [sp, #4]
 800c31a:	f103 0901 	add.w	r9, r3, #1
 800c31e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c322:	4413      	add	r3, r2
 800c324:	9305      	str	r3, [sp, #20]
 800c326:	f00a 0301 	and.w	r3, sl, #1
 800c32a:	46b8      	mov	r8, r7
 800c32c:	9304      	str	r3, [sp, #16]
 800c32e:	4607      	mov	r7, r0
 800c330:	4631      	mov	r1, r6
 800c332:	ee18 0a10 	vmov	r0, s16
 800c336:	f7ff fa77 	bl	800b828 <quorem>
 800c33a:	4641      	mov	r1, r8
 800c33c:	9002      	str	r0, [sp, #8]
 800c33e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c342:	ee18 0a10 	vmov	r0, s16
 800c346:	f000 ff63 	bl	800d210 <__mcmp>
 800c34a:	463a      	mov	r2, r7
 800c34c:	9003      	str	r0, [sp, #12]
 800c34e:	4631      	mov	r1, r6
 800c350:	4620      	mov	r0, r4
 800c352:	f000 ff79 	bl	800d248 <__mdiff>
 800c356:	68c2      	ldr	r2, [r0, #12]
 800c358:	f109 3bff 	add.w	fp, r9, #4294967295
 800c35c:	4605      	mov	r5, r0
 800c35e:	bb02      	cbnz	r2, 800c3a2 <_dtoa_r+0xa62>
 800c360:	4601      	mov	r1, r0
 800c362:	ee18 0a10 	vmov	r0, s16
 800c366:	f000 ff53 	bl	800d210 <__mcmp>
 800c36a:	4602      	mov	r2, r0
 800c36c:	4629      	mov	r1, r5
 800c36e:	4620      	mov	r0, r4
 800c370:	9207      	str	r2, [sp, #28]
 800c372:	f000 fcc1 	bl	800ccf8 <_Bfree>
 800c376:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c37a:	ea43 0102 	orr.w	r1, r3, r2
 800c37e:	9b04      	ldr	r3, [sp, #16]
 800c380:	430b      	orrs	r3, r1
 800c382:	464d      	mov	r5, r9
 800c384:	d10f      	bne.n	800c3a6 <_dtoa_r+0xa66>
 800c386:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c38a:	d02a      	beq.n	800c3e2 <_dtoa_r+0xaa2>
 800c38c:	9b03      	ldr	r3, [sp, #12]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	dd02      	ble.n	800c398 <_dtoa_r+0xa58>
 800c392:	9b02      	ldr	r3, [sp, #8]
 800c394:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c398:	f88b a000 	strb.w	sl, [fp]
 800c39c:	e775      	b.n	800c28a <_dtoa_r+0x94a>
 800c39e:	4638      	mov	r0, r7
 800c3a0:	e7ba      	b.n	800c318 <_dtoa_r+0x9d8>
 800c3a2:	2201      	movs	r2, #1
 800c3a4:	e7e2      	b.n	800c36c <_dtoa_r+0xa2c>
 800c3a6:	9b03      	ldr	r3, [sp, #12]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	db04      	blt.n	800c3b6 <_dtoa_r+0xa76>
 800c3ac:	9906      	ldr	r1, [sp, #24]
 800c3ae:	430b      	orrs	r3, r1
 800c3b0:	9904      	ldr	r1, [sp, #16]
 800c3b2:	430b      	orrs	r3, r1
 800c3b4:	d122      	bne.n	800c3fc <_dtoa_r+0xabc>
 800c3b6:	2a00      	cmp	r2, #0
 800c3b8:	ddee      	ble.n	800c398 <_dtoa_r+0xa58>
 800c3ba:	ee18 1a10 	vmov	r1, s16
 800c3be:	2201      	movs	r2, #1
 800c3c0:	4620      	mov	r0, r4
 800c3c2:	f000 feb5 	bl	800d130 <__lshift>
 800c3c6:	4631      	mov	r1, r6
 800c3c8:	ee08 0a10 	vmov	s16, r0
 800c3cc:	f000 ff20 	bl	800d210 <__mcmp>
 800c3d0:	2800      	cmp	r0, #0
 800c3d2:	dc03      	bgt.n	800c3dc <_dtoa_r+0xa9c>
 800c3d4:	d1e0      	bne.n	800c398 <_dtoa_r+0xa58>
 800c3d6:	f01a 0f01 	tst.w	sl, #1
 800c3da:	d0dd      	beq.n	800c398 <_dtoa_r+0xa58>
 800c3dc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c3e0:	d1d7      	bne.n	800c392 <_dtoa_r+0xa52>
 800c3e2:	2339      	movs	r3, #57	; 0x39
 800c3e4:	f88b 3000 	strb.w	r3, [fp]
 800c3e8:	462b      	mov	r3, r5
 800c3ea:	461d      	mov	r5, r3
 800c3ec:	3b01      	subs	r3, #1
 800c3ee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c3f2:	2a39      	cmp	r2, #57	; 0x39
 800c3f4:	d071      	beq.n	800c4da <_dtoa_r+0xb9a>
 800c3f6:	3201      	adds	r2, #1
 800c3f8:	701a      	strb	r2, [r3, #0]
 800c3fa:	e746      	b.n	800c28a <_dtoa_r+0x94a>
 800c3fc:	2a00      	cmp	r2, #0
 800c3fe:	dd07      	ble.n	800c410 <_dtoa_r+0xad0>
 800c400:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c404:	d0ed      	beq.n	800c3e2 <_dtoa_r+0xaa2>
 800c406:	f10a 0301 	add.w	r3, sl, #1
 800c40a:	f88b 3000 	strb.w	r3, [fp]
 800c40e:	e73c      	b.n	800c28a <_dtoa_r+0x94a>
 800c410:	9b05      	ldr	r3, [sp, #20]
 800c412:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c416:	4599      	cmp	r9, r3
 800c418:	d047      	beq.n	800c4aa <_dtoa_r+0xb6a>
 800c41a:	ee18 1a10 	vmov	r1, s16
 800c41e:	2300      	movs	r3, #0
 800c420:	220a      	movs	r2, #10
 800c422:	4620      	mov	r0, r4
 800c424:	f000 fc8a 	bl	800cd3c <__multadd>
 800c428:	45b8      	cmp	r8, r7
 800c42a:	ee08 0a10 	vmov	s16, r0
 800c42e:	f04f 0300 	mov.w	r3, #0
 800c432:	f04f 020a 	mov.w	r2, #10
 800c436:	4641      	mov	r1, r8
 800c438:	4620      	mov	r0, r4
 800c43a:	d106      	bne.n	800c44a <_dtoa_r+0xb0a>
 800c43c:	f000 fc7e 	bl	800cd3c <__multadd>
 800c440:	4680      	mov	r8, r0
 800c442:	4607      	mov	r7, r0
 800c444:	f109 0901 	add.w	r9, r9, #1
 800c448:	e772      	b.n	800c330 <_dtoa_r+0x9f0>
 800c44a:	f000 fc77 	bl	800cd3c <__multadd>
 800c44e:	4639      	mov	r1, r7
 800c450:	4680      	mov	r8, r0
 800c452:	2300      	movs	r3, #0
 800c454:	220a      	movs	r2, #10
 800c456:	4620      	mov	r0, r4
 800c458:	f000 fc70 	bl	800cd3c <__multadd>
 800c45c:	4607      	mov	r7, r0
 800c45e:	e7f1      	b.n	800c444 <_dtoa_r+0xb04>
 800c460:	9b03      	ldr	r3, [sp, #12]
 800c462:	9302      	str	r3, [sp, #8]
 800c464:	9d01      	ldr	r5, [sp, #4]
 800c466:	ee18 0a10 	vmov	r0, s16
 800c46a:	4631      	mov	r1, r6
 800c46c:	f7ff f9dc 	bl	800b828 <quorem>
 800c470:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c474:	9b01      	ldr	r3, [sp, #4]
 800c476:	f805 ab01 	strb.w	sl, [r5], #1
 800c47a:	1aea      	subs	r2, r5, r3
 800c47c:	9b02      	ldr	r3, [sp, #8]
 800c47e:	4293      	cmp	r3, r2
 800c480:	dd09      	ble.n	800c496 <_dtoa_r+0xb56>
 800c482:	ee18 1a10 	vmov	r1, s16
 800c486:	2300      	movs	r3, #0
 800c488:	220a      	movs	r2, #10
 800c48a:	4620      	mov	r0, r4
 800c48c:	f000 fc56 	bl	800cd3c <__multadd>
 800c490:	ee08 0a10 	vmov	s16, r0
 800c494:	e7e7      	b.n	800c466 <_dtoa_r+0xb26>
 800c496:	9b02      	ldr	r3, [sp, #8]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	bfc8      	it	gt
 800c49c:	461d      	movgt	r5, r3
 800c49e:	9b01      	ldr	r3, [sp, #4]
 800c4a0:	bfd8      	it	le
 800c4a2:	2501      	movle	r5, #1
 800c4a4:	441d      	add	r5, r3
 800c4a6:	f04f 0800 	mov.w	r8, #0
 800c4aa:	ee18 1a10 	vmov	r1, s16
 800c4ae:	2201      	movs	r2, #1
 800c4b0:	4620      	mov	r0, r4
 800c4b2:	f000 fe3d 	bl	800d130 <__lshift>
 800c4b6:	4631      	mov	r1, r6
 800c4b8:	ee08 0a10 	vmov	s16, r0
 800c4bc:	f000 fea8 	bl	800d210 <__mcmp>
 800c4c0:	2800      	cmp	r0, #0
 800c4c2:	dc91      	bgt.n	800c3e8 <_dtoa_r+0xaa8>
 800c4c4:	d102      	bne.n	800c4cc <_dtoa_r+0xb8c>
 800c4c6:	f01a 0f01 	tst.w	sl, #1
 800c4ca:	d18d      	bne.n	800c3e8 <_dtoa_r+0xaa8>
 800c4cc:	462b      	mov	r3, r5
 800c4ce:	461d      	mov	r5, r3
 800c4d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c4d4:	2a30      	cmp	r2, #48	; 0x30
 800c4d6:	d0fa      	beq.n	800c4ce <_dtoa_r+0xb8e>
 800c4d8:	e6d7      	b.n	800c28a <_dtoa_r+0x94a>
 800c4da:	9a01      	ldr	r2, [sp, #4]
 800c4dc:	429a      	cmp	r2, r3
 800c4de:	d184      	bne.n	800c3ea <_dtoa_r+0xaaa>
 800c4e0:	9b00      	ldr	r3, [sp, #0]
 800c4e2:	3301      	adds	r3, #1
 800c4e4:	9300      	str	r3, [sp, #0]
 800c4e6:	2331      	movs	r3, #49	; 0x31
 800c4e8:	7013      	strb	r3, [r2, #0]
 800c4ea:	e6ce      	b.n	800c28a <_dtoa_r+0x94a>
 800c4ec:	4b09      	ldr	r3, [pc, #36]	; (800c514 <_dtoa_r+0xbd4>)
 800c4ee:	f7ff ba95 	b.w	800ba1c <_dtoa_r+0xdc>
 800c4f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	f47f aa6e 	bne.w	800b9d6 <_dtoa_r+0x96>
 800c4fa:	4b07      	ldr	r3, [pc, #28]	; (800c518 <_dtoa_r+0xbd8>)
 800c4fc:	f7ff ba8e 	b.w	800ba1c <_dtoa_r+0xdc>
 800c500:	9b02      	ldr	r3, [sp, #8]
 800c502:	2b00      	cmp	r3, #0
 800c504:	dcae      	bgt.n	800c464 <_dtoa_r+0xb24>
 800c506:	9b06      	ldr	r3, [sp, #24]
 800c508:	2b02      	cmp	r3, #2
 800c50a:	f73f aea8 	bgt.w	800c25e <_dtoa_r+0x91e>
 800c50e:	e7a9      	b.n	800c464 <_dtoa_r+0xb24>
 800c510:	0800e9d9 	.word	0x0800e9d9
 800c514:	0800e744 	.word	0x0800e744
 800c518:	0800e971 	.word	0x0800e971

0800c51c <fiprintf>:
 800c51c:	b40e      	push	{r1, r2, r3}
 800c51e:	b503      	push	{r0, r1, lr}
 800c520:	4601      	mov	r1, r0
 800c522:	ab03      	add	r3, sp, #12
 800c524:	4805      	ldr	r0, [pc, #20]	; (800c53c <fiprintf+0x20>)
 800c526:	f853 2b04 	ldr.w	r2, [r3], #4
 800c52a:	6800      	ldr	r0, [r0, #0]
 800c52c:	9301      	str	r3, [sp, #4]
 800c52e:	f001 fae1 	bl	800daf4 <_vfiprintf_r>
 800c532:	b002      	add	sp, #8
 800c534:	f85d eb04 	ldr.w	lr, [sp], #4
 800c538:	b003      	add	sp, #12
 800c53a:	4770      	bx	lr
 800c53c:	200001ac 	.word	0x200001ac

0800c540 <rshift>:
 800c540:	6903      	ldr	r3, [r0, #16]
 800c542:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c546:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c54a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c54e:	f100 0414 	add.w	r4, r0, #20
 800c552:	dd45      	ble.n	800c5e0 <rshift+0xa0>
 800c554:	f011 011f 	ands.w	r1, r1, #31
 800c558:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c55c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c560:	d10c      	bne.n	800c57c <rshift+0x3c>
 800c562:	f100 0710 	add.w	r7, r0, #16
 800c566:	4629      	mov	r1, r5
 800c568:	42b1      	cmp	r1, r6
 800c56a:	d334      	bcc.n	800c5d6 <rshift+0x96>
 800c56c:	1a9b      	subs	r3, r3, r2
 800c56e:	009b      	lsls	r3, r3, #2
 800c570:	1eea      	subs	r2, r5, #3
 800c572:	4296      	cmp	r6, r2
 800c574:	bf38      	it	cc
 800c576:	2300      	movcc	r3, #0
 800c578:	4423      	add	r3, r4
 800c57a:	e015      	b.n	800c5a8 <rshift+0x68>
 800c57c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c580:	f1c1 0820 	rsb	r8, r1, #32
 800c584:	40cf      	lsrs	r7, r1
 800c586:	f105 0e04 	add.w	lr, r5, #4
 800c58a:	46a1      	mov	r9, r4
 800c58c:	4576      	cmp	r6, lr
 800c58e:	46f4      	mov	ip, lr
 800c590:	d815      	bhi.n	800c5be <rshift+0x7e>
 800c592:	1a9a      	subs	r2, r3, r2
 800c594:	0092      	lsls	r2, r2, #2
 800c596:	3a04      	subs	r2, #4
 800c598:	3501      	adds	r5, #1
 800c59a:	42ae      	cmp	r6, r5
 800c59c:	bf38      	it	cc
 800c59e:	2200      	movcc	r2, #0
 800c5a0:	18a3      	adds	r3, r4, r2
 800c5a2:	50a7      	str	r7, [r4, r2]
 800c5a4:	b107      	cbz	r7, 800c5a8 <rshift+0x68>
 800c5a6:	3304      	adds	r3, #4
 800c5a8:	1b1a      	subs	r2, r3, r4
 800c5aa:	42a3      	cmp	r3, r4
 800c5ac:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c5b0:	bf08      	it	eq
 800c5b2:	2300      	moveq	r3, #0
 800c5b4:	6102      	str	r2, [r0, #16]
 800c5b6:	bf08      	it	eq
 800c5b8:	6143      	streq	r3, [r0, #20]
 800c5ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c5be:	f8dc c000 	ldr.w	ip, [ip]
 800c5c2:	fa0c fc08 	lsl.w	ip, ip, r8
 800c5c6:	ea4c 0707 	orr.w	r7, ip, r7
 800c5ca:	f849 7b04 	str.w	r7, [r9], #4
 800c5ce:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c5d2:	40cf      	lsrs	r7, r1
 800c5d4:	e7da      	b.n	800c58c <rshift+0x4c>
 800c5d6:	f851 cb04 	ldr.w	ip, [r1], #4
 800c5da:	f847 cf04 	str.w	ip, [r7, #4]!
 800c5de:	e7c3      	b.n	800c568 <rshift+0x28>
 800c5e0:	4623      	mov	r3, r4
 800c5e2:	e7e1      	b.n	800c5a8 <rshift+0x68>

0800c5e4 <__hexdig_fun>:
 800c5e4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c5e8:	2b09      	cmp	r3, #9
 800c5ea:	d802      	bhi.n	800c5f2 <__hexdig_fun+0xe>
 800c5ec:	3820      	subs	r0, #32
 800c5ee:	b2c0      	uxtb	r0, r0
 800c5f0:	4770      	bx	lr
 800c5f2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c5f6:	2b05      	cmp	r3, #5
 800c5f8:	d801      	bhi.n	800c5fe <__hexdig_fun+0x1a>
 800c5fa:	3847      	subs	r0, #71	; 0x47
 800c5fc:	e7f7      	b.n	800c5ee <__hexdig_fun+0xa>
 800c5fe:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c602:	2b05      	cmp	r3, #5
 800c604:	d801      	bhi.n	800c60a <__hexdig_fun+0x26>
 800c606:	3827      	subs	r0, #39	; 0x27
 800c608:	e7f1      	b.n	800c5ee <__hexdig_fun+0xa>
 800c60a:	2000      	movs	r0, #0
 800c60c:	4770      	bx	lr
	...

0800c610 <__gethex>:
 800c610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c614:	ed2d 8b02 	vpush	{d8}
 800c618:	b089      	sub	sp, #36	; 0x24
 800c61a:	ee08 0a10 	vmov	s16, r0
 800c61e:	9304      	str	r3, [sp, #16]
 800c620:	4bb4      	ldr	r3, [pc, #720]	; (800c8f4 <__gethex+0x2e4>)
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	9301      	str	r3, [sp, #4]
 800c626:	4618      	mov	r0, r3
 800c628:	468b      	mov	fp, r1
 800c62a:	4690      	mov	r8, r2
 800c62c:	f7f3 fe02 	bl	8000234 <strlen>
 800c630:	9b01      	ldr	r3, [sp, #4]
 800c632:	f8db 2000 	ldr.w	r2, [fp]
 800c636:	4403      	add	r3, r0
 800c638:	4682      	mov	sl, r0
 800c63a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c63e:	9305      	str	r3, [sp, #20]
 800c640:	1c93      	adds	r3, r2, #2
 800c642:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c646:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c64a:	32fe      	adds	r2, #254	; 0xfe
 800c64c:	18d1      	adds	r1, r2, r3
 800c64e:	461f      	mov	r7, r3
 800c650:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c654:	9100      	str	r1, [sp, #0]
 800c656:	2830      	cmp	r0, #48	; 0x30
 800c658:	d0f8      	beq.n	800c64c <__gethex+0x3c>
 800c65a:	f7ff ffc3 	bl	800c5e4 <__hexdig_fun>
 800c65e:	4604      	mov	r4, r0
 800c660:	2800      	cmp	r0, #0
 800c662:	d13a      	bne.n	800c6da <__gethex+0xca>
 800c664:	9901      	ldr	r1, [sp, #4]
 800c666:	4652      	mov	r2, sl
 800c668:	4638      	mov	r0, r7
 800c66a:	f001 fb8d 	bl	800dd88 <strncmp>
 800c66e:	4605      	mov	r5, r0
 800c670:	2800      	cmp	r0, #0
 800c672:	d168      	bne.n	800c746 <__gethex+0x136>
 800c674:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c678:	eb07 060a 	add.w	r6, r7, sl
 800c67c:	f7ff ffb2 	bl	800c5e4 <__hexdig_fun>
 800c680:	2800      	cmp	r0, #0
 800c682:	d062      	beq.n	800c74a <__gethex+0x13a>
 800c684:	4633      	mov	r3, r6
 800c686:	7818      	ldrb	r0, [r3, #0]
 800c688:	2830      	cmp	r0, #48	; 0x30
 800c68a:	461f      	mov	r7, r3
 800c68c:	f103 0301 	add.w	r3, r3, #1
 800c690:	d0f9      	beq.n	800c686 <__gethex+0x76>
 800c692:	f7ff ffa7 	bl	800c5e4 <__hexdig_fun>
 800c696:	2301      	movs	r3, #1
 800c698:	fab0 f480 	clz	r4, r0
 800c69c:	0964      	lsrs	r4, r4, #5
 800c69e:	4635      	mov	r5, r6
 800c6a0:	9300      	str	r3, [sp, #0]
 800c6a2:	463a      	mov	r2, r7
 800c6a4:	4616      	mov	r6, r2
 800c6a6:	3201      	adds	r2, #1
 800c6a8:	7830      	ldrb	r0, [r6, #0]
 800c6aa:	f7ff ff9b 	bl	800c5e4 <__hexdig_fun>
 800c6ae:	2800      	cmp	r0, #0
 800c6b0:	d1f8      	bne.n	800c6a4 <__gethex+0x94>
 800c6b2:	9901      	ldr	r1, [sp, #4]
 800c6b4:	4652      	mov	r2, sl
 800c6b6:	4630      	mov	r0, r6
 800c6b8:	f001 fb66 	bl	800dd88 <strncmp>
 800c6bc:	b980      	cbnz	r0, 800c6e0 <__gethex+0xd0>
 800c6be:	b94d      	cbnz	r5, 800c6d4 <__gethex+0xc4>
 800c6c0:	eb06 050a 	add.w	r5, r6, sl
 800c6c4:	462a      	mov	r2, r5
 800c6c6:	4616      	mov	r6, r2
 800c6c8:	3201      	adds	r2, #1
 800c6ca:	7830      	ldrb	r0, [r6, #0]
 800c6cc:	f7ff ff8a 	bl	800c5e4 <__hexdig_fun>
 800c6d0:	2800      	cmp	r0, #0
 800c6d2:	d1f8      	bne.n	800c6c6 <__gethex+0xb6>
 800c6d4:	1bad      	subs	r5, r5, r6
 800c6d6:	00ad      	lsls	r5, r5, #2
 800c6d8:	e004      	b.n	800c6e4 <__gethex+0xd4>
 800c6da:	2400      	movs	r4, #0
 800c6dc:	4625      	mov	r5, r4
 800c6de:	e7e0      	b.n	800c6a2 <__gethex+0x92>
 800c6e0:	2d00      	cmp	r5, #0
 800c6e2:	d1f7      	bne.n	800c6d4 <__gethex+0xc4>
 800c6e4:	7833      	ldrb	r3, [r6, #0]
 800c6e6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c6ea:	2b50      	cmp	r3, #80	; 0x50
 800c6ec:	d13b      	bne.n	800c766 <__gethex+0x156>
 800c6ee:	7873      	ldrb	r3, [r6, #1]
 800c6f0:	2b2b      	cmp	r3, #43	; 0x2b
 800c6f2:	d02c      	beq.n	800c74e <__gethex+0x13e>
 800c6f4:	2b2d      	cmp	r3, #45	; 0x2d
 800c6f6:	d02e      	beq.n	800c756 <__gethex+0x146>
 800c6f8:	1c71      	adds	r1, r6, #1
 800c6fa:	f04f 0900 	mov.w	r9, #0
 800c6fe:	7808      	ldrb	r0, [r1, #0]
 800c700:	f7ff ff70 	bl	800c5e4 <__hexdig_fun>
 800c704:	1e43      	subs	r3, r0, #1
 800c706:	b2db      	uxtb	r3, r3
 800c708:	2b18      	cmp	r3, #24
 800c70a:	d82c      	bhi.n	800c766 <__gethex+0x156>
 800c70c:	f1a0 0210 	sub.w	r2, r0, #16
 800c710:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c714:	f7ff ff66 	bl	800c5e4 <__hexdig_fun>
 800c718:	1e43      	subs	r3, r0, #1
 800c71a:	b2db      	uxtb	r3, r3
 800c71c:	2b18      	cmp	r3, #24
 800c71e:	d91d      	bls.n	800c75c <__gethex+0x14c>
 800c720:	f1b9 0f00 	cmp.w	r9, #0
 800c724:	d000      	beq.n	800c728 <__gethex+0x118>
 800c726:	4252      	negs	r2, r2
 800c728:	4415      	add	r5, r2
 800c72a:	f8cb 1000 	str.w	r1, [fp]
 800c72e:	b1e4      	cbz	r4, 800c76a <__gethex+0x15a>
 800c730:	9b00      	ldr	r3, [sp, #0]
 800c732:	2b00      	cmp	r3, #0
 800c734:	bf14      	ite	ne
 800c736:	2700      	movne	r7, #0
 800c738:	2706      	moveq	r7, #6
 800c73a:	4638      	mov	r0, r7
 800c73c:	b009      	add	sp, #36	; 0x24
 800c73e:	ecbd 8b02 	vpop	{d8}
 800c742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c746:	463e      	mov	r6, r7
 800c748:	4625      	mov	r5, r4
 800c74a:	2401      	movs	r4, #1
 800c74c:	e7ca      	b.n	800c6e4 <__gethex+0xd4>
 800c74e:	f04f 0900 	mov.w	r9, #0
 800c752:	1cb1      	adds	r1, r6, #2
 800c754:	e7d3      	b.n	800c6fe <__gethex+0xee>
 800c756:	f04f 0901 	mov.w	r9, #1
 800c75a:	e7fa      	b.n	800c752 <__gethex+0x142>
 800c75c:	230a      	movs	r3, #10
 800c75e:	fb03 0202 	mla	r2, r3, r2, r0
 800c762:	3a10      	subs	r2, #16
 800c764:	e7d4      	b.n	800c710 <__gethex+0x100>
 800c766:	4631      	mov	r1, r6
 800c768:	e7df      	b.n	800c72a <__gethex+0x11a>
 800c76a:	1bf3      	subs	r3, r6, r7
 800c76c:	3b01      	subs	r3, #1
 800c76e:	4621      	mov	r1, r4
 800c770:	2b07      	cmp	r3, #7
 800c772:	dc0b      	bgt.n	800c78c <__gethex+0x17c>
 800c774:	ee18 0a10 	vmov	r0, s16
 800c778:	f000 fa7e 	bl	800cc78 <_Balloc>
 800c77c:	4604      	mov	r4, r0
 800c77e:	b940      	cbnz	r0, 800c792 <__gethex+0x182>
 800c780:	4b5d      	ldr	r3, [pc, #372]	; (800c8f8 <__gethex+0x2e8>)
 800c782:	4602      	mov	r2, r0
 800c784:	21de      	movs	r1, #222	; 0xde
 800c786:	485d      	ldr	r0, [pc, #372]	; (800c8fc <__gethex+0x2ec>)
 800c788:	f7ff f830 	bl	800b7ec <__assert_func>
 800c78c:	3101      	adds	r1, #1
 800c78e:	105b      	asrs	r3, r3, #1
 800c790:	e7ee      	b.n	800c770 <__gethex+0x160>
 800c792:	f100 0914 	add.w	r9, r0, #20
 800c796:	f04f 0b00 	mov.w	fp, #0
 800c79a:	f1ca 0301 	rsb	r3, sl, #1
 800c79e:	f8cd 9008 	str.w	r9, [sp, #8]
 800c7a2:	f8cd b000 	str.w	fp, [sp]
 800c7a6:	9306      	str	r3, [sp, #24]
 800c7a8:	42b7      	cmp	r7, r6
 800c7aa:	d340      	bcc.n	800c82e <__gethex+0x21e>
 800c7ac:	9802      	ldr	r0, [sp, #8]
 800c7ae:	9b00      	ldr	r3, [sp, #0]
 800c7b0:	f840 3b04 	str.w	r3, [r0], #4
 800c7b4:	eba0 0009 	sub.w	r0, r0, r9
 800c7b8:	1080      	asrs	r0, r0, #2
 800c7ba:	0146      	lsls	r6, r0, #5
 800c7bc:	6120      	str	r0, [r4, #16]
 800c7be:	4618      	mov	r0, r3
 800c7c0:	f000 fb4c 	bl	800ce5c <__hi0bits>
 800c7c4:	1a30      	subs	r0, r6, r0
 800c7c6:	f8d8 6000 	ldr.w	r6, [r8]
 800c7ca:	42b0      	cmp	r0, r6
 800c7cc:	dd63      	ble.n	800c896 <__gethex+0x286>
 800c7ce:	1b87      	subs	r7, r0, r6
 800c7d0:	4639      	mov	r1, r7
 800c7d2:	4620      	mov	r0, r4
 800c7d4:	f000 fef0 	bl	800d5b8 <__any_on>
 800c7d8:	4682      	mov	sl, r0
 800c7da:	b1a8      	cbz	r0, 800c808 <__gethex+0x1f8>
 800c7dc:	1e7b      	subs	r3, r7, #1
 800c7de:	1159      	asrs	r1, r3, #5
 800c7e0:	f003 021f 	and.w	r2, r3, #31
 800c7e4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c7e8:	f04f 0a01 	mov.w	sl, #1
 800c7ec:	fa0a f202 	lsl.w	r2, sl, r2
 800c7f0:	420a      	tst	r2, r1
 800c7f2:	d009      	beq.n	800c808 <__gethex+0x1f8>
 800c7f4:	4553      	cmp	r3, sl
 800c7f6:	dd05      	ble.n	800c804 <__gethex+0x1f4>
 800c7f8:	1eb9      	subs	r1, r7, #2
 800c7fa:	4620      	mov	r0, r4
 800c7fc:	f000 fedc 	bl	800d5b8 <__any_on>
 800c800:	2800      	cmp	r0, #0
 800c802:	d145      	bne.n	800c890 <__gethex+0x280>
 800c804:	f04f 0a02 	mov.w	sl, #2
 800c808:	4639      	mov	r1, r7
 800c80a:	4620      	mov	r0, r4
 800c80c:	f7ff fe98 	bl	800c540 <rshift>
 800c810:	443d      	add	r5, r7
 800c812:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c816:	42ab      	cmp	r3, r5
 800c818:	da4c      	bge.n	800c8b4 <__gethex+0x2a4>
 800c81a:	ee18 0a10 	vmov	r0, s16
 800c81e:	4621      	mov	r1, r4
 800c820:	f000 fa6a 	bl	800ccf8 <_Bfree>
 800c824:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c826:	2300      	movs	r3, #0
 800c828:	6013      	str	r3, [r2, #0]
 800c82a:	27a3      	movs	r7, #163	; 0xa3
 800c82c:	e785      	b.n	800c73a <__gethex+0x12a>
 800c82e:	1e73      	subs	r3, r6, #1
 800c830:	9a05      	ldr	r2, [sp, #20]
 800c832:	9303      	str	r3, [sp, #12]
 800c834:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c838:	4293      	cmp	r3, r2
 800c83a:	d019      	beq.n	800c870 <__gethex+0x260>
 800c83c:	f1bb 0f20 	cmp.w	fp, #32
 800c840:	d107      	bne.n	800c852 <__gethex+0x242>
 800c842:	9b02      	ldr	r3, [sp, #8]
 800c844:	9a00      	ldr	r2, [sp, #0]
 800c846:	f843 2b04 	str.w	r2, [r3], #4
 800c84a:	9302      	str	r3, [sp, #8]
 800c84c:	2300      	movs	r3, #0
 800c84e:	9300      	str	r3, [sp, #0]
 800c850:	469b      	mov	fp, r3
 800c852:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c856:	f7ff fec5 	bl	800c5e4 <__hexdig_fun>
 800c85a:	9b00      	ldr	r3, [sp, #0]
 800c85c:	f000 000f 	and.w	r0, r0, #15
 800c860:	fa00 f00b 	lsl.w	r0, r0, fp
 800c864:	4303      	orrs	r3, r0
 800c866:	9300      	str	r3, [sp, #0]
 800c868:	f10b 0b04 	add.w	fp, fp, #4
 800c86c:	9b03      	ldr	r3, [sp, #12]
 800c86e:	e00d      	b.n	800c88c <__gethex+0x27c>
 800c870:	9b03      	ldr	r3, [sp, #12]
 800c872:	9a06      	ldr	r2, [sp, #24]
 800c874:	4413      	add	r3, r2
 800c876:	42bb      	cmp	r3, r7
 800c878:	d3e0      	bcc.n	800c83c <__gethex+0x22c>
 800c87a:	4618      	mov	r0, r3
 800c87c:	9901      	ldr	r1, [sp, #4]
 800c87e:	9307      	str	r3, [sp, #28]
 800c880:	4652      	mov	r2, sl
 800c882:	f001 fa81 	bl	800dd88 <strncmp>
 800c886:	9b07      	ldr	r3, [sp, #28]
 800c888:	2800      	cmp	r0, #0
 800c88a:	d1d7      	bne.n	800c83c <__gethex+0x22c>
 800c88c:	461e      	mov	r6, r3
 800c88e:	e78b      	b.n	800c7a8 <__gethex+0x198>
 800c890:	f04f 0a03 	mov.w	sl, #3
 800c894:	e7b8      	b.n	800c808 <__gethex+0x1f8>
 800c896:	da0a      	bge.n	800c8ae <__gethex+0x29e>
 800c898:	1a37      	subs	r7, r6, r0
 800c89a:	4621      	mov	r1, r4
 800c89c:	ee18 0a10 	vmov	r0, s16
 800c8a0:	463a      	mov	r2, r7
 800c8a2:	f000 fc45 	bl	800d130 <__lshift>
 800c8a6:	1bed      	subs	r5, r5, r7
 800c8a8:	4604      	mov	r4, r0
 800c8aa:	f100 0914 	add.w	r9, r0, #20
 800c8ae:	f04f 0a00 	mov.w	sl, #0
 800c8b2:	e7ae      	b.n	800c812 <__gethex+0x202>
 800c8b4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c8b8:	42a8      	cmp	r0, r5
 800c8ba:	dd72      	ble.n	800c9a2 <__gethex+0x392>
 800c8bc:	1b45      	subs	r5, r0, r5
 800c8be:	42ae      	cmp	r6, r5
 800c8c0:	dc36      	bgt.n	800c930 <__gethex+0x320>
 800c8c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c8c6:	2b02      	cmp	r3, #2
 800c8c8:	d02a      	beq.n	800c920 <__gethex+0x310>
 800c8ca:	2b03      	cmp	r3, #3
 800c8cc:	d02c      	beq.n	800c928 <__gethex+0x318>
 800c8ce:	2b01      	cmp	r3, #1
 800c8d0:	d11c      	bne.n	800c90c <__gethex+0x2fc>
 800c8d2:	42ae      	cmp	r6, r5
 800c8d4:	d11a      	bne.n	800c90c <__gethex+0x2fc>
 800c8d6:	2e01      	cmp	r6, #1
 800c8d8:	d112      	bne.n	800c900 <__gethex+0x2f0>
 800c8da:	9a04      	ldr	r2, [sp, #16]
 800c8dc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c8e0:	6013      	str	r3, [r2, #0]
 800c8e2:	2301      	movs	r3, #1
 800c8e4:	6123      	str	r3, [r4, #16]
 800c8e6:	f8c9 3000 	str.w	r3, [r9]
 800c8ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c8ec:	2762      	movs	r7, #98	; 0x62
 800c8ee:	601c      	str	r4, [r3, #0]
 800c8f0:	e723      	b.n	800c73a <__gethex+0x12a>
 800c8f2:	bf00      	nop
 800c8f4:	0800ea50 	.word	0x0800ea50
 800c8f8:	0800e9d9 	.word	0x0800e9d9
 800c8fc:	0800e9ea 	.word	0x0800e9ea
 800c900:	1e71      	subs	r1, r6, #1
 800c902:	4620      	mov	r0, r4
 800c904:	f000 fe58 	bl	800d5b8 <__any_on>
 800c908:	2800      	cmp	r0, #0
 800c90a:	d1e6      	bne.n	800c8da <__gethex+0x2ca>
 800c90c:	ee18 0a10 	vmov	r0, s16
 800c910:	4621      	mov	r1, r4
 800c912:	f000 f9f1 	bl	800ccf8 <_Bfree>
 800c916:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c918:	2300      	movs	r3, #0
 800c91a:	6013      	str	r3, [r2, #0]
 800c91c:	2750      	movs	r7, #80	; 0x50
 800c91e:	e70c      	b.n	800c73a <__gethex+0x12a>
 800c920:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c922:	2b00      	cmp	r3, #0
 800c924:	d1f2      	bne.n	800c90c <__gethex+0x2fc>
 800c926:	e7d8      	b.n	800c8da <__gethex+0x2ca>
 800c928:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d1d5      	bne.n	800c8da <__gethex+0x2ca>
 800c92e:	e7ed      	b.n	800c90c <__gethex+0x2fc>
 800c930:	1e6f      	subs	r7, r5, #1
 800c932:	f1ba 0f00 	cmp.w	sl, #0
 800c936:	d131      	bne.n	800c99c <__gethex+0x38c>
 800c938:	b127      	cbz	r7, 800c944 <__gethex+0x334>
 800c93a:	4639      	mov	r1, r7
 800c93c:	4620      	mov	r0, r4
 800c93e:	f000 fe3b 	bl	800d5b8 <__any_on>
 800c942:	4682      	mov	sl, r0
 800c944:	117b      	asrs	r3, r7, #5
 800c946:	2101      	movs	r1, #1
 800c948:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c94c:	f007 071f 	and.w	r7, r7, #31
 800c950:	fa01 f707 	lsl.w	r7, r1, r7
 800c954:	421f      	tst	r7, r3
 800c956:	4629      	mov	r1, r5
 800c958:	4620      	mov	r0, r4
 800c95a:	bf18      	it	ne
 800c95c:	f04a 0a02 	orrne.w	sl, sl, #2
 800c960:	1b76      	subs	r6, r6, r5
 800c962:	f7ff fded 	bl	800c540 <rshift>
 800c966:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c96a:	2702      	movs	r7, #2
 800c96c:	f1ba 0f00 	cmp.w	sl, #0
 800c970:	d048      	beq.n	800ca04 <__gethex+0x3f4>
 800c972:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c976:	2b02      	cmp	r3, #2
 800c978:	d015      	beq.n	800c9a6 <__gethex+0x396>
 800c97a:	2b03      	cmp	r3, #3
 800c97c:	d017      	beq.n	800c9ae <__gethex+0x39e>
 800c97e:	2b01      	cmp	r3, #1
 800c980:	d109      	bne.n	800c996 <__gethex+0x386>
 800c982:	f01a 0f02 	tst.w	sl, #2
 800c986:	d006      	beq.n	800c996 <__gethex+0x386>
 800c988:	f8d9 0000 	ldr.w	r0, [r9]
 800c98c:	ea4a 0a00 	orr.w	sl, sl, r0
 800c990:	f01a 0f01 	tst.w	sl, #1
 800c994:	d10e      	bne.n	800c9b4 <__gethex+0x3a4>
 800c996:	f047 0710 	orr.w	r7, r7, #16
 800c99a:	e033      	b.n	800ca04 <__gethex+0x3f4>
 800c99c:	f04f 0a01 	mov.w	sl, #1
 800c9a0:	e7d0      	b.n	800c944 <__gethex+0x334>
 800c9a2:	2701      	movs	r7, #1
 800c9a4:	e7e2      	b.n	800c96c <__gethex+0x35c>
 800c9a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c9a8:	f1c3 0301 	rsb	r3, r3, #1
 800c9ac:	9315      	str	r3, [sp, #84]	; 0x54
 800c9ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d0f0      	beq.n	800c996 <__gethex+0x386>
 800c9b4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c9b8:	f104 0314 	add.w	r3, r4, #20
 800c9bc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c9c0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c9c4:	f04f 0c00 	mov.w	ip, #0
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9ce:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c9d2:	d01c      	beq.n	800ca0e <__gethex+0x3fe>
 800c9d4:	3201      	adds	r2, #1
 800c9d6:	6002      	str	r2, [r0, #0]
 800c9d8:	2f02      	cmp	r7, #2
 800c9da:	f104 0314 	add.w	r3, r4, #20
 800c9de:	d13f      	bne.n	800ca60 <__gethex+0x450>
 800c9e0:	f8d8 2000 	ldr.w	r2, [r8]
 800c9e4:	3a01      	subs	r2, #1
 800c9e6:	42b2      	cmp	r2, r6
 800c9e8:	d10a      	bne.n	800ca00 <__gethex+0x3f0>
 800c9ea:	1171      	asrs	r1, r6, #5
 800c9ec:	2201      	movs	r2, #1
 800c9ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c9f2:	f006 061f 	and.w	r6, r6, #31
 800c9f6:	fa02 f606 	lsl.w	r6, r2, r6
 800c9fa:	421e      	tst	r6, r3
 800c9fc:	bf18      	it	ne
 800c9fe:	4617      	movne	r7, r2
 800ca00:	f047 0720 	orr.w	r7, r7, #32
 800ca04:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ca06:	601c      	str	r4, [r3, #0]
 800ca08:	9b04      	ldr	r3, [sp, #16]
 800ca0a:	601d      	str	r5, [r3, #0]
 800ca0c:	e695      	b.n	800c73a <__gethex+0x12a>
 800ca0e:	4299      	cmp	r1, r3
 800ca10:	f843 cc04 	str.w	ip, [r3, #-4]
 800ca14:	d8d8      	bhi.n	800c9c8 <__gethex+0x3b8>
 800ca16:	68a3      	ldr	r3, [r4, #8]
 800ca18:	459b      	cmp	fp, r3
 800ca1a:	db19      	blt.n	800ca50 <__gethex+0x440>
 800ca1c:	6861      	ldr	r1, [r4, #4]
 800ca1e:	ee18 0a10 	vmov	r0, s16
 800ca22:	3101      	adds	r1, #1
 800ca24:	f000 f928 	bl	800cc78 <_Balloc>
 800ca28:	4681      	mov	r9, r0
 800ca2a:	b918      	cbnz	r0, 800ca34 <__gethex+0x424>
 800ca2c:	4b1a      	ldr	r3, [pc, #104]	; (800ca98 <__gethex+0x488>)
 800ca2e:	4602      	mov	r2, r0
 800ca30:	2184      	movs	r1, #132	; 0x84
 800ca32:	e6a8      	b.n	800c786 <__gethex+0x176>
 800ca34:	6922      	ldr	r2, [r4, #16]
 800ca36:	3202      	adds	r2, #2
 800ca38:	f104 010c 	add.w	r1, r4, #12
 800ca3c:	0092      	lsls	r2, r2, #2
 800ca3e:	300c      	adds	r0, #12
 800ca40:	f000 f90c 	bl	800cc5c <memcpy>
 800ca44:	4621      	mov	r1, r4
 800ca46:	ee18 0a10 	vmov	r0, s16
 800ca4a:	f000 f955 	bl	800ccf8 <_Bfree>
 800ca4e:	464c      	mov	r4, r9
 800ca50:	6923      	ldr	r3, [r4, #16]
 800ca52:	1c5a      	adds	r2, r3, #1
 800ca54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ca58:	6122      	str	r2, [r4, #16]
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	615a      	str	r2, [r3, #20]
 800ca5e:	e7bb      	b.n	800c9d8 <__gethex+0x3c8>
 800ca60:	6922      	ldr	r2, [r4, #16]
 800ca62:	455a      	cmp	r2, fp
 800ca64:	dd0b      	ble.n	800ca7e <__gethex+0x46e>
 800ca66:	2101      	movs	r1, #1
 800ca68:	4620      	mov	r0, r4
 800ca6a:	f7ff fd69 	bl	800c540 <rshift>
 800ca6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ca72:	3501      	adds	r5, #1
 800ca74:	42ab      	cmp	r3, r5
 800ca76:	f6ff aed0 	blt.w	800c81a <__gethex+0x20a>
 800ca7a:	2701      	movs	r7, #1
 800ca7c:	e7c0      	b.n	800ca00 <__gethex+0x3f0>
 800ca7e:	f016 061f 	ands.w	r6, r6, #31
 800ca82:	d0fa      	beq.n	800ca7a <__gethex+0x46a>
 800ca84:	4453      	add	r3, sl
 800ca86:	f1c6 0620 	rsb	r6, r6, #32
 800ca8a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ca8e:	f000 f9e5 	bl	800ce5c <__hi0bits>
 800ca92:	42b0      	cmp	r0, r6
 800ca94:	dbe7      	blt.n	800ca66 <__gethex+0x456>
 800ca96:	e7f0      	b.n	800ca7a <__gethex+0x46a>
 800ca98:	0800e9d9 	.word	0x0800e9d9

0800ca9c <L_shift>:
 800ca9c:	f1c2 0208 	rsb	r2, r2, #8
 800caa0:	0092      	lsls	r2, r2, #2
 800caa2:	b570      	push	{r4, r5, r6, lr}
 800caa4:	f1c2 0620 	rsb	r6, r2, #32
 800caa8:	6843      	ldr	r3, [r0, #4]
 800caaa:	6804      	ldr	r4, [r0, #0]
 800caac:	fa03 f506 	lsl.w	r5, r3, r6
 800cab0:	432c      	orrs	r4, r5
 800cab2:	40d3      	lsrs	r3, r2
 800cab4:	6004      	str	r4, [r0, #0]
 800cab6:	f840 3f04 	str.w	r3, [r0, #4]!
 800caba:	4288      	cmp	r0, r1
 800cabc:	d3f4      	bcc.n	800caa8 <L_shift+0xc>
 800cabe:	bd70      	pop	{r4, r5, r6, pc}

0800cac0 <__match>:
 800cac0:	b530      	push	{r4, r5, lr}
 800cac2:	6803      	ldr	r3, [r0, #0]
 800cac4:	3301      	adds	r3, #1
 800cac6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800caca:	b914      	cbnz	r4, 800cad2 <__match+0x12>
 800cacc:	6003      	str	r3, [r0, #0]
 800cace:	2001      	movs	r0, #1
 800cad0:	bd30      	pop	{r4, r5, pc}
 800cad2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cad6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cada:	2d19      	cmp	r5, #25
 800cadc:	bf98      	it	ls
 800cade:	3220      	addls	r2, #32
 800cae0:	42a2      	cmp	r2, r4
 800cae2:	d0f0      	beq.n	800cac6 <__match+0x6>
 800cae4:	2000      	movs	r0, #0
 800cae6:	e7f3      	b.n	800cad0 <__match+0x10>

0800cae8 <__hexnan>:
 800cae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caec:	680b      	ldr	r3, [r1, #0]
 800caee:	115e      	asrs	r6, r3, #5
 800caf0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800caf4:	f013 031f 	ands.w	r3, r3, #31
 800caf8:	b087      	sub	sp, #28
 800cafa:	bf18      	it	ne
 800cafc:	3604      	addne	r6, #4
 800cafe:	2500      	movs	r5, #0
 800cb00:	1f37      	subs	r7, r6, #4
 800cb02:	4690      	mov	r8, r2
 800cb04:	6802      	ldr	r2, [r0, #0]
 800cb06:	9301      	str	r3, [sp, #4]
 800cb08:	4682      	mov	sl, r0
 800cb0a:	f846 5c04 	str.w	r5, [r6, #-4]
 800cb0e:	46b9      	mov	r9, r7
 800cb10:	463c      	mov	r4, r7
 800cb12:	9502      	str	r5, [sp, #8]
 800cb14:	46ab      	mov	fp, r5
 800cb16:	7851      	ldrb	r1, [r2, #1]
 800cb18:	1c53      	adds	r3, r2, #1
 800cb1a:	9303      	str	r3, [sp, #12]
 800cb1c:	b341      	cbz	r1, 800cb70 <__hexnan+0x88>
 800cb1e:	4608      	mov	r0, r1
 800cb20:	9205      	str	r2, [sp, #20]
 800cb22:	9104      	str	r1, [sp, #16]
 800cb24:	f7ff fd5e 	bl	800c5e4 <__hexdig_fun>
 800cb28:	2800      	cmp	r0, #0
 800cb2a:	d14f      	bne.n	800cbcc <__hexnan+0xe4>
 800cb2c:	9904      	ldr	r1, [sp, #16]
 800cb2e:	9a05      	ldr	r2, [sp, #20]
 800cb30:	2920      	cmp	r1, #32
 800cb32:	d818      	bhi.n	800cb66 <__hexnan+0x7e>
 800cb34:	9b02      	ldr	r3, [sp, #8]
 800cb36:	459b      	cmp	fp, r3
 800cb38:	dd13      	ble.n	800cb62 <__hexnan+0x7a>
 800cb3a:	454c      	cmp	r4, r9
 800cb3c:	d206      	bcs.n	800cb4c <__hexnan+0x64>
 800cb3e:	2d07      	cmp	r5, #7
 800cb40:	dc04      	bgt.n	800cb4c <__hexnan+0x64>
 800cb42:	462a      	mov	r2, r5
 800cb44:	4649      	mov	r1, r9
 800cb46:	4620      	mov	r0, r4
 800cb48:	f7ff ffa8 	bl	800ca9c <L_shift>
 800cb4c:	4544      	cmp	r4, r8
 800cb4e:	d950      	bls.n	800cbf2 <__hexnan+0x10a>
 800cb50:	2300      	movs	r3, #0
 800cb52:	f1a4 0904 	sub.w	r9, r4, #4
 800cb56:	f844 3c04 	str.w	r3, [r4, #-4]
 800cb5a:	f8cd b008 	str.w	fp, [sp, #8]
 800cb5e:	464c      	mov	r4, r9
 800cb60:	461d      	mov	r5, r3
 800cb62:	9a03      	ldr	r2, [sp, #12]
 800cb64:	e7d7      	b.n	800cb16 <__hexnan+0x2e>
 800cb66:	2929      	cmp	r1, #41	; 0x29
 800cb68:	d156      	bne.n	800cc18 <__hexnan+0x130>
 800cb6a:	3202      	adds	r2, #2
 800cb6c:	f8ca 2000 	str.w	r2, [sl]
 800cb70:	f1bb 0f00 	cmp.w	fp, #0
 800cb74:	d050      	beq.n	800cc18 <__hexnan+0x130>
 800cb76:	454c      	cmp	r4, r9
 800cb78:	d206      	bcs.n	800cb88 <__hexnan+0xa0>
 800cb7a:	2d07      	cmp	r5, #7
 800cb7c:	dc04      	bgt.n	800cb88 <__hexnan+0xa0>
 800cb7e:	462a      	mov	r2, r5
 800cb80:	4649      	mov	r1, r9
 800cb82:	4620      	mov	r0, r4
 800cb84:	f7ff ff8a 	bl	800ca9c <L_shift>
 800cb88:	4544      	cmp	r4, r8
 800cb8a:	d934      	bls.n	800cbf6 <__hexnan+0x10e>
 800cb8c:	f1a8 0204 	sub.w	r2, r8, #4
 800cb90:	4623      	mov	r3, r4
 800cb92:	f853 1b04 	ldr.w	r1, [r3], #4
 800cb96:	f842 1f04 	str.w	r1, [r2, #4]!
 800cb9a:	429f      	cmp	r7, r3
 800cb9c:	d2f9      	bcs.n	800cb92 <__hexnan+0xaa>
 800cb9e:	1b3b      	subs	r3, r7, r4
 800cba0:	f023 0303 	bic.w	r3, r3, #3
 800cba4:	3304      	adds	r3, #4
 800cba6:	3401      	adds	r4, #1
 800cba8:	3e03      	subs	r6, #3
 800cbaa:	42b4      	cmp	r4, r6
 800cbac:	bf88      	it	hi
 800cbae:	2304      	movhi	r3, #4
 800cbb0:	4443      	add	r3, r8
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	f843 2b04 	str.w	r2, [r3], #4
 800cbb8:	429f      	cmp	r7, r3
 800cbba:	d2fb      	bcs.n	800cbb4 <__hexnan+0xcc>
 800cbbc:	683b      	ldr	r3, [r7, #0]
 800cbbe:	b91b      	cbnz	r3, 800cbc8 <__hexnan+0xe0>
 800cbc0:	4547      	cmp	r7, r8
 800cbc2:	d127      	bne.n	800cc14 <__hexnan+0x12c>
 800cbc4:	2301      	movs	r3, #1
 800cbc6:	603b      	str	r3, [r7, #0]
 800cbc8:	2005      	movs	r0, #5
 800cbca:	e026      	b.n	800cc1a <__hexnan+0x132>
 800cbcc:	3501      	adds	r5, #1
 800cbce:	2d08      	cmp	r5, #8
 800cbd0:	f10b 0b01 	add.w	fp, fp, #1
 800cbd4:	dd06      	ble.n	800cbe4 <__hexnan+0xfc>
 800cbd6:	4544      	cmp	r4, r8
 800cbd8:	d9c3      	bls.n	800cb62 <__hexnan+0x7a>
 800cbda:	2300      	movs	r3, #0
 800cbdc:	f844 3c04 	str.w	r3, [r4, #-4]
 800cbe0:	2501      	movs	r5, #1
 800cbe2:	3c04      	subs	r4, #4
 800cbe4:	6822      	ldr	r2, [r4, #0]
 800cbe6:	f000 000f 	and.w	r0, r0, #15
 800cbea:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800cbee:	6022      	str	r2, [r4, #0]
 800cbf0:	e7b7      	b.n	800cb62 <__hexnan+0x7a>
 800cbf2:	2508      	movs	r5, #8
 800cbf4:	e7b5      	b.n	800cb62 <__hexnan+0x7a>
 800cbf6:	9b01      	ldr	r3, [sp, #4]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d0df      	beq.n	800cbbc <__hexnan+0xd4>
 800cbfc:	f04f 32ff 	mov.w	r2, #4294967295
 800cc00:	f1c3 0320 	rsb	r3, r3, #32
 800cc04:	fa22 f303 	lsr.w	r3, r2, r3
 800cc08:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800cc0c:	401a      	ands	r2, r3
 800cc0e:	f846 2c04 	str.w	r2, [r6, #-4]
 800cc12:	e7d3      	b.n	800cbbc <__hexnan+0xd4>
 800cc14:	3f04      	subs	r7, #4
 800cc16:	e7d1      	b.n	800cbbc <__hexnan+0xd4>
 800cc18:	2004      	movs	r0, #4
 800cc1a:	b007      	add	sp, #28
 800cc1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cc20 <_localeconv_r>:
 800cc20:	4800      	ldr	r0, [pc, #0]	; (800cc24 <_localeconv_r+0x4>)
 800cc22:	4770      	bx	lr
 800cc24:	20000304 	.word	0x20000304

0800cc28 <malloc>:
 800cc28:	4b02      	ldr	r3, [pc, #8]	; (800cc34 <malloc+0xc>)
 800cc2a:	4601      	mov	r1, r0
 800cc2c:	6818      	ldr	r0, [r3, #0]
 800cc2e:	f000 bd67 	b.w	800d700 <_malloc_r>
 800cc32:	bf00      	nop
 800cc34:	200001ac 	.word	0x200001ac

0800cc38 <__ascii_mbtowc>:
 800cc38:	b082      	sub	sp, #8
 800cc3a:	b901      	cbnz	r1, 800cc3e <__ascii_mbtowc+0x6>
 800cc3c:	a901      	add	r1, sp, #4
 800cc3e:	b142      	cbz	r2, 800cc52 <__ascii_mbtowc+0x1a>
 800cc40:	b14b      	cbz	r3, 800cc56 <__ascii_mbtowc+0x1e>
 800cc42:	7813      	ldrb	r3, [r2, #0]
 800cc44:	600b      	str	r3, [r1, #0]
 800cc46:	7812      	ldrb	r2, [r2, #0]
 800cc48:	1e10      	subs	r0, r2, #0
 800cc4a:	bf18      	it	ne
 800cc4c:	2001      	movne	r0, #1
 800cc4e:	b002      	add	sp, #8
 800cc50:	4770      	bx	lr
 800cc52:	4610      	mov	r0, r2
 800cc54:	e7fb      	b.n	800cc4e <__ascii_mbtowc+0x16>
 800cc56:	f06f 0001 	mvn.w	r0, #1
 800cc5a:	e7f8      	b.n	800cc4e <__ascii_mbtowc+0x16>

0800cc5c <memcpy>:
 800cc5c:	440a      	add	r2, r1
 800cc5e:	4291      	cmp	r1, r2
 800cc60:	f100 33ff 	add.w	r3, r0, #4294967295
 800cc64:	d100      	bne.n	800cc68 <memcpy+0xc>
 800cc66:	4770      	bx	lr
 800cc68:	b510      	push	{r4, lr}
 800cc6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cc6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cc72:	4291      	cmp	r1, r2
 800cc74:	d1f9      	bne.n	800cc6a <memcpy+0xe>
 800cc76:	bd10      	pop	{r4, pc}

0800cc78 <_Balloc>:
 800cc78:	b570      	push	{r4, r5, r6, lr}
 800cc7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cc7c:	4604      	mov	r4, r0
 800cc7e:	460d      	mov	r5, r1
 800cc80:	b976      	cbnz	r6, 800cca0 <_Balloc+0x28>
 800cc82:	2010      	movs	r0, #16
 800cc84:	f7ff ffd0 	bl	800cc28 <malloc>
 800cc88:	4602      	mov	r2, r0
 800cc8a:	6260      	str	r0, [r4, #36]	; 0x24
 800cc8c:	b920      	cbnz	r0, 800cc98 <_Balloc+0x20>
 800cc8e:	4b18      	ldr	r3, [pc, #96]	; (800ccf0 <_Balloc+0x78>)
 800cc90:	4818      	ldr	r0, [pc, #96]	; (800ccf4 <_Balloc+0x7c>)
 800cc92:	2166      	movs	r1, #102	; 0x66
 800cc94:	f7fe fdaa 	bl	800b7ec <__assert_func>
 800cc98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cc9c:	6006      	str	r6, [r0, #0]
 800cc9e:	60c6      	str	r6, [r0, #12]
 800cca0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cca2:	68f3      	ldr	r3, [r6, #12]
 800cca4:	b183      	cbz	r3, 800ccc8 <_Balloc+0x50>
 800cca6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cca8:	68db      	ldr	r3, [r3, #12]
 800ccaa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ccae:	b9b8      	cbnz	r0, 800cce0 <_Balloc+0x68>
 800ccb0:	2101      	movs	r1, #1
 800ccb2:	fa01 f605 	lsl.w	r6, r1, r5
 800ccb6:	1d72      	adds	r2, r6, #5
 800ccb8:	0092      	lsls	r2, r2, #2
 800ccba:	4620      	mov	r0, r4
 800ccbc:	f000 fc9d 	bl	800d5fa <_calloc_r>
 800ccc0:	b160      	cbz	r0, 800ccdc <_Balloc+0x64>
 800ccc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ccc6:	e00e      	b.n	800cce6 <_Balloc+0x6e>
 800ccc8:	2221      	movs	r2, #33	; 0x21
 800ccca:	2104      	movs	r1, #4
 800cccc:	4620      	mov	r0, r4
 800ccce:	f000 fc94 	bl	800d5fa <_calloc_r>
 800ccd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ccd4:	60f0      	str	r0, [r6, #12]
 800ccd6:	68db      	ldr	r3, [r3, #12]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d1e4      	bne.n	800cca6 <_Balloc+0x2e>
 800ccdc:	2000      	movs	r0, #0
 800ccde:	bd70      	pop	{r4, r5, r6, pc}
 800cce0:	6802      	ldr	r2, [r0, #0]
 800cce2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cce6:	2300      	movs	r3, #0
 800cce8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ccec:	e7f7      	b.n	800ccde <_Balloc+0x66>
 800ccee:	bf00      	nop
 800ccf0:	0800e7c0 	.word	0x0800e7c0
 800ccf4:	0800ea64 	.word	0x0800ea64

0800ccf8 <_Bfree>:
 800ccf8:	b570      	push	{r4, r5, r6, lr}
 800ccfa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ccfc:	4605      	mov	r5, r0
 800ccfe:	460c      	mov	r4, r1
 800cd00:	b976      	cbnz	r6, 800cd20 <_Bfree+0x28>
 800cd02:	2010      	movs	r0, #16
 800cd04:	f7ff ff90 	bl	800cc28 <malloc>
 800cd08:	4602      	mov	r2, r0
 800cd0a:	6268      	str	r0, [r5, #36]	; 0x24
 800cd0c:	b920      	cbnz	r0, 800cd18 <_Bfree+0x20>
 800cd0e:	4b09      	ldr	r3, [pc, #36]	; (800cd34 <_Bfree+0x3c>)
 800cd10:	4809      	ldr	r0, [pc, #36]	; (800cd38 <_Bfree+0x40>)
 800cd12:	218a      	movs	r1, #138	; 0x8a
 800cd14:	f7fe fd6a 	bl	800b7ec <__assert_func>
 800cd18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd1c:	6006      	str	r6, [r0, #0]
 800cd1e:	60c6      	str	r6, [r0, #12]
 800cd20:	b13c      	cbz	r4, 800cd32 <_Bfree+0x3a>
 800cd22:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800cd24:	6862      	ldr	r2, [r4, #4]
 800cd26:	68db      	ldr	r3, [r3, #12]
 800cd28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cd2c:	6021      	str	r1, [r4, #0]
 800cd2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cd32:	bd70      	pop	{r4, r5, r6, pc}
 800cd34:	0800e7c0 	.word	0x0800e7c0
 800cd38:	0800ea64 	.word	0x0800ea64

0800cd3c <__multadd>:
 800cd3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd40:	690d      	ldr	r5, [r1, #16]
 800cd42:	4607      	mov	r7, r0
 800cd44:	460c      	mov	r4, r1
 800cd46:	461e      	mov	r6, r3
 800cd48:	f101 0c14 	add.w	ip, r1, #20
 800cd4c:	2000      	movs	r0, #0
 800cd4e:	f8dc 3000 	ldr.w	r3, [ip]
 800cd52:	b299      	uxth	r1, r3
 800cd54:	fb02 6101 	mla	r1, r2, r1, r6
 800cd58:	0c1e      	lsrs	r6, r3, #16
 800cd5a:	0c0b      	lsrs	r3, r1, #16
 800cd5c:	fb02 3306 	mla	r3, r2, r6, r3
 800cd60:	b289      	uxth	r1, r1
 800cd62:	3001      	adds	r0, #1
 800cd64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cd68:	4285      	cmp	r5, r0
 800cd6a:	f84c 1b04 	str.w	r1, [ip], #4
 800cd6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cd72:	dcec      	bgt.n	800cd4e <__multadd+0x12>
 800cd74:	b30e      	cbz	r6, 800cdba <__multadd+0x7e>
 800cd76:	68a3      	ldr	r3, [r4, #8]
 800cd78:	42ab      	cmp	r3, r5
 800cd7a:	dc19      	bgt.n	800cdb0 <__multadd+0x74>
 800cd7c:	6861      	ldr	r1, [r4, #4]
 800cd7e:	4638      	mov	r0, r7
 800cd80:	3101      	adds	r1, #1
 800cd82:	f7ff ff79 	bl	800cc78 <_Balloc>
 800cd86:	4680      	mov	r8, r0
 800cd88:	b928      	cbnz	r0, 800cd96 <__multadd+0x5a>
 800cd8a:	4602      	mov	r2, r0
 800cd8c:	4b0c      	ldr	r3, [pc, #48]	; (800cdc0 <__multadd+0x84>)
 800cd8e:	480d      	ldr	r0, [pc, #52]	; (800cdc4 <__multadd+0x88>)
 800cd90:	21b5      	movs	r1, #181	; 0xb5
 800cd92:	f7fe fd2b 	bl	800b7ec <__assert_func>
 800cd96:	6922      	ldr	r2, [r4, #16]
 800cd98:	3202      	adds	r2, #2
 800cd9a:	f104 010c 	add.w	r1, r4, #12
 800cd9e:	0092      	lsls	r2, r2, #2
 800cda0:	300c      	adds	r0, #12
 800cda2:	f7ff ff5b 	bl	800cc5c <memcpy>
 800cda6:	4621      	mov	r1, r4
 800cda8:	4638      	mov	r0, r7
 800cdaa:	f7ff ffa5 	bl	800ccf8 <_Bfree>
 800cdae:	4644      	mov	r4, r8
 800cdb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cdb4:	3501      	adds	r5, #1
 800cdb6:	615e      	str	r6, [r3, #20]
 800cdb8:	6125      	str	r5, [r4, #16]
 800cdba:	4620      	mov	r0, r4
 800cdbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdc0:	0800e9d9 	.word	0x0800e9d9
 800cdc4:	0800ea64 	.word	0x0800ea64

0800cdc8 <__s2b>:
 800cdc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdcc:	460c      	mov	r4, r1
 800cdce:	4615      	mov	r5, r2
 800cdd0:	461f      	mov	r7, r3
 800cdd2:	2209      	movs	r2, #9
 800cdd4:	3308      	adds	r3, #8
 800cdd6:	4606      	mov	r6, r0
 800cdd8:	fb93 f3f2 	sdiv	r3, r3, r2
 800cddc:	2100      	movs	r1, #0
 800cdde:	2201      	movs	r2, #1
 800cde0:	429a      	cmp	r2, r3
 800cde2:	db09      	blt.n	800cdf8 <__s2b+0x30>
 800cde4:	4630      	mov	r0, r6
 800cde6:	f7ff ff47 	bl	800cc78 <_Balloc>
 800cdea:	b940      	cbnz	r0, 800cdfe <__s2b+0x36>
 800cdec:	4602      	mov	r2, r0
 800cdee:	4b19      	ldr	r3, [pc, #100]	; (800ce54 <__s2b+0x8c>)
 800cdf0:	4819      	ldr	r0, [pc, #100]	; (800ce58 <__s2b+0x90>)
 800cdf2:	21ce      	movs	r1, #206	; 0xce
 800cdf4:	f7fe fcfa 	bl	800b7ec <__assert_func>
 800cdf8:	0052      	lsls	r2, r2, #1
 800cdfa:	3101      	adds	r1, #1
 800cdfc:	e7f0      	b.n	800cde0 <__s2b+0x18>
 800cdfe:	9b08      	ldr	r3, [sp, #32]
 800ce00:	6143      	str	r3, [r0, #20]
 800ce02:	2d09      	cmp	r5, #9
 800ce04:	f04f 0301 	mov.w	r3, #1
 800ce08:	6103      	str	r3, [r0, #16]
 800ce0a:	dd16      	ble.n	800ce3a <__s2b+0x72>
 800ce0c:	f104 0909 	add.w	r9, r4, #9
 800ce10:	46c8      	mov	r8, r9
 800ce12:	442c      	add	r4, r5
 800ce14:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ce18:	4601      	mov	r1, r0
 800ce1a:	3b30      	subs	r3, #48	; 0x30
 800ce1c:	220a      	movs	r2, #10
 800ce1e:	4630      	mov	r0, r6
 800ce20:	f7ff ff8c 	bl	800cd3c <__multadd>
 800ce24:	45a0      	cmp	r8, r4
 800ce26:	d1f5      	bne.n	800ce14 <__s2b+0x4c>
 800ce28:	f1a5 0408 	sub.w	r4, r5, #8
 800ce2c:	444c      	add	r4, r9
 800ce2e:	1b2d      	subs	r5, r5, r4
 800ce30:	1963      	adds	r3, r4, r5
 800ce32:	42bb      	cmp	r3, r7
 800ce34:	db04      	blt.n	800ce40 <__s2b+0x78>
 800ce36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce3a:	340a      	adds	r4, #10
 800ce3c:	2509      	movs	r5, #9
 800ce3e:	e7f6      	b.n	800ce2e <__s2b+0x66>
 800ce40:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ce44:	4601      	mov	r1, r0
 800ce46:	3b30      	subs	r3, #48	; 0x30
 800ce48:	220a      	movs	r2, #10
 800ce4a:	4630      	mov	r0, r6
 800ce4c:	f7ff ff76 	bl	800cd3c <__multadd>
 800ce50:	e7ee      	b.n	800ce30 <__s2b+0x68>
 800ce52:	bf00      	nop
 800ce54:	0800e9d9 	.word	0x0800e9d9
 800ce58:	0800ea64 	.word	0x0800ea64

0800ce5c <__hi0bits>:
 800ce5c:	0c03      	lsrs	r3, r0, #16
 800ce5e:	041b      	lsls	r3, r3, #16
 800ce60:	b9d3      	cbnz	r3, 800ce98 <__hi0bits+0x3c>
 800ce62:	0400      	lsls	r0, r0, #16
 800ce64:	2310      	movs	r3, #16
 800ce66:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ce6a:	bf04      	itt	eq
 800ce6c:	0200      	lsleq	r0, r0, #8
 800ce6e:	3308      	addeq	r3, #8
 800ce70:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ce74:	bf04      	itt	eq
 800ce76:	0100      	lsleq	r0, r0, #4
 800ce78:	3304      	addeq	r3, #4
 800ce7a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ce7e:	bf04      	itt	eq
 800ce80:	0080      	lsleq	r0, r0, #2
 800ce82:	3302      	addeq	r3, #2
 800ce84:	2800      	cmp	r0, #0
 800ce86:	db05      	blt.n	800ce94 <__hi0bits+0x38>
 800ce88:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ce8c:	f103 0301 	add.w	r3, r3, #1
 800ce90:	bf08      	it	eq
 800ce92:	2320      	moveq	r3, #32
 800ce94:	4618      	mov	r0, r3
 800ce96:	4770      	bx	lr
 800ce98:	2300      	movs	r3, #0
 800ce9a:	e7e4      	b.n	800ce66 <__hi0bits+0xa>

0800ce9c <__lo0bits>:
 800ce9c:	6803      	ldr	r3, [r0, #0]
 800ce9e:	f013 0207 	ands.w	r2, r3, #7
 800cea2:	4601      	mov	r1, r0
 800cea4:	d00b      	beq.n	800cebe <__lo0bits+0x22>
 800cea6:	07da      	lsls	r2, r3, #31
 800cea8:	d423      	bmi.n	800cef2 <__lo0bits+0x56>
 800ceaa:	0798      	lsls	r0, r3, #30
 800ceac:	bf49      	itett	mi
 800ceae:	085b      	lsrmi	r3, r3, #1
 800ceb0:	089b      	lsrpl	r3, r3, #2
 800ceb2:	2001      	movmi	r0, #1
 800ceb4:	600b      	strmi	r3, [r1, #0]
 800ceb6:	bf5c      	itt	pl
 800ceb8:	600b      	strpl	r3, [r1, #0]
 800ceba:	2002      	movpl	r0, #2
 800cebc:	4770      	bx	lr
 800cebe:	b298      	uxth	r0, r3
 800cec0:	b9a8      	cbnz	r0, 800ceee <__lo0bits+0x52>
 800cec2:	0c1b      	lsrs	r3, r3, #16
 800cec4:	2010      	movs	r0, #16
 800cec6:	b2da      	uxtb	r2, r3
 800cec8:	b90a      	cbnz	r2, 800cece <__lo0bits+0x32>
 800ceca:	3008      	adds	r0, #8
 800cecc:	0a1b      	lsrs	r3, r3, #8
 800cece:	071a      	lsls	r2, r3, #28
 800ced0:	bf04      	itt	eq
 800ced2:	091b      	lsreq	r3, r3, #4
 800ced4:	3004      	addeq	r0, #4
 800ced6:	079a      	lsls	r2, r3, #30
 800ced8:	bf04      	itt	eq
 800ceda:	089b      	lsreq	r3, r3, #2
 800cedc:	3002      	addeq	r0, #2
 800cede:	07da      	lsls	r2, r3, #31
 800cee0:	d403      	bmi.n	800ceea <__lo0bits+0x4e>
 800cee2:	085b      	lsrs	r3, r3, #1
 800cee4:	f100 0001 	add.w	r0, r0, #1
 800cee8:	d005      	beq.n	800cef6 <__lo0bits+0x5a>
 800ceea:	600b      	str	r3, [r1, #0]
 800ceec:	4770      	bx	lr
 800ceee:	4610      	mov	r0, r2
 800cef0:	e7e9      	b.n	800cec6 <__lo0bits+0x2a>
 800cef2:	2000      	movs	r0, #0
 800cef4:	4770      	bx	lr
 800cef6:	2020      	movs	r0, #32
 800cef8:	4770      	bx	lr
	...

0800cefc <__i2b>:
 800cefc:	b510      	push	{r4, lr}
 800cefe:	460c      	mov	r4, r1
 800cf00:	2101      	movs	r1, #1
 800cf02:	f7ff feb9 	bl	800cc78 <_Balloc>
 800cf06:	4602      	mov	r2, r0
 800cf08:	b928      	cbnz	r0, 800cf16 <__i2b+0x1a>
 800cf0a:	4b05      	ldr	r3, [pc, #20]	; (800cf20 <__i2b+0x24>)
 800cf0c:	4805      	ldr	r0, [pc, #20]	; (800cf24 <__i2b+0x28>)
 800cf0e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800cf12:	f7fe fc6b 	bl	800b7ec <__assert_func>
 800cf16:	2301      	movs	r3, #1
 800cf18:	6144      	str	r4, [r0, #20]
 800cf1a:	6103      	str	r3, [r0, #16]
 800cf1c:	bd10      	pop	{r4, pc}
 800cf1e:	bf00      	nop
 800cf20:	0800e9d9 	.word	0x0800e9d9
 800cf24:	0800ea64 	.word	0x0800ea64

0800cf28 <__multiply>:
 800cf28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf2c:	4691      	mov	r9, r2
 800cf2e:	690a      	ldr	r2, [r1, #16]
 800cf30:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cf34:	429a      	cmp	r2, r3
 800cf36:	bfb8      	it	lt
 800cf38:	460b      	movlt	r3, r1
 800cf3a:	460c      	mov	r4, r1
 800cf3c:	bfbc      	itt	lt
 800cf3e:	464c      	movlt	r4, r9
 800cf40:	4699      	movlt	r9, r3
 800cf42:	6927      	ldr	r7, [r4, #16]
 800cf44:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cf48:	68a3      	ldr	r3, [r4, #8]
 800cf4a:	6861      	ldr	r1, [r4, #4]
 800cf4c:	eb07 060a 	add.w	r6, r7, sl
 800cf50:	42b3      	cmp	r3, r6
 800cf52:	b085      	sub	sp, #20
 800cf54:	bfb8      	it	lt
 800cf56:	3101      	addlt	r1, #1
 800cf58:	f7ff fe8e 	bl	800cc78 <_Balloc>
 800cf5c:	b930      	cbnz	r0, 800cf6c <__multiply+0x44>
 800cf5e:	4602      	mov	r2, r0
 800cf60:	4b44      	ldr	r3, [pc, #272]	; (800d074 <__multiply+0x14c>)
 800cf62:	4845      	ldr	r0, [pc, #276]	; (800d078 <__multiply+0x150>)
 800cf64:	f240 115d 	movw	r1, #349	; 0x15d
 800cf68:	f7fe fc40 	bl	800b7ec <__assert_func>
 800cf6c:	f100 0514 	add.w	r5, r0, #20
 800cf70:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cf74:	462b      	mov	r3, r5
 800cf76:	2200      	movs	r2, #0
 800cf78:	4543      	cmp	r3, r8
 800cf7a:	d321      	bcc.n	800cfc0 <__multiply+0x98>
 800cf7c:	f104 0314 	add.w	r3, r4, #20
 800cf80:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800cf84:	f109 0314 	add.w	r3, r9, #20
 800cf88:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800cf8c:	9202      	str	r2, [sp, #8]
 800cf8e:	1b3a      	subs	r2, r7, r4
 800cf90:	3a15      	subs	r2, #21
 800cf92:	f022 0203 	bic.w	r2, r2, #3
 800cf96:	3204      	adds	r2, #4
 800cf98:	f104 0115 	add.w	r1, r4, #21
 800cf9c:	428f      	cmp	r7, r1
 800cf9e:	bf38      	it	cc
 800cfa0:	2204      	movcc	r2, #4
 800cfa2:	9201      	str	r2, [sp, #4]
 800cfa4:	9a02      	ldr	r2, [sp, #8]
 800cfa6:	9303      	str	r3, [sp, #12]
 800cfa8:	429a      	cmp	r2, r3
 800cfaa:	d80c      	bhi.n	800cfc6 <__multiply+0x9e>
 800cfac:	2e00      	cmp	r6, #0
 800cfae:	dd03      	ble.n	800cfb8 <__multiply+0x90>
 800cfb0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d05a      	beq.n	800d06e <__multiply+0x146>
 800cfb8:	6106      	str	r6, [r0, #16]
 800cfba:	b005      	add	sp, #20
 800cfbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfc0:	f843 2b04 	str.w	r2, [r3], #4
 800cfc4:	e7d8      	b.n	800cf78 <__multiply+0x50>
 800cfc6:	f8b3 a000 	ldrh.w	sl, [r3]
 800cfca:	f1ba 0f00 	cmp.w	sl, #0
 800cfce:	d024      	beq.n	800d01a <__multiply+0xf2>
 800cfd0:	f104 0e14 	add.w	lr, r4, #20
 800cfd4:	46a9      	mov	r9, r5
 800cfd6:	f04f 0c00 	mov.w	ip, #0
 800cfda:	f85e 2b04 	ldr.w	r2, [lr], #4
 800cfde:	f8d9 1000 	ldr.w	r1, [r9]
 800cfe2:	fa1f fb82 	uxth.w	fp, r2
 800cfe6:	b289      	uxth	r1, r1
 800cfe8:	fb0a 110b 	mla	r1, sl, fp, r1
 800cfec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800cff0:	f8d9 2000 	ldr.w	r2, [r9]
 800cff4:	4461      	add	r1, ip
 800cff6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cffa:	fb0a c20b 	mla	r2, sl, fp, ip
 800cffe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d002:	b289      	uxth	r1, r1
 800d004:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d008:	4577      	cmp	r7, lr
 800d00a:	f849 1b04 	str.w	r1, [r9], #4
 800d00e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d012:	d8e2      	bhi.n	800cfda <__multiply+0xb2>
 800d014:	9a01      	ldr	r2, [sp, #4]
 800d016:	f845 c002 	str.w	ip, [r5, r2]
 800d01a:	9a03      	ldr	r2, [sp, #12]
 800d01c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d020:	3304      	adds	r3, #4
 800d022:	f1b9 0f00 	cmp.w	r9, #0
 800d026:	d020      	beq.n	800d06a <__multiply+0x142>
 800d028:	6829      	ldr	r1, [r5, #0]
 800d02a:	f104 0c14 	add.w	ip, r4, #20
 800d02e:	46ae      	mov	lr, r5
 800d030:	f04f 0a00 	mov.w	sl, #0
 800d034:	f8bc b000 	ldrh.w	fp, [ip]
 800d038:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d03c:	fb09 220b 	mla	r2, r9, fp, r2
 800d040:	4492      	add	sl, r2
 800d042:	b289      	uxth	r1, r1
 800d044:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d048:	f84e 1b04 	str.w	r1, [lr], #4
 800d04c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d050:	f8be 1000 	ldrh.w	r1, [lr]
 800d054:	0c12      	lsrs	r2, r2, #16
 800d056:	fb09 1102 	mla	r1, r9, r2, r1
 800d05a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d05e:	4567      	cmp	r7, ip
 800d060:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d064:	d8e6      	bhi.n	800d034 <__multiply+0x10c>
 800d066:	9a01      	ldr	r2, [sp, #4]
 800d068:	50a9      	str	r1, [r5, r2]
 800d06a:	3504      	adds	r5, #4
 800d06c:	e79a      	b.n	800cfa4 <__multiply+0x7c>
 800d06e:	3e01      	subs	r6, #1
 800d070:	e79c      	b.n	800cfac <__multiply+0x84>
 800d072:	bf00      	nop
 800d074:	0800e9d9 	.word	0x0800e9d9
 800d078:	0800ea64 	.word	0x0800ea64

0800d07c <__pow5mult>:
 800d07c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d080:	4615      	mov	r5, r2
 800d082:	f012 0203 	ands.w	r2, r2, #3
 800d086:	4606      	mov	r6, r0
 800d088:	460f      	mov	r7, r1
 800d08a:	d007      	beq.n	800d09c <__pow5mult+0x20>
 800d08c:	4c25      	ldr	r4, [pc, #148]	; (800d124 <__pow5mult+0xa8>)
 800d08e:	3a01      	subs	r2, #1
 800d090:	2300      	movs	r3, #0
 800d092:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d096:	f7ff fe51 	bl	800cd3c <__multadd>
 800d09a:	4607      	mov	r7, r0
 800d09c:	10ad      	asrs	r5, r5, #2
 800d09e:	d03d      	beq.n	800d11c <__pow5mult+0xa0>
 800d0a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d0a2:	b97c      	cbnz	r4, 800d0c4 <__pow5mult+0x48>
 800d0a4:	2010      	movs	r0, #16
 800d0a6:	f7ff fdbf 	bl	800cc28 <malloc>
 800d0aa:	4602      	mov	r2, r0
 800d0ac:	6270      	str	r0, [r6, #36]	; 0x24
 800d0ae:	b928      	cbnz	r0, 800d0bc <__pow5mult+0x40>
 800d0b0:	4b1d      	ldr	r3, [pc, #116]	; (800d128 <__pow5mult+0xac>)
 800d0b2:	481e      	ldr	r0, [pc, #120]	; (800d12c <__pow5mult+0xb0>)
 800d0b4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d0b8:	f7fe fb98 	bl	800b7ec <__assert_func>
 800d0bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d0c0:	6004      	str	r4, [r0, #0]
 800d0c2:	60c4      	str	r4, [r0, #12]
 800d0c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d0c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d0cc:	b94c      	cbnz	r4, 800d0e2 <__pow5mult+0x66>
 800d0ce:	f240 2171 	movw	r1, #625	; 0x271
 800d0d2:	4630      	mov	r0, r6
 800d0d4:	f7ff ff12 	bl	800cefc <__i2b>
 800d0d8:	2300      	movs	r3, #0
 800d0da:	f8c8 0008 	str.w	r0, [r8, #8]
 800d0de:	4604      	mov	r4, r0
 800d0e0:	6003      	str	r3, [r0, #0]
 800d0e2:	f04f 0900 	mov.w	r9, #0
 800d0e6:	07eb      	lsls	r3, r5, #31
 800d0e8:	d50a      	bpl.n	800d100 <__pow5mult+0x84>
 800d0ea:	4639      	mov	r1, r7
 800d0ec:	4622      	mov	r2, r4
 800d0ee:	4630      	mov	r0, r6
 800d0f0:	f7ff ff1a 	bl	800cf28 <__multiply>
 800d0f4:	4639      	mov	r1, r7
 800d0f6:	4680      	mov	r8, r0
 800d0f8:	4630      	mov	r0, r6
 800d0fa:	f7ff fdfd 	bl	800ccf8 <_Bfree>
 800d0fe:	4647      	mov	r7, r8
 800d100:	106d      	asrs	r5, r5, #1
 800d102:	d00b      	beq.n	800d11c <__pow5mult+0xa0>
 800d104:	6820      	ldr	r0, [r4, #0]
 800d106:	b938      	cbnz	r0, 800d118 <__pow5mult+0x9c>
 800d108:	4622      	mov	r2, r4
 800d10a:	4621      	mov	r1, r4
 800d10c:	4630      	mov	r0, r6
 800d10e:	f7ff ff0b 	bl	800cf28 <__multiply>
 800d112:	6020      	str	r0, [r4, #0]
 800d114:	f8c0 9000 	str.w	r9, [r0]
 800d118:	4604      	mov	r4, r0
 800d11a:	e7e4      	b.n	800d0e6 <__pow5mult+0x6a>
 800d11c:	4638      	mov	r0, r7
 800d11e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d122:	bf00      	nop
 800d124:	0800ebb0 	.word	0x0800ebb0
 800d128:	0800e7c0 	.word	0x0800e7c0
 800d12c:	0800ea64 	.word	0x0800ea64

0800d130 <__lshift>:
 800d130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d134:	460c      	mov	r4, r1
 800d136:	6849      	ldr	r1, [r1, #4]
 800d138:	6923      	ldr	r3, [r4, #16]
 800d13a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d13e:	68a3      	ldr	r3, [r4, #8]
 800d140:	4607      	mov	r7, r0
 800d142:	4691      	mov	r9, r2
 800d144:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d148:	f108 0601 	add.w	r6, r8, #1
 800d14c:	42b3      	cmp	r3, r6
 800d14e:	db0b      	blt.n	800d168 <__lshift+0x38>
 800d150:	4638      	mov	r0, r7
 800d152:	f7ff fd91 	bl	800cc78 <_Balloc>
 800d156:	4605      	mov	r5, r0
 800d158:	b948      	cbnz	r0, 800d16e <__lshift+0x3e>
 800d15a:	4602      	mov	r2, r0
 800d15c:	4b2a      	ldr	r3, [pc, #168]	; (800d208 <__lshift+0xd8>)
 800d15e:	482b      	ldr	r0, [pc, #172]	; (800d20c <__lshift+0xdc>)
 800d160:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d164:	f7fe fb42 	bl	800b7ec <__assert_func>
 800d168:	3101      	adds	r1, #1
 800d16a:	005b      	lsls	r3, r3, #1
 800d16c:	e7ee      	b.n	800d14c <__lshift+0x1c>
 800d16e:	2300      	movs	r3, #0
 800d170:	f100 0114 	add.w	r1, r0, #20
 800d174:	f100 0210 	add.w	r2, r0, #16
 800d178:	4618      	mov	r0, r3
 800d17a:	4553      	cmp	r3, sl
 800d17c:	db37      	blt.n	800d1ee <__lshift+0xbe>
 800d17e:	6920      	ldr	r0, [r4, #16]
 800d180:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d184:	f104 0314 	add.w	r3, r4, #20
 800d188:	f019 091f 	ands.w	r9, r9, #31
 800d18c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d190:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d194:	d02f      	beq.n	800d1f6 <__lshift+0xc6>
 800d196:	f1c9 0e20 	rsb	lr, r9, #32
 800d19a:	468a      	mov	sl, r1
 800d19c:	f04f 0c00 	mov.w	ip, #0
 800d1a0:	681a      	ldr	r2, [r3, #0]
 800d1a2:	fa02 f209 	lsl.w	r2, r2, r9
 800d1a6:	ea42 020c 	orr.w	r2, r2, ip
 800d1aa:	f84a 2b04 	str.w	r2, [sl], #4
 800d1ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1b2:	4298      	cmp	r0, r3
 800d1b4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d1b8:	d8f2      	bhi.n	800d1a0 <__lshift+0x70>
 800d1ba:	1b03      	subs	r3, r0, r4
 800d1bc:	3b15      	subs	r3, #21
 800d1be:	f023 0303 	bic.w	r3, r3, #3
 800d1c2:	3304      	adds	r3, #4
 800d1c4:	f104 0215 	add.w	r2, r4, #21
 800d1c8:	4290      	cmp	r0, r2
 800d1ca:	bf38      	it	cc
 800d1cc:	2304      	movcc	r3, #4
 800d1ce:	f841 c003 	str.w	ip, [r1, r3]
 800d1d2:	f1bc 0f00 	cmp.w	ip, #0
 800d1d6:	d001      	beq.n	800d1dc <__lshift+0xac>
 800d1d8:	f108 0602 	add.w	r6, r8, #2
 800d1dc:	3e01      	subs	r6, #1
 800d1de:	4638      	mov	r0, r7
 800d1e0:	612e      	str	r6, [r5, #16]
 800d1e2:	4621      	mov	r1, r4
 800d1e4:	f7ff fd88 	bl	800ccf8 <_Bfree>
 800d1e8:	4628      	mov	r0, r5
 800d1ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1ee:	f842 0f04 	str.w	r0, [r2, #4]!
 800d1f2:	3301      	adds	r3, #1
 800d1f4:	e7c1      	b.n	800d17a <__lshift+0x4a>
 800d1f6:	3904      	subs	r1, #4
 800d1f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1fc:	f841 2f04 	str.w	r2, [r1, #4]!
 800d200:	4298      	cmp	r0, r3
 800d202:	d8f9      	bhi.n	800d1f8 <__lshift+0xc8>
 800d204:	e7ea      	b.n	800d1dc <__lshift+0xac>
 800d206:	bf00      	nop
 800d208:	0800e9d9 	.word	0x0800e9d9
 800d20c:	0800ea64 	.word	0x0800ea64

0800d210 <__mcmp>:
 800d210:	b530      	push	{r4, r5, lr}
 800d212:	6902      	ldr	r2, [r0, #16]
 800d214:	690c      	ldr	r4, [r1, #16]
 800d216:	1b12      	subs	r2, r2, r4
 800d218:	d10e      	bne.n	800d238 <__mcmp+0x28>
 800d21a:	f100 0314 	add.w	r3, r0, #20
 800d21e:	3114      	adds	r1, #20
 800d220:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d224:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d228:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d22c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d230:	42a5      	cmp	r5, r4
 800d232:	d003      	beq.n	800d23c <__mcmp+0x2c>
 800d234:	d305      	bcc.n	800d242 <__mcmp+0x32>
 800d236:	2201      	movs	r2, #1
 800d238:	4610      	mov	r0, r2
 800d23a:	bd30      	pop	{r4, r5, pc}
 800d23c:	4283      	cmp	r3, r0
 800d23e:	d3f3      	bcc.n	800d228 <__mcmp+0x18>
 800d240:	e7fa      	b.n	800d238 <__mcmp+0x28>
 800d242:	f04f 32ff 	mov.w	r2, #4294967295
 800d246:	e7f7      	b.n	800d238 <__mcmp+0x28>

0800d248 <__mdiff>:
 800d248:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d24c:	460c      	mov	r4, r1
 800d24e:	4606      	mov	r6, r0
 800d250:	4611      	mov	r1, r2
 800d252:	4620      	mov	r0, r4
 800d254:	4690      	mov	r8, r2
 800d256:	f7ff ffdb 	bl	800d210 <__mcmp>
 800d25a:	1e05      	subs	r5, r0, #0
 800d25c:	d110      	bne.n	800d280 <__mdiff+0x38>
 800d25e:	4629      	mov	r1, r5
 800d260:	4630      	mov	r0, r6
 800d262:	f7ff fd09 	bl	800cc78 <_Balloc>
 800d266:	b930      	cbnz	r0, 800d276 <__mdiff+0x2e>
 800d268:	4b3a      	ldr	r3, [pc, #232]	; (800d354 <__mdiff+0x10c>)
 800d26a:	4602      	mov	r2, r0
 800d26c:	f240 2132 	movw	r1, #562	; 0x232
 800d270:	4839      	ldr	r0, [pc, #228]	; (800d358 <__mdiff+0x110>)
 800d272:	f7fe fabb 	bl	800b7ec <__assert_func>
 800d276:	2301      	movs	r3, #1
 800d278:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d27c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d280:	bfa4      	itt	ge
 800d282:	4643      	movge	r3, r8
 800d284:	46a0      	movge	r8, r4
 800d286:	4630      	mov	r0, r6
 800d288:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d28c:	bfa6      	itte	ge
 800d28e:	461c      	movge	r4, r3
 800d290:	2500      	movge	r5, #0
 800d292:	2501      	movlt	r5, #1
 800d294:	f7ff fcf0 	bl	800cc78 <_Balloc>
 800d298:	b920      	cbnz	r0, 800d2a4 <__mdiff+0x5c>
 800d29a:	4b2e      	ldr	r3, [pc, #184]	; (800d354 <__mdiff+0x10c>)
 800d29c:	4602      	mov	r2, r0
 800d29e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d2a2:	e7e5      	b.n	800d270 <__mdiff+0x28>
 800d2a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d2a8:	6926      	ldr	r6, [r4, #16]
 800d2aa:	60c5      	str	r5, [r0, #12]
 800d2ac:	f104 0914 	add.w	r9, r4, #20
 800d2b0:	f108 0514 	add.w	r5, r8, #20
 800d2b4:	f100 0e14 	add.w	lr, r0, #20
 800d2b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d2bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d2c0:	f108 0210 	add.w	r2, r8, #16
 800d2c4:	46f2      	mov	sl, lr
 800d2c6:	2100      	movs	r1, #0
 800d2c8:	f859 3b04 	ldr.w	r3, [r9], #4
 800d2cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d2d0:	fa1f f883 	uxth.w	r8, r3
 800d2d4:	fa11 f18b 	uxtah	r1, r1, fp
 800d2d8:	0c1b      	lsrs	r3, r3, #16
 800d2da:	eba1 0808 	sub.w	r8, r1, r8
 800d2de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d2e2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d2e6:	fa1f f888 	uxth.w	r8, r8
 800d2ea:	1419      	asrs	r1, r3, #16
 800d2ec:	454e      	cmp	r6, r9
 800d2ee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d2f2:	f84a 3b04 	str.w	r3, [sl], #4
 800d2f6:	d8e7      	bhi.n	800d2c8 <__mdiff+0x80>
 800d2f8:	1b33      	subs	r3, r6, r4
 800d2fa:	3b15      	subs	r3, #21
 800d2fc:	f023 0303 	bic.w	r3, r3, #3
 800d300:	3304      	adds	r3, #4
 800d302:	3415      	adds	r4, #21
 800d304:	42a6      	cmp	r6, r4
 800d306:	bf38      	it	cc
 800d308:	2304      	movcc	r3, #4
 800d30a:	441d      	add	r5, r3
 800d30c:	4473      	add	r3, lr
 800d30e:	469e      	mov	lr, r3
 800d310:	462e      	mov	r6, r5
 800d312:	4566      	cmp	r6, ip
 800d314:	d30e      	bcc.n	800d334 <__mdiff+0xec>
 800d316:	f10c 0203 	add.w	r2, ip, #3
 800d31a:	1b52      	subs	r2, r2, r5
 800d31c:	f022 0203 	bic.w	r2, r2, #3
 800d320:	3d03      	subs	r5, #3
 800d322:	45ac      	cmp	ip, r5
 800d324:	bf38      	it	cc
 800d326:	2200      	movcc	r2, #0
 800d328:	441a      	add	r2, r3
 800d32a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d32e:	b17b      	cbz	r3, 800d350 <__mdiff+0x108>
 800d330:	6107      	str	r7, [r0, #16]
 800d332:	e7a3      	b.n	800d27c <__mdiff+0x34>
 800d334:	f856 8b04 	ldr.w	r8, [r6], #4
 800d338:	fa11 f288 	uxtah	r2, r1, r8
 800d33c:	1414      	asrs	r4, r2, #16
 800d33e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d342:	b292      	uxth	r2, r2
 800d344:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d348:	f84e 2b04 	str.w	r2, [lr], #4
 800d34c:	1421      	asrs	r1, r4, #16
 800d34e:	e7e0      	b.n	800d312 <__mdiff+0xca>
 800d350:	3f01      	subs	r7, #1
 800d352:	e7ea      	b.n	800d32a <__mdiff+0xe2>
 800d354:	0800e9d9 	.word	0x0800e9d9
 800d358:	0800ea64 	.word	0x0800ea64

0800d35c <__ulp>:
 800d35c:	b082      	sub	sp, #8
 800d35e:	ed8d 0b00 	vstr	d0, [sp]
 800d362:	9b01      	ldr	r3, [sp, #4]
 800d364:	4912      	ldr	r1, [pc, #72]	; (800d3b0 <__ulp+0x54>)
 800d366:	4019      	ands	r1, r3
 800d368:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800d36c:	2900      	cmp	r1, #0
 800d36e:	dd05      	ble.n	800d37c <__ulp+0x20>
 800d370:	2200      	movs	r2, #0
 800d372:	460b      	mov	r3, r1
 800d374:	ec43 2b10 	vmov	d0, r2, r3
 800d378:	b002      	add	sp, #8
 800d37a:	4770      	bx	lr
 800d37c:	4249      	negs	r1, r1
 800d37e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800d382:	ea4f 5021 	mov.w	r0, r1, asr #20
 800d386:	f04f 0200 	mov.w	r2, #0
 800d38a:	f04f 0300 	mov.w	r3, #0
 800d38e:	da04      	bge.n	800d39a <__ulp+0x3e>
 800d390:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d394:	fa41 f300 	asr.w	r3, r1, r0
 800d398:	e7ec      	b.n	800d374 <__ulp+0x18>
 800d39a:	f1a0 0114 	sub.w	r1, r0, #20
 800d39e:	291e      	cmp	r1, #30
 800d3a0:	bfda      	itte	le
 800d3a2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800d3a6:	fa20 f101 	lsrle.w	r1, r0, r1
 800d3aa:	2101      	movgt	r1, #1
 800d3ac:	460a      	mov	r2, r1
 800d3ae:	e7e1      	b.n	800d374 <__ulp+0x18>
 800d3b0:	7ff00000 	.word	0x7ff00000

0800d3b4 <__b2d>:
 800d3b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3b6:	6905      	ldr	r5, [r0, #16]
 800d3b8:	f100 0714 	add.w	r7, r0, #20
 800d3bc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d3c0:	1f2e      	subs	r6, r5, #4
 800d3c2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d3c6:	4620      	mov	r0, r4
 800d3c8:	f7ff fd48 	bl	800ce5c <__hi0bits>
 800d3cc:	f1c0 0320 	rsb	r3, r0, #32
 800d3d0:	280a      	cmp	r0, #10
 800d3d2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d450 <__b2d+0x9c>
 800d3d6:	600b      	str	r3, [r1, #0]
 800d3d8:	dc14      	bgt.n	800d404 <__b2d+0x50>
 800d3da:	f1c0 0e0b 	rsb	lr, r0, #11
 800d3de:	fa24 f10e 	lsr.w	r1, r4, lr
 800d3e2:	42b7      	cmp	r7, r6
 800d3e4:	ea41 030c 	orr.w	r3, r1, ip
 800d3e8:	bf34      	ite	cc
 800d3ea:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d3ee:	2100      	movcs	r1, #0
 800d3f0:	3015      	adds	r0, #21
 800d3f2:	fa04 f000 	lsl.w	r0, r4, r0
 800d3f6:	fa21 f10e 	lsr.w	r1, r1, lr
 800d3fa:	ea40 0201 	orr.w	r2, r0, r1
 800d3fe:	ec43 2b10 	vmov	d0, r2, r3
 800d402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d404:	42b7      	cmp	r7, r6
 800d406:	bf3a      	itte	cc
 800d408:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d40c:	f1a5 0608 	subcc.w	r6, r5, #8
 800d410:	2100      	movcs	r1, #0
 800d412:	380b      	subs	r0, #11
 800d414:	d017      	beq.n	800d446 <__b2d+0x92>
 800d416:	f1c0 0c20 	rsb	ip, r0, #32
 800d41a:	fa04 f500 	lsl.w	r5, r4, r0
 800d41e:	42be      	cmp	r6, r7
 800d420:	fa21 f40c 	lsr.w	r4, r1, ip
 800d424:	ea45 0504 	orr.w	r5, r5, r4
 800d428:	bf8c      	ite	hi
 800d42a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d42e:	2400      	movls	r4, #0
 800d430:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800d434:	fa01 f000 	lsl.w	r0, r1, r0
 800d438:	fa24 f40c 	lsr.w	r4, r4, ip
 800d43c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d440:	ea40 0204 	orr.w	r2, r0, r4
 800d444:	e7db      	b.n	800d3fe <__b2d+0x4a>
 800d446:	ea44 030c 	orr.w	r3, r4, ip
 800d44a:	460a      	mov	r2, r1
 800d44c:	e7d7      	b.n	800d3fe <__b2d+0x4a>
 800d44e:	bf00      	nop
 800d450:	3ff00000 	.word	0x3ff00000

0800d454 <__d2b>:
 800d454:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d458:	4689      	mov	r9, r1
 800d45a:	2101      	movs	r1, #1
 800d45c:	ec57 6b10 	vmov	r6, r7, d0
 800d460:	4690      	mov	r8, r2
 800d462:	f7ff fc09 	bl	800cc78 <_Balloc>
 800d466:	4604      	mov	r4, r0
 800d468:	b930      	cbnz	r0, 800d478 <__d2b+0x24>
 800d46a:	4602      	mov	r2, r0
 800d46c:	4b25      	ldr	r3, [pc, #148]	; (800d504 <__d2b+0xb0>)
 800d46e:	4826      	ldr	r0, [pc, #152]	; (800d508 <__d2b+0xb4>)
 800d470:	f240 310a 	movw	r1, #778	; 0x30a
 800d474:	f7fe f9ba 	bl	800b7ec <__assert_func>
 800d478:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d47c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d480:	bb35      	cbnz	r5, 800d4d0 <__d2b+0x7c>
 800d482:	2e00      	cmp	r6, #0
 800d484:	9301      	str	r3, [sp, #4]
 800d486:	d028      	beq.n	800d4da <__d2b+0x86>
 800d488:	4668      	mov	r0, sp
 800d48a:	9600      	str	r6, [sp, #0]
 800d48c:	f7ff fd06 	bl	800ce9c <__lo0bits>
 800d490:	9900      	ldr	r1, [sp, #0]
 800d492:	b300      	cbz	r0, 800d4d6 <__d2b+0x82>
 800d494:	9a01      	ldr	r2, [sp, #4]
 800d496:	f1c0 0320 	rsb	r3, r0, #32
 800d49a:	fa02 f303 	lsl.w	r3, r2, r3
 800d49e:	430b      	orrs	r3, r1
 800d4a0:	40c2      	lsrs	r2, r0
 800d4a2:	6163      	str	r3, [r4, #20]
 800d4a4:	9201      	str	r2, [sp, #4]
 800d4a6:	9b01      	ldr	r3, [sp, #4]
 800d4a8:	61a3      	str	r3, [r4, #24]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	bf14      	ite	ne
 800d4ae:	2202      	movne	r2, #2
 800d4b0:	2201      	moveq	r2, #1
 800d4b2:	6122      	str	r2, [r4, #16]
 800d4b4:	b1d5      	cbz	r5, 800d4ec <__d2b+0x98>
 800d4b6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d4ba:	4405      	add	r5, r0
 800d4bc:	f8c9 5000 	str.w	r5, [r9]
 800d4c0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d4c4:	f8c8 0000 	str.w	r0, [r8]
 800d4c8:	4620      	mov	r0, r4
 800d4ca:	b003      	add	sp, #12
 800d4cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d4d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d4d4:	e7d5      	b.n	800d482 <__d2b+0x2e>
 800d4d6:	6161      	str	r1, [r4, #20]
 800d4d8:	e7e5      	b.n	800d4a6 <__d2b+0x52>
 800d4da:	a801      	add	r0, sp, #4
 800d4dc:	f7ff fcde 	bl	800ce9c <__lo0bits>
 800d4e0:	9b01      	ldr	r3, [sp, #4]
 800d4e2:	6163      	str	r3, [r4, #20]
 800d4e4:	2201      	movs	r2, #1
 800d4e6:	6122      	str	r2, [r4, #16]
 800d4e8:	3020      	adds	r0, #32
 800d4ea:	e7e3      	b.n	800d4b4 <__d2b+0x60>
 800d4ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d4f0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d4f4:	f8c9 0000 	str.w	r0, [r9]
 800d4f8:	6918      	ldr	r0, [r3, #16]
 800d4fa:	f7ff fcaf 	bl	800ce5c <__hi0bits>
 800d4fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d502:	e7df      	b.n	800d4c4 <__d2b+0x70>
 800d504:	0800e9d9 	.word	0x0800e9d9
 800d508:	0800ea64 	.word	0x0800ea64

0800d50c <__ratio>:
 800d50c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d510:	4688      	mov	r8, r1
 800d512:	4669      	mov	r1, sp
 800d514:	4681      	mov	r9, r0
 800d516:	f7ff ff4d 	bl	800d3b4 <__b2d>
 800d51a:	a901      	add	r1, sp, #4
 800d51c:	4640      	mov	r0, r8
 800d51e:	ec55 4b10 	vmov	r4, r5, d0
 800d522:	f7ff ff47 	bl	800d3b4 <__b2d>
 800d526:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d52a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d52e:	eba3 0c02 	sub.w	ip, r3, r2
 800d532:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d536:	1a9b      	subs	r3, r3, r2
 800d538:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d53c:	ec51 0b10 	vmov	r0, r1, d0
 800d540:	2b00      	cmp	r3, #0
 800d542:	bfd6      	itet	le
 800d544:	460a      	movle	r2, r1
 800d546:	462a      	movgt	r2, r5
 800d548:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d54c:	468b      	mov	fp, r1
 800d54e:	462f      	mov	r7, r5
 800d550:	bfd4      	ite	le
 800d552:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d556:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d55a:	4620      	mov	r0, r4
 800d55c:	ee10 2a10 	vmov	r2, s0
 800d560:	465b      	mov	r3, fp
 800d562:	4639      	mov	r1, r7
 800d564:	f7f3 f9aa 	bl	80008bc <__aeabi_ddiv>
 800d568:	ec41 0b10 	vmov	d0, r0, r1
 800d56c:	b003      	add	sp, #12
 800d56e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d572 <__copybits>:
 800d572:	3901      	subs	r1, #1
 800d574:	b570      	push	{r4, r5, r6, lr}
 800d576:	1149      	asrs	r1, r1, #5
 800d578:	6914      	ldr	r4, [r2, #16]
 800d57a:	3101      	adds	r1, #1
 800d57c:	f102 0314 	add.w	r3, r2, #20
 800d580:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d584:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d588:	1f05      	subs	r5, r0, #4
 800d58a:	42a3      	cmp	r3, r4
 800d58c:	d30c      	bcc.n	800d5a8 <__copybits+0x36>
 800d58e:	1aa3      	subs	r3, r4, r2
 800d590:	3b11      	subs	r3, #17
 800d592:	f023 0303 	bic.w	r3, r3, #3
 800d596:	3211      	adds	r2, #17
 800d598:	42a2      	cmp	r2, r4
 800d59a:	bf88      	it	hi
 800d59c:	2300      	movhi	r3, #0
 800d59e:	4418      	add	r0, r3
 800d5a0:	2300      	movs	r3, #0
 800d5a2:	4288      	cmp	r0, r1
 800d5a4:	d305      	bcc.n	800d5b2 <__copybits+0x40>
 800d5a6:	bd70      	pop	{r4, r5, r6, pc}
 800d5a8:	f853 6b04 	ldr.w	r6, [r3], #4
 800d5ac:	f845 6f04 	str.w	r6, [r5, #4]!
 800d5b0:	e7eb      	b.n	800d58a <__copybits+0x18>
 800d5b2:	f840 3b04 	str.w	r3, [r0], #4
 800d5b6:	e7f4      	b.n	800d5a2 <__copybits+0x30>

0800d5b8 <__any_on>:
 800d5b8:	f100 0214 	add.w	r2, r0, #20
 800d5bc:	6900      	ldr	r0, [r0, #16]
 800d5be:	114b      	asrs	r3, r1, #5
 800d5c0:	4298      	cmp	r0, r3
 800d5c2:	b510      	push	{r4, lr}
 800d5c4:	db11      	blt.n	800d5ea <__any_on+0x32>
 800d5c6:	dd0a      	ble.n	800d5de <__any_on+0x26>
 800d5c8:	f011 011f 	ands.w	r1, r1, #31
 800d5cc:	d007      	beq.n	800d5de <__any_on+0x26>
 800d5ce:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d5d2:	fa24 f001 	lsr.w	r0, r4, r1
 800d5d6:	fa00 f101 	lsl.w	r1, r0, r1
 800d5da:	428c      	cmp	r4, r1
 800d5dc:	d10b      	bne.n	800d5f6 <__any_on+0x3e>
 800d5de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d5e2:	4293      	cmp	r3, r2
 800d5e4:	d803      	bhi.n	800d5ee <__any_on+0x36>
 800d5e6:	2000      	movs	r0, #0
 800d5e8:	bd10      	pop	{r4, pc}
 800d5ea:	4603      	mov	r3, r0
 800d5ec:	e7f7      	b.n	800d5de <__any_on+0x26>
 800d5ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d5f2:	2900      	cmp	r1, #0
 800d5f4:	d0f5      	beq.n	800d5e2 <__any_on+0x2a>
 800d5f6:	2001      	movs	r0, #1
 800d5f8:	e7f6      	b.n	800d5e8 <__any_on+0x30>

0800d5fa <_calloc_r>:
 800d5fa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d5fc:	fba1 2402 	umull	r2, r4, r1, r2
 800d600:	b94c      	cbnz	r4, 800d616 <_calloc_r+0x1c>
 800d602:	4611      	mov	r1, r2
 800d604:	9201      	str	r2, [sp, #4]
 800d606:	f000 f87b 	bl	800d700 <_malloc_r>
 800d60a:	9a01      	ldr	r2, [sp, #4]
 800d60c:	4605      	mov	r5, r0
 800d60e:	b930      	cbnz	r0, 800d61e <_calloc_r+0x24>
 800d610:	4628      	mov	r0, r5
 800d612:	b003      	add	sp, #12
 800d614:	bd30      	pop	{r4, r5, pc}
 800d616:	220c      	movs	r2, #12
 800d618:	6002      	str	r2, [r0, #0]
 800d61a:	2500      	movs	r5, #0
 800d61c:	e7f8      	b.n	800d610 <_calloc_r+0x16>
 800d61e:	4621      	mov	r1, r4
 800d620:	f7fc fb2a 	bl	8009c78 <memset>
 800d624:	e7f4      	b.n	800d610 <_calloc_r+0x16>
	...

0800d628 <_free_r>:
 800d628:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d62a:	2900      	cmp	r1, #0
 800d62c:	d044      	beq.n	800d6b8 <_free_r+0x90>
 800d62e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d632:	9001      	str	r0, [sp, #4]
 800d634:	2b00      	cmp	r3, #0
 800d636:	f1a1 0404 	sub.w	r4, r1, #4
 800d63a:	bfb8      	it	lt
 800d63c:	18e4      	addlt	r4, r4, r3
 800d63e:	f000 fec7 	bl	800e3d0 <__malloc_lock>
 800d642:	4a1e      	ldr	r2, [pc, #120]	; (800d6bc <_free_r+0x94>)
 800d644:	9801      	ldr	r0, [sp, #4]
 800d646:	6813      	ldr	r3, [r2, #0]
 800d648:	b933      	cbnz	r3, 800d658 <_free_r+0x30>
 800d64a:	6063      	str	r3, [r4, #4]
 800d64c:	6014      	str	r4, [r2, #0]
 800d64e:	b003      	add	sp, #12
 800d650:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d654:	f000 bec2 	b.w	800e3dc <__malloc_unlock>
 800d658:	42a3      	cmp	r3, r4
 800d65a:	d908      	bls.n	800d66e <_free_r+0x46>
 800d65c:	6825      	ldr	r5, [r4, #0]
 800d65e:	1961      	adds	r1, r4, r5
 800d660:	428b      	cmp	r3, r1
 800d662:	bf01      	itttt	eq
 800d664:	6819      	ldreq	r1, [r3, #0]
 800d666:	685b      	ldreq	r3, [r3, #4]
 800d668:	1949      	addeq	r1, r1, r5
 800d66a:	6021      	streq	r1, [r4, #0]
 800d66c:	e7ed      	b.n	800d64a <_free_r+0x22>
 800d66e:	461a      	mov	r2, r3
 800d670:	685b      	ldr	r3, [r3, #4]
 800d672:	b10b      	cbz	r3, 800d678 <_free_r+0x50>
 800d674:	42a3      	cmp	r3, r4
 800d676:	d9fa      	bls.n	800d66e <_free_r+0x46>
 800d678:	6811      	ldr	r1, [r2, #0]
 800d67a:	1855      	adds	r5, r2, r1
 800d67c:	42a5      	cmp	r5, r4
 800d67e:	d10b      	bne.n	800d698 <_free_r+0x70>
 800d680:	6824      	ldr	r4, [r4, #0]
 800d682:	4421      	add	r1, r4
 800d684:	1854      	adds	r4, r2, r1
 800d686:	42a3      	cmp	r3, r4
 800d688:	6011      	str	r1, [r2, #0]
 800d68a:	d1e0      	bne.n	800d64e <_free_r+0x26>
 800d68c:	681c      	ldr	r4, [r3, #0]
 800d68e:	685b      	ldr	r3, [r3, #4]
 800d690:	6053      	str	r3, [r2, #4]
 800d692:	4421      	add	r1, r4
 800d694:	6011      	str	r1, [r2, #0]
 800d696:	e7da      	b.n	800d64e <_free_r+0x26>
 800d698:	d902      	bls.n	800d6a0 <_free_r+0x78>
 800d69a:	230c      	movs	r3, #12
 800d69c:	6003      	str	r3, [r0, #0]
 800d69e:	e7d6      	b.n	800d64e <_free_r+0x26>
 800d6a0:	6825      	ldr	r5, [r4, #0]
 800d6a2:	1961      	adds	r1, r4, r5
 800d6a4:	428b      	cmp	r3, r1
 800d6a6:	bf04      	itt	eq
 800d6a8:	6819      	ldreq	r1, [r3, #0]
 800d6aa:	685b      	ldreq	r3, [r3, #4]
 800d6ac:	6063      	str	r3, [r4, #4]
 800d6ae:	bf04      	itt	eq
 800d6b0:	1949      	addeq	r1, r1, r5
 800d6b2:	6021      	streq	r1, [r4, #0]
 800d6b4:	6054      	str	r4, [r2, #4]
 800d6b6:	e7ca      	b.n	800d64e <_free_r+0x26>
 800d6b8:	b003      	add	sp, #12
 800d6ba:	bd30      	pop	{r4, r5, pc}
 800d6bc:	20000774 	.word	0x20000774

0800d6c0 <sbrk_aligned>:
 800d6c0:	b570      	push	{r4, r5, r6, lr}
 800d6c2:	4e0e      	ldr	r6, [pc, #56]	; (800d6fc <sbrk_aligned+0x3c>)
 800d6c4:	460c      	mov	r4, r1
 800d6c6:	6831      	ldr	r1, [r6, #0]
 800d6c8:	4605      	mov	r5, r0
 800d6ca:	b911      	cbnz	r1, 800d6d2 <sbrk_aligned+0x12>
 800d6cc:	f000 fb4c 	bl	800dd68 <_sbrk_r>
 800d6d0:	6030      	str	r0, [r6, #0]
 800d6d2:	4621      	mov	r1, r4
 800d6d4:	4628      	mov	r0, r5
 800d6d6:	f000 fb47 	bl	800dd68 <_sbrk_r>
 800d6da:	1c43      	adds	r3, r0, #1
 800d6dc:	d00a      	beq.n	800d6f4 <sbrk_aligned+0x34>
 800d6de:	1cc4      	adds	r4, r0, #3
 800d6e0:	f024 0403 	bic.w	r4, r4, #3
 800d6e4:	42a0      	cmp	r0, r4
 800d6e6:	d007      	beq.n	800d6f8 <sbrk_aligned+0x38>
 800d6e8:	1a21      	subs	r1, r4, r0
 800d6ea:	4628      	mov	r0, r5
 800d6ec:	f000 fb3c 	bl	800dd68 <_sbrk_r>
 800d6f0:	3001      	adds	r0, #1
 800d6f2:	d101      	bne.n	800d6f8 <sbrk_aligned+0x38>
 800d6f4:	f04f 34ff 	mov.w	r4, #4294967295
 800d6f8:	4620      	mov	r0, r4
 800d6fa:	bd70      	pop	{r4, r5, r6, pc}
 800d6fc:	20000778 	.word	0x20000778

0800d700 <_malloc_r>:
 800d700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d704:	1ccd      	adds	r5, r1, #3
 800d706:	f025 0503 	bic.w	r5, r5, #3
 800d70a:	3508      	adds	r5, #8
 800d70c:	2d0c      	cmp	r5, #12
 800d70e:	bf38      	it	cc
 800d710:	250c      	movcc	r5, #12
 800d712:	2d00      	cmp	r5, #0
 800d714:	4607      	mov	r7, r0
 800d716:	db01      	blt.n	800d71c <_malloc_r+0x1c>
 800d718:	42a9      	cmp	r1, r5
 800d71a:	d905      	bls.n	800d728 <_malloc_r+0x28>
 800d71c:	230c      	movs	r3, #12
 800d71e:	603b      	str	r3, [r7, #0]
 800d720:	2600      	movs	r6, #0
 800d722:	4630      	mov	r0, r6
 800d724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d728:	4e2e      	ldr	r6, [pc, #184]	; (800d7e4 <_malloc_r+0xe4>)
 800d72a:	f000 fe51 	bl	800e3d0 <__malloc_lock>
 800d72e:	6833      	ldr	r3, [r6, #0]
 800d730:	461c      	mov	r4, r3
 800d732:	bb34      	cbnz	r4, 800d782 <_malloc_r+0x82>
 800d734:	4629      	mov	r1, r5
 800d736:	4638      	mov	r0, r7
 800d738:	f7ff ffc2 	bl	800d6c0 <sbrk_aligned>
 800d73c:	1c43      	adds	r3, r0, #1
 800d73e:	4604      	mov	r4, r0
 800d740:	d14d      	bne.n	800d7de <_malloc_r+0xde>
 800d742:	6834      	ldr	r4, [r6, #0]
 800d744:	4626      	mov	r6, r4
 800d746:	2e00      	cmp	r6, #0
 800d748:	d140      	bne.n	800d7cc <_malloc_r+0xcc>
 800d74a:	6823      	ldr	r3, [r4, #0]
 800d74c:	4631      	mov	r1, r6
 800d74e:	4638      	mov	r0, r7
 800d750:	eb04 0803 	add.w	r8, r4, r3
 800d754:	f000 fb08 	bl	800dd68 <_sbrk_r>
 800d758:	4580      	cmp	r8, r0
 800d75a:	d13a      	bne.n	800d7d2 <_malloc_r+0xd2>
 800d75c:	6821      	ldr	r1, [r4, #0]
 800d75e:	3503      	adds	r5, #3
 800d760:	1a6d      	subs	r5, r5, r1
 800d762:	f025 0503 	bic.w	r5, r5, #3
 800d766:	3508      	adds	r5, #8
 800d768:	2d0c      	cmp	r5, #12
 800d76a:	bf38      	it	cc
 800d76c:	250c      	movcc	r5, #12
 800d76e:	4629      	mov	r1, r5
 800d770:	4638      	mov	r0, r7
 800d772:	f7ff ffa5 	bl	800d6c0 <sbrk_aligned>
 800d776:	3001      	adds	r0, #1
 800d778:	d02b      	beq.n	800d7d2 <_malloc_r+0xd2>
 800d77a:	6823      	ldr	r3, [r4, #0]
 800d77c:	442b      	add	r3, r5
 800d77e:	6023      	str	r3, [r4, #0]
 800d780:	e00e      	b.n	800d7a0 <_malloc_r+0xa0>
 800d782:	6822      	ldr	r2, [r4, #0]
 800d784:	1b52      	subs	r2, r2, r5
 800d786:	d41e      	bmi.n	800d7c6 <_malloc_r+0xc6>
 800d788:	2a0b      	cmp	r2, #11
 800d78a:	d916      	bls.n	800d7ba <_malloc_r+0xba>
 800d78c:	1961      	adds	r1, r4, r5
 800d78e:	42a3      	cmp	r3, r4
 800d790:	6025      	str	r5, [r4, #0]
 800d792:	bf18      	it	ne
 800d794:	6059      	strne	r1, [r3, #4]
 800d796:	6863      	ldr	r3, [r4, #4]
 800d798:	bf08      	it	eq
 800d79a:	6031      	streq	r1, [r6, #0]
 800d79c:	5162      	str	r2, [r4, r5]
 800d79e:	604b      	str	r3, [r1, #4]
 800d7a0:	4638      	mov	r0, r7
 800d7a2:	f104 060b 	add.w	r6, r4, #11
 800d7a6:	f000 fe19 	bl	800e3dc <__malloc_unlock>
 800d7aa:	f026 0607 	bic.w	r6, r6, #7
 800d7ae:	1d23      	adds	r3, r4, #4
 800d7b0:	1af2      	subs	r2, r6, r3
 800d7b2:	d0b6      	beq.n	800d722 <_malloc_r+0x22>
 800d7b4:	1b9b      	subs	r3, r3, r6
 800d7b6:	50a3      	str	r3, [r4, r2]
 800d7b8:	e7b3      	b.n	800d722 <_malloc_r+0x22>
 800d7ba:	6862      	ldr	r2, [r4, #4]
 800d7bc:	42a3      	cmp	r3, r4
 800d7be:	bf0c      	ite	eq
 800d7c0:	6032      	streq	r2, [r6, #0]
 800d7c2:	605a      	strne	r2, [r3, #4]
 800d7c4:	e7ec      	b.n	800d7a0 <_malloc_r+0xa0>
 800d7c6:	4623      	mov	r3, r4
 800d7c8:	6864      	ldr	r4, [r4, #4]
 800d7ca:	e7b2      	b.n	800d732 <_malloc_r+0x32>
 800d7cc:	4634      	mov	r4, r6
 800d7ce:	6876      	ldr	r6, [r6, #4]
 800d7d0:	e7b9      	b.n	800d746 <_malloc_r+0x46>
 800d7d2:	230c      	movs	r3, #12
 800d7d4:	603b      	str	r3, [r7, #0]
 800d7d6:	4638      	mov	r0, r7
 800d7d8:	f000 fe00 	bl	800e3dc <__malloc_unlock>
 800d7dc:	e7a1      	b.n	800d722 <_malloc_r+0x22>
 800d7de:	6025      	str	r5, [r4, #0]
 800d7e0:	e7de      	b.n	800d7a0 <_malloc_r+0xa0>
 800d7e2:	bf00      	nop
 800d7e4:	20000774 	.word	0x20000774

0800d7e8 <__ssputs_r>:
 800d7e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7ec:	688e      	ldr	r6, [r1, #8]
 800d7ee:	429e      	cmp	r6, r3
 800d7f0:	4682      	mov	sl, r0
 800d7f2:	460c      	mov	r4, r1
 800d7f4:	4690      	mov	r8, r2
 800d7f6:	461f      	mov	r7, r3
 800d7f8:	d838      	bhi.n	800d86c <__ssputs_r+0x84>
 800d7fa:	898a      	ldrh	r2, [r1, #12]
 800d7fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d800:	d032      	beq.n	800d868 <__ssputs_r+0x80>
 800d802:	6825      	ldr	r5, [r4, #0]
 800d804:	6909      	ldr	r1, [r1, #16]
 800d806:	eba5 0901 	sub.w	r9, r5, r1
 800d80a:	6965      	ldr	r5, [r4, #20]
 800d80c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d810:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d814:	3301      	adds	r3, #1
 800d816:	444b      	add	r3, r9
 800d818:	106d      	asrs	r5, r5, #1
 800d81a:	429d      	cmp	r5, r3
 800d81c:	bf38      	it	cc
 800d81e:	461d      	movcc	r5, r3
 800d820:	0553      	lsls	r3, r2, #21
 800d822:	d531      	bpl.n	800d888 <__ssputs_r+0xa0>
 800d824:	4629      	mov	r1, r5
 800d826:	f7ff ff6b 	bl	800d700 <_malloc_r>
 800d82a:	4606      	mov	r6, r0
 800d82c:	b950      	cbnz	r0, 800d844 <__ssputs_r+0x5c>
 800d82e:	230c      	movs	r3, #12
 800d830:	f8ca 3000 	str.w	r3, [sl]
 800d834:	89a3      	ldrh	r3, [r4, #12]
 800d836:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d83a:	81a3      	strh	r3, [r4, #12]
 800d83c:	f04f 30ff 	mov.w	r0, #4294967295
 800d840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d844:	6921      	ldr	r1, [r4, #16]
 800d846:	464a      	mov	r2, r9
 800d848:	f7ff fa08 	bl	800cc5c <memcpy>
 800d84c:	89a3      	ldrh	r3, [r4, #12]
 800d84e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d852:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d856:	81a3      	strh	r3, [r4, #12]
 800d858:	6126      	str	r6, [r4, #16]
 800d85a:	6165      	str	r5, [r4, #20]
 800d85c:	444e      	add	r6, r9
 800d85e:	eba5 0509 	sub.w	r5, r5, r9
 800d862:	6026      	str	r6, [r4, #0]
 800d864:	60a5      	str	r5, [r4, #8]
 800d866:	463e      	mov	r6, r7
 800d868:	42be      	cmp	r6, r7
 800d86a:	d900      	bls.n	800d86e <__ssputs_r+0x86>
 800d86c:	463e      	mov	r6, r7
 800d86e:	6820      	ldr	r0, [r4, #0]
 800d870:	4632      	mov	r2, r6
 800d872:	4641      	mov	r1, r8
 800d874:	f000 fd92 	bl	800e39c <memmove>
 800d878:	68a3      	ldr	r3, [r4, #8]
 800d87a:	1b9b      	subs	r3, r3, r6
 800d87c:	60a3      	str	r3, [r4, #8]
 800d87e:	6823      	ldr	r3, [r4, #0]
 800d880:	4433      	add	r3, r6
 800d882:	6023      	str	r3, [r4, #0]
 800d884:	2000      	movs	r0, #0
 800d886:	e7db      	b.n	800d840 <__ssputs_r+0x58>
 800d888:	462a      	mov	r2, r5
 800d88a:	f000 fdad 	bl	800e3e8 <_realloc_r>
 800d88e:	4606      	mov	r6, r0
 800d890:	2800      	cmp	r0, #0
 800d892:	d1e1      	bne.n	800d858 <__ssputs_r+0x70>
 800d894:	6921      	ldr	r1, [r4, #16]
 800d896:	4650      	mov	r0, sl
 800d898:	f7ff fec6 	bl	800d628 <_free_r>
 800d89c:	e7c7      	b.n	800d82e <__ssputs_r+0x46>
	...

0800d8a0 <_svfiprintf_r>:
 800d8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8a4:	4698      	mov	r8, r3
 800d8a6:	898b      	ldrh	r3, [r1, #12]
 800d8a8:	061b      	lsls	r3, r3, #24
 800d8aa:	b09d      	sub	sp, #116	; 0x74
 800d8ac:	4607      	mov	r7, r0
 800d8ae:	460d      	mov	r5, r1
 800d8b0:	4614      	mov	r4, r2
 800d8b2:	d50e      	bpl.n	800d8d2 <_svfiprintf_r+0x32>
 800d8b4:	690b      	ldr	r3, [r1, #16]
 800d8b6:	b963      	cbnz	r3, 800d8d2 <_svfiprintf_r+0x32>
 800d8b8:	2140      	movs	r1, #64	; 0x40
 800d8ba:	f7ff ff21 	bl	800d700 <_malloc_r>
 800d8be:	6028      	str	r0, [r5, #0]
 800d8c0:	6128      	str	r0, [r5, #16]
 800d8c2:	b920      	cbnz	r0, 800d8ce <_svfiprintf_r+0x2e>
 800d8c4:	230c      	movs	r3, #12
 800d8c6:	603b      	str	r3, [r7, #0]
 800d8c8:	f04f 30ff 	mov.w	r0, #4294967295
 800d8cc:	e0d1      	b.n	800da72 <_svfiprintf_r+0x1d2>
 800d8ce:	2340      	movs	r3, #64	; 0x40
 800d8d0:	616b      	str	r3, [r5, #20]
 800d8d2:	2300      	movs	r3, #0
 800d8d4:	9309      	str	r3, [sp, #36]	; 0x24
 800d8d6:	2320      	movs	r3, #32
 800d8d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d8dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d8e0:	2330      	movs	r3, #48	; 0x30
 800d8e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800da8c <_svfiprintf_r+0x1ec>
 800d8e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d8ea:	f04f 0901 	mov.w	r9, #1
 800d8ee:	4623      	mov	r3, r4
 800d8f0:	469a      	mov	sl, r3
 800d8f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d8f6:	b10a      	cbz	r2, 800d8fc <_svfiprintf_r+0x5c>
 800d8f8:	2a25      	cmp	r2, #37	; 0x25
 800d8fa:	d1f9      	bne.n	800d8f0 <_svfiprintf_r+0x50>
 800d8fc:	ebba 0b04 	subs.w	fp, sl, r4
 800d900:	d00b      	beq.n	800d91a <_svfiprintf_r+0x7a>
 800d902:	465b      	mov	r3, fp
 800d904:	4622      	mov	r2, r4
 800d906:	4629      	mov	r1, r5
 800d908:	4638      	mov	r0, r7
 800d90a:	f7ff ff6d 	bl	800d7e8 <__ssputs_r>
 800d90e:	3001      	adds	r0, #1
 800d910:	f000 80aa 	beq.w	800da68 <_svfiprintf_r+0x1c8>
 800d914:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d916:	445a      	add	r2, fp
 800d918:	9209      	str	r2, [sp, #36]	; 0x24
 800d91a:	f89a 3000 	ldrb.w	r3, [sl]
 800d91e:	2b00      	cmp	r3, #0
 800d920:	f000 80a2 	beq.w	800da68 <_svfiprintf_r+0x1c8>
 800d924:	2300      	movs	r3, #0
 800d926:	f04f 32ff 	mov.w	r2, #4294967295
 800d92a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d92e:	f10a 0a01 	add.w	sl, sl, #1
 800d932:	9304      	str	r3, [sp, #16]
 800d934:	9307      	str	r3, [sp, #28]
 800d936:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d93a:	931a      	str	r3, [sp, #104]	; 0x68
 800d93c:	4654      	mov	r4, sl
 800d93e:	2205      	movs	r2, #5
 800d940:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d944:	4851      	ldr	r0, [pc, #324]	; (800da8c <_svfiprintf_r+0x1ec>)
 800d946:	f7f2 fc83 	bl	8000250 <memchr>
 800d94a:	9a04      	ldr	r2, [sp, #16]
 800d94c:	b9d8      	cbnz	r0, 800d986 <_svfiprintf_r+0xe6>
 800d94e:	06d0      	lsls	r0, r2, #27
 800d950:	bf44      	itt	mi
 800d952:	2320      	movmi	r3, #32
 800d954:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d958:	0711      	lsls	r1, r2, #28
 800d95a:	bf44      	itt	mi
 800d95c:	232b      	movmi	r3, #43	; 0x2b
 800d95e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d962:	f89a 3000 	ldrb.w	r3, [sl]
 800d966:	2b2a      	cmp	r3, #42	; 0x2a
 800d968:	d015      	beq.n	800d996 <_svfiprintf_r+0xf6>
 800d96a:	9a07      	ldr	r2, [sp, #28]
 800d96c:	4654      	mov	r4, sl
 800d96e:	2000      	movs	r0, #0
 800d970:	f04f 0c0a 	mov.w	ip, #10
 800d974:	4621      	mov	r1, r4
 800d976:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d97a:	3b30      	subs	r3, #48	; 0x30
 800d97c:	2b09      	cmp	r3, #9
 800d97e:	d94e      	bls.n	800da1e <_svfiprintf_r+0x17e>
 800d980:	b1b0      	cbz	r0, 800d9b0 <_svfiprintf_r+0x110>
 800d982:	9207      	str	r2, [sp, #28]
 800d984:	e014      	b.n	800d9b0 <_svfiprintf_r+0x110>
 800d986:	eba0 0308 	sub.w	r3, r0, r8
 800d98a:	fa09 f303 	lsl.w	r3, r9, r3
 800d98e:	4313      	orrs	r3, r2
 800d990:	9304      	str	r3, [sp, #16]
 800d992:	46a2      	mov	sl, r4
 800d994:	e7d2      	b.n	800d93c <_svfiprintf_r+0x9c>
 800d996:	9b03      	ldr	r3, [sp, #12]
 800d998:	1d19      	adds	r1, r3, #4
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	9103      	str	r1, [sp, #12]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	bfbb      	ittet	lt
 800d9a2:	425b      	neglt	r3, r3
 800d9a4:	f042 0202 	orrlt.w	r2, r2, #2
 800d9a8:	9307      	strge	r3, [sp, #28]
 800d9aa:	9307      	strlt	r3, [sp, #28]
 800d9ac:	bfb8      	it	lt
 800d9ae:	9204      	strlt	r2, [sp, #16]
 800d9b0:	7823      	ldrb	r3, [r4, #0]
 800d9b2:	2b2e      	cmp	r3, #46	; 0x2e
 800d9b4:	d10c      	bne.n	800d9d0 <_svfiprintf_r+0x130>
 800d9b6:	7863      	ldrb	r3, [r4, #1]
 800d9b8:	2b2a      	cmp	r3, #42	; 0x2a
 800d9ba:	d135      	bne.n	800da28 <_svfiprintf_r+0x188>
 800d9bc:	9b03      	ldr	r3, [sp, #12]
 800d9be:	1d1a      	adds	r2, r3, #4
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	9203      	str	r2, [sp, #12]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	bfb8      	it	lt
 800d9c8:	f04f 33ff 	movlt.w	r3, #4294967295
 800d9cc:	3402      	adds	r4, #2
 800d9ce:	9305      	str	r3, [sp, #20]
 800d9d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800da9c <_svfiprintf_r+0x1fc>
 800d9d4:	7821      	ldrb	r1, [r4, #0]
 800d9d6:	2203      	movs	r2, #3
 800d9d8:	4650      	mov	r0, sl
 800d9da:	f7f2 fc39 	bl	8000250 <memchr>
 800d9de:	b140      	cbz	r0, 800d9f2 <_svfiprintf_r+0x152>
 800d9e0:	2340      	movs	r3, #64	; 0x40
 800d9e2:	eba0 000a 	sub.w	r0, r0, sl
 800d9e6:	fa03 f000 	lsl.w	r0, r3, r0
 800d9ea:	9b04      	ldr	r3, [sp, #16]
 800d9ec:	4303      	orrs	r3, r0
 800d9ee:	3401      	adds	r4, #1
 800d9f0:	9304      	str	r3, [sp, #16]
 800d9f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9f6:	4826      	ldr	r0, [pc, #152]	; (800da90 <_svfiprintf_r+0x1f0>)
 800d9f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d9fc:	2206      	movs	r2, #6
 800d9fe:	f7f2 fc27 	bl	8000250 <memchr>
 800da02:	2800      	cmp	r0, #0
 800da04:	d038      	beq.n	800da78 <_svfiprintf_r+0x1d8>
 800da06:	4b23      	ldr	r3, [pc, #140]	; (800da94 <_svfiprintf_r+0x1f4>)
 800da08:	bb1b      	cbnz	r3, 800da52 <_svfiprintf_r+0x1b2>
 800da0a:	9b03      	ldr	r3, [sp, #12]
 800da0c:	3307      	adds	r3, #7
 800da0e:	f023 0307 	bic.w	r3, r3, #7
 800da12:	3308      	adds	r3, #8
 800da14:	9303      	str	r3, [sp, #12]
 800da16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da18:	4433      	add	r3, r6
 800da1a:	9309      	str	r3, [sp, #36]	; 0x24
 800da1c:	e767      	b.n	800d8ee <_svfiprintf_r+0x4e>
 800da1e:	fb0c 3202 	mla	r2, ip, r2, r3
 800da22:	460c      	mov	r4, r1
 800da24:	2001      	movs	r0, #1
 800da26:	e7a5      	b.n	800d974 <_svfiprintf_r+0xd4>
 800da28:	2300      	movs	r3, #0
 800da2a:	3401      	adds	r4, #1
 800da2c:	9305      	str	r3, [sp, #20]
 800da2e:	4619      	mov	r1, r3
 800da30:	f04f 0c0a 	mov.w	ip, #10
 800da34:	4620      	mov	r0, r4
 800da36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da3a:	3a30      	subs	r2, #48	; 0x30
 800da3c:	2a09      	cmp	r2, #9
 800da3e:	d903      	bls.n	800da48 <_svfiprintf_r+0x1a8>
 800da40:	2b00      	cmp	r3, #0
 800da42:	d0c5      	beq.n	800d9d0 <_svfiprintf_r+0x130>
 800da44:	9105      	str	r1, [sp, #20]
 800da46:	e7c3      	b.n	800d9d0 <_svfiprintf_r+0x130>
 800da48:	fb0c 2101 	mla	r1, ip, r1, r2
 800da4c:	4604      	mov	r4, r0
 800da4e:	2301      	movs	r3, #1
 800da50:	e7f0      	b.n	800da34 <_svfiprintf_r+0x194>
 800da52:	ab03      	add	r3, sp, #12
 800da54:	9300      	str	r3, [sp, #0]
 800da56:	462a      	mov	r2, r5
 800da58:	4b0f      	ldr	r3, [pc, #60]	; (800da98 <_svfiprintf_r+0x1f8>)
 800da5a:	a904      	add	r1, sp, #16
 800da5c:	4638      	mov	r0, r7
 800da5e:	f7fc f9b3 	bl	8009dc8 <_printf_float>
 800da62:	1c42      	adds	r2, r0, #1
 800da64:	4606      	mov	r6, r0
 800da66:	d1d6      	bne.n	800da16 <_svfiprintf_r+0x176>
 800da68:	89ab      	ldrh	r3, [r5, #12]
 800da6a:	065b      	lsls	r3, r3, #25
 800da6c:	f53f af2c 	bmi.w	800d8c8 <_svfiprintf_r+0x28>
 800da70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800da72:	b01d      	add	sp, #116	; 0x74
 800da74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da78:	ab03      	add	r3, sp, #12
 800da7a:	9300      	str	r3, [sp, #0]
 800da7c:	462a      	mov	r2, r5
 800da7e:	4b06      	ldr	r3, [pc, #24]	; (800da98 <_svfiprintf_r+0x1f8>)
 800da80:	a904      	add	r1, sp, #16
 800da82:	4638      	mov	r0, r7
 800da84:	f7fc fc44 	bl	800a310 <_printf_i>
 800da88:	e7eb      	b.n	800da62 <_svfiprintf_r+0x1c2>
 800da8a:	bf00      	nop
 800da8c:	0800ebbc 	.word	0x0800ebbc
 800da90:	0800ebc6 	.word	0x0800ebc6
 800da94:	08009dc9 	.word	0x08009dc9
 800da98:	0800d7e9 	.word	0x0800d7e9
 800da9c:	0800ebc2 	.word	0x0800ebc2

0800daa0 <__sfputc_r>:
 800daa0:	6893      	ldr	r3, [r2, #8]
 800daa2:	3b01      	subs	r3, #1
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	b410      	push	{r4}
 800daa8:	6093      	str	r3, [r2, #8]
 800daaa:	da08      	bge.n	800dabe <__sfputc_r+0x1e>
 800daac:	6994      	ldr	r4, [r2, #24]
 800daae:	42a3      	cmp	r3, r4
 800dab0:	db01      	blt.n	800dab6 <__sfputc_r+0x16>
 800dab2:	290a      	cmp	r1, #10
 800dab4:	d103      	bne.n	800dabe <__sfputc_r+0x1e>
 800dab6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800daba:	f000 b979 	b.w	800ddb0 <__swbuf_r>
 800dabe:	6813      	ldr	r3, [r2, #0]
 800dac0:	1c58      	adds	r0, r3, #1
 800dac2:	6010      	str	r0, [r2, #0]
 800dac4:	7019      	strb	r1, [r3, #0]
 800dac6:	4608      	mov	r0, r1
 800dac8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dacc:	4770      	bx	lr

0800dace <__sfputs_r>:
 800dace:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dad0:	4606      	mov	r6, r0
 800dad2:	460f      	mov	r7, r1
 800dad4:	4614      	mov	r4, r2
 800dad6:	18d5      	adds	r5, r2, r3
 800dad8:	42ac      	cmp	r4, r5
 800dada:	d101      	bne.n	800dae0 <__sfputs_r+0x12>
 800dadc:	2000      	movs	r0, #0
 800dade:	e007      	b.n	800daf0 <__sfputs_r+0x22>
 800dae0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dae4:	463a      	mov	r2, r7
 800dae6:	4630      	mov	r0, r6
 800dae8:	f7ff ffda 	bl	800daa0 <__sfputc_r>
 800daec:	1c43      	adds	r3, r0, #1
 800daee:	d1f3      	bne.n	800dad8 <__sfputs_r+0xa>
 800daf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800daf4 <_vfiprintf_r>:
 800daf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800daf8:	460d      	mov	r5, r1
 800dafa:	b09d      	sub	sp, #116	; 0x74
 800dafc:	4614      	mov	r4, r2
 800dafe:	4698      	mov	r8, r3
 800db00:	4606      	mov	r6, r0
 800db02:	b118      	cbz	r0, 800db0c <_vfiprintf_r+0x18>
 800db04:	6983      	ldr	r3, [r0, #24]
 800db06:	b90b      	cbnz	r3, 800db0c <_vfiprintf_r+0x18>
 800db08:	f000 fb42 	bl	800e190 <__sinit>
 800db0c:	4b89      	ldr	r3, [pc, #548]	; (800dd34 <_vfiprintf_r+0x240>)
 800db0e:	429d      	cmp	r5, r3
 800db10:	d11b      	bne.n	800db4a <_vfiprintf_r+0x56>
 800db12:	6875      	ldr	r5, [r6, #4]
 800db14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800db16:	07d9      	lsls	r1, r3, #31
 800db18:	d405      	bmi.n	800db26 <_vfiprintf_r+0x32>
 800db1a:	89ab      	ldrh	r3, [r5, #12]
 800db1c:	059a      	lsls	r2, r3, #22
 800db1e:	d402      	bmi.n	800db26 <_vfiprintf_r+0x32>
 800db20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800db22:	f000 fbd3 	bl	800e2cc <__retarget_lock_acquire_recursive>
 800db26:	89ab      	ldrh	r3, [r5, #12]
 800db28:	071b      	lsls	r3, r3, #28
 800db2a:	d501      	bpl.n	800db30 <_vfiprintf_r+0x3c>
 800db2c:	692b      	ldr	r3, [r5, #16]
 800db2e:	b9eb      	cbnz	r3, 800db6c <_vfiprintf_r+0x78>
 800db30:	4629      	mov	r1, r5
 800db32:	4630      	mov	r0, r6
 800db34:	f000 f99c 	bl	800de70 <__swsetup_r>
 800db38:	b1c0      	cbz	r0, 800db6c <_vfiprintf_r+0x78>
 800db3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800db3c:	07dc      	lsls	r4, r3, #31
 800db3e:	d50e      	bpl.n	800db5e <_vfiprintf_r+0x6a>
 800db40:	f04f 30ff 	mov.w	r0, #4294967295
 800db44:	b01d      	add	sp, #116	; 0x74
 800db46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db4a:	4b7b      	ldr	r3, [pc, #492]	; (800dd38 <_vfiprintf_r+0x244>)
 800db4c:	429d      	cmp	r5, r3
 800db4e:	d101      	bne.n	800db54 <_vfiprintf_r+0x60>
 800db50:	68b5      	ldr	r5, [r6, #8]
 800db52:	e7df      	b.n	800db14 <_vfiprintf_r+0x20>
 800db54:	4b79      	ldr	r3, [pc, #484]	; (800dd3c <_vfiprintf_r+0x248>)
 800db56:	429d      	cmp	r5, r3
 800db58:	bf08      	it	eq
 800db5a:	68f5      	ldreq	r5, [r6, #12]
 800db5c:	e7da      	b.n	800db14 <_vfiprintf_r+0x20>
 800db5e:	89ab      	ldrh	r3, [r5, #12]
 800db60:	0598      	lsls	r0, r3, #22
 800db62:	d4ed      	bmi.n	800db40 <_vfiprintf_r+0x4c>
 800db64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800db66:	f000 fbb2 	bl	800e2ce <__retarget_lock_release_recursive>
 800db6a:	e7e9      	b.n	800db40 <_vfiprintf_r+0x4c>
 800db6c:	2300      	movs	r3, #0
 800db6e:	9309      	str	r3, [sp, #36]	; 0x24
 800db70:	2320      	movs	r3, #32
 800db72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800db76:	f8cd 800c 	str.w	r8, [sp, #12]
 800db7a:	2330      	movs	r3, #48	; 0x30
 800db7c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800dd40 <_vfiprintf_r+0x24c>
 800db80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800db84:	f04f 0901 	mov.w	r9, #1
 800db88:	4623      	mov	r3, r4
 800db8a:	469a      	mov	sl, r3
 800db8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800db90:	b10a      	cbz	r2, 800db96 <_vfiprintf_r+0xa2>
 800db92:	2a25      	cmp	r2, #37	; 0x25
 800db94:	d1f9      	bne.n	800db8a <_vfiprintf_r+0x96>
 800db96:	ebba 0b04 	subs.w	fp, sl, r4
 800db9a:	d00b      	beq.n	800dbb4 <_vfiprintf_r+0xc0>
 800db9c:	465b      	mov	r3, fp
 800db9e:	4622      	mov	r2, r4
 800dba0:	4629      	mov	r1, r5
 800dba2:	4630      	mov	r0, r6
 800dba4:	f7ff ff93 	bl	800dace <__sfputs_r>
 800dba8:	3001      	adds	r0, #1
 800dbaa:	f000 80aa 	beq.w	800dd02 <_vfiprintf_r+0x20e>
 800dbae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dbb0:	445a      	add	r2, fp
 800dbb2:	9209      	str	r2, [sp, #36]	; 0x24
 800dbb4:	f89a 3000 	ldrb.w	r3, [sl]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	f000 80a2 	beq.w	800dd02 <_vfiprintf_r+0x20e>
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	f04f 32ff 	mov.w	r2, #4294967295
 800dbc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dbc8:	f10a 0a01 	add.w	sl, sl, #1
 800dbcc:	9304      	str	r3, [sp, #16]
 800dbce:	9307      	str	r3, [sp, #28]
 800dbd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dbd4:	931a      	str	r3, [sp, #104]	; 0x68
 800dbd6:	4654      	mov	r4, sl
 800dbd8:	2205      	movs	r2, #5
 800dbda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbde:	4858      	ldr	r0, [pc, #352]	; (800dd40 <_vfiprintf_r+0x24c>)
 800dbe0:	f7f2 fb36 	bl	8000250 <memchr>
 800dbe4:	9a04      	ldr	r2, [sp, #16]
 800dbe6:	b9d8      	cbnz	r0, 800dc20 <_vfiprintf_r+0x12c>
 800dbe8:	06d1      	lsls	r1, r2, #27
 800dbea:	bf44      	itt	mi
 800dbec:	2320      	movmi	r3, #32
 800dbee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dbf2:	0713      	lsls	r3, r2, #28
 800dbf4:	bf44      	itt	mi
 800dbf6:	232b      	movmi	r3, #43	; 0x2b
 800dbf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dbfc:	f89a 3000 	ldrb.w	r3, [sl]
 800dc00:	2b2a      	cmp	r3, #42	; 0x2a
 800dc02:	d015      	beq.n	800dc30 <_vfiprintf_r+0x13c>
 800dc04:	9a07      	ldr	r2, [sp, #28]
 800dc06:	4654      	mov	r4, sl
 800dc08:	2000      	movs	r0, #0
 800dc0a:	f04f 0c0a 	mov.w	ip, #10
 800dc0e:	4621      	mov	r1, r4
 800dc10:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dc14:	3b30      	subs	r3, #48	; 0x30
 800dc16:	2b09      	cmp	r3, #9
 800dc18:	d94e      	bls.n	800dcb8 <_vfiprintf_r+0x1c4>
 800dc1a:	b1b0      	cbz	r0, 800dc4a <_vfiprintf_r+0x156>
 800dc1c:	9207      	str	r2, [sp, #28]
 800dc1e:	e014      	b.n	800dc4a <_vfiprintf_r+0x156>
 800dc20:	eba0 0308 	sub.w	r3, r0, r8
 800dc24:	fa09 f303 	lsl.w	r3, r9, r3
 800dc28:	4313      	orrs	r3, r2
 800dc2a:	9304      	str	r3, [sp, #16]
 800dc2c:	46a2      	mov	sl, r4
 800dc2e:	e7d2      	b.n	800dbd6 <_vfiprintf_r+0xe2>
 800dc30:	9b03      	ldr	r3, [sp, #12]
 800dc32:	1d19      	adds	r1, r3, #4
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	9103      	str	r1, [sp, #12]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	bfbb      	ittet	lt
 800dc3c:	425b      	neglt	r3, r3
 800dc3e:	f042 0202 	orrlt.w	r2, r2, #2
 800dc42:	9307      	strge	r3, [sp, #28]
 800dc44:	9307      	strlt	r3, [sp, #28]
 800dc46:	bfb8      	it	lt
 800dc48:	9204      	strlt	r2, [sp, #16]
 800dc4a:	7823      	ldrb	r3, [r4, #0]
 800dc4c:	2b2e      	cmp	r3, #46	; 0x2e
 800dc4e:	d10c      	bne.n	800dc6a <_vfiprintf_r+0x176>
 800dc50:	7863      	ldrb	r3, [r4, #1]
 800dc52:	2b2a      	cmp	r3, #42	; 0x2a
 800dc54:	d135      	bne.n	800dcc2 <_vfiprintf_r+0x1ce>
 800dc56:	9b03      	ldr	r3, [sp, #12]
 800dc58:	1d1a      	adds	r2, r3, #4
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	9203      	str	r2, [sp, #12]
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	bfb8      	it	lt
 800dc62:	f04f 33ff 	movlt.w	r3, #4294967295
 800dc66:	3402      	adds	r4, #2
 800dc68:	9305      	str	r3, [sp, #20]
 800dc6a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800dd50 <_vfiprintf_r+0x25c>
 800dc6e:	7821      	ldrb	r1, [r4, #0]
 800dc70:	2203      	movs	r2, #3
 800dc72:	4650      	mov	r0, sl
 800dc74:	f7f2 faec 	bl	8000250 <memchr>
 800dc78:	b140      	cbz	r0, 800dc8c <_vfiprintf_r+0x198>
 800dc7a:	2340      	movs	r3, #64	; 0x40
 800dc7c:	eba0 000a 	sub.w	r0, r0, sl
 800dc80:	fa03 f000 	lsl.w	r0, r3, r0
 800dc84:	9b04      	ldr	r3, [sp, #16]
 800dc86:	4303      	orrs	r3, r0
 800dc88:	3401      	adds	r4, #1
 800dc8a:	9304      	str	r3, [sp, #16]
 800dc8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc90:	482c      	ldr	r0, [pc, #176]	; (800dd44 <_vfiprintf_r+0x250>)
 800dc92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dc96:	2206      	movs	r2, #6
 800dc98:	f7f2 fada 	bl	8000250 <memchr>
 800dc9c:	2800      	cmp	r0, #0
 800dc9e:	d03f      	beq.n	800dd20 <_vfiprintf_r+0x22c>
 800dca0:	4b29      	ldr	r3, [pc, #164]	; (800dd48 <_vfiprintf_r+0x254>)
 800dca2:	bb1b      	cbnz	r3, 800dcec <_vfiprintf_r+0x1f8>
 800dca4:	9b03      	ldr	r3, [sp, #12]
 800dca6:	3307      	adds	r3, #7
 800dca8:	f023 0307 	bic.w	r3, r3, #7
 800dcac:	3308      	adds	r3, #8
 800dcae:	9303      	str	r3, [sp, #12]
 800dcb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcb2:	443b      	add	r3, r7
 800dcb4:	9309      	str	r3, [sp, #36]	; 0x24
 800dcb6:	e767      	b.n	800db88 <_vfiprintf_r+0x94>
 800dcb8:	fb0c 3202 	mla	r2, ip, r2, r3
 800dcbc:	460c      	mov	r4, r1
 800dcbe:	2001      	movs	r0, #1
 800dcc0:	e7a5      	b.n	800dc0e <_vfiprintf_r+0x11a>
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	3401      	adds	r4, #1
 800dcc6:	9305      	str	r3, [sp, #20]
 800dcc8:	4619      	mov	r1, r3
 800dcca:	f04f 0c0a 	mov.w	ip, #10
 800dcce:	4620      	mov	r0, r4
 800dcd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dcd4:	3a30      	subs	r2, #48	; 0x30
 800dcd6:	2a09      	cmp	r2, #9
 800dcd8:	d903      	bls.n	800dce2 <_vfiprintf_r+0x1ee>
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d0c5      	beq.n	800dc6a <_vfiprintf_r+0x176>
 800dcde:	9105      	str	r1, [sp, #20]
 800dce0:	e7c3      	b.n	800dc6a <_vfiprintf_r+0x176>
 800dce2:	fb0c 2101 	mla	r1, ip, r1, r2
 800dce6:	4604      	mov	r4, r0
 800dce8:	2301      	movs	r3, #1
 800dcea:	e7f0      	b.n	800dcce <_vfiprintf_r+0x1da>
 800dcec:	ab03      	add	r3, sp, #12
 800dcee:	9300      	str	r3, [sp, #0]
 800dcf0:	462a      	mov	r2, r5
 800dcf2:	4b16      	ldr	r3, [pc, #88]	; (800dd4c <_vfiprintf_r+0x258>)
 800dcf4:	a904      	add	r1, sp, #16
 800dcf6:	4630      	mov	r0, r6
 800dcf8:	f7fc f866 	bl	8009dc8 <_printf_float>
 800dcfc:	4607      	mov	r7, r0
 800dcfe:	1c78      	adds	r0, r7, #1
 800dd00:	d1d6      	bne.n	800dcb0 <_vfiprintf_r+0x1bc>
 800dd02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dd04:	07d9      	lsls	r1, r3, #31
 800dd06:	d405      	bmi.n	800dd14 <_vfiprintf_r+0x220>
 800dd08:	89ab      	ldrh	r3, [r5, #12]
 800dd0a:	059a      	lsls	r2, r3, #22
 800dd0c:	d402      	bmi.n	800dd14 <_vfiprintf_r+0x220>
 800dd0e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dd10:	f000 fadd 	bl	800e2ce <__retarget_lock_release_recursive>
 800dd14:	89ab      	ldrh	r3, [r5, #12]
 800dd16:	065b      	lsls	r3, r3, #25
 800dd18:	f53f af12 	bmi.w	800db40 <_vfiprintf_r+0x4c>
 800dd1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dd1e:	e711      	b.n	800db44 <_vfiprintf_r+0x50>
 800dd20:	ab03      	add	r3, sp, #12
 800dd22:	9300      	str	r3, [sp, #0]
 800dd24:	462a      	mov	r2, r5
 800dd26:	4b09      	ldr	r3, [pc, #36]	; (800dd4c <_vfiprintf_r+0x258>)
 800dd28:	a904      	add	r1, sp, #16
 800dd2a:	4630      	mov	r0, r6
 800dd2c:	f7fc faf0 	bl	800a310 <_printf_i>
 800dd30:	e7e4      	b.n	800dcfc <_vfiprintf_r+0x208>
 800dd32:	bf00      	nop
 800dd34:	0800ebf0 	.word	0x0800ebf0
 800dd38:	0800ec10 	.word	0x0800ec10
 800dd3c:	0800ebd0 	.word	0x0800ebd0
 800dd40:	0800ebbc 	.word	0x0800ebbc
 800dd44:	0800ebc6 	.word	0x0800ebc6
 800dd48:	08009dc9 	.word	0x08009dc9
 800dd4c:	0800dacf 	.word	0x0800dacf
 800dd50:	0800ebc2 	.word	0x0800ebc2
 800dd54:	00000000 	.word	0x00000000

0800dd58 <nan>:
 800dd58:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800dd60 <nan+0x8>
 800dd5c:	4770      	bx	lr
 800dd5e:	bf00      	nop
 800dd60:	00000000 	.word	0x00000000
 800dd64:	7ff80000 	.word	0x7ff80000

0800dd68 <_sbrk_r>:
 800dd68:	b538      	push	{r3, r4, r5, lr}
 800dd6a:	4d06      	ldr	r5, [pc, #24]	; (800dd84 <_sbrk_r+0x1c>)
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	4604      	mov	r4, r0
 800dd70:	4608      	mov	r0, r1
 800dd72:	602b      	str	r3, [r5, #0]
 800dd74:	f7f4 fbde 	bl	8002534 <_sbrk>
 800dd78:	1c43      	adds	r3, r0, #1
 800dd7a:	d102      	bne.n	800dd82 <_sbrk_r+0x1a>
 800dd7c:	682b      	ldr	r3, [r5, #0]
 800dd7e:	b103      	cbz	r3, 800dd82 <_sbrk_r+0x1a>
 800dd80:	6023      	str	r3, [r4, #0]
 800dd82:	bd38      	pop	{r3, r4, r5, pc}
 800dd84:	20000780 	.word	0x20000780

0800dd88 <strncmp>:
 800dd88:	b510      	push	{r4, lr}
 800dd8a:	b17a      	cbz	r2, 800ddac <strncmp+0x24>
 800dd8c:	4603      	mov	r3, r0
 800dd8e:	3901      	subs	r1, #1
 800dd90:	1884      	adds	r4, r0, r2
 800dd92:	f813 0b01 	ldrb.w	r0, [r3], #1
 800dd96:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800dd9a:	4290      	cmp	r0, r2
 800dd9c:	d101      	bne.n	800dda2 <strncmp+0x1a>
 800dd9e:	42a3      	cmp	r3, r4
 800dda0:	d101      	bne.n	800dda6 <strncmp+0x1e>
 800dda2:	1a80      	subs	r0, r0, r2
 800dda4:	bd10      	pop	{r4, pc}
 800dda6:	2800      	cmp	r0, #0
 800dda8:	d1f3      	bne.n	800dd92 <strncmp+0xa>
 800ddaa:	e7fa      	b.n	800dda2 <strncmp+0x1a>
 800ddac:	4610      	mov	r0, r2
 800ddae:	e7f9      	b.n	800dda4 <strncmp+0x1c>

0800ddb0 <__swbuf_r>:
 800ddb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddb2:	460e      	mov	r6, r1
 800ddb4:	4614      	mov	r4, r2
 800ddb6:	4605      	mov	r5, r0
 800ddb8:	b118      	cbz	r0, 800ddc2 <__swbuf_r+0x12>
 800ddba:	6983      	ldr	r3, [r0, #24]
 800ddbc:	b90b      	cbnz	r3, 800ddc2 <__swbuf_r+0x12>
 800ddbe:	f000 f9e7 	bl	800e190 <__sinit>
 800ddc2:	4b21      	ldr	r3, [pc, #132]	; (800de48 <__swbuf_r+0x98>)
 800ddc4:	429c      	cmp	r4, r3
 800ddc6:	d12b      	bne.n	800de20 <__swbuf_r+0x70>
 800ddc8:	686c      	ldr	r4, [r5, #4]
 800ddca:	69a3      	ldr	r3, [r4, #24]
 800ddcc:	60a3      	str	r3, [r4, #8]
 800ddce:	89a3      	ldrh	r3, [r4, #12]
 800ddd0:	071a      	lsls	r2, r3, #28
 800ddd2:	d52f      	bpl.n	800de34 <__swbuf_r+0x84>
 800ddd4:	6923      	ldr	r3, [r4, #16]
 800ddd6:	b36b      	cbz	r3, 800de34 <__swbuf_r+0x84>
 800ddd8:	6923      	ldr	r3, [r4, #16]
 800ddda:	6820      	ldr	r0, [r4, #0]
 800dddc:	1ac0      	subs	r0, r0, r3
 800ddde:	6963      	ldr	r3, [r4, #20]
 800dde0:	b2f6      	uxtb	r6, r6
 800dde2:	4283      	cmp	r3, r0
 800dde4:	4637      	mov	r7, r6
 800dde6:	dc04      	bgt.n	800ddf2 <__swbuf_r+0x42>
 800dde8:	4621      	mov	r1, r4
 800ddea:	4628      	mov	r0, r5
 800ddec:	f000 f93c 	bl	800e068 <_fflush_r>
 800ddf0:	bb30      	cbnz	r0, 800de40 <__swbuf_r+0x90>
 800ddf2:	68a3      	ldr	r3, [r4, #8]
 800ddf4:	3b01      	subs	r3, #1
 800ddf6:	60a3      	str	r3, [r4, #8]
 800ddf8:	6823      	ldr	r3, [r4, #0]
 800ddfa:	1c5a      	adds	r2, r3, #1
 800ddfc:	6022      	str	r2, [r4, #0]
 800ddfe:	701e      	strb	r6, [r3, #0]
 800de00:	6963      	ldr	r3, [r4, #20]
 800de02:	3001      	adds	r0, #1
 800de04:	4283      	cmp	r3, r0
 800de06:	d004      	beq.n	800de12 <__swbuf_r+0x62>
 800de08:	89a3      	ldrh	r3, [r4, #12]
 800de0a:	07db      	lsls	r3, r3, #31
 800de0c:	d506      	bpl.n	800de1c <__swbuf_r+0x6c>
 800de0e:	2e0a      	cmp	r6, #10
 800de10:	d104      	bne.n	800de1c <__swbuf_r+0x6c>
 800de12:	4621      	mov	r1, r4
 800de14:	4628      	mov	r0, r5
 800de16:	f000 f927 	bl	800e068 <_fflush_r>
 800de1a:	b988      	cbnz	r0, 800de40 <__swbuf_r+0x90>
 800de1c:	4638      	mov	r0, r7
 800de1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de20:	4b0a      	ldr	r3, [pc, #40]	; (800de4c <__swbuf_r+0x9c>)
 800de22:	429c      	cmp	r4, r3
 800de24:	d101      	bne.n	800de2a <__swbuf_r+0x7a>
 800de26:	68ac      	ldr	r4, [r5, #8]
 800de28:	e7cf      	b.n	800ddca <__swbuf_r+0x1a>
 800de2a:	4b09      	ldr	r3, [pc, #36]	; (800de50 <__swbuf_r+0xa0>)
 800de2c:	429c      	cmp	r4, r3
 800de2e:	bf08      	it	eq
 800de30:	68ec      	ldreq	r4, [r5, #12]
 800de32:	e7ca      	b.n	800ddca <__swbuf_r+0x1a>
 800de34:	4621      	mov	r1, r4
 800de36:	4628      	mov	r0, r5
 800de38:	f000 f81a 	bl	800de70 <__swsetup_r>
 800de3c:	2800      	cmp	r0, #0
 800de3e:	d0cb      	beq.n	800ddd8 <__swbuf_r+0x28>
 800de40:	f04f 37ff 	mov.w	r7, #4294967295
 800de44:	e7ea      	b.n	800de1c <__swbuf_r+0x6c>
 800de46:	bf00      	nop
 800de48:	0800ebf0 	.word	0x0800ebf0
 800de4c:	0800ec10 	.word	0x0800ec10
 800de50:	0800ebd0 	.word	0x0800ebd0

0800de54 <__ascii_wctomb>:
 800de54:	b149      	cbz	r1, 800de6a <__ascii_wctomb+0x16>
 800de56:	2aff      	cmp	r2, #255	; 0xff
 800de58:	bf85      	ittet	hi
 800de5a:	238a      	movhi	r3, #138	; 0x8a
 800de5c:	6003      	strhi	r3, [r0, #0]
 800de5e:	700a      	strbls	r2, [r1, #0]
 800de60:	f04f 30ff 	movhi.w	r0, #4294967295
 800de64:	bf98      	it	ls
 800de66:	2001      	movls	r0, #1
 800de68:	4770      	bx	lr
 800de6a:	4608      	mov	r0, r1
 800de6c:	4770      	bx	lr
	...

0800de70 <__swsetup_r>:
 800de70:	4b32      	ldr	r3, [pc, #200]	; (800df3c <__swsetup_r+0xcc>)
 800de72:	b570      	push	{r4, r5, r6, lr}
 800de74:	681d      	ldr	r5, [r3, #0]
 800de76:	4606      	mov	r6, r0
 800de78:	460c      	mov	r4, r1
 800de7a:	b125      	cbz	r5, 800de86 <__swsetup_r+0x16>
 800de7c:	69ab      	ldr	r3, [r5, #24]
 800de7e:	b913      	cbnz	r3, 800de86 <__swsetup_r+0x16>
 800de80:	4628      	mov	r0, r5
 800de82:	f000 f985 	bl	800e190 <__sinit>
 800de86:	4b2e      	ldr	r3, [pc, #184]	; (800df40 <__swsetup_r+0xd0>)
 800de88:	429c      	cmp	r4, r3
 800de8a:	d10f      	bne.n	800deac <__swsetup_r+0x3c>
 800de8c:	686c      	ldr	r4, [r5, #4]
 800de8e:	89a3      	ldrh	r3, [r4, #12]
 800de90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800de94:	0719      	lsls	r1, r3, #28
 800de96:	d42c      	bmi.n	800def2 <__swsetup_r+0x82>
 800de98:	06dd      	lsls	r5, r3, #27
 800de9a:	d411      	bmi.n	800dec0 <__swsetup_r+0x50>
 800de9c:	2309      	movs	r3, #9
 800de9e:	6033      	str	r3, [r6, #0]
 800dea0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dea4:	81a3      	strh	r3, [r4, #12]
 800dea6:	f04f 30ff 	mov.w	r0, #4294967295
 800deaa:	e03e      	b.n	800df2a <__swsetup_r+0xba>
 800deac:	4b25      	ldr	r3, [pc, #148]	; (800df44 <__swsetup_r+0xd4>)
 800deae:	429c      	cmp	r4, r3
 800deb0:	d101      	bne.n	800deb6 <__swsetup_r+0x46>
 800deb2:	68ac      	ldr	r4, [r5, #8]
 800deb4:	e7eb      	b.n	800de8e <__swsetup_r+0x1e>
 800deb6:	4b24      	ldr	r3, [pc, #144]	; (800df48 <__swsetup_r+0xd8>)
 800deb8:	429c      	cmp	r4, r3
 800deba:	bf08      	it	eq
 800debc:	68ec      	ldreq	r4, [r5, #12]
 800debe:	e7e6      	b.n	800de8e <__swsetup_r+0x1e>
 800dec0:	0758      	lsls	r0, r3, #29
 800dec2:	d512      	bpl.n	800deea <__swsetup_r+0x7a>
 800dec4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dec6:	b141      	cbz	r1, 800deda <__swsetup_r+0x6a>
 800dec8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800decc:	4299      	cmp	r1, r3
 800dece:	d002      	beq.n	800ded6 <__swsetup_r+0x66>
 800ded0:	4630      	mov	r0, r6
 800ded2:	f7ff fba9 	bl	800d628 <_free_r>
 800ded6:	2300      	movs	r3, #0
 800ded8:	6363      	str	r3, [r4, #52]	; 0x34
 800deda:	89a3      	ldrh	r3, [r4, #12]
 800dedc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dee0:	81a3      	strh	r3, [r4, #12]
 800dee2:	2300      	movs	r3, #0
 800dee4:	6063      	str	r3, [r4, #4]
 800dee6:	6923      	ldr	r3, [r4, #16]
 800dee8:	6023      	str	r3, [r4, #0]
 800deea:	89a3      	ldrh	r3, [r4, #12]
 800deec:	f043 0308 	orr.w	r3, r3, #8
 800def0:	81a3      	strh	r3, [r4, #12]
 800def2:	6923      	ldr	r3, [r4, #16]
 800def4:	b94b      	cbnz	r3, 800df0a <__swsetup_r+0x9a>
 800def6:	89a3      	ldrh	r3, [r4, #12]
 800def8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800defc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800df00:	d003      	beq.n	800df0a <__swsetup_r+0x9a>
 800df02:	4621      	mov	r1, r4
 800df04:	4630      	mov	r0, r6
 800df06:	f000 fa09 	bl	800e31c <__smakebuf_r>
 800df0a:	89a0      	ldrh	r0, [r4, #12]
 800df0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800df10:	f010 0301 	ands.w	r3, r0, #1
 800df14:	d00a      	beq.n	800df2c <__swsetup_r+0xbc>
 800df16:	2300      	movs	r3, #0
 800df18:	60a3      	str	r3, [r4, #8]
 800df1a:	6963      	ldr	r3, [r4, #20]
 800df1c:	425b      	negs	r3, r3
 800df1e:	61a3      	str	r3, [r4, #24]
 800df20:	6923      	ldr	r3, [r4, #16]
 800df22:	b943      	cbnz	r3, 800df36 <__swsetup_r+0xc6>
 800df24:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800df28:	d1ba      	bne.n	800dea0 <__swsetup_r+0x30>
 800df2a:	bd70      	pop	{r4, r5, r6, pc}
 800df2c:	0781      	lsls	r1, r0, #30
 800df2e:	bf58      	it	pl
 800df30:	6963      	ldrpl	r3, [r4, #20]
 800df32:	60a3      	str	r3, [r4, #8]
 800df34:	e7f4      	b.n	800df20 <__swsetup_r+0xb0>
 800df36:	2000      	movs	r0, #0
 800df38:	e7f7      	b.n	800df2a <__swsetup_r+0xba>
 800df3a:	bf00      	nop
 800df3c:	200001ac 	.word	0x200001ac
 800df40:	0800ebf0 	.word	0x0800ebf0
 800df44:	0800ec10 	.word	0x0800ec10
 800df48:	0800ebd0 	.word	0x0800ebd0

0800df4c <abort>:
 800df4c:	b508      	push	{r3, lr}
 800df4e:	2006      	movs	r0, #6
 800df50:	f000 faa2 	bl	800e498 <raise>
 800df54:	2001      	movs	r0, #1
 800df56:	f7f4 fa75 	bl	8002444 <_exit>
	...

0800df5c <__sflush_r>:
 800df5c:	898a      	ldrh	r2, [r1, #12]
 800df5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df62:	4605      	mov	r5, r0
 800df64:	0710      	lsls	r0, r2, #28
 800df66:	460c      	mov	r4, r1
 800df68:	d458      	bmi.n	800e01c <__sflush_r+0xc0>
 800df6a:	684b      	ldr	r3, [r1, #4]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	dc05      	bgt.n	800df7c <__sflush_r+0x20>
 800df70:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800df72:	2b00      	cmp	r3, #0
 800df74:	dc02      	bgt.n	800df7c <__sflush_r+0x20>
 800df76:	2000      	movs	r0, #0
 800df78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800df7e:	2e00      	cmp	r6, #0
 800df80:	d0f9      	beq.n	800df76 <__sflush_r+0x1a>
 800df82:	2300      	movs	r3, #0
 800df84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800df88:	682f      	ldr	r7, [r5, #0]
 800df8a:	602b      	str	r3, [r5, #0]
 800df8c:	d032      	beq.n	800dff4 <__sflush_r+0x98>
 800df8e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800df90:	89a3      	ldrh	r3, [r4, #12]
 800df92:	075a      	lsls	r2, r3, #29
 800df94:	d505      	bpl.n	800dfa2 <__sflush_r+0x46>
 800df96:	6863      	ldr	r3, [r4, #4]
 800df98:	1ac0      	subs	r0, r0, r3
 800df9a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800df9c:	b10b      	cbz	r3, 800dfa2 <__sflush_r+0x46>
 800df9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dfa0:	1ac0      	subs	r0, r0, r3
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	4602      	mov	r2, r0
 800dfa6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dfa8:	6a21      	ldr	r1, [r4, #32]
 800dfaa:	4628      	mov	r0, r5
 800dfac:	47b0      	blx	r6
 800dfae:	1c43      	adds	r3, r0, #1
 800dfb0:	89a3      	ldrh	r3, [r4, #12]
 800dfb2:	d106      	bne.n	800dfc2 <__sflush_r+0x66>
 800dfb4:	6829      	ldr	r1, [r5, #0]
 800dfb6:	291d      	cmp	r1, #29
 800dfb8:	d82c      	bhi.n	800e014 <__sflush_r+0xb8>
 800dfba:	4a2a      	ldr	r2, [pc, #168]	; (800e064 <__sflush_r+0x108>)
 800dfbc:	40ca      	lsrs	r2, r1
 800dfbe:	07d6      	lsls	r6, r2, #31
 800dfc0:	d528      	bpl.n	800e014 <__sflush_r+0xb8>
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	6062      	str	r2, [r4, #4]
 800dfc6:	04d9      	lsls	r1, r3, #19
 800dfc8:	6922      	ldr	r2, [r4, #16]
 800dfca:	6022      	str	r2, [r4, #0]
 800dfcc:	d504      	bpl.n	800dfd8 <__sflush_r+0x7c>
 800dfce:	1c42      	adds	r2, r0, #1
 800dfd0:	d101      	bne.n	800dfd6 <__sflush_r+0x7a>
 800dfd2:	682b      	ldr	r3, [r5, #0]
 800dfd4:	b903      	cbnz	r3, 800dfd8 <__sflush_r+0x7c>
 800dfd6:	6560      	str	r0, [r4, #84]	; 0x54
 800dfd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dfda:	602f      	str	r7, [r5, #0]
 800dfdc:	2900      	cmp	r1, #0
 800dfde:	d0ca      	beq.n	800df76 <__sflush_r+0x1a>
 800dfe0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dfe4:	4299      	cmp	r1, r3
 800dfe6:	d002      	beq.n	800dfee <__sflush_r+0x92>
 800dfe8:	4628      	mov	r0, r5
 800dfea:	f7ff fb1d 	bl	800d628 <_free_r>
 800dfee:	2000      	movs	r0, #0
 800dff0:	6360      	str	r0, [r4, #52]	; 0x34
 800dff2:	e7c1      	b.n	800df78 <__sflush_r+0x1c>
 800dff4:	6a21      	ldr	r1, [r4, #32]
 800dff6:	2301      	movs	r3, #1
 800dff8:	4628      	mov	r0, r5
 800dffa:	47b0      	blx	r6
 800dffc:	1c41      	adds	r1, r0, #1
 800dffe:	d1c7      	bne.n	800df90 <__sflush_r+0x34>
 800e000:	682b      	ldr	r3, [r5, #0]
 800e002:	2b00      	cmp	r3, #0
 800e004:	d0c4      	beq.n	800df90 <__sflush_r+0x34>
 800e006:	2b1d      	cmp	r3, #29
 800e008:	d001      	beq.n	800e00e <__sflush_r+0xb2>
 800e00a:	2b16      	cmp	r3, #22
 800e00c:	d101      	bne.n	800e012 <__sflush_r+0xb6>
 800e00e:	602f      	str	r7, [r5, #0]
 800e010:	e7b1      	b.n	800df76 <__sflush_r+0x1a>
 800e012:	89a3      	ldrh	r3, [r4, #12]
 800e014:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e018:	81a3      	strh	r3, [r4, #12]
 800e01a:	e7ad      	b.n	800df78 <__sflush_r+0x1c>
 800e01c:	690f      	ldr	r7, [r1, #16]
 800e01e:	2f00      	cmp	r7, #0
 800e020:	d0a9      	beq.n	800df76 <__sflush_r+0x1a>
 800e022:	0793      	lsls	r3, r2, #30
 800e024:	680e      	ldr	r6, [r1, #0]
 800e026:	bf08      	it	eq
 800e028:	694b      	ldreq	r3, [r1, #20]
 800e02a:	600f      	str	r7, [r1, #0]
 800e02c:	bf18      	it	ne
 800e02e:	2300      	movne	r3, #0
 800e030:	eba6 0807 	sub.w	r8, r6, r7
 800e034:	608b      	str	r3, [r1, #8]
 800e036:	f1b8 0f00 	cmp.w	r8, #0
 800e03a:	dd9c      	ble.n	800df76 <__sflush_r+0x1a>
 800e03c:	6a21      	ldr	r1, [r4, #32]
 800e03e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e040:	4643      	mov	r3, r8
 800e042:	463a      	mov	r2, r7
 800e044:	4628      	mov	r0, r5
 800e046:	47b0      	blx	r6
 800e048:	2800      	cmp	r0, #0
 800e04a:	dc06      	bgt.n	800e05a <__sflush_r+0xfe>
 800e04c:	89a3      	ldrh	r3, [r4, #12]
 800e04e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e052:	81a3      	strh	r3, [r4, #12]
 800e054:	f04f 30ff 	mov.w	r0, #4294967295
 800e058:	e78e      	b.n	800df78 <__sflush_r+0x1c>
 800e05a:	4407      	add	r7, r0
 800e05c:	eba8 0800 	sub.w	r8, r8, r0
 800e060:	e7e9      	b.n	800e036 <__sflush_r+0xda>
 800e062:	bf00      	nop
 800e064:	20400001 	.word	0x20400001

0800e068 <_fflush_r>:
 800e068:	b538      	push	{r3, r4, r5, lr}
 800e06a:	690b      	ldr	r3, [r1, #16]
 800e06c:	4605      	mov	r5, r0
 800e06e:	460c      	mov	r4, r1
 800e070:	b913      	cbnz	r3, 800e078 <_fflush_r+0x10>
 800e072:	2500      	movs	r5, #0
 800e074:	4628      	mov	r0, r5
 800e076:	bd38      	pop	{r3, r4, r5, pc}
 800e078:	b118      	cbz	r0, 800e082 <_fflush_r+0x1a>
 800e07a:	6983      	ldr	r3, [r0, #24]
 800e07c:	b90b      	cbnz	r3, 800e082 <_fflush_r+0x1a>
 800e07e:	f000 f887 	bl	800e190 <__sinit>
 800e082:	4b14      	ldr	r3, [pc, #80]	; (800e0d4 <_fflush_r+0x6c>)
 800e084:	429c      	cmp	r4, r3
 800e086:	d11b      	bne.n	800e0c0 <_fflush_r+0x58>
 800e088:	686c      	ldr	r4, [r5, #4]
 800e08a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d0ef      	beq.n	800e072 <_fflush_r+0xa>
 800e092:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e094:	07d0      	lsls	r0, r2, #31
 800e096:	d404      	bmi.n	800e0a2 <_fflush_r+0x3a>
 800e098:	0599      	lsls	r1, r3, #22
 800e09a:	d402      	bmi.n	800e0a2 <_fflush_r+0x3a>
 800e09c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e09e:	f000 f915 	bl	800e2cc <__retarget_lock_acquire_recursive>
 800e0a2:	4628      	mov	r0, r5
 800e0a4:	4621      	mov	r1, r4
 800e0a6:	f7ff ff59 	bl	800df5c <__sflush_r>
 800e0aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e0ac:	07da      	lsls	r2, r3, #31
 800e0ae:	4605      	mov	r5, r0
 800e0b0:	d4e0      	bmi.n	800e074 <_fflush_r+0xc>
 800e0b2:	89a3      	ldrh	r3, [r4, #12]
 800e0b4:	059b      	lsls	r3, r3, #22
 800e0b6:	d4dd      	bmi.n	800e074 <_fflush_r+0xc>
 800e0b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e0ba:	f000 f908 	bl	800e2ce <__retarget_lock_release_recursive>
 800e0be:	e7d9      	b.n	800e074 <_fflush_r+0xc>
 800e0c0:	4b05      	ldr	r3, [pc, #20]	; (800e0d8 <_fflush_r+0x70>)
 800e0c2:	429c      	cmp	r4, r3
 800e0c4:	d101      	bne.n	800e0ca <_fflush_r+0x62>
 800e0c6:	68ac      	ldr	r4, [r5, #8]
 800e0c8:	e7df      	b.n	800e08a <_fflush_r+0x22>
 800e0ca:	4b04      	ldr	r3, [pc, #16]	; (800e0dc <_fflush_r+0x74>)
 800e0cc:	429c      	cmp	r4, r3
 800e0ce:	bf08      	it	eq
 800e0d0:	68ec      	ldreq	r4, [r5, #12]
 800e0d2:	e7da      	b.n	800e08a <_fflush_r+0x22>
 800e0d4:	0800ebf0 	.word	0x0800ebf0
 800e0d8:	0800ec10 	.word	0x0800ec10
 800e0dc:	0800ebd0 	.word	0x0800ebd0

0800e0e0 <std>:
 800e0e0:	2300      	movs	r3, #0
 800e0e2:	b510      	push	{r4, lr}
 800e0e4:	4604      	mov	r4, r0
 800e0e6:	e9c0 3300 	strd	r3, r3, [r0]
 800e0ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e0ee:	6083      	str	r3, [r0, #8]
 800e0f0:	8181      	strh	r1, [r0, #12]
 800e0f2:	6643      	str	r3, [r0, #100]	; 0x64
 800e0f4:	81c2      	strh	r2, [r0, #14]
 800e0f6:	6183      	str	r3, [r0, #24]
 800e0f8:	4619      	mov	r1, r3
 800e0fa:	2208      	movs	r2, #8
 800e0fc:	305c      	adds	r0, #92	; 0x5c
 800e0fe:	f7fb fdbb 	bl	8009c78 <memset>
 800e102:	4b05      	ldr	r3, [pc, #20]	; (800e118 <std+0x38>)
 800e104:	6263      	str	r3, [r4, #36]	; 0x24
 800e106:	4b05      	ldr	r3, [pc, #20]	; (800e11c <std+0x3c>)
 800e108:	62a3      	str	r3, [r4, #40]	; 0x28
 800e10a:	4b05      	ldr	r3, [pc, #20]	; (800e120 <std+0x40>)
 800e10c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e10e:	4b05      	ldr	r3, [pc, #20]	; (800e124 <std+0x44>)
 800e110:	6224      	str	r4, [r4, #32]
 800e112:	6323      	str	r3, [r4, #48]	; 0x30
 800e114:	bd10      	pop	{r4, pc}
 800e116:	bf00      	nop
 800e118:	0800e4d1 	.word	0x0800e4d1
 800e11c:	0800e4f3 	.word	0x0800e4f3
 800e120:	0800e52b 	.word	0x0800e52b
 800e124:	0800e54f 	.word	0x0800e54f

0800e128 <_cleanup_r>:
 800e128:	4901      	ldr	r1, [pc, #4]	; (800e130 <_cleanup_r+0x8>)
 800e12a:	f000 b8af 	b.w	800e28c <_fwalk_reent>
 800e12e:	bf00      	nop
 800e130:	0800e069 	.word	0x0800e069

0800e134 <__sfmoreglue>:
 800e134:	b570      	push	{r4, r5, r6, lr}
 800e136:	2268      	movs	r2, #104	; 0x68
 800e138:	1e4d      	subs	r5, r1, #1
 800e13a:	4355      	muls	r5, r2
 800e13c:	460e      	mov	r6, r1
 800e13e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e142:	f7ff fadd 	bl	800d700 <_malloc_r>
 800e146:	4604      	mov	r4, r0
 800e148:	b140      	cbz	r0, 800e15c <__sfmoreglue+0x28>
 800e14a:	2100      	movs	r1, #0
 800e14c:	e9c0 1600 	strd	r1, r6, [r0]
 800e150:	300c      	adds	r0, #12
 800e152:	60a0      	str	r0, [r4, #8]
 800e154:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e158:	f7fb fd8e 	bl	8009c78 <memset>
 800e15c:	4620      	mov	r0, r4
 800e15e:	bd70      	pop	{r4, r5, r6, pc}

0800e160 <__sfp_lock_acquire>:
 800e160:	4801      	ldr	r0, [pc, #4]	; (800e168 <__sfp_lock_acquire+0x8>)
 800e162:	f000 b8b3 	b.w	800e2cc <__retarget_lock_acquire_recursive>
 800e166:	bf00      	nop
 800e168:	2000077d 	.word	0x2000077d

0800e16c <__sfp_lock_release>:
 800e16c:	4801      	ldr	r0, [pc, #4]	; (800e174 <__sfp_lock_release+0x8>)
 800e16e:	f000 b8ae 	b.w	800e2ce <__retarget_lock_release_recursive>
 800e172:	bf00      	nop
 800e174:	2000077d 	.word	0x2000077d

0800e178 <__sinit_lock_acquire>:
 800e178:	4801      	ldr	r0, [pc, #4]	; (800e180 <__sinit_lock_acquire+0x8>)
 800e17a:	f000 b8a7 	b.w	800e2cc <__retarget_lock_acquire_recursive>
 800e17e:	bf00      	nop
 800e180:	2000077e 	.word	0x2000077e

0800e184 <__sinit_lock_release>:
 800e184:	4801      	ldr	r0, [pc, #4]	; (800e18c <__sinit_lock_release+0x8>)
 800e186:	f000 b8a2 	b.w	800e2ce <__retarget_lock_release_recursive>
 800e18a:	bf00      	nop
 800e18c:	2000077e 	.word	0x2000077e

0800e190 <__sinit>:
 800e190:	b510      	push	{r4, lr}
 800e192:	4604      	mov	r4, r0
 800e194:	f7ff fff0 	bl	800e178 <__sinit_lock_acquire>
 800e198:	69a3      	ldr	r3, [r4, #24]
 800e19a:	b11b      	cbz	r3, 800e1a4 <__sinit+0x14>
 800e19c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e1a0:	f7ff bff0 	b.w	800e184 <__sinit_lock_release>
 800e1a4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e1a8:	6523      	str	r3, [r4, #80]	; 0x50
 800e1aa:	4b13      	ldr	r3, [pc, #76]	; (800e1f8 <__sinit+0x68>)
 800e1ac:	4a13      	ldr	r2, [pc, #76]	; (800e1fc <__sinit+0x6c>)
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	62a2      	str	r2, [r4, #40]	; 0x28
 800e1b2:	42a3      	cmp	r3, r4
 800e1b4:	bf04      	itt	eq
 800e1b6:	2301      	moveq	r3, #1
 800e1b8:	61a3      	streq	r3, [r4, #24]
 800e1ba:	4620      	mov	r0, r4
 800e1bc:	f000 f820 	bl	800e200 <__sfp>
 800e1c0:	6060      	str	r0, [r4, #4]
 800e1c2:	4620      	mov	r0, r4
 800e1c4:	f000 f81c 	bl	800e200 <__sfp>
 800e1c8:	60a0      	str	r0, [r4, #8]
 800e1ca:	4620      	mov	r0, r4
 800e1cc:	f000 f818 	bl	800e200 <__sfp>
 800e1d0:	2200      	movs	r2, #0
 800e1d2:	60e0      	str	r0, [r4, #12]
 800e1d4:	2104      	movs	r1, #4
 800e1d6:	6860      	ldr	r0, [r4, #4]
 800e1d8:	f7ff ff82 	bl	800e0e0 <std>
 800e1dc:	68a0      	ldr	r0, [r4, #8]
 800e1de:	2201      	movs	r2, #1
 800e1e0:	2109      	movs	r1, #9
 800e1e2:	f7ff ff7d 	bl	800e0e0 <std>
 800e1e6:	68e0      	ldr	r0, [r4, #12]
 800e1e8:	2202      	movs	r2, #2
 800e1ea:	2112      	movs	r1, #18
 800e1ec:	f7ff ff78 	bl	800e0e0 <std>
 800e1f0:	2301      	movs	r3, #1
 800e1f2:	61a3      	str	r3, [r4, #24]
 800e1f4:	e7d2      	b.n	800e19c <__sinit+0xc>
 800e1f6:	bf00      	nop
 800e1f8:	0800e730 	.word	0x0800e730
 800e1fc:	0800e129 	.word	0x0800e129

0800e200 <__sfp>:
 800e200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e202:	4607      	mov	r7, r0
 800e204:	f7ff ffac 	bl	800e160 <__sfp_lock_acquire>
 800e208:	4b1e      	ldr	r3, [pc, #120]	; (800e284 <__sfp+0x84>)
 800e20a:	681e      	ldr	r6, [r3, #0]
 800e20c:	69b3      	ldr	r3, [r6, #24]
 800e20e:	b913      	cbnz	r3, 800e216 <__sfp+0x16>
 800e210:	4630      	mov	r0, r6
 800e212:	f7ff ffbd 	bl	800e190 <__sinit>
 800e216:	3648      	adds	r6, #72	; 0x48
 800e218:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e21c:	3b01      	subs	r3, #1
 800e21e:	d503      	bpl.n	800e228 <__sfp+0x28>
 800e220:	6833      	ldr	r3, [r6, #0]
 800e222:	b30b      	cbz	r3, 800e268 <__sfp+0x68>
 800e224:	6836      	ldr	r6, [r6, #0]
 800e226:	e7f7      	b.n	800e218 <__sfp+0x18>
 800e228:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e22c:	b9d5      	cbnz	r5, 800e264 <__sfp+0x64>
 800e22e:	4b16      	ldr	r3, [pc, #88]	; (800e288 <__sfp+0x88>)
 800e230:	60e3      	str	r3, [r4, #12]
 800e232:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e236:	6665      	str	r5, [r4, #100]	; 0x64
 800e238:	f000 f847 	bl	800e2ca <__retarget_lock_init_recursive>
 800e23c:	f7ff ff96 	bl	800e16c <__sfp_lock_release>
 800e240:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e244:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e248:	6025      	str	r5, [r4, #0]
 800e24a:	61a5      	str	r5, [r4, #24]
 800e24c:	2208      	movs	r2, #8
 800e24e:	4629      	mov	r1, r5
 800e250:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e254:	f7fb fd10 	bl	8009c78 <memset>
 800e258:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e25c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e260:	4620      	mov	r0, r4
 800e262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e264:	3468      	adds	r4, #104	; 0x68
 800e266:	e7d9      	b.n	800e21c <__sfp+0x1c>
 800e268:	2104      	movs	r1, #4
 800e26a:	4638      	mov	r0, r7
 800e26c:	f7ff ff62 	bl	800e134 <__sfmoreglue>
 800e270:	4604      	mov	r4, r0
 800e272:	6030      	str	r0, [r6, #0]
 800e274:	2800      	cmp	r0, #0
 800e276:	d1d5      	bne.n	800e224 <__sfp+0x24>
 800e278:	f7ff ff78 	bl	800e16c <__sfp_lock_release>
 800e27c:	230c      	movs	r3, #12
 800e27e:	603b      	str	r3, [r7, #0]
 800e280:	e7ee      	b.n	800e260 <__sfp+0x60>
 800e282:	bf00      	nop
 800e284:	0800e730 	.word	0x0800e730
 800e288:	ffff0001 	.word	0xffff0001

0800e28c <_fwalk_reent>:
 800e28c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e290:	4606      	mov	r6, r0
 800e292:	4688      	mov	r8, r1
 800e294:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e298:	2700      	movs	r7, #0
 800e29a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e29e:	f1b9 0901 	subs.w	r9, r9, #1
 800e2a2:	d505      	bpl.n	800e2b0 <_fwalk_reent+0x24>
 800e2a4:	6824      	ldr	r4, [r4, #0]
 800e2a6:	2c00      	cmp	r4, #0
 800e2a8:	d1f7      	bne.n	800e29a <_fwalk_reent+0xe>
 800e2aa:	4638      	mov	r0, r7
 800e2ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e2b0:	89ab      	ldrh	r3, [r5, #12]
 800e2b2:	2b01      	cmp	r3, #1
 800e2b4:	d907      	bls.n	800e2c6 <_fwalk_reent+0x3a>
 800e2b6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e2ba:	3301      	adds	r3, #1
 800e2bc:	d003      	beq.n	800e2c6 <_fwalk_reent+0x3a>
 800e2be:	4629      	mov	r1, r5
 800e2c0:	4630      	mov	r0, r6
 800e2c2:	47c0      	blx	r8
 800e2c4:	4307      	orrs	r7, r0
 800e2c6:	3568      	adds	r5, #104	; 0x68
 800e2c8:	e7e9      	b.n	800e29e <_fwalk_reent+0x12>

0800e2ca <__retarget_lock_init_recursive>:
 800e2ca:	4770      	bx	lr

0800e2cc <__retarget_lock_acquire_recursive>:
 800e2cc:	4770      	bx	lr

0800e2ce <__retarget_lock_release_recursive>:
 800e2ce:	4770      	bx	lr

0800e2d0 <__swhatbuf_r>:
 800e2d0:	b570      	push	{r4, r5, r6, lr}
 800e2d2:	460e      	mov	r6, r1
 800e2d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2d8:	2900      	cmp	r1, #0
 800e2da:	b096      	sub	sp, #88	; 0x58
 800e2dc:	4614      	mov	r4, r2
 800e2de:	461d      	mov	r5, r3
 800e2e0:	da08      	bge.n	800e2f4 <__swhatbuf_r+0x24>
 800e2e2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	602a      	str	r2, [r5, #0]
 800e2ea:	061a      	lsls	r2, r3, #24
 800e2ec:	d410      	bmi.n	800e310 <__swhatbuf_r+0x40>
 800e2ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e2f2:	e00e      	b.n	800e312 <__swhatbuf_r+0x42>
 800e2f4:	466a      	mov	r2, sp
 800e2f6:	f000 f951 	bl	800e59c <_fstat_r>
 800e2fa:	2800      	cmp	r0, #0
 800e2fc:	dbf1      	blt.n	800e2e2 <__swhatbuf_r+0x12>
 800e2fe:	9a01      	ldr	r2, [sp, #4]
 800e300:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e304:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e308:	425a      	negs	r2, r3
 800e30a:	415a      	adcs	r2, r3
 800e30c:	602a      	str	r2, [r5, #0]
 800e30e:	e7ee      	b.n	800e2ee <__swhatbuf_r+0x1e>
 800e310:	2340      	movs	r3, #64	; 0x40
 800e312:	2000      	movs	r0, #0
 800e314:	6023      	str	r3, [r4, #0]
 800e316:	b016      	add	sp, #88	; 0x58
 800e318:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e31c <__smakebuf_r>:
 800e31c:	898b      	ldrh	r3, [r1, #12]
 800e31e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e320:	079d      	lsls	r5, r3, #30
 800e322:	4606      	mov	r6, r0
 800e324:	460c      	mov	r4, r1
 800e326:	d507      	bpl.n	800e338 <__smakebuf_r+0x1c>
 800e328:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e32c:	6023      	str	r3, [r4, #0]
 800e32e:	6123      	str	r3, [r4, #16]
 800e330:	2301      	movs	r3, #1
 800e332:	6163      	str	r3, [r4, #20]
 800e334:	b002      	add	sp, #8
 800e336:	bd70      	pop	{r4, r5, r6, pc}
 800e338:	ab01      	add	r3, sp, #4
 800e33a:	466a      	mov	r2, sp
 800e33c:	f7ff ffc8 	bl	800e2d0 <__swhatbuf_r>
 800e340:	9900      	ldr	r1, [sp, #0]
 800e342:	4605      	mov	r5, r0
 800e344:	4630      	mov	r0, r6
 800e346:	f7ff f9db 	bl	800d700 <_malloc_r>
 800e34a:	b948      	cbnz	r0, 800e360 <__smakebuf_r+0x44>
 800e34c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e350:	059a      	lsls	r2, r3, #22
 800e352:	d4ef      	bmi.n	800e334 <__smakebuf_r+0x18>
 800e354:	f023 0303 	bic.w	r3, r3, #3
 800e358:	f043 0302 	orr.w	r3, r3, #2
 800e35c:	81a3      	strh	r3, [r4, #12]
 800e35e:	e7e3      	b.n	800e328 <__smakebuf_r+0xc>
 800e360:	4b0d      	ldr	r3, [pc, #52]	; (800e398 <__smakebuf_r+0x7c>)
 800e362:	62b3      	str	r3, [r6, #40]	; 0x28
 800e364:	89a3      	ldrh	r3, [r4, #12]
 800e366:	6020      	str	r0, [r4, #0]
 800e368:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e36c:	81a3      	strh	r3, [r4, #12]
 800e36e:	9b00      	ldr	r3, [sp, #0]
 800e370:	6163      	str	r3, [r4, #20]
 800e372:	9b01      	ldr	r3, [sp, #4]
 800e374:	6120      	str	r0, [r4, #16]
 800e376:	b15b      	cbz	r3, 800e390 <__smakebuf_r+0x74>
 800e378:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e37c:	4630      	mov	r0, r6
 800e37e:	f000 f91f 	bl	800e5c0 <_isatty_r>
 800e382:	b128      	cbz	r0, 800e390 <__smakebuf_r+0x74>
 800e384:	89a3      	ldrh	r3, [r4, #12]
 800e386:	f023 0303 	bic.w	r3, r3, #3
 800e38a:	f043 0301 	orr.w	r3, r3, #1
 800e38e:	81a3      	strh	r3, [r4, #12]
 800e390:	89a0      	ldrh	r0, [r4, #12]
 800e392:	4305      	orrs	r5, r0
 800e394:	81a5      	strh	r5, [r4, #12]
 800e396:	e7cd      	b.n	800e334 <__smakebuf_r+0x18>
 800e398:	0800e129 	.word	0x0800e129

0800e39c <memmove>:
 800e39c:	4288      	cmp	r0, r1
 800e39e:	b510      	push	{r4, lr}
 800e3a0:	eb01 0402 	add.w	r4, r1, r2
 800e3a4:	d902      	bls.n	800e3ac <memmove+0x10>
 800e3a6:	4284      	cmp	r4, r0
 800e3a8:	4623      	mov	r3, r4
 800e3aa:	d807      	bhi.n	800e3bc <memmove+0x20>
 800e3ac:	1e43      	subs	r3, r0, #1
 800e3ae:	42a1      	cmp	r1, r4
 800e3b0:	d008      	beq.n	800e3c4 <memmove+0x28>
 800e3b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e3b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e3ba:	e7f8      	b.n	800e3ae <memmove+0x12>
 800e3bc:	4402      	add	r2, r0
 800e3be:	4601      	mov	r1, r0
 800e3c0:	428a      	cmp	r2, r1
 800e3c2:	d100      	bne.n	800e3c6 <memmove+0x2a>
 800e3c4:	bd10      	pop	{r4, pc}
 800e3c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e3ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e3ce:	e7f7      	b.n	800e3c0 <memmove+0x24>

0800e3d0 <__malloc_lock>:
 800e3d0:	4801      	ldr	r0, [pc, #4]	; (800e3d8 <__malloc_lock+0x8>)
 800e3d2:	f7ff bf7b 	b.w	800e2cc <__retarget_lock_acquire_recursive>
 800e3d6:	bf00      	nop
 800e3d8:	2000077c 	.word	0x2000077c

0800e3dc <__malloc_unlock>:
 800e3dc:	4801      	ldr	r0, [pc, #4]	; (800e3e4 <__malloc_unlock+0x8>)
 800e3de:	f7ff bf76 	b.w	800e2ce <__retarget_lock_release_recursive>
 800e3e2:	bf00      	nop
 800e3e4:	2000077c 	.word	0x2000077c

0800e3e8 <_realloc_r>:
 800e3e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3ec:	4680      	mov	r8, r0
 800e3ee:	4614      	mov	r4, r2
 800e3f0:	460e      	mov	r6, r1
 800e3f2:	b921      	cbnz	r1, 800e3fe <_realloc_r+0x16>
 800e3f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e3f8:	4611      	mov	r1, r2
 800e3fa:	f7ff b981 	b.w	800d700 <_malloc_r>
 800e3fe:	b92a      	cbnz	r2, 800e40c <_realloc_r+0x24>
 800e400:	f7ff f912 	bl	800d628 <_free_r>
 800e404:	4625      	mov	r5, r4
 800e406:	4628      	mov	r0, r5
 800e408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e40c:	f000 f8fa 	bl	800e604 <_malloc_usable_size_r>
 800e410:	4284      	cmp	r4, r0
 800e412:	4607      	mov	r7, r0
 800e414:	d802      	bhi.n	800e41c <_realloc_r+0x34>
 800e416:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e41a:	d812      	bhi.n	800e442 <_realloc_r+0x5a>
 800e41c:	4621      	mov	r1, r4
 800e41e:	4640      	mov	r0, r8
 800e420:	f7ff f96e 	bl	800d700 <_malloc_r>
 800e424:	4605      	mov	r5, r0
 800e426:	2800      	cmp	r0, #0
 800e428:	d0ed      	beq.n	800e406 <_realloc_r+0x1e>
 800e42a:	42bc      	cmp	r4, r7
 800e42c:	4622      	mov	r2, r4
 800e42e:	4631      	mov	r1, r6
 800e430:	bf28      	it	cs
 800e432:	463a      	movcs	r2, r7
 800e434:	f7fe fc12 	bl	800cc5c <memcpy>
 800e438:	4631      	mov	r1, r6
 800e43a:	4640      	mov	r0, r8
 800e43c:	f7ff f8f4 	bl	800d628 <_free_r>
 800e440:	e7e1      	b.n	800e406 <_realloc_r+0x1e>
 800e442:	4635      	mov	r5, r6
 800e444:	e7df      	b.n	800e406 <_realloc_r+0x1e>

0800e446 <_raise_r>:
 800e446:	291f      	cmp	r1, #31
 800e448:	b538      	push	{r3, r4, r5, lr}
 800e44a:	4604      	mov	r4, r0
 800e44c:	460d      	mov	r5, r1
 800e44e:	d904      	bls.n	800e45a <_raise_r+0x14>
 800e450:	2316      	movs	r3, #22
 800e452:	6003      	str	r3, [r0, #0]
 800e454:	f04f 30ff 	mov.w	r0, #4294967295
 800e458:	bd38      	pop	{r3, r4, r5, pc}
 800e45a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e45c:	b112      	cbz	r2, 800e464 <_raise_r+0x1e>
 800e45e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e462:	b94b      	cbnz	r3, 800e478 <_raise_r+0x32>
 800e464:	4620      	mov	r0, r4
 800e466:	f000 f831 	bl	800e4cc <_getpid_r>
 800e46a:	462a      	mov	r2, r5
 800e46c:	4601      	mov	r1, r0
 800e46e:	4620      	mov	r0, r4
 800e470:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e474:	f000 b818 	b.w	800e4a8 <_kill_r>
 800e478:	2b01      	cmp	r3, #1
 800e47a:	d00a      	beq.n	800e492 <_raise_r+0x4c>
 800e47c:	1c59      	adds	r1, r3, #1
 800e47e:	d103      	bne.n	800e488 <_raise_r+0x42>
 800e480:	2316      	movs	r3, #22
 800e482:	6003      	str	r3, [r0, #0]
 800e484:	2001      	movs	r0, #1
 800e486:	e7e7      	b.n	800e458 <_raise_r+0x12>
 800e488:	2400      	movs	r4, #0
 800e48a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e48e:	4628      	mov	r0, r5
 800e490:	4798      	blx	r3
 800e492:	2000      	movs	r0, #0
 800e494:	e7e0      	b.n	800e458 <_raise_r+0x12>
	...

0800e498 <raise>:
 800e498:	4b02      	ldr	r3, [pc, #8]	; (800e4a4 <raise+0xc>)
 800e49a:	4601      	mov	r1, r0
 800e49c:	6818      	ldr	r0, [r3, #0]
 800e49e:	f7ff bfd2 	b.w	800e446 <_raise_r>
 800e4a2:	bf00      	nop
 800e4a4:	200001ac 	.word	0x200001ac

0800e4a8 <_kill_r>:
 800e4a8:	b538      	push	{r3, r4, r5, lr}
 800e4aa:	4d07      	ldr	r5, [pc, #28]	; (800e4c8 <_kill_r+0x20>)
 800e4ac:	2300      	movs	r3, #0
 800e4ae:	4604      	mov	r4, r0
 800e4b0:	4608      	mov	r0, r1
 800e4b2:	4611      	mov	r1, r2
 800e4b4:	602b      	str	r3, [r5, #0]
 800e4b6:	f7f3 ffb5 	bl	8002424 <_kill>
 800e4ba:	1c43      	adds	r3, r0, #1
 800e4bc:	d102      	bne.n	800e4c4 <_kill_r+0x1c>
 800e4be:	682b      	ldr	r3, [r5, #0]
 800e4c0:	b103      	cbz	r3, 800e4c4 <_kill_r+0x1c>
 800e4c2:	6023      	str	r3, [r4, #0]
 800e4c4:	bd38      	pop	{r3, r4, r5, pc}
 800e4c6:	bf00      	nop
 800e4c8:	20000780 	.word	0x20000780

0800e4cc <_getpid_r>:
 800e4cc:	f7f3 bfa2 	b.w	8002414 <_getpid>

0800e4d0 <__sread>:
 800e4d0:	b510      	push	{r4, lr}
 800e4d2:	460c      	mov	r4, r1
 800e4d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4d8:	f000 f89c 	bl	800e614 <_read_r>
 800e4dc:	2800      	cmp	r0, #0
 800e4de:	bfab      	itete	ge
 800e4e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e4e2:	89a3      	ldrhlt	r3, [r4, #12]
 800e4e4:	181b      	addge	r3, r3, r0
 800e4e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e4ea:	bfac      	ite	ge
 800e4ec:	6563      	strge	r3, [r4, #84]	; 0x54
 800e4ee:	81a3      	strhlt	r3, [r4, #12]
 800e4f0:	bd10      	pop	{r4, pc}

0800e4f2 <__swrite>:
 800e4f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4f6:	461f      	mov	r7, r3
 800e4f8:	898b      	ldrh	r3, [r1, #12]
 800e4fa:	05db      	lsls	r3, r3, #23
 800e4fc:	4605      	mov	r5, r0
 800e4fe:	460c      	mov	r4, r1
 800e500:	4616      	mov	r6, r2
 800e502:	d505      	bpl.n	800e510 <__swrite+0x1e>
 800e504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e508:	2302      	movs	r3, #2
 800e50a:	2200      	movs	r2, #0
 800e50c:	f000 f868 	bl	800e5e0 <_lseek_r>
 800e510:	89a3      	ldrh	r3, [r4, #12]
 800e512:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e516:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e51a:	81a3      	strh	r3, [r4, #12]
 800e51c:	4632      	mov	r2, r6
 800e51e:	463b      	mov	r3, r7
 800e520:	4628      	mov	r0, r5
 800e522:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e526:	f000 b817 	b.w	800e558 <_write_r>

0800e52a <__sseek>:
 800e52a:	b510      	push	{r4, lr}
 800e52c:	460c      	mov	r4, r1
 800e52e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e532:	f000 f855 	bl	800e5e0 <_lseek_r>
 800e536:	1c43      	adds	r3, r0, #1
 800e538:	89a3      	ldrh	r3, [r4, #12]
 800e53a:	bf15      	itete	ne
 800e53c:	6560      	strne	r0, [r4, #84]	; 0x54
 800e53e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e542:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e546:	81a3      	strheq	r3, [r4, #12]
 800e548:	bf18      	it	ne
 800e54a:	81a3      	strhne	r3, [r4, #12]
 800e54c:	bd10      	pop	{r4, pc}

0800e54e <__sclose>:
 800e54e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e552:	f000 b813 	b.w	800e57c <_close_r>
	...

0800e558 <_write_r>:
 800e558:	b538      	push	{r3, r4, r5, lr}
 800e55a:	4d07      	ldr	r5, [pc, #28]	; (800e578 <_write_r+0x20>)
 800e55c:	4604      	mov	r4, r0
 800e55e:	4608      	mov	r0, r1
 800e560:	4611      	mov	r1, r2
 800e562:	2200      	movs	r2, #0
 800e564:	602a      	str	r2, [r5, #0]
 800e566:	461a      	mov	r2, r3
 800e568:	f7f3 ff93 	bl	8002492 <_write>
 800e56c:	1c43      	adds	r3, r0, #1
 800e56e:	d102      	bne.n	800e576 <_write_r+0x1e>
 800e570:	682b      	ldr	r3, [r5, #0]
 800e572:	b103      	cbz	r3, 800e576 <_write_r+0x1e>
 800e574:	6023      	str	r3, [r4, #0]
 800e576:	bd38      	pop	{r3, r4, r5, pc}
 800e578:	20000780 	.word	0x20000780

0800e57c <_close_r>:
 800e57c:	b538      	push	{r3, r4, r5, lr}
 800e57e:	4d06      	ldr	r5, [pc, #24]	; (800e598 <_close_r+0x1c>)
 800e580:	2300      	movs	r3, #0
 800e582:	4604      	mov	r4, r0
 800e584:	4608      	mov	r0, r1
 800e586:	602b      	str	r3, [r5, #0]
 800e588:	f7f3 ff9f 	bl	80024ca <_close>
 800e58c:	1c43      	adds	r3, r0, #1
 800e58e:	d102      	bne.n	800e596 <_close_r+0x1a>
 800e590:	682b      	ldr	r3, [r5, #0]
 800e592:	b103      	cbz	r3, 800e596 <_close_r+0x1a>
 800e594:	6023      	str	r3, [r4, #0]
 800e596:	bd38      	pop	{r3, r4, r5, pc}
 800e598:	20000780 	.word	0x20000780

0800e59c <_fstat_r>:
 800e59c:	b538      	push	{r3, r4, r5, lr}
 800e59e:	4d07      	ldr	r5, [pc, #28]	; (800e5bc <_fstat_r+0x20>)
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	4604      	mov	r4, r0
 800e5a4:	4608      	mov	r0, r1
 800e5a6:	4611      	mov	r1, r2
 800e5a8:	602b      	str	r3, [r5, #0]
 800e5aa:	f7f3 ff9a 	bl	80024e2 <_fstat>
 800e5ae:	1c43      	adds	r3, r0, #1
 800e5b0:	d102      	bne.n	800e5b8 <_fstat_r+0x1c>
 800e5b2:	682b      	ldr	r3, [r5, #0]
 800e5b4:	b103      	cbz	r3, 800e5b8 <_fstat_r+0x1c>
 800e5b6:	6023      	str	r3, [r4, #0]
 800e5b8:	bd38      	pop	{r3, r4, r5, pc}
 800e5ba:	bf00      	nop
 800e5bc:	20000780 	.word	0x20000780

0800e5c0 <_isatty_r>:
 800e5c0:	b538      	push	{r3, r4, r5, lr}
 800e5c2:	4d06      	ldr	r5, [pc, #24]	; (800e5dc <_isatty_r+0x1c>)
 800e5c4:	2300      	movs	r3, #0
 800e5c6:	4604      	mov	r4, r0
 800e5c8:	4608      	mov	r0, r1
 800e5ca:	602b      	str	r3, [r5, #0]
 800e5cc:	f7f3 ff99 	bl	8002502 <_isatty>
 800e5d0:	1c43      	adds	r3, r0, #1
 800e5d2:	d102      	bne.n	800e5da <_isatty_r+0x1a>
 800e5d4:	682b      	ldr	r3, [r5, #0]
 800e5d6:	b103      	cbz	r3, 800e5da <_isatty_r+0x1a>
 800e5d8:	6023      	str	r3, [r4, #0]
 800e5da:	bd38      	pop	{r3, r4, r5, pc}
 800e5dc:	20000780 	.word	0x20000780

0800e5e0 <_lseek_r>:
 800e5e0:	b538      	push	{r3, r4, r5, lr}
 800e5e2:	4d07      	ldr	r5, [pc, #28]	; (800e600 <_lseek_r+0x20>)
 800e5e4:	4604      	mov	r4, r0
 800e5e6:	4608      	mov	r0, r1
 800e5e8:	4611      	mov	r1, r2
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	602a      	str	r2, [r5, #0]
 800e5ee:	461a      	mov	r2, r3
 800e5f0:	f7f3 ff92 	bl	8002518 <_lseek>
 800e5f4:	1c43      	adds	r3, r0, #1
 800e5f6:	d102      	bne.n	800e5fe <_lseek_r+0x1e>
 800e5f8:	682b      	ldr	r3, [r5, #0]
 800e5fa:	b103      	cbz	r3, 800e5fe <_lseek_r+0x1e>
 800e5fc:	6023      	str	r3, [r4, #0]
 800e5fe:	bd38      	pop	{r3, r4, r5, pc}
 800e600:	20000780 	.word	0x20000780

0800e604 <_malloc_usable_size_r>:
 800e604:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e608:	1f18      	subs	r0, r3, #4
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	bfbc      	itt	lt
 800e60e:	580b      	ldrlt	r3, [r1, r0]
 800e610:	18c0      	addlt	r0, r0, r3
 800e612:	4770      	bx	lr

0800e614 <_read_r>:
 800e614:	b538      	push	{r3, r4, r5, lr}
 800e616:	4d07      	ldr	r5, [pc, #28]	; (800e634 <_read_r+0x20>)
 800e618:	4604      	mov	r4, r0
 800e61a:	4608      	mov	r0, r1
 800e61c:	4611      	mov	r1, r2
 800e61e:	2200      	movs	r2, #0
 800e620:	602a      	str	r2, [r5, #0]
 800e622:	461a      	mov	r2, r3
 800e624:	f7f3 ff18 	bl	8002458 <_read>
 800e628:	1c43      	adds	r3, r0, #1
 800e62a:	d102      	bne.n	800e632 <_read_r+0x1e>
 800e62c:	682b      	ldr	r3, [r5, #0]
 800e62e:	b103      	cbz	r3, 800e632 <_read_r+0x1e>
 800e630:	6023      	str	r3, [r4, #0]
 800e632:	bd38      	pop	{r3, r4, r5, pc}
 800e634:	20000780 	.word	0x20000780

0800e638 <_init>:
 800e638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e63a:	bf00      	nop
 800e63c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e63e:	bc08      	pop	{r3}
 800e640:	469e      	mov	lr, r3
 800e642:	4770      	bx	lr

0800e644 <_fini>:
 800e644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e646:	bf00      	nop
 800e648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e64a:	bc08      	pop	{r3}
 800e64c:	469e      	mov	lr, r3
 800e64e:	4770      	bx	lr
