
qpc_tetris.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e24  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f4  08003ee4  08003ee4  00004ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040d8  080040d8  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080040d8  080040d8  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080040d8  080040d8  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040d8  080040d8  000050d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080040dc  080040dc  000050dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080040e0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000041c  2000000c  080040ec  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000428  080040ec  00006428  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a165  00000000  00000000  00006034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000348f  00000000  00000000  00010199  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000910  00000000  00000000  00013628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006a5  00000000  00000000  00013f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012ad6  00000000  00000000  000145dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb35  00000000  00000000  000270b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006f523  00000000  00000000  00032be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a210b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001bf8  00000000  00000000  000a2150  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000a3d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003ecc 	.word	0x08003ecc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003ecc 	.word	0x08003ecc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <Q_PRIO>:
    void QF_onContextSw(
        QActive * prev,
        QActive * next);
#endif // def QF_ON_CONTEXT_SW

static inline QPrioSpec Q_PRIO(uint8_t const prio, uint8_t const pthre) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
 800022c:	1dbb      	adds	r3, r7, #6
 800022e:	1c0a      	adds	r2, r1, #0
 8000230:	701a      	strb	r2, [r3, #0]
    // combine the QF prio. preemption-threshld pthre in the upper byte
    return (QPrioSpec)((uint32_t)prio | ((uint32_t)pthre << 8U));
 8000232:	1dfb      	adds	r3, r7, #7
 8000234:	781b      	ldrb	r3, [r3, #0]
 8000236:	b29a      	uxth	r2, r3
 8000238:	1dbb      	adds	r3, r7, #6
 800023a:	781b      	ldrb	r3, [r3, #0]
 800023c:	b29b      	uxth	r3, r3
 800023e:	021b      	lsls	r3, r3, #8
 8000240:	b29b      	uxth	r3, r3
 8000242:	4313      	orrs	r3, r2
 8000244:	b29b      	uxth	r3, r3
}
 8000246:	0018      	movs	r0, r3
 8000248:	46bd      	mov	sp, r7
 800024a:	b002      	add	sp, #8
 800024c:	bd80      	pop	{r7, pc}
	...

08000250 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b082      	sub	sp, #8
 8000254:	af00      	add	r7, sp, #0
 8000256:	0002      	movs	r2, r0
 8000258:	1dfb      	adds	r3, r7, #7
 800025a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800025c:	1dfb      	adds	r3, r7, #7
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	2b7f      	cmp	r3, #127	@ 0x7f
 8000262:	d809      	bhi.n	8000278 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000264:	1dfb      	adds	r3, r7, #7
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	001a      	movs	r2, r3
 800026a:	231f      	movs	r3, #31
 800026c:	401a      	ands	r2, r3
 800026e:	4b04      	ldr	r3, [pc, #16]	@ (8000280 <__NVIC_EnableIRQ+0x30>)
 8000270:	2101      	movs	r1, #1
 8000272:	4091      	lsls	r1, r2
 8000274:	000a      	movs	r2, r1
 8000276:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000278:	46c0      	nop			@ (mov r8, r8)
 800027a:	46bd      	mov	sp, r7
 800027c:	b002      	add	sp, #8
 800027e:	bd80      	pop	{r7, pc}
 8000280:	e000e100 	.word	0xe000e100

08000284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000284:	b590      	push	{r4, r7, lr}
 8000286:	b083      	sub	sp, #12
 8000288:	af00      	add	r7, sp, #0
 800028a:	0002      	movs	r2, r0
 800028c:	6039      	str	r1, [r7, #0]
 800028e:	1dfb      	adds	r3, r7, #7
 8000290:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000292:	1dfb      	adds	r3, r7, #7
 8000294:	781b      	ldrb	r3, [r3, #0]
 8000296:	2b7f      	cmp	r3, #127	@ 0x7f
 8000298:	d828      	bhi.n	80002ec <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800029a:	4a2f      	ldr	r2, [pc, #188]	@ (8000358 <__NVIC_SetPriority+0xd4>)
 800029c:	1dfb      	adds	r3, r7, #7
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	b25b      	sxtb	r3, r3
 80002a2:	089b      	lsrs	r3, r3, #2
 80002a4:	33c0      	adds	r3, #192	@ 0xc0
 80002a6:	009b      	lsls	r3, r3, #2
 80002a8:	589b      	ldr	r3, [r3, r2]
 80002aa:	1dfa      	adds	r2, r7, #7
 80002ac:	7812      	ldrb	r2, [r2, #0]
 80002ae:	0011      	movs	r1, r2
 80002b0:	2203      	movs	r2, #3
 80002b2:	400a      	ands	r2, r1
 80002b4:	00d2      	lsls	r2, r2, #3
 80002b6:	21ff      	movs	r1, #255	@ 0xff
 80002b8:	4091      	lsls	r1, r2
 80002ba:	000a      	movs	r2, r1
 80002bc:	43d2      	mvns	r2, r2
 80002be:	401a      	ands	r2, r3
 80002c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002c2:	683b      	ldr	r3, [r7, #0]
 80002c4:	019b      	lsls	r3, r3, #6
 80002c6:	22ff      	movs	r2, #255	@ 0xff
 80002c8:	401a      	ands	r2, r3
 80002ca:	1dfb      	adds	r3, r7, #7
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	0018      	movs	r0, r3
 80002d0:	2303      	movs	r3, #3
 80002d2:	4003      	ands	r3, r0
 80002d4:	00db      	lsls	r3, r3, #3
 80002d6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002d8:	481f      	ldr	r0, [pc, #124]	@ (8000358 <__NVIC_SetPriority+0xd4>)
 80002da:	1dfb      	adds	r3, r7, #7
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	b25b      	sxtb	r3, r3
 80002e0:	089b      	lsrs	r3, r3, #2
 80002e2:	430a      	orrs	r2, r1
 80002e4:	33c0      	adds	r3, #192	@ 0xc0
 80002e6:	009b      	lsls	r3, r3, #2
 80002e8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80002ea:	e031      	b.n	8000350 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ec:	4a1b      	ldr	r2, [pc, #108]	@ (800035c <__NVIC_SetPriority+0xd8>)
 80002ee:	1dfb      	adds	r3, r7, #7
 80002f0:	781b      	ldrb	r3, [r3, #0]
 80002f2:	0019      	movs	r1, r3
 80002f4:	230f      	movs	r3, #15
 80002f6:	400b      	ands	r3, r1
 80002f8:	3b08      	subs	r3, #8
 80002fa:	089b      	lsrs	r3, r3, #2
 80002fc:	3306      	adds	r3, #6
 80002fe:	009b      	lsls	r3, r3, #2
 8000300:	18d3      	adds	r3, r2, r3
 8000302:	3304      	adds	r3, #4
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	1dfa      	adds	r2, r7, #7
 8000308:	7812      	ldrb	r2, [r2, #0]
 800030a:	0011      	movs	r1, r2
 800030c:	2203      	movs	r2, #3
 800030e:	400a      	ands	r2, r1
 8000310:	00d2      	lsls	r2, r2, #3
 8000312:	21ff      	movs	r1, #255	@ 0xff
 8000314:	4091      	lsls	r1, r2
 8000316:	000a      	movs	r2, r1
 8000318:	43d2      	mvns	r2, r2
 800031a:	401a      	ands	r2, r3
 800031c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800031e:	683b      	ldr	r3, [r7, #0]
 8000320:	019b      	lsls	r3, r3, #6
 8000322:	22ff      	movs	r2, #255	@ 0xff
 8000324:	401a      	ands	r2, r3
 8000326:	1dfb      	adds	r3, r7, #7
 8000328:	781b      	ldrb	r3, [r3, #0]
 800032a:	0018      	movs	r0, r3
 800032c:	2303      	movs	r3, #3
 800032e:	4003      	ands	r3, r0
 8000330:	00db      	lsls	r3, r3, #3
 8000332:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000334:	4809      	ldr	r0, [pc, #36]	@ (800035c <__NVIC_SetPriority+0xd8>)
 8000336:	1dfb      	adds	r3, r7, #7
 8000338:	781b      	ldrb	r3, [r3, #0]
 800033a:	001c      	movs	r4, r3
 800033c:	230f      	movs	r3, #15
 800033e:	4023      	ands	r3, r4
 8000340:	3b08      	subs	r3, #8
 8000342:	089b      	lsrs	r3, r3, #2
 8000344:	430a      	orrs	r2, r1
 8000346:	3306      	adds	r3, #6
 8000348:	009b      	lsls	r3, r3, #2
 800034a:	18c3      	adds	r3, r0, r3
 800034c:	3304      	adds	r3, #4
 800034e:	601a      	str	r2, [r3, #0]
}
 8000350:	46c0      	nop			@ (mov r8, r8)
 8000352:	46bd      	mov	sp, r7
 8000354:	b003      	add	sp, #12
 8000356:	bd90      	pop	{r4, r7, pc}
 8000358:	e000e100 	.word	0xe000e100
 800035c:	e000ed00 	.word	0xe000ed00

08000360 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	1e5a      	subs	r2, r3, #1
 800036c:	2380      	movs	r3, #128	@ 0x80
 800036e:	045b      	lsls	r3, r3, #17
 8000370:	429a      	cmp	r2, r3
 8000372:	d301      	bcc.n	8000378 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000374:	2301      	movs	r3, #1
 8000376:	e010      	b.n	800039a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000378:	4b0a      	ldr	r3, [pc, #40]	@ (80003a4 <SysTick_Config+0x44>)
 800037a:	687a      	ldr	r2, [r7, #4]
 800037c:	3a01      	subs	r2, #1
 800037e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000380:	2301      	movs	r3, #1
 8000382:	425b      	negs	r3, r3
 8000384:	2103      	movs	r1, #3
 8000386:	0018      	movs	r0, r3
 8000388:	f7ff ff7c 	bl	8000284 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800038c:	4b05      	ldr	r3, [pc, #20]	@ (80003a4 <SysTick_Config+0x44>)
 800038e:	2200      	movs	r2, #0
 8000390:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000392:	4b04      	ldr	r3, [pc, #16]	@ (80003a4 <SysTick_Config+0x44>)
 8000394:	2207      	movs	r2, #7
 8000396:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000398:	2300      	movs	r3, #0
}
 800039a:	0018      	movs	r0, r3
 800039c:	46bd      	mov	sp, r7
 800039e:	b002      	add	sp, #8
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	46c0      	nop			@ (mov r8, r8)
 80003a4:	e000e010 	.word	0xe000e010

080003a8 <Q_onError>:
#endif

//============================================================================
// Error handler and ISRs...

Q_NORETURN Q_onError(char const * const module, int_t const id) {
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
 80003b0:	6039      	str	r1, [r7, #0]
    Q_UNUSED_PAR(id);
    QS_ASSERTION(module, id, 10000U);

#ifndef NDEBUG
    // light up the user LED
    GPIOA->BSRR = (1U << LD4_PIN);  // turn LED on
 80003b2:	23a0      	movs	r3, #160	@ 0xa0
 80003b4:	05db      	lsls	r3, r3, #23
 80003b6:	2220      	movs	r2, #32
 80003b8:	619a      	str	r2, [r3, #24]
    // for debugging, hang on in an endless loop...
    for (;;) {
 80003ba:	46c0      	nop			@ (mov r8, r8)
 80003bc:	e7fd      	b.n	80003ba <Q_onError+0x12>
	...

080003c0 <SysTick_Handler>:
}

// ISRs used in the application ============================================

void SysTick_Handler(void); // prototype
void SysTick_Handler(void) {
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
    QK_ISR_ENTRY();   // inform QK about entering an ISR

    QTIMEEVT_TICK_X(0U, &l_SysTick_Handler); // time events at rate 0
 80003c6:	2100      	movs	r1, #0
 80003c8:	2000      	movs	r0, #0
 80003ca:	f003 fa8f 	bl	80038ec <QTimeEvt_tick_>
    static struct {
        uint32_t depressed;
        uint32_t previous;
    } buttons = { 0U, 0U };

    uint32_t current = ~GPIOC->IDR; // read Port C with state of Button B1
 80003ce:	4b25      	ldr	r3, [pc, #148]	@ (8000464 <SysTick_Handler+0xa4>)
 80003d0:	691b      	ldr	r3, [r3, #16]
 80003d2:	43db      	mvns	r3, r3
 80003d4:	607b      	str	r3, [r7, #4]
    uint32_t tmp = buttons.depressed; // save the depressed buttons
 80003d6:	4b24      	ldr	r3, [pc, #144]	@ (8000468 <SysTick_Handler+0xa8>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	603b      	str	r3, [r7, #0]
    buttons.depressed |= (buttons.previous & current); // set depressed
 80003dc:	4b22      	ldr	r3, [pc, #136]	@ (8000468 <SysTick_Handler+0xa8>)
 80003de:	681a      	ldr	r2, [r3, #0]
 80003e0:	4b21      	ldr	r3, [pc, #132]	@ (8000468 <SysTick_Handler+0xa8>)
 80003e2:	685b      	ldr	r3, [r3, #4]
 80003e4:	6879      	ldr	r1, [r7, #4]
 80003e6:	400b      	ands	r3, r1
 80003e8:	431a      	orrs	r2, r3
 80003ea:	4b1f      	ldr	r3, [pc, #124]	@ (8000468 <SysTick_Handler+0xa8>)
 80003ec:	601a      	str	r2, [r3, #0]
    buttons.depressed &= (buttons.previous | current); // clear released
 80003ee:	4b1e      	ldr	r3, [pc, #120]	@ (8000468 <SysTick_Handler+0xa8>)
 80003f0:	681a      	ldr	r2, [r3, #0]
 80003f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000468 <SysTick_Handler+0xa8>)
 80003f4:	6859      	ldr	r1, [r3, #4]
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	430b      	orrs	r3, r1
 80003fa:	401a      	ands	r2, r3
 80003fc:	4b1a      	ldr	r3, [pc, #104]	@ (8000468 <SysTick_Handler+0xa8>)
 80003fe:	601a      	str	r2, [r3, #0]
    buttons.previous   = current; // update the history
 8000400:	4b19      	ldr	r3, [pc, #100]	@ (8000468 <SysTick_Handler+0xa8>)
 8000402:	687a      	ldr	r2, [r7, #4]
 8000404:	605a      	str	r2, [r3, #4]
    tmp ^= buttons.depressed;     // changed debounced depressed
 8000406:	4b18      	ldr	r3, [pc, #96]	@ (8000468 <SysTick_Handler+0xa8>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	683a      	ldr	r2, [r7, #0]
 800040c:	4053      	eors	r3, r2
 800040e:	603b      	str	r3, [r7, #0]
    current = buttons.depressed;
 8000410:	4b15      	ldr	r3, [pc, #84]	@ (8000468 <SysTick_Handler+0xa8>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	607b      	str	r3, [r7, #4]

    if ((tmp & (1U << B1_PIN)) != 0U) { // debounced B1 state changed?
 8000416:	683a      	ldr	r2, [r7, #0]
 8000418:	2380      	movs	r3, #128	@ 0x80
 800041a:	019b      	lsls	r3, r3, #6
 800041c:	4013      	ands	r3, r2
 800041e:	d011      	beq.n	8000444 <SysTick_Handler+0x84>
        if ((current & (1U << B1_PIN)) != 0U) { // is B1 depressed?
 8000420:	687a      	ldr	r2, [r7, #4]
 8000422:	2380      	movs	r3, #128	@ 0x80
 8000424:	019b      	lsls	r3, r3, #6
 8000426:	4013      	ands	r3, r2
 8000428:	d006      	beq.n	8000438 <SysTick_Handler+0x78>
            static QEvt const pauseEvt = QEVT_INITIALIZER(PAUSE_SIG);
            QACTIVE_PUBLISH(&pauseEvt, &l_SysTick_Handler);
 800042a:	4b10      	ldr	r3, [pc, #64]	@ (800046c <SysTick_Handler+0xac>)
 800042c:	2200      	movs	r2, #0
 800042e:	2100      	movs	r1, #0
 8000430:	0018      	movs	r0, r3
 8000432:	f002 feff 	bl	8003234 <QActive_publish_>
 8000436:	e005      	b.n	8000444 <SysTick_Handler+0x84>
        }
        else { // the button is released
            static QEvt const serveEvt = QEVT_INITIALIZER(SERVE_SIG);
            QACTIVE_PUBLISH(&serveEvt, &l_SysTick_Handler);
 8000438:	4b0d      	ldr	r3, [pc, #52]	@ (8000470 <SysTick_Handler+0xb0>)
 800043a:	2200      	movs	r2, #0
 800043c:	2100      	movs	r1, #0
 800043e:	0018      	movs	r0, r3
 8000440:	f002 fef8 	bl	8003234 <QActive_publish_>
#ifdef Q_SPY
    tmp = SysTick->CTRL; // clear CTRL_COUNTFLAG
    QS_tickTime_ += QS_tickPeriod_; // account for the clock rollover
#endif

    QK_ISR_EXIT();  // inform QK about exiting an ISR
 8000444:	f001 feb0 	bl	80021a8 <QF_int_disable_>
 8000448:	f003 fb78 	bl	8003b3c <QK_sched_>
 800044c:	1e03      	subs	r3, r0, #0
 800044e:	d003      	beq.n	8000458 <SysTick_Handler+0x98>
 8000450:	4b08      	ldr	r3, [pc, #32]	@ (8000474 <SysTick_Handler+0xb4>)
 8000452:	2280      	movs	r2, #128	@ 0x80
 8000454:	0552      	lsls	r2, r2, #21
 8000456:	601a      	str	r2, [r3, #0]
 8000458:	f001 feb6 	bl	80021c8 <QF_int_enable_>
}
 800045c:	46c0      	nop			@ (mov r8, r8)
 800045e:	46bd      	mov	sp, r7
 8000460:	b002      	add	sp, #8
 8000462:	bd80      	pop	{r7, pc}
 8000464:	50000800 	.word	0x50000800
 8000468:	2000002c 	.word	0x2000002c
 800046c:	08003f20 	.word	0x08003f20
 8000470:	08003f28 	.word	0x08003f28
 8000474:	e000ed04 	.word	0xe000ed04

08000478 <EXTI0_1_IRQHandler>:
//............................................................................
// interrupt handler for testing preemptions in QK
void EXTI0_1_IRQHandler(void); // prototype
void EXTI0_1_IRQHandler(void) {
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
    QK_ISR_ENTRY();   // inform QK about entering an ISR

    static QEvt const testEvt = QEVT_INITIALIZER(TEST_SIG);
    QACTIVE_POST(AO_Table, &testEvt, &l_EXTI0_1_IRQHandler);
 800047c:	4b0a      	ldr	r3, [pc, #40]	@ (80004a8 <EXTI0_1_IRQHandler+0x30>)
 800047e:	6818      	ldr	r0, [r3, #0]
 8000480:	4a0a      	ldr	r2, [pc, #40]	@ (80004ac <EXTI0_1_IRQHandler+0x34>)
 8000482:	490b      	ldr	r1, [pc, #44]	@ (80004b0 <EXTI0_1_IRQHandler+0x38>)
 8000484:	2300      	movs	r3, #0
 8000486:	f002 fab3 	bl	80029f0 <QActive_post_>

    QK_ISR_EXIT();    // inform QK about exiting an ISR
 800048a:	f001 fe8d 	bl	80021a8 <QF_int_disable_>
 800048e:	f003 fb55 	bl	8003b3c <QK_sched_>
 8000492:	1e03      	subs	r3, r0, #0
 8000494:	d003      	beq.n	800049e <EXTI0_1_IRQHandler+0x26>
 8000496:	4b07      	ldr	r3, [pc, #28]	@ (80004b4 <EXTI0_1_IRQHandler+0x3c>)
 8000498:	2280      	movs	r2, #128	@ 0x80
 800049a:	0552      	lsls	r2, r2, #21
 800049c:	601a      	str	r2, [r3, #0]
 800049e:	f001 fe93 	bl	80021c8 <QF_int_enable_>
}
 80004a2:	46c0      	nop			@ (mov r8, r8)
 80004a4:	46bd      	mov	sp, r7
 80004a6:	bd80      	pop	{r7, pc}
 80004a8:	08003fe0 	.word	0x08003fe0
 80004ac:	0000ffff 	.word	0x0000ffff
 80004b0:	08003f30 	.word	0x08003f30
 80004b4:	e000ed04 	.word	0xe000ed04

080004b8 <BSP_init>:


//============================================================================
// BSP functions...

void BSP_init(void) {
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
    // Configure the MPU to prevent NULL-pointer dereferencing ...
    MPU->RBAR = 0x0U                          // base address (NULL)
 80004bc:	4b30      	ldr	r3, [pc, #192]	@ (8000580 <BSP_init+0xc8>)
 80004be:	2217      	movs	r2, #23
 80004c0:	60da      	str	r2, [r3, #12]
                | MPU_RBAR_VALID_Msk          // valid region
                | (MPU_RBAR_REGION_Msk & 7U); // region #7
    MPU->RASR = (7U << MPU_RASR_SIZE_Pos)     // 2^(7+1) region
 80004c2:	4b2f      	ldr	r3, [pc, #188]	@ (8000580 <BSP_init+0xc8>)
 80004c4:	220f      	movs	r2, #15
 80004c6:	611a      	str	r2, [r3, #16]
                | (0x0U << MPU_RASR_AP_Pos)   // no-access region
                | MPU_RASR_ENABLE_Msk;        // region enable
    MPU->CTRL = MPU_CTRL_PRIVDEFENA_Msk       // enable background region
 80004c8:	4b2d      	ldr	r3, [pc, #180]	@ (8000580 <BSP_init+0xc8>)
 80004ca:	2205      	movs	r2, #5
 80004cc:	605a      	str	r2, [r3, #4]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80004ce:	f3bf 8f6f 	isb	sy
}
 80004d2:	46c0      	nop			@ (mov r8, r8)
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80004d4:	f3bf 8f4f 	dsb	sy
}
 80004d8:	46c0      	nop			@ (mov r8, r8)
    __ISB();
    __DSB();

    // NOTE: SystemInit() has been already called from the startup code
    // but SystemCoreClock needs to be updated
    SystemCoreClockUpdate();
 80004da:	f000 fbe5 	bl	8000ca8 <SystemCoreClockUpdate>

    // enable GPIOA clock port for the LED LD4
    RCC->IOPENR |= (1U << 0U);
 80004de:	4b29      	ldr	r3, [pc, #164]	@ (8000584 <BSP_init+0xcc>)
 80004e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80004e2:	4b28      	ldr	r3, [pc, #160]	@ (8000584 <BSP_init+0xcc>)
 80004e4:	2101      	movs	r1, #1
 80004e6:	430a      	orrs	r2, r1
 80004e8:	635a      	str	r2, [r3, #52]	@ 0x34

    // set all used GPIOA pins as push-pull output, no pull-up, pull-down
    GPIOA->MODER   &= ~(3U << 2U*LD4_PIN);
 80004ea:	23a0      	movs	r3, #160	@ 0xa0
 80004ec:	05db      	lsls	r3, r3, #23
 80004ee:	681a      	ldr	r2, [r3, #0]
 80004f0:	23a0      	movs	r3, #160	@ 0xa0
 80004f2:	05db      	lsls	r3, r3, #23
 80004f4:	4924      	ldr	r1, [pc, #144]	@ (8000588 <BSP_init+0xd0>)
 80004f6:	400a      	ands	r2, r1
 80004f8:	601a      	str	r2, [r3, #0]
    GPIOA->MODER   |=  (1U << 2U*LD4_PIN);
 80004fa:	23a0      	movs	r3, #160	@ 0xa0
 80004fc:	05db      	lsls	r3, r3, #23
 80004fe:	681a      	ldr	r2, [r3, #0]
 8000500:	23a0      	movs	r3, #160	@ 0xa0
 8000502:	05db      	lsls	r3, r3, #23
 8000504:	2180      	movs	r1, #128	@ 0x80
 8000506:	00c9      	lsls	r1, r1, #3
 8000508:	430a      	orrs	r2, r1
 800050a:	601a      	str	r2, [r3, #0]
    GPIOA->OTYPER  &= ~(1U <<    LD4_PIN);
 800050c:	23a0      	movs	r3, #160	@ 0xa0
 800050e:	05db      	lsls	r3, r3, #23
 8000510:	685a      	ldr	r2, [r3, #4]
 8000512:	23a0      	movs	r3, #160	@ 0xa0
 8000514:	05db      	lsls	r3, r3, #23
 8000516:	2120      	movs	r1, #32
 8000518:	438a      	bics	r2, r1
 800051a:	605a      	str	r2, [r3, #4]
    GPIOA->OSPEEDR &= ~(3U << 2U*LD4_PIN);
 800051c:	23a0      	movs	r3, #160	@ 0xa0
 800051e:	05db      	lsls	r3, r3, #23
 8000520:	689a      	ldr	r2, [r3, #8]
 8000522:	23a0      	movs	r3, #160	@ 0xa0
 8000524:	05db      	lsls	r3, r3, #23
 8000526:	4918      	ldr	r1, [pc, #96]	@ (8000588 <BSP_init+0xd0>)
 8000528:	400a      	ands	r2, r1
 800052a:	609a      	str	r2, [r3, #8]
    GPIOA->OSPEEDR |=  (1U << 2U*LD4_PIN);
 800052c:	23a0      	movs	r3, #160	@ 0xa0
 800052e:	05db      	lsls	r3, r3, #23
 8000530:	689a      	ldr	r2, [r3, #8]
 8000532:	23a0      	movs	r3, #160	@ 0xa0
 8000534:	05db      	lsls	r3, r3, #23
 8000536:	2180      	movs	r1, #128	@ 0x80
 8000538:	00c9      	lsls	r1, r1, #3
 800053a:	430a      	orrs	r2, r1
 800053c:	609a      	str	r2, [r3, #8]
    GPIOA->PUPDR   &= ~(3U << 2U*LD4_PIN);
 800053e:	23a0      	movs	r3, #160	@ 0xa0
 8000540:	05db      	lsls	r3, r3, #23
 8000542:	68da      	ldr	r2, [r3, #12]
 8000544:	23a0      	movs	r3, #160	@ 0xa0
 8000546:	05db      	lsls	r3, r3, #23
 8000548:	490f      	ldr	r1, [pc, #60]	@ (8000588 <BSP_init+0xd0>)
 800054a:	400a      	ands	r2, r1
 800054c:	60da      	str	r2, [r3, #12]

    // enable GPIOC clock port for the Button B1
    RCC->IOPENR |=  (1U << 2U);
 800054e:	4b0d      	ldr	r3, [pc, #52]	@ (8000584 <BSP_init+0xcc>)
 8000550:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000552:	4b0c      	ldr	r3, [pc, #48]	@ (8000584 <BSP_init+0xcc>)
 8000554:	2104      	movs	r1, #4
 8000556:	430a      	orrs	r2, r1
 8000558:	635a      	str	r2, [r3, #52]	@ 0x34

    // configure Button B1 pin on GPIOC as input, no pull-up, pull-down
    GPIOC->MODER &= ~(3U << 2U*B1_PIN);
 800055a:	4b0c      	ldr	r3, [pc, #48]	@ (800058c <BSP_init+0xd4>)
 800055c:	681a      	ldr	r2, [r3, #0]
 800055e:	4b0b      	ldr	r3, [pc, #44]	@ (800058c <BSP_init+0xd4>)
 8000560:	490b      	ldr	r1, [pc, #44]	@ (8000590 <BSP_init+0xd8>)
 8000562:	400a      	ands	r2, r1
 8000564:	601a      	str	r2, [r3, #0]
    GPIOC->PUPDR &= ~(3U << 2U*B1_PIN);
 8000566:	4b09      	ldr	r3, [pc, #36]	@ (800058c <BSP_init+0xd4>)
 8000568:	68da      	ldr	r2, [r3, #12]
 800056a:	4b08      	ldr	r3, [pc, #32]	@ (800058c <BSP_init+0xd4>)
 800056c:	4908      	ldr	r1, [pc, #32]	@ (8000590 <BSP_init+0xd8>)
 800056e:	400a      	ands	r2, r1
 8000570:	60da      	str	r2, [r3, #12]

    BSP_randomSeed(1234U); // seed the random number generator
 8000572:	4b08      	ldr	r3, [pc, #32]	@ (8000594 <BSP_init+0xdc>)
 8000574:	0018      	movs	r0, r3
 8000576:	f000 f893 	bl	80006a0 <BSP_randomSeed>
    QS_ONLY(produce_sig_dict());

    // setup the QS filters...
    QS_GLB_FILTER(QS_GRP_ALL);   // all records
    QS_GLB_FILTER(-QS_QF_TICK);      // exclude the clock tick
}
 800057a:	46c0      	nop			@ (mov r8, r8)
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	e000ed90 	.word	0xe000ed90
 8000584:	40021000 	.word	0x40021000
 8000588:	fffff3ff 	.word	0xfffff3ff
 800058c:	50000800 	.word	0x50000800
 8000590:	f3ffffff 	.word	0xf3ffffff
 8000594:	000004d2 	.word	0x000004d2

08000598 <BSP_start>:
//............................................................................
void BSP_start(void) {
 8000598:	b590      	push	{r4, r7, lr}
 800059a:	b087      	sub	sp, #28
 800059c:	af04      	add	r7, sp, #16
    // initialize event pools
    static QF_MPOOL_EL(TableEvt) smlPoolSto[2*N_PHILO];
    QF_poolInit(smlPoolSto, sizeof(smlPoolSto), sizeof(smlPoolSto[0]));
 800059e:	4b28      	ldr	r3, [pc, #160]	@ (8000640 <BSP_start+0xa8>)
 80005a0:	220c      	movs	r2, #12
 80005a2:	2178      	movs	r1, #120	@ 0x78
 80005a4:	0018      	movs	r0, r3
 80005a6:	f002 fb51 	bl	8002c4c <QF_poolInit>

    // initialize publish-subscribe
    static QSubscrList subscrSto[MAX_PUB_SIG];
    QActive_psInit(subscrSto, Q_DIM(subscrSto));
 80005aa:	4b26      	ldr	r3, [pc, #152]	@ (8000644 <BSP_start+0xac>)
 80005ac:	2109      	movs	r1, #9
 80005ae:	0018      	movs	r0, r3
 80005b0:	f002 fe08 	bl	80031c4 <QActive_psInit>

    // instantiate and start AOs/threads...

    static QEvtPtr philoQueueSto[N_PHILO][10];
    for (uint8_t n = 0U; n < N_PHILO; ++n) {
 80005b4:	1dfb      	adds	r3, r7, #7
 80005b6:	2200      	movs	r2, #0
 80005b8:	701a      	strb	r2, [r3, #0]
 80005ba:	e02a      	b.n	8000612 <BSP_start+0x7a>
        Philo_ctor(n);
 80005bc:	1dfb      	adds	r3, r7, #7
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	0018      	movs	r0, r3
 80005c2:	f000 f9c7 	bl	8000954 <Philo_ctor>
        QActive_start(AO_Philo[n],
 80005c6:	1dfb      	adds	r3, r7, #7
 80005c8:	781a      	ldrb	r2, [r3, #0]
 80005ca:	4b1f      	ldr	r3, [pc, #124]	@ (8000648 <BSP_start+0xb0>)
 80005cc:	0092      	lsls	r2, r2, #2
 80005ce:	58d4      	ldr	r4, [r2, r3]
 80005d0:	1dfb      	adds	r3, r7, #7
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	3303      	adds	r3, #3
 80005d6:	b2db      	uxtb	r3, r3
 80005d8:	2107      	movs	r1, #7
 80005da:	0018      	movs	r0, r3
 80005dc:	f7ff fe20 	bl	8000220 <Q_PRIO>
 80005e0:	0003      	movs	r3, r0
 80005e2:	0019      	movs	r1, r3

            // NOTE: set the preemption-threshold of all Philos to
            // the same level, so that they cannot preempt each other.
            Q_PRIO(n + 3U, N_PHILO + 2U), // QF-prio/pre-thre.

            philoQueueSto[n],        // event queue storage
 80005e4:	1dfb      	adds	r3, r7, #7
 80005e6:	781a      	ldrb	r2, [r3, #0]
 80005e8:	0013      	movs	r3, r2
 80005ea:	009b      	lsls	r3, r3, #2
 80005ec:	189b      	adds	r3, r3, r2
 80005ee:	00db      	lsls	r3, r3, #3
 80005f0:	4a16      	ldr	r2, [pc, #88]	@ (800064c <BSP_start+0xb4>)
 80005f2:	189a      	adds	r2, r3, r2
        QActive_start(AO_Philo[n],
 80005f4:	2300      	movs	r3, #0
 80005f6:	9302      	str	r3, [sp, #8]
 80005f8:	2300      	movs	r3, #0
 80005fa:	9301      	str	r3, [sp, #4]
 80005fc:	2300      	movs	r3, #0
 80005fe:	9300      	str	r3, [sp, #0]
 8000600:	230a      	movs	r3, #10
 8000602:	0020      	movs	r0, r4
 8000604:	f003 fbe2 	bl	8003dcc <QActive_start>
    for (uint8_t n = 0U; n < N_PHILO; ++n) {
 8000608:	1dfb      	adds	r3, r7, #7
 800060a:	1dfa      	adds	r2, r7, #7
 800060c:	7812      	ldrb	r2, [r2, #0]
 800060e:	3201      	adds	r2, #1
 8000610:	701a      	strb	r2, [r3, #0]
 8000612:	1dfb      	adds	r3, r7, #7
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	2b04      	cmp	r3, #4
 8000618:	d9d0      	bls.n	80005bc <BSP_start+0x24>
            (void *)0, 0U,           // no stack storage
            (void *)0);              // no initialization param
    }

    static QEvtPtr tableQueueSto[N_PHILO];
    Table_ctor();
 800061a:	f000 fbcb 	bl	8000db4 <Table_ctor>
    QActive_start(AO_Table,
 800061e:	4b0c      	ldr	r3, [pc, #48]	@ (8000650 <BSP_start+0xb8>)
 8000620:	6818      	ldr	r0, [r3, #0]
 8000622:	4a0c      	ldr	r2, [pc, #48]	@ (8000654 <BSP_start+0xbc>)
 8000624:	2300      	movs	r3, #0
 8000626:	9302      	str	r3, [sp, #8]
 8000628:	2300      	movs	r3, #0
 800062a:	9301      	str	r3, [sp, #4]
 800062c:	2300      	movs	r3, #0
 800062e:	9300      	str	r3, [sp, #0]
 8000630:	2305      	movs	r3, #5
 8000632:	210c      	movs	r1, #12
 8000634:	f003 fbca 	bl	8003dcc <QActive_start>
        N_PHILO + 7U,                // QP prio. of the AO
        tableQueueSto,               // event queue storage
        Q_DIM(tableQueueSto),        // queue length [events]
        (void *)0, 0U,               // no stack storage
        (void *)0);                  // no initialization param
}
 8000638:	46c0      	nop			@ (mov r8, r8)
 800063a:	46bd      	mov	sp, r7
 800063c:	b003      	add	sp, #12
 800063e:	bd90      	pop	{r4, r7, pc}
 8000640:	20000034 	.word	0x20000034
 8000644:	200000ac 	.word	0x200000ac
 8000648:	08003f4c 	.word	0x08003f4c
 800064c:	200000d0 	.word	0x200000d0
 8000650:	08003fe0 	.word	0x08003fe0
 8000654:	20000198 	.word	0x20000198

08000658 <BSP_displayPhilStat>:
//............................................................................
void BSP_displayPhilStat(uint8_t n, char const *stat) {
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	0002      	movs	r2, r0
 8000660:	6039      	str	r1, [r7, #0]
 8000662:	1dfb      	adds	r3, r7, #7
 8000664:	701a      	strb	r2, [r3, #0]
    Q_UNUSED_PAR(n);

    if (stat[0] == 'e') {
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	2b65      	cmp	r3, #101	@ 0x65
 800066c:	d104      	bne.n	8000678 <BSP_displayPhilStat+0x20>
        GPIOA->BSRR = (1U << LD4_PIN);  // turn LED on
 800066e:	23a0      	movs	r3, #160	@ 0xa0
 8000670:	05db      	lsls	r3, r3, #23
 8000672:	2220      	movs	r2, #32
 8000674:	619a      	str	r2, [r3, #24]
    // app-specific trace record...
    QS_BEGIN_ID(PHILO_STAT, AO_Table->prio)
        QS_U8(1, n);  // Philosopher number
        QS_STR(stat); // Philosopher status
    QS_END()
}
 8000676:	e004      	b.n	8000682 <BSP_displayPhilStat+0x2a>
        GPIOA->BSRR = (1U << (LD4_PIN + 16U));  // turn LED off
 8000678:	23a0      	movs	r3, #160	@ 0xa0
 800067a:	05db      	lsls	r3, r3, #23
 800067c:	2280      	movs	r2, #128	@ 0x80
 800067e:	0392      	lsls	r2, r2, #14
 8000680:	619a      	str	r2, [r3, #24]
}
 8000682:	46c0      	nop			@ (mov r8, r8)
 8000684:	46bd      	mov	sp, r7
 8000686:	b002      	add	sp, #8
 8000688:	bd80      	pop	{r7, pc}

0800068a <BSP_displayPaused>:
//............................................................................
void BSP_displayPaused(uint8_t const paused) {
 800068a:	b580      	push	{r7, lr}
 800068c:	b082      	sub	sp, #8
 800068e:	af00      	add	r7, sp, #0
 8000690:	0002      	movs	r2, r0
 8000692:	1dfb      	adds	r3, r7, #7
 8000694:	701a      	strb	r2, [r3, #0]

    // application-specific trace record
    QS_BEGIN_ID(PAUSED_STAT, AO_Table->prio)
        QS_U8(1, paused);  // Paused status
    QS_END()
}
 8000696:	46c0      	nop			@ (mov r8, r8)
 8000698:	46bd      	mov	sp, r7
 800069a:	b002      	add	sp, #8
 800069c:	bd80      	pop	{r7, pc}
	...

080006a0 <BSP_randomSeed>:
//............................................................................
void BSP_randomSeed(uint32_t seed) {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
    l_rndSeed = seed;
 80006a8:	4b03      	ldr	r3, [pc, #12]	@ (80006b8 <BSP_randomSeed+0x18>)
 80006aa:	687a      	ldr	r2, [r7, #4]
 80006ac:	601a      	str	r2, [r3, #0]
}
 80006ae:	46c0      	nop			@ (mov r8, r8)
 80006b0:	46bd      	mov	sp, r7
 80006b2:	b002      	add	sp, #8
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	20000028 	.word	0x20000028

080006bc <BSP_random>:
//............................................................................
uint32_t BSP_random(void) { // a very cheap pseudo-random-number generator
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0

    QSchedStatus lockStat = QK_schedLock(N_PHILO); // N_PHILO prio. ceiling
 80006c2:	2005      	movs	r0, #5
 80006c4:	f003 f9d8 	bl	8003a78 <QK_schedLock>
 80006c8:	0003      	movs	r3, r0
 80006ca:	607b      	str	r3, [r7, #4]
    // "Super-Duper" Linear Congruential Generator (LCG)
    // LCG(2^32, 3*7*11*13*23, 0, seed)
    //
    uint32_t rnd = l_rndSeed * (3U*7U*11U*13U*23U);
 80006cc:	4b08      	ldr	r3, [pc, #32]	@ (80006f0 <BSP_random+0x34>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a08      	ldr	r2, [pc, #32]	@ (80006f4 <BSP_random+0x38>)
 80006d2:	4353      	muls	r3, r2
 80006d4:	603b      	str	r3, [r7, #0]
    l_rndSeed = rnd; // set for the next time
 80006d6:	4b06      	ldr	r3, [pc, #24]	@ (80006f0 <BSP_random+0x34>)
 80006d8:	683a      	ldr	r2, [r7, #0]
 80006da:	601a      	str	r2, [r3, #0]
    QK_schedUnlock(lockStat);
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	0018      	movs	r0, r3
 80006e0:	f003 f9f8 	bl	8003ad4 <QK_schedUnlock>

    return (rnd >> 8U);
 80006e4:	683b      	ldr	r3, [r7, #0]
 80006e6:	0a1b      	lsrs	r3, r3, #8
}
 80006e8:	0018      	movs	r0, r3
 80006ea:	46bd      	mov	sp, r7
 80006ec:	b002      	add	sp, #8
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	20000028 	.word	0x20000028
 80006f4:	00010dcd 	.word	0x00010dcd

080006f8 <QF_onStartup>:
    Q_UNUSED_PAR(result);
}

//============================================================================
// QF callbacks...
void QF_onStartup(void) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
    // set up the SysTick timer to fire at BSP_TICKS_PER_SEC rate
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <QF_onStartup+0x40>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	2164      	movs	r1, #100	@ 0x64
 8000702:	0018      	movs	r0, r3
 8000704:	f7ff fd00 	bl	8000108 <__udivsi3>
 8000708:	0003      	movs	r3, r0
 800070a:	0018      	movs	r0, r3
 800070c:	f7ff fe28 	bl	8000360 <SysTick_Config>
    // assign all priority bits for preemption-prio. and none to sub-prio.
    // NOTE: this might have been changed by STM32Cube.
    NVIC_SetPriorityGrouping(0U);

    // set priorities of ALL ISRs used in the system, see NOTE1
    NVIC_SetPriority(USART2_IRQn,    0U); // kernel UNAWARE interrupt
 8000710:	2100      	movs	r1, #0
 8000712:	201c      	movs	r0, #28
 8000714:	f7ff fdb6 	bl	8000284 <__NVIC_SetPriority>
    NVIC_SetPriority(EXTI0_1_IRQn,   QF_AWARE_ISR_CMSIS_PRI + 0U);
 8000718:	2100      	movs	r1, #0
 800071a:	2005      	movs	r0, #5
 800071c:	f7ff fdb2 	bl	8000284 <__NVIC_SetPriority>
    NVIC_SetPriority(SysTick_IRQn,   QF_AWARE_ISR_CMSIS_PRI + 1U);
 8000720:	2301      	movs	r3, #1
 8000722:	425b      	negs	r3, r3
 8000724:	2101      	movs	r1, #1
 8000726:	0018      	movs	r0, r3
 8000728:	f7ff fdac 	bl	8000284 <__NVIC_SetPriority>
    // ...

    // enable IRQs...
    NVIC_EnableIRQ(EXTI0_1_IRQn);
 800072c:	2005      	movs	r0, #5
 800072e:	f7ff fd8f 	bl	8000250 <__NVIC_EnableIRQ>

#ifdef Q_SPY
    NVIC_EnableIRQ(USART2_IRQn); // UART2 interrupt used for QS-RX
#endif
}
 8000732:	46c0      	nop			@ (mov r8, r8)
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	20000000 	.word	0x20000000

0800073c <QK_onIdle>:
//............................................................................
void QF_onCleanup(void) {
}

//............................................................................
void QK_onIdle(void) {
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
    // Put the CPU and peripherals to the low-power mode.
    // you might need to customize the clock management for your application,
    // see the datasheet for your particular Cortex-M MCU.
    __WFI(); // Wait-For-Interrupt
#endif
}
 8000740:	46c0      	nop			@ (mov r8, r8)
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}

08000746 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000746:	b580      	push	{r7, lr}
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800074a:	f000 fef2 	bl	8001532 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800074e:	f000 f80f 	bl	8000770 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000752:	f000 f855 	bl	8000800 <MX_GPIO_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	  QF_init();       // initialize the framework and the underlying RT kernel
 8000756:	f003 fb15 	bl	8003d84 <QF_init>
  	  BSP_init();      // initialize the BSP
 800075a:	f7ff fead 	bl	80004b8 <BSP_init>
  	  BSP_start();     // start the AOs/Threads
 800075e:	f7ff ff1b 	bl	8000598 <BSP_start>
  	  return QF_run(); // run the QF application
 8000762:	f003 fb1d 	bl	8003da0 <QF_run>
 8000766:	0003      	movs	r3, r0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000768:	0018      	movs	r0, r3
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
	...

08000770 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000770:	b590      	push	{r4, r7, lr}
 8000772:	b08d      	sub	sp, #52	@ 0x34
 8000774:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000776:	2414      	movs	r4, #20
 8000778:	193b      	adds	r3, r7, r4
 800077a:	0018      	movs	r0, r3
 800077c:	231c      	movs	r3, #28
 800077e:	001a      	movs	r2, r3
 8000780:	2100      	movs	r1, #0
 8000782:	f003 fb77 	bl	8003e74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000786:	003b      	movs	r3, r7
 8000788:	0018      	movs	r0, r3
 800078a:	2314      	movs	r3, #20
 800078c:	001a      	movs	r2, r3
 800078e:	2100      	movs	r1, #0
 8000790:	f003 fb70 	bl	8003e74 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000794:	4b19      	ldr	r3, [pc, #100]	@ (80007fc <SystemClock_Config+0x8c>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	2207      	movs	r2, #7
 800079a:	4393      	bics	r3, r2
 800079c:	001a      	movs	r2, r3
 800079e:	4b17      	ldr	r3, [pc, #92]	@ (80007fc <SystemClock_Config+0x8c>)
 80007a0:	2101      	movs	r1, #1
 80007a2:	430a      	orrs	r2, r1
 80007a4:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007a6:	193b      	adds	r3, r7, r4
 80007a8:	2201      	movs	r2, #1
 80007aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	2280      	movs	r2, #128	@ 0x80
 80007b0:	0252      	lsls	r2, r2, #9
 80007b2:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b4:	193b      	adds	r3, r7, r4
 80007b6:	0018      	movs	r0, r3
 80007b8:	f001 f9d2 	bl	8001b60 <HAL_RCC_OscConfig>
 80007bc:	1e03      	subs	r3, r0, #0
 80007be:	d001      	beq.n	80007c4 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80007c0:	f000 f8a0 	bl	8000904 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007c4:	003b      	movs	r3, r7
 80007c6:	2207      	movs	r2, #7
 80007c8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80007ca:	003b      	movs	r3, r7
 80007cc:	2201      	movs	r2, #1
 80007ce:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007d0:	003b      	movs	r3, r7
 80007d2:	2200      	movs	r2, #0
 80007d4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80007d6:	003b      	movs	r3, r7
 80007d8:	2200      	movs	r2, #0
 80007da:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80007dc:	003b      	movs	r3, r7
 80007de:	2200      	movs	r2, #0
 80007e0:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007e2:	003b      	movs	r3, r7
 80007e4:	2101      	movs	r1, #1
 80007e6:	0018      	movs	r0, r3
 80007e8:	f001 fb9e 	bl	8001f28 <HAL_RCC_ClockConfig>
 80007ec:	1e03      	subs	r3, r0, #0
 80007ee:	d001      	beq.n	80007f4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80007f0:	f000 f888 	bl	8000904 <Error_Handler>
  }
}
 80007f4:	46c0      	nop			@ (mov r8, r8)
 80007f6:	46bd      	mov	sp, r7
 80007f8:	b00d      	add	sp, #52	@ 0x34
 80007fa:	bd90      	pop	{r4, r7, pc}
 80007fc:	40022000 	.word	0x40022000

08000800 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000800:	b590      	push	{r4, r7, lr}
 8000802:	b089      	sub	sp, #36	@ 0x24
 8000804:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000806:	240c      	movs	r4, #12
 8000808:	193b      	adds	r3, r7, r4
 800080a:	0018      	movs	r0, r3
 800080c:	2314      	movs	r3, #20
 800080e:	001a      	movs	r2, r3
 8000810:	2100      	movs	r1, #0
 8000812:	f003 fb2f 	bl	8003e74 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000816:	4b38      	ldr	r3, [pc, #224]	@ (80008f8 <MX_GPIO_Init+0xf8>)
 8000818:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800081a:	4b37      	ldr	r3, [pc, #220]	@ (80008f8 <MX_GPIO_Init+0xf8>)
 800081c:	2104      	movs	r1, #4
 800081e:	430a      	orrs	r2, r1
 8000820:	635a      	str	r2, [r3, #52]	@ 0x34
 8000822:	4b35      	ldr	r3, [pc, #212]	@ (80008f8 <MX_GPIO_Init+0xf8>)
 8000824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000826:	2204      	movs	r2, #4
 8000828:	4013      	ands	r3, r2
 800082a:	60bb      	str	r3, [r7, #8]
 800082c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800082e:	4b32      	ldr	r3, [pc, #200]	@ (80008f8 <MX_GPIO_Init+0xf8>)
 8000830:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000832:	4b31      	ldr	r3, [pc, #196]	@ (80008f8 <MX_GPIO_Init+0xf8>)
 8000834:	2120      	movs	r1, #32
 8000836:	430a      	orrs	r2, r1
 8000838:	635a      	str	r2, [r3, #52]	@ 0x34
 800083a:	4b2f      	ldr	r3, [pc, #188]	@ (80008f8 <MX_GPIO_Init+0xf8>)
 800083c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800083e:	2220      	movs	r2, #32
 8000840:	4013      	ands	r3, r2
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000846:	4b2c      	ldr	r3, [pc, #176]	@ (80008f8 <MX_GPIO_Init+0xf8>)
 8000848:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800084a:	4b2b      	ldr	r3, [pc, #172]	@ (80008f8 <MX_GPIO_Init+0xf8>)
 800084c:	2101      	movs	r1, #1
 800084e:	430a      	orrs	r2, r1
 8000850:	635a      	str	r2, [r3, #52]	@ 0x34
 8000852:	4b29      	ldr	r3, [pc, #164]	@ (80008f8 <MX_GPIO_Init+0xf8>)
 8000854:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000856:	2201      	movs	r2, #1
 8000858:	4013      	ands	r3, r2
 800085a:	603b      	str	r3, [r7, #0]
 800085c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_SET);
 800085e:	23a0      	movs	r3, #160	@ 0xa0
 8000860:	05db      	lsls	r3, r3, #23
 8000862:	2201      	movs	r2, #1
 8000864:	2120      	movs	r1, #32
 8000866:	0018      	movs	r0, r3
 8000868:	f001 f91e 	bl	8001aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : User_Button_Pin */
  GPIO_InitStruct.Pin = User_Button_Pin;
 800086c:	193b      	adds	r3, r7, r4
 800086e:	2280      	movs	r2, #128	@ 0x80
 8000870:	0192      	lsls	r2, r2, #6
 8000872:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000874:	193b      	adds	r3, r7, r4
 8000876:	4a21      	ldr	r2, [pc, #132]	@ (80008fc <MX_GPIO_Init+0xfc>)
 8000878:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	193b      	adds	r3, r7, r4
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000880:	193b      	adds	r3, r7, r4
 8000882:	4a1f      	ldr	r2, [pc, #124]	@ (8000900 <MX_GPIO_Init+0x100>)
 8000884:	0019      	movs	r1, r3
 8000886:	0010      	movs	r0, r2
 8000888:	f000 ff9c 	bl	80017c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VCP_USART2_TX_Pin VCP_USART2_RX_Pin */
  GPIO_InitStruct.Pin = VCP_USART2_TX_Pin|VCP_USART2_RX_Pin;
 800088c:	193b      	adds	r3, r7, r4
 800088e:	220c      	movs	r2, #12
 8000890:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000892:	193b      	adds	r3, r7, r4
 8000894:	2202      	movs	r2, #2
 8000896:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	193b      	adds	r3, r7, r4
 800089a:	2200      	movs	r2, #0
 800089c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089e:	193b      	adds	r3, r7, r4
 80008a0:	2200      	movs	r2, #0
 80008a2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80008a4:	193b      	adds	r3, r7, r4
 80008a6:	2201      	movs	r2, #1
 80008a8:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008aa:	193a      	adds	r2, r7, r4
 80008ac:	23a0      	movs	r3, #160	@ 0xa0
 80008ae:	05db      	lsls	r3, r3, #23
 80008b0:	0011      	movs	r1, r2
 80008b2:	0018      	movs	r0, r3
 80008b4:	f000 ff86 	bl	80017c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Led_Pin */
  GPIO_InitStruct.Pin = Led_Pin;
 80008b8:	0021      	movs	r1, r4
 80008ba:	187b      	adds	r3, r7, r1
 80008bc:	2220      	movs	r2, #32
 80008be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c0:	187b      	adds	r3, r7, r1
 80008c2:	2201      	movs	r2, #1
 80008c4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	187b      	adds	r3, r7, r1
 80008c8:	2200      	movs	r2, #0
 80008ca:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	2203      	movs	r2, #3
 80008d0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 80008d2:	187a      	adds	r2, r7, r1
 80008d4:	23a0      	movs	r3, #160	@ 0xa0
 80008d6:	05db      	lsls	r3, r3, #23
 80008d8:	0011      	movs	r1, r2
 80008da:	0018      	movs	r0, r3
 80008dc:	f000 ff72 	bl	80017c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80008e0:	2200      	movs	r2, #0
 80008e2:	2100      	movs	r1, #0
 80008e4:	2007      	movs	r0, #7
 80008e6:	f000 ff3b 	bl	8001760 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80008ea:	2007      	movs	r0, #7
 80008ec:	f000 ff4d 	bl	800178a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008f0:	46c0      	nop			@ (mov r8, r8)
 80008f2:	46bd      	mov	sp, r7
 80008f4:	b009      	add	sp, #36	@ 0x24
 80008f6:	bd90      	pop	{r4, r7, pc}
 80008f8:	40021000 	.word	0x40021000
 80008fc:	10110000 	.word	0x10110000
 8000900:	50000800 	.word	0x50000800

08000904 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000908:	b672      	cpsid	i
}
 800090a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  Q_onError("HAL Error", 0U);
 800090c:	4b02      	ldr	r3, [pc, #8]	@ (8000918 <Error_Handler+0x14>)
 800090e:	2100      	movs	r1, #0
 8000910:	0018      	movs	r0, r3
 8000912:	f7ff fd49 	bl	80003a8 <Q_onError>
 8000916:	46c0      	nop			@ (mov r8, r8)
 8000918:	08003ee4 	.word	0x08003ee4

0800091c <think_time>:
//----------------------------------------------------------------------------
Q_DEFINE_THIS_FILE

// helper function to provide a randomized think time for Philos
static QTimeEvtCtr think_time(void); // prototype
static inline QTimeEvtCtr think_time(void) {
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
    return (QTimeEvtCtr)((BSP_random() % BSP_TICKS_PER_SEC)
 8000920:	f7ff fecc 	bl	80006bc <BSP_random>
 8000924:	0003      	movs	r3, r0
 8000926:	2164      	movs	r1, #100	@ 0x64
 8000928:	0018      	movs	r0, r3
 800092a:	f7ff fc73 	bl	8000214 <__aeabi_uidivmod>
 800092e:	000b      	movs	r3, r1
 8000930:	3332      	adds	r3, #50	@ 0x32
                                       + (BSP_TICKS_PER_SEC/2U));
}
 8000932:	0018      	movs	r0, r3
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}

08000938 <eat_time>:

// helper function to provide a randomized eat time for Philos
static QTimeEvtCtr eat_time(void); // prototype
static inline QTimeEvtCtr eat_time(void) {
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
    return (QTimeEvtCtr)((BSP_random() % BSP_TICKS_PER_SEC)
 800093c:	f7ff febe 	bl	80006bc <BSP_random>
 8000940:	0003      	movs	r3, r0
 8000942:	2164      	movs	r1, #100	@ 0x64
 8000944:	0018      	movs	r0, r3
 8000946:	f7ff fc65 	bl	8000214 <__aeabi_uidivmod>
 800094a:	000b      	movs	r3, r1
 800094c:	3364      	adds	r3, #100	@ 0x64
                                       + BSP_TICKS_PER_SEC);
}
 800094e:	0018      	movs	r0, r3
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}

08000954 <Philo_ctor>:
#endif
//$endskip${QP_VERSION} ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
//$define${Shared::Philo_ctor} vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv

//${Shared::Philo_ctor} ......................................................
void Philo_ctor(uint_fast8_t const id) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
    Philo * const me = &Philo_inst[id];
 800095c:	687a      	ldr	r2, [r7, #4]
 800095e:	0013      	movs	r3, r2
 8000960:	011b      	lsls	r3, r3, #4
 8000962:	189b      	adds	r3, r3, r2
 8000964:	009b      	lsls	r3, r3, #2
 8000966:	4a0d      	ldr	r2, [pc, #52]	@ (800099c <Philo_ctor+0x48>)
 8000968:	189b      	adds	r3, r3, r2
 800096a:	60fb      	str	r3, [r7, #12]
    QActive_ctor(&me->super, Q_STATE_CAST(&Philo_initial));
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	4a0c      	ldr	r2, [pc, #48]	@ (80009a0 <Philo_ctor+0x4c>)
 8000970:	0011      	movs	r1, r2
 8000972:	0018      	movs	r0, r3
 8000974:	f002 fd8c 	bl	8003490 <QActive_ctor>
    QTimeEvt_ctorX(&me->timeEvt, &me->super, TIMEOUT_SIG, 0U);
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	3324      	adds	r3, #36	@ 0x24
 800097c:	0018      	movs	r0, r3
 800097e:	68f9      	ldr	r1, [r7, #12]
 8000980:	2300      	movs	r3, #0
 8000982:	220a      	movs	r2, #10
 8000984:	f002 fed2 	bl	800372c <QTimeEvt_ctorX>
    me->id = (uint8_t)id;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	b2d9      	uxtb	r1, r3
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	2240      	movs	r2, #64	@ 0x40
 8000990:	5499      	strb	r1, [r3, r2]
}
 8000992:	46c0      	nop			@ (mov r8, r8)
 8000994:	46bd      	mov	sp, r7
 8000996:	b004      	add	sp, #16
 8000998:	bd80      	pop	{r7, pc}
 800099a:	46c0      	nop			@ (mov r8, r8)
 800099c:	200001ac 	.word	0x200001ac
 80009a0:	080009a5 	.word	0x080009a5

080009a4 <Philo_initial>:

//${AOs::Philo} ..............................................................
Philo Philo_inst[N_PHILO];

//${AOs::Philo::SM} ..........................................................
static QState Philo_initial(Philo * const me, void const * const par) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
 80009ac:	6039      	str	r1, [r7, #0]
    Q_UNUSED_PAR(par);

    QS_OBJ_ARR_DICTIONARY(&Philo_inst[me->id], me->id);
    QS_OBJ_ARR_DICTIONARY(&Philo_inst[me->id].timeEvt, me->id);

    QActive_subscribe(&me->super, EAT_SIG);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	2104      	movs	r1, #4
 80009b2:	0018      	movs	r0, r3
 80009b4:	f002 fd0e 	bl	80033d4 <QActive_subscribe>
    QActive_subscribe(&me->super, TEST_SIG);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	2108      	movs	r1, #8
 80009bc:	0018      	movs	r0, r3
 80009be:	f002 fd09 	bl	80033d4 <QActive_subscribe>

    QS_FUN_DICTIONARY(&Philo_thinking);
    QS_FUN_DICTIONARY(&Philo_hungry);
    QS_FUN_DICTIONARY(&Philo_eating);

    return Q_TRAN(&Philo_thinking);
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4a03      	ldr	r2, [pc, #12]	@ (80009d4 <Philo_initial+0x30>)
 80009c6:	609a      	str	r2, [r3, #8]
 80009c8:	2303      	movs	r3, #3
}
 80009ca:	0018      	movs	r0, r3
 80009cc:	46bd      	mov	sp, r7
 80009ce:	b002      	add	sp, #8
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	46c0      	nop			@ (mov r8, r8)
 80009d4:	080009d9 	.word	0x080009d9

080009d8 <Philo_thinking>:

//${AOs::Philo::SM::thinking} ................................................
static QState Philo_thinking(Philo * const me, QEvt const * const e) {
 80009d8:	b590      	push	{r4, r7, lr}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	6039      	str	r1, [r7, #0]
    QState status_;
    switch (e->sig) {
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	881b      	ldrh	r3, [r3, #0]
 80009e6:	2b0a      	cmp	r3, #10
 80009e8:	d836      	bhi.n	8000a58 <Philo_thinking+0x80>
 80009ea:	009a      	lsls	r2, r3, #2
 80009ec:	4b20      	ldr	r3, [pc, #128]	@ (8000a70 <Philo_thinking+0x98>)
 80009ee:	18d3      	adds	r3, r2, r3
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	469f      	mov	pc, r3
        //${AOs::Philo::SM::thinking}
        case Q_ENTRY_SIG: {
            QTimeEvt_armX(&me->timeEvt, think_time(), 0U);
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	3324      	adds	r3, #36	@ 0x24
 80009f8:	001c      	movs	r4, r3
 80009fa:	f7ff ff8f 	bl	800091c <think_time>
 80009fe:	0003      	movs	r3, r0
 8000a00:	2200      	movs	r2, #0
 8000a02:	0019      	movs	r1, r3
 8000a04:	0020      	movs	r0, r4
 8000a06:	f002 fed3 	bl	80037b0 <QTimeEvt_armX>
            status_ = Q_HANDLED();
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	60fb      	str	r3, [r7, #12]
            break;
 8000a0e:	e029      	b.n	8000a64 <Philo_thinking+0x8c>
        }
        //${AOs::Philo::SM::thinking}
        case Q_EXIT_SIG: {
            (void)QTimeEvt_disarm(&me->timeEvt);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	3324      	adds	r3, #36	@ 0x24
 8000a14:	0018      	movs	r0, r3
 8000a16:	f002 ff3b 	bl	8003890 <QTimeEvt_disarm>
            status_ = Q_HANDLED();
 8000a1a:	2302      	movs	r3, #2
 8000a1c:	60fb      	str	r3, [r7, #12]
            break;
 8000a1e:	e021      	b.n	8000a64 <Philo_thinking+0x8c>
        }
        //${AOs::Philo::SM::thinking::TIMEOUT}
        case TIMEOUT_SIG: {
            status_ = Q_TRAN(&Philo_hungry);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	4a14      	ldr	r2, [pc, #80]	@ (8000a74 <Philo_thinking+0x9c>)
 8000a24:	609a      	str	r2, [r3, #8]
 8000a26:	2303      	movs	r3, #3
 8000a28:	60fb      	str	r3, [r7, #12]
            break;
 8000a2a:	e01b      	b.n	8000a64 <Philo_thinking+0x8c>
        }
        //${AOs::Philo::SM::thinking::EAT, DONE}
        case EAT_SIG: // intentionally fall through
        case DONE_SIG: {
            // EAT or DONE must be for other Philos than this one
            Q_ASSERT(Q_EVT_CAST(TableEvt)->philoId != me->id);
 8000a2c:	f001 fbdc 	bl	80021e8 <QF_crit_entry_>
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	7a1a      	ldrb	r2, [r3, #8]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2140      	movs	r1, #64	@ 0x40
 8000a38:	5c5b      	ldrb	r3, [r3, r1]
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	d104      	bne.n	8000a48 <Philo_thinking+0x70>
 8000a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a78 <Philo_thinking+0xa0>)
 8000a40:	219e      	movs	r1, #158	@ 0x9e
 8000a42:	0018      	movs	r0, r3
 8000a44:	f7ff fcb0 	bl	80003a8 <Q_onError>
 8000a48:	f001 fbde 	bl	8002208 <QF_crit_exit_>
            status_ = Q_HANDLED();
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	60fb      	str	r3, [r7, #12]
            break;
 8000a50:	e008      	b.n	8000a64 <Philo_thinking+0x8c>
        }
        //${AOs::Philo::SM::thinking::TEST}
        case TEST_SIG: {
            status_ = Q_HANDLED();
 8000a52:	2302      	movs	r3, #2
 8000a54:	60fb      	str	r3, [r7, #12]
            break;
 8000a56:	e005      	b.n	8000a64 <Philo_thinking+0x8c>
        }
        default: {
            status_ = Q_SUPER(&QHsm_top);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	4a08      	ldr	r2, [pc, #32]	@ (8000a7c <Philo_thinking+0xa4>)
 8000a5c:	609a      	str	r2, [r3, #8]
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60fb      	str	r3, [r7, #12]
            break;
 8000a62:	46c0      	nop			@ (mov r8, r8)
        }
    }
    return status_;
 8000a64:	68fb      	ldr	r3, [r7, #12]
}
 8000a66:	0018      	movs	r0, r3
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	b005      	add	sp, #20
 8000a6c:	bd90      	pop	{r4, r7, pc}
 8000a6e:	46c0      	nop			@ (mov r8, r8)
 8000a70:	08003f60 	.word	0x08003f60
 8000a74:	08000a81 	.word	0x08000a81
 8000a78:	08003f38 	.word	0x08003f38
 8000a7c:	08002319 	.word	0x08002319

08000a80 <Philo_hungry>:

//${AOs::Philo::SM::hungry} ..................................................
static QState Philo_hungry(Philo * const me, QEvt const * const e) {
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b084      	sub	sp, #16
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
 8000a88:	6039      	str	r1, [r7, #0]
    QState status_;
    switch (e->sig) {
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	881b      	ldrh	r3, [r3, #0]
 8000a8e:	2b05      	cmp	r3, #5
 8000a90:	d02c      	beq.n	8000aec <Philo_hungry+0x6c>
 8000a92:	dc3e      	bgt.n	8000b12 <Philo_hungry+0x92>
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d002      	beq.n	8000a9e <Philo_hungry+0x1e>
 8000a98:	2b04      	cmp	r3, #4
 8000a9a:	d017      	beq.n	8000acc <Philo_hungry+0x4c>
 8000a9c:	e039      	b.n	8000b12 <Philo_hungry+0x92>
        //${AOs::Philo::SM::hungry}
        case Q_ENTRY_SIG: {
            #ifdef QEVT_PAR_INIT
            TableEvt const *pe = Q_NEW(TableEvt, HUNGRY_SIG, me->id);
            #else
            TableEvt *pe = Q_NEW(TableEvt, HUNGRY_SIG);
 8000a9e:	4b22      	ldr	r3, [pc, #136]	@ (8000b28 <Philo_hungry+0xa8>)
 8000aa0:	220b      	movs	r2, #11
 8000aa2:	0019      	movs	r1, r3
 8000aa4:	200c      	movs	r0, #12
 8000aa6:	f002 f921 	bl	8002cec <QF_newX_>
 8000aaa:	0003      	movs	r3, r0
 8000aac:	60bb      	str	r3, [r7, #8]
            pe->philoId = me->id;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	2240      	movs	r2, #64	@ 0x40
 8000ab2:	5c9a      	ldrb	r2, [r3, r2]
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	721a      	strb	r2, [r3, #8]
            #endif
            QACTIVE_POST(AO_Table, &pe->super, &me->super);
 8000ab8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b2c <Philo_hungry+0xac>)
 8000aba:	6818      	ldr	r0, [r3, #0]
 8000abc:	68b9      	ldr	r1, [r7, #8]
 8000abe:	4a1a      	ldr	r2, [pc, #104]	@ (8000b28 <Philo_hungry+0xa8>)
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	f001 ff95 	bl	80029f0 <QActive_post_>
            status_ = Q_HANDLED();
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	60fb      	str	r3, [r7, #12]
            break;
 8000aca:	e028      	b.n	8000b1e <Philo_hungry+0x9e>
        }
        //${AOs::Philo::SM::hungry::EAT}
        case EAT_SIG: {
            //${AOs::Philo::SM::hungry::EAT::[e->philoId==me->iid]}
            if (Q_EVT_CAST(TableEvt)->philoId == me->id) {
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	7a1a      	ldrb	r2, [r3, #8]
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2140      	movs	r1, #64	@ 0x40
 8000ad4:	5c5b      	ldrb	r3, [r3, r1]
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d105      	bne.n	8000ae6 <Philo_hungry+0x66>
                status_ = Q_TRAN(&Philo_eating);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	4a14      	ldr	r2, [pc, #80]	@ (8000b30 <Philo_hungry+0xb0>)
 8000ade:	609a      	str	r2, [r3, #8]
 8000ae0:	2303      	movs	r3, #3
 8000ae2:	60fb      	str	r3, [r7, #12]
            }
            else {
                status_ = Q_UNHANDLED();
            }
            break;
 8000ae4:	e01b      	b.n	8000b1e <Philo_hungry+0x9e>
                status_ = Q_UNHANDLED();
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	60fb      	str	r3, [r7, #12]
            break;
 8000aea:	e018      	b.n	8000b1e <Philo_hungry+0x9e>
        }
        //${AOs::Philo::SM::hungry::DONE}
        case DONE_SIG: {
            // DONE must be for other Philos than this one
            Q_ASSERT(Q_EVT_CAST(TableEvt)->philoId != me->id);
 8000aec:	f001 fb7c 	bl	80021e8 <QF_crit_entry_>
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	7a1a      	ldrb	r2, [r3, #8]
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2140      	movs	r1, #64	@ 0x40
 8000af8:	5c5b      	ldrb	r3, [r3, r1]
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d104      	bne.n	8000b08 <Philo_hungry+0x88>
 8000afe:	4b0d      	ldr	r3, [pc, #52]	@ (8000b34 <Philo_hungry+0xb4>)
 8000b00:	21cd      	movs	r1, #205	@ 0xcd
 8000b02:	0018      	movs	r0, r3
 8000b04:	f7ff fc50 	bl	80003a8 <Q_onError>
 8000b08:	f001 fb7e 	bl	8002208 <QF_crit_exit_>
            status_ = Q_HANDLED();
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	60fb      	str	r3, [r7, #12]
            break;
 8000b10:	e005      	b.n	8000b1e <Philo_hungry+0x9e>
        }
        default: {
            status_ = Q_SUPER(&QHsm_top);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	4a08      	ldr	r2, [pc, #32]	@ (8000b38 <Philo_hungry+0xb8>)
 8000b16:	609a      	str	r2, [r3, #8]
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60fb      	str	r3, [r7, #12]
            break;
 8000b1c:	46c0      	nop			@ (mov r8, r8)
        }
    }
    return status_;
 8000b1e:	68fb      	ldr	r3, [r7, #12]
}
 8000b20:	0018      	movs	r0, r3
 8000b22:	46bd      	mov	sp, r7
 8000b24:	b004      	add	sp, #16
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	0000ffff 	.word	0x0000ffff
 8000b2c:	08003fe0 	.word	0x08003fe0
 8000b30:	08000b3d 	.word	0x08000b3d
 8000b34:	08003f38 	.word	0x08003f38
 8000b38:	08002319 	.word	0x08002319

08000b3c <Philo_eating>:

//${AOs::Philo::SM::eating} ..................................................
static QState Philo_eating(Philo * const me, QEvt const * const e) {
 8000b3c:	b590      	push	{r4, r7, lr}
 8000b3e:	b085      	sub	sp, #20
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
 8000b44:	6039      	str	r1, [r7, #0]
    QState status_;
    switch (e->sig) {
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	881b      	ldrh	r3, [r3, #0]
 8000b4a:	2b0a      	cmp	r3, #10
 8000b4c:	d032      	beq.n	8000bb4 <Philo_eating+0x78>
 8000b4e:	dc4a      	bgt.n	8000be6 <Philo_eating+0xaa>
 8000b50:	2b05      	cmp	r3, #5
 8000b52:	dc48      	bgt.n	8000be6 <Philo_eating+0xaa>
 8000b54:	2b04      	cmp	r3, #4
 8000b56:	da33      	bge.n	8000bc0 <Philo_eating+0x84>
 8000b58:	2b01      	cmp	r3, #1
 8000b5a:	d002      	beq.n	8000b62 <Philo_eating+0x26>
 8000b5c:	2b02      	cmp	r3, #2
 8000b5e:	d00e      	beq.n	8000b7e <Philo_eating+0x42>
 8000b60:	e041      	b.n	8000be6 <Philo_eating+0xaa>
        //${AOs::Philo::SM::eating}
        case Q_ENTRY_SIG: {
            QTimeEvt_armX(&me->timeEvt, eat_time(), 0U);
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	3324      	adds	r3, #36	@ 0x24
 8000b66:	001c      	movs	r4, r3
 8000b68:	f7ff fee6 	bl	8000938 <eat_time>
 8000b6c:	0003      	movs	r3, r0
 8000b6e:	2200      	movs	r2, #0
 8000b70:	0019      	movs	r1, r3
 8000b72:	0020      	movs	r0, r4
 8000b74:	f002 fe1c 	bl	80037b0 <QTimeEvt_armX>
            status_ = Q_HANDLED();
 8000b78:	2302      	movs	r3, #2
 8000b7a:	60fb      	str	r3, [r7, #12]
            break;
 8000b7c:	e039      	b.n	8000bf2 <Philo_eating+0xb6>
        }
        //${AOs::Philo::SM::eating}
        case Q_EXIT_SIG: {
            (void)QTimeEvt_disarm(&me->timeEvt);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	3324      	adds	r3, #36	@ 0x24
 8000b82:	0018      	movs	r0, r3
 8000b84:	f002 fe84 	bl	8003890 <QTimeEvt_disarm>

            #ifdef QEVT_PAR_INIT
            TableEvt const *pe = Q_NEW(TableEvt, DONE_SIG, me->id);
            #else
            TableEvt *pe = Q_NEW(TableEvt, DONE_SIG);
 8000b88:	4b1c      	ldr	r3, [pc, #112]	@ (8000bfc <Philo_eating+0xc0>)
 8000b8a:	2205      	movs	r2, #5
 8000b8c:	0019      	movs	r1, r3
 8000b8e:	200c      	movs	r0, #12
 8000b90:	f002 f8ac 	bl	8002cec <QF_newX_>
 8000b94:	0003      	movs	r3, r0
 8000b96:	60bb      	str	r3, [r7, #8]
            pe->philoId = me->id;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2240      	movs	r2, #64	@ 0x40
 8000b9c:	5c9a      	ldrb	r2, [r3, r2]
 8000b9e:	68bb      	ldr	r3, [r7, #8]
 8000ba0:	721a      	strb	r2, [r3, #8]
            #endif
            QACTIVE_PUBLISH(&pe->super, &me->super);
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	0018      	movs	r0, r3
 8000baa:	f002 fb43 	bl	8003234 <QActive_publish_>
            status_ = Q_HANDLED();
 8000bae:	2302      	movs	r3, #2
 8000bb0:	60fb      	str	r3, [r7, #12]
            break;
 8000bb2:	e01e      	b.n	8000bf2 <Philo_eating+0xb6>
        }
        //${AOs::Philo::SM::eating::TIMEOUT}
        case TIMEOUT_SIG: {
            status_ = Q_TRAN(&Philo_thinking);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	4a12      	ldr	r2, [pc, #72]	@ (8000c00 <Philo_eating+0xc4>)
 8000bb8:	609a      	str	r2, [r3, #8]
 8000bba:	2303      	movs	r3, #3
 8000bbc:	60fb      	str	r3, [r7, #12]
            break;
 8000bbe:	e018      	b.n	8000bf2 <Philo_eating+0xb6>
        }
        //${AOs::Philo::SM::eating::EAT, DONE}
        case EAT_SIG: // intentionally fall through
        case DONE_SIG: {
            // EAT or DONE must be for other Philos than this one
            Q_ASSERT(Q_EVT_CAST(TableEvt)->philoId != me->id);
 8000bc0:	f001 fb12 	bl	80021e8 <QF_crit_entry_>
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	7a1a      	ldrb	r2, [r3, #8]
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2140      	movs	r1, #64	@ 0x40
 8000bcc:	5c5b      	ldrb	r3, [r3, r1]
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d104      	bne.n	8000bdc <Philo_eating+0xa0>
 8000bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8000c04 <Philo_eating+0xc8>)
 8000bd4:	21fa      	movs	r1, #250	@ 0xfa
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	f7ff fbe6 	bl	80003a8 <Q_onError>
 8000bdc:	f001 fb14 	bl	8002208 <QF_crit_exit_>
            status_ = Q_HANDLED();
 8000be0:	2302      	movs	r3, #2
 8000be2:	60fb      	str	r3, [r7, #12]
            break;
 8000be4:	e005      	b.n	8000bf2 <Philo_eating+0xb6>
        }
        default: {
            status_ = Q_SUPER(&QHsm_top);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4a07      	ldr	r2, [pc, #28]	@ (8000c08 <Philo_eating+0xcc>)
 8000bea:	609a      	str	r2, [r3, #8]
 8000bec:	2300      	movs	r3, #0
 8000bee:	60fb      	str	r3, [r7, #12]
            break;
 8000bf0:	46c0      	nop			@ (mov r8, r8)
        }
    }
    return status_;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
}
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	b005      	add	sp, #20
 8000bfa:	bd90      	pop	{r4, r7, pc}
 8000bfc:	0000ffff 	.word	0x0000ffff
 8000c00:	080009d9 	.word	0x080009d9
 8000c04:	08003f38 	.word	0x08003f38
 8000c08:	08002319 	.word	0x08002319

08000c0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c12:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <HAL_MspInit+0x44>)
 8000c14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c16:	4b0e      	ldr	r3, [pc, #56]	@ (8000c50 <HAL_MspInit+0x44>)
 8000c18:	2101      	movs	r1, #1
 8000c1a:	430a      	orrs	r2, r1
 8000c1c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c50 <HAL_MspInit+0x44>)
 8000c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c22:	2201      	movs	r2, #1
 8000c24:	4013      	ands	r3, r2
 8000c26:	607b      	str	r3, [r7, #4]
 8000c28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c2a:	4b09      	ldr	r3, [pc, #36]	@ (8000c50 <HAL_MspInit+0x44>)
 8000c2c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c2e:	4b08      	ldr	r3, [pc, #32]	@ (8000c50 <HAL_MspInit+0x44>)
 8000c30:	2180      	movs	r1, #128	@ 0x80
 8000c32:	0549      	lsls	r1, r1, #21
 8000c34:	430a      	orrs	r2, r1
 8000c36:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c38:	4b05      	ldr	r3, [pc, #20]	@ (8000c50 <HAL_MspInit+0x44>)
 8000c3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c3c:	2380      	movs	r3, #128	@ 0x80
 8000c3e:	055b      	lsls	r3, r3, #21
 8000c40:	4013      	ands	r3, r2
 8000c42:	603b      	str	r3, [r7, #0]
 8000c44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c46:	46c0      	nop			@ (mov r8, r8)
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	b002      	add	sp, #8
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	46c0      	nop			@ (mov r8, r8)
 8000c50:	40021000 	.word	0x40021000

08000c54 <HardFault_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000c58:	b672      	cpsid	i
}
 8000c5a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN HardFault_IRQn 0 */
	__disable_irq();
	Q_onError("HAL Error", 0U);
 8000c5c:	4b03      	ldr	r3, [pc, #12]	@ (8000c6c <HardFault_Handler+0x18>)
 8000c5e:	2100      	movs	r1, #0
 8000c60:	0018      	movs	r0, r3
 8000c62:	f7ff fba1 	bl	80003a8 <Q_onError>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c66:	46c0      	nop			@ (mov r8, r8)
 8000c68:	e7fd      	b.n	8000c66 <HardFault_Handler+0x12>
 8000c6a:	46c0      	nop			@ (mov r8, r8)
 8000c6c:	08003ef0 	.word	0x08003ef0

08000c70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c74:	46c0      	nop			@ (mov r8, r8)
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(User_Button_Pin);
 8000c7e:	2380      	movs	r3, #128	@ 0x80
 8000c80:	019b      	lsls	r3, r3, #6
 8000c82:	0018      	movs	r0, r3
 8000c84:	f000 ff2e 	bl	8001ae4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000c88:	46c0      	nop			@ (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c94:	4b03      	ldr	r3, [pc, #12]	@ (8000ca4 <SystemInit+0x14>)
 8000c96:	2280      	movs	r2, #128	@ 0x80
 8000c98:	0512      	lsls	r2, r2, #20
 8000c9a:	609a      	str	r2, [r3, #8]
#endif
}
 8000c9c:	46c0      	nop			@ (mov r8, r8)
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	46c0      	nop			@ (mov r8, r8)
 8000ca4:	e000ed00 	.word	0xe000ed00

08000ca8 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysdiv;
#if defined(RCC_CR_SYSDIV)
  sysdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#else
  sysdiv = 1U;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	60fb      	str	r3, [r7, #12]
#endif /* RCC_CR_SYSDIV */

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000cb2:	4b29      	ldr	r3, [pc, #164]	@ (8000d58 <SystemCoreClockUpdate+0xb0>)
 8000cb4:	689b      	ldr	r3, [r3, #8]
 8000cb6:	2238      	movs	r2, #56	@ 0x38
 8000cb8:	4013      	ands	r3, r2
 8000cba:	2b20      	cmp	r3, #32
 8000cbc:	d018      	beq.n	8000cf0 <SystemCoreClockUpdate+0x48>
 8000cbe:	d821      	bhi.n	8000d04 <SystemCoreClockUpdate+0x5c>
 8000cc0:	2b08      	cmp	r3, #8
 8000cc2:	d002      	beq.n	8000cca <SystemCoreClockUpdate+0x22>
 8000cc4:	2b18      	cmp	r3, #24
 8000cc6:	d009      	beq.n	8000cdc <SystemCoreClockUpdate+0x34>
 8000cc8:	e01c      	b.n	8000d04 <SystemCoreClockUpdate+0x5c>
  {
    case RCC_CFGR_SWS_0:                /* HSE used as system clock */
      SystemCoreClock = (HSE_VALUE / sysdiv);
 8000cca:	68f9      	ldr	r1, [r7, #12]
 8000ccc:	4823      	ldr	r0, [pc, #140]	@ (8000d5c <SystemCoreClockUpdate+0xb4>)
 8000cce:	f7ff fa1b 	bl	8000108 <__udivsi3>
 8000cd2:	0003      	movs	r3, r0
 8000cd4:	001a      	movs	r2, r3
 8000cd6:	4b22      	ldr	r3, [pc, #136]	@ (8000d60 <SystemCoreClockUpdate+0xb8>)
 8000cd8:	601a      	str	r2, [r3, #0]
      break;
 8000cda:	e02a      	b.n	8000d32 <SystemCoreClockUpdate+0x8a>
      SystemCoreClock = (HSI48_VALUE / sysdiv);
      break;
#endif /* RCC_HSI48_SUPPORT */

    case (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0):  /* LSI used as system clock */
      SystemCoreClock = (LSI_VALUE / sysdiv);
 8000cdc:	68f9      	ldr	r1, [r7, #12]
 8000cde:	23fa      	movs	r3, #250	@ 0xfa
 8000ce0:	01d8      	lsls	r0, r3, #7
 8000ce2:	f7ff fa11 	bl	8000108 <__udivsi3>
 8000ce6:	0003      	movs	r3, r0
 8000ce8:	001a      	movs	r2, r3
 8000cea:	4b1d      	ldr	r3, [pc, #116]	@ (8000d60 <SystemCoreClockUpdate+0xb8>)
 8000cec:	601a      	str	r2, [r3, #0]
      break;
 8000cee:	e020      	b.n	8000d32 <SystemCoreClockUpdate+0x8a>

    case RCC_CFGR_SWS_2:                /* LSE used as system clock */
      SystemCoreClock = (LSE_VALUE / sysdiv);
 8000cf0:	68f9      	ldr	r1, [r7, #12]
 8000cf2:	2380      	movs	r3, #128	@ 0x80
 8000cf4:	0218      	lsls	r0, r3, #8
 8000cf6:	f7ff fa07 	bl	8000108 <__udivsi3>
 8000cfa:	0003      	movs	r3, r0
 8000cfc:	001a      	movs	r2, r3
 8000cfe:	4b18      	ldr	r3, [pc, #96]	@ (8000d60 <SystemCoreClockUpdate+0xb8>)
 8000d00:	601a      	str	r2, [r3, #0]
      break;
 8000d02:	e016      	b.n	8000d32 <SystemCoreClockUpdate+0x8a>

    case 0x00000000U:                   /* HSI used as system clock */
    default:                            /* HSI used as system clock */
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV))>> RCC_CR_HSIDIV_Pos));
 8000d04:	4b14      	ldr	r3, [pc, #80]	@ (8000d58 <SystemCoreClockUpdate+0xb0>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	0adb      	lsrs	r3, r3, #11
 8000d0a:	2207      	movs	r2, #7
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	2201      	movs	r2, #1
 8000d10:	409a      	lsls	r2, r3
 8000d12:	0013      	movs	r3, r2
 8000d14:	60bb      	str	r3, [r7, #8]
      SystemCoreClock = ((HSI_VALUE / sysdiv) / hsidiv);
 8000d16:	68f9      	ldr	r1, [r7, #12]
 8000d18:	4810      	ldr	r0, [pc, #64]	@ (8000d5c <SystemCoreClockUpdate+0xb4>)
 8000d1a:	f7ff f9f5 	bl	8000108 <__udivsi3>
 8000d1e:	0003      	movs	r3, r0
 8000d20:	68b9      	ldr	r1, [r7, #8]
 8000d22:	0018      	movs	r0, r3
 8000d24:	f7ff f9f0 	bl	8000108 <__udivsi3>
 8000d28:	0003      	movs	r3, r0
 8000d2a:	001a      	movs	r2, r3
 8000d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d60 <SystemCoreClockUpdate+0xb8>)
 8000d2e:	601a      	str	r2, [r3, #0]
      break;
 8000d30:	46c0      	nop			@ (mov r8, r8)
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000d32:	4b09      	ldr	r3, [pc, #36]	@ (8000d58 <SystemCoreClockUpdate+0xb0>)
 8000d34:	689b      	ldr	r3, [r3, #8]
 8000d36:	0a1b      	lsrs	r3, r3, #8
 8000d38:	220f      	movs	r2, #15
 8000d3a:	401a      	ands	r2, r3
 8000d3c:	4b09      	ldr	r3, [pc, #36]	@ (8000d64 <SystemCoreClockUpdate+0xbc>)
 8000d3e:	0092      	lsls	r2, r2, #2
 8000d40:	58d3      	ldr	r3, [r2, r3]
 8000d42:	607b      	str	r3, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8000d44:	4b06      	ldr	r3, [pc, #24]	@ (8000d60 <SystemCoreClockUpdate+0xb8>)
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	40da      	lsrs	r2, r3
 8000d4c:	4b04      	ldr	r3, [pc, #16]	@ (8000d60 <SystemCoreClockUpdate+0xb8>)
 8000d4e:	601a      	str	r2, [r3, #0]
}
 8000d50:	46c0      	nop			@ (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	b004      	add	sp, #16
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	02dc6c00 	.word	0x02dc6c00
 8000d60:	20000000 	.word	0x20000000
 8000d64:	08003f8c 	.word	0x08003f8c

08000d68 <right>:

//----------------------------------------------------------------------------
Q_DEFINE_THIS_FILE

// helper function to provide the RIGHT neighbor of a Philo[n]
static inline uint8_t right(uint8_t const n) {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	0002      	movs	r2, r0
 8000d70:	1dfb      	adds	r3, r7, #7
 8000d72:	701a      	strb	r2, [r3, #0]
    return (uint8_t)((n + (N_PHILO - 1U)) % N_PHILO);
 8000d74:	1dfb      	adds	r3, r7, #7
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	3304      	adds	r3, #4
 8000d7a:	2105      	movs	r1, #5
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	f7ff fa49 	bl	8000214 <__aeabi_uidivmod>
 8000d82:	000b      	movs	r3, r1
 8000d84:	b2db      	uxtb	r3, r3
}
 8000d86:	0018      	movs	r0, r3
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	b002      	add	sp, #8
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <left>:

// helper function to provide the LEFT neighbor of a Philo[n]
static inline uint8_t left(uint8_t const n) {
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b082      	sub	sp, #8
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	0002      	movs	r2, r0
 8000d96:	1dfb      	adds	r3, r7, #7
 8000d98:	701a      	strb	r2, [r3, #0]
    return (uint8_t)((n + 1U) % N_PHILO);
 8000d9a:	1dfb      	adds	r3, r7, #7
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	3301      	adds	r3, #1
 8000da0:	2105      	movs	r1, #5
 8000da2:	0018      	movs	r0, r3
 8000da4:	f7ff fa36 	bl	8000214 <__aeabi_uidivmod>
 8000da8:	000b      	movs	r3, r1
 8000daa:	b2db      	uxtb	r3, r3
}
 8000dac:	0018      	movs	r0, r3
 8000dae:	46bd      	mov	sp, r7
 8000db0:	b002      	add	sp, #8
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <Table_ctor>:
#endif
//$endskip${QP_VERSION} ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
//$define${Shared::Table_ctor} vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv

//${Shared::Table_ctor} ......................................................
void Table_ctor(void) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
    Table * const me = &Table_inst;
 8000dba:	4b15      	ldr	r3, [pc, #84]	@ (8000e10 <Table_ctor+0x5c>)
 8000dbc:	603b      	str	r3, [r7, #0]
    QActive_ctor(&me->super, Q_STATE_CAST(&Table_initial));
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	4a14      	ldr	r2, [pc, #80]	@ (8000e14 <Table_ctor+0x60>)
 8000dc2:	0011      	movs	r1, r2
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f002 fb63 	bl	8003490 <QActive_ctor>
    for (uint8_t n = 0U; n < N_PHILO; ++n) {
 8000dca:	1dfb      	adds	r3, r7, #7
 8000dcc:	2200      	movs	r2, #0
 8000dce:	701a      	strb	r2, [r3, #0]
 8000dd0:	e014      	b.n	8000dfc <Table_ctor+0x48>
        me->fork[n] = FREE;
 8000dd2:	1dfb      	adds	r3, r7, #7
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	683a      	ldr	r2, [r7, #0]
 8000dd8:	2124      	movs	r1, #36	@ 0x24
 8000dda:	18d3      	adds	r3, r2, r3
 8000ddc:	185b      	adds	r3, r3, r1
 8000dde:	2200      	movs	r2, #0
 8000de0:	701a      	strb	r2, [r3, #0]
        me->isHungry[n] = false;
 8000de2:	1dfb      	adds	r3, r7, #7
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	683a      	ldr	r2, [r7, #0]
 8000de8:	2129      	movs	r1, #41	@ 0x29
 8000dea:	18d3      	adds	r3, r2, r3
 8000dec:	185b      	adds	r3, r3, r1
 8000dee:	2200      	movs	r2, #0
 8000df0:	701a      	strb	r2, [r3, #0]
    for (uint8_t n = 0U; n < N_PHILO; ++n) {
 8000df2:	1dfb      	adds	r3, r7, #7
 8000df4:	1dfa      	adds	r2, r7, #7
 8000df6:	7812      	ldrb	r2, [r2, #0]
 8000df8:	3201      	adds	r2, #1
 8000dfa:	701a      	strb	r2, [r3, #0]
 8000dfc:	1dfb      	adds	r3, r7, #7
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b04      	cmp	r3, #4
 8000e02:	d9e6      	bls.n	8000dd2 <Table_ctor+0x1e>
    }
}
 8000e04:	46c0      	nop			@ (mov r8, r8)
 8000e06:	46c0      	nop			@ (mov r8, r8)
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	b002      	add	sp, #8
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	46c0      	nop			@ (mov r8, r8)
 8000e10:	20000300 	.word	0x20000300
 8000e14:	08000e19 	.word	0x08000e19

08000e18 <Table_initial>:

//${AOs::Table} ..............................................................
Table Table_inst;

//${AOs::Table::SM} ..........................................................
static QState Table_initial(Table * const me, void const * const par) {
 8000e18:	b590      	push	{r4, r7, lr}
 8000e1a:	b085      	sub	sp, #20
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
    //${AOs::Table::SM::initial}
    Q_UNUSED_PAR(par);

    QS_OBJ_DICTIONARY(&Table_inst);

    QActive_subscribe(&me->super, DONE_SIG);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2105      	movs	r1, #5
 8000e26:	0018      	movs	r0, r3
 8000e28:	f002 fad4 	bl	80033d4 <QActive_subscribe>
    QActive_subscribe(&me->super, PAUSE_SIG);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2106      	movs	r1, #6
 8000e30:	0018      	movs	r0, r3
 8000e32:	f002 facf 	bl	80033d4 <QActive_subscribe>
    QActive_subscribe(&me->super, SERVE_SIG);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2107      	movs	r1, #7
 8000e3a:	0018      	movs	r0, r3
 8000e3c:	f002 faca 	bl	80033d4 <QActive_subscribe>
    QActive_subscribe(&me->super, TEST_SIG);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2108      	movs	r1, #8
 8000e44:	0018      	movs	r0, r3
 8000e46:	f002 fac5 	bl	80033d4 <QActive_subscribe>

    for (uint8_t n = 0U; n < N_PHILO; ++n) {
 8000e4a:	230f      	movs	r3, #15
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	2200      	movs	r2, #0
 8000e50:	701a      	strb	r2, [r3, #0]
 8000e52:	e01d      	b.n	8000e90 <Table_initial+0x78>
        me->fork[n] = FREE;
 8000e54:	200f      	movs	r0, #15
 8000e56:	183b      	adds	r3, r7, r0
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	687a      	ldr	r2, [r7, #4]
 8000e5c:	2124      	movs	r1, #36	@ 0x24
 8000e5e:	18d3      	adds	r3, r2, r3
 8000e60:	185b      	adds	r3, r3, r1
 8000e62:	2200      	movs	r2, #0
 8000e64:	701a      	strb	r2, [r3, #0]
        me->isHungry[n] = false;
 8000e66:	183b      	adds	r3, r7, r0
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	2129      	movs	r1, #41	@ 0x29
 8000e6e:	18d3      	adds	r3, r2, r3
 8000e70:	185b      	adds	r3, r3, r1
 8000e72:	2200      	movs	r2, #0
 8000e74:	701a      	strb	r2, [r3, #0]
        BSP_displayPhilStat(n, THINKING);
 8000e76:	4a0d      	ldr	r2, [pc, #52]	@ (8000eac <Table_initial+0x94>)
 8000e78:	0004      	movs	r4, r0
 8000e7a:	183b      	adds	r3, r7, r0
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	0011      	movs	r1, r2
 8000e80:	0018      	movs	r0, r3
 8000e82:	f7ff fbe9 	bl	8000658 <BSP_displayPhilStat>
    for (uint8_t n = 0U; n < N_PHILO; ++n) {
 8000e86:	193b      	adds	r3, r7, r4
 8000e88:	193a      	adds	r2, r7, r4
 8000e8a:	7812      	ldrb	r2, [r2, #0]
 8000e8c:	3201      	adds	r2, #1
 8000e8e:	701a      	strb	r2, [r3, #0]
 8000e90:	230f      	movs	r3, #15
 8000e92:	18fb      	adds	r3, r7, r3
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	2b04      	cmp	r3, #4
 8000e98:	d9dc      	bls.n	8000e54 <Table_initial+0x3c>

    QS_FUN_DICTIONARY(&Table_active);
    QS_FUN_DICTIONARY(&Table_serving);
    QS_FUN_DICTIONARY(&Table_paused);

    return Q_TRAN(&Table_serving);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	4a04      	ldr	r2, [pc, #16]	@ (8000eb0 <Table_initial+0x98>)
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	2303      	movs	r3, #3
}
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	b005      	add	sp, #20
 8000ea8:	bd90      	pop	{r4, r7, pc}
 8000eaa:	46c0      	nop			@ (mov r8, r8)
 8000eac:	08003efc 	.word	0x08003efc
 8000eb0:	08000efd 	.word	0x08000efd

08000eb4 <Table_active>:

//${AOs::Table::SM::active} ..................................................
static QState Table_active(Table * const me, QEvt const * const e) {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	6039      	str	r1, [r7, #0]
    QState status_;
    switch (e->sig) {
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	881b      	ldrh	r3, [r3, #0]
 8000ec2:	2b04      	cmp	r3, #4
 8000ec4:	d004      	beq.n	8000ed0 <Table_active+0x1c>
 8000ec6:	2b08      	cmp	r3, #8
 8000ec8:	d109      	bne.n	8000ede <Table_active+0x2a>
        //${AOs::Table::SM::active::TEST}
        case TEST_SIG: {
            status_ = Q_HANDLED();
 8000eca:	2302      	movs	r3, #2
 8000ecc:	60fb      	str	r3, [r7, #12]
            break;
 8000ece:	e00c      	b.n	8000eea <Table_active+0x36>
        }
        //${AOs::Table::SM::active::EAT}
        case EAT_SIG: {
            Q_ERROR();
 8000ed0:	f001 f98a 	bl	80021e8 <QF_crit_entry_>
 8000ed4:	4b07      	ldr	r3, [pc, #28]	@ (8000ef4 <Table_active+0x40>)
 8000ed6:	2197      	movs	r1, #151	@ 0x97
 8000ed8:	0018      	movs	r0, r3
 8000eda:	f7ff fa65 	bl	80003a8 <Q_onError>
            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&QHsm_top);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4a05      	ldr	r2, [pc, #20]	@ (8000ef8 <Table_active+0x44>)
 8000ee2:	609a      	str	r2, [r3, #8]
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	60fb      	str	r3, [r7, #12]
            break;
 8000ee8:	46c0      	nop			@ (mov r8, r8)
        }
    }
    return status_;
 8000eea:	68fb      	ldr	r3, [r7, #12]
}
 8000eec:	0018      	movs	r0, r3
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	b004      	add	sp, #16
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	08003fcc 	.word	0x08003fcc
 8000ef8:	08002319 	.word	0x08002319

08000efc <Table_serving>:

//${AOs::Table::SM::active::serving} .........................................
static QState Table_serving(Table * const me, QEvt const * const e) {
 8000efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000efe:	b08b      	sub	sp, #44	@ 0x2c
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
    QState status_;
    switch (e->sig) {
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	881b      	ldrh	r3, [r3, #0]
 8000f0a:	2b0b      	cmp	r3, #11
 8000f0c:	d900      	bls.n	8000f10 <Table_serving+0x14>
 8000f0e:	e207      	b.n	8001320 <Table_serving+0x424>
 8000f10:	009a      	lsls	r2, r3, #2
 8000f12:	4b97      	ldr	r3, [pc, #604]	@ (8001170 <Table_serving+0x274>)
 8000f14:	18d3      	adds	r3, r2, r3
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	469f      	mov	pc, r3
        //${AOs::Table::SM::active::serving}
        case Q_ENTRY_SIG: {
            // give permissions to eat...
            for (uint8_t n = 0U; n < N_PHILO; ++n) {
 8000f1a:	2323      	movs	r3, #35	@ 0x23
 8000f1c:	18fb      	adds	r3, r7, r3
 8000f1e:	2200      	movs	r2, #0
 8000f20:	701a      	strb	r2, [r3, #0]
 8000f22:	e05c      	b.n	8000fde <Table_serving+0xe2>
                if (me->isHungry[n]
 8000f24:	2423      	movs	r4, #35	@ 0x23
 8000f26:	193b      	adds	r3, r7, r4
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	2129      	movs	r1, #41	@ 0x29
 8000f2e:	18d3      	adds	r3, r2, r3
 8000f30:	185b      	adds	r3, r3, r1
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d04c      	beq.n	8000fd2 <Table_serving+0xd6>
                    && (me->fork[left(n)] == FREE)
 8000f38:	193b      	adds	r3, r7, r4
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	0018      	movs	r0, r3
 8000f3e:	f7ff ff26 	bl	8000d8e <left>
 8000f42:	0003      	movs	r3, r0
 8000f44:	0019      	movs	r1, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2224      	movs	r2, #36	@ 0x24
 8000f4a:	185b      	adds	r3, r3, r1
 8000f4c:	189b      	adds	r3, r3, r2
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d13e      	bne.n	8000fd2 <Table_serving+0xd6>
                    && (me->fork[n] == FREE))
 8000f54:	193b      	adds	r3, r7, r4
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	2124      	movs	r1, #36	@ 0x24
 8000f5c:	18d3      	adds	r3, r2, r3
 8000f5e:	185b      	adds	r3, r3, r1
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d135      	bne.n	8000fd2 <Table_serving+0xd6>
                {
                    me->fork[left(n)] = USED;
 8000f66:	193b      	adds	r3, r7, r4
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	f7ff ff0f 	bl	8000d8e <left>
 8000f70:	0003      	movs	r3, r0
 8000f72:	0019      	movs	r1, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2224      	movs	r2, #36	@ 0x24
 8000f78:	185b      	adds	r3, r3, r1
 8000f7a:	189b      	adds	r3, r3, r2
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	701a      	strb	r2, [r3, #0]
                    me->fork[n] = USED;
 8000f80:	193b      	adds	r3, r7, r4
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	687a      	ldr	r2, [r7, #4]
 8000f86:	2124      	movs	r1, #36	@ 0x24
 8000f88:	18d3      	adds	r3, r2, r3
 8000f8a:	185b      	adds	r3, r3, r1
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	701a      	strb	r2, [r3, #0]
            #ifdef QEVT_PAR_INIT
                    TableEvt const *pe = Q_NEW(TableEvt, EAT_SIG, n);
            #else
                    TableEvt *pe = Q_NEW(TableEvt, EAT_SIG);
 8000f90:	4b78      	ldr	r3, [pc, #480]	@ (8001174 <Table_serving+0x278>)
 8000f92:	2204      	movs	r2, #4
 8000f94:	0019      	movs	r1, r3
 8000f96:	200c      	movs	r0, #12
 8000f98:	f001 fea8 	bl	8002cec <QF_newX_>
 8000f9c:	0003      	movs	r3, r0
 8000f9e:	60fb      	str	r3, [r7, #12]
                    pe->philoId = n;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	193a      	adds	r2, r7, r4
 8000fa4:	7812      	ldrb	r2, [r2, #0]
 8000fa6:	721a      	strb	r2, [r3, #8]
            #endif
                    QACTIVE_PUBLISH(&pe->super, &me->super);
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	2200      	movs	r2, #0
 8000fac:	2100      	movs	r1, #0
 8000fae:	0018      	movs	r0, r3
 8000fb0:	f002 f940 	bl	8003234 <QActive_publish_>
                    me->isHungry[n] = false;
 8000fb4:	193b      	adds	r3, r7, r4
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	687a      	ldr	r2, [r7, #4]
 8000fba:	2129      	movs	r1, #41	@ 0x29
 8000fbc:	18d3      	adds	r3, r2, r3
 8000fbe:	185b      	adds	r3, r3, r1
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	701a      	strb	r2, [r3, #0]
                    BSP_displayPhilStat(n, EATING);
 8000fc4:	4a6c      	ldr	r2, [pc, #432]	@ (8001178 <Table_serving+0x27c>)
 8000fc6:	193b      	adds	r3, r7, r4
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	0011      	movs	r1, r2
 8000fcc:	0018      	movs	r0, r3
 8000fce:	f7ff fb43 	bl	8000658 <BSP_displayPhilStat>
            for (uint8_t n = 0U; n < N_PHILO; ++n) {
 8000fd2:	2223      	movs	r2, #35	@ 0x23
 8000fd4:	18bb      	adds	r3, r7, r2
 8000fd6:	18ba      	adds	r2, r7, r2
 8000fd8:	7812      	ldrb	r2, [r2, #0]
 8000fda:	3201      	adds	r2, #1
 8000fdc:	701a      	strb	r2, [r3, #0]
 8000fde:	2323      	movs	r3, #35	@ 0x23
 8000fe0:	18fb      	adds	r3, r7, r3
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b04      	cmp	r3, #4
 8000fe6:	d99d      	bls.n	8000f24 <Table_serving+0x28>
                }
            }
            status_ = Q_HANDLED();
 8000fe8:	2302      	movs	r3, #2
 8000fea:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8000fec:	e19e      	b.n	800132c <Table_serving+0x430>
        }
        //${AOs::Table::SM::active::serving::HUNGRY}
        case HUNGRY_SIG: {
            uint8_t n = Q_EVT_CAST(TableEvt)->philoId;
 8000fee:	2422      	movs	r4, #34	@ 0x22
 8000ff0:	193b      	adds	r3, r7, r4
 8000ff2:	683a      	ldr	r2, [r7, #0]
 8000ff4:	7a12      	ldrb	r2, [r2, #8]
 8000ff6:	701a      	strb	r2, [r3, #0]

            // phil ID must be in range and he must be not hungry
            Q_ASSERT((n < N_PHILO) && (!me->isHungry[n]));
 8000ff8:	f001 f8f6 	bl	80021e8 <QF_crit_entry_>
 8000ffc:	0022      	movs	r2, r4
 8000ffe:	18bb      	adds	r3, r7, r2
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	2b04      	cmp	r3, #4
 8001004:	d808      	bhi.n	8001018 <Table_serving+0x11c>
 8001006:	18bb      	adds	r3, r7, r2
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	2129      	movs	r1, #41	@ 0x29
 800100e:	18d3      	adds	r3, r2, r3
 8001010:	185b      	adds	r3, r3, r1
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d004      	beq.n	8001022 <Table_serving+0x126>
 8001018:	4b58      	ldr	r3, [pc, #352]	@ (800117c <Table_serving+0x280>)
 800101a:	21c4      	movs	r1, #196	@ 0xc4
 800101c:	0018      	movs	r0, r3
 800101e:	f7ff f9c3 	bl	80003a8 <Q_onError>
 8001022:	f001 f8f1 	bl	8002208 <QF_crit_exit_>

            BSP_displayPhilStat(n, HUNGRY);
 8001026:	4a56      	ldr	r2, [pc, #344]	@ (8001180 <Table_serving+0x284>)
 8001028:	2522      	movs	r5, #34	@ 0x22
 800102a:	197b      	adds	r3, r7, r5
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	0011      	movs	r1, r2
 8001030:	0018      	movs	r0, r3
 8001032:	f7ff fb11 	bl	8000658 <BSP_displayPhilStat>
            uint8_t m = left(n);
 8001036:	2621      	movs	r6, #33	@ 0x21
 8001038:	19bc      	adds	r4, r7, r6
 800103a:	197b      	adds	r3, r7, r5
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	0018      	movs	r0, r3
 8001040:	f7ff fea5 	bl	8000d8e <left>
 8001044:	0003      	movs	r3, r0
 8001046:	7023      	strb	r3, [r4, #0]
            //${AOs::Table::SM::active::serving::HUNGRY::[bothfree]}
            if ((me->fork[m] == FREE) && (me->fork[n] == FREE)) {
 8001048:	0034      	movs	r4, r6
 800104a:	193b      	adds	r3, r7, r4
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	2124      	movs	r1, #36	@ 0x24
 8001052:	18d3      	adds	r3, r2, r3
 8001054:	185b      	adds	r3, r3, r1
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d137      	bne.n	80010cc <Table_serving+0x1d0>
 800105c:	0028      	movs	r0, r5
 800105e:	183b      	adds	r3, r7, r0
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	687a      	ldr	r2, [r7, #4]
 8001064:	2124      	movs	r1, #36	@ 0x24
 8001066:	18d3      	adds	r3, r2, r3
 8001068:	185b      	adds	r3, r3, r1
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d12d      	bne.n	80010cc <Table_serving+0x1d0>
                me->fork[m] = USED;
 8001070:	193b      	adds	r3, r7, r4
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	687a      	ldr	r2, [r7, #4]
 8001076:	2124      	movs	r1, #36	@ 0x24
 8001078:	18d3      	adds	r3, r2, r3
 800107a:	185b      	adds	r3, r3, r1
 800107c:	2201      	movs	r2, #1
 800107e:	701a      	strb	r2, [r3, #0]
                me->fork[n] = USED;
 8001080:	0004      	movs	r4, r0
 8001082:	183b      	adds	r3, r7, r0
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	2124      	movs	r1, #36	@ 0x24
 800108a:	18d3      	adds	r3, r2, r3
 800108c:	185b      	adds	r3, r3, r1
 800108e:	2201      	movs	r2, #1
 8001090:	701a      	strb	r2, [r3, #0]
                #ifdef QEVT_PAR_INIT
                TableEvt const *pe = Q_NEW(TableEvt, EAT_SIG, n);
                #else
                TableEvt *pe = Q_NEW(TableEvt, EAT_SIG);
 8001092:	4b38      	ldr	r3, [pc, #224]	@ (8001174 <Table_serving+0x278>)
 8001094:	2204      	movs	r2, #4
 8001096:	0019      	movs	r1, r3
 8001098:	200c      	movs	r0, #12
 800109a:	f001 fe27 	bl	8002cec <QF_newX_>
 800109e:	0003      	movs	r3, r0
 80010a0:	61fb      	str	r3, [r7, #28]
                pe->philoId = n;
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	193a      	adds	r2, r7, r4
 80010a6:	7812      	ldrb	r2, [r2, #0]
 80010a8:	721a      	strb	r2, [r3, #8]
                #endif
                QACTIVE_PUBLISH(&pe->super, &me->super);
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	2200      	movs	r2, #0
 80010ae:	2100      	movs	r1, #0
 80010b0:	0018      	movs	r0, r3
 80010b2:	f002 f8bf 	bl	8003234 <QActive_publish_>
                BSP_displayPhilStat(n, EATING);
 80010b6:	4a30      	ldr	r2, [pc, #192]	@ (8001178 <Table_serving+0x27c>)
 80010b8:	193b      	adds	r3, r7, r4
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	0011      	movs	r1, r2
 80010be:	0018      	movs	r0, r3
 80010c0:	f7ff faca 	bl	8000658 <BSP_displayPhilStat>
                status_ = Q_HANDLED();
 80010c4:	2302      	movs	r3, #2
 80010c6:	627b      	str	r3, [r7, #36]	@ 0x24
            if ((me->fork[m] == FREE) && (me->fork[n] == FREE)) {
 80010c8:	46c0      	nop			@ (mov r8, r8)
            //${AOs::Table::SM::active::serving::HUNGRY::[else]}
            else {
                me->isHungry[n] = true;
                status_ = Q_HANDLED();
            }
            break;
 80010ca:	e12f      	b.n	800132c <Table_serving+0x430>
                me->isHungry[n] = true;
 80010cc:	2322      	movs	r3, #34	@ 0x22
 80010ce:	18fb      	adds	r3, r7, r3
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	2129      	movs	r1, #41	@ 0x29
 80010d6:	18d3      	adds	r3, r2, r3
 80010d8:	185b      	adds	r3, r3, r1
 80010da:	2201      	movs	r2, #1
 80010dc:	701a      	strb	r2, [r3, #0]
                status_ = Q_HANDLED();
 80010de:	2302      	movs	r3, #2
 80010e0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80010e2:	e123      	b.n	800132c <Table_serving+0x430>
        }
        //${AOs::Table::SM::active::serving::DONE}
        case DONE_SIG: {
            uint8_t n = Q_EVT_CAST(TableEvt)->philoId;
 80010e4:	241b      	movs	r4, #27
 80010e6:	193b      	adds	r3, r7, r4
 80010e8:	683a      	ldr	r2, [r7, #0]
 80010ea:	7a12      	ldrb	r2, [r2, #8]
 80010ec:	701a      	strb	r2, [r3, #0]

            // phil ID must be in range and he must be not hungry
            Q_ASSERT((n < N_PHILO) && (!me->isHungry[n]));
 80010ee:	f001 f87b 	bl	80021e8 <QF_crit_entry_>
 80010f2:	0022      	movs	r2, r4
 80010f4:	18bb      	adds	r3, r7, r2
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b04      	cmp	r3, #4
 80010fa:	d808      	bhi.n	800110e <Table_serving+0x212>
 80010fc:	18bb      	adds	r3, r7, r2
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	687a      	ldr	r2, [r7, #4]
 8001102:	2129      	movs	r1, #41	@ 0x29
 8001104:	18d3      	adds	r3, r2, r3
 8001106:	185b      	adds	r3, r3, r1
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d004      	beq.n	8001118 <Table_serving+0x21c>
 800110e:	4b1b      	ldr	r3, [pc, #108]	@ (800117c <Table_serving+0x280>)
 8001110:	21e2      	movs	r1, #226	@ 0xe2
 8001112:	0018      	movs	r0, r3
 8001114:	f7ff f948 	bl	80003a8 <Q_onError>
 8001118:	f001 f876 	bl	8002208 <QF_crit_exit_>

            BSP_displayPhilStat(n, THINKING);
 800111c:	4a19      	ldr	r2, [pc, #100]	@ (8001184 <Table_serving+0x288>)
 800111e:	251b      	movs	r5, #27
 8001120:	197b      	adds	r3, r7, r5
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	0011      	movs	r1, r2
 8001126:	0018      	movs	r0, r3
 8001128:	f7ff fa96 	bl	8000658 <BSP_displayPhilStat>
            uint8_t m = left(n);
 800112c:	261a      	movs	r6, #26
 800112e:	19bc      	adds	r4, r7, r6
 8001130:	197b      	adds	r3, r7, r5
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	0018      	movs	r0, r3
 8001136:	f7ff fe2a 	bl	8000d8e <left>
 800113a:	0003      	movs	r3, r0
 800113c:	7023      	strb	r3, [r4, #0]

            // both forks of Phil[n] must be used
            Q_ASSERT((me->fork[n] == USED) && (me->fork[m] == USED));
 800113e:	f001 f853 	bl	80021e8 <QF_crit_entry_>
 8001142:	197b      	adds	r3, r7, r5
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	2124      	movs	r1, #36	@ 0x24
 800114a:	18d3      	adds	r3, r2, r3
 800114c:	185b      	adds	r3, r3, r1
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d108      	bne.n	8001166 <Table_serving+0x26a>
 8001154:	19bb      	adds	r3, r7, r6
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	2124      	movs	r1, #36	@ 0x24
 800115c:	18d3      	adds	r3, r2, r3
 800115e:	185b      	adds	r3, r3, r1
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d010      	beq.n	8001188 <Table_serving+0x28c>
 8001166:	4b05      	ldr	r3, [pc, #20]	@ (800117c <Table_serving+0x280>)
 8001168:	21e8      	movs	r1, #232	@ 0xe8
 800116a:	0018      	movs	r0, r3
 800116c:	f7ff f91c 	bl	80003a8 <Q_onError>
 8001170:	08003fe4 	.word	0x08003fe4
 8001174:	0000ffff 	.word	0x0000ffff
 8001178:	08003f08 	.word	0x08003f08
 800117c:	08003fcc 	.word	0x08003fcc
 8001180:	08003f14 	.word	0x08003f14
 8001184:	08003efc 	.word	0x08003efc
 8001188:	f001 f83e 	bl	8002208 <QF_crit_exit_>

            me->fork[m] = FREE;
 800118c:	201a      	movs	r0, #26
 800118e:	183b      	adds	r3, r7, r0
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	2124      	movs	r1, #36	@ 0x24
 8001196:	18d3      	adds	r3, r2, r3
 8001198:	185b      	adds	r3, r3, r1
 800119a:	2200      	movs	r2, #0
 800119c:	701a      	strb	r2, [r3, #0]
            me->fork[n] = FREE;
 800119e:	261b      	movs	r6, #27
 80011a0:	19bb      	adds	r3, r7, r6
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	687a      	ldr	r2, [r7, #4]
 80011a6:	2124      	movs	r1, #36	@ 0x24
 80011a8:	18d3      	adds	r3, r2, r3
 80011aa:	185b      	adds	r3, r3, r1
 80011ac:	2200      	movs	r2, #0
 80011ae:	701a      	strb	r2, [r3, #0]
            m = right(n); // check the right neighbor
 80011b0:	0005      	movs	r5, r0
 80011b2:	183c      	adds	r4, r7, r0
 80011b4:	19bb      	adds	r3, r7, r6
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	0018      	movs	r0, r3
 80011ba:	f7ff fdd5 	bl	8000d68 <right>
 80011be:	0003      	movs	r3, r0
 80011c0:	7023      	strb	r3, [r4, #0]

            if (me->isHungry[m] && (me->fork[m] == FREE)) {
 80011c2:	0028      	movs	r0, r5
 80011c4:	183b      	adds	r3, r7, r0
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	2129      	movs	r1, #41	@ 0x29
 80011cc:	18d3      	adds	r3, r2, r3
 80011ce:	185b      	adds	r3, r3, r1
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d03a      	beq.n	800124c <Table_serving+0x350>
 80011d6:	183b      	adds	r3, r7, r0
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	2124      	movs	r1, #36	@ 0x24
 80011de:	18d3      	adds	r3, r2, r3
 80011e0:	185b      	adds	r3, r3, r1
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d131      	bne.n	800124c <Table_serving+0x350>
                me->fork[n] = USED;
 80011e8:	19bb      	adds	r3, r7, r6
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	687a      	ldr	r2, [r7, #4]
 80011ee:	2124      	movs	r1, #36	@ 0x24
 80011f0:	18d3      	adds	r3, r2, r3
 80011f2:	185b      	adds	r3, r3, r1
 80011f4:	2201      	movs	r2, #1
 80011f6:	701a      	strb	r2, [r3, #0]
                me->fork[m] = USED;
 80011f8:	183b      	adds	r3, r7, r0
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	2124      	movs	r1, #36	@ 0x24
 8001200:	18d3      	adds	r3, r2, r3
 8001202:	185b      	adds	r3, r3, r1
 8001204:	2201      	movs	r2, #1
 8001206:	701a      	strb	r2, [r3, #0]
                me->isHungry[m] = false;
 8001208:	0004      	movs	r4, r0
 800120a:	183b      	adds	r3, r7, r0
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	2129      	movs	r1, #41	@ 0x29
 8001212:	18d3      	adds	r3, r2, r3
 8001214:	185b      	adds	r3, r3, r1
 8001216:	2200      	movs	r2, #0
 8001218:	701a      	strb	r2, [r3, #0]
            #ifdef QEVT_PAR_INIT
                TableEvt const *pe = Q_NEW(TableEvt, EAT_SIG, m);
            #else
                TableEvt *pe = Q_NEW(TableEvt, EAT_SIG);
 800121a:	4b47      	ldr	r3, [pc, #284]	@ (8001338 <Table_serving+0x43c>)
 800121c:	2204      	movs	r2, #4
 800121e:	0019      	movs	r1, r3
 8001220:	200c      	movs	r0, #12
 8001222:	f001 fd63 	bl	8002cec <QF_newX_>
 8001226:	0003      	movs	r3, r0
 8001228:	617b      	str	r3, [r7, #20]
                pe->philoId = m;
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	193a      	adds	r2, r7, r4
 800122e:	7812      	ldrb	r2, [r2, #0]
 8001230:	721a      	strb	r2, [r3, #8]
            #endif
                QACTIVE_PUBLISH(&pe->super, &me->super);
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	2200      	movs	r2, #0
 8001236:	2100      	movs	r1, #0
 8001238:	0018      	movs	r0, r3
 800123a:	f001 fffb 	bl	8003234 <QActive_publish_>
                BSP_displayPhilStat(m, EATING);
 800123e:	4a3f      	ldr	r2, [pc, #252]	@ (800133c <Table_serving+0x440>)
 8001240:	193b      	adds	r3, r7, r4
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	0011      	movs	r1, r2
 8001246:	0018      	movs	r0, r3
 8001248:	f7ff fa06 	bl	8000658 <BSP_displayPhilStat>
            }
            m = left(n); // check the left neighbor
 800124c:	251a      	movs	r5, #26
 800124e:	197c      	adds	r4, r7, r5
 8001250:	261b      	movs	r6, #27
 8001252:	19bb      	adds	r3, r7, r6
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	0018      	movs	r0, r3
 8001258:	f7ff fd99 	bl	8000d8e <left>
 800125c:	0003      	movs	r3, r0
 800125e:	7023      	strb	r3, [r4, #0]
            n = left(m); // left fork of the left neighbor
 8001260:	19bc      	adds	r4, r7, r6
 8001262:	197b      	adds	r3, r7, r5
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	0018      	movs	r0, r3
 8001268:	f7ff fd91 	bl	8000d8e <left>
 800126c:	0003      	movs	r3, r0
 800126e:	7023      	strb	r3, [r4, #0]
            if (me->isHungry[m] && (me->fork[n] == FREE)) {
 8001270:	0028      	movs	r0, r5
 8001272:	183b      	adds	r3, r7, r0
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	687a      	ldr	r2, [r7, #4]
 8001278:	2129      	movs	r1, #41	@ 0x29
 800127a:	18d3      	adds	r3, r2, r3
 800127c:	185b      	adds	r3, r3, r1
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d03a      	beq.n	80012fa <Table_serving+0x3fe>
 8001284:	19bb      	adds	r3, r7, r6
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	2124      	movs	r1, #36	@ 0x24
 800128c:	18d3      	adds	r3, r2, r3
 800128e:	185b      	adds	r3, r3, r1
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d131      	bne.n	80012fa <Table_serving+0x3fe>
                me->fork[m] = USED;
 8001296:	183b      	adds	r3, r7, r0
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	2124      	movs	r1, #36	@ 0x24
 800129e:	18d3      	adds	r3, r2, r3
 80012a0:	185b      	adds	r3, r3, r1
 80012a2:	2201      	movs	r2, #1
 80012a4:	701a      	strb	r2, [r3, #0]
                me->fork[n] = USED;
 80012a6:	19bb      	adds	r3, r7, r6
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	2124      	movs	r1, #36	@ 0x24
 80012ae:	18d3      	adds	r3, r2, r3
 80012b0:	185b      	adds	r3, r3, r1
 80012b2:	2201      	movs	r2, #1
 80012b4:	701a      	strb	r2, [r3, #0]
                me->isHungry[m] = false;
 80012b6:	0004      	movs	r4, r0
 80012b8:	183b      	adds	r3, r7, r0
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	2129      	movs	r1, #41	@ 0x29
 80012c0:	18d3      	adds	r3, r2, r3
 80012c2:	185b      	adds	r3, r3, r1
 80012c4:	2200      	movs	r2, #0
 80012c6:	701a      	strb	r2, [r3, #0]
            #ifdef QEVT_PAR_INIT
                TableEvt const *pe = Q_NEW(TableEvt, EAT_SIG, m);
            #else
                TableEvt *pe = Q_NEW(TableEvt, EAT_SIG);
 80012c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <Table_serving+0x43c>)
 80012ca:	2204      	movs	r2, #4
 80012cc:	0019      	movs	r1, r3
 80012ce:	200c      	movs	r0, #12
 80012d0:	f001 fd0c 	bl	8002cec <QF_newX_>
 80012d4:	0003      	movs	r3, r0
 80012d6:	613b      	str	r3, [r7, #16]
                pe->philoId = m;
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	193a      	adds	r2, r7, r4
 80012dc:	7812      	ldrb	r2, [r2, #0]
 80012de:	721a      	strb	r2, [r3, #8]
            #endif
                QACTIVE_PUBLISH(&pe->super, &me->super);
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	2200      	movs	r2, #0
 80012e4:	2100      	movs	r1, #0
 80012e6:	0018      	movs	r0, r3
 80012e8:	f001 ffa4 	bl	8003234 <QActive_publish_>
                BSP_displayPhilStat(m, EATING);
 80012ec:	4a13      	ldr	r2, [pc, #76]	@ (800133c <Table_serving+0x440>)
 80012ee:	193b      	adds	r3, r7, r4
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	0011      	movs	r1, r2
 80012f4:	0018      	movs	r0, r3
 80012f6:	f7ff f9af 	bl	8000658 <BSP_displayPhilStat>
            }
            status_ = Q_HANDLED();
 80012fa:	2302      	movs	r3, #2
 80012fc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80012fe:	e015      	b.n	800132c <Table_serving+0x430>
        }
        //${AOs::Table::SM::active::serving::EAT}
        case EAT_SIG: {
            Q_ERROR();
 8001300:	f000 ff72 	bl	80021e8 <QF_crit_entry_>
 8001304:	2310      	movs	r3, #16
 8001306:	33ff      	adds	r3, #255	@ 0xff
 8001308:	001a      	movs	r2, r3
 800130a:	4b0d      	ldr	r3, [pc, #52]	@ (8001340 <Table_serving+0x444>)
 800130c:	0011      	movs	r1, r2
 800130e:	0018      	movs	r0, r3
 8001310:	f7ff f84a 	bl	80003a8 <Q_onError>
            status_ = Q_HANDLED();
            break;
        }
        //${AOs::Table::SM::active::serving::PAUSE}
        case PAUSE_SIG: {
            status_ = Q_TRAN(&Table_paused);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4a0b      	ldr	r2, [pc, #44]	@ (8001344 <Table_serving+0x448>)
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	2303      	movs	r3, #3
 800131c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800131e:	e005      	b.n	800132c <Table_serving+0x430>
        }
        default: {
            status_ = Q_SUPER(&Table_active);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	4a09      	ldr	r2, [pc, #36]	@ (8001348 <Table_serving+0x44c>)
 8001324:	609a      	str	r2, [r3, #8]
 8001326:	2300      	movs	r3, #0
 8001328:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800132a:	46c0      	nop			@ (mov r8, r8)
        }
    }
    return status_;
 800132c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800132e:	0018      	movs	r0, r3
 8001330:	46bd      	mov	sp, r7
 8001332:	b00b      	add	sp, #44	@ 0x2c
 8001334:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001336:	46c0      	nop			@ (mov r8, r8)
 8001338:	0000ffff 	.word	0x0000ffff
 800133c:	08003f08 	.word	0x08003f08
 8001340:	08003fcc 	.word	0x08003fcc
 8001344:	0800134d 	.word	0x0800134d
 8001348:	08000eb5 	.word	0x08000eb5

0800134c <Table_paused>:

//${AOs::Table::SM::active::paused} ..........................................
static QState Table_paused(Table * const me, QEvt const * const e) {
 800134c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
    QState status_;
    switch (e->sig) {
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	881b      	ldrh	r3, [r3, #0]
 800135a:	2b0b      	cmp	r3, #11
 800135c:	d900      	bls.n	8001360 <Table_paused+0x14>
 800135e:	e0a8      	b.n	80014b2 <Table_paused+0x166>
 8001360:	009a      	lsls	r2, r3, #2
 8001362:	4b59      	ldr	r3, [pc, #356]	@ (80014c8 <Table_paused+0x17c>)
 8001364:	18d3      	adds	r3, r2, r3
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	469f      	mov	pc, r3
        //${AOs::Table::SM::active::paused}
        case Q_ENTRY_SIG: {
            BSP_displayPaused(1U);
 800136a:	2001      	movs	r0, #1
 800136c:	f7ff f98d 	bl	800068a <BSP_displayPaused>
            status_ = Q_HANDLED();
 8001370:	2302      	movs	r3, #2
 8001372:	60fb      	str	r3, [r7, #12]
            break;
 8001374:	e0a3      	b.n	80014be <Table_paused+0x172>
        }
        //${AOs::Table::SM::active::paused}
        case Q_EXIT_SIG: {
            BSP_displayPaused(0U);
 8001376:	2000      	movs	r0, #0
 8001378:	f7ff f987 	bl	800068a <BSP_displayPaused>
            status_ = Q_HANDLED();
 800137c:	2302      	movs	r3, #2
 800137e:	60fb      	str	r3, [r7, #12]
            break;
 8001380:	e09d      	b.n	80014be <Table_paused+0x172>
        }
        //${AOs::Table::SM::active::paused::SERVE}
        case SERVE_SIG: {
            status_ = Q_TRAN(&Table_serving);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a51      	ldr	r2, [pc, #324]	@ (80014cc <Table_paused+0x180>)
 8001386:	609a      	str	r2, [r3, #8]
 8001388:	2303      	movs	r3, #3
 800138a:	60fb      	str	r3, [r7, #12]
            break;
 800138c:	e097      	b.n	80014be <Table_paused+0x172>
        }
        //${AOs::Table::SM::active::paused::HUNGRY}
        case HUNGRY_SIG: {
            uint8_t n = Q_EVT_CAST(TableEvt)->philoId;
 800138e:	240b      	movs	r4, #11
 8001390:	193b      	adds	r3, r7, r4
 8001392:	683a      	ldr	r2, [r7, #0]
 8001394:	7a12      	ldrb	r2, [r2, #8]
 8001396:	701a      	strb	r2, [r3, #0]

            // philo ID must be in range and he must be not hungry
            Q_ASSERT((n < N_PHILO) && (!me->isHungry[n]));
 8001398:	f000 ff26 	bl	80021e8 <QF_crit_entry_>
 800139c:	0022      	movs	r2, r4
 800139e:	18bb      	adds	r3, r7, r2
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b04      	cmp	r3, #4
 80013a4:	d808      	bhi.n	80013b8 <Table_paused+0x6c>
 80013a6:	18bb      	adds	r3, r7, r2
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	2129      	movs	r1, #41	@ 0x29
 80013ae:	18d3      	adds	r3, r2, r3
 80013b0:	185b      	adds	r3, r3, r1
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d006      	beq.n	80013c6 <Table_paused+0x7a>
 80013b8:	239d      	movs	r3, #157	@ 0x9d
 80013ba:	005a      	lsls	r2, r3, #1
 80013bc:	4b44      	ldr	r3, [pc, #272]	@ (80014d0 <Table_paused+0x184>)
 80013be:	0011      	movs	r1, r2
 80013c0:	0018      	movs	r0, r3
 80013c2:	f7fe fff1 	bl	80003a8 <Q_onError>
 80013c6:	f000 ff1f 	bl	8002208 <QF_crit_exit_>

            me->isHungry[n] = true;
 80013ca:	200b      	movs	r0, #11
 80013cc:	183b      	adds	r3, r7, r0
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	2129      	movs	r1, #41	@ 0x29
 80013d4:	18d3      	adds	r3, r2, r3
 80013d6:	185b      	adds	r3, r3, r1
 80013d8:	2201      	movs	r2, #1
 80013da:	701a      	strb	r2, [r3, #0]
            BSP_displayPhilStat(n, HUNGRY);
 80013dc:	4a3d      	ldr	r2, [pc, #244]	@ (80014d4 <Table_paused+0x188>)
 80013de:	183b      	adds	r3, r7, r0
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	0011      	movs	r1, r2
 80013e4:	0018      	movs	r0, r3
 80013e6:	f7ff f937 	bl	8000658 <BSP_displayPhilStat>
            status_ = Q_HANDLED();
 80013ea:	2302      	movs	r3, #2
 80013ec:	60fb      	str	r3, [r7, #12]
            break;
 80013ee:	e066      	b.n	80014be <Table_paused+0x172>
        }
        //${AOs::Table::SM::active::paused::DONE}
        case DONE_SIG: {
            uint8_t n = Q_EVT_CAST(TableEvt)->philoId;
 80013f0:	240a      	movs	r4, #10
 80013f2:	193b      	adds	r3, r7, r4
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	7a12      	ldrb	r2, [r2, #8]
 80013f8:	701a      	strb	r2, [r3, #0]

            // phil ID must be in range and he must be not hungry
            Q_ASSERT((n < N_PHILO) && (!me->isHungry[n]));
 80013fa:	f000 fef5 	bl	80021e8 <QF_crit_entry_>
 80013fe:	0022      	movs	r2, r4
 8001400:	18bb      	adds	r3, r7, r2
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b04      	cmp	r3, #4
 8001406:	d808      	bhi.n	800141a <Table_paused+0xce>
 8001408:	18bb      	adds	r3, r7, r2
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	687a      	ldr	r2, [r7, #4]
 800140e:	2129      	movs	r1, #41	@ 0x29
 8001410:	18d3      	adds	r3, r2, r3
 8001412:	185b      	adds	r3, r3, r1
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d006      	beq.n	8001428 <Table_paused+0xdc>
 800141a:	23a3      	movs	r3, #163	@ 0xa3
 800141c:	005a      	lsls	r2, r3, #1
 800141e:	4b2c      	ldr	r3, [pc, #176]	@ (80014d0 <Table_paused+0x184>)
 8001420:	0011      	movs	r1, r2
 8001422:	0018      	movs	r0, r3
 8001424:	f7fe ffc0 	bl	80003a8 <Q_onError>
 8001428:	f000 feee 	bl	8002208 <QF_crit_exit_>

            BSP_displayPhilStat(n, THINKING);
 800142c:	4a2a      	ldr	r2, [pc, #168]	@ (80014d8 <Table_paused+0x18c>)
 800142e:	250a      	movs	r5, #10
 8001430:	197b      	adds	r3, r7, r5
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	0011      	movs	r1, r2
 8001436:	0018      	movs	r0, r3
 8001438:	f7ff f90e 	bl	8000658 <BSP_displayPhilStat>
            uint8_t m = left(n);
 800143c:	2609      	movs	r6, #9
 800143e:	19bc      	adds	r4, r7, r6
 8001440:	197b      	adds	r3, r7, r5
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	0018      	movs	r0, r3
 8001446:	f7ff fca2 	bl	8000d8e <left>
 800144a:	0003      	movs	r3, r0
 800144c:	7023      	strb	r3, [r4, #0]

            // both forks of Phil[n] must be used
            Q_ASSERT((me->fork[n] == USED) && (me->fork[m] == USED));
 800144e:	f000 fecb 	bl	80021e8 <QF_crit_entry_>
 8001452:	197b      	adds	r3, r7, r5
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	2124      	movs	r1, #36	@ 0x24
 800145a:	18d3      	adds	r3, r2, r3
 800145c:	185b      	adds	r3, r3, r1
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b01      	cmp	r3, #1
 8001462:	d108      	bne.n	8001476 <Table_paused+0x12a>
 8001464:	19bb      	adds	r3, r7, r6
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	2124      	movs	r1, #36	@ 0x24
 800146c:	18d3      	adds	r3, r2, r3
 800146e:	185b      	adds	r3, r3, r1
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d006      	beq.n	8001484 <Table_paused+0x138>
 8001476:	23a6      	movs	r3, #166	@ 0xa6
 8001478:	005a      	lsls	r2, r3, #1
 800147a:	4b15      	ldr	r3, [pc, #84]	@ (80014d0 <Table_paused+0x184>)
 800147c:	0011      	movs	r1, r2
 800147e:	0018      	movs	r0, r3
 8001480:	f7fe ff92 	bl	80003a8 <Q_onError>
 8001484:	f000 fec0 	bl	8002208 <QF_crit_exit_>

            me->fork[m] = FREE;
 8001488:	2309      	movs	r3, #9
 800148a:	18fb      	adds	r3, r7, r3
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	2124      	movs	r1, #36	@ 0x24
 8001492:	18d3      	adds	r3, r2, r3
 8001494:	185b      	adds	r3, r3, r1
 8001496:	2200      	movs	r2, #0
 8001498:	701a      	strb	r2, [r3, #0]
            me->fork[n] = FREE;
 800149a:	230a      	movs	r3, #10
 800149c:	18fb      	adds	r3, r7, r3
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	2124      	movs	r1, #36	@ 0x24
 80014a4:	18d3      	adds	r3, r2, r3
 80014a6:	185b      	adds	r3, r3, r1
 80014a8:	2200      	movs	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]
            status_ = Q_HANDLED();
 80014ac:	2302      	movs	r3, #2
 80014ae:	60fb      	str	r3, [r7, #12]
            break;
 80014b0:	e005      	b.n	80014be <Table_paused+0x172>
        }
        default: {
            status_ = Q_SUPER(&Table_active);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a09      	ldr	r2, [pc, #36]	@ (80014dc <Table_paused+0x190>)
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	2300      	movs	r3, #0
 80014ba:	60fb      	str	r3, [r7, #12]
            break;
 80014bc:	46c0      	nop			@ (mov r8, r8)
        }
    }
    return status_;
 80014be:	68fb      	ldr	r3, [r7, #12]
}
 80014c0:	0018      	movs	r0, r3
 80014c2:	46bd      	mov	sp, r7
 80014c4:	b005      	add	sp, #20
 80014c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014c8:	08004014 	.word	0x08004014
 80014cc:	08000efd 	.word	0x08000efd
 80014d0:	08003fcc 	.word	0x08003fcc
 80014d4:	08003f14 	.word	0x08003f14
 80014d8:	08003efc 	.word	0x08003efc
 80014dc:	08000eb5 	.word	0x08000eb5

080014e0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80014e0:	480d      	ldr	r0, [pc, #52]	@ (8001518 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80014e2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80014e4:	f7ff fbd4 	bl	8000c90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80014e8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80014ea:	e003      	b.n	80014f4 <LoopCopyDataInit>

080014ec <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80014ec:	4b0b      	ldr	r3, [pc, #44]	@ (800151c <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80014ee:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80014f0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80014f2:	3104      	adds	r1, #4

080014f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80014f4:	480a      	ldr	r0, [pc, #40]	@ (8001520 <LoopForever+0xa>)
  ldr r3, =_edata
 80014f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001524 <LoopForever+0xe>)
  adds r2, r0, r1
 80014f8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80014fa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80014fc:	d3f6      	bcc.n	80014ec <CopyDataInit>
  ldr r2, =_sbss
 80014fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001528 <LoopForever+0x12>)
  b LoopFillZerobss
 8001500:	e002      	b.n	8001508 <LoopFillZerobss>

08001502 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001502:	2300      	movs	r3, #0
  str  r3, [r2]
 8001504:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001506:	3204      	adds	r2, #4

08001508 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001508:	4b08      	ldr	r3, [pc, #32]	@ (800152c <LoopForever+0x16>)
  cmp r2, r3
 800150a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800150c:	d3f9      	bcc.n	8001502 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800150e:	f002 fcb9 	bl	8003e84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001512:	f7ff f918 	bl	8000746 <main>

08001516 <LoopForever>:

LoopForever:
    b LoopForever
 8001516:	e7fe      	b.n	8001516 <LoopForever>
  ldr   r0, =_estack
 8001518:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 800151c:	080040e0 	.word	0x080040e0
  ldr r0, =_sdata
 8001520:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001524:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001528:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 800152c:	20000428 	.word	0x20000428

08001530 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001530:	e7fe      	b.n	8001530 <ADC1_IRQHandler>

08001532 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	b082      	sub	sp, #8
 8001536:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001538:	1dfb      	adds	r3, r7, #7
 800153a:	2200      	movs	r2, #0
 800153c:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800153e:	2003      	movs	r0, #3
 8001540:	f000 f80e 	bl	8001560 <HAL_InitTick>
 8001544:	1e03      	subs	r3, r0, #0
 8001546:	d003      	beq.n	8001550 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8001548:	1dfb      	adds	r3, r7, #7
 800154a:	2201      	movs	r2, #1
 800154c:	701a      	strb	r2, [r3, #0]
 800154e:	e001      	b.n	8001554 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001550:	f7ff fb5c 	bl	8000c0c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001554:	1dfb      	adds	r3, r7, #7
 8001556:	781b      	ldrb	r3, [r3, #0]
}
 8001558:	0018      	movs	r0, r3
 800155a:	46bd      	mov	sp, r7
 800155c:	b002      	add	sp, #8
 800155e:	bd80      	pop	{r7, pc}

08001560 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001560:	b590      	push	{r4, r7, lr}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001568:	230f      	movs	r3, #15
 800156a:	18fb      	adds	r3, r7, r3
 800156c:	2200      	movs	r2, #0
 800156e:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8001570:	4b1d      	ldr	r3, [pc, #116]	@ (80015e8 <HAL_InitTick+0x88>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d02b      	beq.n	80015d0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8001578:	4b1c      	ldr	r3, [pc, #112]	@ (80015ec <HAL_InitTick+0x8c>)
 800157a:	681c      	ldr	r4, [r3, #0]
 800157c:	4b1a      	ldr	r3, [pc, #104]	@ (80015e8 <HAL_InitTick+0x88>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	0019      	movs	r1, r3
 8001582:	23fa      	movs	r3, #250	@ 0xfa
 8001584:	0098      	lsls	r0, r3, #2
 8001586:	f7fe fdbf 	bl	8000108 <__udivsi3>
 800158a:	0003      	movs	r3, r0
 800158c:	0019      	movs	r1, r3
 800158e:	0020      	movs	r0, r4
 8001590:	f7fe fdba 	bl	8000108 <__udivsi3>
 8001594:	0003      	movs	r3, r0
 8001596:	0018      	movs	r0, r3
 8001598:	f000 f907 	bl	80017aa <HAL_SYSTICK_Config>
 800159c:	1e03      	subs	r3, r0, #0
 800159e:	d112      	bne.n	80015c6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2b03      	cmp	r3, #3
 80015a4:	d80a      	bhi.n	80015bc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015a6:	6879      	ldr	r1, [r7, #4]
 80015a8:	2301      	movs	r3, #1
 80015aa:	425b      	negs	r3, r3
 80015ac:	2200      	movs	r2, #0
 80015ae:	0018      	movs	r0, r3
 80015b0:	f000 f8d6 	bl	8001760 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015b4:	4b0e      	ldr	r3, [pc, #56]	@ (80015f0 <HAL_InitTick+0x90>)
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	e00d      	b.n	80015d8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80015bc:	230f      	movs	r3, #15
 80015be:	18fb      	adds	r3, r7, r3
 80015c0:	2201      	movs	r2, #1
 80015c2:	701a      	strb	r2, [r3, #0]
 80015c4:	e008      	b.n	80015d8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015c6:	230f      	movs	r3, #15
 80015c8:	18fb      	adds	r3, r7, r3
 80015ca:	2201      	movs	r2, #1
 80015cc:	701a      	strb	r2, [r3, #0]
 80015ce:	e003      	b.n	80015d8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015d0:	230f      	movs	r3, #15
 80015d2:	18fb      	adds	r3, r7, r3
 80015d4:	2201      	movs	r2, #1
 80015d6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80015d8:	230f      	movs	r3, #15
 80015da:	18fb      	adds	r3, r7, r3
 80015dc:	781b      	ldrb	r3, [r3, #0]
}
 80015de:	0018      	movs	r0, r3
 80015e0:	46bd      	mov	sp, r7
 80015e2:	b005      	add	sp, #20
 80015e4:	bd90      	pop	{r4, r7, pc}
 80015e6:	46c0      	nop			@ (mov r8, r8)
 80015e8:	20000008 	.word	0x20000008
 80015ec:	20000000 	.word	0x20000000
 80015f0:	20000004 	.word	0x20000004

080015f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  return uwTick;
 80015f8:	4b02      	ldr	r3, [pc, #8]	@ (8001604 <HAL_GetTick+0x10>)
 80015fa:	681b      	ldr	r3, [r3, #0]
}
 80015fc:	0018      	movs	r0, r3
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	46c0      	nop			@ (mov r8, r8)
 8001604:	20000330 	.word	0x20000330

08001608 <__NVIC_EnableIRQ>:
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	0002      	movs	r2, r0
 8001610:	1dfb      	adds	r3, r7, #7
 8001612:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001614:	1dfb      	adds	r3, r7, #7
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2b7f      	cmp	r3, #127	@ 0x7f
 800161a:	d809      	bhi.n	8001630 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800161c:	1dfb      	adds	r3, r7, #7
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	001a      	movs	r2, r3
 8001622:	231f      	movs	r3, #31
 8001624:	401a      	ands	r2, r3
 8001626:	4b04      	ldr	r3, [pc, #16]	@ (8001638 <__NVIC_EnableIRQ+0x30>)
 8001628:	2101      	movs	r1, #1
 800162a:	4091      	lsls	r1, r2
 800162c:	000a      	movs	r2, r1
 800162e:	601a      	str	r2, [r3, #0]
}
 8001630:	46c0      	nop			@ (mov r8, r8)
 8001632:	46bd      	mov	sp, r7
 8001634:	b002      	add	sp, #8
 8001636:	bd80      	pop	{r7, pc}
 8001638:	e000e100 	.word	0xe000e100

0800163c <__NVIC_SetPriority>:
{
 800163c:	b590      	push	{r4, r7, lr}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	0002      	movs	r2, r0
 8001644:	6039      	str	r1, [r7, #0]
 8001646:	1dfb      	adds	r3, r7, #7
 8001648:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800164a:	1dfb      	adds	r3, r7, #7
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001650:	d828      	bhi.n	80016a4 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001652:	4a2f      	ldr	r2, [pc, #188]	@ (8001710 <__NVIC_SetPriority+0xd4>)
 8001654:	1dfb      	adds	r3, r7, #7
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	b25b      	sxtb	r3, r3
 800165a:	089b      	lsrs	r3, r3, #2
 800165c:	33c0      	adds	r3, #192	@ 0xc0
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	589b      	ldr	r3, [r3, r2]
 8001662:	1dfa      	adds	r2, r7, #7
 8001664:	7812      	ldrb	r2, [r2, #0]
 8001666:	0011      	movs	r1, r2
 8001668:	2203      	movs	r2, #3
 800166a:	400a      	ands	r2, r1
 800166c:	00d2      	lsls	r2, r2, #3
 800166e:	21ff      	movs	r1, #255	@ 0xff
 8001670:	4091      	lsls	r1, r2
 8001672:	000a      	movs	r2, r1
 8001674:	43d2      	mvns	r2, r2
 8001676:	401a      	ands	r2, r3
 8001678:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	019b      	lsls	r3, r3, #6
 800167e:	22ff      	movs	r2, #255	@ 0xff
 8001680:	401a      	ands	r2, r3
 8001682:	1dfb      	adds	r3, r7, #7
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	0018      	movs	r0, r3
 8001688:	2303      	movs	r3, #3
 800168a:	4003      	ands	r3, r0
 800168c:	00db      	lsls	r3, r3, #3
 800168e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001690:	481f      	ldr	r0, [pc, #124]	@ (8001710 <__NVIC_SetPriority+0xd4>)
 8001692:	1dfb      	adds	r3, r7, #7
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	b25b      	sxtb	r3, r3
 8001698:	089b      	lsrs	r3, r3, #2
 800169a:	430a      	orrs	r2, r1
 800169c:	33c0      	adds	r3, #192	@ 0xc0
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	501a      	str	r2, [r3, r0]
}
 80016a2:	e031      	b.n	8001708 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001714 <__NVIC_SetPriority+0xd8>)
 80016a6:	1dfb      	adds	r3, r7, #7
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	0019      	movs	r1, r3
 80016ac:	230f      	movs	r3, #15
 80016ae:	400b      	ands	r3, r1
 80016b0:	3b08      	subs	r3, #8
 80016b2:	089b      	lsrs	r3, r3, #2
 80016b4:	3306      	adds	r3, #6
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	18d3      	adds	r3, r2, r3
 80016ba:	3304      	adds	r3, #4
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	1dfa      	adds	r2, r7, #7
 80016c0:	7812      	ldrb	r2, [r2, #0]
 80016c2:	0011      	movs	r1, r2
 80016c4:	2203      	movs	r2, #3
 80016c6:	400a      	ands	r2, r1
 80016c8:	00d2      	lsls	r2, r2, #3
 80016ca:	21ff      	movs	r1, #255	@ 0xff
 80016cc:	4091      	lsls	r1, r2
 80016ce:	000a      	movs	r2, r1
 80016d0:	43d2      	mvns	r2, r2
 80016d2:	401a      	ands	r2, r3
 80016d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	019b      	lsls	r3, r3, #6
 80016da:	22ff      	movs	r2, #255	@ 0xff
 80016dc:	401a      	ands	r2, r3
 80016de:	1dfb      	adds	r3, r7, #7
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	0018      	movs	r0, r3
 80016e4:	2303      	movs	r3, #3
 80016e6:	4003      	ands	r3, r0
 80016e8:	00db      	lsls	r3, r3, #3
 80016ea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016ec:	4809      	ldr	r0, [pc, #36]	@ (8001714 <__NVIC_SetPriority+0xd8>)
 80016ee:	1dfb      	adds	r3, r7, #7
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	001c      	movs	r4, r3
 80016f4:	230f      	movs	r3, #15
 80016f6:	4023      	ands	r3, r4
 80016f8:	3b08      	subs	r3, #8
 80016fa:	089b      	lsrs	r3, r3, #2
 80016fc:	430a      	orrs	r2, r1
 80016fe:	3306      	adds	r3, #6
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	18c3      	adds	r3, r0, r3
 8001704:	3304      	adds	r3, #4
 8001706:	601a      	str	r2, [r3, #0]
}
 8001708:	46c0      	nop			@ (mov r8, r8)
 800170a:	46bd      	mov	sp, r7
 800170c:	b003      	add	sp, #12
 800170e:	bd90      	pop	{r4, r7, pc}
 8001710:	e000e100 	.word	0xe000e100
 8001714:	e000ed00 	.word	0xe000ed00

08001718 <SysTick_Config>:
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	1e5a      	subs	r2, r3, #1
 8001724:	2380      	movs	r3, #128	@ 0x80
 8001726:	045b      	lsls	r3, r3, #17
 8001728:	429a      	cmp	r2, r3
 800172a:	d301      	bcc.n	8001730 <SysTick_Config+0x18>
    return (1UL);                                                   /* Reload value impossible */
 800172c:	2301      	movs	r3, #1
 800172e:	e010      	b.n	8001752 <SysTick_Config+0x3a>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001730:	4b0a      	ldr	r3, [pc, #40]	@ (800175c <SysTick_Config+0x44>)
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	3a01      	subs	r2, #1
 8001736:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001738:	2301      	movs	r3, #1
 800173a:	425b      	negs	r3, r3
 800173c:	2103      	movs	r1, #3
 800173e:	0018      	movs	r0, r3
 8001740:	f7ff ff7c 	bl	800163c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001744:	4b05      	ldr	r3, [pc, #20]	@ (800175c <SysTick_Config+0x44>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800174a:	4b04      	ldr	r3, [pc, #16]	@ (800175c <SysTick_Config+0x44>)
 800174c:	2207      	movs	r2, #7
 800174e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001750:	2300      	movs	r3, #0
}
 8001752:	0018      	movs	r0, r3
 8001754:	46bd      	mov	sp, r7
 8001756:	b002      	add	sp, #8
 8001758:	bd80      	pop	{r7, pc}
 800175a:	46c0      	nop			@ (mov r8, r8)
 800175c:	e000e010 	.word	0xe000e010

08001760 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	60b9      	str	r1, [r7, #8]
 8001768:	607a      	str	r2, [r7, #4]
 800176a:	210f      	movs	r1, #15
 800176c:	187b      	adds	r3, r7, r1
 800176e:	1c02      	adds	r2, r0, #0
 8001770:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001772:	68ba      	ldr	r2, [r7, #8]
 8001774:	187b      	adds	r3, r7, r1
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	b25b      	sxtb	r3, r3
 800177a:	0011      	movs	r1, r2
 800177c:	0018      	movs	r0, r3
 800177e:	f7ff ff5d 	bl	800163c <__NVIC_SetPriority>
}
 8001782:	46c0      	nop			@ (mov r8, r8)
 8001784:	46bd      	mov	sp, r7
 8001786:	b004      	add	sp, #16
 8001788:	bd80      	pop	{r7, pc}

0800178a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b082      	sub	sp, #8
 800178e:	af00      	add	r7, sp, #0
 8001790:	0002      	movs	r2, r0
 8001792:	1dfb      	adds	r3, r7, #7
 8001794:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001796:	1dfb      	adds	r3, r7, #7
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	b25b      	sxtb	r3, r3
 800179c:	0018      	movs	r0, r3
 800179e:	f7ff ff33 	bl	8001608 <__NVIC_EnableIRQ>
}
 80017a2:	46c0      	nop			@ (mov r8, r8)
 80017a4:	46bd      	mov	sp, r7
 80017a6:	b002      	add	sp, #8
 80017a8:	bd80      	pop	{r7, pc}

080017aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	0018      	movs	r0, r3
 80017b6:	f7ff ffaf 	bl	8001718 <SysTick_Config>
 80017ba:	0003      	movs	r3, r0
}
 80017bc:	0018      	movs	r0, r3
 80017be:	46bd      	mov	sp, r7
 80017c0:	b002      	add	sp, #8
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80017ce:	2300      	movs	r3, #0
 80017d0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80017d2:	e153      	b.n	8001a7c <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2101      	movs	r1, #1
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	4091      	lsls	r1, r2
 80017de:	000a      	movs	r2, r1
 80017e0:	4013      	ands	r3, r2
 80017e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d100      	bne.n	80017ec <HAL_GPIO_Init+0x28>
 80017ea:	e144      	b.n	8001a76 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d003      	beq.n	80017fc <HAL_GPIO_Init+0x38>
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2b12      	cmp	r3, #18
 80017fa:	d125      	bne.n	8001848 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	08da      	lsrs	r2, r3, #3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	3208      	adds	r2, #8
 8001804:	0092      	lsls	r2, r2, #2
 8001806:	58d3      	ldr	r3, [r2, r3]
 8001808:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	2207      	movs	r2, #7
 800180e:	4013      	ands	r3, r2
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	220f      	movs	r2, #15
 8001814:	409a      	lsls	r2, r3
 8001816:	0013      	movs	r3, r2
 8001818:	43da      	mvns	r2, r3
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	4013      	ands	r3, r2
 800181e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	691b      	ldr	r3, [r3, #16]
 8001824:	220f      	movs	r2, #15
 8001826:	401a      	ands	r2, r3
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	2107      	movs	r1, #7
 800182c:	400b      	ands	r3, r1
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	409a      	lsls	r2, r3
 8001832:	0013      	movs	r3, r2
 8001834:	697a      	ldr	r2, [r7, #20]
 8001836:	4313      	orrs	r3, r2
 8001838:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	08da      	lsrs	r2, r3, #3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	3208      	adds	r2, #8
 8001842:	0092      	lsls	r2, r2, #2
 8001844:	6979      	ldr	r1, [r7, #20]
 8001846:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	2203      	movs	r2, #3
 8001854:	409a      	lsls	r2, r3
 8001856:	0013      	movs	r3, r2
 8001858:	43da      	mvns	r2, r3
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	4013      	ands	r3, r2
 800185e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	2203      	movs	r2, #3
 8001866:	401a      	ands	r2, r3
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	409a      	lsls	r2, r3
 800186e:	0013      	movs	r3, r2
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	4313      	orrs	r3, r2
 8001874:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	697a      	ldr	r2, [r7, #20]
 800187a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	2b01      	cmp	r3, #1
 8001882:	d00b      	beq.n	800189c <HAL_GPIO_Init+0xd8>
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	2b02      	cmp	r3, #2
 800188a:	d007      	beq.n	800189c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001890:	2b11      	cmp	r3, #17
 8001892:	d003      	beq.n	800189c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	2b12      	cmp	r3, #18
 800189a:	d130      	bne.n	80018fe <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	2203      	movs	r2, #3
 80018a8:	409a      	lsls	r2, r3
 80018aa:	0013      	movs	r3, r2
 80018ac:	43da      	mvns	r2, r3
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	4013      	ands	r3, r2
 80018b2:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	68da      	ldr	r2, [r3, #12]
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	005b      	lsls	r3, r3, #1
 80018bc:	409a      	lsls	r2, r3
 80018be:	0013      	movs	r3, r2
 80018c0:	697a      	ldr	r2, [r7, #20]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	697a      	ldr	r2, [r7, #20]
 80018ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018d2:	2201      	movs	r2, #1
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	409a      	lsls	r2, r3
 80018d8:	0013      	movs	r3, r2
 80018da:	43da      	mvns	r2, r3
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	4013      	ands	r3, r2
 80018e0:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	091b      	lsrs	r3, r3, #4
 80018e8:	2201      	movs	r2, #1
 80018ea:	401a      	ands	r2, r3
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	409a      	lsls	r2, r3
 80018f0:	0013      	movs	r3, r2
 80018f2:	697a      	ldr	r2, [r7, #20]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	697a      	ldr	r2, [r7, #20]
 80018fc:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	2b03      	cmp	r3, #3
 8001904:	d017      	beq.n	8001936 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	2203      	movs	r2, #3
 8001912:	409a      	lsls	r2, r3
 8001914:	0013      	movs	r3, r2
 8001916:	43da      	mvns	r2, r3
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	4013      	ands	r3, r2
 800191c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	689a      	ldr	r2, [r3, #8]
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	409a      	lsls	r2, r3
 8001928:	0013      	movs	r3, r2
 800192a:	697a      	ldr	r2, [r7, #20]
 800192c:	4313      	orrs	r3, r2
 800192e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	697a      	ldr	r2, [r7, #20]
 8001934:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	685a      	ldr	r2, [r3, #4]
 800193a:	2380      	movs	r3, #128	@ 0x80
 800193c:	055b      	lsls	r3, r3, #21
 800193e:	4013      	ands	r3, r2
 8001940:	d100      	bne.n	8001944 <HAL_GPIO_Init+0x180>
 8001942:	e098      	b.n	8001a76 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001944:	4a53      	ldr	r2, [pc, #332]	@ (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	089b      	lsrs	r3, r3, #2
 800194a:	3318      	adds	r3, #24
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	589b      	ldr	r3, [r3, r2]
 8001950:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	2203      	movs	r2, #3
 8001956:	4013      	ands	r3, r2
 8001958:	00db      	lsls	r3, r3, #3
 800195a:	220f      	movs	r2, #15
 800195c:	409a      	lsls	r2, r3
 800195e:	0013      	movs	r3, r2
 8001960:	43da      	mvns	r2, r3
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	4013      	ands	r3, r2
 8001966:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	23a0      	movs	r3, #160	@ 0xa0
 800196c:	05db      	lsls	r3, r3, #23
 800196e:	429a      	cmp	r2, r3
 8001970:	d019      	beq.n	80019a6 <HAL_GPIO_Init+0x1e2>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4a48      	ldr	r2, [pc, #288]	@ (8001a98 <HAL_GPIO_Init+0x2d4>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d013      	beq.n	80019a2 <HAL_GPIO_Init+0x1de>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a47      	ldr	r2, [pc, #284]	@ (8001a9c <HAL_GPIO_Init+0x2d8>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d00d      	beq.n	800199e <HAL_GPIO_Init+0x1da>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a46      	ldr	r2, [pc, #280]	@ (8001aa0 <HAL_GPIO_Init+0x2dc>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d007      	beq.n	800199a <HAL_GPIO_Init+0x1d6>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a45      	ldr	r2, [pc, #276]	@ (8001aa4 <HAL_GPIO_Init+0x2e0>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d101      	bne.n	8001996 <HAL_GPIO_Init+0x1d2>
 8001992:	2305      	movs	r3, #5
 8001994:	e008      	b.n	80019a8 <HAL_GPIO_Init+0x1e4>
 8001996:	2306      	movs	r3, #6
 8001998:	e006      	b.n	80019a8 <HAL_GPIO_Init+0x1e4>
 800199a:	2303      	movs	r3, #3
 800199c:	e004      	b.n	80019a8 <HAL_GPIO_Init+0x1e4>
 800199e:	2302      	movs	r3, #2
 80019a0:	e002      	b.n	80019a8 <HAL_GPIO_Init+0x1e4>
 80019a2:	2301      	movs	r3, #1
 80019a4:	e000      	b.n	80019a8 <HAL_GPIO_Init+0x1e4>
 80019a6:	2300      	movs	r3, #0
 80019a8:	693a      	ldr	r2, [r7, #16]
 80019aa:	2103      	movs	r1, #3
 80019ac:	400a      	ands	r2, r1
 80019ae:	00d2      	lsls	r2, r2, #3
 80019b0:	4093      	lsls	r3, r2
 80019b2:	697a      	ldr	r2, [r7, #20]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80019b8:	4936      	ldr	r1, [pc, #216]	@ (8001a94 <HAL_GPIO_Init+0x2d0>)
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	089b      	lsrs	r3, r3, #2
 80019be:	3318      	adds	r3, #24
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	697a      	ldr	r2, [r7, #20]
 80019c4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80019c6:	4a33      	ldr	r2, [pc, #204]	@ (8001a94 <HAL_GPIO_Init+0x2d0>)
 80019c8:	2380      	movs	r3, #128	@ 0x80
 80019ca:	58d3      	ldr	r3, [r2, r3]
 80019cc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	43da      	mvns	r2, r3
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	4013      	ands	r3, r2
 80019d6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	685a      	ldr	r2, [r3, #4]
 80019dc:	2380      	movs	r3, #128	@ 0x80
 80019de:	025b      	lsls	r3, r3, #9
 80019e0:	4013      	ands	r3, r2
 80019e2:	d003      	beq.n	80019ec <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 80019e4:	697a      	ldr	r2, [r7, #20]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	4313      	orrs	r3, r2
 80019ea:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80019ec:	4929      	ldr	r1, [pc, #164]	@ (8001a94 <HAL_GPIO_Init+0x2d0>)
 80019ee:	2280      	movs	r2, #128	@ 0x80
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 80019f4:	4a27      	ldr	r2, [pc, #156]	@ (8001a94 <HAL_GPIO_Init+0x2d0>)
 80019f6:	2384      	movs	r3, #132	@ 0x84
 80019f8:	58d3      	ldr	r3, [r2, r3]
 80019fa:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	43da      	mvns	r2, r3
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	4013      	ands	r3, r2
 8001a04:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685a      	ldr	r2, [r3, #4]
 8001a0a:	2380      	movs	r3, #128	@ 0x80
 8001a0c:	029b      	lsls	r3, r3, #10
 8001a0e:	4013      	ands	r3, r2
 8001a10:	d003      	beq.n	8001a1a <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8001a12:	697a      	ldr	r2, [r7, #20]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001a1a:	491e      	ldr	r1, [pc, #120]	@ (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a1c:	2284      	movs	r2, #132	@ 0x84
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001a22:	4b1c      	ldr	r3, [pc, #112]	@ (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	43da      	mvns	r2, r3
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	4013      	ands	r3, r2
 8001a30:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	685a      	ldr	r2, [r3, #4]
 8001a36:	2380      	movs	r3, #128	@ 0x80
 8001a38:	035b      	lsls	r3, r3, #13
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	d003      	beq.n	8001a46 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 8001a3e:	697a      	ldr	r2, [r7, #20]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	4313      	orrs	r3, r2
 8001a44:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001a46:	4b13      	ldr	r3, [pc, #76]	@ (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a48:	697a      	ldr	r2, [r7, #20]
 8001a4a:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8001a4c:	4b11      	ldr	r3, [pc, #68]	@ (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	43da      	mvns	r2, r3
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	685a      	ldr	r2, [r3, #4]
 8001a60:	2380      	movs	r3, #128	@ 0x80
 8001a62:	039b      	lsls	r3, r3, #14
 8001a64:	4013      	ands	r3, r2
 8001a66:	d003      	beq.n	8001a70 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8001a68:	697a      	ldr	r2, [r7, #20]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001a70:	4b08      	ldr	r3, [pc, #32]	@ (8001a94 <HAL_GPIO_Init+0x2d0>)
 8001a72:	697a      	ldr	r2, [r7, #20]
 8001a74:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	40da      	lsrs	r2, r3
 8001a84:	1e13      	subs	r3, r2, #0
 8001a86:	d000      	beq.n	8001a8a <HAL_GPIO_Init+0x2c6>
 8001a88:	e6a4      	b.n	80017d4 <HAL_GPIO_Init+0x10>
  }
}
 8001a8a:	46c0      	nop			@ (mov r8, r8)
 8001a8c:	46c0      	nop			@ (mov r8, r8)
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	b006      	add	sp, #24
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40021800 	.word	0x40021800
 8001a98:	50000400 	.word	0x50000400
 8001a9c:	50000800 	.word	0x50000800
 8001aa0:	50000c00 	.word	0x50000c00
 8001aa4:	50001400 	.word	0x50001400

08001aa8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	0008      	movs	r0, r1
 8001ab2:	0011      	movs	r1, r2
 8001ab4:	1cbb      	adds	r3, r7, #2
 8001ab6:	1c02      	adds	r2, r0, #0
 8001ab8:	801a      	strh	r2, [r3, #0]
 8001aba:	1c7b      	adds	r3, r7, #1
 8001abc:	1c0a      	adds	r2, r1, #0
 8001abe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ac0:	1c7b      	adds	r3, r7, #1
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d004      	beq.n	8001ad2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ac8:	1cbb      	adds	r3, r7, #2
 8001aca:	881a      	ldrh	r2, [r3, #0]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ad0:	e003      	b.n	8001ada <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ad2:	1cbb      	adds	r3, r7, #2
 8001ad4:	881a      	ldrh	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ada:	46c0      	nop			@ (mov r8, r8)
 8001adc:	46bd      	mov	sp, r7
 8001ade:	b002      	add	sp, #8
 8001ae0:	bd80      	pop	{r7, pc}
	...

08001ae4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	0002      	movs	r2, r0
 8001aec:	1dbb      	adds	r3, r7, #6
 8001aee:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8001af0:	4b10      	ldr	r3, [pc, #64]	@ (8001b34 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	1dba      	adds	r2, r7, #6
 8001af6:	8812      	ldrh	r2, [r2, #0]
 8001af8:	4013      	ands	r3, r2
 8001afa:	d008      	beq.n	8001b0e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001afc:	4b0d      	ldr	r3, [pc, #52]	@ (8001b34 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001afe:	1dba      	adds	r2, r7, #6
 8001b00:	8812      	ldrh	r2, [r2, #0]
 8001b02:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001b04:	1dbb      	adds	r3, r7, #6
 8001b06:	881b      	ldrh	r3, [r3, #0]
 8001b08:	0018      	movs	r0, r3
 8001b0a:	f000 f815 	bl	8001b38 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8001b0e:	4b09      	ldr	r3, [pc, #36]	@ (8001b34 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001b10:	691b      	ldr	r3, [r3, #16]
 8001b12:	1dba      	adds	r2, r7, #6
 8001b14:	8812      	ldrh	r2, [r2, #0]
 8001b16:	4013      	ands	r3, r2
 8001b18:	d008      	beq.n	8001b2c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8001b1a:	4b06      	ldr	r3, [pc, #24]	@ (8001b34 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001b1c:	1dba      	adds	r2, r7, #6
 8001b1e:	8812      	ldrh	r2, [r2, #0]
 8001b20:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8001b22:	1dbb      	adds	r3, r7, #6
 8001b24:	881b      	ldrh	r3, [r3, #0]
 8001b26:	0018      	movs	r0, r3
 8001b28:	f000 f810 	bl	8001b4c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8001b2c:	46c0      	nop			@ (mov r8, r8)
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	b002      	add	sp, #8
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40021800 	.word	0x40021800

08001b38 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	0002      	movs	r2, r0
 8001b40:	1dbb      	adds	r3, r7, #6
 8001b42:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8001b44:	46c0      	nop			@ (mov r8, r8)
 8001b46:	46bd      	mov	sp, r7
 8001b48:	b002      	add	sp, #8
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	0002      	movs	r2, r0
 8001b54:	1dbb      	adds	r3, r7, #6
 8001b56:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8001b58:	46c0      	nop			@ (mov r8, r8)
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	b002      	add	sp, #8
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d101      	bne.n	8001b72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e1d0      	b.n	8001f14 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2201      	movs	r2, #1
 8001b78:	4013      	ands	r3, r2
 8001b7a:	d100      	bne.n	8001b7e <HAL_RCC_OscConfig+0x1e>
 8001b7c:	e069      	b.n	8001c52 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b7e:	4bc8      	ldr	r3, [pc, #800]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	2238      	movs	r2, #56	@ 0x38
 8001b84:	4013      	ands	r3, r2
 8001b86:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	2b08      	cmp	r3, #8
 8001b8c:	d105      	bne.n	8001b9a <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d15d      	bne.n	8001c52 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e1bc      	b.n	8001f14 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685a      	ldr	r2, [r3, #4]
 8001b9e:	2380      	movs	r3, #128	@ 0x80
 8001ba0:	025b      	lsls	r3, r3, #9
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d107      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x56>
 8001ba6:	4bbe      	ldr	r3, [pc, #760]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	4bbd      	ldr	r3, [pc, #756]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001bac:	2180      	movs	r1, #128	@ 0x80
 8001bae:	0249      	lsls	r1, r1, #9
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	e020      	b.n	8001bf8 <HAL_RCC_OscConfig+0x98>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685a      	ldr	r2, [r3, #4]
 8001bba:	23a0      	movs	r3, #160	@ 0xa0
 8001bbc:	02db      	lsls	r3, r3, #11
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d10e      	bne.n	8001be0 <HAL_RCC_OscConfig+0x80>
 8001bc2:	4bb7      	ldr	r3, [pc, #732]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	4bb6      	ldr	r3, [pc, #728]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001bc8:	2180      	movs	r1, #128	@ 0x80
 8001bca:	02c9      	lsls	r1, r1, #11
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	4bb3      	ldr	r3, [pc, #716]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	4bb2      	ldr	r3, [pc, #712]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001bd6:	2180      	movs	r1, #128	@ 0x80
 8001bd8:	0249      	lsls	r1, r1, #9
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	e00b      	b.n	8001bf8 <HAL_RCC_OscConfig+0x98>
 8001be0:	4baf      	ldr	r3, [pc, #700]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	4bae      	ldr	r3, [pc, #696]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001be6:	49af      	ldr	r1, [pc, #700]	@ (8001ea4 <HAL_RCC_OscConfig+0x344>)
 8001be8:	400a      	ands	r2, r1
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	4bac      	ldr	r3, [pc, #688]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	4bab      	ldr	r3, [pc, #684]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001bf2:	49ad      	ldr	r1, [pc, #692]	@ (8001ea8 <HAL_RCC_OscConfig+0x348>)
 8001bf4:	400a      	ands	r2, r1
 8001bf6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d014      	beq.n	8001c2a <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c00:	f7ff fcf8 	bl	80015f4 <HAL_GetTick>
 8001c04:	0003      	movs	r3, r0
 8001c06:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c08:	e008      	b.n	8001c1c <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001c0a:	f7ff fcf3 	bl	80015f4 <HAL_GetTick>
 8001c0e:	0002      	movs	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b64      	cmp	r3, #100	@ 0x64
 8001c16:	d901      	bls.n	8001c1c <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e17b      	b.n	8001f14 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c1c:	4ba0      	ldr	r3, [pc, #640]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	2380      	movs	r3, #128	@ 0x80
 8001c22:	029b      	lsls	r3, r3, #10
 8001c24:	4013      	ands	r3, r2
 8001c26:	d0f0      	beq.n	8001c0a <HAL_RCC_OscConfig+0xaa>
 8001c28:	e013      	b.n	8001c52 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c2a:	f7ff fce3 	bl	80015f4 <HAL_GetTick>
 8001c2e:	0003      	movs	r3, r0
 8001c30:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c32:	e008      	b.n	8001c46 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001c34:	f7ff fcde 	bl	80015f4 <HAL_GetTick>
 8001c38:	0002      	movs	r2, r0
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b64      	cmp	r3, #100	@ 0x64
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e166      	b.n	8001f14 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c46:	4b96      	ldr	r3, [pc, #600]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	2380      	movs	r3, #128	@ 0x80
 8001c4c:	029b      	lsls	r3, r3, #10
 8001c4e:	4013      	ands	r3, r2
 8001c50:	d1f0      	bne.n	8001c34 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2202      	movs	r2, #2
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d100      	bne.n	8001c5e <HAL_RCC_OscConfig+0xfe>
 8001c5c:	e086      	b.n	8001d6c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c5e:	4b90      	ldr	r3, [pc, #576]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	2238      	movs	r2, #56	@ 0x38
 8001c64:	4013      	ands	r3, r2
 8001c66:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d12f      	bne.n	8001cce <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d101      	bne.n	8001c7a <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e14c      	b.n	8001f14 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c7a:	4b89      	ldr	r3, [pc, #548]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	4a8b      	ldr	r2, [pc, #556]	@ (8001eac <HAL_RCC_OscConfig+0x34c>)
 8001c80:	4013      	ands	r3, r2
 8001c82:	0019      	movs	r1, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	695b      	ldr	r3, [r3, #20]
 8001c88:	021a      	lsls	r2, r3, #8
 8001c8a:	4b85      	ldr	r3, [pc, #532]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d112      	bne.n	8001cbc <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001c96:	4b82      	ldr	r3, [pc, #520]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a85      	ldr	r2, [pc, #532]	@ (8001eb0 <HAL_RCC_OscConfig+0x350>)
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	0019      	movs	r1, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	691a      	ldr	r2, [r3, #16]
 8001ca4:	4b7e      	ldr	r3, [pc, #504]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001caa:	4b7d      	ldr	r3, [pc, #500]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	0adb      	lsrs	r3, r3, #11
 8001cb0:	2207      	movs	r2, #7
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	4a7f      	ldr	r2, [pc, #508]	@ (8001eb4 <HAL_RCC_OscConfig+0x354>)
 8001cb6:	40da      	lsrs	r2, r3
 8001cb8:	4b7f      	ldr	r3, [pc, #508]	@ (8001eb8 <HAL_RCC_OscConfig+0x358>)
 8001cba:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001cbc:	4b7f      	ldr	r3, [pc, #508]	@ (8001ebc <HAL_RCC_OscConfig+0x35c>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	f7ff fc4d 	bl	8001560 <HAL_InitTick>
 8001cc6:	1e03      	subs	r3, r0, #0
 8001cc8:	d050      	beq.n	8001d6c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e122      	b.n	8001f14 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	68db      	ldr	r3, [r3, #12]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d030      	beq.n	8001d38 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001cd6:	4b72      	ldr	r3, [pc, #456]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a75      	ldr	r2, [pc, #468]	@ (8001eb0 <HAL_RCC_OscConfig+0x350>)
 8001cdc:	4013      	ands	r3, r2
 8001cde:	0019      	movs	r1, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	691a      	ldr	r2, [r3, #16]
 8001ce4:	4b6e      	ldr	r3, [pc, #440]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001ce6:	430a      	orrs	r2, r1
 8001ce8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8001cea:	4b6d      	ldr	r3, [pc, #436]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	4b6c      	ldr	r3, [pc, #432]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001cf0:	2180      	movs	r1, #128	@ 0x80
 8001cf2:	0049      	lsls	r1, r1, #1
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf8:	f7ff fc7c 	bl	80015f4 <HAL_GetTick>
 8001cfc:	0003      	movs	r3, r0
 8001cfe:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d00:	e008      	b.n	8001d14 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001d02:	f7ff fc77 	bl	80015f4 <HAL_GetTick>
 8001d06:	0002      	movs	r2, r0
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d901      	bls.n	8001d14 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e0ff      	b.n	8001f14 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d14:	4b62      	ldr	r3, [pc, #392]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	2380      	movs	r3, #128	@ 0x80
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d0f0      	beq.n	8001d02 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d20:	4b5f      	ldr	r3, [pc, #380]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	4a61      	ldr	r2, [pc, #388]	@ (8001eac <HAL_RCC_OscConfig+0x34c>)
 8001d26:	4013      	ands	r3, r2
 8001d28:	0019      	movs	r1, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	695b      	ldr	r3, [r3, #20]
 8001d2e:	021a      	lsls	r2, r3, #8
 8001d30:	4b5b      	ldr	r3, [pc, #364]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001d32:	430a      	orrs	r2, r1
 8001d34:	605a      	str	r2, [r3, #4]
 8001d36:	e019      	b.n	8001d6c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8001d38:	4b59      	ldr	r3, [pc, #356]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	4b58      	ldr	r3, [pc, #352]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001d3e:	4960      	ldr	r1, [pc, #384]	@ (8001ec0 <HAL_RCC_OscConfig+0x360>)
 8001d40:	400a      	ands	r2, r1
 8001d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d44:	f7ff fc56 	bl	80015f4 <HAL_GetTick>
 8001d48:	0003      	movs	r3, r0
 8001d4a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d4c:	e008      	b.n	8001d60 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001d4e:	f7ff fc51 	bl	80015f4 <HAL_GetTick>
 8001d52:	0002      	movs	r2, r0
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d901      	bls.n	8001d60 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e0d9      	b.n	8001f14 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d60:	4b4f      	ldr	r3, [pc, #316]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	2380      	movs	r3, #128	@ 0x80
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	4013      	ands	r3, r2
 8001d6a:	d1f0      	bne.n	8001d4e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2208      	movs	r2, #8
 8001d72:	4013      	ands	r3, r2
 8001d74:	d042      	beq.n	8001dfc <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001d76:	4b4a      	ldr	r3, [pc, #296]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	2238      	movs	r2, #56	@ 0x38
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	2b18      	cmp	r3, #24
 8001d80:	d105      	bne.n	8001d8e <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d138      	bne.n	8001dfc <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e0c2      	b.n	8001f14 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	699b      	ldr	r3, [r3, #24]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d019      	beq.n	8001dca <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001d96:	4b42      	ldr	r3, [pc, #264]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001d98:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d9a:	4b41      	ldr	r3, [pc, #260]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001d9c:	2101      	movs	r1, #1
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da2:	f7ff fc27 	bl	80015f4 <HAL_GetTick>
 8001da6:	0003      	movs	r3, r0
 8001da8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001daa:	e008      	b.n	8001dbe <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001dac:	f7ff fc22 	bl	80015f4 <HAL_GetTick>
 8001db0:	0002      	movs	r2, r0
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d901      	bls.n	8001dbe <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e0aa      	b.n	8001f14 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001dbe:	4b38      	ldr	r3, [pc, #224]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001dc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dc2:	2202      	movs	r2, #2
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	d0f1      	beq.n	8001dac <HAL_RCC_OscConfig+0x24c>
 8001dc8:	e018      	b.n	8001dfc <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001dca:	4b35      	ldr	r3, [pc, #212]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001dcc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001dce:	4b34      	ldr	r3, [pc, #208]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	438a      	bics	r2, r1
 8001dd4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd6:	f7ff fc0d 	bl	80015f4 <HAL_GetTick>
 8001dda:	0003      	movs	r3, r0
 8001ddc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001dde:	e008      	b.n	8001df2 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001de0:	f7ff fc08 	bl	80015f4 <HAL_GetTick>
 8001de4:	0002      	movs	r2, r0
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e090      	b.n	8001f14 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001df2:	4b2b      	ldr	r3, [pc, #172]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001df6:	2202      	movs	r2, #2
 8001df8:	4013      	ands	r3, r2
 8001dfa:	d1f1      	bne.n	8001de0 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2204      	movs	r2, #4
 8001e02:	4013      	ands	r3, r2
 8001e04:	d100      	bne.n	8001e08 <HAL_RCC_OscConfig+0x2a8>
 8001e06:	e084      	b.n	8001f12 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e08:	230f      	movs	r3, #15
 8001e0a:	18fb      	adds	r3, r7, r3
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001e10:	4b23      	ldr	r3, [pc, #140]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	2238      	movs	r2, #56	@ 0x38
 8001e16:	4013      	ands	r3, r2
 8001e18:	2b20      	cmp	r3, #32
 8001e1a:	d106      	bne.n	8001e2a <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d000      	beq.n	8001e26 <HAL_RCC_OscConfig+0x2c6>
 8001e24:	e075      	b.n	8001f12 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e074      	b.n	8001f14 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d106      	bne.n	8001e40 <HAL_RCC_OscConfig+0x2e0>
 8001e32:	4b1b      	ldr	r3, [pc, #108]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001e34:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e36:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001e38:	2101      	movs	r1, #1
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e3e:	e01c      	b.n	8001e7a <HAL_RCC_OscConfig+0x31a>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	2b05      	cmp	r3, #5
 8001e46:	d10c      	bne.n	8001e62 <HAL_RCC_OscConfig+0x302>
 8001e48:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001e4a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e4c:	4b14      	ldr	r3, [pc, #80]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001e4e:	2104      	movs	r1, #4
 8001e50:	430a      	orrs	r2, r1
 8001e52:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e54:	4b12      	ldr	r3, [pc, #72]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001e56:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e58:	4b11      	ldr	r3, [pc, #68]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e60:	e00b      	b.n	8001e7a <HAL_RCC_OscConfig+0x31a>
 8001e62:	4b0f      	ldr	r3, [pc, #60]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001e64:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e66:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001e68:	2101      	movs	r1, #1
 8001e6a:	438a      	bics	r2, r1
 8001e6c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001e70:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e72:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea0 <HAL_RCC_OscConfig+0x340>)
 8001e74:	2104      	movs	r1, #4
 8001e76:	438a      	bics	r2, r1
 8001e78:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d028      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e82:	f7ff fbb7 	bl	80015f4 <HAL_GetTick>
 8001e86:	0003      	movs	r3, r0
 8001e88:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001e8a:	e01d      	b.n	8001ec8 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e8c:	f7ff fbb2 	bl	80015f4 <HAL_GetTick>
 8001e90:	0002      	movs	r2, r0
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	4a0b      	ldr	r2, [pc, #44]	@ (8001ec4 <HAL_RCC_OscConfig+0x364>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d915      	bls.n	8001ec8 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e039      	b.n	8001f14 <HAL_RCC_OscConfig+0x3b4>
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	fffeffff 	.word	0xfffeffff
 8001ea8:	fffbffff 	.word	0xfffbffff
 8001eac:	ffff80ff 	.word	0xffff80ff
 8001eb0:	ffffc7ff 	.word	0xffffc7ff
 8001eb4:	02dc6c00 	.word	0x02dc6c00
 8001eb8:	20000000 	.word	0x20000000
 8001ebc:	20000004 	.word	0x20000004
 8001ec0:	fffffeff 	.word	0xfffffeff
 8001ec4:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001ec8:	4b14      	ldr	r3, [pc, #80]	@ (8001f1c <HAL_RCC_OscConfig+0x3bc>)
 8001eca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ecc:	2202      	movs	r2, #2
 8001ece:	4013      	ands	r3, r2
 8001ed0:	d0dc      	beq.n	8001e8c <HAL_RCC_OscConfig+0x32c>
 8001ed2:	e013      	b.n	8001efc <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed4:	f7ff fb8e 	bl	80015f4 <HAL_GetTick>
 8001ed8:	0003      	movs	r3, r0
 8001eda:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001edc:	e009      	b.n	8001ef2 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ede:	f7ff fb89 	bl	80015f4 <HAL_GetTick>
 8001ee2:	0002      	movs	r2, r0
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	4a0d      	ldr	r2, [pc, #52]	@ (8001f20 <HAL_RCC_OscConfig+0x3c0>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e010      	b.n	8001f14 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8001f1c <HAL_RCC_OscConfig+0x3bc>)
 8001ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ef6:	2202      	movs	r2, #2
 8001ef8:	4013      	ands	r3, r2
 8001efa:	d1f0      	bne.n	8001ede <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001efc:	230f      	movs	r3, #15
 8001efe:	18fb      	adds	r3, r7, r3
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d105      	bne.n	8001f12 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001f06:	4b05      	ldr	r3, [pc, #20]	@ (8001f1c <HAL_RCC_OscConfig+0x3bc>)
 8001f08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f0a:	4b04      	ldr	r3, [pc, #16]	@ (8001f1c <HAL_RCC_OscConfig+0x3bc>)
 8001f0c:	4905      	ldr	r1, [pc, #20]	@ (8001f24 <HAL_RCC_OscConfig+0x3c4>)
 8001f0e:	400a      	ands	r2, r1
 8001f10:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8001f12:	2300      	movs	r3, #0
}
 8001f14:	0018      	movs	r0, r3
 8001f16:	46bd      	mov	sp, r7
 8001f18:	b006      	add	sp, #24
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	00001388 	.word	0x00001388
 8001f24:	efffffff 	.word	0xefffffff

08001f28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d101      	bne.n	8001f3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e0df      	b.n	80020fc <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f3c:	4b71      	ldr	r3, [pc, #452]	@ (8002104 <HAL_RCC_ClockConfig+0x1dc>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	2207      	movs	r2, #7
 8001f42:	4013      	ands	r3, r2
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d91e      	bls.n	8001f88 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f4a:	4b6e      	ldr	r3, [pc, #440]	@ (8002104 <HAL_RCC_ClockConfig+0x1dc>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2207      	movs	r2, #7
 8001f50:	4393      	bics	r3, r2
 8001f52:	0019      	movs	r1, r3
 8001f54:	4b6b      	ldr	r3, [pc, #428]	@ (8002104 <HAL_RCC_ClockConfig+0x1dc>)
 8001f56:	683a      	ldr	r2, [r7, #0]
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f5c:	f7ff fb4a 	bl	80015f4 <HAL_GetTick>
 8001f60:	0003      	movs	r3, r0
 8001f62:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f64:	e009      	b.n	8001f7a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001f66:	f7ff fb45 	bl	80015f4 <HAL_GetTick>
 8001f6a:	0002      	movs	r2, r0
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	4a65      	ldr	r2, [pc, #404]	@ (8002108 <HAL_RCC_ClockConfig+0x1e0>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e0c0      	b.n	80020fc <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f7a:	4b62      	ldr	r3, [pc, #392]	@ (8002104 <HAL_RCC_ClockConfig+0x1dc>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	2207      	movs	r2, #7
 8001f80:	4013      	ands	r3, r2
 8001f82:	683a      	ldr	r2, [r7, #0]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d1ee      	bne.n	8001f66 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2202      	movs	r2, #2
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d017      	beq.n	8001fc2 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2204      	movs	r2, #4
 8001f98:	4013      	ands	r3, r2
 8001f9a:	d008      	beq.n	8001fae <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001f9c:	4b5b      	ldr	r3, [pc, #364]	@ (800210c <HAL_RCC_ClockConfig+0x1e4>)
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	4a5b      	ldr	r2, [pc, #364]	@ (8002110 <HAL_RCC_ClockConfig+0x1e8>)
 8001fa2:	401a      	ands	r2, r3
 8001fa4:	4b59      	ldr	r3, [pc, #356]	@ (800210c <HAL_RCC_ClockConfig+0x1e4>)
 8001fa6:	21b0      	movs	r1, #176	@ 0xb0
 8001fa8:	0109      	lsls	r1, r1, #4
 8001faa:	430a      	orrs	r2, r1
 8001fac:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fae:	4b57      	ldr	r3, [pc, #348]	@ (800210c <HAL_RCC_ClockConfig+0x1e4>)
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	4a58      	ldr	r2, [pc, #352]	@ (8002114 <HAL_RCC_ClockConfig+0x1ec>)
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	0019      	movs	r1, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	68da      	ldr	r2, [r3, #12]
 8001fbc:	4b53      	ldr	r3, [pc, #332]	@ (800210c <HAL_RCC_ClockConfig+0x1e4>)
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	4013      	ands	r3, r2
 8001fca:	d04b      	beq.n	8002064 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d107      	bne.n	8001fe4 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fd4:	4b4d      	ldr	r3, [pc, #308]	@ (800210c <HAL_RCC_ClockConfig+0x1e4>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	2380      	movs	r3, #128	@ 0x80
 8001fda:	029b      	lsls	r3, r3, #10
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d11f      	bne.n	8002020 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e08b      	b.n	80020fc <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d107      	bne.n	8001ffc <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fec:	4b47      	ldr	r3, [pc, #284]	@ (800210c <HAL_RCC_ClockConfig+0x1e4>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	2380      	movs	r3, #128	@ 0x80
 8001ff2:	00db      	lsls	r3, r3, #3
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	d113      	bne.n	8002020 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e07f      	b.n	80020fc <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	2b03      	cmp	r3, #3
 8002002:	d106      	bne.n	8002012 <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002004:	4b41      	ldr	r3, [pc, #260]	@ (800210c <HAL_RCC_ClockConfig+0x1e4>)
 8002006:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002008:	2202      	movs	r2, #2
 800200a:	4013      	ands	r3, r2
 800200c:	d108      	bne.n	8002020 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e074      	b.n	80020fc <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002012:	4b3e      	ldr	r3, [pc, #248]	@ (800210c <HAL_RCC_ClockConfig+0x1e4>)
 8002014:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002016:	2202      	movs	r2, #2
 8002018:	4013      	ands	r3, r2
 800201a:	d101      	bne.n	8002020 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e06d      	b.n	80020fc <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002020:	4b3a      	ldr	r3, [pc, #232]	@ (800210c <HAL_RCC_ClockConfig+0x1e4>)
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	2207      	movs	r2, #7
 8002026:	4393      	bics	r3, r2
 8002028:	0019      	movs	r1, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685a      	ldr	r2, [r3, #4]
 800202e:	4b37      	ldr	r3, [pc, #220]	@ (800210c <HAL_RCC_ClockConfig+0x1e4>)
 8002030:	430a      	orrs	r2, r1
 8002032:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002034:	f7ff fade 	bl	80015f4 <HAL_GetTick>
 8002038:	0003      	movs	r3, r0
 800203a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800203c:	e009      	b.n	8002052 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800203e:	f7ff fad9 	bl	80015f4 <HAL_GetTick>
 8002042:	0002      	movs	r2, r0
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	1ad3      	subs	r3, r2, r3
 8002048:	4a2f      	ldr	r2, [pc, #188]	@ (8002108 <HAL_RCC_ClockConfig+0x1e0>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d901      	bls.n	8002052 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e054      	b.n	80020fc <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002052:	4b2e      	ldr	r3, [pc, #184]	@ (800210c <HAL_RCC_ClockConfig+0x1e4>)
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	2238      	movs	r2, #56	@ 0x38
 8002058:	401a      	ands	r2, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	429a      	cmp	r2, r3
 8002062:	d1ec      	bne.n	800203e <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002064:	4b27      	ldr	r3, [pc, #156]	@ (8002104 <HAL_RCC_ClockConfig+0x1dc>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2207      	movs	r2, #7
 800206a:	4013      	ands	r3, r2
 800206c:	683a      	ldr	r2, [r7, #0]
 800206e:	429a      	cmp	r2, r3
 8002070:	d21e      	bcs.n	80020b0 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002072:	4b24      	ldr	r3, [pc, #144]	@ (8002104 <HAL_RCC_ClockConfig+0x1dc>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2207      	movs	r2, #7
 8002078:	4393      	bics	r3, r2
 800207a:	0019      	movs	r1, r3
 800207c:	4b21      	ldr	r3, [pc, #132]	@ (8002104 <HAL_RCC_ClockConfig+0x1dc>)
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	430a      	orrs	r2, r1
 8002082:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002084:	f7ff fab6 	bl	80015f4 <HAL_GetTick>
 8002088:	0003      	movs	r3, r0
 800208a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800208c:	e009      	b.n	80020a2 <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800208e:	f7ff fab1 	bl	80015f4 <HAL_GetTick>
 8002092:	0002      	movs	r2, r0
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	4a1b      	ldr	r2, [pc, #108]	@ (8002108 <HAL_RCC_ClockConfig+0x1e0>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d901      	bls.n	80020a2 <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e02c      	b.n	80020fc <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020a2:	4b18      	ldr	r3, [pc, #96]	@ (8002104 <HAL_RCC_ClockConfig+0x1dc>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2207      	movs	r2, #7
 80020a8:	4013      	ands	r3, r2
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d1ee      	bne.n	800208e <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2204      	movs	r2, #4
 80020b6:	4013      	ands	r3, r2
 80020b8:	d009      	beq.n	80020ce <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80020ba:	4b14      	ldr	r3, [pc, #80]	@ (800210c <HAL_RCC_ClockConfig+0x1e4>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	4a16      	ldr	r2, [pc, #88]	@ (8002118 <HAL_RCC_ClockConfig+0x1f0>)
 80020c0:	4013      	ands	r3, r2
 80020c2:	0019      	movs	r1, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	691a      	ldr	r2, [r3, #16]
 80020c8:	4b10      	ldr	r3, [pc, #64]	@ (800210c <HAL_RCC_ClockConfig+0x1e4>)
 80020ca:	430a      	orrs	r2, r1
 80020cc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80020ce:	f000 f82b 	bl	8002128 <HAL_RCC_GetSysClockFreq>
 80020d2:	0001      	movs	r1, r0
 80020d4:	4b0d      	ldr	r3, [pc, #52]	@ (800210c <HAL_RCC_ClockConfig+0x1e4>)
 80020d6:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80020d8:	0a1b      	lsrs	r3, r3, #8
 80020da:	220f      	movs	r2, #15
 80020dc:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80020de:	4b0f      	ldr	r3, [pc, #60]	@ (800211c <HAL_RCC_ClockConfig+0x1f4>)
 80020e0:	0092      	lsls	r2, r2, #2
 80020e2:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80020e4:	221f      	movs	r2, #31
 80020e6:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80020e8:	000a      	movs	r2, r1
 80020ea:	40da      	lsrs	r2, r3
 80020ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002120 <HAL_RCC_ClockConfig+0x1f8>)
 80020ee:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80020f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002124 <HAL_RCC_ClockConfig+0x1fc>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	0018      	movs	r0, r3
 80020f6:	f7ff fa33 	bl	8001560 <HAL_InitTick>
 80020fa:	0003      	movs	r3, r0
}
 80020fc:	0018      	movs	r0, r3
 80020fe:	46bd      	mov	sp, r7
 8002100:	b004      	add	sp, #16
 8002102:	bd80      	pop	{r7, pc}
 8002104:	40022000 	.word	0x40022000
 8002108:	00001388 	.word	0x00001388
 800210c:	40021000 	.word	0x40021000
 8002110:	ffff84ff 	.word	0xffff84ff
 8002114:	fffff0ff 	.word	0xfffff0ff
 8002118:	ffff8fff 	.word	0xffff8fff
 800211c:	08003f8c 	.word	0x08003f8c
 8002120:	20000000 	.word	0x20000000
 8002124:	20000004 	.word	0x20000004

08002128 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800212e:	4b1c      	ldr	r3, [pc, #112]	@ (80021a0 <HAL_RCC_GetSysClockFreq+0x78>)
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	2238      	movs	r2, #56	@ 0x38
 8002134:	4013      	ands	r3, r2
 8002136:	d10f      	bne.n	8002158 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002138:	4b19      	ldr	r3, [pc, #100]	@ (80021a0 <HAL_RCC_GetSysClockFreq+0x78>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	0adb      	lsrs	r3, r3, #11
 800213e:	2207      	movs	r2, #7
 8002140:	4013      	ands	r3, r2
 8002142:	2201      	movs	r2, #1
 8002144:	409a      	lsls	r2, r3
 8002146:	0013      	movs	r3, r2
 8002148:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800214a:	6839      	ldr	r1, [r7, #0]
 800214c:	4815      	ldr	r0, [pc, #84]	@ (80021a4 <HAL_RCC_GetSysClockFreq+0x7c>)
 800214e:	f7fd ffdb 	bl	8000108 <__udivsi3>
 8002152:	0003      	movs	r3, r0
 8002154:	607b      	str	r3, [r7, #4]
 8002156:	e01e      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002158:	4b11      	ldr	r3, [pc, #68]	@ (80021a0 <HAL_RCC_GetSysClockFreq+0x78>)
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	2238      	movs	r2, #56	@ 0x38
 800215e:	4013      	ands	r3, r2
 8002160:	2b08      	cmp	r3, #8
 8002162:	d102      	bne.n	800216a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002164:	4b0f      	ldr	r3, [pc, #60]	@ (80021a4 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002166:	607b      	str	r3, [r7, #4]
 8002168:	e015      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800216a:	4b0d      	ldr	r3, [pc, #52]	@ (80021a0 <HAL_RCC_GetSysClockFreq+0x78>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	2238      	movs	r2, #56	@ 0x38
 8002170:	4013      	ands	r3, r2
 8002172:	2b20      	cmp	r3, #32
 8002174:	d103      	bne.n	800217e <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002176:	2380      	movs	r3, #128	@ 0x80
 8002178:	021b      	lsls	r3, r3, #8
 800217a:	607b      	str	r3, [r7, #4]
 800217c:	e00b      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800217e:	4b08      	ldr	r3, [pc, #32]	@ (80021a0 <HAL_RCC_GetSysClockFreq+0x78>)
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	2238      	movs	r2, #56	@ 0x38
 8002184:	4013      	ands	r3, r2
 8002186:	2b18      	cmp	r3, #24
 8002188:	d103      	bne.n	8002192 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800218a:	23fa      	movs	r3, #250	@ 0xfa
 800218c:	01db      	lsls	r3, r3, #7
 800218e:	607b      	str	r3, [r7, #4]
 8002190:	e001      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8002192:	2300      	movs	r3, #0
 8002194:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8002196:	687b      	ldr	r3, [r7, #4]
}
 8002198:	0018      	movs	r0, r3
 800219a:	46bd      	mov	sp, r7
 800219c:	b002      	add	sp, #8
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40021000 	.word	0x40021000
 80021a4:	02dc6c00 	.word	0x02dc6c00

080021a8 <QF_int_disable_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_disable_(void) {
__asm volatile (
 80021a8:	f3ef 8010 	mrs	r0, PRIMASK
 80021ac:	b672      	cpsid	i
 80021ae:	2800      	cmp	r0, #0
 80021b0:	d100      	bne.n	80021b4 <QF_int_disable_error>
 80021b2:	4770      	bx	lr

080021b4 <QF_int_disable_error>:
 80021b4:	4802      	ldr	r0, [pc, #8]	@ (80021c0 <QF_int_disable_error+0xc>)
 80021b6:	2164      	movs	r1, #100	@ 0x64
 80021b8:	4a02      	ldr	r2, [pc, #8]	@ (80021c4 <QF_int_disable_error+0x10>)
 80021ba:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#100          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 80021bc:	46c0      	nop			@ (mov r8, r8)
 80021be:	0000      	.short	0x0000
 80021c0:	08004044 	.word	0x08004044
 80021c4:	080003a9 	.word	0x080003a9

080021c8 <QF_int_enable_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_enable_(void) {
__asm volatile (
 80021c8:	f3ef 8010 	mrs	r0, PRIMASK
 80021cc:	2800      	cmp	r0, #0
 80021ce:	d001      	beq.n	80021d4 <QF_int_enable_error>
 80021d0:	b662      	cpsie	i
 80021d2:	4770      	bx	lr

080021d4 <QF_int_enable_error>:
 80021d4:	4802      	ldr	r0, [pc, #8]	@ (80021e0 <QF_int_enable_error+0xc>)
 80021d6:	2165      	movs	r1, #101	@ 0x65
 80021d8:	4a02      	ldr	r2, [pc, #8]	@ (80021e4 <QF_int_enable_error+0x10>)
 80021da:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#101          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 80021dc:	46c0      	nop			@ (mov r8, r8)
 80021de:	0000      	.short	0x0000
 80021e0:	08004044 	.word	0x08004044
 80021e4:	080003a9 	.word	0x080003a9

080021e8 <QF_crit_entry_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_entry_(void) {
__asm volatile (
 80021e8:	f3ef 8010 	mrs	r0, PRIMASK
 80021ec:	b672      	cpsid	i
 80021ee:	2800      	cmp	r0, #0
 80021f0:	d100      	bne.n	80021f4 <QF_crit_entry_error>
 80021f2:	4770      	bx	lr

080021f4 <QF_crit_entry_error>:
 80021f4:	4802      	ldr	r0, [pc, #8]	@ (8002200 <QF_crit_entry_error+0xc>)
 80021f6:	216e      	movs	r1, #110	@ 0x6e
 80021f8:	4a02      	ldr	r2, [pc, #8]	@ (8002204 <QF_crit_entry_error+0x10>)
 80021fa:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#110          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 80021fc:	46c0      	nop			@ (mov r8, r8)
 80021fe:	0000      	.short	0x0000
 8002200:	08004044 	.word	0x08004044
 8002204:	080003a9 	.word	0x080003a9

08002208 <QF_crit_exit_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_exit_(void) {
__asm volatile (
 8002208:	f3ef 8010 	mrs	r0, PRIMASK
 800220c:	2800      	cmp	r0, #0
 800220e:	d001      	beq.n	8002214 <QF_crit_exit_error>
 8002210:	b662      	cpsie	i
 8002212:	4770      	bx	lr

08002214 <QF_crit_exit_error>:
 8002214:	4802      	ldr	r0, [pc, #8]	@ (8002220 <QF_crit_exit_error+0xc>)
 8002216:	216f      	movs	r1, #111	@ 0x6f
 8002218:	4a02      	ldr	r2, [pc, #8]	@ (8002224 <QF_crit_exit_error+0x10>)
 800221a:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#111          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 800221c:	46c0      	nop			@ (mov r8, r8)
 800221e:	0000      	.short	0x0000
 8002220:	08004044 	.word	0x08004044
 8002224:	080003a9 	.word	0x080003a9

08002228 <QK_init>:
// application programmer forgets to explicitly set priorities of all
// "kernel aware" interrupts.
//
// NOTE: The IRQ priorities established in QK_init() can be later changed
// by the application-level code.
void QK_init(void) {
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
    }

#endif                  //--------- use BASEPRI for critical section

    // SCB_SYSPRI[2]: PendSV set to priority 0xFF (lowest)
    SCB_SYSPRI[2] = (SCB_SYSPRI[2] | (0xFFU << 16U));
 800222c:	4b04      	ldr	r3, [pc, #16]	@ (8002240 <QK_init+0x18>)
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	4b03      	ldr	r3, [pc, #12]	@ (8002240 <QK_init+0x18>)
 8002232:	21ff      	movs	r1, #255	@ 0xff
 8002234:	0409      	lsls	r1, r1, #16
 8002236:	430a      	orrs	r2, r1
 8002238:	601a      	str	r2, [r3, #0]
    SCB_CPACR = (SCB_CPACR | ((3UL << 20U) | (3UL << 22U)));

    // FPU automatic state preservation (ASPEN) lazy stacking (LSPEN)
    FPU_FPCCR = (FPU_FPCCR | (1U << 30U) | (1U << 31U));
#endif                  //--------- VFP available
}
 800223a:	46c0      	nop			@ (mov r8, r8)
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	e000ed20 	.word	0xe000ed20

08002244 <PendSV_Handler>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
void PendSV_Handler(void) {
__asm volatile (
 8002244:	b501      	push	{r0, lr}
 8002246:	4808      	ldr	r0, [pc, #32]	@ (8002268 <PendSV_Handler+0x24>)
 8002248:	4780      	blx	r0
 800224a:	4a08      	ldr	r2, [pc, #32]	@ (800226c <PendSV_Handler+0x28>)
 800224c:	2101      	movs	r1, #1
 800224e:	06c9      	lsls	r1, r1, #27
 8002250:	6011      	str	r1, [r2, #0]
 8002252:	08cb      	lsrs	r3, r1, #3
 8002254:	4a06      	ldr	r2, [pc, #24]	@ (8002270 <PendSV_Handler+0x2c>)
 8002256:	3a01      	subs	r2, #1
 8002258:	4906      	ldr	r1, [pc, #24]	@ (8002274 <PendSV_Handler+0x30>)
 800225a:	b088      	sub	sp, #32
 800225c:	a805      	add	r0, sp, #20
 800225e:	c00e      	stmia	r0!, {r1, r2, r3}
 8002260:	2006      	movs	r0, #6
 8002262:	43c0      	mvns	r0, r0
 8002264:	4700      	bx	r0
#if (__ARM_ARCH != 6)   //--------- if ARMv7-M and higher...
    "  DSB                      \n" // ARM Erratum 838869
#endif                  //--------- ARMv7-M and higher
    "  BX      r0               \n" // exception-return to the QK activator
    );
}
 8002266:	46c0      	nop			@ (mov r8, r8)
 8002268:	080021a9 	.word	0x080021a9
 800226c:	e000ed04 	.word	0xe000ed04
 8002270:	08003c2d 	.word	0x08003c2d
 8002274:	08002279 	.word	0x08002279

08002278 <QK_thread_ret>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, used))
void QK_thread_ret(void) {
    __asm volatile (
 8002278:	4805      	ldr	r0, [pc, #20]	@ (8002290 <QK_thread_ret+0x18>)
 800227a:	2101      	movs	r1, #1
 800227c:	07c9      	lsls	r1, r1, #31
 800227e:	6001      	str	r1, [r0, #0]
 8002280:	4804      	ldr	r0, [pc, #16]	@ (8002294 <QK_thread_ret+0x1c>)
 8002282:	4780      	blx	r0
 8002284:	4804      	ldr	r0, [pc, #16]	@ (8002298 <QK_thread_ret+0x20>)
 8002286:	2179      	movs	r1, #121	@ 0x79
 8002288:	4a04      	ldr	r2, [pc, #16]	@ (800229c <QK_thread_ret+0x24>)
 800228a:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOV     r1,#121          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 800228c:	46c0      	nop			@ (mov r8, r8)
 800228e:	0000      	.short	0x0000
 8002290:	e000ed04 	.word	0xe000ed04
 8002294:	080021a9 	.word	0x080021a9
 8002298:	08004044 	.word	0x08004044
 800229c:	080003a9 	.word	0x080003a9

080022a0 <NMI_Handler>:
#else                   //--------- IRQ NOT defined, use the NMI (default)

// NOTE: The NMI_Handler() is entered with interrupts still DISABLED!
__attribute__ ((naked))
void NMI_Handler(void) {
__asm volatile (
 80022a0:	b008      	add	sp, #32
 80022a2:	4802      	ldr	r0, [pc, #8]	@ (80022ac <NMI_Handler+0xc>)
 80022a4:	4780      	blx	r0
 80022a6:	bd01      	pop	{r0, pc}
    // it is NOT used to used to return from the exception. (See POP {r0,pc})
#endif                  //--------- interrupt disabling with PRIMASK
    "  POP     {r0,pc}          \n" // pop stack aligner and EXC_RETURN to pc
    );
    // NOTE: this causes exception-return to the preempted *thread* context
}
 80022a8:	46c0      	nop			@ (mov r8, r8)
 80022aa:	0000      	.short	0x0000
 80022ac:	080021c9 	.word	0x080021c9

080022b0 <QF_qlog2>:
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
uint_fast8_t QF_qlog2(uint32_t x) {
    Q_UNUSED_PAR(x);
__asm volatile (
 80022b0:	2100      	movs	r1, #0
 80022b2:	0c02      	lsrs	r2, r0, #16
 80022b4:	d001      	beq.n	80022ba <QF_qlog2_1>
 80022b6:	2110      	movs	r1, #16
 80022b8:	1c10      	adds	r0, r2, #0

080022ba <QF_qlog2_1>:
 80022ba:	0a02      	lsrs	r2, r0, #8
 80022bc:	d001      	beq.n	80022c2 <QF_qlog2_2>
 80022be:	3108      	adds	r1, #8
 80022c0:	1c10      	adds	r0, r2, #0

080022c2 <QF_qlog2_2>:
 80022c2:	0902      	lsrs	r2, r0, #4
 80022c4:	d001      	beq.n	80022ca <QF_qlog2_3>
 80022c6:	3104      	adds	r1, #4
 80022c8:	1c10      	adds	r0, r2, #0

080022ca <QF_qlog2_3>:
 80022ca:	4a07      	ldr	r2, [pc, #28]	@ (80022e8 <QF_qlog2_LUT+0x14>)
 80022cc:	5c10      	ldrb	r0, [r2, r0]
 80022ce:	1808      	adds	r0, r1, r0
 80022d0:	4770      	bx	lr
 80022d2:	46c0      	nop			@ (mov r8, r8)

080022d4 <QF_qlog2_LUT>:
 80022d4:	02020100 	.word	0x02020100
 80022d8:	03030303 	.word	0x03030303
 80022dc:	04040404 	.word	0x04040404
 80022e0:	04040404 	.word	0x04040404
    "  BX      lr               \n"
    "  .align                   \n"
    "QF_qlog2_LUT:              \n"
    "  .byte 0, 1, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4"
    );
}
 80022e4:	46c0      	nop			@ (mov r8, r8)
 80022e6:	0018      	movs	r0, r3
 80022e8:	080022d4 	.word	0x080022d4

080022ec <QHsm_ctor>:

//============================================================================
//! @protected @memberof QHsm
void QHsm_ctor(QHsm * const me,
    QStateHandler const initial)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
        &QHsm_dispatch_,
        &QHsm_isIn_,
        &QHsm_getStateHandler_
    };
    // no need to call the superclass' constructor QAsm_ctor() here
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a05      	ldr	r2, [pc, #20]	@ (8002310 <QHsm_ctor+0x24>)
 80022fa:	601a      	str	r2, [r3, #0]
    me->super.state.fun = Q_STATE_CAST(&QHsm_top); // the current state (top)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a05      	ldr	r2, [pc, #20]	@ (8002314 <QHsm_ctor+0x28>)
 8002300:	605a      	str	r2, [r3, #4]
    me->super.temp.fun  = initial; // the initial tran. handler
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	683a      	ldr	r2, [r7, #0]
 8002306:	609a      	str	r2, [r3, #8]
}
 8002308:	46c0      	nop			@ (mov r8, r8)
 800230a:	46bd      	mov	sp, r7
 800230c:	b002      	add	sp, #8
 800230e:	bd80      	pop	{r7, pc}
 8002310:	08004074 	.word	0x08004074
 8002314:	08002319 	.word	0x08002319

08002318 <QHsm_top>:

//............................................................................
//! @protected @memberof QHsm
QState QHsm_top(QHsm const * const me, QEvt const * const e) {
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
    // the top state handler implementation
    Q_UNUSED_PAR(me);
    Q_UNUSED_PAR(e);
    return Q_RET_IGNORED; // the top state ignores all events
 8002322:	2305      	movs	r3, #5
}
 8002324:	0018      	movs	r0, r3
 8002326:	46bd      	mov	sp, r7
 8002328:	b002      	add	sp, #8
 800232a:	bd80      	pop	{r7, pc}

0800232c <QHsm_init_>:
//............................................................................
//! @private @memberof QHsm
void QHsm_init_(QAsm * const me,
    void const * const e,
    uint_fast8_t const qsId)
{
 800232c:	b590      	push	{r4, r7, lr}
 800232e:	b08f      	sub	sp, #60	@ 0x3c
 8002330:	af00      	add	r7, sp, #0
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	60b9      	str	r1, [r7, #8]
 8002336:	607a      	str	r2, [r7, #4]
    }
#else
    Q_UNUSED_PAR(qsId);
#endif // Q_SPY

    QStateHandler const s = me->state.fun; // current state
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	633b      	str	r3, [r7, #48]	@ 0x30

    // current state must be initialized to QHsm_top in QHsm_ctor()
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 800233e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002340:	4b3a      	ldr	r3, [pc, #232]	@ (800242c <QHsm_init_+0x100>)
 8002342:	429a      	cmp	r2, r3
 8002344:	d006      	beq.n	8002354 <QHsm_init_+0x28>
 8002346:	f7ff ff4f 	bl	80021e8 <QF_crit_entry_>
 800234a:	4b39      	ldr	r3, [pc, #228]	@ (8002430 <QHsm_init_+0x104>)
 800234c:	21c8      	movs	r1, #200	@ 0xc8
 800234e:	0018      	movs	r0, r3
 8002350:	f7fe f82a 	bl	80003a8 <Q_onError>

    // temp contains the top-most initial tran. handler, which must be valid
    Q_REQUIRE_LOCAL(210, me->temp.fun != Q_STATE_CAST(0));
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d106      	bne.n	800236a <QHsm_init_+0x3e>
 800235c:	f7ff ff44 	bl	80021e8 <QF_crit_entry_>
 8002360:	4b33      	ldr	r3, [pc, #204]	@ (8002430 <QHsm_init_+0x104>)
 8002362:	21d2      	movs	r1, #210	@ 0xd2
 8002364:	0018      	movs	r0, r3
 8002366:	f7fe f81f 	bl	80003a8 <Q_onError>

    // execute the top-most initial tran.
    QState const r = (*me->temp.fun)(me, Q_EVT_CAST(QEvt));
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	68b9      	ldr	r1, [r7, #8]
 8002370:	68fa      	ldr	r2, [r7, #12]
 8002372:	0010      	movs	r0, r2
 8002374:	4798      	blx	r3
 8002376:	0003      	movs	r3, r0
 8002378:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // the top-most initial tran. must be taken
    Q_ASSERT_LOCAL(240, r == Q_RET_TRAN);
 800237a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800237c:	2b03      	cmp	r3, #3
 800237e:	d006      	beq.n	800238e <QHsm_init_+0x62>
 8002380:	f7ff ff32 	bl	80021e8 <QF_crit_entry_>
 8002384:	4b2a      	ldr	r3, [pc, #168]	@ (8002430 <QHsm_init_+0x104>)
 8002386:	21f0      	movs	r1, #240	@ 0xf0
 8002388:	0018      	movs	r0, r3
 800238a:	f7fe f80d 	bl	80003a8 <Q_onError>

    // the top-most initial tran. must set the target in temp
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d106      	bne.n	80023a4 <QHsm_init_+0x78>
 8002396:	f7ff ff27 	bl	80021e8 <QF_crit_entry_>
 800239a:	4b25      	ldr	r3, [pc, #148]	@ (8002430 <QHsm_init_+0x104>)
 800239c:	21fa      	movs	r1, #250	@ 0xfa
 800239e:	0018      	movs	r0, r3
 80023a0:	f7fe f802 	bl	80003a8 <Q_onError>
    QS_TRAN_SEG_(QS_QEP_STATE_INIT, s, me->temp.fun); // output QS record

    // drill down into the state hierarchy with initial transitions...
    QStateHandler path[QHSM_MAX_NEST_DEPTH_]; // entry path array

    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 80023a4:	2301      	movs	r3, #1
 80023a6:	425b      	negs	r3, r3
 80023a8:	637b      	str	r3, [r7, #52]	@ 0x34
    do {
        ++ip;
 80023aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023ac:	3301      	adds	r3, #1
 80023ae:	637b      	str	r3, [r7, #52]	@ 0x34

        // the entry path index must not overflow the allocated array
        Q_INVARIANT_LOCAL(260, ip < QHSM_MAX_NEST_DEPTH_);
 80023b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023b2:	2b05      	cmp	r3, #5
 80023b4:	dd08      	ble.n	80023c8 <QHsm_init_+0x9c>
 80023b6:	f7ff ff17 	bl	80021e8 <QF_crit_entry_>
 80023ba:	2382      	movs	r3, #130	@ 0x82
 80023bc:	005a      	lsls	r2, r3, #1
 80023be:	4b1c      	ldr	r3, [pc, #112]	@ (8002430 <QHsm_init_+0x104>)
 80023c0:	0011      	movs	r1, r2
 80023c2:	0018      	movs	r0, r3
 80023c4:	f7fd fff0 	bl	80003a8 <Q_onError>

        // the initial tran. must set target in temp
        Q_ASSERT_LOCAL(270, me->temp.fun != Q_STATE_CAST(0));
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d108      	bne.n	80023e2 <QHsm_init_+0xb6>
 80023d0:	f7ff ff0a 	bl	80021e8 <QF_crit_entry_>
 80023d4:	2387      	movs	r3, #135	@ 0x87
 80023d6:	005a      	lsls	r2, r3, #1
 80023d8:	4b15      	ldr	r3, [pc, #84]	@ (8002430 <QHsm_init_+0x104>)
 80023da:	0011      	movs	r1, r2
 80023dc:	0018      	movs	r0, r3
 80023de:	f7fd ffe3 	bl	80003a8 <Q_onError>

        path[ip] = me->temp.fun; // store the entry path
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6899      	ldr	r1, [r3, #8]
 80023e6:	2414      	movs	r4, #20
 80023e8:	193b      	adds	r3, r7, r4
 80023ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80023ec:	0092      	lsls	r2, r2, #2
 80023ee:	50d1      	str	r1, [r2, r3]

        // find the superstate of 'm_temp.fun', ignore result
        (void)(*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	490f      	ldr	r1, [pc, #60]	@ (8002434 <QHsm_init_+0x108>)
 80023f6:	68fa      	ldr	r2, [r7, #12]
 80023f8:	0010      	movs	r0, r2
 80023fa:	4798      	blx	r3
    } while (me->temp.fun != s);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002402:	429a      	cmp	r2, r3
 8002404:	d1d1      	bne.n	80023aa <QHsm_init_+0x7e>

    // enter the target (possibly recursively) by initial trans.
    QHsm_enter_target_(me, &path[0], ip, qsId);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800240a:	1939      	adds	r1, r7, r4
 800240c:	68f8      	ldr	r0, [r7, #12]
 800240e:	f000 f9dd 	bl	80027cc <QHsm_enter_target_>

    QS_TOP_INIT_(QS_QEP_INIT_TRAN, path[0]); // output QS record

    me->state.fun = path[0]; // change the current active state
 8002412:	193b      	adds	r3, r7, r4
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	605a      	str	r2, [r3, #4]
#ifndef Q_UNSAFE
    // establish stable state configuration
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	43da      	mvns	r2, r3
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	609a      	str	r2, [r3, #8]
#else
    Q_UNUSED_PAR(r);
#endif
}
 8002424:	46c0      	nop			@ (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	b00f      	add	sp, #60	@ 0x3c
 800242a:	bd90      	pop	{r4, r7, pc}
 800242c:	08002319 	.word	0x08002319
 8002430:	0800404c 	.word	0x0800404c
 8002434:	08004054 	.word	0x08004054

08002438 <QHsm_dispatch_>:
//............................................................................
//! @private @memberof QHsm
void QHsm_dispatch_(QAsm * const me,
    QEvt const * const e,
    uint_fast8_t const qsId)
{
 8002438:	b590      	push	{r4, r7, lr}
 800243a:	b08f      	sub	sp, #60	@ 0x3c
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	607a      	str	r2, [r7, #4]
    Q_UNUSED_PAR(qsId);
#endif

    // this state machine must be in a stable state configuration
    // NOTE: stable state configuration is established after every RTC step.
    Q_INVARIANT_LOCAL(300,
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	685a      	ldr	r2, [r3, #4]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	43db      	mvns	r3, r3
 800244e:	429a      	cmp	r2, r3
 8002450:	d008      	beq.n	8002464 <QHsm_dispatch_+0x2c>
 8002452:	f7ff fec9 	bl	80021e8 <QF_crit_entry_>
 8002456:	2396      	movs	r3, #150	@ 0x96
 8002458:	005a      	lsls	r2, r3, #1
 800245a:	4b55      	ldr	r3, [pc, #340]	@ (80025b0 <QHsm_dispatch_+0x178>)
 800245c:	0011      	movs	r1, r2
 800245e:	0018      	movs	r0, r3
 8002460:	f7fd ffa2 	bl	80003a8 <Q_onError>
        QP_DIS_VERIFY(uintptr_t, me->state.uint, me->temp.uint));

    // the event to be dispatched must be valid
    Q_REQUIRE_LOCAL(310, e != (QEvt *)0);
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d108      	bne.n	800247c <QHsm_dispatch_+0x44>
 800246a:	f7ff febd 	bl	80021e8 <QF_crit_entry_>
 800246e:	239b      	movs	r3, #155	@ 0x9b
 8002470:	005a      	lsls	r2, r3, #1
 8002472:	4b4f      	ldr	r3, [pc, #316]	@ (80025b0 <QHsm_dispatch_+0x178>)
 8002474:	0011      	movs	r1, r2
 8002476:	0018      	movs	r0, r3
 8002478:	f7fd ff96 	bl	80003a8 <Q_onError>

    QStateHandler s = me->state.fun; // current state
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	62bb      	str	r3, [r7, #40]	@ 0x28
    QS_CRIT_STAT
    QS_TRAN0_(QS_QEP_DISPATCH, s); // output QS record

    // process the event hierarchically...
    QStateHandler path[QHSM_MAX_NEST_DEPTH_]; // entry path array
    me->temp.fun = s;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002486:	609a      	str	r2, [r3, #8]
    QState r; // state handler return value
    int_fast8_t ip = QHSM_MAX_NEST_DEPTH_; // path index & fixed loop bound
 8002488:	2306      	movs	r3, #6
 800248a:	633b      	str	r3, [r7, #48]	@ 0x30
    do {
        --ip;
 800248c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800248e:	3b01      	subs	r3, #1
 8002490:	633b      	str	r3, [r7, #48]	@ 0x30

        // the entry path index must stay in range of the path[] array
        Q_INVARIANT_LOCAL(340, ip >= 0);
 8002492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002494:	2b00      	cmp	r3, #0
 8002496:	da08      	bge.n	80024aa <QHsm_dispatch_+0x72>
 8002498:	f7ff fea6 	bl	80021e8 <QF_crit_entry_>
 800249c:	23aa      	movs	r3, #170	@ 0xaa
 800249e:	005a      	lsls	r2, r3, #1
 80024a0:	4b43      	ldr	r3, [pc, #268]	@ (80025b0 <QHsm_dispatch_+0x178>)
 80024a2:	0011      	movs	r1, r2
 80024a4:	0018      	movs	r0, r3
 80024a6:	f7fd ff7f 	bl	80003a8 <Q_onError>

        s = me->temp.fun; // set s to the superstate set previously
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	62bb      	str	r3, [r7, #40]	@ 0x28
        path[ip] = s; // store the path to potential tran. source
 80024b0:	2310      	movs	r3, #16
 80024b2:	18fb      	adds	r3, r7, r3
 80024b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024b6:	0092      	lsls	r2, r2, #2
 80024b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024ba:	50d1      	str	r1, [r2, r3]

        r = (*s)(me, e); // try to handle event e in state s
 80024bc:	68b9      	ldr	r1, [r7, #8]
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c2:	0010      	movs	r0, r2
 80024c4:	4798      	blx	r3
 80024c6:	0003      	movs	r3, r0
 80024c8:	637b      	str	r3, [r7, #52]	@ 0x34

        if (r == Q_RET_UNHANDLED) { // unhandled due to a guard?
 80024ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d106      	bne.n	80024de <QHsm_dispatch_+0xa6>
            QS_TRAN_ACT_(QS_QEP_UNHANDLED, s); // output QS record

            // find the superstate of 's'
            r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80024d0:	4938      	ldr	r1, [pc, #224]	@ (80025b4 <QHsm_dispatch_+0x17c>)
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024d6:	0010      	movs	r0, r2
 80024d8:	4798      	blx	r3
 80024da:	0003      	movs	r3, r0
 80024dc:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    } while (r == Q_RET_SUPER); // loop as long as superstate returned
 80024de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d0d3      	beq.n	800248c <QHsm_dispatch_+0x54>

    if (r == Q_RET_IGNORED) { // was event e ignored?
 80024e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024e6:	2b05      	cmp	r3, #5
 80024e8:	d059      	beq.n	800259e <QHsm_dispatch_+0x166>
        QS_TRAN0_(QS_QEP_IGNORED, me->state.fun); // output QS record
    }
    else if (r == Q_RET_HANDLED) { // did the last handler handle event e?
 80024ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d056      	beq.n	800259e <QHsm_dispatch_+0x166>
        QS_TRAN0_(QS_QEP_INTERN_TRAN, s); // output QS record
    }
    else if ((r == Q_RET_TRAN) || (r == Q_RET_TRAN_HIST)) { // tran. taken?
 80024f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024f2:	2b03      	cmp	r3, #3
 80024f4:	d002      	beq.n	80024fc <QHsm_dispatch_+0xc4>
 80024f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024f8:	2b04      	cmp	r3, #4
 80024fa:	d147      	bne.n	800258c <QHsm_dispatch_+0x154>
        // tran. must set temp to the target state
        Q_ASSERT_LOCAL(350, me->temp.fun != Q_STATE_CAST(0));
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d108      	bne.n	8002516 <QHsm_dispatch_+0xde>
 8002504:	f7ff fe70 	bl	80021e8 <QF_crit_entry_>
 8002508:	23af      	movs	r3, #175	@ 0xaf
 800250a:	005a      	lsls	r2, r3, #1
 800250c:	4b28      	ldr	r3, [pc, #160]	@ (80025b0 <QHsm_dispatch_+0x178>)
 800250e:	0011      	movs	r1, r2
 8002510:	0018      	movs	r0, r3
 8002512:	f7fd ff49 	bl	80003a8 <Q_onError>
        if (r == Q_RET_TRAN_HIST) { // tran. to history?
            QS_TRAN_SEG_(QS_QEP_TRAN_HIST, s, me->temp.fun);//output QS record
        }
#endif

        path[0] = me->temp.fun; // save tran. target in path[0]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	2310      	movs	r3, #16
 800251c:	18fb      	adds	r3, r7, r3
 800251e:	601a      	str	r2, [r3, #0]

        // exit current state to tran. source...
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8002520:	2305      	movs	r3, #5
 8002522:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002524:	e00b      	b.n	800253e <QHsm_dispatch_+0x106>
            // exit from 'path[iq]'
            if ((*path[iq])(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8002526:	2310      	movs	r3, #16
 8002528:	18fb      	adds	r3, r7, r3
 800252a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800252c:	0092      	lsls	r2, r2, #2
 800252e:	58d3      	ldr	r3, [r2, r3]
 8002530:	4921      	ldr	r1, [pc, #132]	@ (80025b8 <QHsm_dispatch_+0x180>)
 8002532:	68fa      	ldr	r2, [r7, #12]
 8002534:	0010      	movs	r0, r2
 8002536:	4798      	blx	r3
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8002538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800253a:	3b01      	subs	r3, #1
 800253c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800253e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002542:	429a      	cmp	r2, r3
 8002544:	dcef      	bgt.n	8002526 <QHsm_dispatch_+0xee>
                QS_STATE_ACT_(QS_QEP_STATE_EXIT, path[iq]); //output QS record
            }
        }
        path[2] = s; // save tran. source
 8002546:	2410      	movs	r4, #16
 8002548:	193b      	adds	r3, r7, r4
 800254a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800254c:	609a      	str	r2, [r3, #8]

        // take the tran...
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	1939      	adds	r1, r7, r4
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	0018      	movs	r0, r3
 8002556:	f000 f831 	bl	80025bc <QHsm_tran_simple_>
 800255a:	0003      	movs	r3, r0
 800255c:	633b      	str	r3, [r7, #48]	@ 0x30
        if (ip < -1) { // not a simple tran.?
 800255e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002560:	3301      	adds	r3, #1
 8002562:	da07      	bge.n	8002574 <QHsm_dispatch_+0x13c>
            ip = QHsm_tran_complex_(me, &path[0], qsId);
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	1939      	adds	r1, r7, r4
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	0018      	movs	r0, r3
 800256c:	f000 f896 	bl	800269c <QHsm_tran_complex_>
 8002570:	0003      	movs	r3, r0
 8002572:	633b      	str	r3, [r7, #48]	@ 0x30
        }

        // enter the target (possibly recursively) by initial trans.
        QHsm_enter_target_(me, &path[0], ip, qsId);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002578:	2410      	movs	r4, #16
 800257a:	1939      	adds	r1, r7, r4
 800257c:	68f8      	ldr	r0, [r7, #12]
 800257e:	f000 f925 	bl	80027cc <QHsm_enter_target_>
        QS_TRAN_END_(QS_QEP_TRAN, s, path[0]); // output QS record

        me->state.fun = path[0]; // change the current active state
 8002582:	193b      	adds	r3, r7, r4
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	605a      	str	r2, [r3, #4]
 800258a:	e008      	b.n	800259e <QHsm_dispatch_+0x166>
    }
    else {
        Q_ERROR_LOCAL(360); // last state handler returned impossible value
 800258c:	f7ff fe2c 	bl	80021e8 <QF_crit_entry_>
 8002590:	23b4      	movs	r3, #180	@ 0xb4
 8002592:	005a      	lsls	r2, r3, #1
 8002594:	4b06      	ldr	r3, [pc, #24]	@ (80025b0 <QHsm_dispatch_+0x178>)
 8002596:	0011      	movs	r1, r2
 8002598:	0018      	movs	r0, r3
 800259a:	f7fd ff05 	bl	80003a8 <Q_onError>
    }

#ifndef Q_UNSAFE
    // establish stable state configuration
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	43da      	mvns	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	609a      	str	r2, [r3, #8]
#endif
}
 80025a8:	46c0      	nop			@ (mov r8, r8)
 80025aa:	46bd      	mov	sp, r7
 80025ac:	b00f      	add	sp, #60	@ 0x3c
 80025ae:	bd90      	pop	{r4, r7, pc}
 80025b0:	0800404c 	.word	0x0800404c
 80025b4:	08004054 	.word	0x08004054
 80025b8:	08004064 	.word	0x08004064

080025bc <QHsm_tran_simple_>:
//! @private @memberof QHsm
static int_fast8_t QHsm_tran_simple_(
    QAsm * const me,
    QStateHandler * const path,
    uint_fast8_t const qsId)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b088      	sub	sp, #32
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    QStateHandler t = path[0];       // target
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	61bb      	str	r3, [r7, #24]
    QStateHandler const s = path[2]; // source
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	617b      	str	r3, [r7, #20]
    int_fast8_t ip = 0; // assume to enter the target
 80025d4:	2300      	movs	r3, #0
 80025d6:	61fb      	str	r3, [r7, #28]
    QS_CRIT_STAT

    // (a) check source==target (tran. to self)...
    if (s == t) {
 80025d8:	697a      	ldr	r2, [r7, #20]
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d105      	bne.n	80025ec <QHsm_tran_simple_+0x30>
        // exit source 's' (external tran. semantics)
        if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 80025e0:	492b      	ldr	r1, [pc, #172]	@ (8002690 <QHsm_tran_simple_+0xd4>)
 80025e2:	68fa      	ldr	r2, [r7, #12]
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	0010      	movs	r0, r2
 80025e8:	4798      	blx	r3
 80025ea:	e04c      	b.n	8002686 <QHsm_tran_simple_+0xca>
            QS_STATE_ACT_(QS_QEP_STATE_EXIT, s); // output QS record
        }
    }
    else { // not a tran. to self
        // find superstate of target in 't'
        QState const r =(*t)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80025ec:	4929      	ldr	r1, [pc, #164]	@ (8002694 <QHsm_tran_simple_+0xd8>)
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	0010      	movs	r0, r2
 80025f4:	4798      	blx	r3
 80025f6:	0003      	movs	r3, r0
 80025f8:	613b      	str	r3, [r7, #16]

        // state handler t must return the superstate for Q_EMPTY_SIG
        Q_ASSERT_LOCAL(440, r == Q_RET_SUPER);
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d008      	beq.n	8002612 <QHsm_tran_simple_+0x56>
 8002600:	f7ff fdf2 	bl	80021e8 <QF_crit_entry_>
 8002604:	23dc      	movs	r3, #220	@ 0xdc
 8002606:	005a      	lsls	r2, r3, #1
 8002608:	4b23      	ldr	r3, [pc, #140]	@ (8002698 <QHsm_tran_simple_+0xdc>)
 800260a:	0011      	movs	r1, r2
 800260c:	0018      	movs	r0, r3
 800260e:	f7fd fecb 	bl	80003a8 <Q_onError>

        // state handler t must set temp to the superstate
        Q_ASSERT_LOCAL(450, me->temp.fun != Q_STATE_CAST(0));
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d108      	bne.n	800262c <QHsm_tran_simple_+0x70>
 800261a:	f7ff fde5 	bl	80021e8 <QF_crit_entry_>
 800261e:	23e1      	movs	r3, #225	@ 0xe1
 8002620:	005a      	lsls	r2, r3, #1
 8002622:	4b1d      	ldr	r3, [pc, #116]	@ (8002698 <QHsm_tran_simple_+0xdc>)
 8002624:	0011      	movs	r1, r2
 8002626:	0018      	movs	r0, r3
 8002628:	f7fd febe 	bl	80003a8 <Q_onError>
#ifdef Q_UNSAFE
        Q_UNUSED_PAR(r);
#endif

        // (b) check source==target->super...
        t = me->temp.fun;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	61bb      	str	r3, [r7, #24]
        if (s != t) {
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	69bb      	ldr	r3, [r7, #24]
 8002636:	429a      	cmp	r2, r3
 8002638:	d025      	beq.n	8002686 <QHsm_tran_simple_+0xca>
            // find superstate of source 's', ignore the result
            (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 800263a:	4916      	ldr	r1, [pc, #88]	@ (8002694 <QHsm_tran_simple_+0xd8>)
 800263c:	68fa      	ldr	r2, [r7, #12]
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	0010      	movs	r0, r2
 8002642:	4798      	blx	r3

            // (c) check source->super==target->super...
            if (me->temp.fun == t) {
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	429a      	cmp	r2, r3
 800264c:	d105      	bne.n	800265a <QHsm_tran_simple_+0x9e>
                // exit source 's'
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 800264e:	4910      	ldr	r1, [pc, #64]	@ (8002690 <QHsm_tran_simple_+0xd4>)
 8002650:	68fa      	ldr	r2, [r7, #12]
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	0010      	movs	r0, r2
 8002656:	4798      	blx	r3
 8002658:	e015      	b.n	8002686 <QHsm_tran_simple_+0xca>
                    QS_STATE_ACT_(QS_QEP_STATE_EXIT, s); // output QS record
                }
            }
            // (d) check source->super==target...
            else if (me->temp.fun == path[0]) {
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	689a      	ldr	r2, [r3, #8]
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	429a      	cmp	r2, r3
 8002664:	d108      	bne.n	8002678 <QHsm_tran_simple_+0xbc>
                // exit source 's'
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8002666:	490a      	ldr	r1, [pc, #40]	@ (8002690 <QHsm_tran_simple_+0xd4>)
 8002668:	68fa      	ldr	r2, [r7, #12]
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	0010      	movs	r0, r2
 800266e:	4798      	blx	r3
                    QS_STATE_ACT_(QS_QEP_STATE_EXIT, s); // output QS record
                }
                ip = -1; // set entry path index not to enter the target
 8002670:	2301      	movs	r3, #1
 8002672:	425b      	negs	r3, r3
 8002674:	61fb      	str	r3, [r7, #28]
 8002676:	e006      	b.n	8002686 <QHsm_tran_simple_+0xca>
            }
            else {
                path[1] = t; // save the superstate of target
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	3304      	adds	r3, #4
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	601a      	str	r2, [r3, #0]
                ip = -2; // cause execution of QHsm_tran_complex_()
 8002680:	2302      	movs	r3, #2
 8002682:	425b      	negs	r3, r3
 8002684:	61fb      	str	r3, [r7, #28]
            }
        }
    }
    // return: # levels in path[] for QHsm_enter_target_()
    // or indication to call QHsm_tran_complex_()
    return ip;
 8002686:	69fb      	ldr	r3, [r7, #28]
}
 8002688:	0018      	movs	r0, r3
 800268a:	46bd      	mov	sp, r7
 800268c:	b008      	add	sp, #32
 800268e:	bd80      	pop	{r7, pc}
 8002690:	08004064 	.word	0x08004064
 8002694:	08004054 	.word	0x08004054
 8002698:	0800404c 	.word	0x0800404c

0800269c <QHsm_tran_complex_>:
//............................................................................
//! @private @memberof QHsm
static int_fast8_t QHsm_tran_complex_(QAsm * const me,
    QStateHandler * const path,
    uint_fast8_t const qsId)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b08a      	sub	sp, #40	@ 0x28
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    QStateHandler s = path[2];             // tran. source
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	627b      	str	r3, [r7, #36]	@ 0x24
    QStateHandler const ss = me->temp.fun; // source->super
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	617b      	str	r3, [r7, #20]
    me->temp.fun = path[1];                // target->super
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	685a      	ldr	r2, [r3, #4]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	609a      	str	r2, [r3, #8]
    int_fast8_t iq = 0; // assume that LCA is NOT found
 80026bc:	2300      	movs	r3, #0
 80026be:	623b      	str	r3, [r7, #32]
    QState r;

    // (e) check rest of source == target->super->super...
    // and store the target entry path along the way
    int_fast8_t ip = 0; // path index & fixed loop bound (one below [1])
 80026c0:	2300      	movs	r3, #0
 80026c2:	61bb      	str	r3, [r7, #24]
    do {
        ++ip;
 80026c4:	69bb      	ldr	r3, [r7, #24]
 80026c6:	3301      	adds	r3, #1
 80026c8:	61bb      	str	r3, [r7, #24]

        // the entry path index must stay in range of the path[] array
        Q_INVARIANT_LOCAL(540, ip < QHSM_MAX_NEST_DEPTH_);
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	2b05      	cmp	r3, #5
 80026ce:	dd08      	ble.n	80026e2 <QHsm_tran_complex_+0x46>
 80026d0:	f7ff fd8a 	bl	80021e8 <QF_crit_entry_>
 80026d4:	2387      	movs	r3, #135	@ 0x87
 80026d6:	009a      	lsls	r2, r3, #2
 80026d8:	4b39      	ldr	r3, [pc, #228]	@ (80027c0 <QHsm_tran_complex_+0x124>)
 80026da:	0011      	movs	r1, r2
 80026dc:	0018      	movs	r0, r3
 80026de:	f7fd fe63 	bl	80003a8 <Q_onError>

        path[ip] = me->temp.fun; // store temp in the entry path array
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	18d3      	adds	r3, r2, r3
 80026ea:	68fa      	ldr	r2, [r7, #12]
 80026ec:	6892      	ldr	r2, [r2, #8]
 80026ee:	601a      	str	r2, [r3, #0]

        // find superstate of 'm_temp.fun'
        r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	4933      	ldr	r1, [pc, #204]	@ (80027c4 <QHsm_tran_complex_+0x128>)
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	0010      	movs	r0, r2
 80026fa:	4798      	blx	r3
 80026fc:	0003      	movs	r3, r0
 80026fe:	61fb      	str	r3, [r7, #28]
        if (me->temp.fun == s) { // is temp the LCA?
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002706:	429a      	cmp	r2, r3
 8002708:	d102      	bne.n	8002710 <QHsm_tran_complex_+0x74>
            iq = 1; // indicate that LCA is found
 800270a:	2301      	movs	r3, #1
 800270c:	623b      	str	r3, [r7, #32]
            break;
 800270e:	e002      	b.n	8002716 <QHsm_tran_complex_+0x7a>
        }
    } while (r == Q_RET_SUPER); // loop as long as superstate reached
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d0d6      	beq.n	80026c4 <QHsm_tran_complex_+0x28>

    if (iq == 0) { // the LCA not found yet?
 8002716:	6a3b      	ldr	r3, [r7, #32]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d14c      	bne.n	80027b6 <QHsm_tran_complex_+0x11a>
        QS_CRIT_STAT

#ifndef Q_SPY
        // exit the source 's', ignore the result
        (void)(*s)(me, &l_resEvt_[Q_EXIT_SIG]);
 800271c:	492a      	ldr	r1, [pc, #168]	@ (80027c8 <QHsm_tran_complex_+0x12c>)
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002722:	0010      	movs	r0, r2
 8002724:	4798      	blx	r3
        }
#endif // def Q_SPY

        // (f) check the rest of
        // source->super... == target->super->super...
        s = ss; // source->super
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	627b      	str	r3, [r7, #36]	@ 0x24
        r = Q_RET_IGNORED; // assume that the LCA NOT found
 800272a:	2305      	movs	r3, #5
 800272c:	61fb      	str	r3, [r7, #28]
        iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 800272e:	69bb      	ldr	r3, [r7, #24]
 8002730:	623b      	str	r3, [r7, #32]
        for (; iq >= 0; --iq) {
 8002732:	e010      	b.n	8002756 <QHsm_tran_complex_+0xba>
            if (s == path[iq]) { // is this the LCA?
 8002734:	6a3b      	ldr	r3, [r7, #32]
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	68ba      	ldr	r2, [r7, #8]
 800273a:	18d3      	adds	r3, r2, r3
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002740:	429a      	cmp	r2, r3
 8002742:	d105      	bne.n	8002750 <QHsm_tran_complex_+0xb4>
                r = Q_RET_HANDLED; // indicate the LCA found
 8002744:	2302      	movs	r3, #2
 8002746:	61fb      	str	r3, [r7, #28]
                ip = iq - 1; // do not enter the LCA
 8002748:	6a3b      	ldr	r3, [r7, #32]
 800274a:	3b01      	subs	r3, #1
 800274c:	61bb      	str	r3, [r7, #24]
                break;
 800274e:	e005      	b.n	800275c <QHsm_tran_complex_+0xc0>
        for (; iq >= 0; --iq) {
 8002750:	6a3b      	ldr	r3, [r7, #32]
 8002752:	3b01      	subs	r3, #1
 8002754:	623b      	str	r3, [r7, #32]
 8002756:	6a3b      	ldr	r3, [r7, #32]
 8002758:	2b00      	cmp	r3, #0
 800275a:	daeb      	bge.n	8002734 <QHsm_tran_complex_+0x98>
            }
        }

        if (r != Q_RET_HANDLED) { // the LCA still not found?
 800275c:	69fb      	ldr	r3, [r7, #28]
 800275e:	2b02      	cmp	r3, #2
 8002760:	d029      	beq.n	80027b6 <QHsm_tran_complex_+0x11a>
            // (g) check each source->super->...
            // for each target->super...
            do {
                // exit from 's'
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8002762:	4919      	ldr	r1, [pc, #100]	@ (80027c8 <QHsm_tran_complex_+0x12c>)
 8002764:	68fa      	ldr	r2, [r7, #12]
 8002766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002768:	0010      	movs	r0, r2
 800276a:	4798      	blx	r3
 800276c:	0003      	movs	r3, r0
 800276e:	2b02      	cmp	r3, #2
 8002770:	d104      	bne.n	800277c <QHsm_tran_complex_+0xe0>
                    QS_STATE_ACT_(QS_QEP_STATE_EXIT, s);
                    // find superstate of 's', ignore the result
                    (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8002772:	4914      	ldr	r1, [pc, #80]	@ (80027c4 <QHsm_tran_complex_+0x128>)
 8002774:	68fa      	ldr	r2, [r7, #12]
 8002776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002778:	0010      	movs	r0, r2
 800277a:	4798      	blx	r3
                }
                s = me->temp.fun; // set to super of s
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	627b      	str	r3, [r7, #36]	@ 0x24
                // NOTE: loop bounded per invariant:540
                iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	623b      	str	r3, [r7, #32]
                for (; iq >= 0; --iq) {
 8002786:	e010      	b.n	80027aa <QHsm_tran_complex_+0x10e>
                    if (s == path[iq]) { // is this the LCA?
 8002788:	6a3b      	ldr	r3, [r7, #32]
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	68ba      	ldr	r2, [r7, #8]
 800278e:	18d3      	adds	r3, r2, r3
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002794:	429a      	cmp	r2, r3
 8002796:	d105      	bne.n	80027a4 <QHsm_tran_complex_+0x108>
                        ip = iq - 1; // indicate not to enter the LCA
 8002798:	6a3b      	ldr	r3, [r7, #32]
 800279a:	3b01      	subs	r3, #1
 800279c:	61bb      	str	r3, [r7, #24]
                        r = Q_RET_HANDLED; // cause break from outer loop
 800279e:	2302      	movs	r3, #2
 80027a0:	61fb      	str	r3, [r7, #28]
                        break;
 80027a2:	e005      	b.n	80027b0 <QHsm_tran_complex_+0x114>
                for (; iq >= 0; --iq) {
 80027a4:	6a3b      	ldr	r3, [r7, #32]
 80027a6:	3b01      	subs	r3, #1
 80027a8:	623b      	str	r3, [r7, #32]
 80027aa:	6a3b      	ldr	r3, [r7, #32]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	daeb      	bge.n	8002788 <QHsm_tran_complex_+0xec>
                    }
                }
            } while (r != Q_RET_HANDLED);
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d1d5      	bne.n	8002762 <QHsm_tran_complex_+0xc6>
        }
    }
    // # levels in path[] for QHsm_enter_target_()
    return ip;
 80027b6:	69bb      	ldr	r3, [r7, #24]
}
 80027b8:	0018      	movs	r0, r3
 80027ba:	46bd      	mov	sp, r7
 80027bc:	b00a      	add	sp, #40	@ 0x28
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	0800404c 	.word	0x0800404c
 80027c4:	08004054 	.word	0x08004054
 80027c8:	08004064 	.word	0x08004064

080027cc <QHsm_enter_target_>:
//! @private @memberof QHsm
static void QHsm_enter_target_(QAsm * const me,
    QStateHandler * const path,
    int_fast8_t const depth,
    uint_fast8_t const qsId)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b088      	sub	sp, #32
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
 80027d8:	603b      	str	r3, [r7, #0]
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    QS_CRIT_STAT
    int_fast8_t ip = depth;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	61fb      	str	r3, [r7, #28]
    // execute entry actions from LCA to tran target...
    for (; ip >= 0; --ip) {
 80027de:	e00b      	b.n	80027f8 <QHsm_enter_target_+0x2c>
        // enter 'path[ip]'
        if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	68ba      	ldr	r2, [r7, #8]
 80027e6:	18d3      	adds	r3, r2, r3
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4936      	ldr	r1, [pc, #216]	@ (80028c4 <QHsm_enter_target_+0xf8>)
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	0010      	movs	r0, r2
 80027f0:	4798      	blx	r3
    for (; ip >= 0; --ip) {
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	3b01      	subs	r3, #1
 80027f6:	61fb      	str	r3, [r7, #28]
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	daf0      	bge.n	80027e0 <QHsm_enter_target_+0x14>
            QS_STATE_ACT_(QS_QEP_STATE_ENTRY, path[ip]);
        }
    }
    QStateHandler t = path[0]; // tran. target
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	61bb      	str	r3, [r7, #24]

    // drill into the target hierarchy with nested initial trans...

    // take initial tran in 't'
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 8002804:	e050      	b.n	80028a8 <QHsm_enter_target_+0xdc>
        // temp holds the target of initial tran. and must be valid
        Q_ASSERT_LOCAL(650, me->temp.fun != Q_STATE_CAST(0));
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d107      	bne.n	800281e <QHsm_enter_target_+0x52>
 800280e:	f7ff fceb 	bl	80021e8 <QF_crit_entry_>
 8002812:	4a2d      	ldr	r2, [pc, #180]	@ (80028c8 <QHsm_enter_target_+0xfc>)
 8002814:	4b2d      	ldr	r3, [pc, #180]	@ (80028cc <QHsm_enter_target_+0x100>)
 8002816:	0011      	movs	r1, r2
 8002818:	0018      	movs	r0, r3
 800281a:	f7fd fdc5 	bl	80003a8 <Q_onError>

        QS_TRAN_SEG_(QS_QEP_STATE_INIT, t, me->temp.fun); // output QS record

        // find superstate of initial tran. target...
        ip = -1; // entry path index and fixed loop bound (one below [0])
 800281e:	2301      	movs	r3, #1
 8002820:	425b      	negs	r3, r3
 8002822:	61fb      	str	r3, [r7, #28]
        do {
            ++ip;
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	3301      	adds	r3, #1
 8002828:	61fb      	str	r3, [r7, #28]
            // the entry path index must stay in range of the path[] array
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	2b05      	cmp	r3, #5
 800282e:	dd08      	ble.n	8002842 <QHsm_enter_target_+0x76>
 8002830:	f7ff fcda 	bl	80021e8 <QF_crit_entry_>
 8002834:	23a5      	movs	r3, #165	@ 0xa5
 8002836:	009a      	lsls	r2, r3, #2
 8002838:	4b24      	ldr	r3, [pc, #144]	@ (80028cc <QHsm_enter_target_+0x100>)
 800283a:	0011      	movs	r1, r2
 800283c:	0018      	movs	r0, r3
 800283e:	f7fd fdb3 	bl	80003a8 <Q_onError>

            path[ip] = me->temp.fun; // store the entry path
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	68ba      	ldr	r2, [r7, #8]
 8002848:	18d3      	adds	r3, r2, r3
 800284a:	68fa      	ldr	r2, [r7, #12]
 800284c:	6892      	ldr	r2, [r2, #8]
 800284e:	601a      	str	r2, [r3, #0]

            // find superstate of 'temp.fun'
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	491e      	ldr	r1, [pc, #120]	@ (80028d0 <QHsm_enter_target_+0x104>)
 8002856:	68fa      	ldr	r2, [r7, #12]
 8002858:	0010      	movs	r0, r2
 800285a:	4798      	blx	r3
 800285c:	0003      	movs	r3, r0
 800285e:	617b      	str	r3, [r7, #20]

            // the temp superstate handler must return superstate
            Q_ASSERT_LOCAL(680, r == Q_RET_SUPER);
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d008      	beq.n	8002878 <QHsm_enter_target_+0xac>
 8002866:	f7ff fcbf 	bl	80021e8 <QF_crit_entry_>
 800286a:	23aa      	movs	r3, #170	@ 0xaa
 800286c:	009a      	lsls	r2, r3, #2
 800286e:	4b17      	ldr	r3, [pc, #92]	@ (80028cc <QHsm_enter_target_+0x100>)
 8002870:	0011      	movs	r1, r2
 8002872:	0018      	movs	r0, r3
 8002874:	f7fd fd98 	bl	80003a8 <Q_onError>
#ifdef Q_UNSAFE
            Q_UNUSED_PAR(r);
#endif
        } while (me->temp.fun != t); //loop as long as tran.target not reached
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	429a      	cmp	r2, r3
 8002880:	d1d0      	bne.n	8002824 <QHsm_enter_target_+0x58>

        // retrace the entry path in reverse (correct) order...
        for (; ip >= 0; --ip) {
 8002882:	e00b      	b.n	800289c <QHsm_enter_target_+0xd0>
            // enter 'path[ip]'
            if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	68ba      	ldr	r2, [r7, #8]
 800288a:	18d3      	adds	r3, r2, r3
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	490d      	ldr	r1, [pc, #52]	@ (80028c4 <QHsm_enter_target_+0xf8>)
 8002890:	68fa      	ldr	r2, [r7, #12]
 8002892:	0010      	movs	r0, r2
 8002894:	4798      	blx	r3
        for (; ip >= 0; --ip) {
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	3b01      	subs	r3, #1
 800289a:	61fb      	str	r3, [r7, #28]
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	daf0      	bge.n	8002884 <QHsm_enter_target_+0xb8>
                QS_STATE_ACT_(QS_QEP_STATE_ENTRY, path[ip]);//output QS record
            }
        }
        t = path[0]; // tran. target becomes the new source
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	61bb      	str	r3, [r7, #24]
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 80028a8:	490a      	ldr	r1, [pc, #40]	@ (80028d4 <QHsm_enter_target_+0x108>)
 80028aa:	68fa      	ldr	r2, [r7, #12]
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	0010      	movs	r0, r2
 80028b0:	4798      	blx	r3
 80028b2:	0003      	movs	r3, r0
 80028b4:	2b03      	cmp	r3, #3
 80028b6:	d0a6      	beq.n	8002806 <QHsm_enter_target_+0x3a>
    }
}
 80028b8:	46c0      	nop			@ (mov r8, r8)
 80028ba:	46c0      	nop			@ (mov r8, r8)
 80028bc:	46bd      	mov	sp, r7
 80028be:	b008      	add	sp, #32
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	46c0      	nop			@ (mov r8, r8)
 80028c4:	0800405c 	.word	0x0800405c
 80028c8:	0000028a 	.word	0x0000028a
 80028cc:	0800404c 	.word	0x0800404c
 80028d0:	08004054 	.word	0x08004054
 80028d4:	0800406c 	.word	0x0800406c

080028d8 <QHsm_isIn_>:

//............................................................................
//! @private @memberof QHsm
bool QHsm_isIn_(QAsm * const me,
    QStateHandler const stateHndl)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
    // this state machine must be in a stable state configuration
    // NOTE: stable state configuration is established after every RTC step.
    Q_INVARIANT_LOCAL(700,
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685a      	ldr	r2, [r3, #4]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	43db      	mvns	r3, r3
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d008      	beq.n	8002902 <QHsm_isIn_+0x2a>
 80028f0:	f7ff fc7a 	bl	80021e8 <QF_crit_entry_>
 80028f4:	23af      	movs	r3, #175	@ 0xaf
 80028f6:	009a      	lsls	r2, r3, #2
 80028f8:	4b16      	ldr	r3, [pc, #88]	@ (8002954 <QHsm_isIn_+0x7c>)
 80028fa:	0011      	movs	r1, r2
 80028fc:	0018      	movs	r0, r3
 80028fe:	f7fd fd53 	bl	80003a8 <Q_onError>
        QP_DIS_VERIFY(uintptr_t, me->state.uint, me->temp.uint));

    bool inState = false; // assume that this HSM is NOT in 'stateHndl'
 8002902:	2317      	movs	r3, #23
 8002904:	18fb      	adds	r3, r7, r3
 8002906:	2200      	movs	r2, #0
 8002908:	701a      	strb	r2, [r3, #0]

    // scan the state hierarchy bottom-up
    QStateHandler s = me->state.fun;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	613b      	str	r3, [r7, #16]
    QState r;
    do {
        if (s == stateHndl) { // do the states match?
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	429a      	cmp	r2, r3
 8002916:	d104      	bne.n	8002922 <QHsm_isIn_+0x4a>
            inState = true;  // 'true' means that match found
 8002918:	2317      	movs	r3, #23
 800291a:	18fb      	adds	r3, r7, r3
 800291c:	2201      	movs	r2, #1
 800291e:	701a      	strb	r2, [r3, #0]
            break; // break out of the for-loop
 8002920:	e00c      	b.n	800293c <QHsm_isIn_+0x64>
        }

        // find superstate of 's'
        r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8002922:	490d      	ldr	r1, [pc, #52]	@ (8002958 <QHsm_isIn_+0x80>)
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	0010      	movs	r0, r2
 800292a:	4798      	blx	r3
 800292c:	0003      	movs	r3, r0
 800292e:	60fb      	str	r3, [r7, #12]
        s = me->temp.fun;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	613b      	str	r3, [r7, #16]
    } while (r == Q_RET_SUPER);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0e9      	beq.n	8002910 <QHsm_isIn_+0x38>

#ifndef Q_UNSAFE
    // restore the invariant (stable state configuration)
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	43da      	mvns	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	609a      	str	r2, [r3, #8]
#endif
    return inState; // return the status
 8002946:	2317      	movs	r3, #23
 8002948:	18fb      	adds	r3, r7, r3
 800294a:	781b      	ldrb	r3, [r3, #0]
}
 800294c:	0018      	movs	r0, r3
 800294e:	46bd      	mov	sp, r7
 8002950:	b006      	add	sp, #24
 8002952:	bd80      	pop	{r7, pc}
 8002954:	0800404c 	.word	0x0800404c
 8002958:	08004054 	.word	0x08004054

0800295c <QHsm_getStateHandler_>:
    return me->super.state.fun;
}

//............................................................................
//! @private @memberof QHsm
QStateHandler QHsm_getStateHandler_(QAsm const * const me) {
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
    // NOTE: this function does NOT apply critical section, so it can
    // be safely called from an already established critical section.
    return me->state.fun;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685b      	ldr	r3, [r3, #4]
}
 8002968:	0018      	movs	r0, r3
 800296a:	46bd      	mov	sp, r7
 800296c:	b002      	add	sp, #8
 800296e:	bd80      	pop	{r7, pc}

08002970 <QEvt_ctor>:
// QP version string embedded in the binary image
char const QP_versionStr[24] = "QP/C " QP_VERSION_STR;

//----------------------------------------------------------------------------
//! @public @memberof QEvt
void QEvt_ctor(QEvt * const me, enum_t const sig) {
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
    me->sig      = (QSignal)sig;
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	b29a      	uxth	r2, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	801a      	strh	r2, [r3, #0]
    me->poolNum_ = 0x00U; // not a pool event
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	709a      	strb	r2, [r3, #2]
    me->refCtr_  = 0xE0U; // use as an "event marker"
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	22e0      	movs	r2, #224	@ 0xe0
 800298c:	70da      	strb	r2, [r3, #3]
}
 800298e:	46c0      	nop			@ (mov r8, r8)
 8002990:	46bd      	mov	sp, r7
 8002992:	b002      	add	sp, #8
 8002994:	bd80      	pop	{r7, pc}
	...

08002998 <QEvt_refCtr_inc_>:
    Q_UNUSED_PAR(dummy);
    return me;
}
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_inc_(QEvt const * const me) {
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
    // NOTE: this function must be called *inside* a critical section

    // the event reference count must not exceed the number of AOs
    // in the system plus each AO possibly holding one event reference
    Q_REQUIRE_INCRIT(200, me->refCtr_ < (QF_MAX_ACTIVE + QF_MAX_ACTIVE));
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	78db      	ldrb	r3, [r3, #3]
 80029a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80029a6:	d904      	bls.n	80029b2 <QEvt_refCtr_inc_+0x1a>
 80029a8:	4b08      	ldr	r3, [pc, #32]	@ (80029cc <QEvt_refCtr_inc_+0x34>)
 80029aa:	21c8      	movs	r1, #200	@ 0xc8
 80029ac:	0018      	movs	r0, r3
 80029ae:	f7fd fcfb 	bl	80003a8 <Q_onError>

    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	60fb      	str	r3, [r7, #12]
    ++mut_me->refCtr_;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	78db      	ldrb	r3, [r3, #3]
 80029ba:	3301      	adds	r3, #1
 80029bc:	b2da      	uxtb	r2, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	70da      	strb	r2, [r3, #3]
}
 80029c2:	46c0      	nop			@ (mov r8, r8)
 80029c4:	46bd      	mov	sp, r7
 80029c6:	b004      	add	sp, #16
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	46c0      	nop			@ (mov r8, r8)
 80029cc:	08004084 	.word	0x08004084

080029d0 <QEvt_refCtr_dec_>:
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_dec_(QEvt const * const me) {
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
    // NOTE: this function must be called inside a critical section
    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	60fb      	str	r3, [r7, #12]
    --mut_me->refCtr_;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	78db      	ldrb	r3, [r3, #3]
 80029e0:	3b01      	subs	r3, #1
 80029e2:	b2da      	uxtb	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	70da      	strb	r2, [r3, #3]
}
 80029e8:	46c0      	nop			@ (mov r8, r8)
 80029ea:	46bd      	mov	sp, r7
 80029ec:	b004      	add	sp, #16
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <QActive_post_>:
//! @private @memberof QActive
bool QActive_post_(QActive * const me,
    QEvt const * const e,
    uint_fast16_t const margin,
    void const * const sender)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]
 80029fc:	603b      	str	r3, [r7, #0]
    }
#endif // (Q_UTEST != 0)
#endif // def Q_UTEST

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80029fe:	f7ff fbf3 	bl	80021e8 <QF_crit_entry_>

    // the event to post must not be NULL
    Q_REQUIRE_INCRIT(100, e != (QEvt *)0);
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d104      	bne.n	8002a12 <QActive_post_+0x22>
 8002a08:	4b25      	ldr	r3, [pc, #148]	@ (8002aa0 <QActive_post_+0xb0>)
 8002a0a:	2164      	movs	r1, #100	@ 0x64
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	f7fd fccb 	bl	80003a8 <Q_onError>

    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary
 8002a12:	2116      	movs	r1, #22
 8002a14:	187b      	adds	r3, r7, r1
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	7fd2      	ldrb	r2, [r2, #31]
 8002a1a:	701a      	strb	r2, [r3, #0]

    bool status = (nFree > 0U);
 8002a1c:	2017      	movs	r0, #23
 8002a1e:	183b      	adds	r3, r7, r0
 8002a20:	187a      	adds	r2, r7, r1
 8002a22:	7812      	ldrb	r2, [r2, #0]
 8002a24:	1e51      	subs	r1, r2, #1
 8002a26:	418a      	sbcs	r2, r1
 8002a28:	701a      	strb	r2, [r3, #0]
    if (margin == QF_NO_MARGIN) { // no margin requested?
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a1d      	ldr	r2, [pc, #116]	@ (8002aa4 <QActive_post_+0xb4>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d108      	bne.n	8002a44 <QActive_post_+0x54>
        // queue must not overflow
        Q_ASSERT_INCRIT(130, status);
 8002a32:	183b      	adds	r3, r7, r0
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d10f      	bne.n	8002a5a <QActive_post_+0x6a>
 8002a3a:	4b19      	ldr	r3, [pc, #100]	@ (8002aa0 <QActive_post_+0xb0>)
 8002a3c:	2182      	movs	r1, #130	@ 0x82
 8002a3e:	0018      	movs	r0, r3
 8002a40:	f7fd fcb2 	bl	80003a8 <Q_onError>
    }
    else {
        status = (nFree > (QEQueueCtr)margin);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	b2d9      	uxtb	r1, r3
 8002a48:	2317      	movs	r3, #23
 8002a4a:	18fb      	adds	r3, r7, r3
 8002a4c:	2216      	movs	r2, #22
 8002a4e:	18ba      	adds	r2, r7, r2
 8002a50:	7812      	ldrb	r2, [r2, #0]
 8002a52:	4291      	cmp	r1, r2
 8002a54:	4192      	sbcs	r2, r2
 8002a56:	4252      	negs	r2, r2
 8002a58:	701a      	strb	r2, [r3, #0]
    }

#if (QF_MAX_EPOOL > 0U)
    if (e->poolNum_ != 0U) { // is it a mutable event?
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	789b      	ldrb	r3, [r3, #2]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d003      	beq.n	8002a6a <QActive_post_+0x7a>
        QEvt_refCtr_inc_(e); // increment the reference counter
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	0018      	movs	r0, r3
 8002a66:	f7ff ff97 	bl	8002998 <QEvt_refCtr_inc_>
    }
#endif // (QF_MAX_EPOOL > 0U)

    if (status) { // can post the event?
 8002a6a:	2317      	movs	r3, #23
 8002a6c:	18fb      	adds	r3, r7, r3
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d008      	beq.n	8002a86 <QActive_post_+0x96>
        QActive_postFIFO_(me, e, sender);
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	68b9      	ldr	r1, [r7, #8]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	0018      	movs	r0, r3
 8002a7c:	f000 f884 	bl	8002b88 <QActive_postFIFO_>
            QF_CRIT_EXIT();
            QS_onTestPost(sender, me, e, true); // QUTest callback
            QF_CRIT_ENTRY();
        }
#endif // def Q_UTEST
        QF_CRIT_EXIT();
 8002a80:	f7ff fbc2 	bl	8002208 <QF_crit_exit_>
 8002a84:	e005      	b.n	8002a92 <QActive_post_+0xa2>
            QS_onTestPost(sender, me, e, status); // QUTEst callback
            QF_CRIT_ENTRY();
        }
#endif // def Q_USTEST

        QF_CRIT_EXIT();
 8002a86:	f7ff fbbf 	bl	8002208 <QF_crit_exit_>

#if (QF_MAX_EPOOL > 0U)
        QF_gc(e); // recycle the event to avoid a leak
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	f000 f9c3 	bl	8002e18 <QF_gc>
#endif // (QF_MAX_EPOOL > 0U)
    }

    return status;
 8002a92:	2317      	movs	r3, #23
 8002a94:	18fb      	adds	r3, r7, r3
 8002a96:	781b      	ldrb	r3, [r3, #0]
}
 8002a98:	0018      	movs	r0, r3
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	b006      	add	sp, #24
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	0800408c 	.word	0x0800408c
 8002aa4:	0000ffff 	.word	0x0000ffff

08002aa8 <QActive_get_>:
    QF_CRIT_EXIT();
}

//............................................................................
//! @private @memberof QActive
QEvt const * QActive_get_(QActive * const me) {
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8002ab0:	f7ff fb9a 	bl	80021e8 <QF_crit_entry_>
    // wait for event to arrive directly (depends on QP port)
    // NOTE: might use assertion-IDs 400-409
    QACTIVE_EQUEUE_WAIT_(me);

    // always remove event from the front
    QEvt const * const e = me->eQueue.frontEvt;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	695b      	ldr	r3, [r3, #20]
 8002ab8:	613b      	str	r3, [r7, #16]

    // the queue must NOT be empty
    Q_REQUIRE_INCRIT(310, e != (QEvt *)0);
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d106      	bne.n	8002ace <QActive_get_+0x26>
 8002ac0:	239b      	movs	r3, #155	@ 0x9b
 8002ac2:	005a      	lsls	r2, r3, #1
 8002ac4:	4b2f      	ldr	r3, [pc, #188]	@ (8002b84 <QActive_get_+0xdc>)
 8002ac6:	0011      	movs	r1, r2
 8002ac8:	0018      	movs	r0, r3
 8002aca:	f7fd fc6d 	bl	80003a8 <Q_onError>

    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 8002ace:	210f      	movs	r1, #15
 8002ad0:	187b      	adds	r3, r7, r1
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	7fd2      	ldrb	r2, [r2, #31]
 8002ad6:	701a      	strb	r2, [r3, #0]

    ++nFree; // one more free event in the queue
 8002ad8:	187b      	adds	r3, r7, r1
 8002ada:	187a      	adds	r2, r7, r1
 8002adc:	7812      	ldrb	r2, [r2, #0]
 8002ade:	3201      	adds	r2, #1
 8002ae0:	701a      	strb	r2, [r3, #0]
    me->eQueue.nFree = nFree; // update the # free
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	187a      	adds	r2, r7, r1
 8002ae6:	7812      	ldrb	r2, [r2, #0]
 8002ae8:	77da      	strb	r2, [r3, #31]

    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	7f1b      	ldrb	r3, [r3, #28]
 8002aee:	187a      	adds	r2, r7, r1
 8002af0:	7812      	ldrb	r2, [r2, #0]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d82d      	bhi.n	8002b52 <QActive_get_+0xaa>

        // remove event from the tail
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 8002af6:	2117      	movs	r1, #23
 8002af8:	187b      	adds	r3, r7, r1
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	7f92      	ldrb	r2, [r2, #30]
 8002afe:	701a      	strb	r2, [r3, #0]

        QEvt const * const frontEvt = me->eQueue.ring[tail];
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	699a      	ldr	r2, [r3, #24]
 8002b04:	187b      	adds	r3, r7, r1
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	18d3      	adds	r3, r2, r3
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	60bb      	str	r3, [r7, #8]

        // the event queue must not be empty (frontEvt != NULL)
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d106      	bne.n	8002b24 <QActive_get_+0x7c>
 8002b16:	23af      	movs	r3, #175	@ 0xaf
 8002b18:	005a      	lsls	r2, r3, #1
 8002b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002b84 <QActive_get_+0xdc>)
 8002b1c:	0011      	movs	r1, r2
 8002b1e:	0018      	movs	r0, r3
 8002b20:	f7fd fc42 	bl	80003a8 <Q_onError>
            QS_OBJ_PRE(me);      // this active object
            QS_2U8_PRE(e->poolNum_, e->refCtr_);
            QS_EQC_PRE(nFree);   // # free entries
        QS_END_PRE()

        me->eQueue.frontEvt = frontEvt; // update the original
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	68ba      	ldr	r2, [r7, #8]
 8002b28:	615a      	str	r2, [r3, #20]
        if (tail == 0U) { // need to wrap the tail?
 8002b2a:	2217      	movs	r2, #23
 8002b2c:	18bb      	adds	r3, r7, r2
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d103      	bne.n	8002b3c <QActive_get_+0x94>
            tail = me->eQueue.end;
 8002b34:	18bb      	adds	r3, r7, r2
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	7f12      	ldrb	r2, [r2, #28]
 8002b3a:	701a      	strb	r2, [r3, #0]
        }
        --tail; // advance the tail (counter-clockwise)
 8002b3c:	2117      	movs	r1, #23
 8002b3e:	187b      	adds	r3, r7, r1
 8002b40:	187a      	adds	r2, r7, r1
 8002b42:	7812      	ldrb	r2, [r2, #0]
 8002b44:	3a01      	subs	r2, #1
 8002b46:	701a      	strb	r2, [r3, #0]
        me->eQueue.tail = tail; // update the original
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	187a      	adds	r2, r7, r1
 8002b4c:	7812      	ldrb	r2, [r2, #0]
 8002b4e:	779a      	strb	r2, [r3, #30]
 8002b50:	e011      	b.n	8002b76 <QActive_get_+0xce>
    }
    else {
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	615a      	str	r2, [r3, #20]

        // all entries in the queue must be free (+1 for fronEvt)
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 8002b58:	230f      	movs	r3, #15
 8002b5a:	18fb      	adds	r3, r7, r3
 8002b5c:	781a      	ldrb	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	7f1b      	ldrb	r3, [r3, #28]
 8002b62:	3301      	adds	r3, #1
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d006      	beq.n	8002b76 <QActive_get_+0xce>
 8002b68:	23b4      	movs	r3, #180	@ 0xb4
 8002b6a:	005a      	lsls	r2, r3, #1
 8002b6c:	4b05      	ldr	r3, [pc, #20]	@ (8002b84 <QActive_get_+0xdc>)
 8002b6e:	0011      	movs	r1, r2
 8002b70:	0018      	movs	r0, r3
 8002b72:	f7fd fc19 	bl	80003a8 <Q_onError>
            QS_OBJ_PRE(me);      // this active object
            QS_2U8_PRE(e->poolNum_, e->refCtr_);
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 8002b76:	f7ff fb47 	bl	8002208 <QF_crit_exit_>

    return e;
 8002b7a:	693b      	ldr	r3, [r7, #16]
}
 8002b7c:	0018      	movs	r0, r3
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	b006      	add	sp, #24
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	0800408c 	.word	0x0800408c

08002b88 <QActive_postFIFO_>:
//............................................................................
//! @private @memberof QActive
static void QActive_postFIFO_(QActive * const me,
    QEvt const * const e,
    void const * const sender)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
    // NOTE: this helper function is called *inside* critical section
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 8002b94:	2116      	movs	r1, #22
 8002b96:	187b      	adds	r3, r7, r1
 8002b98:	68fa      	ldr	r2, [r7, #12]
 8002b9a:	7fd2      	ldrb	r2, [r2, #31]
 8002b9c:	701a      	strb	r2, [r3, #0]

    --nFree; // one free entry just used up
 8002b9e:	187b      	adds	r3, r7, r1
 8002ba0:	187a      	adds	r2, r7, r1
 8002ba2:	7812      	ldrb	r2, [r2, #0]
 8002ba4:	3a01      	subs	r2, #1
 8002ba6:	701a      	strb	r2, [r3, #0]
    me->eQueue.nFree = nFree; // update the original
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	187a      	adds	r2, r7, r1
 8002bac:	7812      	ldrb	r2, [r2, #0]
 8002bae:	77da      	strb	r2, [r3, #31]
    if (me->eQueue.nMin > nFree) {
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2220      	movs	r2, #32
 8002bb4:	5c9b      	ldrb	r3, [r3, r2]
 8002bb6:	187a      	adds	r2, r7, r1
 8002bb8:	7812      	ldrb	r2, [r2, #0]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d204      	bcs.n	8002bc8 <QActive_postFIFO_+0x40>
        me->eQueue.nMin = nFree; // update minimum so far
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	187a      	adds	r2, r7, r1
 8002bc2:	2120      	movs	r1, #32
 8002bc4:	7812      	ldrb	r2, [r2, #0]
 8002bc6:	545a      	strb	r2, [r3, r1]
        QS_2U8_PRE(e->poolNum_, e->refCtr_);
        QS_EQC_PRE(nFree);    // # free entries
        QS_EQC_PRE(me->eQueue.nMin); // min # free entries
    QS_END_PRE()

    if (me->eQueue.frontEvt == (QEvt *)0) { // is the queue empty?
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	695b      	ldr	r3, [r3, #20]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d117      	bne.n	8002c00 <QActive_postFIFO_+0x78>
        me->eQueue.frontEvt = e; // deliver event directly
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	615a      	str	r2, [r3, #20]
        }
        else { // basic thread (AO)
            QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
        }
#else
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	7b1b      	ldrb	r3, [r3, #12]
 8002bda:	001a      	movs	r2, r3
 8002bdc:	4b1a      	ldr	r3, [pc, #104]	@ (8002c48 <QActive_postFIFO_+0xc0>)
 8002bde:	0011      	movs	r1, r2
 8002be0:	0018      	movs	r0, r3
 8002be2:	f000 fd38 	bl	8003656 <QPSet_insert>
#define QK_ISR_CONTEXT_()     (QK_get_IPSR() != 0U)

__attribute__((always_inline))
static inline uint32_t QK_get_IPSR(void) {
    uint32_t regIPSR;
    __asm volatile ("mrs %0,ipsr" : "=r" (regIPSR));
 8002be6:	f3ef 8305 	mrs	r3, IPSR
 8002bea:	613b      	str	r3, [r7, #16]
    return regIPSR;
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d125      	bne.n	8002c3e <QActive_postFIFO_+0xb6>
 8002bf2:	f000 ffa3 	bl	8003b3c <QK_sched_>
 8002bf6:	1e03      	subs	r3, r0, #0
 8002bf8:	d021      	beq.n	8002c3e <QActive_postFIFO_+0xb6>
 8002bfa:	f001 f817 	bl	8003c2c <QK_activate_>
        }
        --head; // advance the head (counter-clockwise)

        me->eQueue.head = head; // update the original
    }
}
 8002bfe:	e01e      	b.n	8002c3e <QActive_postFIFO_+0xb6>
        QEQueueCtr head = me->eQueue.head; // get member into temporary
 8002c00:	2117      	movs	r1, #23
 8002c02:	187b      	adds	r3, r7, r1
 8002c04:	68fa      	ldr	r2, [r7, #12]
 8002c06:	7f52      	ldrb	r2, [r2, #29]
 8002c08:	701a      	strb	r2, [r3, #0]
        me->eQueue.ring[head] = e; // insert e into buffer
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	699a      	ldr	r2, [r3, #24]
 8002c0e:	187b      	adds	r3, r7, r1
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	18d3      	adds	r3, r2, r3
 8002c16:	68ba      	ldr	r2, [r7, #8]
 8002c18:	601a      	str	r2, [r3, #0]
        if (head == 0U) { // need to wrap the head?
 8002c1a:	187b      	adds	r3, r7, r1
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d103      	bne.n	8002c2a <QActive_postFIFO_+0xa2>
            head = me->eQueue.end;
 8002c22:	187b      	adds	r3, r7, r1
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	7f12      	ldrb	r2, [r2, #28]
 8002c28:	701a      	strb	r2, [r3, #0]
        --head; // advance the head (counter-clockwise)
 8002c2a:	2117      	movs	r1, #23
 8002c2c:	187b      	adds	r3, r7, r1
 8002c2e:	187a      	adds	r2, r7, r1
 8002c30:	7812      	ldrb	r2, [r2, #0]
 8002c32:	3a01      	subs	r2, #1
 8002c34:	701a      	strb	r2, [r3, #0]
        me->eQueue.head = head; // update the original
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	187a      	adds	r2, r7, r1
 8002c3a:	7812      	ldrb	r2, [r2, #0]
 8002c3c:	775a      	strb	r2, [r3, #29]
}
 8002c3e:	46c0      	nop			@ (mov r8, r8)
 8002c40:	46bd      	mov	sp, r7
 8002c42:	b006      	add	sp, #24
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	46c0      	nop			@ (mov r8, r8)
 8002c48:	2000041c 	.word	0x2000041c

08002c4c <QF_poolInit>:
//! @static @public @memberof QF
void QF_poolInit(
    void * const poolSto,
    uint_fast32_t const poolSize,
    uint_fast16_t const evtSize)
{
 8002c4c:	b590      	push	{r4, r7, lr}
 8002c4e:	b087      	sub	sp, #28
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	607a      	str	r2, [r7, #4]
    uint8_t const poolNum = QF_priv_.maxPool_;
 8002c58:	2417      	movs	r4, #23
 8002c5a:	193b      	adds	r3, r7, r4
 8002c5c:	4a21      	ldr	r2, [pc, #132]	@ (8002ce4 <QF_poolInit+0x98>)
 8002c5e:	213c      	movs	r1, #60	@ 0x3c
 8002c60:	5c52      	ldrb	r2, [r2, r1]
 8002c62:	701a      	strb	r2, [r3, #0]

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8002c64:	f7ff fac0 	bl	80021e8 <QF_crit_entry_>

    // the maximum of initialized pools so far must be in the configured range
    Q_REQUIRE_INCRIT(100, poolNum < QF_MAX_EPOOL);
 8002c68:	193b      	adds	r3, r7, r4
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	d904      	bls.n	8002c7a <QF_poolInit+0x2e>
 8002c70:	4b1d      	ldr	r3, [pc, #116]	@ (8002ce8 <QF_poolInit+0x9c>)
 8002c72:	2164      	movs	r1, #100	@ 0x64
 8002c74:	0018      	movs	r0, r3
 8002c76:	f7fd fb97 	bl	80003a8 <Q_onError>

    if (poolNum > 0U) { // any event pools already initialized?
 8002c7a:	2217      	movs	r2, #23
 8002c7c:	18bb      	adds	r3, r7, r2
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d013      	beq.n	8002cac <QF_poolInit+0x60>
        // the last initialized event pool must have event size smaller
        // than the one just being initialized
        // NOTE: QF event pools must be initialized in the increasing order
        // of their event sizes
        Q_REQUIRE_INCRIT(110,
 8002c84:	18bb      	adds	r3, r7, r2
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	1e5a      	subs	r2, r3, #1
 8002c8a:	4916      	ldr	r1, [pc, #88]	@ (8002ce4 <QF_poolInit+0x98>)
 8002c8c:	0013      	movs	r3, r2
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	189b      	adds	r3, r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	18cb      	adds	r3, r1, r3
 8002c96:	330c      	adds	r3, #12
 8002c98:	881b      	ldrh	r3, [r3, #0]
 8002c9a:	001a      	movs	r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d804      	bhi.n	8002cac <QF_poolInit+0x60>
 8002ca2:	4b11      	ldr	r3, [pc, #68]	@ (8002ce8 <QF_poolInit+0x9c>)
 8002ca4:	216e      	movs	r1, #110	@ 0x6e
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f7fd fb7e 	bl	80003a8 <Q_onError>
            QF_EPOOL_EVENT_SIZE_(QF_priv_.ePool_[poolNum - 1U]) < evtSize);
    }
    QF_priv_.maxPool_ = poolNum + 1U; // one more pool
 8002cac:	2417      	movs	r4, #23
 8002cae:	193b      	adds	r3, r7, r4
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	b2d9      	uxtb	r1, r3
 8002cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce4 <QF_poolInit+0x98>)
 8002cb8:	223c      	movs	r2, #60	@ 0x3c
 8002cba:	5499      	strb	r1, [r3, r2]

    QF_CRIT_EXIT();
 8002cbc:	f7ff faa4 	bl	8002208 <QF_crit_exit_>

    // perform the port-dependent initialization of the event-pool
    QF_EPOOL_INIT_(QF_priv_.ePool_[poolNum], poolSto, poolSize, evtSize);
 8002cc0:	193b      	adds	r3, r7, r4
 8002cc2:	781a      	ldrb	r2, [r3, #0]
 8002cc4:	0013      	movs	r3, r2
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	189b      	adds	r3, r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	4a05      	ldr	r2, [pc, #20]	@ (8002ce4 <QF_poolInit+0x98>)
 8002cce:	1898      	adds	r0, r3, r2
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	68ba      	ldr	r2, [r7, #8]
 8002cd4:	68f9      	ldr	r1, [r7, #12]
 8002cd6:	f000 f901 	bl	8002edc <QMPool_init>
        // replace the "?" with the one-digit pool number (1-based)
        obj_name[7] = (uint8_t)((uint8_t)'0' + QF_priv_.maxPool_);
        QS_obj_dict_pre_(&QF_priv_.ePool_[poolNum], (char const *)obj_name);
    }
#endif // Q_SPY
}
 8002cda:	46c0      	nop			@ (mov r8, r8)
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	b007      	add	sp, #28
 8002ce0:	bd90      	pop	{r4, r7, pc}
 8002ce2:	46c0      	nop			@ (mov r8, r8)
 8002ce4:	200003c0 	.word	0x200003c0
 8002ce8:	08004094 	.word	0x08004094

08002cec <QF_newX_>:
//! @static @private @memberof QF
QEvt * QF_newX_(
    uint_fast16_t const evtSize,
    uint_fast16_t const margin,
    enum_t const sig)
{
 8002cec:	b590      	push	{r4, r7, lr}
 8002cee:	b087      	sub	sp, #28
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8002cf8:	f7ff fa76 	bl	80021e8 <QF_crit_entry_>

    uint8_t const maxPool = QF_priv_.maxPool_;
 8002cfc:	2016      	movs	r0, #22
 8002cfe:	183b      	adds	r3, r7, r0
 8002d00:	4a40      	ldr	r2, [pc, #256]	@ (8002e04 <QF_newX_+0x118>)
 8002d02:	213c      	movs	r1, #60	@ 0x3c
 8002d04:	5c52      	ldrb	r2, [r2, r1]
 8002d06:	701a      	strb	r2, [r3, #0]

    // the maximum count of initialized pools must be in configured range
    Q_REQUIRE_INCRIT(610, maxPool <= QF_MAX_EPOOL);
 8002d08:	183b      	adds	r3, r7, r0
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	2b03      	cmp	r3, #3
 8002d0e:	d905      	bls.n	8002d1c <QF_newX_+0x30>
 8002d10:	4a3d      	ldr	r2, [pc, #244]	@ (8002e08 <QF_newX_+0x11c>)
 8002d12:	4b3e      	ldr	r3, [pc, #248]	@ (8002e0c <QF_newX_+0x120>)
 8002d14:	0011      	movs	r1, r2
 8002d16:	0018      	movs	r0, r3
 8002d18:	f7fd fb46 	bl	80003a8 <Q_onError>

    // find the pool that fits the requested event size...
    uint8_t poolNum = 0U; // zero-based poolNum initially
 8002d1c:	2317      	movs	r3, #23
 8002d1e:	18fb      	adds	r3, r7, r3
 8002d20:	2200      	movs	r2, #0
 8002d22:	701a      	strb	r2, [r3, #0]
    for (; poolNum < maxPool; ++poolNum) {
 8002d24:	e013      	b.n	8002d4e <QF_newX_+0x62>
        // call port-specific operation for the event-size in a given pool
        if (evtSize <= QF_EPOOL_EVENT_SIZE_(QF_priv_.ePool_[poolNum])) {
 8002d26:	2017      	movs	r0, #23
 8002d28:	183b      	adds	r3, r7, r0
 8002d2a:	781a      	ldrb	r2, [r3, #0]
 8002d2c:	4935      	ldr	r1, [pc, #212]	@ (8002e04 <QF_newX_+0x118>)
 8002d2e:	0013      	movs	r3, r2
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	189b      	adds	r3, r3, r2
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	18cb      	adds	r3, r1, r3
 8002d38:	330c      	adds	r3, #12
 8002d3a:	881b      	ldrh	r3, [r3, #0]
 8002d3c:	001a      	movs	r2, r3
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d90d      	bls.n	8002d60 <QF_newX_+0x74>
    for (; poolNum < maxPool; ++poolNum) {
 8002d44:	183b      	adds	r3, r7, r0
 8002d46:	183a      	adds	r2, r7, r0
 8002d48:	7812      	ldrb	r2, [r2, #0]
 8002d4a:	3201      	adds	r2, #1
 8002d4c:	701a      	strb	r2, [r3, #0]
 8002d4e:	2317      	movs	r3, #23
 8002d50:	18fa      	adds	r2, r7, r3
 8002d52:	2316      	movs	r3, #22
 8002d54:	18fb      	adds	r3, r7, r3
 8002d56:	7812      	ldrb	r2, [r2, #0]
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d3e3      	bcc.n	8002d26 <QF_newX_+0x3a>
 8002d5e:	e000      	b.n	8002d62 <QF_newX_+0x76>
            break; // event pool found
 8002d60:	46c0      	nop			@ (mov r8, r8)
        }
    }

    // event pool must be found, which means that the reqeusted event size
    // fits in one of the initialized pools
    Q_ASSERT_INCRIT(620, poolNum < maxPool);
 8002d62:	2317      	movs	r3, #23
 8002d64:	18fa      	adds	r2, r7, r3
 8002d66:	2316      	movs	r3, #22
 8002d68:	18fb      	adds	r3, r7, r3
 8002d6a:	7812      	ldrb	r2, [r2, #0]
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d306      	bcc.n	8002d80 <QF_newX_+0x94>
 8002d72:	239b      	movs	r3, #155	@ 0x9b
 8002d74:	009a      	lsls	r2, r3, #2
 8002d76:	4b25      	ldr	r3, [pc, #148]	@ (8002e0c <QF_newX_+0x120>)
 8002d78:	0011      	movs	r1, r2
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	f7fd fb14 	bl	80003a8 <Q_onError>

    ++poolNum; // convert to 1-based poolNum
 8002d80:	2417      	movs	r4, #23
 8002d82:	193b      	adds	r3, r7, r4
 8002d84:	193a      	adds	r2, r7, r4
 8002d86:	7812      	ldrb	r2, [r2, #0]
 8002d88:	3201      	adds	r2, #1
 8002d8a:	701a      	strb	r2, [r3, #0]

    QF_CRIT_EXIT();
 8002d8c:	f7ff fa3c 	bl	8002208 <QF_crit_exit_>
#ifdef Q_SPY
    QF_EPOOL_GET_(QF_priv_.ePool_[poolNum - 1U], e,
                  ((margin != QF_NO_MARGIN) ? margin : 0U),
                  QS_ID_EP + poolNum);
#else
    QF_EPOOL_GET_(QF_priv_.ePool_[poolNum - 1U], e,
 8002d90:	193b      	adds	r3, r7, r4
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	1e5a      	subs	r2, r3, #1
 8002d96:	0013      	movs	r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	189b      	adds	r3, r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4a19      	ldr	r2, [pc, #100]	@ (8002e04 <QF_newX_+0x118>)
 8002da0:	1898      	adds	r0, r3, r2
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	4a1a      	ldr	r2, [pc, #104]	@ (8002e10 <QF_newX_+0x124>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d001      	beq.n	8002dae <QF_newX_+0xc2>
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	e000      	b.n	8002db0 <QF_newX_+0xc4>
 8002dae:	2300      	movs	r3, #0
 8002db0:	2200      	movs	r2, #0
 8002db2:	0019      	movs	r1, r3
 8002db4:	f000 f91e 	bl	8002ff4 <QMPool_get>
 8002db8:	0003      	movs	r3, r0
 8002dba:	613b      	str	r3, [r7, #16]
                  ((margin != QF_NO_MARGIN) ? margin : 0U), 0U);
#endif

    if (e != (QEvt *)0) { // was e allocated correctly?
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00c      	beq.n	8002ddc <QF_newX_+0xf0>
        e->sig      = (QSignal)sig; // set the signal
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	801a      	strh	r2, [r3, #0]
        e->poolNum_ = poolNum;
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	2217      	movs	r2, #23
 8002dce:	18ba      	adds	r2, r7, r2
 8002dd0:	7812      	ldrb	r2, [r2, #0]
 8002dd2:	709a      	strb	r2, [r3, #2]
        e->refCtr_  = 0U; // reference count starts at 0
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	70da      	strb	r2, [r3, #3]
 8002dda:	e00d      	b.n	8002df8 <QF_newX_+0x10c>
        QS_END_PRE()
        QS_CRIT_EXIT();
    }
    else { // event was not allocated

        QF_CRIT_ENTRY();
 8002ddc:	f7ff fa04 	bl	80021e8 <QF_crit_entry_>
        // This assertion means that the event allocation failed,
        // and this failure cannot be tolerated. The most frequent
        // reason is an event leak in the application.
        Q_ASSERT_INCRIT(630, margin != QF_NO_MARGIN);
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	4a0b      	ldr	r2, [pc, #44]	@ (8002e10 <QF_newX_+0x124>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d105      	bne.n	8002df4 <QF_newX_+0x108>
 8002de8:	4a0a      	ldr	r2, [pc, #40]	@ (8002e14 <QF_newX_+0x128>)
 8002dea:	4b08      	ldr	r3, [pc, #32]	@ (8002e0c <QF_newX_+0x120>)
 8002dec:	0011      	movs	r1, r2
 8002dee:	0018      	movs	r0, r3
 8002df0:	f7fd fada 	bl	80003a8 <Q_onError>
            QS_TIME_PRE();        // timestamp
            QS_EVS_PRE(evtSize);  // the size of the event
            QS_SIG_PRE(sig);      // the signal of the event
        QS_END_PRE()

        QF_CRIT_EXIT();
 8002df4:	f7ff fa08 	bl	8002208 <QF_crit_exit_>
    }

    // if we can't tolerate failed allocation (margin != QF_NO_MARGIN),
    // the returned event e is guaranteed to be valid (not NULL).
    return e;
 8002df8:	693b      	ldr	r3, [r7, #16]
}
 8002dfa:	0018      	movs	r0, r3
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	b007      	add	sp, #28
 8002e00:	bd90      	pop	{r4, r7, pc}
 8002e02:	46c0      	nop			@ (mov r8, r8)
 8002e04:	200003c0 	.word	0x200003c0
 8002e08:	00000262 	.word	0x00000262
 8002e0c:	08004094 	.word	0x08004094
 8002e10:	0000ffff 	.word	0x0000ffff
 8002e14:	00000276 	.word	0x00000276

08002e18 <QF_gc>:

//............................................................................
//! @static @public @memberof QF
void QF_gc(QEvt const * const e) {
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8002e20:	f7ff f9e2 	bl	80021e8 <QF_crit_entry_>

    // the collected event must be valid
    Q_REQUIRE_INCRIT(700, e != (QEvt *)0);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d106      	bne.n	8002e38 <QF_gc+0x20>
 8002e2a:	23af      	movs	r3, #175	@ 0xaf
 8002e2c:	009a      	lsls	r2, r3, #2
 8002e2e:	4b28      	ldr	r3, [pc, #160]	@ (8002ed0 <QF_gc+0xb8>)
 8002e30:	0011      	movs	r1, r2
 8002e32:	0018      	movs	r0, r3
 8002e34:	f7fd fab8 	bl	80003a8 <Q_onError>

    uint8_t const poolNum = (uint8_t)e->poolNum_;
 8002e38:	210f      	movs	r1, #15
 8002e3a:	187b      	adds	r3, r7, r1
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	7892      	ldrb	r2, [r2, #2]
 8002e40:	701a      	strb	r2, [r3, #0]
    if (poolNum != 0U) { // is it a pool event (mutable)?
 8002e42:	187b      	adds	r3, r7, r1
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d03b      	beq.n	8002ec2 <QF_gc+0xaa>

        if (e->refCtr_ > 1U) { // isn't this the last reference?
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	78db      	ldrb	r3, [r3, #3]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d906      	bls.n	8002e60 <QF_gc+0x48>
                QS_TIME_PRE();       // timestamp
                QS_SIG_PRE(e->sig);  // the signal of the event
                QS_2U8_PRE(poolNum, e->refCtr_);
            QS_END_PRE()

            QEvt_refCtr_dec_(e); // decrement the ref counter
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	0018      	movs	r0, r3
 8002e56:	f7ff fdbb 	bl	80029d0 <QEvt_refCtr_dec_>

            QF_CRIT_EXIT();
 8002e5a:	f7ff f9d5 	bl	8002208 <QF_crit_exit_>
        }
    }
    else {
        QF_CRIT_EXIT();
    }
}
 8002e5e:	e032      	b.n	8002ec6 <QF_gc+0xae>
            uint8_t const maxPool = QF_priv_.maxPool_;
 8002e60:	200e      	movs	r0, #14
 8002e62:	183b      	adds	r3, r7, r0
 8002e64:	4a1b      	ldr	r2, [pc, #108]	@ (8002ed4 <QF_gc+0xbc>)
 8002e66:	213c      	movs	r1, #60	@ 0x3c
 8002e68:	5c52      	ldrb	r2, [r2, r1]
 8002e6a:	701a      	strb	r2, [r3, #0]
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 8002e6c:	183b      	adds	r3, r7, r0
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	2b03      	cmp	r3, #3
 8002e72:	d906      	bls.n	8002e82 <QF_gc+0x6a>
 8002e74:	23b9      	movs	r3, #185	@ 0xb9
 8002e76:	009a      	lsls	r2, r3, #2
 8002e78:	4b15      	ldr	r3, [pc, #84]	@ (8002ed0 <QF_gc+0xb8>)
 8002e7a:	0011      	movs	r1, r2
 8002e7c:	0018      	movs	r0, r3
 8002e7e:	f7fd fa93 	bl	80003a8 <Q_onError>
            Q_ASSERT_INCRIT(750, poolNum <= maxPool);
 8002e82:	230f      	movs	r3, #15
 8002e84:	18fa      	adds	r2, r7, r3
 8002e86:	230e      	movs	r3, #14
 8002e88:	18fb      	adds	r3, r7, r3
 8002e8a:	7812      	ldrb	r2, [r2, #0]
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d905      	bls.n	8002e9e <QF_gc+0x86>
 8002e92:	4a11      	ldr	r2, [pc, #68]	@ (8002ed8 <QF_gc+0xc0>)
 8002e94:	4b0e      	ldr	r3, [pc, #56]	@ (8002ed0 <QF_gc+0xb8>)
 8002e96:	0011      	movs	r1, r2
 8002e98:	0018      	movs	r0, r3
 8002e9a:	f7fd fa85 	bl	80003a8 <Q_onError>
            QF_CRIT_EXIT();
 8002e9e:	f7ff f9b3 	bl	8002208 <QF_crit_exit_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
 8002ea2:	230f      	movs	r3, #15
 8002ea4:	18fb      	adds	r3, r7, r3
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	1e5a      	subs	r2, r3, #1
 8002eaa:	0013      	movs	r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	189b      	adds	r3, r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	4a08      	ldr	r2, [pc, #32]	@ (8002ed4 <QF_gc+0xbc>)
 8002eb4:	189b      	adds	r3, r3, r2
 8002eb6:	6879      	ldr	r1, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	0018      	movs	r0, r3
 8002ebc:	f000 f91e 	bl	80030fc <QMPool_put>
}
 8002ec0:	e001      	b.n	8002ec6 <QF_gc+0xae>
        QF_CRIT_EXIT();
 8002ec2:	f7ff f9a1 	bl	8002208 <QF_crit_exit_>
}
 8002ec6:	46c0      	nop			@ (mov r8, r8)
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	b004      	add	sp, #16
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	46c0      	nop			@ (mov r8, r8)
 8002ed0:	08004094 	.word	0x08004094
 8002ed4:	200003c0 	.word	0x200003c0
 8002ed8:	000002ee 	.word	0x000002ee

08002edc <QMPool_init>:
//! @public @memberof QMPool
void QMPool_init(QMPool * const me,
    void * const poolSto,
    uint_fast32_t const poolSize,
    uint_fast16_t const blockSize)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b088      	sub	sp, #32
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
 8002ee8:	603b      	str	r3, [r7, #0]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8002eea:	f7ff f97d 	bl	80021e8 <QF_crit_entry_>

    // the pool storage must be provided
    Q_REQUIRE_INCRIT(100, poolSto != (void *)0);
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d104      	bne.n	8002efe <QMPool_init+0x22>
 8002ef4:	4b3d      	ldr	r3, [pc, #244]	@ (8002fec <QMPool_init+0x110>)
 8002ef6:	2164      	movs	r1, #100	@ 0x64
 8002ef8:	0018      	movs	r0, r3
 8002efa:	f7fd fa55 	bl	80003a8 <Q_onError>

    me->start    = (void * *)poolSto;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	68ba      	ldr	r2, [r7, #8]
 8002f02:	601a      	str	r2, [r3, #0]
    me->freeHead = me->start;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	609a      	str	r2, [r3, #8]

    // find # free links in a memory block, see NOTE1
    me->blockSize = (QMPoolSize)(2U * sizeof(void *));
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2208      	movs	r2, #8
 8002f10:	819a      	strh	r2, [r3, #12]
    uint_fast16_t index = 2U; // index of the next block
 8002f12:	2302      	movs	r3, #2
 8002f14:	61fb      	str	r3, [r7, #28]
    while (me->blockSize < (QMPoolSize)blockSize) {
 8002f16:	e008      	b.n	8002f2a <QMPool_init+0x4e>
        me->blockSize += (QMPoolSize)sizeof(void *);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	899b      	ldrh	r3, [r3, #12]
 8002f1c:	3304      	adds	r3, #4
 8002f1e:	b29a      	uxth	r2, r3
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	819a      	strh	r2, [r3, #12]
        ++index;
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	3301      	adds	r3, #1
 8002f28:	61fb      	str	r3, [r7, #28]
    while (me->blockSize < (QMPoolSize)blockSize) {
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	899a      	ldrh	r2, [r3, #12]
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d3f0      	bcc.n	8002f18 <QMPool_init+0x3c>
    }

    // the pool buffer must fit at least one rounded-up block
    Q_ASSERT_INCRIT(110, poolSize >= me->blockSize);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	899b      	ldrh	r3, [r3, #12]
 8002f3a:	001a      	movs	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d204      	bcs.n	8002f4c <QMPool_init+0x70>
 8002f42:	4b2a      	ldr	r3, [pc, #168]	@ (8002fec <QMPool_init+0x110>)
 8002f44:	216e      	movs	r1, #110	@ 0x6e
 8002f46:	0018      	movs	r0, r3
 8002f48:	f7fd fa2e 	bl	80003a8 <Q_onError>

    // start at the head of the free list
    void * *pfb = me->freeHead; // pointer to free block
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	61bb      	str	r3, [r7, #24]
    uint32_t nTot = 1U; // the last block already in the list
 8002f52:	2301      	movs	r3, #1
 8002f54:	617b      	str	r3, [r7, #20]

    // chain all blocks together in a free-list...
    for (uint_fast32_t size = poolSize - me->blockSize;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	899b      	ldrh	r3, [r3, #12]
 8002f5a:	001a      	movs	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	1a9b      	subs	r3, r3, r2
 8002f60:	613b      	str	r3, [r7, #16]
 8002f62:	e016      	b.n	8002f92 <QMPool_init+0xb6>
         size >= (uint_fast32_t)me->blockSize;
         size -= (uint_fast32_t)me->blockSize)
    {
        pfb[0] = &pfb[index]; // set the next link to next free block
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	18d2      	adds	r2, r2, r3
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	601a      	str	r2, [r3, #0]
#ifndef Q_UNSAFE
        pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	3304      	adds	r3, #4
 8002f74:	69ba      	ldr	r2, [r7, #24]
 8002f76:	6812      	ldr	r2, [r2, #0]
 8002f78:	601a      	str	r2, [r3, #0]
#endif
        pfb = (void * *)pfb[0]; // advance to the next block
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	61bb      	str	r3, [r7, #24]
        ++nTot; // one more free block in the pool
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	3301      	adds	r3, #1
 8002f84:	617b      	str	r3, [r7, #20]
         size -= (uint_fast32_t)me->blockSize)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	899b      	ldrh	r3, [r3, #12]
 8002f8a:	001a      	movs	r2, r3
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1a9b      	subs	r3, r3, r2
 8002f90:	613b      	str	r3, [r7, #16]
         size >= (uint_fast32_t)me->blockSize;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	899b      	ldrh	r3, [r3, #12]
 8002f96:	001a      	movs	r2, r3
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d2e2      	bcs.n	8002f64 <QMPool_init+0x88>
    }
    pfb[0] = (void *)0; // the last link points to NULL
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]

    // the total number of blocks must fit in the configured dynamic range
#if (QF_MPOOL_CTR_SIZE == 1U)
    Q_ASSERT_INCRIT(160, nTot < 0xFFU);
#elif (QF_MPOOL_CTR_SIZE == 2U)
    Q_ASSERT_INCRIT(160, nTot < 0xFFFFU);
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	4a12      	ldr	r2, [pc, #72]	@ (8002ff0 <QMPool_init+0x114>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d904      	bls.n	8002fb6 <QMPool_init+0xda>
 8002fac:	4b0f      	ldr	r3, [pc, #60]	@ (8002fec <QMPool_init+0x110>)
 8002fae:	21a0      	movs	r1, #160	@ 0xa0
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	f7fd f9f9 	bl	80003a8 <Q_onError>
#endif

    me->nTot  = (QMPoolCtr)nTot;
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	81da      	strh	r2, [r3, #14]
    me->nFree = me->nTot; // all blocks are free
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	89da      	ldrh	r2, [r3, #14]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	821a      	strh	r2, [r3, #16]
    me->end   = pfb;      // the last block in this pool
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	605a      	str	r2, [r3, #4]
    me->nMin  = me->nTot; // the minimum # free blocks
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	89da      	ldrh	r2, [r3, #14]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	825a      	strh	r2, [r3, #18]

#ifndef Q_UNSAFE
    pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	3304      	adds	r3, #4
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	6812      	ldr	r2, [r2, #0]
 8002fdc:	601a      	str	r2, [r3, #0]
#endif

    QF_CRIT_EXIT();
 8002fde:	f7ff f913 	bl	8002208 <QF_crit_exit_>
}
 8002fe2:	46c0      	nop			@ (mov r8, r8)
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	b008      	add	sp, #32
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	46c0      	nop			@ (mov r8, r8)
 8002fec:	0800409c 	.word	0x0800409c
 8002ff0:	0000fffe 	.word	0x0000fffe

08002ff4 <QMPool_get>:
//............................................................................
//! @public @memberof QMPool
void * QMPool_get(QMPool * const me,
    uint_fast16_t const margin,
    uint_fast8_t const qsId)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b088      	sub	sp, #32
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003000:	f7ff f8f2 	bl	80021e8 <QF_crit_entry_>

    // get members into temporaries
    void * *pfb     = me->freeHead; // pointer to free block
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	61fb      	str	r3, [r7, #28]
    QMPoolCtr nFree = me->nFree;    // get member into temporary
 800300a:	211a      	movs	r1, #26
 800300c:	187b      	adds	r3, r7, r1
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	8a12      	ldrh	r2, [r2, #16]
 8003012:	801a      	strh	r2, [r3, #0]

    // have more free blocks than the requested margin?
    if (nFree > (QMPoolCtr)margin) {
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	b29b      	uxth	r3, r3
 8003018:	187a      	adds	r2, r7, r1
 800301a:	8812      	ldrh	r2, [r2, #0]
 800301c:	429a      	cmp	r2, r3
 800301e:	d961      	bls.n	80030e4 <QMPool_get+0xf0>
        // the free block pointer must be valid
        Q_ASSERT_INCRIT(330, pfb != (void * *)0);
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d106      	bne.n	8003034 <QMPool_get+0x40>
 8003026:	23a5      	movs	r3, #165	@ 0xa5
 8003028:	005a      	lsls	r2, r3, #1
 800302a:	4b33      	ldr	r3, [pc, #204]	@ (80030f8 <QMPool_get+0x104>)
 800302c:	0011      	movs	r1, r2
 800302e:	0018      	movs	r0, r3
 8003030:	f7fd f9ba 	bl	80003a8 <Q_onError>

        // fast temporary
        void * * const pfb_next = (void * *)pfb[0];
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	617b      	str	r3, [r7, #20]

        // the free block must have integrity (Duplicate Storage, NOT inverted)
        Q_INVARIANT_INCRIT(342, pfb_next == pfb[1]);
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	3304      	adds	r3, #4
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	697a      	ldr	r2, [r7, #20]
 8003042:	429a      	cmp	r2, r3
 8003044:	d006      	beq.n	8003054 <QMPool_get+0x60>
 8003046:	23ab      	movs	r3, #171	@ 0xab
 8003048:	005a      	lsls	r2, r3, #1
 800304a:	4b2b      	ldr	r3, [pc, #172]	@ (80030f8 <QMPool_get+0x104>)
 800304c:	0011      	movs	r1, r2
 800304e:	0018      	movs	r0, r3
 8003050:	f7fd f9aa 	bl	80003a8 <Q_onError>

        --nFree; // one less free block
 8003054:	211a      	movs	r1, #26
 8003056:	187b      	adds	r3, r7, r1
 8003058:	187a      	adds	r2, r7, r1
 800305a:	8812      	ldrh	r2, [r2, #0]
 800305c:	3a01      	subs	r2, #1
 800305e:	801a      	strh	r2, [r3, #0]
        if (nFree == 0U) { // is the pool becoming empty?
 8003060:	187b      	adds	r3, r7, r1
 8003062:	881b      	ldrh	r3, [r3, #0]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d110      	bne.n	800308a <QMPool_get+0x96>
            // pool is becoming empty, so the next free block must be NULL
            Q_ASSERT_INCRIT(350, pfb_next == (void * *)0);
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d006      	beq.n	800307c <QMPool_get+0x88>
 800306e:	23af      	movs	r3, #175	@ 0xaf
 8003070:	005a      	lsls	r2, r3, #1
 8003072:	4b21      	ldr	r3, [pc, #132]	@ (80030f8 <QMPool_get+0x104>)
 8003074:	0011      	movs	r1, r2
 8003076:	0018      	movs	r0, r3
 8003078:	f7fd f996 	bl	80003a8 <Q_onError>

            me->nFree = 0U; // no more free blocks
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	821a      	strh	r2, [r3, #16]
            me->nMin  = 0U; // remember that the pool got empty
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2200      	movs	r2, #0
 8003086:	825a      	strh	r2, [r3, #18]
 8003088:	e01f      	b.n	80030ca <QMPool_get+0xd6>
        }
        else { // the pool is NOT empty

            // the next free-block pointer must be in range
            Q_ASSERT_INCRIT(360,
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	429a      	cmp	r2, r3
 8003092:	d304      	bcc.n	800309e <QMPool_get+0xaa>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	429a      	cmp	r2, r3
 800309c:	d906      	bls.n	80030ac <QMPool_get+0xb8>
 800309e:	23b4      	movs	r3, #180	@ 0xb4
 80030a0:	005a      	lsls	r2, r3, #1
 80030a2:	4b15      	ldr	r3, [pc, #84]	@ (80030f8 <QMPool_get+0x104>)
 80030a4:	0011      	movs	r1, r2
 80030a6:	0018      	movs	r0, r3
 80030a8:	f7fd f97e 	bl	80003a8 <Q_onError>
                (me->start <= pfb_next) && (pfb_next <= me->end));

            me->nFree = nFree; // update the original
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	211a      	movs	r1, #26
 80030b0:	187a      	adds	r2, r7, r1
 80030b2:	8812      	ldrh	r2, [r2, #0]
 80030b4:	821a      	strh	r2, [r3, #16]
            if (me->nMin > nFree) { // is this the new minimum?
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	8a5b      	ldrh	r3, [r3, #18]
 80030ba:	187a      	adds	r2, r7, r1
 80030bc:	8812      	ldrh	r2, [r2, #0]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d203      	bcs.n	80030ca <QMPool_get+0xd6>
                me->nMin = nFree; // remember the minimum so far
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	187a      	adds	r2, r7, r1
 80030c6:	8812      	ldrh	r2, [r2, #0]
 80030c8:	825a      	strh	r2, [r3, #18]
            }
        }

        me->freeHead = pfb_next; // set the head to the next free block
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	697a      	ldr	r2, [r7, #20]
 80030ce:	609a      	str	r2, [r3, #8]

        // change the allocated block contents so that it is different
        // than a free block inside the pool.
        pfb[0] = &me->end[1]; // invalid location beyond the end
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	1d1a      	adds	r2, r3, #4
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	601a      	str	r2, [r3, #0]
#ifndef Q_UNSAFE
        pfb[1] = (void *)0; // invalidate the Duplicate Storage
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	3304      	adds	r3, #4
 80030de:	2200      	movs	r2, #0
 80030e0:	601a      	str	r2, [r3, #0]
 80030e2:	e001      	b.n	80030e8 <QMPool_get+0xf4>
            QS_MPC_PRE(nFree);     // # free blocks in the pool
            QS_MPC_PRE(me->nMin);  // min # free blocks ever in the pool
        QS_END_PRE()
    }
    else { // don't have enough free blocks at this point
        pfb = (void * *)0;
 80030e4:	2300      	movs	r3, #0
 80030e6:	61fb      	str	r3, [r7, #28]
            QS_MPC_PRE(nFree);     // # free blocks in the pool
            QS_MPC_PRE(margin);    // the requested margin
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 80030e8:	f7ff f88e 	bl	8002208 <QF_crit_exit_>

    return (void *)pfb; // return the block or NULL
 80030ec:	69fb      	ldr	r3, [r7, #28]
}
 80030ee:	0018      	movs	r0, r3
 80030f0:	46bd      	mov	sp, r7
 80030f2:	b008      	add	sp, #32
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	46c0      	nop			@ (mov r8, r8)
 80030f8:	0800409c 	.word	0x0800409c

080030fc <QMPool_put>:
//............................................................................
//! @public @memberof QMPool
void QMPool_put(QMPool * const me,
    void * const block,
    uint_fast8_t const qsId)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b088      	sub	sp, #32
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    void * * const pfb = (void * *)block; // ptr to free block
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	61fb      	str	r3, [r7, #28]

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800310c:	f7ff f86c 	bl	80021e8 <QF_crit_entry_>

    // the block returned to the pool must be valid
    Q_REQUIRE_INCRIT(400, pfb != (void * *)0);
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d106      	bne.n	8003124 <QMPool_put+0x28>
 8003116:	23c8      	movs	r3, #200	@ 0xc8
 8003118:	005a      	lsls	r2, r3, #1
 800311a:	4b29      	ldr	r3, [pc, #164]	@ (80031c0 <QMPool_put+0xc4>)
 800311c:	0011      	movs	r1, r2
 800311e:	0018      	movs	r0, r3
 8003120:	f7fd f942 	bl	80003a8 <Q_onError>

    // the block must be in range of this pool (block from a different pool?)
    Q_REQUIRE_INCRIT(410, (me->start <= pfb) && (pfb <= me->end));
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	69fa      	ldr	r2, [r7, #28]
 800312a:	429a      	cmp	r2, r3
 800312c:	d304      	bcc.n	8003138 <QMPool_put+0x3c>
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	69fa      	ldr	r2, [r7, #28]
 8003134:	429a      	cmp	r2, r3
 8003136:	d906      	bls.n	8003146 <QMPool_put+0x4a>
 8003138:	23cd      	movs	r3, #205	@ 0xcd
 800313a:	005a      	lsls	r2, r3, #1
 800313c:	4b20      	ldr	r3, [pc, #128]	@ (80031c0 <QMPool_put+0xc4>)
 800313e:	0011      	movs	r1, r2
 8003140:	0018      	movs	r0, r3
 8003142:	f7fd f931 	bl	80003a8 <Q_onError>

    // the block must NOT be in the pool already (double free?)
    // NOTE: a block in the pool already matches the duplicate storage,
    // so the block not in the pool must NOT match the Duplicate Storage
    Q_INVARIANT_INCRIT(422, pfb[0] != pfb[1]);
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	3304      	adds	r3, #4
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	429a      	cmp	r2, r3
 8003152:	d106      	bne.n	8003162 <QMPool_put+0x66>
 8003154:	23d3      	movs	r3, #211	@ 0xd3
 8003156:	005a      	lsls	r2, r3, #1
 8003158:	4b19      	ldr	r3, [pc, #100]	@ (80031c0 <QMPool_put+0xc4>)
 800315a:	0011      	movs	r1, r2
 800315c:	0018      	movs	r0, r3
 800315e:	f7fd f923 	bl	80003a8 <Q_onError>

    // get members into temporaries
    void * * const freeHead = me->freeHead;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	61bb      	str	r3, [r7, #24]
    QMPoolCtr nFree = me->nFree;
 8003168:	2116      	movs	r1, #22
 800316a:	187b      	adds	r3, r7, r1
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	8a12      	ldrh	r2, [r2, #16]
 8003170:	801a      	strh	r2, [r3, #0]

    // the number of free blocks must be below the total because
    // one more block is just being returned to the pool
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	89db      	ldrh	r3, [r3, #14]
 8003176:	187a      	adds	r2, r7, r1
 8003178:	8812      	ldrh	r2, [r2, #0]
 800317a:	429a      	cmp	r2, r3
 800317c:	d306      	bcc.n	800318c <QMPool_put+0x90>
 800317e:	23e1      	movs	r3, #225	@ 0xe1
 8003180:	005a      	lsls	r2, r3, #1
 8003182:	4b0f      	ldr	r3, [pc, #60]	@ (80031c0 <QMPool_put+0xc4>)
 8003184:	0011      	movs	r1, r2
 8003186:	0018      	movs	r0, r3
 8003188:	f7fd f90e 	bl	80003a8 <Q_onError>

    ++nFree; // one more free block in this pool
 800318c:	2116      	movs	r1, #22
 800318e:	187b      	adds	r3, r7, r1
 8003190:	187a      	adds	r2, r7, r1
 8003192:	8812      	ldrh	r2, [r2, #0]
 8003194:	3201      	adds	r2, #1
 8003196:	801a      	strh	r2, [r3, #0]

    me->freeHead = pfb; // set as new head of the free list
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	69fa      	ldr	r2, [r7, #28]
 800319c:	609a      	str	r2, [r3, #8]
    me->nFree    = nFree;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	187a      	adds	r2, r7, r1
 80031a2:	8812      	ldrh	r2, [r2, #0]
 80031a4:	821a      	strh	r2, [r3, #16]
    pfb[0]       = freeHead; // link into the list
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	601a      	str	r2, [r3, #0]
#ifndef Q_UNSAFE
    pfb[1] = freeHead;  // update Duplicate Storage (NOT inverted)
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	3304      	adds	r3, #4
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	601a      	str	r2, [r3, #0]
        QS_TIME_PRE();         // timestamp
        QS_OBJ_PRE(me);        // this memory pool
        QS_MPC_PRE(nFree);     // the # free blocks in the pool
    QS_END_PRE()

    QF_CRIT_EXIT();
 80031b4:	f7ff f828 	bl	8002208 <QF_crit_exit_>
}
 80031b8:	46c0      	nop			@ (mov r8, r8)
 80031ba:	46bd      	mov	sp, r7
 80031bc:	b008      	add	sp, #32
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	0800409c 	.word	0x0800409c

080031c4 <QActive_psInit>:
//............................................................................
//! @static @public @memberof QActive
void QActive_psInit(
    QSubscrList * const subscrSto,
    enum_t const maxSignal)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	6039      	str	r1, [r7, #0]
    // provided subscSto must be valid
    Q_REQUIRE_INCRIT(100, subscrSto != (QSubscrList *)0);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d104      	bne.n	80031de <QActive_psInit+0x1a>
 80031d4:	4b14      	ldr	r3, [pc, #80]	@ (8003228 <QActive_psInit+0x64>)
 80031d6:	2164      	movs	r1, #100	@ 0x64
 80031d8:	0018      	movs	r0, r3
 80031da:	f7fd f8e5 	bl	80003a8 <Q_onError>

    // provided maximum of subscribed signals must be >= Q_USER_SIG
    Q_REQUIRE_INCRIT(110, maxSignal >= Q_USER_SIG);
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	2b03      	cmp	r3, #3
 80031e2:	dc04      	bgt.n	80031ee <QActive_psInit+0x2a>
 80031e4:	4b10      	ldr	r3, [pc, #64]	@ (8003228 <QActive_psInit+0x64>)
 80031e6:	216e      	movs	r1, #110	@ 0x6e
 80031e8:	0018      	movs	r0, r3
 80031ea:	f7fd f8dd 	bl	80003a8 <Q_onError>

    QActive_subscrList_   = subscrSto;
 80031ee:	4b0f      	ldr	r3, [pc, #60]	@ (800322c <QActive_psInit+0x68>)
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	601a      	str	r2, [r3, #0]
    QActive_maxPubSignal_ = (QSignal)maxSignal;
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	b29a      	uxth	r2, r3
 80031f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003230 <QActive_psInit+0x6c>)
 80031fa:	801a      	strh	r2, [r3, #0]

    // initialize all signals in the subscriber list...
    for (enum_t sig = 0; sig < maxSignal; ++sig) {
 80031fc:	2300      	movs	r3, #0
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	e009      	b.n	8003216 <QActive_psInit+0x52>
        QPSet_setEmpty(&subscrSto[sig].set); // no subscibers to this signal
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	18d3      	adds	r3, r2, r3
 800320a:	0018      	movs	r0, r3
 800320c:	f000 f9fe 	bl	800360c <QPSet_setEmpty>
    for (enum_t sig = 0; sig < maxSignal; ++sig) {
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	3301      	adds	r3, #1
 8003214:	60fb      	str	r3, [r7, #12]
 8003216:	68fa      	ldr	r2, [r7, #12]
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	429a      	cmp	r2, r3
 800321c:	dbf1      	blt.n	8003202 <QActive_psInit+0x3e>
    }
}
 800321e:	46c0      	nop			@ (mov r8, r8)
 8003220:	46c0      	nop			@ (mov r8, r8)
 8003222:	46bd      	mov	sp, r7
 8003224:	b004      	add	sp, #16
 8003226:	bd80      	pop	{r7, pc}
 8003228:	080040a4 	.word	0x080040a4
 800322c:	20000334 	.word	0x20000334
 8003230:	20000338 	.word	0x20000338

08003234 <QActive_publish_>:
//! @static @private @memberof QActive
void QActive_publish_(
    QEvt const * const e,
    void const * const sender,
    uint_fast8_t const qsId)
{
 8003234:	b590      	push	{r4, r7, lr}
 8003236:	b087      	sub	sp, #28
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	607a      	str	r2, [r7, #4]
    Q_UNUSED_PAR(sender);
    Q_UNUSED_PAR(qsId);
#endif

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003240:	f7fe ffd2 	bl	80021e8 <QF_crit_entry_>

    // the published event must be valid
    Q_REQUIRE_INCRIT(200, e != (QEvt *)0);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d104      	bne.n	8003254 <QActive_publish_+0x20>
 800324a:	4b1e      	ldr	r3, [pc, #120]	@ (80032c4 <QActive_publish_+0x90>)
 800324c:	21c8      	movs	r1, #200	@ 0xc8
 800324e:	0018      	movs	r0, r3
 8003250:	f7fd f8aa 	bl	80003a8 <Q_onError>

    QSignal const sig = (QSignal)e->sig;
 8003254:	2116      	movs	r1, #22
 8003256:	187b      	adds	r3, r7, r1
 8003258:	68fa      	ldr	r2, [r7, #12]
 800325a:	8812      	ldrh	r2, [r2, #0]
 800325c:	801a      	strh	r2, [r3, #0]

    // published event signal must not exceed the maximum
    Q_REQUIRE_INCRIT(240, sig < QActive_maxPubSignal_);
 800325e:	4b1a      	ldr	r3, [pc, #104]	@ (80032c8 <QActive_publish_+0x94>)
 8003260:	881b      	ldrh	r3, [r3, #0]
 8003262:	187a      	adds	r2, r7, r1
 8003264:	8812      	ldrh	r2, [r2, #0]
 8003266:	429a      	cmp	r2, r3
 8003268:	d304      	bcc.n	8003274 <QActive_publish_+0x40>
 800326a:	4b16      	ldr	r3, [pc, #88]	@ (80032c4 <QActive_publish_+0x90>)
 800326c:	21f0      	movs	r1, #240	@ 0xf0
 800326e:	0018      	movs	r0, r3
 8003270:	f7fd f89a 	bl	80003a8 <Q_onError>

    // make a local, modifiable copy of the subscriber set
    QPSet subscrSet = QActive_subscrList_[sig].set;
 8003274:	4b15      	ldr	r3, [pc, #84]	@ (80032cc <QActive_publish_+0x98>)
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	2316      	movs	r3, #22
 800327a:	18fb      	adds	r3, r7, r3
 800327c:	881b      	ldrh	r3, [r3, #0]
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	18d3      	adds	r3, r2, r3
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	613b      	str	r3, [r7, #16]
        QS_OBJ_PRE(sender);     // the sender object
        QS_SIG_PRE(sig);        // the signal of the event
        QS_2U8_PRE(e->poolNum_, e->refCtr_);
    QS_END_PRE()

    if (e->poolNum_ != 0U) { // is it a mutable event?
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	789b      	ldrb	r3, [r3, #2]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d003      	beq.n	8003296 <QActive_publish_+0x62>
        // prevent premature recycling of the event while multicasting is
        // still in progress. The garbage collector step (QF_gc()) at the
        // end of the function decrements the reference counter and recycles
        // the event if the counter drops to zero. This covers the case when
        // event was published without any subscribers.
        QEvt_refCtr_inc_(e);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	0018      	movs	r0, r3
 8003292:	f7ff fb81 	bl	8002998 <QEvt_refCtr_inc_>
    }

    QF_CRIT_EXIT();
 8003296:	f7fe ffb7 	bl	8002208 <QF_crit_exit_>

    if (QPSet_notEmpty(&subscrSet)) { // any subscribers?
 800329a:	2410      	movs	r4, #16
 800329c:	193b      	adds	r3, r7, r4
 800329e:	0018      	movs	r0, r3
 80032a0:	f000 f9cc 	bl	800363c <QPSet_notEmpty>
 80032a4:	1e03      	subs	r3, r0, #0
 80032a6:	d005      	beq.n	80032b4 <QActive_publish_+0x80>
        QActive_multicast_(&subscrSet, e, sender); // multicast to all
 80032a8:	68ba      	ldr	r2, [r7, #8]
 80032aa:	68f9      	ldr	r1, [r7, #12]
 80032ac:	193b      	adds	r3, r7, r4
 80032ae:	0018      	movs	r0, r3
 80032b0:	f000 f80e 	bl	80032d0 <QActive_multicast_>

    // The following garbage collection step decrements the reference counter
    // and recycles the event if the counter drops to zero. This covers both
    // cases when the event was published with or without any subscribers.
#if (QF_MAX_EPOOL > 0U)
    QF_gc(e); // recycle the event to avoid a leak
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	0018      	movs	r0, r3
 80032b8:	f7ff fdae 	bl	8002e18 <QF_gc>
#endif
}
 80032bc:	46c0      	nop			@ (mov r8, r8)
 80032be:	46bd      	mov	sp, r7
 80032c0:	b007      	add	sp, #28
 80032c2:	bd90      	pop	{r4, r7, pc}
 80032c4:	080040a4 	.word	0x080040a4
 80032c8:	20000338 	.word	0x20000338
 80032cc:	20000334 	.word	0x20000334

080032d0 <QActive_multicast_>:
//! @private @memberof QActive
static void QActive_multicast_(
    QPSet * const subscrSet,
    QEvt const * const e,
    void const * const sender)
{
 80032d0:	b590      	push	{r4, r7, lr}
 80032d2:	b089      	sub	sp, #36	@ 0x24
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    // highest-prio subscriber ('subscrSet' guaranteed to be NOT empty)
    uint8_t p = (uint8_t)QPSet_findMax(subscrSet);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	0018      	movs	r0, r3
 80032e0:	f000 f9e0 	bl	80036a4 <QPSet_findMax>
 80032e4:	0002      	movs	r2, r0
 80032e6:	241f      	movs	r4, #31
 80032e8:	193b      	adds	r3, r7, r4
 80032ea:	701a      	strb	r2, [r3, #0]

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80032ec:	f7fe ff7c 	bl	80021e8 <QF_crit_entry_>

    // p != 0 is guaranteed as the result of QPSet_findMax()
    Q_ASSERT_INCRIT(300, p <= QF_MAX_ACTIVE);
 80032f0:	193b      	adds	r3, r7, r4
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	2b20      	cmp	r3, #32
 80032f6:	d906      	bls.n	8003306 <QActive_multicast_+0x36>
 80032f8:	2396      	movs	r3, #150	@ 0x96
 80032fa:	005a      	lsls	r2, r3, #1
 80032fc:	4b32      	ldr	r3, [pc, #200]	@ (80033c8 <QActive_multicast_+0xf8>)
 80032fe:	0011      	movs	r1, r2
 8003300:	0018      	movs	r0, r3
 8003302:	f7fd f851 	bl	80003a8 <Q_onError>
    QActive *a = QActive_registry_[p];
 8003306:	231f      	movs	r3, #31
 8003308:	18fb      	adds	r3, r7, r3
 800330a:	781a      	ldrb	r2, [r3, #0]
 800330c:	4b2f      	ldr	r3, [pc, #188]	@ (80033cc <QActive_multicast_+0xfc>)
 800330e:	0092      	lsls	r2, r2, #2
 8003310:	58d3      	ldr	r3, [r2, r3]
 8003312:	61bb      	str	r3, [r7, #24]

    // the active object must be registered (started)
    Q_ASSERT_INCRIT(310, a != (QActive *)0);
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d106      	bne.n	8003328 <QActive_multicast_+0x58>
 800331a:	239b      	movs	r3, #155	@ 0x9b
 800331c:	005a      	lsls	r2, r3, #1
 800331e:	4b2a      	ldr	r3, [pc, #168]	@ (80033c8 <QActive_multicast_+0xf8>)
 8003320:	0011      	movs	r1, r2
 8003322:	0018      	movs	r0, r3
 8003324:	f7fd f840 	bl	80003a8 <Q_onError>

    QF_CRIT_EXIT();
 8003328:	f7fe ff6e 	bl	8002208 <QF_crit_exit_>
    __asm volatile ("mrs %0,ipsr" : "=r" (regIPSR));
 800332c:	f3ef 8305 	mrs	r3, IPSR
 8003330:	613b      	str	r3, [r7, #16]
    return regIPSR;
 8003332:	693b      	ldr	r3, [r7, #16]

    QF_SCHED_STAT_
    QF_SCHED_LOCK_(p); // lock the scheduler up to AO's prio
 8003334:	2b00      	cmp	r3, #0
 8003336:	d002      	beq.n	800333e <QActive_multicast_+0x6e>
 8003338:	23ff      	movs	r3, #255	@ 0xff
 800333a:	617b      	str	r3, [r7, #20]
 800333c:	e007      	b.n	800334e <QActive_multicast_+0x7e>
 800333e:	231f      	movs	r3, #31
 8003340:	18fb      	adds	r3, r7, r3
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	0018      	movs	r0, r3
 8003346:	f000 fb97 	bl	8003a78 <QK_schedLock>
 800334a:	0003      	movs	r3, r0
 800334c:	617b      	str	r3, [r7, #20]
    // QF_MAX_ACTIVE elements (rounded up to the nearest 8), which are
    // removed one by one at every pass.
    for (;;) { // loop over all subscribers

        // QACTIVE_POST() asserts internally if the queue overflows
        QACTIVE_POST(a, e, sender);
 800334e:	4a20      	ldr	r2, [pc, #128]	@ (80033d0 <QActive_multicast_+0x100>)
 8003350:	68b9      	ldr	r1, [r7, #8]
 8003352:	69b8      	ldr	r0, [r7, #24]
 8003354:	2300      	movs	r3, #0
 8003356:	f7ff fb4b 	bl	80029f0 <QActive_post_>

        QPSet_remove(subscrSet, p); // remove the handled subscriber
 800335a:	241f      	movs	r4, #31
 800335c:	193b      	adds	r3, r7, r4
 800335e:	781a      	ldrb	r2, [r3, #0]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	0011      	movs	r1, r2
 8003364:	0018      	movs	r0, r3
 8003366:	f000 f989 	bl	800367c <QPSet_remove>
        if (QPSet_isEmpty(subscrSet)) {  // no more subscribers?
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	0018      	movs	r0, r3
 800336e:	f000 f958 	bl	8003622 <QPSet_isEmpty>
 8003372:	1e03      	subs	r3, r0, #0
 8003374:	d11b      	bne.n	80033ae <QActive_multicast_+0xde>
            break;
        }

        // find the next highest-prio subscriber
        p = (uint8_t)QPSet_findMax(subscrSet);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	0018      	movs	r0, r3
 800337a:	f000 f993 	bl	80036a4 <QPSet_findMax>
 800337e:	0002      	movs	r2, r0
 8003380:	193b      	adds	r3, r7, r4
 8003382:	701a      	strb	r2, [r3, #0]

        QF_CRIT_ENTRY();
 8003384:	f7fe ff30 	bl	80021e8 <QF_crit_entry_>

        a = QActive_registry_[p];
 8003388:	193b      	adds	r3, r7, r4
 800338a:	781a      	ldrb	r2, [r3, #0]
 800338c:	4b0f      	ldr	r3, [pc, #60]	@ (80033cc <QActive_multicast_+0xfc>)
 800338e:	0092      	lsls	r2, r2, #2
 8003390:	58d3      	ldr	r3, [r2, r3]
 8003392:	61bb      	str	r3, [r7, #24]

        // the AO must be registered with the framework
        Q_ASSERT_INCRIT(340, a != (QActive *)0);
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d106      	bne.n	80033a8 <QActive_multicast_+0xd8>
 800339a:	23aa      	movs	r3, #170	@ 0xaa
 800339c:	005a      	lsls	r2, r3, #1
 800339e:	4b0a      	ldr	r3, [pc, #40]	@ (80033c8 <QActive_multicast_+0xf8>)
 80033a0:	0011      	movs	r1, r2
 80033a2:	0018      	movs	r0, r3
 80033a4:	f7fd f800 	bl	80003a8 <Q_onError>

        QF_CRIT_EXIT();
 80033a8:	f7fe ff2e 	bl	8002208 <QF_crit_exit_>
        QACTIVE_POST(a, e, sender);
 80033ac:	e7cf      	b.n	800334e <QActive_multicast_+0x7e>
            break;
 80033ae:	46c0      	nop			@ (mov r8, r8)
    }

    QF_SCHED_UNLOCK_(); // unlock the scheduler
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	2bff      	cmp	r3, #255	@ 0xff
 80033b4:	d003      	beq.n	80033be <QActive_multicast_+0xee>
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	0018      	movs	r0, r3
 80033ba:	f000 fb8b 	bl	8003ad4 <QK_schedUnlock>
}
 80033be:	46c0      	nop			@ (mov r8, r8)
 80033c0:	46bd      	mov	sp, r7
 80033c2:	b009      	add	sp, #36	@ 0x24
 80033c4:	bd90      	pop	{r4, r7, pc}
 80033c6:	46c0      	nop			@ (mov r8, r8)
 80033c8:	080040a4 	.word	0x080040a4
 80033cc:	2000033c 	.word	0x2000033c
 80033d0:	0000ffff 	.word	0x0000ffff

080033d4 <QActive_subscribe>:

//............................................................................
//! @protected @memberof QActive
void QActive_subscribe(QActive const * const me,
    enum_t const sig)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80033de:	f7fe ff03 	bl	80021e8 <QF_crit_entry_>

    uint8_t const p = me->prio;
 80033e2:	210f      	movs	r1, #15
 80033e4:	187b      	adds	r3, r7, r1
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	7b12      	ldrb	r2, [r2, #12]
 80033ea:	701a      	strb	r2, [r3, #0]

    // the AO's prio. must be in range
    Q_REQUIRE_INCRIT(420, (0U < p) && (p <= QF_MAX_ACTIVE));
 80033ec:	000a      	movs	r2, r1
 80033ee:	18bb      	adds	r3, r7, r2
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d003      	beq.n	80033fe <QActive_subscribe+0x2a>
 80033f6:	18bb      	adds	r3, r7, r2
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	2b20      	cmp	r3, #32
 80033fc:	d906      	bls.n	800340c <QActive_subscribe+0x38>
 80033fe:	23d2      	movs	r3, #210	@ 0xd2
 8003400:	005a      	lsls	r2, r3, #1
 8003402:	4b1f      	ldr	r3, [pc, #124]	@ (8003480 <QActive_subscribe+0xac>)
 8003404:	0011      	movs	r1, r2
 8003406:	0018      	movs	r0, r3
 8003408:	f7fc ffce 	bl	80003a8 <Q_onError>

    // the subscriber AO must be registered (started)
    Q_REQUIRE_INCRIT(440, me == QActive_registry_[p]);
 800340c:	230f      	movs	r3, #15
 800340e:	18fb      	adds	r3, r7, r3
 8003410:	781a      	ldrb	r2, [r3, #0]
 8003412:	4b1c      	ldr	r3, [pc, #112]	@ (8003484 <QActive_subscribe+0xb0>)
 8003414:	0092      	lsls	r2, r2, #2
 8003416:	58d3      	ldr	r3, [r2, r3]
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	429a      	cmp	r2, r3
 800341c:	d006      	beq.n	800342c <QActive_subscribe+0x58>
 800341e:	23dc      	movs	r3, #220	@ 0xdc
 8003420:	005a      	lsls	r2, r3, #1
 8003422:	4b17      	ldr	r3, [pc, #92]	@ (8003480 <QActive_subscribe+0xac>)
 8003424:	0011      	movs	r1, r2
 8003426:	0018      	movs	r0, r3
 8003428:	f7fc ffbe 	bl	80003a8 <Q_onError>

    // the sig parameter must not overlap reserved signals
    Q_REQUIRE_INCRIT(460, sig >= Q_USER_SIG);
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	2b03      	cmp	r3, #3
 8003430:	dc06      	bgt.n	8003440 <QActive_subscribe+0x6c>
 8003432:	23e6      	movs	r3, #230	@ 0xe6
 8003434:	005a      	lsls	r2, r3, #1
 8003436:	4b12      	ldr	r3, [pc, #72]	@ (8003480 <QActive_subscribe+0xac>)
 8003438:	0011      	movs	r1, r2
 800343a:	0018      	movs	r0, r3
 800343c:	f7fc ffb4 	bl	80003a8 <Q_onError>

    // the subscribed signal must be below the maximum of published signals
    Q_REQUIRE_INCRIT(480, (QSignal)sig < QActive_maxPubSignal_);
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	b29a      	uxth	r2, r3
 8003444:	4b10      	ldr	r3, [pc, #64]	@ (8003488 <QActive_subscribe+0xb4>)
 8003446:	881b      	ldrh	r3, [r3, #0]
 8003448:	429a      	cmp	r2, r3
 800344a:	d306      	bcc.n	800345a <QActive_subscribe+0x86>
 800344c:	23f0      	movs	r3, #240	@ 0xf0
 800344e:	005a      	lsls	r2, r3, #1
 8003450:	4b0b      	ldr	r3, [pc, #44]	@ (8003480 <QActive_subscribe+0xac>)
 8003452:	0011      	movs	r1, r2
 8003454:	0018      	movs	r0, r3
 8003456:	f7fc ffa7 	bl	80003a8 <Q_onError>
        QS_SIG_PRE(sig);  // the signal of this event
        QS_OBJ_PRE(me);   // this active object
    QS_END_PRE()

    // insert the AO's prio. into the subscriber set for the signal
    QPSet_insert(&QActive_subscrList_[sig].set, p);
 800345a:	4b0c      	ldr	r3, [pc, #48]	@ (800348c <QActive_subscribe+0xb8>)
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	18d3      	adds	r3, r2, r3
 8003464:	001a      	movs	r2, r3
 8003466:	230f      	movs	r3, #15
 8003468:	18fb      	adds	r3, r7, r3
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	0019      	movs	r1, r3
 800346e:	0010      	movs	r0, r2
 8003470:	f000 f8f1 	bl	8003656 <QPSet_insert>

    QF_CRIT_EXIT();
 8003474:	f7fe fec8 	bl	8002208 <QF_crit_exit_>
}
 8003478:	46c0      	nop			@ (mov r8, r8)
 800347a:	46bd      	mov	sp, r7
 800347c:	b004      	add	sp, #16
 800347e:	bd80      	pop	{r7, pc}
 8003480:	080040a4 	.word	0x080040a4
 8003484:	2000033c 	.word	0x2000033c
 8003488:	20000338 	.word	0x20000338
 800348c:	20000334 	.word	0x20000334

08003490 <QActive_ctor>:

//----------------------------------------------------------------------------
//! @protected @memberof QActive
void QActive_ctor(QActive * const me,
    QStateHandler const initial)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
    // NOTE: QActive indirectly inherits the abstract QAsm base class,
    // but it will delegate the state machine behavior to the QHsm class,
    // so the following initiaization is identical as in QHsm ctor:
    QHsm_ctor((QHsm *)(me), initial);
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	0011      	movs	r1, r2
 80034a0:	0018      	movs	r0, r3
 80034a2:	f7fe ff23 	bl	80022ec <QHsm_ctor>
        &QHsm_init_,
        &QHsm_dispatch_,
        &QHsm_isIn_,
        &QHsm_getStateHandler_
    };
    me->super.vptr = &vtable; // hook vptr to QActive vtable
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a02      	ldr	r2, [pc, #8]	@ (80034b4 <QActive_ctor+0x24>)
 80034aa:	601a      	str	r2, [r3, #0]
}
 80034ac:	46c0      	nop			@ (mov r8, r8)
 80034ae:	46bd      	mov	sp, r7
 80034b0:	b002      	add	sp, #8
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	080040b4 	.word	0x080040b4

080034b8 <QActive_register_>:

//............................................................................
//! @private @memberof QActive
void QActive_register_(QActive * const me) {
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b084      	sub	sp, #16
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80034c0:	f7fe fe92 	bl	80021e8 <QF_crit_entry_>

    if (me->pthre == 0U) { // preemption-threshold not defined?
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	7b5b      	ldrb	r3, [r3, #13]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d103      	bne.n	80034d4 <QActive_register_+0x1c>
        me->pthre = me->prio; // apply the default
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	7b1a      	ldrb	r2, [r3, #12]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	735a      	strb	r2, [r3, #13]
    }

    // AO's prio. must be in range
    Q_REQUIRE_INCRIT(100, (0U < me->prio) && (me->prio <= QF_MAX_ACTIVE));
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	7b1b      	ldrb	r3, [r3, #12]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d003      	beq.n	80034e4 <QActive_register_+0x2c>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	7b1b      	ldrb	r3, [r3, #12]
 80034e0:	2b20      	cmp	r3, #32
 80034e2:	d904      	bls.n	80034ee <QActive_register_+0x36>
 80034e4:	4b47      	ldr	r3, [pc, #284]	@ (8003604 <QActive_register_+0x14c>)
 80034e6:	2164      	movs	r1, #100	@ 0x64
 80034e8:	0018      	movs	r0, r3
 80034ea:	f7fc ff5d 	bl	80003a8 <Q_onError>

    // the AO must NOT be registered already
    Q_REQUIRE_INCRIT(110, QActive_registry_[me->prio] == (QActive *)0);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	7b1b      	ldrb	r3, [r3, #12]
 80034f2:	001a      	movs	r2, r3
 80034f4:	4b44      	ldr	r3, [pc, #272]	@ (8003608 <QActive_register_+0x150>)
 80034f6:	0092      	lsls	r2, r2, #2
 80034f8:	58d3      	ldr	r3, [r2, r3]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d004      	beq.n	8003508 <QActive_register_+0x50>
 80034fe:	4b41      	ldr	r3, [pc, #260]	@ (8003604 <QActive_register_+0x14c>)
 8003500:	216e      	movs	r1, #110	@ 0x6e
 8003502:	0018      	movs	r0, r3
 8003504:	f7fc ff50 	bl	80003a8 <Q_onError>

    // the AO's prio. must not exceed the preemption threshold
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	7b1a      	ldrb	r2, [r3, #12]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	7b5b      	ldrb	r3, [r3, #13]
 8003510:	429a      	cmp	r2, r3
 8003512:	d904      	bls.n	800351e <QActive_register_+0x66>
 8003514:	4b3b      	ldr	r3, [pc, #236]	@ (8003604 <QActive_register_+0x14c>)
 8003516:	2182      	movs	r1, #130	@ 0x82
 8003518:	0018      	movs	r0, r3
 800351a:	f7fc ff45 	bl	80003a8 <Q_onError>

#ifndef Q_UNSAFE
    uint8_t prev_thre = me->pthre;
 800351e:	230f      	movs	r3, #15
 8003520:	18fb      	adds	r3, r7, r3
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	7b52      	ldrb	r2, [r2, #13]
 8003526:	701a      	strb	r2, [r3, #0]
    uint8_t next_thre = me->pthre;
 8003528:	230e      	movs	r3, #14
 800352a:	18fb      	adds	r3, r7, r3
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	7b52      	ldrb	r2, [r2, #13]
 8003530:	701a      	strb	r2, [r3, #0]

    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	7b1a      	ldrb	r2, [r3, #12]
 8003536:	230d      	movs	r3, #13
 8003538:	18fb      	adds	r3, r7, r3
 800353a:	3a01      	subs	r2, #1
 800353c:	701a      	strb	r2, [r3, #0]
 800353e:	e017      	b.n	8003570 <QActive_register_+0xb8>
        if (QActive_registry_[p] != (QActive *)0) {
 8003540:	210d      	movs	r1, #13
 8003542:	187b      	adds	r3, r7, r1
 8003544:	781a      	ldrb	r2, [r3, #0]
 8003546:	4b30      	ldr	r3, [pc, #192]	@ (8003608 <QActive_register_+0x150>)
 8003548:	0092      	lsls	r2, r2, #2
 800354a:	58d3      	ldr	r3, [r2, r3]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d009      	beq.n	8003564 <QActive_register_+0xac>
            prev_thre = QActive_registry_[p]->pthre;
 8003550:	187b      	adds	r3, r7, r1
 8003552:	781a      	ldrb	r2, [r3, #0]
 8003554:	4b2c      	ldr	r3, [pc, #176]	@ (8003608 <QActive_register_+0x150>)
 8003556:	0092      	lsls	r2, r2, #2
 8003558:	58d2      	ldr	r2, [r2, r3]
 800355a:	230f      	movs	r3, #15
 800355c:	18fb      	adds	r3, r7, r3
 800355e:	7b52      	ldrb	r2, [r2, #13]
 8003560:	701a      	strb	r2, [r3, #0]
            break;
 8003562:	e00a      	b.n	800357a <QActive_register_+0xc2>
    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 8003564:	220d      	movs	r2, #13
 8003566:	18bb      	adds	r3, r7, r2
 8003568:	18ba      	adds	r2, r7, r2
 800356a:	7812      	ldrb	r2, [r2, #0]
 800356c:	3a01      	subs	r2, #1
 800356e:	701a      	strb	r2, [r3, #0]
 8003570:	230d      	movs	r3, #13
 8003572:	18fb      	adds	r3, r7, r3
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d1e2      	bne.n	8003540 <QActive_register_+0x88>
        }
    }
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	7b1a      	ldrb	r2, [r3, #12]
 800357e:	230c      	movs	r3, #12
 8003580:	18fb      	adds	r3, r7, r3
 8003582:	3201      	adds	r2, #1
 8003584:	701a      	strb	r2, [r3, #0]
 8003586:	e017      	b.n	80035b8 <QActive_register_+0x100>
        if (QActive_registry_[p] != (QActive *)0) {
 8003588:	210c      	movs	r1, #12
 800358a:	187b      	adds	r3, r7, r1
 800358c:	781a      	ldrb	r2, [r3, #0]
 800358e:	4b1e      	ldr	r3, [pc, #120]	@ (8003608 <QActive_register_+0x150>)
 8003590:	0092      	lsls	r2, r2, #2
 8003592:	58d3      	ldr	r3, [r2, r3]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d009      	beq.n	80035ac <QActive_register_+0xf4>
            next_thre = QActive_registry_[p]->pthre;
 8003598:	187b      	adds	r3, r7, r1
 800359a:	781a      	ldrb	r2, [r3, #0]
 800359c:	4b1a      	ldr	r3, [pc, #104]	@ (8003608 <QActive_register_+0x150>)
 800359e:	0092      	lsls	r2, r2, #2
 80035a0:	58d2      	ldr	r2, [r2, r3]
 80035a2:	230e      	movs	r3, #14
 80035a4:	18fb      	adds	r3, r7, r3
 80035a6:	7b52      	ldrb	r2, [r2, #13]
 80035a8:	701a      	strb	r2, [r3, #0]
            break;
 80035aa:	e00a      	b.n	80035c2 <QActive_register_+0x10a>
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 80035ac:	220c      	movs	r2, #12
 80035ae:	18bb      	adds	r3, r7, r2
 80035b0:	18ba      	adds	r2, r7, r2
 80035b2:	7812      	ldrb	r2, [r2, #0]
 80035b4:	3201      	adds	r2, #1
 80035b6:	701a      	strb	r2, [r3, #0]
 80035b8:	230c      	movs	r3, #12
 80035ba:	18fb      	adds	r3, r7, r3
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	2b20      	cmp	r3, #32
 80035c0:	d9e2      	bls.n	8003588 <QActive_register_+0xd0>
        }
    }

    // the preemption threshold of this AO must be between
    // preemption threshold of the previous AO and next AO
    Q_ASSERT_INCRIT(160,
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	7b5b      	ldrb	r3, [r3, #13]
 80035c6:	220f      	movs	r2, #15
 80035c8:	18ba      	adds	r2, r7, r2
 80035ca:	7812      	ldrb	r2, [r2, #0]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d806      	bhi.n	80035de <QActive_register_+0x126>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	7b5b      	ldrb	r3, [r3, #13]
 80035d4:	220e      	movs	r2, #14
 80035d6:	18ba      	adds	r2, r7, r2
 80035d8:	7812      	ldrb	r2, [r2, #0]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d204      	bcs.n	80035e8 <QActive_register_+0x130>
 80035de:	4b09      	ldr	r3, [pc, #36]	@ (8003604 <QActive_register_+0x14c>)
 80035e0:	21a0      	movs	r1, #160	@ 0xa0
 80035e2:	0018      	movs	r0, r3
 80035e4:	f7fc fee0 	bl	80003a8 <Q_onError>
        (prev_thre <= me->pthre) && (me->pthre <= next_thre));

#endif // Q_UNSAFE

    // register the AO at the QF-prio.
    QActive_registry_[me->prio] = me;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	7b1b      	ldrb	r3, [r3, #12]
 80035ec:	001a      	movs	r2, r3
 80035ee:	4b06      	ldr	r3, [pc, #24]	@ (8003608 <QActive_register_+0x150>)
 80035f0:	0092      	lsls	r2, r2, #2
 80035f2:	6879      	ldr	r1, [r7, #4]
 80035f4:	50d1      	str	r1, [r2, r3]

    QF_CRIT_EXIT();
 80035f6:	f7fe fe07 	bl	8002208 <QF_crit_exit_>
}
 80035fa:	46c0      	nop			@ (mov r8, r8)
 80035fc:	46bd      	mov	sp, r7
 80035fe:	b004      	add	sp, #16
 8003600:	bd80      	pop	{r7, pc}
 8003602:	46c0      	nop			@ (mov r8, r8)
 8003604:	080040ac 	.word	0x080040ac
 8003608:	2000033c 	.word	0x2000033c

0800360c <QPSet_setEmpty>:
}
#endif // ndef QF_LOG2

//----------------------------------------------------------------------------
//! @public @memberof QPSet
void QPSet_setEmpty(QPSet * const me) {
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
    me->bits0 = 0U; // clear bitmask for elements 1..32
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	601a      	str	r2, [r3, #0]
#if (QF_MAX_ACTIVE > 32)
    me->bits1 = 0U; // clear bitmask for elements 33..64
#endif
}
 800361a:	46c0      	nop			@ (mov r8, r8)
 800361c:	46bd      	mov	sp, r7
 800361e:	b002      	add	sp, #8
 8003620:	bd80      	pop	{r7, pc}

08003622 <QPSet_isEmpty>:
//............................................................................
//! @public @memberof QPSet
bool QPSet_isEmpty(QPSet const * const me) {
 8003622:	b580      	push	{r7, lr}
 8003624:	b082      	sub	sp, #8
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 == 0U);  // check only bitmask for elements 1..32
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	425a      	negs	r2, r3
 8003630:	4153      	adcs	r3, r2
 8003632:	b2db      	uxtb	r3, r3
#else
    return (me->bits0 == 0U)   // bitmask for elements 1..32 empty?
           ? (me->bits1 == 0U) // check bitmask for for elements 33..64
           : false;             // the set is NOT empty
#endif
}
 8003634:	0018      	movs	r0, r3
 8003636:	46bd      	mov	sp, r7
 8003638:	b002      	add	sp, #8
 800363a:	bd80      	pop	{r7, pc}

0800363c <QPSet_notEmpty>:
//............................................................................
//! @public @memberof QPSet
bool QPSet_notEmpty(QPSet const * const me) {
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 != 0U);   // check only bitmask for elements 1..32
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	1e5a      	subs	r2, r3, #1
 800364a:	4193      	sbcs	r3, r2
 800364c:	b2db      	uxtb	r3, r3
#else
    return (me->bits0 != 0U)    // bitmask for elements 1..32 empty?
           ? true                // the set is NOT empty
           : (me->bits1 != 0U); // check bitmask for for elements 33..64
#endif
}
 800364e:	0018      	movs	r0, r3
 8003650:	46bd      	mov	sp, r7
 8003652:	b002      	add	sp, #8
 8003654:	bd80      	pop	{r7, pc}

08003656 <QPSet_insert>:
        : ((me->bits1 & ((QPSetBits)1U << (n - 33U))) != 0U);
#endif
}
//............................................................................
//! @public @memberof QPSet
void QPSet_insert(QPSet * const me, uint_fast8_t const n) {
 8003656:	b580      	push	{r7, lr}
 8003658:	b082      	sub	sp, #8
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
 800365e:	6039      	str	r1, [r7, #0]
#if (QF_MAX_ACTIVE <= 32U)
    // set the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 | ((QPSetBits)1U << (n - 1U)));
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	3b01      	subs	r3, #1
 8003668:	2101      	movs	r1, #1
 800366a:	4099      	lsls	r1, r3
 800366c:	000b      	movs	r3, r1
 800366e:	431a      	orrs	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	601a      	str	r2, [r3, #0]
    }
    else { // set the bit in the bitmask for for elements 33..64
        me->bits1 = (me->bits1 | ((QPSetBits)1U << (n - 33U)));
    }
#endif
}
 8003674:	46c0      	nop			@ (mov r8, r8)
 8003676:	46bd      	mov	sp, r7
 8003678:	b002      	add	sp, #8
 800367a:	bd80      	pop	{r7, pc}

0800367c <QPSet_remove>:
//............................................................................
//! @public @memberof QPSet
void QPSet_remove(QPSet * const me, uint_fast8_t const n) {
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]
#if (QF_MAX_ACTIVE <= 32U)
    // clear the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 & (QPSetBits)(~((QPSetBits)1U << (n - 1U))));
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	683a      	ldr	r2, [r7, #0]
 800368c:	3a01      	subs	r2, #1
 800368e:	2101      	movs	r1, #1
 8003690:	4091      	lsls	r1, r2
 8003692:	000a      	movs	r2, r1
 8003694:	43d2      	mvns	r2, r2
 8003696:	401a      	ands	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	601a      	str	r2, [r3, #0]
    }
    else { // clear the bit in the bitmask for for elements 33..64
        (me->bits1 = (me->bits1 & ~((QPSetBits)1U << (n - 33U))));
    }
#endif
}
 800369c:	46c0      	nop			@ (mov r8, r8)
 800369e:	46bd      	mov	sp, r7
 80036a0:	b002      	add	sp, #8
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <QPSet_findMax>:
//............................................................................
//! @public @memberof QPSet
uint_fast8_t QPSet_findMax(QPSet const * const me) {
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
#if (QF_MAX_ACTIVE <= 32U)
    // check only the bitmask for elements 1..32
    return QF_LOG2(me->bits0);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	0018      	movs	r0, r3
 80036b2:	f7fe fdfd 	bl	80022b0 <QF_qlog2>
 80036b6:	0003      	movs	r3, r0
#else
    return (me->bits1 != 0U) // bitmask for elements 32..64 not empty?
        ? (32U + QF_LOG2(me->bits1)) // 32 + log2(bits 33..64)
        : (QF_LOG2(me->bits0));      // log2(bits 1..32)
#endif
}
 80036b8:	0018      	movs	r0, r3
 80036ba:	46bd      	mov	sp, r7
 80036bc:	b002      	add	sp, #8
 80036be:	bd80      	pop	{r7, pc}

080036c0 <QEQueue_init>:
//............................................................................
//! @public @memberof QEQueue
void QEQueue_init(QEQueue * const me,
    struct QEvt const * * const qSto,
    uint_fast16_t const qLen)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80036cc:	f7fe fd8c 	bl	80021e8 <QF_crit_entry_>

#if (QF_EQUEUE_CTR_SIZE == 1U)
    // the qLen paramter must not exceed the dynamic range of uint8_t
    Q_REQUIRE_INCRIT(10, qLen < 0xFFU);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2bfe      	cmp	r3, #254	@ 0xfe
 80036d4:	d904      	bls.n	80036e0 <QEQueue_init+0x20>
 80036d6:	4b14      	ldr	r3, [pc, #80]	@ (8003728 <QEQueue_init+0x68>)
 80036d8:	210a      	movs	r1, #10
 80036da:	0018      	movs	r0, r3
 80036dc:	f7fc fe64 	bl	80003a8 <Q_onError>
#endif

    me->frontEvt = (QEvt *)0; // no events in the queue
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	601a      	str	r2, [r3, #0]
    me->ring     = qSto;      // the beginning of the ring buffer
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	68ba      	ldr	r2, [r7, #8]
 80036ea:	605a      	str	r2, [r3, #4]
    me->end      = (QEQueueCtr)qLen; // index of the last element
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	b2da      	uxtb	r2, r3
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	721a      	strb	r2, [r3, #8]
    if (qLen > 0U) { // queue buffer storage provided?
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d005      	beq.n	8003706 <QEQueue_init+0x46>
        me->head = 0U; // head index: for removing events
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2200      	movs	r2, #0
 80036fe:	725a      	strb	r2, [r3, #9]
        me->tail = 0U; // tail index: for inserting events
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2200      	movs	r2, #0
 8003704:	729a      	strb	r2, [r3, #10]
    }
    me->nFree    = (QEQueueCtr)(qLen + 1U); // +1 for frontEvt
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	b2db      	uxtb	r3, r3
 800370a:	3301      	adds	r3, #1
 800370c:	b2da      	uxtb	r2, r3
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	72da      	strb	r2, [r3, #11]
    me->nMin     = me->nFree; // minimum so far
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	7ada      	ldrb	r2, [r3, #11]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	731a      	strb	r2, [r3, #12]

    QF_CRIT_EXIT();
 800371a:	f7fe fd75 	bl	8002208 <QF_crit_exit_>
}
 800371e:	46c0      	nop			@ (mov r8, r8)
 8003720:	46bd      	mov	sp, r7
 8003722:	b004      	add	sp, #16
 8003724:	bd80      	pop	{r7, pc}
 8003726:	46c0      	nop			@ (mov r8, r8)
 8003728:	080040c4 	.word	0x080040c4

0800372c <QTimeEvt_ctorX>:
//! @public @memberof QTimeEvt
void QTimeEvt_ctorX(QTimeEvt * const me,
    QActive * const act,
    enum_t const sig,
    uint_fast8_t const tickRate)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
 8003738:	603b      	str	r3, [r7, #0]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800373a:	f7fe fd55 	bl	80021e8 <QF_crit_entry_>

    // the signal must be != 0, but other reserved signals are allowed
    Q_REQUIRE_INCRIT(300, sig != 0);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d106      	bne.n	8003752 <QTimeEvt_ctorX+0x26>
 8003744:	2396      	movs	r3, #150	@ 0x96
 8003746:	005a      	lsls	r2, r3, #1
 8003748:	4b18      	ldr	r3, [pc, #96]	@ (80037ac <QTimeEvt_ctorX+0x80>)
 800374a:	0011      	movs	r1, r2
 800374c:	0018      	movs	r0, r3
 800374e:	f7fc fe2b 	bl	80003a8 <Q_onError>

    // the tick rate must be in the configured range
    Q_REQUIRE_INCRIT(310, tickRate < QF_MAX_TICK_RATE);
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d006      	beq.n	8003766 <QTimeEvt_ctorX+0x3a>
 8003758:	239b      	movs	r3, #155	@ 0x9b
 800375a:	005a      	lsls	r2, r3, #1
 800375c:	4b13      	ldr	r3, [pc, #76]	@ (80037ac <QTimeEvt_ctorX+0x80>)
 800375e:	0011      	movs	r1, r2
 8003760:	0018      	movs	r0, r3
 8003762:	f7fc fe21 	bl	80003a8 <Q_onError>
    QF_CRIT_EXIT();
 8003766:	f7fe fd4f 	bl	8002208 <QF_crit_exit_>

    QEvt_ctor(&me->super, sig); // the superclass' ctor
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	0011      	movs	r1, r2
 8003770:	0018      	movs	r0, r3
 8003772:	f7ff f8fd 	bl	8002970 <QEvt_ctor>

    me->super.refCtr_ = 0U; // adjust from QEvt_ctor(sig)
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	70da      	strb	r2, [r3, #3]
    me->next     = (QTimeEvt *)0;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	609a      	str	r2, [r3, #8]
    me->act      = act; // might be NULL for a time-event head
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	60da      	str	r2, [r3, #12]
    me->ctr      = 0U;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	611a      	str	r2, [r3, #16]
    me->interval = 0U;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2200      	movs	r2, #0
 8003792:	615a      	str	r2, [r3, #20]
    me->tickRate = (uint8_t)tickRate;
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	b2da      	uxtb	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	761a      	strb	r2, [r3, #24]
    me->flags    = 0U;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	765a      	strb	r2, [r3, #25]
}
 80037a2:	46c0      	nop			@ (mov r8, r8)
 80037a4:	46bd      	mov	sp, r7
 80037a6:	b004      	add	sp, #16
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	46c0      	nop			@ (mov r8, r8)
 80037ac:	080040cc 	.word	0x080040cc

080037b0 <QTimeEvt_armX>:
//............................................................................
//! @public @memberof QTimeEvt
void QTimeEvt_armX(QTimeEvt * const me,
    uint32_t const nTicks,
    uint32_t const interval)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b086      	sub	sp, #24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	607a      	str	r2, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80037bc:	f7fe fd14 	bl	80021e8 <QF_crit_entry_>
    Q_REQUIRE_INCRIT(400, nTicks   < 0xFFFFU);
    Q_REQUIRE_INCRIT(410, interval < 0xFFFFU);
#endif

#ifndef Q_UNSAFE
    QTimeEvtCtr const ctr = me->ctr;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	617b      	str	r3, [r7, #20]
#endif

    uint8_t const tickRate = me->tickRate;
 80037c6:	2313      	movs	r3, #19
 80037c8:	18fb      	adds	r3, r7, r3
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	7e12      	ldrb	r2, [r2, #24]
 80037ce:	701a      	strb	r2, [r3, #0]

    // nTicks must be != 0 for arming a time event
    Q_REQUIRE_INCRIT(440, nTicks != 0U);
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d106      	bne.n	80037e4 <QTimeEvt_armX+0x34>
 80037d6:	23dc      	movs	r3, #220	@ 0xdc
 80037d8:	005a      	lsls	r2, r3, #1
 80037da:	4b2b      	ldr	r3, [pc, #172]	@ (8003888 <QTimeEvt_armX+0xd8>)
 80037dc:	0011      	movs	r1, r2
 80037de:	0018      	movs	r0, r3
 80037e0:	f7fc fde2 	bl	80003a8 <Q_onError>

    // the time event must not be already armed
    Q_REQUIRE_INCRIT(450, ctr == 0U);
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d006      	beq.n	80037f8 <QTimeEvt_armX+0x48>
 80037ea:	23e1      	movs	r3, #225	@ 0xe1
 80037ec:	005a      	lsls	r2, r3, #1
 80037ee:	4b26      	ldr	r3, [pc, #152]	@ (8003888 <QTimeEvt_armX+0xd8>)
 80037f0:	0011      	movs	r1, r2
 80037f2:	0018      	movs	r0, r3
 80037f4:	f7fc fdd8 	bl	80003a8 <Q_onError>

    // the AO associated with this time event must be valid
    Q_REQUIRE_INCRIT(460, me->act != (void *)0);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d106      	bne.n	800380e <QTimeEvt_armX+0x5e>
 8003800:	23e6      	movs	r3, #230	@ 0xe6
 8003802:	005a      	lsls	r2, r3, #1
 8003804:	4b20      	ldr	r3, [pc, #128]	@ (8003888 <QTimeEvt_armX+0xd8>)
 8003806:	0011      	movs	r1, r2
 8003808:	0018      	movs	r0, r3
 800380a:	f7fc fdcd 	bl	80003a8 <Q_onError>

    // the tick rate of this time event must be in range
    Q_REQUIRE_INCRIT(470, tickRate < QF_MAX_TICK_RATE);
 800380e:	2313      	movs	r3, #19
 8003810:	18fb      	adds	r3, r7, r3
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d006      	beq.n	8003826 <QTimeEvt_armX+0x76>
 8003818:	23eb      	movs	r3, #235	@ 0xeb
 800381a:	005a      	lsls	r2, r3, #1
 800381c:	4b1a      	ldr	r3, [pc, #104]	@ (8003888 <QTimeEvt_armX+0xd8>)
 800381e:	0011      	movs	r1, r2
 8003820:	0018      	movs	r0, r3
 8003822:	f7fc fdc1 	bl	80003a8 <Q_onError>

    me->ctr = (QTimeEvtCtr)nTicks;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	68ba      	ldr	r2, [r7, #8]
 800382a:	611a      	str	r2, [r3, #16]
    me->interval = (QTimeEvtCtr)interval;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	615a      	str	r2, [r3, #20]

    // is the time event unlinked?
    // NOTE: For the duration of a single clock tick of the specified tick
    // rate a time event can be disarmed and yet still linked into the list
    // because un-linking is performed exclusively in QTimeEvt_tick_().
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	7e5b      	ldrb	r3, [r3, #25]
 8003836:	b25b      	sxtb	r3, r3
 8003838:	2b00      	cmp	r3, #0
 800383a:	db1f      	blt.n	800387c <QTimeEvt_armX+0xcc>
        // Only later, inside QTimeEvt_tick_(), the "freshly armed"
        // list is appended to the main list of armed time events based on
        // timeEvtHead_[tickRate].next. Again, this is to keep any
        // changes to the main list exclusively inside QTimeEvt_tick_().

        me->flags |= QTE_FLAG_IS_LINKED; // mark as linked
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	7e5b      	ldrb	r3, [r3, #25]
 8003840:	2280      	movs	r2, #128	@ 0x80
 8003842:	4252      	negs	r2, r2
 8003844:	4313      	orrs	r3, r2
 8003846:	b2da      	uxtb	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	765a      	strb	r2, [r3, #25]
        me->next = (QTimeEvt *)QTimeEvt_timeEvtHead_[tickRate].act;
 800384c:	2013      	movs	r0, #19
 800384e:	183b      	adds	r3, r7, r0
 8003850:	781a      	ldrb	r2, [r3, #0]
 8003852:	490e      	ldr	r1, [pc, #56]	@ (800388c <QTimeEvt_armX+0xdc>)
 8003854:	0013      	movs	r3, r2
 8003856:	00db      	lsls	r3, r3, #3
 8003858:	1a9b      	subs	r3, r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	18cb      	adds	r3, r1, r3
 800385e:	330c      	adds	r3, #12
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	609a      	str	r2, [r3, #8]
        QTimeEvt_timeEvtHead_[tickRate].act = me;
 8003866:	183b      	adds	r3, r7, r0
 8003868:	781a      	ldrb	r2, [r3, #0]
 800386a:	4908      	ldr	r1, [pc, #32]	@ (800388c <QTimeEvt_armX+0xdc>)
 800386c:	0013      	movs	r3, r2
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	1a9b      	subs	r3, r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	18cb      	adds	r3, r1, r3
 8003876:	330c      	adds	r3, #12
 8003878:	68fa      	ldr	r2, [r7, #12]
 800387a:	601a      	str	r2, [r3, #0]
        QS_TEC_PRE(nTicks);   // the # ticks
        QS_TEC_PRE(interval); // the interval
        QS_U8_PRE(tickRate);  // tick rate
    QS_END_PRE()

    QF_CRIT_EXIT();
 800387c:	f7fe fcc4 	bl	8002208 <QF_crit_exit_>
}
 8003880:	46c0      	nop			@ (mov r8, r8)
 8003882:	46bd      	mov	sp, r7
 8003884:	b006      	add	sp, #24
 8003886:	bd80      	pop	{r7, pc}
 8003888:	080040cc 	.word	0x080040cc
 800388c:	20000400 	.word	0x20000400

08003890 <QTimeEvt_disarm>:

//............................................................................
//! @public @memberof QTimeEvt
bool QTimeEvt_disarm(QTimeEvt * const me) {
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003898:	f7fe fca6 	bl	80021e8 <QF_crit_entry_>

    QTimeEvtCtr const ctr = me->ctr; // move member into temporary
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	691b      	ldr	r3, [r3, #16]
 80038a0:	60bb      	str	r3, [r7, #8]
#ifdef Q_SPY
    uint_fast8_t const qsId = QACTIVE_CAST_(me->act)->prio;
#endif

    // was the time event actually armed?
    bool wasArmed = false;
 80038a2:	210f      	movs	r1, #15
 80038a4:	187b      	adds	r3, r7, r1
 80038a6:	2200      	movs	r2, #0
 80038a8:	701a      	strb	r2, [r3, #0]
    if (ctr != 0U) {
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d00d      	beq.n	80038cc <QTimeEvt_disarm+0x3c>
        wasArmed = true;
 80038b0:	187b      	adds	r3, r7, r1
 80038b2:	2201      	movs	r2, #1
 80038b4:	701a      	strb	r2, [r3, #0]
        me->flags |= QTE_FLAG_WAS_DISARMED;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	7e5b      	ldrb	r3, [r3, #25]
 80038ba:	2240      	movs	r2, #64	@ 0x40
 80038bc:	4313      	orrs	r3, r2
 80038be:	b2da      	uxtb	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	765a      	strb	r2, [r3, #25]
        me->ctr = 0U; // schedule removal from the list
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	611a      	str	r2, [r3, #16]
 80038ca:	e006      	b.n	80038da <QTimeEvt_disarm+0x4a>
            QS_TEC_PRE(me->interval); // the interval
            QS_U8_PRE(me->tickRate);  // tick rate
        QS_END_PRE()
    }
    else { // the time event was already disarmed automatically
        me->flags &= (uint8_t)(~QTE_FLAG_WAS_DISARMED & 0xFFU);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	7e5b      	ldrb	r3, [r3, #25]
 80038d0:	2240      	movs	r2, #64	@ 0x40
 80038d2:	4393      	bics	r3, r2
 80038d4:	b2da      	uxtb	r2, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	765a      	strb	r2, [r3, #25]
            QS_OBJ_PRE(me->act);      // the target AO
            QS_U8_PRE(me->tickRate);  // tick rate
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 80038da:	f7fe fc95 	bl	8002208 <QF_crit_exit_>

    return wasArmed;
 80038de:	230f      	movs	r3, #15
 80038e0:	18fb      	adds	r3, r7, r3
 80038e2:	781b      	ldrb	r3, [r3, #0]
}
 80038e4:	0018      	movs	r0, r3
 80038e6:	46bd      	mov	sp, r7
 80038e8:	b004      	add	sp, #16
 80038ea:	bd80      	pop	{r7, pc}

080038ec <QTimeEvt_tick_>:
//............................................................................
//! @static @private @memberof QTimeEvt
void QTimeEvt_tick_(
    uint_fast8_t const tickRate,
    void const * const sender)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b086      	sub	sp, #24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80038f6:	f7fe fc77 	bl	80021e8 <QF_crit_entry_>

    // the tick rate of this time event must be in range
    Q_REQUIRE_INCRIT(800, tickRate < Q_DIM(QTimeEvt_timeEvtHead_));
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d006      	beq.n	800390e <QTimeEvt_tick_+0x22>
 8003900:	23c8      	movs	r3, #200	@ 0xc8
 8003902:	009a      	lsls	r2, r3, #2
 8003904:	4b35      	ldr	r3, [pc, #212]	@ (80039dc <QTimeEvt_tick_+0xf0>)
 8003906:	0011      	movs	r1, r2
 8003908:	0018      	movs	r0, r3
 800390a:	f7fc fd4d 	bl	80003a8 <Q_onError>

    QTimeEvt *prev = &QTimeEvt_timeEvtHead_[tickRate];
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	0013      	movs	r3, r2
 8003912:	00db      	lsls	r3, r3, #3
 8003914:	1a9b      	subs	r3, r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	4a31      	ldr	r2, [pc, #196]	@ (80039e0 <QTimeEvt_tick_+0xf4>)
 800391a:	189b      	adds	r3, r3, r2
 800391c:	617b      	str	r3, [r7, #20]
    QS_END_PRE()
#endif

    // scan the linked-list of time events at this tick rate...
    for (;;) {
        QTimeEvt *te = prev->next; // advance down the time evt. list
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	613b      	str	r3, [r7, #16]

        if (te == (QTimeEvt *)0) { // end of the list?
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d119      	bne.n	800395e <QTimeEvt_tick_+0x72>
            // set 'te' to the the newly-armed linked list
            te = QTimeEvt_timeEvtHead_[tickRate].act;
 800392a:	492d      	ldr	r1, [pc, #180]	@ (80039e0 <QTimeEvt_tick_+0xf4>)
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	0013      	movs	r3, r2
 8003930:	00db      	lsls	r3, r3, #3
 8003932:	1a9b      	subs	r3, r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	18cb      	adds	r3, r1, r3
 8003938:	330c      	adds	r3, #12
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	613b      	str	r3, [r7, #16]
            if (te == (void *)0) { // no newly-armed time events?
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d044      	beq.n	80039ce <QTimeEvt_tick_+0xe2>
                break; // terminate the loop
            }

            prev->next = te;
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	609a      	str	r2, [r3, #8]
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 800394a:	4925      	ldr	r1, [pc, #148]	@ (80039e0 <QTimeEvt_tick_+0xf4>)
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	0013      	movs	r3, r2
 8003950:	00db      	lsls	r3, r3, #3
 8003952:	1a9b      	subs	r3, r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	18cb      	adds	r3, r1, r3
 8003958:	330c      	adds	r3, #12
 800395a:	2200      	movs	r2, #0
 800395c:	601a      	str	r2, [r3, #0]
        }

        QTimeEvtCtr ctr = te->ctr; // move member into temporary
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	60fb      	str	r3, [r7, #12]

        if (ctr == 0U) { // time event scheduled for removal?
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10d      	bne.n	8003986 <QTimeEvt_tick_+0x9a>
            prev->next = te->next;
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	689a      	ldr	r2, [r3, #8]
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	609a      	str	r2, [r3, #8]

            // mark time event 'te' as NOT linked
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	7e5b      	ldrb	r3, [r3, #25]
 8003976:	227f      	movs	r2, #127	@ 0x7f
 8003978:	4013      	ands	r3, r2
 800397a:	b2da      	uxtb	r2, r3
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	765a      	strb	r2, [r3, #25]
            // do NOT advance the prev pointer
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 8003980:	f7fe fc42 	bl	8002208 <QF_crit_exit_>
 8003984:	e020      	b.n	80039c8 <QTimeEvt_tick_+0xdc>
        }
        else if (ctr == 1U) { // is time event about to expire?
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d113      	bne.n	80039b4 <QTimeEvt_tick_+0xc8>
            QActive * const act = (QActive *)te->act;
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	60bb      	str	r3, [r7, #8]
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	68ba      	ldr	r2, [r7, #8]
 8003996:	6979      	ldr	r1, [r7, #20]
 8003998:	6938      	ldr	r0, [r7, #16]
 800399a:	f000 f845 	bl	8003a28 <QTimeEvt_expire_>
 800399e:	0003      	movs	r3, r0
 80039a0:	617b      	str	r3, [r7, #20]

                // QACTIVE_POST() asserts if the queue overflows
                QACTIVE_POST(act, &te->super, sender);
            }
#else // not QXK
            QF_CRIT_EXIT(); // exit crit. section before posting
 80039a2:	f7fe fc31 	bl	8002208 <QF_crit_exit_>

            // QACTIVE_POST() asserts if the queue overflows
            QACTIVE_POST(act, &te->super, sender);
 80039a6:	6939      	ldr	r1, [r7, #16]
 80039a8:	4a0e      	ldr	r2, [pc, #56]	@ (80039e4 <QTimeEvt_tick_+0xf8>)
 80039aa:	68b8      	ldr	r0, [r7, #8]
 80039ac:	2300      	movs	r3, #0
 80039ae:	f7ff f81f 	bl	80029f0 <QActive_post_>
 80039b2:	e009      	b.n	80039c8 <QTimeEvt_tick_+0xdc>
#endif
        }
        else { // time event keeps timing out
            --ctr; // decrement the tick counter
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	3b01      	subs	r3, #1
 80039b8:	60fb      	str	r3, [r7, #12]
            te->ctr = ctr; // update the member original
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	611a      	str	r2, [r3, #16]

            prev = te; // advance to this time event
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	617b      	str	r3, [r7, #20]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 80039c4:	f7fe fc20 	bl	8002208 <QF_crit_exit_>
        }
        QF_CRIT_ENTRY(); // re-enter crit. section to continue the loop
 80039c8:	f7fe fc0e 	bl	80021e8 <QF_crit_entry_>
    for (;;) {
 80039cc:	e7a7      	b.n	800391e <QTimeEvt_tick_+0x32>
                break; // terminate the loop
 80039ce:	46c0      	nop			@ (mov r8, r8)
    }
    QF_CRIT_EXIT();
 80039d0:	f7fe fc1a 	bl	8002208 <QF_crit_exit_>
}
 80039d4:	46c0      	nop			@ (mov r8, r8)
 80039d6:	46bd      	mov	sp, r7
 80039d8:	b006      	add	sp, #24
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	080040cc 	.word	0x080040cc
 80039e0:	20000400 	.word	0x20000400
 80039e4:	0000ffff 	.word	0x0000ffff

080039e8 <QTimeEvt_init>:
    return me->ctr;
}

//............................................................................
//! @static @private @memberof QTimeEvt
void QTimeEvt_init(void) {
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
    // call ctors for time event heads for all configured tick rates
    for (uint_fast8_t tickRate = 0U;
 80039ee:	2300      	movs	r3, #0
 80039f0:	607b      	str	r3, [r7, #4]
 80039f2:	e00e      	b.n	8003a12 <QTimeEvt_init+0x2a>
         tickRate < Q_DIM(QTimeEvt_timeEvtHead_);
         ++tickRate)
    {
        // time event head has invalid AO and Q_USER_SIG as signal
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	0013      	movs	r3, r2
 80039f8:	00db      	lsls	r3, r3, #3
 80039fa:	1a9b      	subs	r3, r3, r2
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	4a09      	ldr	r2, [pc, #36]	@ (8003a24 <QTimeEvt_init+0x3c>)
 8003a00:	1898      	adds	r0, r3, r2
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2204      	movs	r2, #4
 8003a06:	2100      	movs	r1, #0
 8003a08:	f7ff fe90 	bl	800372c <QTimeEvt_ctorX>
         ++tickRate)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	3301      	adds	r3, #1
 8003a10:	607b      	str	r3, [r7, #4]
         tickRate < Q_DIM(QTimeEvt_timeEvtHead_);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d0ed      	beq.n	80039f4 <QTimeEvt_init+0xc>
                       (QActive *)0, Q_USER_SIG, tickRate);
    }
}
 8003a18:	46c0      	nop			@ (mov r8, r8)
 8003a1a:	46c0      	nop			@ (mov r8, r8)
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	b002      	add	sp, #8
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	46c0      	nop			@ (mov r8, r8)
 8003a24:	20000400 	.word	0x20000400

08003a28 <QTimeEvt_expire_>:
//! @private @memberof QTimeEvt
QTimeEvt * QTimeEvt_expire_(QTimeEvt * const me,
    QTimeEvt * const prev_link,
    QActive const * const act,
    uint_fast8_t const tickRate)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b086      	sub	sp, #24
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	60f8      	str	r0, [r7, #12]
 8003a30:	60b9      	str	r1, [r7, #8]
 8003a32:	607a      	str	r2, [r7, #4]
 8003a34:	603b      	str	r3, [r7, #0]
#ifndef Q_SPY
    Q_UNUSED_PAR(act);
    Q_UNUSED_PAR(tickRate);
#endif

    QTimeEvt *prev = prev_link;
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	617b      	str	r3, [r7, #20]
    if (me->interval != 0U) { // periodic time evt?
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d006      	beq.n	8003a50 <QTimeEvt_expire_+0x28>
        me->ctr = me->interval; // rearm the time event
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	695a      	ldr	r2, [r3, #20]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	611a      	str	r2, [r3, #16]
        prev = me; // advance to this time event
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	617b      	str	r3, [r7, #20]
 8003a4e:	e00d      	b.n	8003a6c <QTimeEvt_expire_+0x44>
    }
    else { // one-shot time event: automatically disarm
        me->ctr = 0U;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	611a      	str	r2, [r3, #16]
        prev->next = me->next;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	689a      	ldr	r2, [r3, #8]
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	609a      	str	r2, [r3, #8]

        // mark this time event as NOT linked
        me->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	7e5b      	ldrb	r3, [r3, #25]
 8003a62:	227f      	movs	r2, #127	@ 0x7f
 8003a64:	4013      	ands	r3, r2
 8003a66:	b2da      	uxtb	r2, r3
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	765a      	strb	r2, [r3, #25]
        QS_SIG_PRE(me->super.sig);// signal of this time event
        QS_OBJ_PRE(act);          // the target AO
        QS_U8_PRE(tickRate);      // tick rate
    QS_END_PRE()

    return prev;
 8003a6c:	697b      	ldr	r3, [r7, #20]
}
 8003a6e:	0018      	movs	r0, r3
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b006      	add	sp, #24
 8003a74:	bd80      	pop	{r7, pc}
	...

08003a78 <QK_schedLock>:
//............................................................................
QK_Attr QK_priv_;

//............................................................................
//! @static @public @memberof QK
QSchedStatus QK_schedLock(uint8_t const ceiling) {
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	0002      	movs	r2, r0
 8003a80:	1dfb      	adds	r3, r7, #7
 8003a82:	701a      	strb	r2, [r3, #0]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003a84:	f7fe fbb0 	bl	80021e8 <QF_crit_entry_>
    __asm volatile ("mrs %0,ipsr" : "=r" (regIPSR));
 8003a88:	f3ef 8305 	mrs	r3, IPSR
 8003a8c:	60bb      	str	r3, [r7, #8]
    return regIPSR;
 8003a8e:	68bb      	ldr	r3, [r7, #8]

    // scheduler should never be locked inside an ISR
    Q_REQUIRE_INCRIT(100, !QK_ISR_CONTEXT_());
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d004      	beq.n	8003a9e <QK_schedLock+0x26>
 8003a94:	4b0d      	ldr	r3, [pc, #52]	@ (8003acc <QK_schedLock+0x54>)
 8003a96:	2164      	movs	r1, #100	@ 0x64
 8003a98:	0018      	movs	r0, r3
 8003a9a:	f7fc fc85 	bl	80003a8 <Q_onError>

    QSchedStatus stat = 0xFFU; // assume scheduler NOT locked
 8003a9e:	23ff      	movs	r3, #255	@ 0xff
 8003aa0:	60fb      	str	r3, [r7, #12]
    if (ceiling > QK_priv_.lockCeil) { // increasing the lock ceiling?
 8003aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad0 <QK_schedLock+0x58>)
 8003aa4:	79db      	ldrb	r3, [r3, #7]
 8003aa6:	1dfa      	adds	r2, r7, #7
 8003aa8:	7812      	ldrb	r2, [r2, #0]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d906      	bls.n	8003abc <QK_schedLock+0x44>
            // the previous lock ceiling & new lock ceiling
            QS_2U8_PRE(QK_priv_.lockCeil, ceiling);
        QS_END_PRE()

        // previous status of the lock
        stat = (QSchedStatus)QK_priv_.lockCeil;
 8003aae:	4b08      	ldr	r3, [pc, #32]	@ (8003ad0 <QK_schedLock+0x58>)
 8003ab0:	79db      	ldrb	r3, [r3, #7]
 8003ab2:	60fb      	str	r3, [r7, #12]

        // new status of the lock
        QK_priv_.lockCeil = (uint8_t)ceiling;
 8003ab4:	4b06      	ldr	r3, [pc, #24]	@ (8003ad0 <QK_schedLock+0x58>)
 8003ab6:	1dfa      	adds	r2, r7, #7
 8003ab8:	7812      	ldrb	r2, [r2, #0]
 8003aba:	71da      	strb	r2, [r3, #7]
    }
    QF_CRIT_EXIT();
 8003abc:	f7fe fba4 	bl	8002208 <QF_crit_exit_>

    return stat; // return the status to be saved in a stack variable
 8003ac0:	68fb      	ldr	r3, [r7, #12]
}
 8003ac2:	0018      	movs	r0, r3
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	b004      	add	sp, #16
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	46c0      	nop			@ (mov r8, r8)
 8003acc:	080040d4 	.word	0x080040d4
 8003ad0:	2000041c 	.word	0x2000041c

08003ad4 <QK_schedUnlock>:

//............................................................................
//! @static @public @memberof QK
void QK_schedUnlock(QSchedStatus const prevCeil) {
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
    // has the scheduler been actually locked by the last QK_schedLock()?
    if (prevCeil != 0xFFU) {
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2bff      	cmp	r3, #255	@ 0xff
 8003ae0:	d023      	beq.n	8003b2a <QK_schedUnlock+0x56>
        QF_CRIT_STAT
        QF_CRIT_ENTRY();
 8003ae2:	f7fe fb81 	bl	80021e8 <QF_crit_entry_>
    __asm volatile ("mrs %0,ipsr" : "=r" (regIPSR));
 8003ae6:	f3ef 8305 	mrs	r3, IPSR
 8003aea:	60fb      	str	r3, [r7, #12]
    return regIPSR;
 8003aec:	68fb      	ldr	r3, [r7, #12]

        // scheduler should never be unlocked inside an ISR
        Q_REQUIRE_INCRIT(200, !QK_ISR_CONTEXT_());
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d004      	beq.n	8003afc <QK_schedUnlock+0x28>
 8003af2:	4b10      	ldr	r3, [pc, #64]	@ (8003b34 <QK_schedUnlock+0x60>)
 8003af4:	21c8      	movs	r1, #200	@ 0xc8
 8003af6:	0018      	movs	r0, r3
 8003af8:	f7fc fc56 	bl	80003a8 <Q_onError>

        // the current lock-ceiling must be higher than the previous ceiling
        Q_REQUIRE_INCRIT(220, QK_priv_.lockCeil > prevCeil);
 8003afc:	4b0e      	ldr	r3, [pc, #56]	@ (8003b38 <QK_schedUnlock+0x64>)
 8003afe:	79db      	ldrb	r3, [r3, #7]
 8003b00:	001a      	movs	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d304      	bcc.n	8003b12 <QK_schedUnlock+0x3e>
 8003b08:	4b0a      	ldr	r3, [pc, #40]	@ (8003b34 <QK_schedUnlock+0x60>)
 8003b0a:	21dc      	movs	r1, #220	@ 0xdc
 8003b0c:	0018      	movs	r0, r3
 8003b0e:	f7fc fc4b 	bl	80003a8 <Q_onError>
            // current lock ceiling (old), previous lock ceiling (new)
            QS_2U8_PRE(QK_priv_.lockCeil, (uint8_t)prevCeil);
        QS_END_PRE()

        // restore the previous lock ceiling
        QK_priv_.lockCeil = (uint8_t)prevCeil;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	b2da      	uxtb	r2, r3
 8003b16:	4b08      	ldr	r3, [pc, #32]	@ (8003b38 <QK_schedUnlock+0x64>)
 8003b18:	71da      	strb	r2, [r3, #7]

        // find if any AOs should be run after unlocking the scheduler
        if (QK_sched_() != 0U) { // preemption needed?
 8003b1a:	f000 f80f 	bl	8003b3c <QK_sched_>
 8003b1e:	1e03      	subs	r3, r0, #0
 8003b20:	d001      	beq.n	8003b26 <QK_schedUnlock+0x52>
            QK_activate_(); // activate any unlocked AOs
 8003b22:	f000 f883 	bl	8003c2c <QK_activate_>
        }

        QF_CRIT_EXIT();
 8003b26:	f7fe fb6f 	bl	8002208 <QF_crit_exit_>
    }
}
 8003b2a:	46c0      	nop			@ (mov r8, r8)
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	b004      	add	sp, #16
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	46c0      	nop			@ (mov r8, r8)
 8003b34:	080040d4 	.word	0x080040d4
 8003b38:	2000041c 	.word	0x2000041c

08003b3c <QK_sched_>:

//............................................................................
//! @static @private @memberof QK
uint_fast8_t QK_sched_(void) {
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = 0U; // assume NO activation needed
 8003b42:	1dfb      	adds	r3, r7, #7
 8003b44:	2200      	movs	r2, #0
 8003b46:	701a      	strb	r2, [r3, #0]
    if (QPSet_notEmpty(&QK_priv_.readySet)) {
 8003b48:	4b15      	ldr	r3, [pc, #84]	@ (8003ba0 <QK_sched_+0x64>)
 8003b4a:	0018      	movs	r0, r3
 8003b4c:	f7ff fd76 	bl	800363c <QPSet_notEmpty>
 8003b50:	1e03      	subs	r3, r0, #0
 8003b52:	d01e      	beq.n	8003b92 <QK_sched_+0x56>
        // find the highest-prio AO with non-empty event queue
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8003b54:	4b12      	ldr	r3, [pc, #72]	@ (8003ba0 <QK_sched_+0x64>)
 8003b56:	0018      	movs	r0, r3
 8003b58:	f7ff fda4 	bl	80036a4 <QPSet_findMax>
 8003b5c:	0002      	movs	r2, r0
 8003b5e:	1dfb      	adds	r3, r7, #7
 8003b60:	701a      	strb	r2, [r3, #0]

        // is the AO's prio. below the active preemption-threshold?
        if (p <= QK_priv_.actThre) {
 8003b62:	4b0f      	ldr	r3, [pc, #60]	@ (8003ba0 <QK_sched_+0x64>)
 8003b64:	799b      	ldrb	r3, [r3, #6]
 8003b66:	1dfa      	adds	r2, r7, #7
 8003b68:	7812      	ldrb	r2, [r2, #0]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d803      	bhi.n	8003b76 <QK_sched_+0x3a>
            p = 0U; // no activation needed
 8003b6e:	1dfb      	adds	r3, r7, #7
 8003b70:	2200      	movs	r2, #0
 8003b72:	701a      	strb	r2, [r3, #0]
 8003b74:	e00d      	b.n	8003b92 <QK_sched_+0x56>
        }
        else {
            // is the AO's prio. below the lock-ceiling?
            if (p <= QK_priv_.lockCeil) {
 8003b76:	4b0a      	ldr	r3, [pc, #40]	@ (8003ba0 <QK_sched_+0x64>)
 8003b78:	79db      	ldrb	r3, [r3, #7]
 8003b7a:	1dfa      	adds	r2, r7, #7
 8003b7c:	7812      	ldrb	r2, [r2, #0]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d803      	bhi.n	8003b8a <QK_sched_+0x4e>
                p = 0U; // no activation needed
 8003b82:	1dfb      	adds	r3, r7, #7
 8003b84:	2200      	movs	r2, #0
 8003b86:	701a      	strb	r2, [r3, #0]
 8003b88:	e003      	b.n	8003b92 <QK_sched_+0x56>
            }
            else {
                QK_priv_.nextPrio = p; // next AO to run
 8003b8a:	4b05      	ldr	r3, [pc, #20]	@ (8003ba0 <QK_sched_+0x64>)
 8003b8c:	1dfa      	adds	r2, r7, #7
 8003b8e:	7812      	ldrb	r2, [r2, #0]
 8003b90:	715a      	strb	r2, [r3, #5]
            }
        }
    }

    return p; // the next priority or 0
 8003b92:	1dfb      	adds	r3, r7, #7
 8003b94:	781b      	ldrb	r3, [r3, #0]
}
 8003b96:	0018      	movs	r0, r3
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	b002      	add	sp, #8
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	46c0      	nop			@ (mov r8, r8)
 8003ba0:	2000041c 	.word	0x2000041c

08003ba4 <QK_sched_act_>:
//............................................................................
//! @static @private @memberof QK
uint_fast8_t QK_sched_act_(
    QActive const * const act,
    uint_fast8_t const pthre_in)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = act->prio;
 8003bae:	210f      	movs	r1, #15
 8003bb0:	187b      	adds	r3, r7, r1
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	7b12      	ldrb	r2, [r2, #12]
 8003bb6:	701a      	strb	r2, [r3, #0]
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	695b      	ldr	r3, [r3, #20]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d106      	bne.n	8003bce <QK_sched_act_+0x2a>
        QPSet_remove(&QK_priv_.readySet, p);
 8003bc0:	187b      	adds	r3, r7, r1
 8003bc2:	781a      	ldrb	r2, [r3, #0]
 8003bc4:	4b18      	ldr	r3, [pc, #96]	@ (8003c28 <QK_sched_act_+0x84>)
 8003bc6:	0011      	movs	r1, r2
 8003bc8:	0018      	movs	r0, r3
 8003bca:	f7ff fd57 	bl	800367c <QPSet_remove>
    }

    if (QPSet_isEmpty(&QK_priv_.readySet)) { // no AOs ready to run?
 8003bce:	4b16      	ldr	r3, [pc, #88]	@ (8003c28 <QK_sched_act_+0x84>)
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	f7ff fd26 	bl	8003622 <QPSet_isEmpty>
 8003bd6:	1e03      	subs	r3, r0, #0
 8003bd8:	d004      	beq.n	8003be4 <QK_sched_act_+0x40>
        p = 0U; // no activation needed
 8003bda:	230f      	movs	r3, #15
 8003bdc:	18fb      	adds	r3, r7, r3
 8003bde:	2200      	movs	r2, #0
 8003be0:	701a      	strb	r2, [r3, #0]
 8003be2:	e01a      	b.n	8003c1a <QK_sched_act_+0x76>
    }
    else {
        // find new highest-prio AO ready to run...
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8003be4:	4b10      	ldr	r3, [pc, #64]	@ (8003c28 <QK_sched_act_+0x84>)
 8003be6:	0018      	movs	r0, r3
 8003be8:	f7ff fd5c 	bl	80036a4 <QPSet_findMax>
 8003bec:	0002      	movs	r2, r0
 8003bee:	210f      	movs	r1, #15
 8003bf0:	187b      	adds	r3, r7, r1
 8003bf2:	701a      	strb	r2, [r3, #0]
        // NOTE: p is guaranteed to be <= QF_MAX_ACTIVE

        // is the new prio. below the initial preemption-threshold?
        if (p <= pthre_in) {
 8003bf4:	187b      	adds	r3, r7, r1
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	683a      	ldr	r2, [r7, #0]
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d303      	bcc.n	8003c06 <QK_sched_act_+0x62>
            p = 0U; // no activation needed
 8003bfe:	187b      	adds	r3, r7, r1
 8003c00:	2200      	movs	r2, #0
 8003c02:	701a      	strb	r2, [r3, #0]
 8003c04:	e009      	b.n	8003c1a <QK_sched_act_+0x76>
        }
        else {
            // is the AO's prio. below the lock preemption-threshold?
            if (p <= QK_priv_.lockCeil) {
 8003c06:	4b08      	ldr	r3, [pc, #32]	@ (8003c28 <QK_sched_act_+0x84>)
 8003c08:	79db      	ldrb	r3, [r3, #7]
 8003c0a:	210f      	movs	r1, #15
 8003c0c:	187a      	adds	r2, r7, r1
 8003c0e:	7812      	ldrb	r2, [r2, #0]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d802      	bhi.n	8003c1a <QK_sched_act_+0x76>
                p = 0U; // no activation needed
 8003c14:	187b      	adds	r3, r7, r1
 8003c16:	2200      	movs	r2, #0
 8003c18:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    return p;
 8003c1a:	230f      	movs	r3, #15
 8003c1c:	18fb      	adds	r3, r7, r3
 8003c1e:	781b      	ldrb	r3, [r3, #0]
}
 8003c20:	0018      	movs	r0, r3
 8003c22:	46bd      	mov	sp, r7
 8003c24:	b004      	add	sp, #16
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	2000041c 	.word	0x2000041c

08003c2c <QK_activate_>:

//............................................................................
//! @static @private @memberof QK
void QK_activate_(void) {
 8003c2c:	b5b0      	push	{r4, r5, r7, lr}
 8003c2e:	b086      	sub	sp, #24
 8003c30:	af00      	add	r7, sp, #0
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 8003c32:	2315      	movs	r3, #21
 8003c34:	18fb      	adds	r3, r7, r3
 8003c36:	4a4e      	ldr	r2, [pc, #312]	@ (8003d70 <QK_activate_+0x144>)
 8003c38:	7912      	ldrb	r2, [r2, #4]
 8003c3a:	701a      	strb	r2, [r3, #0]
    uint8_t p = QK_priv_.nextPrio; // next prio to run
 8003c3c:	2117      	movs	r1, #23
 8003c3e:	187b      	adds	r3, r7, r1
 8003c40:	4a4b      	ldr	r2, [pc, #300]	@ (8003d70 <QK_activate_+0x144>)
 8003c42:	7952      	ldrb	r2, [r2, #5]
 8003c44:	701a      	strb	r2, [r3, #0]

    // the activated AO's prio must be in range and cannot be 0 (idle thread)
    Q_REQUIRE_INCRIT(520, (0U < p) && (p <= QF_MAX_ACTIVE));
 8003c46:	000a      	movs	r2, r1
 8003c48:	18bb      	adds	r3, r7, r2
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <QK_activate_+0x2c>
 8003c50:	18bb      	adds	r3, r7, r2
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	2b20      	cmp	r3, #32
 8003c56:	d906      	bls.n	8003c66 <QK_activate_+0x3a>
 8003c58:	2382      	movs	r3, #130	@ 0x82
 8003c5a:	009a      	lsls	r2, r3, #2
 8003c5c:	4b45      	ldr	r3, [pc, #276]	@ (8003d74 <QK_activate_+0x148>)
 8003c5e:	0011      	movs	r1, r2
 8003c60:	0018      	movs	r0, r3
 8003c62:	f7fc fba1 	bl	80003a8 <Q_onError>

    // the initial prio. must be lower than the activated AO's prio.
    Q_REQUIRE_INCRIT(530, prio_in < p);
 8003c66:	2315      	movs	r3, #21
 8003c68:	18fa      	adds	r2, r7, r3
 8003c6a:	2317      	movs	r3, #23
 8003c6c:	18fb      	adds	r3, r7, r3
 8003c6e:	7812      	ldrb	r2, [r2, #0]
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d305      	bcc.n	8003c82 <QK_activate_+0x56>
 8003c76:	4a40      	ldr	r2, [pc, #256]	@ (8003d78 <QK_activate_+0x14c>)
 8003c78:	4b3e      	ldr	r3, [pc, #248]	@ (8003d74 <QK_activate_+0x148>)
 8003c7a:	0011      	movs	r1, r2
 8003c7c:	0018      	movs	r0, r3
 8003c7e:	f7fc fb93 	bl	80003a8 <Q_onError>

#if (defined QF_ON_CONTEXT_SW) || (defined Q_SPY)
    uint8_t pprev = prio_in;
#endif // QF_ON_CONTEXT_SW || Q_SPY

    QK_priv_.nextPrio = 0U; // clear for the next time
 8003c82:	4b3b      	ldr	r3, [pc, #236]	@ (8003d70 <QK_activate_+0x144>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	715a      	strb	r2, [r3, #5]

    uint8_t pthre_in = 0U; // assume preempting the idle thread
 8003c88:	2316      	movs	r3, #22
 8003c8a:	18fb      	adds	r3, r7, r3
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	701a      	strb	r2, [r3, #0]
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
 8003c90:	2215      	movs	r2, #21
 8003c92:	18bb      	adds	r3, r7, r2
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d014      	beq.n	8003cc4 <QK_activate_+0x98>
        QActive const * const a = QActive_registry_[prio_in];
 8003c9a:	18bb      	adds	r3, r7, r2
 8003c9c:	781a      	ldrb	r2, [r3, #0]
 8003c9e:	4b37      	ldr	r3, [pc, #220]	@ (8003d7c <QK_activate_+0x150>)
 8003ca0:	0092      	lsls	r2, r2, #2
 8003ca2:	58d3      	ldr	r3, [r2, r3]
 8003ca4:	613b      	str	r3, [r7, #16]

        // the AO must be registered at prio. prio_in
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d106      	bne.n	8003cba <QK_activate_+0x8e>
 8003cac:	2387      	movs	r3, #135	@ 0x87
 8003cae:	009a      	lsls	r2, r3, #2
 8003cb0:	4b30      	ldr	r3, [pc, #192]	@ (8003d74 <QK_activate_+0x148>)
 8003cb2:	0011      	movs	r1, r2
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	f7fc fb77 	bl	80003a8 <Q_onError>

        pthre_in = a->pthre;
 8003cba:	2316      	movs	r3, #22
 8003cbc:	18fb      	adds	r3, r7, r3
 8003cbe:	693a      	ldr	r2, [r7, #16]
 8003cc0:	7b52      	ldrb	r2, [r2, #13]
 8003cc2:	701a      	strb	r2, [r3, #0]
    }

    // loop until no more ready-to-run AOs of higher pthre than the initial
    do  {
        QActive * const a = QActive_registry_[p];
 8003cc4:	2317      	movs	r3, #23
 8003cc6:	18fb      	adds	r3, r7, r3
 8003cc8:	781a      	ldrb	r2, [r3, #0]
 8003cca:	4b2c      	ldr	r3, [pc, #176]	@ (8003d7c <QK_activate_+0x150>)
 8003ccc:	0092      	lsls	r2, r2, #2
 8003cce:	58d3      	ldr	r3, [r2, r3]
 8003cd0:	60fb      	str	r3, [r7, #12]

        // the AO must be registered at prio. p
        Q_ASSERT_INCRIT(570, a != (QActive *)0);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d105      	bne.n	8003ce4 <QK_activate_+0xb8>
 8003cd8:	4a29      	ldr	r2, [pc, #164]	@ (8003d80 <QK_activate_+0x154>)
 8003cda:	4b26      	ldr	r3, [pc, #152]	@ (8003d74 <QK_activate_+0x148>)
 8003cdc:	0011      	movs	r1, r2
 8003cde:	0018      	movs	r0, r3
 8003ce0:	f7fc fb62 	bl	80003a8 <Q_onError>
        uint8_t const pthre = a->pthre;
 8003ce4:	210b      	movs	r1, #11
 8003ce6:	187b      	adds	r3, r7, r1
 8003ce8:	68fa      	ldr	r2, [r7, #12]
 8003cea:	7b52      	ldrb	r2, [r2, #13]
 8003cec:	701a      	strb	r2, [r3, #0]

        // set new active prio. and preemption-threshold
        QK_priv_.actPrio = p;
 8003cee:	4b20      	ldr	r3, [pc, #128]	@ (8003d70 <QK_activate_+0x144>)
 8003cf0:	2417      	movs	r4, #23
 8003cf2:	193a      	adds	r2, r7, r4
 8003cf4:	7812      	ldrb	r2, [r2, #0]
 8003cf6:	711a      	strb	r2, [r3, #4]
        QK_priv_.actThre = pthre;
 8003cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d70 <QK_activate_+0x144>)
 8003cfa:	187a      	adds	r2, r7, r1
 8003cfc:	7812      	ldrb	r2, [r2, #0]
 8003cfe:	719a      	strb	r2, [r3, #6]

            pprev = p; // update previous prio.
        }
#endif // QF_ON_CONTEXT_SW || Q_SPY

        QF_INT_ENABLE(); // unconditionally enable interrupts
 8003d00:	f7fe fa62 	bl	80021c8 <QF_int_enable_>

        QEvt const * const e = QActive_get_(a);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	0018      	movs	r0, r3
 8003d08:	f7fe fece 	bl	8002aa8 <QActive_get_>
 8003d0c:	0003      	movs	r3, r0
 8003d0e:	607b      	str	r3, [r7, #4]
        // NOTE QActive_get_() performs QF_MEM_APP() before return

        // dispatch event (virtual call)
        (*a->super.vptr->dispatch)(&a->super, e, p);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	68f8      	ldr	r0, [r7, #12]
 8003d18:	193a      	adds	r2, r7, r4
 8003d1a:	7812      	ldrb	r2, [r2, #0]
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	4798      	blx	r3
#if (QF_MAX_EPOOL > 0U)
        QF_gc(e);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	0018      	movs	r0, r3
 8003d24:	f7ff f878 	bl	8002e18 <QF_gc>
#endif

        // determine the next highest-prio. AO ready to run...
        QF_INT_DISABLE(); // unconditionally disable interrupts
 8003d28:	f7fe fa3e 	bl	80021a8 <QF_int_disable_>

        // schedule next AO
        p = (uint8_t)QK_sched_act_(a, pthre_in);
 8003d2c:	2516      	movs	r5, #22
 8003d2e:	197b      	adds	r3, r7, r5
 8003d30:	781a      	ldrb	r2, [r3, #0]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	0011      	movs	r1, r2
 8003d36:	0018      	movs	r0, r3
 8003d38:	f7ff ff34 	bl	8003ba4 <QK_sched_act_>
 8003d3c:	0002      	movs	r2, r0
 8003d3e:	193b      	adds	r3, r7, r4
 8003d40:	701a      	strb	r2, [r3, #0]
 8003d42:	0029      	movs	r1, r5
 8003d44:	187b      	adds	r3, r7, r1
 8003d46:	187a      	adds	r2, r7, r1
 8003d48:	7812      	ldrb	r2, [r2, #0]
 8003d4a:	701a      	strb	r2, [r3, #0]

    } while (p != 0U);
 8003d4c:	193b      	adds	r3, r7, r4
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1b7      	bne.n	8003cc4 <QK_activate_+0x98>

    // restore the active prio. and preemption-threshold
    QK_priv_.actPrio = prio_in;
 8003d54:	4b06      	ldr	r3, [pc, #24]	@ (8003d70 <QK_activate_+0x144>)
 8003d56:	2215      	movs	r2, #21
 8003d58:	18ba      	adds	r2, r7, r2
 8003d5a:	7812      	ldrb	r2, [r2, #0]
 8003d5c:	711a      	strb	r2, [r3, #4]
    QK_priv_.actThre = pthre_in;
 8003d5e:	4b04      	ldr	r3, [pc, #16]	@ (8003d70 <QK_activate_+0x144>)
 8003d60:	187a      	adds	r2, r7, r1
 8003d62:	7812      	ldrb	r2, [r2, #0]
 8003d64:	719a      	strb	r2, [r3, #6]
        QF_onContextSw(QActive_registry_[pprev], (QActive *)0);
#endif // QF_ON_CONTEXT_SW
    }

#endif // QF_ON_CONTEXT_SW || Q_SPY
}
 8003d66:	46c0      	nop			@ (mov r8, r8)
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	b006      	add	sp, #24
 8003d6c:	bdb0      	pop	{r4, r5, r7, pc}
 8003d6e:	46c0      	nop			@ (mov r8, r8)
 8003d70:	2000041c 	.word	0x2000041c
 8003d74:	080040d4 	.word	0x080040d4
 8003d78:	00000212 	.word	0x00000212
 8003d7c:	2000033c 	.word	0x2000033c
 8003d80:	0000023a 	.word	0x0000023a

08003d84 <QF_init>:

//............................................................................
//! @static @public @memberof QF
void QF_init(void) {
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
    // setup the QK scheduler as initially locked and not running
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 8003d88:	4b04      	ldr	r3, [pc, #16]	@ (8003d9c <QF_init+0x18>)
 8003d8a:	2221      	movs	r2, #33	@ 0x21
 8003d8c:	71da      	strb	r2, [r3, #7]

#ifndef Q_UNSAFE
    QTimeEvt_init(); // initialize QTimeEvts
 8003d8e:	f7ff fe2b 	bl	80039e8 <QTimeEvt_init>
#endif // Q_UNSAFE

#ifdef QK_INIT
    QK_INIT(); // port-specific initialization of the QK kernel
 8003d92:	f7fe fa49 	bl	8002228 <QK_init>
#endif
}
 8003d96:	46c0      	nop			@ (mov r8, r8)
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	2000041c 	.word	0x2000041c

08003da0 <QF_run>:
    // nothing else to do for the preemptive QK kernel
}

//............................................................................
//! @static @public @memberof QF
int_t QF_run(void) {
 8003da0:	b580      	push	{r7, lr}
 8003da2:	af00      	add	r7, sp, #0
    QF_INT_DISABLE();
 8003da4:	f7fe fa00 	bl	80021a8 <QF_int_disable_>

#ifdef QK_START
    QK_START(); // port-specific startup of the QK kernel
#endif

    QK_priv_.lockCeil = 0U; // unlock the QK scheduler
 8003da8:	4b07      	ldr	r3, [pc, #28]	@ (8003dc8 <QF_run+0x28>)
 8003daa:	2200      	movs	r2, #0
 8003dac:	71da      	strb	r2, [r3, #7]
    // officially switch to the idle context
    QF_onContextSw((QActive *)0, QActive_registry_[QK_priv_.nextPrio]);
#endif

    // activate AOs to process events posted so far
    if (QK_sched_() != 0U) {
 8003dae:	f7ff fec5 	bl	8003b3c <QK_sched_>
 8003db2:	1e03      	subs	r3, r0, #0
 8003db4:	d001      	beq.n	8003dba <QF_run+0x1a>
        QK_activate_();
 8003db6:	f7ff ff39 	bl	8003c2c <QK_activate_>
    }

    QF_INT_ENABLE();
 8003dba:	f7fe fa05 	bl	80021c8 <QF_int_enable_>

    QF_onStartup(); // app. callback: configure and enable interrupts
 8003dbe:	f7fc fc9b 	bl	80006f8 <QF_onStartup>

    for (;;) { // QK idle loop...
        QK_onIdle(); // application-specific QK idle callback
 8003dc2:	f7fc fcbb 	bl	800073c <QK_onIdle>
 8003dc6:	e7fc      	b.n	8003dc2 <QF_run+0x22>
 8003dc8:	2000041c 	.word	0x2000041c

08003dcc <QActive_start>:
    QEvtPtr * const qSto,
    uint_fast16_t const qLen,
    void * const stkSto,
    uint_fast16_t const stkSize,
    void const * const par)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	607a      	str	r2, [r7, #4]
 8003dd6:	603b      	str	r3, [r7, #0]
 8003dd8:	230a      	movs	r3, #10
 8003dda:	18fb      	adds	r3, r7, r3
 8003ddc:	1c0a      	adds	r2, r1, #0
 8003dde:	801a      	strh	r2, [r3, #0]
    Q_UNUSED_PAR(stkSto);  // not needed in QK
    Q_UNUSED_PAR(stkSize); // not needed in QK

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003de0:	f7fe fa02 	bl	80021e8 <QF_crit_entry_>

    // the VPTR for this AO must be valid
    Q_REQUIRE_INCRIT(900, me->super.vptr != (struct QAsmVtable *)0);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d106      	bne.n	8003dfa <QActive_start+0x2e>
 8003dec:	23e1      	movs	r3, #225	@ 0xe1
 8003dee:	009a      	lsls	r2, r3, #2
 8003df0:	4b1e      	ldr	r3, [pc, #120]	@ (8003e6c <QActive_start+0xa0>)
 8003df2:	0011      	movs	r1, r2
 8003df4:	0018      	movs	r0, r3
 8003df6:	f7fc fad7 	bl	80003a8 <Q_onError>

    // stack storage must NOT be provided for an AO (QK does not need it)
    Q_REQUIRE_INCRIT(910, stkSto == (void *)0);
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d005      	beq.n	8003e0c <QActive_start+0x40>
 8003e00:	4a1b      	ldr	r2, [pc, #108]	@ (8003e70 <QActive_start+0xa4>)
 8003e02:	4b1a      	ldr	r3, [pc, #104]	@ (8003e6c <QActive_start+0xa0>)
 8003e04:	0011      	movs	r1, r2
 8003e06:	0018      	movs	r0, r3
 8003e08:	f7fc face 	bl	80003a8 <Q_onError>
    QF_CRIT_EXIT();
 8003e0c:	f7fe f9fc 	bl	8002208 <QF_crit_exit_>

    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
 8003e10:	210a      	movs	r1, #10
 8003e12:	187b      	adds	r3, r7, r1
 8003e14:	881b      	ldrh	r3, [r3, #0]
 8003e16:	b2da      	uxtb	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	731a      	strb	r2, [r3, #12]
    me->pthre = (uint8_t)(prioSpec >> 8U);   // preemption-threshold
 8003e1c:	187b      	adds	r3, r7, r1
 8003e1e:	881b      	ldrh	r3, [r3, #0]
 8003e20:	0a1b      	lsrs	r3, r3, #8
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	b2da      	uxtb	r2, r3
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	735a      	strb	r2, [r3, #13]
    QActive_register_(me); // register this AO with the framework
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	f7ff fb43 	bl	80034b8 <QActive_register_>

    QEQueue_init(&me->eQueue, qSto, qLen); // init the built-in queue
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	3314      	adds	r3, #20
 8003e36:	683a      	ldr	r2, [r7, #0]
 8003e38:	6879      	ldr	r1, [r7, #4]
 8003e3a:	0018      	movs	r0, r3
 8003e3c:	f7ff fc40 	bl	80036c0 <QEQueue_init>

    // top-most initial tran. (virtual call)
    (*me->super.vptr->init)(&me->super, par, me->prio);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68f8      	ldr	r0, [r7, #12]
 8003e48:	68fa      	ldr	r2, [r7, #12]
 8003e4a:	7b12      	ldrb	r2, [r2, #12]
 8003e4c:	6a39      	ldr	r1, [r7, #32]
 8003e4e:	4798      	blx	r3
    QS_FLUSH(); // flush the trace buffer to the host

    // see if this AO needs to be scheduled if QK is already running
    QF_CRIT_ENTRY();
 8003e50:	f7fe f9ca 	bl	80021e8 <QF_crit_entry_>
    if (QK_sched_() != 0U) { // activation needed?
 8003e54:	f7ff fe72 	bl	8003b3c <QK_sched_>
 8003e58:	1e03      	subs	r3, r0, #0
 8003e5a:	d001      	beq.n	8003e60 <QActive_start+0x94>
        QK_activate_();
 8003e5c:	f7ff fee6 	bl	8003c2c <QK_activate_>
    }
    QF_CRIT_EXIT();
 8003e60:	f7fe f9d2 	bl	8002208 <QF_crit_exit_>
}
 8003e64:	46c0      	nop			@ (mov r8, r8)
 8003e66:	46bd      	mov	sp, r7
 8003e68:	b004      	add	sp, #16
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	080040d4 	.word	0x080040d4
 8003e70:	0000038e 	.word	0x0000038e

08003e74 <memset>:
 8003e74:	0003      	movs	r3, r0
 8003e76:	1882      	adds	r2, r0, r2
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d100      	bne.n	8003e7e <memset+0xa>
 8003e7c:	4770      	bx	lr
 8003e7e:	7019      	strb	r1, [r3, #0]
 8003e80:	3301      	adds	r3, #1
 8003e82:	e7f9      	b.n	8003e78 <memset+0x4>

08003e84 <__libc_init_array>:
 8003e84:	b570      	push	{r4, r5, r6, lr}
 8003e86:	2600      	movs	r6, #0
 8003e88:	4c0c      	ldr	r4, [pc, #48]	@ (8003ebc <__libc_init_array+0x38>)
 8003e8a:	4d0d      	ldr	r5, [pc, #52]	@ (8003ec0 <__libc_init_array+0x3c>)
 8003e8c:	1b64      	subs	r4, r4, r5
 8003e8e:	10a4      	asrs	r4, r4, #2
 8003e90:	42a6      	cmp	r6, r4
 8003e92:	d109      	bne.n	8003ea8 <__libc_init_array+0x24>
 8003e94:	2600      	movs	r6, #0
 8003e96:	f000 f819 	bl	8003ecc <_init>
 8003e9a:	4c0a      	ldr	r4, [pc, #40]	@ (8003ec4 <__libc_init_array+0x40>)
 8003e9c:	4d0a      	ldr	r5, [pc, #40]	@ (8003ec8 <__libc_init_array+0x44>)
 8003e9e:	1b64      	subs	r4, r4, r5
 8003ea0:	10a4      	asrs	r4, r4, #2
 8003ea2:	42a6      	cmp	r6, r4
 8003ea4:	d105      	bne.n	8003eb2 <__libc_init_array+0x2e>
 8003ea6:	bd70      	pop	{r4, r5, r6, pc}
 8003ea8:	00b3      	lsls	r3, r6, #2
 8003eaa:	58eb      	ldr	r3, [r5, r3]
 8003eac:	4798      	blx	r3
 8003eae:	3601      	adds	r6, #1
 8003eb0:	e7ee      	b.n	8003e90 <__libc_init_array+0xc>
 8003eb2:	00b3      	lsls	r3, r6, #2
 8003eb4:	58eb      	ldr	r3, [r5, r3]
 8003eb6:	4798      	blx	r3
 8003eb8:	3601      	adds	r6, #1
 8003eba:	e7f2      	b.n	8003ea2 <__libc_init_array+0x1e>
 8003ebc:	080040d8 	.word	0x080040d8
 8003ec0:	080040d8 	.word	0x080040d8
 8003ec4:	080040dc 	.word	0x080040dc
 8003ec8:	080040d8 	.word	0x080040d8

08003ecc <_init>:
 8003ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ece:	46c0      	nop			@ (mov r8, r8)
 8003ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ed2:	bc08      	pop	{r3}
 8003ed4:	469e      	mov	lr, r3
 8003ed6:	4770      	bx	lr

08003ed8 <_fini>:
 8003ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eda:	46c0      	nop			@ (mov r8, r8)
 8003edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ede:	bc08      	pop	{r3}
 8003ee0:	469e      	mov	lr, r3
 8003ee2:	4770      	bx	lr
