`line 1 "./src/top.v" 0
module top (
	input [7:0] in,
	output reg [7:0] out,
	input clk, 
	input rst
);

reg [3:0] state;
wire [3:0] st;
wire [3:0] st2;

assign st = state + 4'd2;
assign st2 = st;

always @(posedge clk) begin
	if(rst) begin
		state <= 4'h0;
	end
	else if (in == 8'h26)
		state <= 4'h1;
	else if (in == 8'hf5 && state == 4'h1)
		state <= 4'h2;
	else if (in == 8'h6e && state == 4'h2) begin
		state <= 4'h3;
		//$display("Hooray");
	end
	else
		state <= 0;
end

always @(posedge clk) begin
	if(rst) begin
		out <= 8'b0;
	end
	else if(st2 == 4'h5) begin
		$display("Hooray");
		out <= 1;
	end
end


endmodule
