// (c) Meta Platforms, Inc. and affiliates. Confidential and proprietary.
//
// Pass A: Modulo Schedule Pass
//
// Builds a DDG from scf.for loop bodies, computes MinII, runs Rau's iterative
// modulo scheduling, and annotates ops with loop.stage and loop.cluster
// attributes for downstream pipelining passes.

#include <cmath>
#include "lib/Dialect/TritonGPU/Transforms/WarpSpecialization/PartitionAttrs.h"
#include <set>
#include <tuple>

#include "mlir/IR/Diagnostics.h"

#include "DataDependenceGraph.h"
#include "LatencyModel.h"
#include "ModuloReservationTable.h"
#include "ModuloScheduleGraph.h"

#include "mlir/Analysis/TopologicalSortUtils.h"
#include "mlir/Dialect/Arith/IR/Arith.h"
#include "mlir/Dialect/GPU/IR/GPUDialect.h"
#include "mlir/Dialect/SCF/IR/SCF.h"
#include "mlir/IR/BuiltinOps.h"
#include "mlir/Pass/Pass.h"
#include "mlir/Transforms/RegionUtils.h"
#include "nvidia/hopper/include/Transforms/Passes.h"
#include "nvidia/hopper/lib/Transforms/WarpSpecialization/CodePartitionUtility.h"
#include "triton/Analysis/AxisInfo.h"
#include "triton/Dialect/Triton/IR/Dialect.h"
#include "triton/Dialect/TritonGPU/IR/Dialect.h"
#include "triton/Dialect/TritonGPU/Transforms/Partition.h"

namespace mlir {
int doTaskIdPropagate(triton::FuncOp &funcOp);
} // namespace mlir
#include "triton/Dialect/TritonGPU/Transforms/PipeliningUtility.h"
#include "triton/Dialect/TritonGPU/Transforms/Utility.h"
#include "triton/Dialect/TritonNvidiaGPU/IR/Dialect.h"
#include "triton/Dialect/TritonNvidiaGPU/Transforms/TMAUtilities.h"
#include "triton/Tools/Sys/GetEnv.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/Format.h"
#include "llvm/Support/JSON.h"
#include <queue>

#include <limits>

#define DEBUG_TYPE "nvgpu-modulo-schedule"
#define DBGS() (llvm::dbgs() << "[" DEBUG_TYPE "]: ")
#define LDBG(X) LLVM_DEBUG(DBGS() << X << "\n")

using namespace mlir;
namespace tt = triton;
namespace ttg = triton::gpu;
namespace ttng = triton::nvidia_gpu;

namespace {

// ============================================================================
// Emit all schedule annotations from the ScheduleGraph
// ============================================================================
//
// Single consolidated function that emits ALL modulo schedule annotations
// onto the IR. Everything is derived from the ScheduleGraph (which contains
// the DDG schedule + buffer allocations + budget adjustments).
//
// Per-op attrs:
//   loop.stage   — pipeline stage (cycle / II)
//   loop.cluster — within-stage ordering (dense cluster ID from cycle order)
//
// Per-loop attrs:
//   tt.modulo_ii            — initiation interval
//   tt.scheduled_max_stage  — maximum stage across all ops
//
// Per-buffer attrs (on producing local_alloc / tmem_alloc ops):
//   tt.num_buffers — buffer depth (copies needed for lifetime coverage)
//   buffer.id      — unique buffer index within the ScheduleGraph
//
// STANDALONE_MODULO with an exploration scheduler: emit ONLY the SWP schedule
// (loop.stage/loop.cluster) and let downstream PartitionSchedulingMeta derive
// partitions, exactly like the default/list-schedule path. In this mode we skip
// every "modulo owns partitioning" marker (per-op ttg.partition, the epilogue
// partition, ttg.partition_num_warps / ttg.partition.stages /
// ttg.warp_specialize.tag, tt.modulo_ii, and the tt.autows MMA annotations) so
// the IR stays partition-free and verifies without the follow-up WS passes.
static bool isStandaloneModulo() {
  if (!triton::tools::getBoolEnv("STANDALONE_MODULO"))
    return false;
  auto scheduler = triton::tools::getStrEnv("TRITON_USE_MODULO_SCHEDULE");
  return scheduler == "exhaustive" || scheduler == "contracted";
}

// In STANDALONE mode the scheduler OWNS the loop schedule, so a tt.autows
// annotation's stage/order fields would be a stale, conflicting schedule.
// Strip them but KEEP the `channels` array: PromoteLHSToTMem (which runs
// before this pass) and the downstream WS memory planner read the operand
// memory-space hints ("opndA,tmem"/"opndA,smem") from there. If nothing but
// the schedule was present, drop the attribute entirely so this loop reads as
// unannotated to everything downstream.
static void stripScheduleKeepMemtype(Operation *op) {
  auto attr = op->getAttrOfType<StringAttr>("tt.autows");
  if (!attr)
    return;
  auto parsed = llvm::json::parse(attr.getValue());
  if (!parsed) {
    llvm::consumeError(parsed.takeError());
    return;
  }
  auto *obj = parsed->getAsObject();
  if (!obj)
    return;
  obj->erase("stage");
  obj->erase("order");
  auto *channelsArr = obj->getArray("channels");
  if (!channelsArr || channelsArr->empty()) {
    op->removeAttr("tt.autows");
    return;
  }
  std::string out;
  llvm::raw_string_ostream os(out);
  os << llvm::json::Value(std::move(*obj));
  op->setAttr("tt.autows", StringAttr::get(op->getContext(), out));
}

static void emitScheduleFromGraph(scf::ForOp loop,
                                  const ttg::ScheduleGraph &graph,
                                  const ttg::DataDependenceGraph &ddg) {
  const auto &schedLoop = graph.getLoop(0);
  const int II = schedLoop.II;
  auto ctx = loop.getContext();
  const bool standalone = isStandaloneModulo();

  // ── 1. Per-op: loop.stage / loop.cluster ──
  // Derive stage from cycle/II. Derive cluster from cycle ordering within
  // each stage (lower cycle → lower cluster ID).
  llvm::DenseMap<int, SmallVector<int>> stageToCycles;
  for (const auto &node : schedLoop.nodes) {
    int stage = node.cycle / II;
    stageToCycles[stage].push_back(node.cycle);
  }
  llvm::DenseMap<int, llvm::DenseMap<int, int>> stageAndCycleToCluster;
  for (auto &[stage, cycles] : stageToCycles) {
    llvm::sort(cycles);
    cycles.erase(llvm::unique(cycles), cycles.end());
    for (int i = 0, e = cycles.size(); i < e; ++i)
      stageAndCycleToCluster[stage][cycles[i]] = i;
  }
  llvm::DenseMap<int, int> moduloCycleToCluster;
  const bool contracted =
      triton::tools::getStrEnv("TRITON_USE_MODULO_SCHEDULE") == "contracted";
  if (contracted) {
    SmallVector<int> moduloCycles;
    for (const auto &node : schedLoop.nodes)
      moduloCycles.push_back(node.cycle % II);
    llvm::sort(moduloCycles);
    moduloCycles.erase(llvm::unique(moduloCycles), moduloCycles.end());
    for (int i = 0, e = moduloCycles.size(); i < e; ++i)
      moduloCycleToCluster[moduloCycles[i]] = i;
  }

  int maxStage = 0;
  for (const auto &node : schedLoop.nodes) {
    if (!node.op)
      continue;
    // For multi-stage super-nodes sharing the same Operation*, only
    // write attrs from the canonical node (registered in opToIdx).
    auto opIt = ddg.getOpToIdx().find(node.op);
    if (opIt != ddg.getOpToIdx().end() && opIt->second != node.id)
      continue;
    int stage = node.cycle / II;
    int clusterId = contracted ? moduloCycleToCluster[node.cycle % II]
                               : stageAndCycleToCluster[stage][node.cycle];
    maxStage = std::max(maxStage, stage);
    node.op->setAttr(tt::kLoopStageAttrName,
                     IntegerAttr::get(IntegerType::get(ctx, 32), stage));
    node.op->setAttr(tt::kLoopClusterAttrName,
                     IntegerAttr::get(IntegerType::get(ctx, 32), clusterId));
  }

  // Ensure ALL ops in the loop body have loop.stage/loop.cluster.
  for (auto &op : loop.getBody()->without_terminator()) {
    if (!op.hasAttr(tt::kLoopStageAttrName))
      op.setAttr(tt::kLoopStageAttrName,
                 IntegerAttr::get(IntegerType::get(ctx, 32), 0));
    if (!op.hasAttr(tt::kLoopClusterAttrName))
      op.setAttr(tt::kLoopClusterAttrName,
                 IntegerAttr::get(IntegerType::get(ctx, 32), 0));
  }

  // Standalone owns the schedule (loop.stage/loop.cluster above), so drop any
  // stage/order carried on tt.autows — the scheduler's schedule is now
  // authoritative — while keeping the operand memtype channels for the
  // downstream WS memory planner.
  if (standalone)
    for (auto &op : loop.getBody()->without_terminator())
      stripScheduleKeepMemtype(&op);

  // ── Default-partition selection (register-sink rule) ──
  // Default behavior: reserve partition 0 as an empty default warp group (the
  // epilogue runs there), shift modulo's workers to 1..N (partOf(wg)=wg+1).
  // With TRITON_MODULO_REG_DEFAULT: instead pick the highest register-footprint
  // 4-warp CONSUMER warp group as the default (partOf(D)=0) and fold the
  // epilogue into it. The hardware reallocates registers (setmaxnreg) so the
  // 1-warp producers (TMA/MMA) release registers to the default partition;
  // making the heaviest consumer the default lets it absorb that surplus
  // (CUTLASS/CudaDMA consumer-as-main pattern). See paste P2396373676.
  int maxWg = -1;
  for (const auto &node : schedLoop.nodes)
    maxWg = std::max(maxWg, node.warpGroup);
  auto snapWarps = [](int m) {
    if (m <= 1)
      return 1;
    if (m <= 2)
      return 2;
    if (m <= 4)
      return 4;
    return 8;
  };
  SmallVector<int> wgMaxMinWarps(std::max(maxWg + 1, 0), 0);
  SmallVector<int> wgMaxStage(std::max(maxWg + 1, 0), 0);
  SmallVector<int64_t> wgRegFootprint(std::max(maxWg + 1, 0), 0);
  for (const auto &node : schedLoop.nodes) {
    if (!node.op || node.warpGroup < 0)
      continue;
    wgMaxMinWarps[node.warpGroup] =
        std::max(wgMaxMinWarps[node.warpGroup], std::max(node.minWarps, 1));
    wgMaxStage[node.warpGroup] =
        std::max(wgMaxStage[node.warpGroup], node.cycle / II);
    // Register footprint ~= sum of register-resident tensor results (skip
    // memdesc results, which live in SMEM/TMEM, not registers).
    for (Value res : node.op->getResults())
      if (auto tt = dyn_cast<RankedTensorType>(res.getType()))
        if (tt.getElementType().isIntOrFloat())
          wgRegFootprint[node.warpGroup] +=
              tt.getNumElements() *
              (tt.getElementType().getIntOrFloatBitWidth() / 8);
  }
  bool regDefault = triton::tools::getBoolEnv("TRITON_MODULO_REG_DEFAULT");
  int defaultWg = -1; // -1 = reserve a separate empty default (legacy)
  if (regDefault) {
    int64_t best = -1;
    for (int wg = 0; wg <= maxWg; ++wg)
      if (snapWarps(wgMaxMinWarps[wg]) >= 4 && wgRegFootprint[wg] > best) {
        best = wgRegFootprint[wg];
        defaultWg = wg;
      }
  }
  // warpGroup -> partition id. Legacy: reserve 0, shift workers +1.
  // Reg-default: defaultWg -> 0, the rest fill 1..N (skipping defaultWg,
  // contiguous).
  auto partOf = [&](int wg) -> int32_t {
    if (!regDefault || defaultWg < 0)
      return wg + 1;
    if (wg == defaultWg)
      return 0;
    return (wg < defaultWg) ? wg + 1 : wg;
  };
  int numParts = (regDefault && defaultWg >= 0) ? (maxWg + 1) : (maxWg + 2);

  // Standalone mode skips all partition markers (§1.5–1.7 + tt.modulo_ii) so
  // PartitionSchedulingMeta derives partitions from loop.stage/loop.cluster.
  if (!standalone) {
    // ── 1.5. Per-op: ttg.partition (= our Phase B warp-group decision) ──
    // Emit the WG ID as a DenseI32ArrayAttr so the downstream WS pass
    // (PartitionSchedulingMeta) can pick it up directly instead of
    // re-deriving partitions from scratch. Skip ops with warpGroup<0
    // (unassigned NONE/infrastructure ops) — the downstream pass will
    // propagate them via SSA traversal.
    for (const auto &node : schedLoop.nodes) {
      if (!node.op)
        continue;
      auto opIt = ddg.getOpToIdx().find(node.op);
      if (opIt != ddg.getOpToIdx().end() && opIt->second != node.id)
        continue; // multi-stage super-node duplicate
      // Reserve partition 0 as the DEFAULT warp group (runs the epilogue /
      // non-specialized code), per the WS framework convention. Shift modulo's
      // workers to partitions 1..N. Without this, the epilogue's tmem_load
      // collapses into the MMA's partition (handleOperandD "Unexpected
      // Producer").
      int32_t wg;
      if (node.warpGroup >= 0) {
        wg = partOf(node.warpGroup);
      } else if (!node.replicatedGroups.empty()) {
        // Replicated infra op: its consumers span warp groups (e.g. case7's
        // `iv * stride` offset feeding two parallel loads in different
        // partitions). ttg.partition must be a SINGLE id (doTaskIdPropagate
        // asserts size==1), so seed it with the lowest consumer partition; the
        // backend's scalar task-id backward-propagation then clones it into the
        // other consuming tasks (it's rematerializable scalar arith). The
        // native backend has no per-task inlining step (unlike sched2tlx), so
        // without a seed NVGPUWarpSpecialization rejects the loop ("op does not
        // have expected attribute ttg.partition").
        wg = partOf(*std::min_element(node.replicatedGroups.begin(),
                                      node.replicatedGroups.end()));
      } else {
        continue; // warpGroup == -1 (no assigned consumers) — leave to backend.
      }
      node.op->setAttr(ttg::kPartitionAttrName,
                       DenseI32ArrayAttr::get(ctx, ArrayRef<int32_t>{wg}));
    }

    // ── 1.5b. Function-scope EPILOGUE → default partition (id 0) ──
    // The post-loop epilogue (e.g. the accumulator tmem_load -> divide ->
    // truncf
    // -> store chain) lives outside any partition. It must be assigned to the
    // reserved default partition (0) so the backend anchors it AFTER the
    // warp_specialize region; otherwise its tmem_load has no ordering
    // dependency on the region and gets hoisted above the loop, reading the
    // accumulator before the MMA writes it -> garbage. We derive the epilogue
    // by walking forward from the loop's results (the dataflow that defines
    // "post-loop"), so modulo owns this placement and the backend honors
    // ttg.partition verbatim — no epilogue routing is needed in
    // PartitionSchedulingMeta.
    {
      SmallVector<OpOperand *> worklist;
      for (OpResult result : loop.getResults())
        for (OpOperand &use : result.getUses())
          worklist.push_back(&use);
      DenseSet<Operation *> visited;
      auto zeroPart = DenseI32ArrayAttr::get(ctx, ArrayRef<int32_t>{0});
      while (!worklist.empty()) {
        OpOperand *use = worklist.pop_back_val();
        Operation *user = use->getOwner();
        if (!visited.insert(user).second)
          continue;
        // Skip ops nested in a loop deeper than `loop` (those are not
        // epilogue).
        if (auto parent = user->getParentOfType<scf::ForOp>())
          if (loop->isProperAncestor(parent))
            continue;
        // Do not override an existing partition assignment.
        if (!user->hasAttr(ttg::kPartitionAttrName))
          user->setAttr(ttg::kPartitionAttrName, zeroPart);
        for (OpResult result : user->getResults())
          for (OpOperand &nextUse : result.getUses())
            worklist.push_back(&nextUse);
      }
    }

    // ── 1.6. Per-loop: ttg.partition_num_warps ──
    // The per-partition warp count is a real schedule decision (Layer B): each
    // warp group's count = max(minWarps) over its ops, snapped to {1,2,4,8}.
    // Emit it as a DenseI32ArrayAttr indexed by partition id — the SAME shape
    // as the final ttg.warp_specialize `partitionNumWarps` attr — so the
    // downstream WS pass can honor modulo's choice instead of re-deriving from
    // a binary tmem-presence heuristic. (Mirrors jsonDumpWarpGroups'
    // num_warps.)
    {
      if (maxWg >= 0) {
        // partOf maps warpGroup -> partition; index 0 is the default WG.
        SmallVector<int32_t> numWarps(numParts, 1);
        if (!(regDefault && defaultWg >= 0))
          numWarps[0] = 4; // reserved empty default warp group (legacy)
        for (int wg = 0; wg <= maxWg; ++wg)
          numWarps[partOf(wg)] =
              snapWarps(wgMaxMinWarps[wg] == 0 ? 1 : wgMaxMinWarps[wg]);
        numWarps[0] = std::max<int32_t>(numWarps[0], 4); // default is a full WG
        loop->setAttr("ttg.partition_num_warps",
                      DenseI32ArrayAttr::get(ctx, numWarps));
      }
    }

    // ── 1.7. Per-loop: ttg.partition.stages + ttg.warp_specialize.tag ──
    // These are exactly what PartitionSet::fromLoop() (the WS backend's
    // honor-preset hook in PartitionSchedulingMeta::getInitialSchedule)
    // requires. Emitting them makes the backend adopt modulo's ttg.partition
    // assignment verbatim instead of re-deriving partitions from its own
    // MMA-backward-slice heuristic — i.e. all partition decisions come from
    // modulo. Ops modulo left unassigned (warpGroup<0 infra ops) are still
    // filled in by the backend's propagatePartitions after fromLoop.
    //
    // Per-partition stage = max loop.stage over that partition's ops. This
    // matches PSM's own convention (compute/MMA partition lands at the higher
    // stage, loads/epilogue at stage 0); the value is otherwise only used for
    // channel-buffering offsets. The tag is required to be present; PSM resets
    // it to the loop's WS index during serialize.
    {
      if (maxWg >= 0) {
        // Placed by partOf; index 0 (the default WG) defaults to stage 0 and is
        // overwritten when reg-default makes a real consumer the default.
        SmallVector<Attribute> stageAttrs(
            numParts, IntegerAttr::get(IntegerType::get(ctx, 32), 0));
        for (int wg = 0; wg <= maxWg; ++wg)
          stageAttrs[partOf(wg)] =
              IntegerAttr::get(IntegerType::get(ctx, 32), wgMaxStage[wg]);
        loop->setAttr(ttg::kPartitionStagesAttrName,
                      ArrayAttr::get(ctx, stageAttrs));
        loop->setAttr(ttg::kWarpSpecializeTagAttrName,
                      IntegerAttr::get(IntegerType::get(ctx, 32), 0));
      }
    }
  } // end if (!standalone): partition markers

  // ── 2. Per-loop: tt.modulo_ii, tt.scheduled_max_stage ──
  // tt.modulo_ii is the "modulo owns partitioning" marker for PSM; skip it in
  // standalone so PSM derives partitions from the schedule instead.
  if (!standalone)
    loop->setAttr("tt.modulo_ii",
                  IntegerAttr::get(IntegerType::get(ctx, 32), II));
  loop->setAttr(tt::kScheduledMaxStageAttrName,
                IntegerAttr::get(IntegerType::get(ctx, 32), maxStage));

  // Override tt.num_stages with modulo's authoritative value.
  // The downstream `pipelineForLoop` reads this attribute to decide how
  // many copies of each pipelined SMEM buffer to allocate. Modulo's
  // Step 4.6 already analyzed the budget and decided per-buffer counts
  // in `tt.num_buffers`; align `tt.num_stages` to the deepest of those
  // so the pipeliner's pipelining depth matches modulo's intent.
  // See issue 001_annotation_smem_overflow.
  unsigned moduloNumStages = 1;
  for (const auto &buf : schedLoop.buffers) {
    if (buf.kind == ttg::MemoryKind::SMEM || buf.kind == ttg::MemoryKind::TMEM)
      moduloNumStages = std::max(moduloNumStages, buf.count);
  }
  loop->setAttr(mlir::triton::kNumStagesAttrName,
                IntegerAttr::get(IntegerType::get(ctx, 32),
                                 static_cast<int>(moduloNumStages)));

  // ── 3. Per-buffer: tt.num_buffers, buffer.id ──
  for (const auto &buf : schedLoop.buffers) {
    if (!buf.defOp || buf.kind == ttg::MemoryKind::BARRIER)
      continue;
    buf.defOp->setAttr("tt.num_buffers",
                       IntegerAttr::get(IntegerType::get(ctx, 32), buf.count));
    buf.defOp->setAttr("buffer.id",
                       IntegerAttr::get(IntegerType::get(ctx, 32), buf.id));
    // Step 4.5 buffer-merge decision: buffers sharing a merge_group_id were
    // colored to the same physical SMEM/TMEM slot (interval-graph coloring).
    // Carry it so the downstream allocator can reuse modulo's coloring instead
    // of running its own merge.
    if (buf.mergeGroupId != UINT_MAX)
      buf.defOp->setAttr("buffer.merge_group_id",
                         IntegerAttr::get(IntegerType::get(ctx, 32),
                                          static_cast<int>(buf.mergeGroupId)));
  }

  // ── 4. Clean up internal attrs ──
  for (auto &op : loop.getBody()->without_terminator())
    op.removeAttr("tt.modulo_cycle");

  LLVM_DEBUG({
    llvm::dbgs() << "[MODULO] Emitted schedule: II=" << II
                 << " maxStage=" << maxStage << " num_stages=" << (maxStage + 1)
                 << " buffers=" << schedLoop.buffers.size() << "\n";
    for (const auto &buf : schedLoop.buffers) {
      if (!buf.defOp || buf.kind == ttg::MemoryKind::BARRIER)
        continue;
      llvm::dbgs() << "[MODULO]   buf" << buf.id << " count=" << buf.count
                   << " kind=" << (int)buf.kind
                   << " op=" << buf.defOp->getName().getStringRef() << "\n";
    }
  });
}

/// Emit tt.autows annotations on MMA ops from the modulo schedule.
/// These survive through the WS pass (which preserves discardable attrs on
/// MMA ops) and are read by scheduleKeyOpsAnnotation() inside the WS pass's
/// internal scheduleLoops call.
///
/// Format: {"stage": "N", "order": "M"} as a JSON string attribute.
/// "stage" = which SWP pipeline stage the MMA should be in.
/// "order" = relative ordering within the stage (cluster ID).
static void emitMMAAnnotations(scf::ForOp loop,
                               const ttg::DataDependenceGraph &ddg,
                               const ttg::ModuloScheduleResult &schedule) {
  const int II = schedule.II;
  auto ctx = loop.getContext();

  // Compute MMA stages from transitive MMA dependency count.
  //
  // For each MMA, walk backward through distance-0 DDG edges and count
  // how many other MMA nodes are transitively reachable. This captures
  // the data flow structure:
  //   - MMAs depending on 0-1 other MMAs → stage 0 (can be prefetched)
  //   - MMAs depending on 2+ other MMAs → stage 1 (gated on multiple
  //     prior results, natural pipeline boundary)
  //
  // Example: FA backward has 5 MMAs:
  //   qkT (0 MMA deps) → stage 0
  //   dpT (0 MMA deps) → stage 0
  //   dv  (1 MMA dep: qkT) → stage 0
  //   dq  (2 MMA deps: qkT, dpT via dsT) → stage 1
  //   dk  (2 MMA deps: qkT, dpT via dsT) → stage 1
  llvm::DenseSet<unsigned> mmaNodes;
  for (const auto &node : ddg.getNodes()) {
    if (isa<ttng::MMAv5OpInterface>(node.op) || isa<tt::DotOp>(node.op))
      mmaNodes.insert(node.idx);
  }

  // For each MMA, compute transitive MMA predecessors via backward BFS
  // through distance-0 edges only.
  llvm::DenseMap<unsigned, int> mmaStage;
  for (unsigned mmaIdx : mmaNodes) {
    llvm::DenseSet<unsigned> visited;
    llvm::SmallVector<unsigned> worklist;
    worklist.push_back(mmaIdx);
    visited.insert(mmaIdx);

    int mmaPredCount = 0;
    while (!worklist.empty()) {
      unsigned cur = worklist.pop_back_val();
      for (const auto *edge : ddg.getInEdges(cur)) {
        if (edge->distance > 0)
          continue; // skip loop-carried edges
        if (!visited.insert(edge->srcIdx).second)
          continue;
        if (mmaNodes.count(edge->srcIdx))
          mmaPredCount++;
        worklist.push_back(edge->srcIdx);
      }
    }

    // 0-1 MMA predecessors → stage 0 (prefetchable)
    // 2+  MMA predecessors → stage 1 (pipeline boundary)
    mmaStage[mmaIdx] = (mmaPredCount >= 2) ? 1 : 0;
    LDBG("MMA node " << mmaIdx << ": " << mmaPredCount
                     << " transitive MMA predecessors → stage "
                     << mmaStage[mmaIdx]);
  }

  // Collect MMA ops with their stage and cycle, then assign dense cluster IDs.
  struct MMAInfo {
    unsigned nodeIdx;
    Operation *op;
    int stage;
    int cycle;
  };
  llvm::SmallVector<MMAInfo> mmas;

  for (const auto &node : ddg.getNodes()) {
    if (!isa<ttng::MMAv5OpInterface>(node.op) && !isa<tt::DotOp>(node.op))
      continue;
    auto it = schedule.nodeToCycle.find(node.idx);
    if (it == schedule.nodeToCycle.end())
      continue;
    auto stageIt = mmaStage.find(node.idx);
    int stage = stageIt != mmaStage.end() ? stageIt->second : 0;
    mmas.push_back({node.idx, node.op, stage, it->second});
  }

  // Skip annotation if all MMAs are in the same stage — the dependency
  // analysis found no multi-MMA fan-in, so annotations won't help and
  // may break the downstream pipeliner (e.g., GEMM with 1 dot tiled
  // into 4 MMAs, or FA FWD with 2 dots tiled into 4+ MMAs).
  {
    llvm::DenseSet<int> stages;
    for (auto &mma : mmas)
      stages.insert(mma.stage);
    if (stages.size() <= 1) {
      LDBG("Skipping MMA annotations: all " << mmas.size()
                                            << " MMAs in same stage");
      return;
    }
  }

  // Assign order (cluster) within each stage based on MMA dependency depth.
  // MMAs that are independent within the same stage get the same order,
  // matching the hand-tuned convention (e.g., dpT and dv both at order 2,
  // dq and dk both at order 1).
  //
  // Depth = number of same-stage MMA predecessors in the DDG.
  // This groups independent MMAs into the same cluster.
  llvm::DenseMap<unsigned, int> mmaDepthInStage;
  for (auto &mma : mmas) {
    int depth = 0;
    for (auto &other : mmas) {
      if (other.stage != mma.stage || other.nodeIdx == mma.nodeIdx)
        continue;
      // Check if 'other' is a transitive predecessor of 'mma' (distance-0).
      llvm::DenseSet<unsigned> visited;
      llvm::SmallVector<unsigned> worklist;
      worklist.push_back(mma.nodeIdx);
      visited.insert(mma.nodeIdx);
      bool found = false;
      while (!worklist.empty() && !found) {
        unsigned cur = worklist.pop_back_val();
        for (const auto *edge : ddg.getInEdges(cur)) {
          if (edge->distance > 0)
            continue;
          if (edge->srcIdx == other.nodeIdx) {
            found = true;
            break;
          }
          if (visited.insert(edge->srcIdx).second)
            worklist.push_back(edge->srcIdx);
        }
      }
      if (found)
        depth++;
    }
    mmaDepthInStage[mma.nodeIdx] = depth;
  }

  // tt.autows encodes modulo's per-MMA partition/stage decision; in standalone
  // mode PSM owns partitioning, so leave the MMAs unannotated (their schedule
  // is still carried by loop.stage/loop.cluster).
  for (auto &mma : mmas) {
    if (isStandaloneModulo())
      break;
    int cluster = mmaDepthInStage[mma.nodeIdx];
    std::string json = "{\"stage\": \"" + std::to_string(mma.stage) +
                       "\", \"order\": \"" + std::to_string(cluster) + "\"}";
    mma.op->setAttr("tt.autows", StringAttr::get(ctx, json));

    LDBG("MMA annotation: stage=" << mma.stage << " order=" << cluster << " on "
                                  << *mma.op);
  }

  if (!mmas.empty())
    LDBG("Emitted tt.autows on " << mmas.size() << " MMA ops");
}

// ============================================================================
// Step 3: Derive per-resource buffer depths from modulo schedule
// ============================================================================

// Blackwell sm_100 SMEM budget. 232448 B (= 227 KB) is the per-block optin
// limit the driver actually enforces (see _max_shared_mem_for_capability in
// third_party/nvidia/backend/compiler.py and ExhaustiveScheduler.h, which
// already used it); the previous 228*1024 here exceeded it by 1 KB, so a
// plan sized exactly to budget could still fail at kernel load.
constexpr int kSmemBudgetBytesDefault = 232448;

/// Effective SMEM budget — defaults to the B200 per-block optin limit
/// (232448 B = 227 KB) but can be overridden via TRITON_MODULO_SMEM_BUDGET_KB
/// for A.7 demo / stress tests.
static int smemBudget() {
  auto env = triton::tools::getStrEnv("TRITON_MODULO_SMEM_BUDGET_KB");
  if (!env.empty()) {
    int kb = std::atoi(env.c_str());
    if (kb > 0)
      return kb * 1024;
  }
  return kSmemBudgetBytesDefault;
}

// Inline wrapper so call sites read as a constant but resolve at runtime
// (for TRITON_MODULO_SMEM_BUDGET_KB override). Replaces a preprocessor
// macro that would bypass scoping and break constexpr contexts.
static inline int kSmemBudgetBytes() { return smemBudget(); }

// Fallback trip count when the loop bounds aren't constant-foldable.
// Used so kernel_time_cost can give a finite (rather than div-by-zero)
// answer for cost-based depth reduction.
constexpr int kEstimatedTripCount = 4;

// computeBufferDepths removed — buffer allocation is now done via
// allocateBuffersForLoop on the ScheduleGraph (stage-diff based).

// ============================================================================
// Phase 0d: Build ScheduleGraph from DDG + Schedule
// ============================================================================

static ttg::ScheduleNode
convertDDGNode(const ttg::DDGNode &ddgNode, unsigned nodeId,
               const ttg::ModuloScheduleResult &sched) {
  ttg::ScheduleNode sn;
  sn.id = nodeId;
  sn.op = ddgNode.op;
  sn.pipeline = ddgNode.pipeline;
  sn.latency = ddgNode.latency;
  sn.selfLatency = ddgNode.selfLatency;
  sn.occupancy = ddgNode.occupancy;
  sn.minWarps = ddgNode.minWarps;

  // Pass A.5: carry the partition-bundle tag from the DDG node.
  sn.partitionCount = ddgNode.partitionCount;
  sn.partitionDim = ddgNode.partitionDim;
  sn.mSize = ddgNode.mSize;

  auto cycleIt = sched.nodeToCycle.find(ddgNode.idx);
  if (cycleIt != sched.nodeToCycle.end()) {
    sn.cycle = cycleIt->second;
    sn.stage = cycleIt->second / sched.II;
  }

  if (ddgNode.isSuperNode) {
    sn.prologueLatency = ddgNode.prologueLatency;
  }
  return sn;
}

/// Step 2.5: Compute dense cluster IDs within each stage.
/// Ops in the same stage are sorted by cycle; same cycle → same cluster,
/// different cycle → different cluster (lower cycle = lower cluster ID).
static void computeClusterIds(ttg::ScheduleLoop &loop) {
  if (triton::tools::getStrEnv("TRITON_USE_MODULO_SCHEDULE") == "contracted") {
    SmallVector<int> moduloCycles;
    moduloCycles.reserve(loop.nodes.size());
    for (const auto &node : loop.nodes)
      moduloCycles.push_back(loop.II > 0 ? node.cycle % loop.II : node.cycle);
    llvm::sort(moduloCycles);
    moduloCycles.erase(llvm::unique(moduloCycles), moduloCycles.end());
    for (auto &node : loop.nodes) {
      int cycle = loop.II > 0 ? node.cycle % loop.II : node.cycle;
      node.cluster =
          llvm::lower_bound(moduloCycles, cycle) - moduloCycles.begin();
    }
    return;
  }

  // Group node indices by stage
  llvm::DenseMap<int, SmallVector<unsigned>> stageToNodes;
  for (auto &node : loop.nodes) {
    stageToNodes[node.stage].push_back(node.id);
  }

  for (auto &[stage, nodeIds] : stageToNodes) {
    // Collect unique cycles in this stage, sorted
    SmallVector<int> cycles;
    for (unsigned nid : nodeIds)
      cycles.push_back(loop.nodes[nid].cycle);
    llvm::sort(cycles);
    cycles.erase(llvm::unique(cycles), cycles.end());

    // Build cycle → dense cluster ID map
    llvm::DenseMap<int, int> cycleToCluster;
    for (int i = 0, e = cycles.size(); i < e; ++i)
      cycleToCluster[cycles[i]] = i;

    // Assign cluster IDs
    for (unsigned nid : nodeIds)
      loop.nodes[nid].cluster = cycleToCluster[loop.nodes[nid].cycle];
  }
}

/// Build a ScheduleLoop for a loop. For super-nodes (nested loops), builds
/// its own DDG and schedule recursively — works at any nesting depth.
static unsigned buildScheduleLoop(
    scf::ForOp loop, const ttg::DataDependenceGraph &ddg,
    const ttg::ModuloScheduleResult &sched, ttg::ScheduleGraph &graph,
    const ttg::LatencyModel &model,
    const llvm::DenseMap<Operation *, ttg::DataPartitionInfo> &partition =
        llvm::DenseMap<Operation *, ttg::DataPartitionInfo>()) {
  unsigned loopId = graph.addLoop(loop);
  auto &schedLoop = graph.getLoop(loopId);
  schedLoop.II = sched.II;
  schedLoop.maxStage = sched.getMaxStage();

  int tcStart = sched.II;
  for (const auto &node : ddg.getNodes()) {
    if (node.pipeline == ttg::HWPipeline::TC || node.isSuperNode) {
      auto it = sched.nodeToCycle.find(node.idx);
      if (it != sched.nodeToCycle.end())
        tcStart = std::min(tcStart, it->second);
    }
  }
  schedLoop.prologueLatency = tcStart;

  // Extract trip count
  schedLoop.tripCount = kEstimatedTripCount;
  schedLoop.tripCountIsEstimated = true;
  {
    auto lb = loop.getLowerBound().getDefiningOp<arith::ConstantIntOp>();
    auto ub = loop.getUpperBound().getDefiningOp<arith::ConstantIntOp>();
    auto step = loop.getStep().getDefiningOp<arith::ConstantIntOp>();
    if (lb && ub && step && step.value() > 0) {
      int64_t tc = (ub.value() - lb.value() + step.value() - 1) / step.value();
      if (tc > 0) {
        schedLoop.tripCount = static_cast<int>(tc);
        schedLoop.tripCountIsEstimated = false;
      }
    }
  }

  llvm::DenseMap<unsigned, unsigned> ddgToPipe;
  for (const auto &ddgNode : ddg.getNodes()) {
    unsigned nodeId = schedLoop.nodes.size();
    ddgToPipe[ddgNode.idx] = nodeId;
    auto sn = convertDDGNode(ddgNode, nodeId, sched);

    if (ddgNode.isSuperNode) {
      if (auto innerLoop = dyn_cast<scf::ForOp>(ddgNode.op)) {
        // Pass A.5: build and schedule the child under the same partition so
        // its dumped II / ScheduleNodes match the partitioned inner MMA.
        auto childDDG =
            ttg::DataDependenceGraph::build(innerLoop, model, partition);
        childDDG.applyDataPartition(partition);
        if (childDDG.getNumNodes() > 0) {
          auto childSched = ttg::runModuloScheduling(childDDG);
          if (succeeded(childSched)) {
            unsigned childId = buildScheduleLoop(
                innerLoop, childDDG, *childSched, graph, model, partition);
            sn.childPipelineId = childId;
            sn.prologueLatency = graph.getLoop(childId).prologueLatency;
          }
        }
        if (sn.childPipelineId == UINT_MAX) {
          unsigned childId = graph.addLoop(innerLoop);
          sn.childPipelineId = childId;
        }
      }
    }

    schedLoop.nodes.push_back(sn);
    schedLoop.opToNodeId[ddgNode.op] = nodeId;
  }

  for (const auto &ddgEdge : ddg.getEdges()) {
    auto srcIt = ddgToPipe.find(ddgEdge.srcIdx);
    auto dstIt = ddgToPipe.find(ddgEdge.dstIdx);
    if (srcIt == ddgToPipe.end() || dstIt == ddgToPipe.end())
      continue;
    ttg::ScheduleEdge se;
    se.srcId = srcIt->second;
    se.dstId = dstIt->second;
    se.latency = ddgEdge.latency;
    se.distance = ddgEdge.distance;
    se.srcResultIdx = ddgEdge.srcResultIdx;
    schedLoop.edges.push_back(se);
  }

  // Step 2.5: compute cluster IDs
  computeClusterIds(schedLoop);

  return loopId;
}

// ============================================================================
// Phase 1: Buffer Allocation
// ============================================================================

static ttg::MemoryKind classifyMemoryKind(Operation *op) {
  if (isa<ttng::TMEMAllocOp>(op))
    return ttg::MemoryKind::TMEM;
  // Both local_alloc (pre-lowering) and async_tma_copy (post-lowering)
  // produce SMEM buffers that need multi-buffering.
  if (isa<ttg::LocalAllocOp, ttng::AsyncTMACopyGlobalToLocalOp>(op))
    return ttg::MemoryKind::SMEM;
  // TMA stores need an SMEM staging buffer — the TMA engine reads from
  // SMEM, not registers. The buffer is allocated during TMA lowering but
  // must be accounted for in the SMEM budget here.
  if (isa<tt::DescriptorStoreOp, ttng::AsyncTMACopyLocalToGlobalOp>(op))
    return ttg::MemoryKind::SMEM;
  return ttg::MemoryKind::Register;
}

/// Pass A.7: resolve the epilogue subtile factor S for a descriptor_store.
///
/// Precedence: (1) env `TRITON_MODULO_EPILOGUE_SUBTILE` (2|4 force, any other
/// value disables) overrides everything; (2) otherwise the auto-decision attr
/// `tt.epilogue_subtile` set by `decideEpilogueSubtiles` from the cost model.
/// The result is always clamped to legality (BN % S == 0 and BN/S >= 32, the
/// 64-byte TMA min granularity for fp16).
///
/// Consulted by extractBufferShape (shrink staging to (BM, BN/S) before the
/// SMEM reducer runs), allocateBuffersForLoop (count→2), and
/// markEpilogueSubtileNodes (emitter annotation) — so all three agree.
static int getEpilogueSubtileForOp(Operation *op) {
  if (!isa<tt::DescriptorStoreOp>(op))
    return 1;
  auto storeOp = cast<tt::DescriptorStoreOp>(op);
  auto srcTy = dyn_cast<RankedTensorType>(storeOp.getSrc().getType());
  if (!srcTy || srcTy.getRank() < 2)
    return 1;
  int BN = srcTy.getShape()[1];
  int S = 0;
  auto env = triton::tools::getStrEnv("TRITON_MODULO_EPILOGUE_SUBTILE");
  if (!env.empty()) {
    // Manual override. "2"/"4" force; any other value (e.g. "0"/"1"/"off")
    // disables, even if the cost model would have subtiled.
    if (env == "2")
      S = 2;
    else if (env == "4")
      S = 4;
    else
      S = 1;
  } else if (auto attr =
                 op->getAttrOfType<IntegerAttr>("tt.epilogue_subtile")) {
    S = static_cast<int>(attr.getInt());
  }
  if (S > 1 && BN > 0 && BN % S == 0 && BN / S >= 32)
    return S;
  return 1;
}

static void extractBufferShape(Operation *op, ttg::ScheduleBuffer &buf) {
  Type resultType;
  if (auto alloc = dyn_cast<ttg::LocalAllocOp>(op))
    resultType = alloc.getType();
  else if (auto tmemAlloc = dyn_cast<ttng::TMEMAllocOp>(op))
    resultType = tmemAlloc.getType();
  else if (auto tmaCopy = dyn_cast<ttng::AsyncTMACopyGlobalToLocalOp>(op))
    resultType = tmaCopy.getResult().getType();
  else if (auto storeOp = dyn_cast<tt::DescriptorStoreOp>(op))
    resultType = storeOp.getSrc().getType();
  else if (op->getNumResults() > 0)
    resultType = op->getResult(0).getType();

  auto extractFromShapedType = [&](llvm::ArrayRef<int64_t> shape, Type elemTy) {
    for (auto dim : shape) {
      if (dim <= 0 || ShapedType::isDynamic(dim))
        return;
    }
    if (!elemTy.isIntOrFloat())
      return;
    for (auto dim : shape)
      buf.shape.push_back(dim);
    buf.elementBitWidth = elemTy.getIntOrFloatBitWidth();
  };

  if (auto memDesc = dyn_cast_or_null<ttg::MemDescType>(resultType)) {
    extractFromShapedType(memDesc.getShape(), memDesc.getElementType());
  } else if (auto tensorType = dyn_cast_or_null<RankedTensorType>(resultType)) {
    extractFromShapedType(tensorType.getShape(), tensorType.getElementType());
  }

  // Pass A.7-M4: when this buffer backs a descriptor_store that we'll
  // subtile, shrink its N-dimension upfront so the SMEM budget reducer
  // sees the post-subtile size and doesn't have to cut K-loop depth.
  // (The matching `count = 2` bump for double-buffered TMA-store overlap
  // is applied by the caller AFTER computeBufferCount, since that helper
  // overwrites count.)
  if (int S = getEpilogueSubtileForOp(op); S > 1 && buf.shape.size() >= 2) {
    buf.shape.back() /= S;
  }
}

/// Walk downstream from `startId`, accumulating the latest absolute-cycle
/// end of any non-transparent consumer. Transparent view ops (NONE pipeline
/// with zero latency, e.g. memdesc_trans / memdesc_subview) don't truly
/// consume the buffer — they just rebind the underlying memory descriptor —
/// so we walk through them to the real consumer (the MMA / load / store
/// that actually reads the bytes).
static int walkLastConsumerEnd(const ttg::ScheduleLoop &loop, unsigned startId,
                               int prodCycle, int II, int distAcc,
                               llvm::DenseSet<unsigned> &seen) {
  int lastEnd = prodCycle;
  for (const auto &edge : loop.edges) {
    if (edge.srcId != startId)
      continue;
    if (!seen.insert(edge.dstId).second)
      continue;
    const auto &consumer = loop.getNode(edge.dstId);
    int totalDist = distAcc + static_cast<int>(edge.distance);
    bool transparent =
        consumer.pipeline == ttg::HWPipeline::NONE && consumer.latency == 0;
    if (transparent) {
      lastEnd =
          std::max(lastEnd, walkLastConsumerEnd(loop, consumer.id, prodCycle,
                                                II, totalDist, seen));
      continue;
    }
    int end = consumer.cycle + consumer.latency + totalDist * II;
    lastEnd = std::max(lastEnd, end);
  }
  return lastEnd;
}

/// The cycle at which a buffer's storage first becomes occupied.
///
/// For a TMA-loaded SMEM ring this is the load's ISSUE cycle, NOT the
/// local_alloc's data-ready cycle. The TMA engine is multi-outstanding: it
/// commits the ring slot for the whole transfer, and independent loads to
/// different slots run concurrently, so the in-flight transfer window is part
/// of the buffer's occupancy. The producer node (local_alloc) is a
/// zero-latency rename scheduled AFTER the load completes, so its cycle already
/// folds in the TMA latency — starting the lifetime there omits the transfer
/// and under-provisions the prefetch ring (e.g. GEMM depth 3 vs the 5-6
/// throughput optimum). Walk back through the producer's incoming data edges to
/// any feeding TMA load and take the earliest issue cycle. (Scaling the modeled
/// TMA latency does NOT help: it shifts both the load and the alloc by the same
/// amount, leaving this span fixed.)
static int bufferOccupancyStart(const ttg::ScheduleLoop &loop,
                                unsigned producerNodeId) {
  int start = loop.getNode(producerNodeId).cycle;
  for (const auto &edge : loop.edges) {
    if (edge.dstId != producerNodeId)
      continue;
    const auto &pred = loop.getNode(edge.srcId);
    if (pred.pipeline == ttg::HWPipeline::TMA)
      start = std::min(start, pred.cycle);
  }
  return start;
}

/// Step 3: Compute buffer count from cycle-level lifetime.
///
/// Design doc formula:
///   lifetime(R) = lastConsumerEnd - producerStart
///   num_buffers(R) = floor(lifetime(R) / II) + 1
///
/// producerStart is the buffer's occupancy start (bufferOccupancyStart), which
/// for a TMA-loaded ring is the load issue cycle, not data-ready.
///
/// For loop-carried edges (distance > 0), the consumer in iteration i+d
/// effectively ends at: consumerEnd + d * II (in absolute time).
/// This is equivalent to adding d * II to the lifetime.
static unsigned computeBufferCount(const ttg::ScheduleLoop &loop,
                                   unsigned producerNodeId) {
  int II = loop.II;
  if (II <= 0)
    return 1;

  int prodCycle = bufferOccupancyStart(loop, producerNodeId);

  llvm::DenseSet<unsigned> seen;
  seen.insert(producerNodeId);
  int lastConsumerEnd = walkLastConsumerEnd(
      loop, producerNodeId, loop.getNode(producerNodeId).cycle, II, 0, seen);

  int lifetime = lastConsumerEnd - prodCycle;
  int numBuffers = lifetime / II + 1;
  return static_cast<unsigned>(std::max(numBuffers, 1));
}

// ============================================================================
// Pass A.5: Data partitioning plan
// ============================================================================

// Which MMA bundles to partition and the matching TMEM accumulator allocs to
// tag, computed once per module. `mmaInfo` keys the (inner-loop) MMA node — it
// becomes a partition bundle occupying max(full-tile occupancy, N x issue
// cost): an M-split conserves MAC area, so only the per-sub-MMA issue floor
// scales with N (see DataDependenceGraph::applyDataPartition). `accInfo` keys
// the (outer-loop) tmem_alloc whose ScheduleBuffer carries partition_count for
// the emitter's per-group accumulator split.
struct DataPartitionPlan {
  llvm::DenseMap<Operation *, ttg::DataPartitionInfo> mmaInfo;
  llvm::DenseMap<Operation *, ttg::DataPartitionInfo> accInfo;
  bool empty() const { return mmaInfo.empty(); }
};

// Resolve the data-partition factor N for `mma`: explicit pass option (>1)
// wins, else the `tt.data_partition_factor` attr on an enclosing scf.for, else
// the debug-only TRITON_DATA_PARTITION_N env. Returns 1 (disabled) when none
// apply.
static unsigned resolveDataPartitionFactor(Operation *mma, int optionFactor) {
  if (optionFactor > 1)
    return static_cast<unsigned>(optionFactor);
  for (Operation *p = mma->getParentOp(); p; p = p->getParentOp()) {
    if (auto forOp = dyn_cast<scf::ForOp>(p))
      if (auto attr =
              forOp->getAttrOfType<IntegerAttr>("tt.data_partition_factor"))
        if (attr.getInt() > 1)
          return static_cast<unsigned>(attr.getInt());
  }
  std::string env = triton::tools::getStrEnv("TRITON_DATA_PARTITION_N");
  if (!env.empty()) {
    int v = std::atoi(env.c_str());
    if (v > 1)
      return static_cast<unsigned>(v);
  }
  return 1;
}

// One legal way to M-split an MMA's accumulator: factor `n`, per-group tile
// height `mSize`, and the TMEMAllocOp the accumulator traces to.
struct DataPartitionCandidate {
  Operation *mma = nullptr;
  Operation *allocOp = nullptr;
  unsigned n = 1;
  unsigned mSize = 0;
};

// Enumerate every legal A.5 M-split (dim 0) of `op`'s accumulator: any N with
// BM % N == 0 and BM/N >= max(64, TMEM blockM constraint), accumulator
// traceable to a TMEMAllocOp. Single source of legality for both the planner
// (which applies the user-resolved N) and the schedule-graph dump (which
// lists every candidate so external tooling can compare splits).
static SmallVector<DataPartitionCandidate>
enumerateDataPartitionCandidates(Operation *op) {
  SmallVector<DataPartitionCandidate> out;
  Value acc;
  if (auto m = dyn_cast<ttng::TCGen5MMAOp>(op))
    acc = m.getAccumulator();
  else if (auto m = dyn_cast<ttng::TCGen5MMAScaledOp>(op))
    acc = m.getAccumulator();
  else
    return out;

  auto accTy = dyn_cast<ttg::MemDescType>(acc.getType());
  if (!accTy)
    return out;
  auto shape = ttg::getShapePerCTA(accTy);
  if (shape.size() != 2)
    return out;
  int64_t bm = shape[0];
  // The per-CTA TMEM block granularity along M: a group's accumulator must be a
  // whole number of these blocks (a ragged M has no valid TMEM tiling).
  int64_t blockM = 0;
  if (auto tmem = dyn_cast<ttng::TensorMemoryEncodingAttr>(accTy.getEncoding()))
    blockM = tmem.getBlockM() * tmem.getCGALayout().getCTASplitNum()[0];
  int64_t minM = std::max<int64_t>(64, blockM);

  // Trace the accumulator memdesc to its TMEMAllocOp. The persistent shape
  // carries only the write-dep token as an inner-loop iter-arg, so the
  // memdesc usually resolves to the outer alloc directly; peel a loop-carried
  // memdesc iter-arg defensively.
  Value root = acc;
  if (auto ba = dyn_cast<BlockArgument>(root)) {
    if (auto forOp = dyn_cast<scf::ForOp>(ba.getOwner()->getParentOp()))
      if (OpOperand *init = forOp.getTiedLoopInit(ba))
        root = init->get();
  }
  auto allocOp = root.getDefiningOp<ttng::TMEMAllocOp>();
  if (!allocOp) {
    LDBG("[A.5] skip MMA: accumulator TMEMAllocOp not found");
    return out;
  }

  // TMEM holds at most kTmemLaneRows rows per CTA. A legal M-split brings each
  // group's per-CTA M under that limit AND tiles it to whole blockM blocks;
  // anything else is unallocatable (the TMEM allocator's findFirstFit asserts
  // in debug / degenerates in release, and the op verifiers only check the
  // encoding params, not total M). The upper bound has to live HERE, in the
  // single source of candidates: the auto search filters it via tmemLegalFor,
  // but the explicit-factor path (addMMAToPlanIfLegal) and the dumped
  // data_partition_candidates surface both trust this list as-is.
  constexpr int64_t kTmemLaneRows = 128;
  for (int64_t n = 2; n * minM <= bm; ++n) {
    if (bm % n != 0)
      continue;
    int64_t mSize = bm / n;
    if (mSize > kTmemLaneRows)
      continue;
    if (blockM > 0 && mSize % blockM != 0)
      continue;
    out.push_back({op, allocOp.getOperation(), static_cast<unsigned>(n),
                   static_cast<unsigned>(mSize)});
  }
  return out;
}

// Phase 1a: build the data-partition plan. M-split (dim 0) of each tc_gen5_mma
// accumulator by factor N, when legal: BM % N == 0, BM/N >= 64, and the sliced
// M still satisfies the TMEM blockM constraint. A/B SMEM operands stay shared
// (untagged) — the emitter slices the full-A tile per group itself.
// Add `op` to `plan` with factor N when N is one of its legal splits.
static void addMMAToPlanIfLegal(Operation *op, unsigned N,
                                DataPartitionPlan &plan) {
  for (const auto &c : enumerateDataPartitionCandidates(op)) {
    if (c.n != N)
      continue;
    ttg::DataPartitionInfo info{c.n, /*dim=*/0u, c.mSize};
    plan.mmaInfo[op] = info;
    plan.accInfo[c.allocOp] = info;
    LDBG("[A.5] partition MMA N=" << c.n << " mSize=" << c.mSize);
    return;
  }
  LDBG("[A.5] skip MMA: no legal M-split for N=" << N);
}

static DataPartitionPlan computeDataPartitionPlan(ModuleOp moduleOp,
                                                  int optionFactor) {
  DataPartitionPlan plan;
  moduleOp.walk([&](Operation *op) {
    if (!isa<ttng::TCGen5MMAOp, ttng::TCGen5MMAScaledOp>(op))
      return;
    unsigned N = resolveDataPartitionFactor(op, optionFactor);
    if (N > 1)
      addMMAToPlanIfLegal(op, N, plan);
  });
  return plan;
}

// A search-variant plan for the A.5 auto search: an MMA pinned by an explicit
// `tt.data_partition_factor` attr keeps that factor; every other MMA gets the
// searched `N` where it is a legal split. This is per-MMA, so a module that
// pins one loop and auto-searches the rest resolves each MMA on its own terms
// (the old whole-module behavior forced N=1 on the un-pinned loops).
static DataPartitionPlan computeDataPartitionPlanForN(ModuleOp moduleOp,
                                                      unsigned N) {
  DataPartitionPlan plan;
  moduleOp.walk([&](Operation *op) {
    if (!isa<ttng::TCGen5MMAOp, ttng::TCGen5MMAScaledOp>(op))
      return;
    unsigned pinned = resolveDataPartitionFactor(op, /*optionFactor=*/0);
    addMMAToPlanIfLegal(op, pinned > 1 ? pinned : N, plan);
  });
  return plan;
}

// Pass A.5: does the SMEM buffer produced by `startId` feed a partitioned MMA
// bundle? Walks downstream through transparent view ops (memdesc_trans /
// memdesc_subview) — mirroring walkLastConsumerEnd — so an operand that reaches
// the MMA via a transpose/subview still counts as an MMA-operand ring.
static bool bufferReachesPartMMA(const ttg::ScheduleLoop &loop,
                                 unsigned startId,
                                 const DataPartitionPlan &plan,
                                 llvm::DenseSet<unsigned> &seen) {
  for (const auto &edge : loop.edges) {
    if (edge.srcId != startId)
      continue;
    if (!seen.insert(edge.dstId).second)
      continue;
    const auto &consumer = loop.getNode(edge.dstId);
    if (consumer.op && plan.mmaInfo.count(consumer.op))
      return true;
    bool transparent =
        consumer.pipeline == ttg::HWPipeline::NONE && consumer.latency == 0;
    if (transparent && bufferReachesPartMMA(loop, consumer.id, plan, seen))
      return true;
  }
  return false;
}

static void allocateBuffersForLoop(ttg::ScheduleLoop &loop,
                                   const DataPartitionPlan &plan) {
  llvm::SmallVector<unsigned, 4> dataBufferIds;
  // Pass A.5: when this loop carries a partitioned MMA bundle, the DP-inflated
  // II collapses operand SMEM rings to depth 1 (computeBufferCount =
  // lifetime/II
  // + 1; the bundle's xN occupancy doubled II while the load->MMA lifetime is
  // unchanged). Floor MMA-operand SMEM rings to depth 2 to restore
  // cross-iteration prefetch double-buffering. Affordable because the
  // partitioned epilogue now uses a per-group (m_size, BN) c_smem. Paired
  // barrier buffers below inherit this count.
  bool loopHasPartMMA = false;
  for (const auto &node : loop.nodes)
    if (node.op && plan.mmaInfo.count(node.op)) {
      loopHasPartMMA = true;
      break;
    }
  for (auto &node : loop.nodes) {
    if (!node.op)
      continue;

    auto kind = classifyMemoryKind(node.op);
    if (kind == ttg::MemoryKind::Register)
      continue;

    unsigned bufId = loop.buffers.size();
    ttg::ScheduleBuffer buf;
    buf.id = bufId;
    buf.kind = kind;
    buf.defOp = node.op;
    extractBufferShape(node.op, buf);

    // Pass A.5: tag the TMEM accumulator buffer so the emitter splits it into
    // partitionCount per-group accumulators (full (BM, BN) shape kept here; the
    // emitter emits N groups of (mSize, BN)). A/B SMEM operands stay shared.
    if (auto it = plan.accInfo.find(node.op); it != plan.accInfo.end()) {
      buf.partitionCount = it->second.count;
      buf.partitionDim = it->second.dim;
      buf.mSize = it->second.mSize;
    }

    buf.count = computeBufferCount(loop, node.id);
    // Snapshot the pure lifetime-demanded depth NOW, before the A.5 depth-2
    // floor and A.7 subtile bump below inflate `count`. The A.5 auto-search's
    // SMEM-shortfall term is (requestedCount - reduced count) x bytes; sourcing
    // requestedCount post-floor would book phantom shortfall against exactly
    // the partitioned variants the floor applies to.
    buf.requestedCount = buf.count;
    if (loopHasPartMMA && kind == ttg::MemoryKind::SMEM) {
      // Restrict the depth-2 floor to SMEM rings actually consumed by the
      // partitioned MMA (walking through transparent memdesc views). Other
      // SMEM buffers in the loop — e.g. epilogue staging — keep their
      // lifetime-derived count so we don't over-allocate SMEM.
      llvm::DenseSet<unsigned> seen;
      seen.insert(node.id);
      if (bufferReachesPartMMA(loop, node.id, plan, seen))
        buf.count = std::max<unsigned>(buf.count, 2u);
    }
    // No artificial minimum: trust the lifetime-based count from
    // `computeBufferCount`. Earlier code applied `std::max(count, 3u)`
    // for SMEM ("at least 3 for async copy pipelining") which inflated
    // every load to triple-buffered, often exceeding the SMEM budget.
    // The schedule's lifetime analysis already guarantees correctness;
    // perf-vs-fit is decided by `reduceBuffersForGlobalBudget`. See
    // issue 001_annotation_smem_overflow.

    // Pass A.7-M4: descriptor_store staging buffers that we'll subtile
    // need count>=2 (double-buffered) so the emitter can issue the next
    // local_store while the prior TMA store is in flight — matches the
    // blackwell_gemm_ws tutorial overlap pattern. extractBufferShape
    // already shrank the shape; bump count here, after computeBufferCount
    // overwrote whatever it had set.
    if (getEpilogueSubtileForOp(node.op) > 1)
      buf.count = std::max<unsigned>(buf.count, 2u);

    loop.buffers.push_back(buf);
    node.producesBuffer = bufId;

    if (buf.count > 1)
      dataBufferIds.push_back(bufId);

    llvm::DenseSet<unsigned> markedConsumers;
    for (const auto &edge : loop.edges) {
      if (edge.srcId == node.id && markedConsumers.insert(edge.dstId).second)
        loop.nodes[edge.dstId].consumesBuffers.push_back(bufId);
    }
  }

  // Equalize co-consumed buffer depths: buffers that feed the same
  // consumer op (e.g., A and B tiles both feeding MMA) must have the
  // same depth. Otherwise the shallower buffer limits the pipeline
  // depth and the deeper buffer wastes SMEM.
  //
  // Walk upstream from each node to collect all SMEM buffers it
  // transitively consumes (through NONE-pipeline intermediaries like
  // memdesc_trans), then equalize their depths.
  for (const auto &node : loop.nodes) {
    // Only equalize for pipeline ops that consume multiple buffers.
    if (node.pipeline == ttg::HWPipeline::NONE)
      continue;

    // Collect all SMEM buffers reachable upstream through edges.
    llvm::SmallVector<unsigned> upstreamBufs;
    llvm::SmallVector<unsigned> worklist;
    llvm::DenseSet<unsigned> visited;
    worklist.push_back(node.id);
    visited.insert(node.id);
    while (!worklist.empty()) {
      unsigned cur = worklist.pop_back_val();
      const auto &curNode = loop.nodes[cur];
      // If this node produces an SMEM buffer, collect it.
      if (curNode.producesBuffer != UINT_MAX &&
          curNode.producesBuffer < loop.buffers.size() &&
          loop.buffers[curNode.producesBuffer].kind == ttg::MemoryKind::SMEM)
        upstreamBufs.push_back(curNode.producesBuffer);
      // Walk upstream through predecessors (NONE-pipeline only, to
      // avoid crossing pipeline boundaries).
      for (const auto &edge : loop.edges) {
        if (edge.dstId != cur || edge.distance > 0)
          continue;
        const auto &pred = loop.nodes[edge.srcId];
        if (pred.pipeline != ttg::HWPipeline::NONE &&
            pred.pipeline != ttg::HWPipeline::TMA)
          continue;
        if (visited.insert(edge.srcId).second)
          worklist.push_back(edge.srcId);
      }
    }

    if (upstreamBufs.size() <= 1)
      continue;

    unsigned maxDepth = 0;
    for (unsigned bufId : upstreamBufs)
      maxDepth = std::max(maxDepth, loop.buffers[bufId].count);
    for (unsigned bufId : upstreamBufs) {
      if (loop.buffers[bufId].count != maxDepth) {
        LLVM_DEBUG(llvm::dbgs() << "[Step3] Equalized buf" << bufId
                                << " depth from " << loop.buffers[bufId].count
                                << " to " << maxDepth << " (co-consumed by "
                                << node.op->getName().getStringRef() << ")\n");
        loop.buffers[bufId].count = maxDepth;
      }
    }
  }

  for (unsigned dataBufId : dataBufferIds) {
    unsigned barId = loop.buffers.size();
    ttg::ScheduleBuffer bar;
    bar.id = barId;
    bar.kind = ttg::MemoryKind::BARRIER;
    bar.count = loop.buffers[dataBufId].count;
    bar.defOp = loop.buffers[dataBufId].defOp;
    bar.pairedBufferId = dataBufId;
    loop.buffers[dataBufId].pairedBufferId = barId;
    loop.buffers.push_back(bar);
  }
}

// ============================================================================
// Step 4.6: Global Memory Budget Check and Reduction
// ============================================================================

// Blackwell sm_100 TMEM budget. Logical capacity is 128 lanes × 512 cols ×
// 4 bytes/col = 256KB.
constexpr int64_t kTmemBudgetBytes = 128 * 512 * 4;

// Forward decl — defined under Step 4.5 below; called by reduceBuffersForBudget
// to refresh PhysicalBuffer sizes after a depth reduction.
static void buildPhysicalBuffers(ttg::ScheduleLoop &loop);

/// Compute total SMEM/TMEM usage. Buffers in the same merge group share
/// a physical allocation sized to the largest member at the deepest
/// count, so we charge each group exactly once via its PhysicalBuffer.
/// Unmerged data buffers and all BARRIER buffers (always SMEM) are
/// charged individually.
static int64_t computeTotalMemory(const ttg::ScheduleLoop &loop,
                                  ttg::MemoryKind targetKind) {
  int64_t total = 0;

  // Charge each materialized physical buffer once.
  for (const auto &pb : loop.physicalBuffers) {
    bool isTarget = (pb.kind == targetKind);
    if (targetKind == ttg::MemoryKind::SMEM &&
        pb.kind == ttg::MemoryKind::BARRIER)
      isTarget = true;
    if (isTarget)
      total += pb.totalBytes();
  }

  // Charge unmerged buffers (mergeGroupId == UINT_MAX) directly.
  for (const auto &buf : loop.buffers) {
    if (buf.mergeGroupId != UINT_MAX)
      continue;
    bool isTarget = (buf.kind == targetKind);
    if (targetKind == ttg::MemoryKind::SMEM &&
        buf.kind == ttg::MemoryKind::BARRIER)
      isTarget = true;
    if (!isTarget)
      continue;
    if (buf.kind != ttg::MemoryKind::BARRIER &&
        (buf.shape.empty() || buf.elementBitWidth == 0))
      continue;
    total += buf.totalBytes();
  }
  return total;
}

static int64_t computeTotalSmem(const ttg::ScheduleLoop &loop) {
  return computeTotalMemory(loop, ttg::MemoryKind::SMEM);
}
static int64_t computeTotalTmem(const ttg::ScheduleLoop &loop) {
  return computeTotalMemory(loop, ttg::MemoryKind::TMEM);
}

/// Compute the buffer lifetime (in cycles) for a given producer node.
/// Walks transitively through transparent view ops (same as
/// walkLastConsumerEnd) so the lifetime is consistent with the count
/// computed by computeBufferCount.
static int computeBufferLifetime(const ttg::ScheduleLoop &loop,
                                 unsigned producerNodeId) {
  // Occupancy starts at the TMA load issue for a TMA-loaded ring (matches
  // computeBufferCount / bufferOccupancyStart), so the post-reduction II
  // recompute sees the same resident span the depth was derived from.
  int prodCycle = bufferOccupancyStart(loop, producerNodeId);
  llvm::DenseSet<unsigned> seen;
  int lastConsumerEnd =
      walkLastConsumerEnd(loop, producerNodeId,
                          loop.getNode(producerNodeId).cycle, loop.II, 0, seen);
  return lastConsumerEnd - prodCycle;
}

/// Cost (design doc §1437-1477): kernel time increase per byte saved by
/// reducing this buffer's depth by 1. Lower = greedily reduce first.
///
/// new_lifetime_bound = (count - 1) × II. If lifetime exceeds it, the
/// producer must stall and effective II grows; otherwise depth reduction
/// is free of latency impact (ii_increase = 0).
///
/// time_increase = ii_increase × tripCount  (loop region)
///               = ii_increase             (non-loop region — single pass)
/// cost          = time_increase / size_bytes_saved
static double kernelTimeCost(const ttg::ScheduleLoop &loop,
                             const ttg::ScheduleBuffer &buf) {
  if (buf.count <= 1 || buf.kind == ttg::MemoryKind::BARRIER)
    return std::numeric_limits<double>::infinity();
  if (loop.II <= 0)
    return std::numeric_limits<double>::infinity();
  int lifetime = buf.liveEnd - buf.liveStart;
  int newCount = static_cast<int>(buf.count) - 1;
  int newLifetimeBound = newCount * loop.II;
  int iiIncrease = 0;
  if (lifetime > newLifetimeBound) {
    int newII = (lifetime + newCount - 1) / newCount;
    iiIncrease = newII - loop.II;
  }
  int tc = loop.tripCount > 0 ? loop.tripCount : 1;
  double timeIncrease = static_cast<double>(iiIncrease) * tc;
  int64_t saved = buf.sizeBytes();
  if (saved <= 0)
    return std::numeric_limits<double>::infinity();
  return timeIncrease / static_cast<double>(saved);
}

/// Build co-consumed buffer groups: buffers that transitively feed the
/// same pipeline op must have the same depth.
static llvm::SmallVector<llvm::SmallVector<unsigned>>
buildCoConsumedGroups(const ttg::ScheduleLoop &loop) {
  // Map each SMEM buffer to a group ID via union-find.
  llvm::DenseMap<unsigned, unsigned> bufToGroup;
  unsigned nextGroup = 0;

  for (const auto &node : loop.nodes) {
    if (node.pipeline == ttg::HWPipeline::NONE)
      continue;
    // Walk upstream to collect all SMEM buffers feeding this node.
    llvm::SmallVector<unsigned> upstreamBufs;
    llvm::SmallVector<unsigned> worklist = {node.id};
    llvm::DenseSet<unsigned> visited = {node.id};
    while (!worklist.empty()) {
      unsigned cur = worklist.pop_back_val();
      const auto &curNode = loop.nodes[cur];
      if (curNode.producesBuffer != UINT_MAX &&
          curNode.producesBuffer < loop.buffers.size() &&
          loop.buffers[curNode.producesBuffer].kind == ttg::MemoryKind::SMEM)
        upstreamBufs.push_back(curNode.producesBuffer);
      for (const auto &edge : loop.edges) {
        if (edge.dstId != cur || edge.distance > 0)
          continue;
        const auto &pred = loop.nodes[edge.srcId];
        if (pred.pipeline != ttg::HWPipeline::NONE &&
            pred.pipeline != ttg::HWPipeline::TMA)
          continue;
        if (visited.insert(edge.srcId).second)
          worklist.push_back(edge.srcId);
      }
    }
    if (upstreamBufs.size() <= 1)
      continue;
    // Union all upstream buffers into the same group. Collect all
    // existing group IDs, pick the smallest, and rewrite all members
    // of every touched group to use that ID (transitive merge).
    llvm::DenseSet<unsigned> existingGroups;
    for (unsigned bufId : upstreamBufs) {
      auto it = bufToGroup.find(bufId);
      if (it != bufToGroup.end())
        existingGroups.insert(it->second);
    }
    unsigned mergedGroupId;
    if (existingGroups.empty()) {
      mergedGroupId = nextGroup++;
    } else {
      mergedGroupId =
          *std::min_element(existingGroups.begin(), existingGroups.end());
      // Rewrite all buffers in the other groups to the merged ID.
      if (existingGroups.size() > 1) {
        for (auto &[bufId, gid] : bufToGroup) {
          if (existingGroups.count(gid))
            gid = mergedGroupId;
        }
      }
    }
    for (unsigned bufId : upstreamBufs)
      bufToGroup[bufId] = mergedGroupId;
  }

  // Collect groups.
  llvm::DenseMap<unsigned, llvm::SmallVector<unsigned>> groupMap;
  for (auto &[bufId, gid] : bufToGroup)
    groupMap[gid].push_back(bufId);
  llvm::SmallVector<llvm::SmallVector<unsigned>> groups;
  for (auto &[gid, members] : groupMap)
    groups.push_back(std::move(members));
  return groups;
}

/// Reduce `bestIdx` together with every buffer it must stay equal-depth with,
/// to `newDepth`. That set is the transitive closure over two relations:
///   - co-consumed group: buffers feeding the same pipeline op share a ring
///     depth;
///   - merge group: buffers sharing one physical allocation, whose footprint is
///     max(member.count) and whose members must stay equal for the emitter's
///     reuse= aliasing (mergeNonOverlappingBuffers only groups equal counts).
/// Reducing a single member would leave the physical footprint unchanged (so
/// the budget loop would keep hammering that one member down to 1) and break
/// the equal-count invariant. Paired barriers follow their data buffer.
static void reduceBufferGroup(
    ttg::ScheduleLoop &loop, unsigned bestIdx,
    const llvm::SmallVector<llvm::SmallVector<unsigned>> &coGroups,
    const llvm::DenseMap<unsigned, unsigned> &bufToGroupIdx,
    unsigned newDepth) {
  llvm::DenseSet<unsigned> toReduce;
  llvm::SmallVector<unsigned> work;
  work.push_back(bestIdx);
  while (!work.empty()) {
    unsigned b = work.pop_back_val();
    if (b >= loop.buffers.size() || !toReduce.insert(b).second)
      continue;
    // Co-consumed peers (same ring depth).
    auto git = bufToGroupIdx.find(b);
    if (git != bufToGroupIdx.end())
      for (unsigned m : coGroups[git->second])
        work.push_back(m);
    // Merge-group peers (same physical allocation).
    unsigned mg = loop.buffers[b].mergeGroupId;
    if (mg != UINT_MAX)
      for (unsigned j = 0; j < loop.buffers.size(); ++j)
        if (loop.buffers[j].mergeGroupId == mg)
          work.push_back(j);
  }
  for (unsigned b : toReduce) {
    if (loop.buffers[b].count > newDepth) {
      loop.buffers[b].count = newDepth;
      unsigned barId = loop.buffers[b].pairedBufferId;
      if (barId != UINT_MAX)
        loop.buffers[barId].count = newDepth;
    }
  }
}

/// Step 4.6: If buffer allocation exceeds SMEM/TMEM budget, greedily reduce
/// buffer depths using the kernel_time_cost metric from the design doc.
/// Co-consumed buffers (feeding the same pipeline op) are reduced together.
/// After reduction, recompute II from the tightest buffer constraint:
///   new_II = max over reduced buffers of ceil(lifetime / new_depth).
/// The schedule (op placement) stays fixed — only II and buffer depths change.
static bool reduceBuffersForBudget(ttg::ScheduleLoop &loop,
                                   int64_t smemReserved = 0) {
  // Build co-consumed groups so we reduce them together.
  auto coGroups = buildCoConsumedGroups(loop);
  // Map bufId → group index for quick lookup.
  llvm::DenseMap<unsigned, unsigned> bufToGroupIdx;
  for (unsigned g = 0; g < coGroups.size(); ++g)
    for (unsigned bufId : coGroups[g])
      bufToGroupIdx[bufId] = g;

  int originalII = loop.II;

  int64_t effectiveSmemBudget = kSmemBudgetBytes() - smemReserved;
  if (smemReserved > 0) {
    LLVM_DEBUG(llvm::dbgs()
               << "[Step4.6] SMEM reserved by other regions: " << smemReserved
               << " B, effective budget: " << effectiveSmemBudget << " B\n");
  }

  // SMEM reduction: greedily reduce the cheapest buffer first.
  // When a buffer is in a co-consumed group, reduce the entire group.
  LLVM_DEBUG({
    llvm::dbgs() << "[Step4.6] Total SMEM=" << computeTotalSmem(loop)
                 << " budget=" << effectiveSmemBudget << "\n";
    for (unsigned i = 0; i < loop.buffers.size(); ++i) {
      const auto &buf = loop.buffers[i];
      llvm::dbgs() << "[Step4.6]   buf" << i << " kind=" << (int)buf.kind
                   << " count=" << buf.count << " size=" << buf.sizeBytes()
                   << "B\n";
    }
  });
  while (computeTotalSmem(loop) > effectiveSmemBudget) {
    int bestIdx = -1;
    double bestCost = std::numeric_limits<double>::infinity();
    for (unsigned i = 0; i < loop.buffers.size(); ++i) {
      const auto &buf = loop.buffers[i];
      if (buf.kind != ttg::MemoryKind::SMEM || buf.count <= 1)
        continue;
      double cost = kernelTimeCost(loop, buf);
      if (cost < bestCost) {
        bestCost = cost;
        bestIdx = i;
      }
    }
    if (bestIdx < 0)
      break;
    unsigned newDepth = loop.buffers[bestIdx].count - 1;
    // Reduce bestIdx together with its co-consumed AND merge-group peers, so
    // the physical footprint actually drops and the equal-count invariants
    // hold.
    reduceBufferGroup(loop, bestIdx, coGroups, bufToGroupIdx, newDepth);
    LLVM_DEBUG(llvm::dbgs()
               << "[Step4.6] Reduced SMEM buf" << bestIdx
               << " (+ co-consumed/merge peers) to count=" << newDepth << "\n");
    // Refresh physical buffers so the next computeTotalSmem() reflects the
    // reduced logical count. Without this the merge-group footprint stays
    // frozen at the pre-reduction depth, the total never drops below budget,
    // and the loop over-reduces every ring to count=1 — collapsing the pipeline
    // to a serial (non-buffered) schedule.
    buildPhysicalBuffers(loop);
  }

  // TMEM reduction
  while (computeTotalTmem(loop) > kTmemBudgetBytes) {
    int bestIdx = -1;
    double bestCost = std::numeric_limits<double>::infinity();
    for (unsigned i = 0; i < loop.buffers.size(); ++i) {
      auto &buf = loop.buffers[i];
      if (buf.kind != ttg::MemoryKind::TMEM || buf.count <= 1)
        continue;
      double cost = kernelTimeCost(loop, buf);
      if (cost < bestCost) {
        bestCost = cost;
        bestIdx = i;
      }
    }
    if (bestIdx < 0)
      break;
    unsigned newDepth = loop.buffers[bestIdx].count - 1;
    reduceBufferGroup(loop, bestIdx, coGroups, bufToGroupIdx, newDepth);
    LLVM_DEBUG(llvm::dbgs()
               << "[Step4.6] Reduced TMEM buf" << bestIdx
               << " (+ co-consumed/merge peers) to count=" << newDepth << "\n");
    // Refresh physical buffers so the next computeTotalTmem() reflects the
    // reduced logical count (see the SMEM loop above).
    buildPhysicalBuffers(loop);
  }

  // Recompute II from the reduced buffer depths:
  //   new_II = max over buffers of ceil(lifetime / depth).
  // For a loop-carried buffer (consumer distance d > 0) the lifetime itself
  // grows with II -- lastConsumerEnd includes d*II -- so a single pass using
  // lifetimes measured at the old II under-estimates II and can let the loader
  // reclaim a slot before its loop-carried consumer finishes. Iterate to a
  // fixed point: set the trial II, recompute lifetimes AT that II, take the
  // tightest ceil(lifetime/depth), repeat. II only increases, so this
  // converges; the iteration cap guards the depth <= d case (no feasible II --
  // the budget check below then reports the residual overflow).
  int newII = originalII;
  for (int iter = 0; iter < 64; ++iter) {
    loop.II = newII;
    int trialII = originalII;
    for (unsigned i = 0; i < loop.buffers.size(); ++i) {
      auto &buf = loop.buffers[i];
      if (buf.kind == ttg::MemoryKind::BARRIER ||
          buf.kind == ttg::MemoryKind::Register || buf.count <= 0)
        continue;
      int lifetime = -1;
      for (const auto &node : loop.nodes)
        if (node.producesBuffer == buf.id) {
          lifetime = computeBufferLifetime(loop, node.id);
          break;
        }
      if (lifetime < 0)
        continue;
      trialII = std::max(
          trialII, static_cast<int>((lifetime + buf.count - 1) / buf.count));
    }
    if (trialII == newII)
      break;
    newII = trialII;
  }

  if (newII != originalII) {
    LLVM_DEBUG(llvm::dbgs()
               << "[Step4.6] Raising II from " << originalII << " to " << newII
               << " due to buffer depth reduction\n");
    loop.II = newII;
    loop.maxStage = 0;
    // Recompute per-node stage with the new II — without this, node.stage
    // keeps the value from the initial Rau's run (computed with the old
    // smaller II), producing nonsense like stage=23 when maxStage=0.
    for (auto &node : loop.nodes) {
      node.stage = node.cycle / newII;
      loop.maxStage = std::max(loop.maxStage, node.stage);
    }
    LLVM_DEBUG(llvm::dbgs()
               << "[Step4.6] New maxStage=" << loop.maxStage << "\n");
  }

  int64_t smemUsed = computeTotalSmem(loop);
  int64_t tmemUsed = computeTotalTmem(loop);
  bool smemOk = smemUsed <= kSmemBudgetBytes();
  bool tmemOk = tmemUsed <= kTmemBudgetBytes;
  LLVM_DEBUG(llvm::dbgs() << "[Step4.6] Budget: SMEM " << smemUsed << "/"
                          << kSmemBudgetBytes()
                          << (smemOk ? " OK" : " EXCEEDED") << ", TMEM "
                          << tmemUsed << "/" << kTmemBudgetBytes
                          << (tmemOk ? " OK" : " EXCEEDED") << "\n");
  if (!smemOk || !tmemOk) {
    LLVM_DEBUG(llvm::dbgs()
               << "[Step4.6] WARNING: memory budget exceeded"
               << " (all reducible buffers at count=1). "
               << "SMEM: " << smemUsed << "/" << kSmemBudgetBytes()
               << ", TMEM: " << tmemUsed << "/" << kTmemBudgetBytes << "\n");
  }
  return smemOk && tmemOk;
}

/// Step 4.6 (global): All loops in the function share the same SMEM pool.
/// `reduceBuffersForBudget` runs per-loop and only knows about its own
/// buffers (with optional ancestor reservation). When sibling/cousin loops
/// independently fit but their SUM exceeds the SMEM budget, every per-loop
/// check passes yet runtime fails (see issue 001_annotation_smem_overflow:
/// inner k-loop's 192 KB + outer persistent-loop's 128 KB output staging =
/// 320 KB > 232 KB).
///
/// This function runs after all per-loop checks and reduces buffer depths
/// across loops jointly until the global SMEM total fits the budget.
/// Reduction picks the cheapest buffer (lowest kernelTimeCost) from any
/// loop. After reduction the per-loop II is recomputed in the same way as
/// the per-loop reducer.
static void reduceBuffersForGlobalBudget(ttg::ScheduleGraph &graph) {
  auto totalSmem = [&]() {
    int64_t t = 0;
    for (const auto &loop : graph.loops)
      t += computeTotalSmem(loop);
    return t;
  };

  int64_t initialTotal = totalSmem();
  LLVM_DEBUG({
    llvm::dbgs() << "[Step4.6-Global] Initial total SMEM=" << initialTotal
                 << " (sum across " << graph.loops.size()
                 << " loops), budget=" << kSmemBudgetBytes() << "\n";
    for (unsigned li = 0; li < graph.loops.size(); ++li) {
      auto &loop = graph.loops[li];
      llvm::dbgs() << "[Step4.6-Global]   loop" << li
                   << " smem=" << computeTotalSmem(loop) << " buffers:\n";
      for (unsigned bi = 0; bi < loop.buffers.size(); ++bi) {
        const auto &buf = loop.buffers[bi];
        llvm::dbgs() << "[Step4.6-Global]     buf" << bi
                     << " kind=" << (int)buf.kind << " count=" << buf.count
                     << " size=" << buf.sizeBytes() << "B\n";
      }
    }
  });
  if (initialTotal <= kSmemBudgetBytes()) {
    LLVM_DEBUG(llvm::dbgs() << "[Step4.6-Global] Already fits, skipping\n");
    return;
  }

  LLVM_DEBUG(llvm::dbgs() << "[Step4.6-Global] Applying global reduction\n");

  // Greedy: at each step, pick the cheapest reducible SMEM buffer in any
  // loop and decrement its count. Stop when fits, or when no buffer can
  // be reduced further.
  while (totalSmem() > kSmemBudgetBytes()) {
    int bestLoopIdx = -1;
    int bestBufIdx = -1;
    double bestCost = std::numeric_limits<double>::infinity();
    for (unsigned li = 0; li < graph.loops.size(); ++li) {
      auto &loop = graph.loops[li];
      for (unsigned bi = 0; bi < loop.buffers.size(); ++bi) {
        const auto &buf = loop.buffers[bi];
        if (buf.kind != ttg::MemoryKind::SMEM || buf.count <= 1)
          continue;
        double cost = kernelTimeCost(loop, buf);
        if (cost < bestCost) {
          bestCost = cost;
          bestLoopIdx = li;
          bestBufIdx = bi;
        }
      }
    }
    if (bestLoopIdx < 0)
      break; // nothing left to reduce.

    auto &loop = graph.loops[bestLoopIdx];
    auto &buf = loop.buffers[bestBufIdx];
    unsigned newDepth = buf.count - 1;
    buf.count = newDepth;
    if (buf.pairedBufferId != UINT_MAX)
      loop.buffers[buf.pairedBufferId].count = newDepth;
    LLVM_DEBUG(llvm::dbgs() << "[Step4.6-Global] Reduced loop" << bestLoopIdx
                            << "/buf" << bestBufIdx << " to count=" << newDepth
                            << " (cost=" << bestCost
                            << ", new total=" << totalSmem() << ")\n");
    // Refresh PhysicalBuffers after a depth change so computeTotalSmem
    // reflects the reduction.
    buildPhysicalBuffers(loop);
  }

  // Recompute II per loop based on new buffer depths.
  for (auto &loop : graph.loops) {
    int originalII = loop.II;
    int newII = originalII;
    for (unsigned i = 0; i < loop.buffers.size(); ++i) {
      auto &buf = loop.buffers[i];
      if (buf.kind == ttg::MemoryKind::BARRIER ||
          buf.kind == ttg::MemoryKind::Register || buf.count <= 0)
        continue;
      int lifetime = -1;
      for (const auto &node : loop.nodes) {
        if (node.producesBuffer == buf.id) {
          lifetime = computeBufferLifetime(loop, node.id);
          break;
        }
      }
      if (lifetime < 0)
        continue;
      int requiredII = (lifetime + buf.count - 1) / buf.count;
      newII = std::max(newII, requiredII);
    }
    if (newII != originalII) {
      LLVM_DEBUG(llvm::dbgs() << "[Step4.6-Global] Loop " << loop.id
                              << ": raising II from " << originalII << " to "
                              << newII << " due to global buffer reduction\n");
      loop.II = newII;
      loop.maxStage = 0;
      for (auto &node : loop.nodes) {
        node.stage = node.cycle / newII;
        loop.maxStage = std::max(loop.maxStage, node.stage);
      }
    }
  }

  int64_t finalTotal = totalSmem();
  LLVM_DEBUG(llvm::dbgs() << "[Step4.6-Global] Final SMEM=" << finalTotal << "/"
                          << kSmemBudgetBytes()
                          << (finalTotal <= kSmemBudgetBytes()
                                  ? " OK"
                                  : " STILL EXCEEDED")
                          << "\n");
}

// ============================================================================
// Step 4.5: Lifetime-Aware Buffer Merging
// ============================================================================

/// Faithful port of design doc §1156-1177 `intervals_overlap_modular`:
/// project each interval onto [0, II), split if it wraps, then test all
/// (a-half, b-half) pairs for plain interval overlap.
static bool intervalsOverlapModularSingle(int aStart, int aEnd, int bStart,
                                          int bEnd, int II) {
  if (II <= 0)
    return true;
  // Empty intervals can't overlap anything.
  if (aEnd <= aStart || bEnd <= bStart)
    return false;

  auto mod = [II](int x) {
    int r = x % II;
    return r < 0 ? r + II : r;
  };
  int aS = mod(aStart);
  int aE = mod(aEnd);
  int bS = mod(bStart);
  int bE = mod(bEnd);
  // A live interval whose duration is >= II covers the entire ring.
  if (aEnd - aStart >= II || bEnd - bStart >= II)
    return true;

  llvm::SmallVector<std::pair<int, int>, 2> aHalves;
  if (aS < aE)
    aHalves.push_back({aS, aE});
  else if (aS > aE) {
    aHalves.push_back({aS, II});
    aHalves.push_back({0, aE});
  } else {
    // aS == aE with non-empty original ⇒ wraps fully.
    return true;
  }
  llvm::SmallVector<std::pair<int, int>, 2> bHalves;
  if (bS < bE)
    bHalves.push_back({bS, bE});
  else if (bS > bE) {
    bHalves.push_back({bS, II});
    bHalves.push_back({0, bE});
  } else {
    return true;
  }
  for (auto [s1, e1] : aHalves)
    for (auto [s2, e2] : bHalves)
      if (s1 < e2 && s2 < e1)
        return true;
  return false;
}

/// Faithful port of design doc §1180-1203 `any_instances_overlap`.
/// For each (d1, d2) pair of in-flight buffer instances, shift interval B
/// by (d2 - d1) * II and test for modular overlap. Two resources can share
/// a physical buffer only if NO (d1, d2) pair produces overlap.
static bool anyInstancesOverlap(int aStart, int aEnd, int bStart, int bEnd,
                                unsigned aDepth, unsigned bDepth, int II) {
  if (II <= 0)
    return true;
  for (unsigned d1 = 0; d1 < std::max(1u, aDepth); ++d1) {
    for (unsigned d2 = 0; d2 < std::max(1u, bDepth); ++d2) {
      int offset = (static_cast<int>(d2) - static_cast<int>(d1)) * II;
      if (intervalsOverlapModularSingle(aStart, aEnd, bStart + offset,
                                        bEnd + offset, II))
        return true;
    }
  }
  return false;
}

/// Compute and store [liveStart, liveEnd) for every data buffer in the loop.
/// Lifetime is producer cycle → max(consumer.cycle + consumer.selfLatency)
/// across direct consumer edges, with loop-carried edges adjusted by
/// distance × II. Paired barriers inherit the data buffer's interval
/// (per design doc §215).
static void computeBufferLifetimes(ttg::ScheduleLoop &loop) {
  if (loop.II <= 0)
    return;
  for (auto &buf : loop.buffers) {
    if (buf.kind == ttg::MemoryKind::BARRIER ||
        buf.kind == ttg::MemoryKind::Register)
      continue;
    for (const auto &node : loop.nodes) {
      if (node.producesBuffer != buf.id)
        continue;
      // Occupancy starts at the TMA load issue for a TMA-loaded ring (see
      // bufferOccupancyStart), not the local_alloc's data-ready cycle. Keeps
      // the merge-analysis live interval consistent with the buffer count.
      buf.liveStart = bufferOccupancyStart(loop, node.id);
      // Walk transitively through transparent view ops (memdesc_trans /
      // memdesc_subview) so the buffer's live range reaches the actual
      // MMA / load / store that holds the SMEM, not just the metadata
      // rebind that the producer feeds directly.
      llvm::DenseSet<unsigned> seen;
      seen.insert(node.id);
      buf.liveEnd =
          walkLastConsumerEnd(loop, node.id, node.cycle, loop.II, 0, seen);
      break;
    }
  }
  // Mirror data-buffer intervals onto their paired barriers.
  for (auto &bar : loop.buffers) {
    if (bar.kind != ttg::MemoryKind::BARRIER)
      continue;
    if (bar.pairedBufferId == UINT_MAX)
      continue;
    const auto &data = loop.buffers[bar.pairedBufferId];
    bar.liveStart = data.liveStart;
    bar.liveEnd = data.liveEnd;
  }
}

/// Cycle-freedom check (design doc §1129-1137 / §1216): merging buffers A
/// and B adds an implicit edge "last_consumer_of_A happens-before
/// producer_of_B". Reject the merge if it would create a cycle in the
/// node-level dependency graph.
///
/// We model the merge as a candidate edge (last_consumer(B'), producer(A))
/// added per pair, where (A, B') ranges over (existing group members,
/// candidate). Run a forward reachability from producer(A) over all real
/// edges PLUS the prospective merge edges; if producer(B') is reachable
/// before the new edge is added the other direction, we'd close a cycle.
static bool mergeIntroducesCycle(const ttg::ScheduleLoop &loop,
                                 llvm::ArrayRef<unsigned> groupMembers,
                                 unsigned candidate) {
  // Collect (producer, lastConsumer) per buffer in {groupMembers + candidate}.
  auto findProducer = [&](unsigned bufId) -> unsigned {
    for (const auto &n : loop.nodes)
      if (n.producesBuffer == bufId)
        return n.id;
    return UINT_MAX;
  };
  auto lastConsumers = [&](unsigned bufId) {
    llvm::SmallVector<unsigned, 4> result;
    unsigned prodId = findProducer(bufId);
    if (prodId == UINT_MAX)
      return result;
    for (const auto &e : loop.edges)
      if (e.srcId == prodId)
        result.push_back(e.dstId);
    return result;
  };

  // Build adjacency for plain DDG (intra-iteration edges only — cross-
  // iteration edges close their own loops, which is fine).
  llvm::DenseMap<unsigned, llvm::SmallVector<unsigned, 4>> adj;
  for (const auto &e : loop.edges)
    if (e.distance == 0)
      adj[e.srcId].push_back(e.dstId);

  // Collect candidate-induced edges: for every existing member M and the
  // candidate C, both directions of "last_consumer happens-before producer"
  // are added as additional edges to test. Coloring will pick a serial
  // order, but for the cycle test, both possibilities are checked.
  llvm::SmallVector<std::pair<unsigned, unsigned>, 8> proposed;
  auto addPair = [&](unsigned aBuf, unsigned bBuf) {
    unsigned bProd = findProducer(bBuf);
    if (bProd == UINT_MAX)
      return;
    for (unsigned cons : lastConsumers(aBuf))
      proposed.push_back({cons, bProd});
  };
  for (unsigned m : groupMembers) {
    addPair(m, candidate);
    addPair(candidate, m);
  }

  // BFS from each proposed edge's source over (real edges + all proposed
  // edges except itself); a cycle exists iff we can reach back to itself.
  for (size_t i = 0; i < proposed.size(); ++i) {
    auto [src, dst] = proposed[i];
    llvm::DenseSet<unsigned> visited;
    llvm::SmallVector<unsigned, 16> stack{dst};
    while (!stack.empty()) {
      unsigned u = stack.pop_back_val();
      if (!visited.insert(u).second)
        continue;
      if (u == src)
        return true;
      for (unsigned v : adj.lookup(u))
        stack.push_back(v);
      for (size_t j = 0; j < proposed.size(); ++j)
        if (j != i && proposed[j].first == u)
          stack.push_back(proposed[j].second);
    }
  }
  return false;
}

/// Cost guard (design doc §1418-1429): merging is only beneficial when
/// max(size) × max(count) < sum(size × count). Otherwise, the physical
/// buffer (sized to the largest member with the deepest count) wastes
/// more memory than separate allocations.
static bool shouldMerge(const ttg::ScheduleLoop &loop,
                        llvm::ArrayRef<unsigned> groupMembers,
                        unsigned candidate) {
  int64_t separateCost = 0;
  int64_t maxSize = 0;
  unsigned maxCount = 0;
  auto accum = [&](unsigned bufId) {
    const auto &b = loop.buffers[bufId];
    int64_t sz = b.sizeBytes();
    separateCost += sz * static_cast<int64_t>(b.count);
    maxSize = std::max(maxSize, sz);
    maxCount = std::max(maxCount, b.count);
  };
  for (unsigned m : groupMembers)
    accum(m);
  accum(candidate);
  int64_t mergedCost = maxSize * static_cast<int64_t>(maxCount);
  return mergedCost < separateCost;
}

/// Materialize PhysicalBuffer entries from each merge group. Per design
/// doc §1140-1147: physical size = max(member.sizeBytes), physical count =
/// max(member.count).
static void buildPhysicalBuffers(ttg::ScheduleLoop &loop) {
  loop.physicalBuffers.clear();
  llvm::DenseMap<unsigned, unsigned> groupToPhys;
  for (const auto &buf : loop.buffers) {
    if (buf.mergeGroupId == UINT_MAX)
      continue;
    auto it = groupToPhys.find(buf.mergeGroupId);
    if (it == groupToPhys.end()) {
      ttg::PhysicalBuffer pb;
      pb.id = buf.mergeGroupId;
      pb.kind = buf.kind;
      pb.sizeBytes = buf.sizeBytes();
      pb.count = buf.count;
      pb.memberBufferIds.push_back(buf.id);
      groupToPhys[buf.mergeGroupId] = loop.physicalBuffers.size();
      loop.physicalBuffers.push_back(std::move(pb));
    } else {
      auto &pb = loop.physicalBuffers[it->second];
      pb.sizeBytes = std::max(pb.sizeBytes, buf.sizeBytes());
      pb.count = std::max(pb.count, buf.count);
      pb.memberBufferIds.push_back(buf.id);
    }
  }
}

/// Step 4.5: Merge buffers with non-overlapping lifetimes.
/// Greedy interval-graph coloring with three guards:
///   1. Same storage kind (SMEM only merges with SMEM).
///   2. No modular interval overlap across all (d1, d2) buffer instances.
///   3. should_merge cost guard — never inflate memory by merging.
///   4. Cycle-freedom — never introduce a deadlock-prone dependency.
static void mergeNonOverlappingBuffers(ttg::ScheduleLoop &loop) {
  if (loop.II <= 0)
    return;
  computeBufferLifetimes(loop);

  unsigned nextGroupId = 0;
  llvm::SmallVector<llvm::SmallVector<unsigned, 4>, 4> groups;

  for (unsigned i = 0; i < loop.buffers.size(); ++i) {
    auto &buf = loop.buffers[i];
    if (buf.kind == ttg::MemoryKind::BARRIER ||
        buf.kind == ttg::MemoryKind::Register)
      continue;
    // Skip buffers with zero-length lifetime — they have no producer/
    // consumer pattern we can reason about and shouldn't be merged blindly.
    if (buf.liveEnd == buf.liveStart)
      continue;

    bool merged = false;
    for (unsigned g = 0; g < groups.size(); ++g) {
      bool canMerge = true;
      for (unsigned memberIdx : groups[g]) {
        const auto &member = loop.buffers[memberIdx];
        if (member.kind != buf.kind) {
          canMerge = false;
          break;
        }
        // Size-compatibility: the emitter's `reuse=` only works when the
        // secondary buffer has the same allocation footprint (shape, dtype,
        // count). Without this, packing a 32KB buffer into a 16KB slot
        // (e.g., a 128x64 f32 channel into a 64x128 bf16 SMEM region) corrupts
        // memory. Saw exactly this bug with cross-WG channels in case3 FA
        // when split-pipe partitions caused incompatibly-sized buffers to
        // share the same merge group.
        if (member.shape != buf.shape ||
            member.elementBitWidth != buf.elementBitWidth ||
            member.count != buf.count) {
          canMerge = false;
          break;
        }
        if (anyInstancesOverlap(member.liveStart, member.liveEnd, buf.liveStart,
                                buf.liveEnd, member.count, buf.count,
                                loop.II)) {
          canMerge = false;
          break;
        }
      }
      if (!canMerge)
        continue;
      if (!shouldMerge(loop, groups[g], i)) {
        LLVM_DEBUG(llvm::dbgs()
                   << "[Step4.5] Skip merge buf" << i << " into group " << g
                   << " (cost guard: would inflate)\n");
        continue;
      }
      if (mergeIntroducesCycle(loop, groups[g], i)) {
        LLVM_DEBUG(llvm::dbgs()
                   << "[Step4.5] Skip merge buf" << i << " into group " << g
                   << " (would create dependency cycle)\n");
        continue;
      }
      buf.mergeGroupId = g;
      groups[g].push_back(i);
      merged = true;
      LLVM_DEBUG(llvm::dbgs()
                 << "[Step4.5] Merged buf" << i << " into group " << g
                 << " (live=[" << buf.liveStart << "," << buf.liveEnd << "), "
                 << (buf.kind == ttg::MemoryKind::SMEM ? "SMEM" : "TMEM")
                 << ")\n");
      break;
    }
    if (!merged) {
      buf.mergeGroupId = nextGroupId;
      groups.push_back({i});
      nextGroupId++;
    }
  }

  buildPhysicalBuffers(loop);

  LLVM_DEBUG(llvm::dbgs() << "[Step4.5] " << loop.buffers.size()
                          << " buffers -> " << loop.physicalBuffers.size()
                          << " physical groups\n");
}

// ============================================================================
// Step 4.7: Warp Group Partitioning (latency-aware multi-pipeline clustering)
// ============================================================================

// Barrier-instruction issue costs (cycles the issuing warp is occupied).
// Measured on B200 via third_party/tlx/tools/microbench/cross_wg_handoff.py
// (2026-07-05, tlx.clock64 loops, two 4-warp WGs in one CTA, 2048 iters):
//   named barrier (bar.arrive / bar.sync, 256 threads): 30 cyc one-way —
//     the pre-measurement guess (30) was exact for named barriers.
//   mbarrier arrive, back-to-back on one barrier: ~51 cyc/instruction
//     (incl. ~6 cyc loop overhead) — mbarrier instructions stall the
//     issuing warp ~1.5x longer than named-barrier instructions.
constexpr int kMBarrierIssueCost = 45;
constexpr int kNamedBarrierIssueCost = 30;
// Blended pre-measurement constant, still used by computeSeparationCost's
// legacy coupling metric (greedy pre-clustering) where the barrier kind is
// unknown.
constexpr int kBarrierOverhead = 30;

/// Per-WG warp issue cost added by the barriers each op needs. Each barrier
/// instruction (`barrier_wait`, `barrier_arrive`, `barrier_expect_bytes`,
/// `tcgen05_commit`) is real warp-issued work — not just synchronization. The
/// previous cost model only charged a global `xEdges * 30` term, which under-
/// counted merged-WG layouts: merging MEM into TC removes the cross-WG edge
/// from `xEdges` but the merged warp still issues every barrier itself, so the
/// barrier cost moves from the global penalty into one warp's instruction
/// stream. This helper estimates that per-WG barrier-issue cost so it can be
/// folded into per-WG bottleneck.
///
/// Heuristic per op IN this WG (all mbarrier instructions):
///   TMA load (MEM):      +2 barriers (wait_empty + expect_bytes)
///   MMA (TC):            +2 barriers (operand wait_full × 2 typical)
///   tmem_store (CUDA):   +1 barrier  (tcgen05_commit)
/// Plus, for every cross-WG edge with one endpoint in this WG:
///                        +1 barrier  (wait_full on the consumer side or
///                                     barrier_arrive on the producer side
///                                     when not folded into the MMA's
///                                     `mBarriers` HW-arrival list),
/// priced by the barrier kind insertCrossGroupBarriers will pick for the
/// edge: TC producer → named barrier, anything else → mbarrier.
static int computeWGBarrierCost(
    const SmallVector<unsigned> &nodeIds, const ttg::ScheduleLoop &loop,
    const llvm::SmallDenseMap<unsigned, int> &nodeToWg, int thisWg) {
  int mbarrierInsts = 0;
  int namedInsts = 0;
  llvm::SmallDenseSet<unsigned, 8> nodeSet;
  for (unsigned nid : nodeIds)
    nodeSet.insert(nid);
  // Intrinsic per-op async-handshake barriers, counted for every loop (TC and
  // TC-free alike). Each TMA op needs its expect_bytes + wait mbarriers, each
  // MMA its operand waits, each tmem_store its tcgen05_commit — regardless of
  // partition. These are part of every candidate's steady-state warp-issue
  // stream, so they belong in the barrier cost on whichever WG owns the op.
  for (unsigned nid : nodeIds) {
    const auto &n = loop.nodes[nid];
    int freq = std::max(n.frequencyMultiplier, 1);
    if (n.pipeline == ttg::HWPipeline::TMA) {
      mbarrierInsts += 2 * freq; // wait_empty + expect_bytes
    } else if (n.pipeline == ttg::HWPipeline::TC) {
      mbarrierInsts += 2 * freq; // operand wait_full × ~2
    } else if (n.op && llvm::StringRef(n.op->getName().getStringRef())
                           .contains("tmem_store")) {
      mbarrierInsts += 1 * freq; // tcgen05_commit
    }
  }
  // Cross-WG edge: one wait/arrive on each side. Already counted above some
  // of the operand waits for TC; this adds the explicit cross-WG handshake
  // signals (sem*) that aren't naturally charged via op-pipeline counts.
  for (const auto &edge : loop.edges) {
    auto srcIt = nodeToWg.find(edge.srcId);
    auto dstIt = nodeToWg.find(edge.dstId);
    if (srcIt == nodeToWg.end() || dstIt == nodeToWg.end())
      continue;
    if (srcIt->second == dstIt->second)
      continue;
    int freq = std::max(loop.nodes[edge.srcId].frequencyMultiplier,
                        loop.nodes[edge.dstId].frequencyMultiplier);
    if (srcIt->second == thisWg || dstIt->second == thisWg) {
      // Same kind selection as insertCrossGroupBarriers: TC → named.
      if (loop.nodes[edge.srcId].pipeline == ttg::HWPipeline::TC)
        namedInsts += freq;
      else
        mbarrierInsts += freq;
    }
  }
  return mbarrierInsts * kMBarrierIssueCost +
         namedInsts * kNamedBarrierIssueCost;
}

/// Compute separation cost between each pair of pipelines.
/// Cost = sum of (barrier_overhead / cycle_gap) for each cross-pipeline edge.
/// High cost = tightly coupled (should stay together).
/// Low cost = loosely coupled (safe to separate).
static llvm::DenseMap<std::pair<ttg::HWPipeline, ttg::HWPipeline>, double>
computeSeparationCost(const ttg::ScheduleLoop &loop) {
  llvm::DenseMap<std::pair<ttg::HWPipeline, ttg::HWPipeline>, double> coupling;
  for (const auto &edge : loop.edges) {
    auto pSrc = loop.nodes[edge.srcId].pipeline;
    auto pDst = loop.nodes[edge.dstId].pipeline;
    if (pSrc == pDst || pSrc == ttg::HWPipeline::NONE ||
        pDst == ttg::HWPipeline::NONE)
      continue;
    int cycleGap = loop.nodes[edge.dstId].cycle - loop.nodes[edge.srcId].cycle;
    if (cycleGap <= 0)
      cycleGap = 1;
    coupling[{pSrc, pDst}] += static_cast<double>(kBarrierOverhead) / cycleGap;
  }
  return coupling;
}

/// Per-op effective `selfLatency` when the containing WG has `wgWarps`
/// warps. The base `node.selfLatency` is calibrated for `node.minWarps`
/// (e.g., 4 for SFU/CUDA tile ops). Fewer warps → proportionally more
/// cycles to issue the same total warp-insts:
///
///   effective = base × min_warps / actual_warps        (when actual < min)
///   effective = base                                   (when actual ≥ min)
///
/// Linear scaling (alpha = 1.0) is the analytic assumption from "1 SFU
/// per subpartition, etc.". The actual exponent should be measured per
/// pipe — see study #71. Capping `actual` at `min` avoids over-crediting
/// extra warps beyond the hardware unit count (e.g., 8 warps don't help
/// SFU which is 1 unit per subpartition × 4 subps).
static int effectiveSelfLat(const ttg::ScheduleNode &n, int wgWarps) {
  int base = std::max(n.selfLatency, 1);
  int minW = std::max(n.minWarps, 1);
  int actW = std::max(std::min(wgWarps, minW), 1);
  return base * minW / actW;
}

/// Required WG warp count = max minWarps over the WG's ops. An async-only
/// WG (TMA/MMA, all minWarps=1) gets 1 warp; any WG containing tile-parallel
/// SFU/CUDA/TMEM work needs 4. TLX/Blackwell only allows {1, 2, 4, 8} so we
/// round up.
static int wgRequiredWarps(const SmallVector<unsigned> &nodeIds,
                           const ttg::ScheduleLoop &loop) {
  int m = 1;
  for (unsigned nid : nodeIds)
    m = std::max(m, loop.nodes[nid].minWarps);
  // Snap to TLX-allowed values.
  if (m <= 1)
    return 1;
  if (m <= 2)
    return 2;
  if (m <= 4)
    return 4;
  return 8;
}

/// Compute multi-pipeline makespan via list scheduling.
/// Different pipelines overlap (each tracks its own availability),
/// but data dependencies serialize.
///
/// `wgWarps` is the WG's chosen warp count; per-op `selfLat` scales when
/// the WG has fewer warps than the op's `minWarps` requirement.
static int computeMultiPipelineMakespan(const SmallVector<unsigned> &nodeIds,
                                        const ttg::ScheduleLoop &loop,
                                        int wgWarps = 4) {
  llvm::DenseMap<ttg::HWPipeline, int> pipeAvail;
  llvm::DenseMap<unsigned, int> opStart;
  // The warp inside this WG can only issue one instruction at a time. So
  // ALL in-WG ops contend on a single `warpAvail` cursor regardless of
  // which hardware pipeline they target. pipeAvail still tracks per-pipe
  // contention (e.g., two MEM ops can't share the engine), but warpAvail
  // ensures cross-pipe ops within one WG serialize on the warp.
  int warpAvail = 0;

  // Topological order: use the modulo schedule's cycle as proxy.
  SmallVector<unsigned> sorted(nodeIds);
  llvm::sort(sorted, [&](unsigned a, unsigned b) {
    return loop.nodes[a].cycle < loop.nodes[b].cycle;
  });

  for (unsigned nid : sorted) {
    const auto &node = loop.nodes[nid];
    int dataReady = 0;
    for (const auto &edge : loop.edges) {
      if (edge.dstId != nid)
        continue;
      auto it = opStart.find(edge.srcId);
      if (it == opStart.end())
        continue;
      // Use EDGE latency, not source-node latency (the modulo scheduler's
      // placement constraint already uses edge.latency).
      dataReady = std::max(dataReady, it->second + edge.latency);
    }
    int pipeReady = pipeAvail.lookup(node.pipeline);
    int start = std::max({dataReady, pipeReady, warpAvail});
    opStart[nid] = start;
    int dur = effectiveSelfLat(node, wgWarps) * node.frequencyMultiplier;
    pipeAvail[node.pipeline] = start + dur;
    warpAvail = start + dur;
  }

  int makespan = 0;
  for (unsigned nid : sorted) {
    const auto &node = loop.nodes[nid];
    makespan =
        std::max(makespan, opStart[nid] + effectiveSelfLat(node, wgWarps) *
                                              node.frequencyMultiplier);
  }
  return makespan;
}

/// Candidate warp group for agglomerative clustering.
struct WarpGroupCandidate {
  llvm::SmallDenseSet<ttg::HWPipeline, 4> pipelines;
  SmallVector<unsigned> nodeIds;
  llvm::DenseMap<ttg::HWPipeline, double> util;
};

/// Latency-aware multi-pipeline warp group partitioning.
/// Starts with one group per active pipeline, then greedily merges
/// tightly-coupled pairs validated by multi-pipeline makespan.
static void partitionIntoWarpGroups(ttg::ScheduleLoop &loop) {
  if (loop.II <= 0)
    return;

  auto coupling = computeSeparationCost(loop);

  // Compute per-pipeline utilization.
  llvm::DenseMap<ttg::HWPipeline, double> pipeUtil;
  for (const auto &node : loop.nodes) {
    if (node.pipeline == ttg::HWPipeline::NONE)
      continue;
    pipeUtil[node.pipeline] +=
        static_cast<double>(std::max(node.selfLatency, 1)) / loop.II;
  }

  // Initialize: one candidate group per active pipeline.
  SmallVector<WarpGroupCandidate> groups;
  for (auto pipe : {ttg::HWPipeline::TMA, ttg::HWPipeline::TC,
                    ttg::HWPipeline::CUDA, ttg::HWPipeline::SFU}) {
    double util = pipeUtil.lookup(pipe);
    if (util <= 0.0)
      continue;
    WarpGroupCandidate g;
    g.pipelines.insert(pipe);
    g.util[pipe] = util;
    for (unsigned i = 0; i < loop.nodes.size(); ++i) {
      if (loop.nodes[i].pipeline == pipe)
        g.nodeIds.push_back(i);
    }
    groups.push_back(std::move(g));
  }

  if (groups.size() < 2) {
    LLVM_DEBUG(llvm::dbgs() << "[Step4.7] < 2 active pipelines, skipping WS\n");
    return;
  }

  // Greedy agglomerative merging.
  while (groups.size() > 1) {
    int bestI = -1, bestJ = -1;
    double bestSavings = 0;

    for (unsigned i = 0; i < groups.size(); ++i) {
      for (unsigned j = i + 1; j < groups.size(); ++j) {
        double savings = 0;
        for (auto p1 : groups[i].pipelines) {
          for (auto p2 : groups[j].pipelines) {
            savings += coupling.lookup({p1, p2}) + coupling.lookup({p2, p1});
          }
        }
        if (savings <= bestSavings)
          continue;

        // Fast reject: check if any pipeline would be oversubscribed.
        bool oversubscribed = false;
        for (auto &[pipe, u] : groups[i].util) {
          double merged = u + groups[j].util.lookup(pipe);
          if (merged > 1.0) {
            oversubscribed = true;
            break;
          }
        }
        if (oversubscribed)
          continue;

        // Precise check: multi-pipeline makespan at the merged WG's
        // required warp count.
        SmallVector<unsigned> mergedNodes;
        mergedNodes.append(groups[i].nodeIds);
        mergedNodes.append(groups[j].nodeIds);
        int mergedWarps = wgRequiredWarps(mergedNodes, loop);
        int makespan =
            computeMultiPipelineMakespan(mergedNodes, loop, mergedWarps);
        if (makespan > loop.II)
          continue;

        bestI = i;
        bestJ = j;
        bestSavings = savings;
      }
    }

    if (bestI < 0)
      break;

    // Execute the merge.
    auto &gi = groups[bestI];
    auto &gj = groups[bestJ];
    for (auto pipe : gj.pipelines)
      gi.pipelines.insert(pipe);
    gi.nodeIds.append(gj.nodeIds);
    for (auto &[pipe, u] : gj.util)
      gi.util[pipe] += u;
    groups.erase(groups.begin() + bestJ);
  }

  // Assign warp group IDs to nodes.
  for (unsigned gid = 0; gid < groups.size(); ++gid) {
    for (unsigned nid : groups[gid].nodeIds)
      loop.nodes[nid].warpGroup = gid;
  }
  // Infrastructure ops (NONE) are assigned later by Step 1.5.
  for (auto &node : loop.nodes) {
    if (node.pipeline == ttg::HWPipeline::NONE)
      node.warpGroup = -1;
  }

  LLVM_DEBUG({
    llvm::dbgs() << "[Step4.7] " << groups.size()
                 << " warp groups (II=" << loop.II << "):\n";
    for (unsigned gid = 0; gid < groups.size(); ++gid) {
      llvm::dbgs() << "[Step4.7]   wg" << gid << " {";
      bool first = true;
      for (auto pipe : groups[gid].pipelines) {
        if (!first)
          llvm::dbgs() << "+";
        llvm::dbgs() << ttg::getPipelineName(pipe);
        first = false;
      }
      llvm::dbgs() << "} util=(";
      first = true;
      for (auto &[pipe, u] : groups[gid].util) {
        if (!first)
          llvm::dbgs() << ", ";
        llvm::dbgs() << ttg::getPipelineName(pipe) << "="
                     << llvm::format("%.2f", u);
        first = false;
      }
      llvm::dbgs() << ") ops=" << groups[gid].nodeIds.size() << "\n";
    }
  });
  LLVM_DEBUG({
    for (const auto &node : loop.nodes) {
      llvm::dbgs() << "[PassB.1]   N" << node.id << " "
                   << node.op->getName().getStringRef() << " → wg"
                   << node.warpGroup << " ("
                   << ttg::getPipelineName(node.pipeline) << ")\n";
    }
  });
}

// ============================================================================
// Phase 4: exhaustive enumeration over pipeline partitions + scoring.
//
// Replaces the greedy `partitionIntoWarpGroups` with an exhaustive search
// over the small space of "pipeline-grouping" partitions: for each subset
// of {MEM, TC, CUDA, SFU} that's active, enumerate all ways to assign each
// active pipeline to a warp group (B(4)=15 candidates max). For each
// candidate, score using the latency-aware chain wall + barrier overhead
// + register penalty. Pick the lowest cost.
//
// Why exhaustive works here: the search space is bounded by the number of
// hardware pipelines (≤ 4), not the number of ops. Even if there are
// hundreds of ops in the loop, the partition decision is a bell-number-of-4
// problem at most.
//
// Per-pipeline op-splitting (e.g., putting loadA in one wg and loadB in
// another) is NOT enumerated yet — that's a future extension. For now we
// keep all ops on the same pipeline in the same wg.
//
// Gated by TRITON_MODULO_EXHAUSTIVE_PARTITION=1.
// ============================================================================

// ── Layer C: register-budget aware cost (slack-driven, empirically tuned) ──
//
// Per-WG register footprint = num_warps × 32 threads × per-thread regs,
// bucketed from num_warps to match the TLX emitter:
//   - 1 warp  → 24 regs   (async producer: TMA / MMA)
//   - 4 warps → 152 regs  (tile-parallel compute)
//   - 8 warps → 232 regs  (large compute, rare)
//
// MODEL OF WHAT THE COMPILER DOES (verified empirically — see perf_sweep.py
// in users/wl/wlei/autows/modulo_schedule/tlx_emitter/examples/case3_FA/):
//   1. Each TLX async_task emits `setmaxnreg = num_regs`. Total reg request
//      = Σ (num_warps × 32 × num_regs) across all explicit WGs + default.
//   2. If total ≤ 65,536, all tasks get their full reg request. Fast.
//   3. If total > 65,536, the compiler trims setmaxnreg of SOMEONE.
//      "default" has the most slack (it's typically thin epilogue work that
//      doesn't need its 232-reg request) — so it gets trimmed first, up to
//      ~152 regs/thread of slack (= kDefaultSlack reg-slots).
//   4. If the deficit exceeds default's slack, the COMPUTE WG (which is the
//      bottleneck) starts losing registers too. That's where perf collapses
//      because the compiler then has to recompute live values inside the
//      compute path → many extra cycles per inner-loop iter, NOT spills
//      (nothing in PTX shows st.local; values get re-derived instead).
//
// EMPIRICAL CALIBRATION (perf_sweep.py on B200, FA fwd inner loop):
//   V0  4+4+1+1   total 50,688  deficit  0     residual  0      → 1.0×
//   (baseline) V1  4+4+4+1   total 69,376  deficit  3,840 residual  0 → 1.0×
//   (free) V2  4+4+1+4   total 69,376  deficit  3,840 residual  0      → 1.0×
//   (free) V3  4+4+4+4   total 88,064  deficit 22,528 residual  3,072  → 3.5×
//   slower V4  4+8+1+1   total 90,624  deficit 25,088 residual  5,632  → 9×
//   slower
// Linear penalty `kDeficitPenalty × residual` ≈ 0.5 fits V3; V4's 9× has
// non-linear amplification we approximate but don't capture exactly. Goal
// here is just to push the partitioner away from over-budget plans, not to
// predict perf to ±10%.
constexpr int kBlackwellSMRegs = 65536;
constexpr int kDefaultWGFootprint = 4 * 32 * 232; // 29,696
// How many regs the default WG can give up before perf hurts.
// = 4 warps × 32 threads × (232 - 80) regs/thread = 19,456.
constexpr int kDefaultSlack = 4 * 32 * (232 - 80);
// Per-reg cost beyond default's slack. Tuned so V3 (~3K residual) gets
// ~1500 cost units of penalty, comparable to V0's bottleneck (~700).
constexpr double kDeficitPenalty = 0.5;
// Tiny negative tie-break: prefer MORE warp groups on exact ties so that
// when two layouts have the same bottleneck (e.g. softmax in FA fwd), the
// one that exposes more cross-pipeline parallelism wins. Positive values
// (5.0/WG was tested) pushed too hard toward 2-WG plans that collapsed
// same-pipe ops; -0.001 only matters when costs are exactly equal.
constexpr double kPerWGTieBreak = -0.001;

// ── Second-order terms: channel-SMEM capacity + CTA co-residency ──────────
//
// B200 (sm_100a) per-SM occupancy limits for the co-residency bound. 64
// warps/SM and 32 CTAs/SM per the vendored cuda_occupancy.h sm_100 entries;
// the register file (kBlackwellSMRegs above) and the SMEM budget
// (kSmemBudgetBytes()) are the existing constants.
constexpr int kMaxWarpsPerSM = 64;
constexpr int kMaxCTAsPerSM = 32;
// Per-SM SMEM capacity and the driver's per-resident-CTA reservation, for
// the co-residency bound (cuda_occupancy.h sm_100: sharedMemPerMultiprocessor
// = 228 KB, reservedSharedMemPerBlock = 1 KB). Distinct from the per-block
// optin limit kSmemBudgetBytes() used for the launchability gate.
constexpr int64_t kSmemPerSMBytes = 228 * 1024;
constexpr int64_t kReservedSmemPerCTABytes = 1024;

// Hard penalty for candidates that cannot launch at all: predicted SMEM
// (committed buffers + synthesized cross-WG channels) past the per-block
// optin limit fails with OutOfResources at kernel load, and > 64 warps/CTA
// exceeds the 2048-thread block limit. Large enough to dominate any
// bottleneck difference, plus a proportional tail so that if EVERY
// candidate is infeasible the least-bad one still wins deterministically.
constexpr double kInfeasiblePenalty = 1e7;

// Co-residency penalty weight (cost units per co-resident CTA short of
// kCoResidencyTargetCTAs). DEFAULT 0 — deliberately: on the current
// sched2tlx suite the term is not actionable, because (a) the persistent
// cases launch grid == #SMs (1 CTA/SM by construction) and (b)
// AllocateWarpGroups' maxnreg auto-fill sizes every WS kernel to the full
// register file, pinning co-residency at 1 regardless of partition. The
// bound is still computed and logged per candidate so a workload that CAN
// co-reside (memory-bound kernels launched with >1 CTA/SM — e.g. case6's
// handwritten reference launches num_sms*4) can enable it via
// TRITON_MODULO_CORES_PENALTY without a rebuild. case1's committed
// footprint sits 12.9% above the 2-CTA SMEM bound (the nearest real
// target).
constexpr int kCoResidencyTargetCTAs = 2;
static double coResidencyPenalty() {
  auto env = triton::tools::getStrEnv("TRITON_MODULO_CORES_PENALTY");
  if (!env.empty()) {
    // Clamp: a negative weight would invert the term into a REWARD for
    // low co-residency; malformed input parses to 0 (the default).
    return std::max(0.0, std::atof(env.c_str()));
  }
  return 0.0;
}

static int regsForWarpCount(int numWarps) {
  if (numWarps >= 8)
    return 232;
  if (numWarps >= 4)
    return 152;
  return 24;
}
static int wgFootprint(int numWarps) {
  return numWarps * 32 * regsForWarpCount(numWarps);
}

/// A "tight unit" of ops on the same hardware pipeline that should travel
/// together to the same warp group. Built by buildClusters() — two ops on
/// pipeline P are in the same cluster iff there's a path between them in
/// the dep graph where every intermediate node has pipeline NONE (i.e., is
/// an IR-level rename like local_alloc, an arithmetic helper, etc.). This
/// captures "ops connected by same-pipeline dep chains through bookkeeping
/// ops" as one atom, and is what the exhaustive search partitions over.
///
/// Why clusters and not just pipelines:
///   - Lets us split same-pipeline ops onto different WGs when they belong
///     to genuinely independent dep chains (e.g., a K-loop's TMA loads vs
///     a separate epilogue bias load — same MEM pipeline, different chains).
///   - Keeps tightly-coupled ops together so the search doesn't propose
///     splits that just add cross-WG sync without benefit.
struct OpCluster {
  int id{0};
  ttg::HWPipeline pipeline{ttg::HWPipeline::NONE};
  SmallVector<unsigned> nodeIds;
};

struct ClusterAssignment {
  // clusterToWg[clusterId] = wg id (0..numWgs-1).
  SmallVector<int> clusterToWg;
  int numWgs{0};
};

struct ScoredCandidate {
  ClusterAssignment assignment;
  int bottleneckChainWall{0};
  int crossWgEdges{0};
  int totalRegs{0}; // Σ over WGs of num_warps × 32 × regs (incl. default).
  int64_t channelSmemBytes{0}; // predicted synthesized cross-WG channel SMEM
  int coResidentCTAs{1};       // CTAs of this footprint that fit on one SM
  bool feasible{true};         // false = busts register/SMEM/warp-slot budget
  double cost{0.0}; // includes kInfeasiblePenalty when unlaunchable (SMEM
                    // over budget / >64 warps), so min-cost pick avoids it.
};

/// Greedy agglomerative clustering. For each non-NONE op, BFS through the
/// dep graph (treating it as undirected) expanding through nodes whose
/// pipeline is NONE or matches the start op's pipeline. Other-pipeline
/// nodes block the traversal. All non-NONE ops reached in one BFS are one
/// cluster.
/// Per-op "heavy" classifier: an op is heavy if its pipeline occupancy
/// takes up a meaningful fraction of II. Heavy ops dominate per-WG cost
/// and each deserves its own cluster boundary; light ops merge freely
/// along the dep chain regardless of which pipeline they're on, so chains
/// like FA's softmax `CUDA → SFU → CUDA → SFU → CUDA` stay as ONE cluster.
///
/// Threshold = 20% of II — an op above this is "heavy enough" that
/// putting another op behind it serializes meaningfully.
///
/// Mirrors `pipelineOccupancy()` in DataDependenceGraph.h (which takes a
/// DDGNode); we read the same fields off a ScheduleNode here.
static bool isHeavyOp(const ttg::ScheduleNode &node, int II) {
  if (II <= 0 || node.pipeline == ttg::HWPipeline::NONE)
    return false;
  // Use `latency` (wall-clock to result-ready) for the heavy/light test on
  // ALL pipelines. The heavy/light test asks "does this op contribute
  // meaningful delay to its dep chain?" — that's `latency`, regardless of
  // which pipeline does the work. The previous formula used `selfLatency`
  // for CUDA/SFU on the assumption that those ops fully block the warp —
  // but that mis-classified async-flavored CUDA ops like `ttng.tmem_load`
  // (selfLat=256, lat=532): selfLat × 5 = 1280 < II=1459 looked "light"
  // while the dep edge actually carries 532 cyc, well above 0.2 × II.
  // Using `latency` everywhere lets two independent heavy chains (e.g.
  // softmax's tmem_load(qk) and the FA acc rescale's tmem_load(acc)) sit
  // in their own clusters instead of being pre-merged at clustering time.
  int occ = std::max(node.latency, 1);
  return occ * 5 >= II; // occ / II >= 0.2
}

static SmallVector<OpCluster> buildClusters(const ttg::ScheduleLoop &loop) {
  unsigned n = loop.nodes.size();
  SmallVector<SmallVector<unsigned>> adj(n);
  for (const auto &e : loop.edges) {
    adj[e.srcId].push_back(e.dstId);
    adj[e.dstId].push_back(e.srcId);
  }
  // Pre-classify each op as heavy or light (per-op, not per-pipeline).
  SmallVector<bool> heavy(n, false);
  for (unsigned i = 0; i < n; ++i)
    heavy[i] = isHeavyOp(loop.nodes[i], loop.II);

  SmallVector<OpCluster> clusters;
  llvm::SmallDenseMap<unsigned, int> nodeToCluster;
  // Process HEAVY ops first as cluster anchors. Without this, a light BFS
  // started from one heavy op's downstream chain can claim nodes that
  // belong to a *different* heavy op's chain (because light-BFS expands
  // through any non-heavy node and the visit order is otherwise node-id
  // order). Pre-anchoring heavy ops ensures each heavy op claims its
  // same-pipeline descendants before light-BFS can absorb them — e.g. in
  // FA fwd, the rescale chain (tmem_load(acc) → mul → tmem_store(acc))
  // follows its tmem_load anchor instead of getting glued to the softmax
  // chain. Keeping the chain together avoids a 64 KB SMEM staging buffer
  // for the register-typed acc value that would otherwise cross WGs.
  SmallVector<unsigned> startOrder;
  for (unsigned i = 0; i < n; ++i)
    if (heavy[i])
      startOrder.push_back(i);
  for (unsigned i = 0; i < n; ++i)
    if (!heavy[i])
      startOrder.push_back(i);
  for (unsigned start : startOrder) {
    if (nodeToCluster.count(start))
      continue;
    auto startPipe = loop.nodes[start].pipeline;
    if (startPipe == ttg::HWPipeline::NONE)
      continue;

    OpCluster cluster;
    cluster.id = clusters.size();
    cluster.pipeline = startPipe;
    bool startIsHeavy = heavy[start];

    SmallVector<bool> visited(n, false);
    SmallVector<unsigned> stack;
    visited[start] = true;
    stack.push_back(start);
    while (!stack.empty()) {
      unsigned u = stack.pop_back_val();
      auto upipe = loop.nodes[u].pipeline;
      // Membership rule:
      //   Heavy start — only same-pipeline ops join (a TC MMA cluster
      //   accumulates only TC ops; MEM the same).
      //   Light start — any other LIGHT op joins, regardless of pipeline.
      //   Keeps softmax-style chains intact across SFU↔CUDA transitions.
      bool joins = startIsHeavy ? (upipe == startPipe) : !heavy[u];
      if (joins && upipe != ttg::HWPipeline::NONE && !nodeToCluster.count(u)) {
        cluster.nodeIds.push_back(u);
        nodeToCluster[u] = cluster.id;
      }
      for (unsigned v : adj[u]) {
        if (visited[v])
          continue;
        auto vpipe = loop.nodes[v].pipeline;
        // Expansion rule:
        //   Heavy start: expand only through NONE or same-pipeline ops.
        //   Light start: expand through any non-heavy op (NONE/light).
        //                Heavy ops on any pipeline block the traversal.
        bool expand = startIsHeavy ? (vpipe == ttg::HWPipeline::NONE ||
                                      vpipe == startPipe)
                                   : !heavy[v];
        if (expand) {
          visited[v] = true;
          stack.push_back(v);
        }
      }
    }
    if (!cluster.nodeIds.empty())
      clusters.push_back(std::move(cluster));
  }

  // Post-pass: absorb "negligible" clusters into the most-connected
  // neighbor. A cluster is negligible if its total occupancy is below
  // kAbsorbThreshold — e.g. a 2-op scalar arith chain (total = 2 cyc)
  // shouldn't get its own slot in the WG partition, but the softmax chain
  // (~1300 cyc total even though each op is light) should remain its own
  // cluster. Heavy clusters always stay (BFS only put one heavy op in each
  // cluster, so total ≥ that op's heavy occupancy ≥ 0.2*II).
  constexpr int kAbsorbThreshold = 100;
  auto totalOccupancy = [&](const OpCluster &c) {
    int sum = 0;
    for (unsigned nid : c.nodeIds) {
      const auto &n = loop.nodes[nid];
      int occ = (n.pipeline == ttg::HWPipeline::TMA ||
                 n.pipeline == ttg::HWPipeline::TC)
                    ? std::max(n.latency, 1)
                    : std::max(n.selfLatency, 1);
      sum += occ;
    }
    return sum;
  };
  // Iterate until no more absorptions happen (a chain of small clusters
  // might absorb cascadingly).
  bool changed = true;
  while (changed) {
    changed = false;
    for (unsigned ci = 0; ci < clusters.size(); ++ci) {
      auto &c = clusters[ci];
      if (c.nodeIds.empty())
        continue;
      if (totalOccupancy(c) >= kAbsorbThreshold)
        continue;
      // Count edges from c's nodes to every other cluster.
      llvm::DenseMap<int, int> nbrCount;
      for (unsigned nid : c.nodeIds) {
        for (unsigned v : adj[nid]) {
          auto it = nodeToCluster.find(v);
          if (it == nodeToCluster.end() || it->second == (int)ci)
            continue;
          nbrCount[it->second] += 1;
        }
      }
      if (nbrCount.empty())
        continue; // isolated cluster — leave it alone
      int target = -1, bestCount = 0;
      for (auto &[cid, cnt] : nbrCount) {
        if (cnt > bestCount) {
          bestCount = cnt;
          target = cid;
        }
      }
      if (target < 0)
        continue;
      // Merge c into clusters[target].
      auto &dst = clusters[target];
      for (unsigned nid : c.nodeIds) {
        dst.nodeIds.push_back(nid);
        nodeToCluster[nid] = target;
      }
      c.nodeIds.clear();
      changed = true;
    }
  }
  // Compact: drop empty clusters and reassign IDs.
  SmallVector<OpCluster> compact;
  for (auto &c : clusters) {
    if (c.nodeIds.empty())
      continue;
    c.id = compact.size();
    for (unsigned nid : c.nodeIds)
      nodeToCluster[nid] = c.id;
    compact.push_back(std::move(c));
  }
  // Dump for diagnostics: each cluster's ops with their per-op cost so we can
  // reason about which clustering decisions are reasonable.
  LLVM_DEBUG({
    int heavyThr = std::max(1, loop.II / 5); // 0.2*II — same as isHeavyOp
    for (const auto &c : compact) {
      int totalSelf = 0, totalLat = 0;
      for (unsigned nid : c.nodeIds) {
        totalSelf += std::max(loop.nodes[nid].selfLatency, 0);
        totalLat += std::max(loop.nodes[nid].latency, 0);
      }
      llvm::dbgs() << "[buildClusters] C" << c.id << " ("
                   << ttg::getPipelineName(c.pipeline)
                   << ") totalSelfLat=" << totalSelf << " totalLat=" << totalLat
                   << " (heavyThr=" << heavyThr << ")\n";
      for (unsigned nid : c.nodeIds) {
        const auto &n = loop.nodes[nid];
        bool isHeavy = isHeavyOp(n, loop.II);
        llvm::StringRef opName =
            n.op ? n.op->getName().getStringRef() : llvm::StringRef("?");
        llvm::dbgs() << "  N" << nid << "  " << opName
                     << "  pipe=" << ttg::getPipelineName(n.pipeline)
                     << "  selfLat=" << n.selfLatency << "  lat=" << n.latency
                     << (isHeavy ? "  [HEAVY]" : "  [light]")
                     << "  cyc=" << n.cycle << " stage=" << n.stage << "\n";
      }
    }
  });
  return compact;
}

/// Enumerate all set partitions of `numClusters` items in canonical form
/// (first cluster always gets wg 0; each subsequent cluster either reuses
/// an existing wg id or opens the next one). Total count = Bell(numClusters).
static SmallVector<ClusterAssignment>
enumerateClusterPartitions(int numClusters) {
  SmallVector<ClusterAssignment> result;
  ClusterAssignment current;
  current.clusterToWg.resize(numClusters, -1);
  std::function<void(int, int)> recurse = [&](int idx, int maxUsedWg) {
    if (idx == numClusters) {
      current.numWgs = maxUsedWg + 1;
      result.push_back(current);
      return;
    }
    for (int wg = 0; wg <= maxUsedWg + 1; ++wg) {
      current.clusterToWg[idx] = wg;
      recurse(idx + 1, std::max(maxUsedWg, wg));
    }
  };
  recurse(0, -1);
  return result;
}

/// True iff `op` produces a *register* tensor value via COMPUTE (arith / math /
/// reduce / convert / select etc.) — i.e. a value that, when it crosses a WG
/// boundary, must be staged through SMEM (register→SMEM→register).
///
/// Residency-aware, lowering-aware (the subtle part):
///  - Loads (`tt.load`, `descriptor_load`, `descriptor_gather`) ALSO produce a
///    register-typed result, but they are SMEM-destined: they lower to TMA
///    (global→SMEM) and the consumer/MMA reads SMEM directly. No round-trip —
///    even though they're not lowered yet at schedule time. EXCLUDED.
///  - tcgen05 MMA (→TMEM) and TMEM copies operate on memdesc and yield an async
///    token / no value — never a register tensor. EXCLUDED explicitly so a
///    future tensor-typed result can't be miscounted.
///  - Pointer-element tensors (`!tt.ptr<...>`) must not be split across WGs
///  (the
///    partition scheduler can't form a pointer cross-WG channel), so they never
///    incur a register round-trip. EXCLUDED. See partition-scheduler-bugs.md.
/// Net: only genuine register compute chains (the FA softmax `subf→exp2`)
/// count; GEMM/wgrad cross-WG edges (all load/MMA) score zero.
static bool isRegisterComputeValue(Operation *op) {
  if (!op || op->getNumResults() == 0)
    return false;
  if (isa<tt::LoadOp, tt::DescriptorLoadOp, tt::DescriptorGatherOp>(op))
    return false; // SMEM-destined (TMA), not a register round-trip
  if (isa<ttng::TCGen5MMAOp, ttng::TCGen5MMAScaledOp, ttng::TMEMCopyOp>(op))
    return false; // TMEM/memdesc ops, token/void result — not registers
  auto rtt = dyn_cast<RankedTensorType>(op->getResult(0).getType());
  if (!rtt)
    return false;
  if (isa<tt::PointerType>(rtt.getElementType()))
    return false; // pointer tensors aren't cross-WG channelable
  return true;
}

/// Element count of `op`'s (register) result tensor; 0 if not static/ranked.
static int64_t registerTensorElems(Operation *op) {
  auto rtt = dyn_cast<RankedTensorType>(op->getResult(0).getType());
  if (!rtt)
    return 0;
  int64_t e = 1;
  for (auto d : rtt.getShape()) {
    if (d <= 0 || ShapedType::isDynamic(d))
      return 0;
    e *= d;
  }
  return e;
}

/// Cycles to move `bytes` of a register tensor through SMEM across a WG
/// boundary (the store + load sides of a cross-WG channel). Measured on B200
/// via third_party/tlx/tools/microbench/cross_wg_handoff.py (2026-07-05):
/// a reg→SMEM→reg ping-pong between two 4-warp WGs costs, one-way,
///   61 + 16.1 cyc/KB   (linear fit over 2KB..64KB fp32 tiles;
///                        e.g. a 128x64 fp32 tile = 32KB → 560 cyc one-way)
/// The fixed 61 is folded into kCrossWGRoundTripLatency below; this helper
/// carries the size-dependent slope only. The previous form
/// (105*elems/16384, which claimed to mirror the LatencyModel's
/// local_load/store cost — the model actually returns a FLAT 105)
/// underpriced the slope 5-10x.
static int smemMoveCost(int64_t bytes) {
  return static_cast<int>(16.0 * static_cast<double>(bytes) / 1024.0);
}

/// Byte size of `op`'s (register) result tensor; 0 if not static/ranked.
static int64_t registerTensorBytes(Operation *op) {
  int64_t elems = registerTensorElems(op);
  if (elems <= 0)
    return 0;
  auto rtt = dyn_cast<RankedTensorType>(op->getResult(0).getType());
  if (!rtt || !rtt.getElementType().isIntOrFloat())
    return 0;
  return elems * rtt.getElementType().getIntOrFloatBitWidth() / 8;
}

/// Fixed cross-WG handshake LATENCY (cycles) for a register→SMEM→register
/// hop: the consumer WG's WaitBarrier blocks until the producer's store is
/// visible and its ArriveBarrier fires, then the consumer loads back from
/// SMEM; with a depth-1 channel the producer also serializes on the
/// empty-barrier return. Measured on B200 (cross_wg_handoff.py, 2026-07-05):
///   92 cyc  signal-only one-way (mbarrier arrive → waiter wake-up)
///   61 cyc  fixed part of the data-direction hand-off (store → arrive →
///           wake → load; the size term is carried by smemMoveCost)
/// Per steady-state iteration a depth-1 channel pays the data-forward
/// hand-off plus the signal-only return: 61 + 92 ≈ 150.
/// The previous value (500) was back-fitted from a single FA-fwd A/B before
/// the slope was measured: it absorbed the then-underpriced 32KB move cost
/// (real ~515 cyc, modeled ~52). With the measured slope the FA softmax-cut
/// candidate now scores 150 + 16*32 ≈ 660 per iteration (vs ~550 under the
/// old constants), so it stays de-ranked (canary: case3 ≥ 651 TFLOPS).
constexpr int kCrossWGRoundTripLatency = 150;

/// Accumulate the register→SMEM→register round-trip LATENCY (cycles) per WG for
/// cross-WG edges that CUT A REGISTER COMPUTE CHAIN. The synthesized
/// `local_store`/`local_load` + handshake do NOT exist at scoring time
/// (`insertCrossGroupBarriers` adds them later), so the per-WG makespan misses
/// the per-iteration stall a split inflicts on a serial chain (the FA softmax).
///
/// Charged ONLY when BOTH endpoints are register-compute ops (the genuine
/// reg→SMEM→reg round-trip the consumer stalls on). Loads (→TMA/SMEM), MMA
/// (→TMEM), and stores are excluded — their cross-WG values are SMEM/TMEM
/// resident, not a register hand-off, and (being unavoidable) are present in
/// every candidate anyway. Net: zero for GEMM/LayerNorm/wgrad partitions; only
/// a CUDA-chain cut (FA softmax) pays.
static void
accumulateCrossWGRoundTrip(const ttg::ScheduleLoop &loop,
                           const llvm::SmallDenseMap<unsigned, int> &nodeToWg,
                           llvm::SmallDenseMap<int, int> &rtPerWg) {
  for (const auto &edge : loop.edges) {
    auto sIt = nodeToWg.find(edge.srcId);
    auto dIt = nodeToWg.find(edge.dstId);
    if (sIt == nodeToWg.end() || dIt == nodeToWg.end())
      continue;
    if (sIt->second == dIt->second)
      continue; // same WG: stays in registers, no staging
    const auto &sN = loop.nodes[edge.srcId];
    // Only a register-compute → register-compute hop is a real round-trip the
    // consumer stalls on. Excludes loads/MMA/TMA/stores (SMEM/TMEM resident).
    if (!isRegisterComputeValue(sN.op) ||
        !isRegisterComputeValue(loop.nodes[edge.dstId].op))
      continue;
    int64_t bytes = registerTensorBytes(sN.op);
    if (bytes <= 0)
      continue;
    int freq = std::max(sN.frequencyMultiplier, 1);
    // Consumer eats the full handshake latency + SMEM move cost, per iter.
    int rt = kCrossWGRoundTripLatency + smemMoveCost(bytes);
    rtPerWg[dIt->second] += rt * freq;
  }
}

/// Resolution of one cross-WG edge's data channel — the SINGLE source of
/// truth shared by the real synthesis (insertCrossGroupBarriers) and the
/// scoring-time predictor (predictChannelSmemBytes), so the two cannot
/// drift.
struct CrossWGChannelSpec {
  unsigned pairedBuf{UINT_MAX};  // existing buffer the channel reuses
  bool synthesize{false};        // true → a new SMEM channel buffer is needed
  SmallVector<int64_t, 4> shape; // synthesized channel shape
  unsigned elementBitWidth{0};
  unsigned depth{1}; // reused buffer's count, or the floor/lifetime rule

  // Same math as ScheduleBuffer::sizeBytes()*count (elems first, so
  // sub-byte element types like fp4 don't truncate to zero).
  int64_t synthesizedBytes() const {
    if (!synthesize)
      return 0;
    int64_t elems = 1;
    for (auto d : shape)
      elems *= d;
    return elems * elementBitWidth / 8 * depth;
  }
};

static CrossWGChannelSpec resolveCrossWGChannel(const ttg::ScheduleLoop &loop,
                                                const ttg::ScheduleEdge &edge) {
  CrossWGChannelSpec spec;
  const auto &src = loop.nodes[edge.srcId];
  const auto &dst = loop.nodes[edge.dstId];

  Type resultTy;
  if (src.op && edge.srcResultIdx < src.op->getNumResults())
    resultTy = src.op->getResult(edge.srcResultIdx).getType();
  if (!resultTy || !isa<ttg::MemDescType, RankedTensorType>(resultTy))
    return spec;

  if (src.producesBuffer != UINT_MAX) {
    spec.pairedBuf = src.producesBuffer;
    spec.depth = loop.buffers[spec.pairedBuf].count;
    return spec;
  }
  if (src.pipeline == ttg::HWPipeline::TMA && src.op) {
    // TMA load → memdesc-rebind chain (local_alloc, memdesc_trans,
    // memdesc_subview) → ... lowering step: the load's data lands in the
    // SMEM region the downstream `local_alloc` defines. There's no
    // register intermediate — the load writes directly to that SMEM (TMA
    // hardware path). So instead of synthesizing a separate staging
    // buffer for this cross-WG edge (which would double the SMEM cost
    // for K/V tiles when MEM and TC end up in different WGs), walk
    // through the metadata-rebind chain to find the downstream node that
    // owns the actual data buffer, and reuse it. The TMA's completion
    // barrier is the same mbarrier that fires when the destination SMEM
    // is full — no extra buffer required.
    llvm::SmallDenseSet<unsigned, 4> seen;
    seen.insert(edge.srcId);
    SmallVector<unsigned, 4> stack;
    stack.push_back(edge.srcId);
    while (!stack.empty() && spec.pairedBuf == UINT_MAX) {
      unsigned cur = stack.pop_back_val();
      for (const auto &e : loop.edges) {
        if (e.srcId != cur || !seen.insert(e.dstId).second)
          continue;
        const auto &dn = loop.nodes[e.dstId];
        if (dn.producesBuffer != UINT_MAX &&
            loop.buffers[dn.producesBuffer].kind == ttg::MemoryKind::SMEM) {
          spec.pairedBuf = dn.producesBuffer;
          spec.depth = loop.buffers[spec.pairedBuf].count;
          break;
        }
        // Continue walking through metadata-rebind ops (zero-latency
        // NONE pipeline whose result is a memdesc).
        if (dn.op && dn.op->getNumResults() == 1 &&
            isa<ttg::MemDescType>(dn.op->getResult(0).getType())) {
          stack.push_back(e.dstId);
        }
      }
    }
    if (spec.pairedBuf != UINT_MAX)
      return spec;
  }

  // Register-typed cross-WG flow (e.g. FA's alpha 256-vector or softmax→TC
  // P-tile bridge): the value must be staged through a synthesized SMEM
  // channel.
  //
  // Channel depth: the same `lifetime / II + 1` rule computeBufferCount
  // applies to data buffers, uniformly for every synthesized channel. The
  // hand-off spans the producer's write to the consumer's read; a TMA-store
  // consumer additionally holds its slot until the transfer drains
  // (dst.latency) — a store channel whose lifetime exceeds II must be
  // double-buffered or the producer WG serializes on the store WG's drain
  // every iteration (the layernorm compute→store stall, 0.53x of
  // handwritten under a fixed depth-1 rule). This replaces two earlier
  // special cases: a depth-2 floor scoped to TMA loads in TC-free loops
  // (the schedule's own cycles produce depth 2 exactly when the load runs a
  // stage ahead of its consumer), and store-consumer-only scoping of the
  // lifetime rule (register hand-offs whose lifetime fits inside II keep
  // depth 1, same as before).
  if (loop.II > 0) {
    bool dstIsTMAStore =
        dst.op &&
        isa<tt::DescriptorStoreOp, ttng::AsyncTMACopyLocalToGlobalOp>(dst.op);
    int hold = dstIsTMAStore ? std::max(dst.latency, 0) : 0;
    int chanLifetime = std::max(0, (dst.cycle + hold) - src.cycle);
    spec.depth = static_cast<unsigned>(chanLifetime / loop.II + 1);
  } else {
    spec.depth = 1;
  }
  // Derive shape + element width from the producer's result type.
  if (resultTy) {
    auto setFromShaped = [&](llvm::ArrayRef<int64_t> shape, Type elemTy) {
      if (!elemTy.isIntOrFloat())
        return;
      for (auto d : shape) {
        if (d <= 0 || ShapedType::isDynamic(d))
          return;
      }
      for (auto d : shape)
        spec.shape.push_back(d);
      spec.elementBitWidth = elemTy.getIntOrFloatBitWidth();
    };
    if (auto memDesc = dyn_cast<ttg::MemDescType>(resultTy))
      setFromShaped(memDesc.getShape(), memDesc.getElementType());
    else if (auto tt = dyn_cast<RankedTensorType>(resultTy))
      setFromShaped(tt.getShape(), tt.getElementType());
  }
  // No usable shape (scalar or unknown) → signal-only barrier, no buffer.
  spec.synthesize = !spec.shape.empty();
  return spec;
}

/// Predict the SMEM bytes `insertCrossGroupBarriers` will SYNTHESIZE for a
/// candidate's cross-WG channels. The channels do not exist at scoring time
/// (they are created only for the committed winner), so without this term a
/// partition whose channels push total SMEM past the per-block limit scores
/// as if it were free and then fails with OutOfResources at kernel load —
/// the budget reducers run before partitioning and never see channels.
///
/// Uses the same resolveCrossWGChannel as the synthesis; the only remaining
/// divergence is inherent to scoring time: the candidate's nodeToWg covers
/// clustered (non-NONE) nodes, while the final assignment also propagates
/// infra ops (demoteScalarArithToInfra etc.) before synthesis — so this is
/// an estimate, not an exact preview. Adds the full+empty mbarrier pair the
/// emitter allocates per synthesized channel (2 * depth * 8 B — never
/// counted by computeTotalSmem; negligible but free to include).
static int64_t
predictChannelSmemBytes(const ttg::ScheduleLoop &loop,
                        const llvm::SmallDenseMap<unsigned, int> &nodeToWg) {
  int64_t total = 0;
  llvm::SmallDenseSet<std::tuple<unsigned, unsigned, unsigned>, 8> seenEdges;
  for (const auto &edge : loop.edges) {
    auto sIt = nodeToWg.find(edge.srcId);
    auto dIt = nodeToWg.find(edge.dstId);
    if (sIt == nodeToWg.end() || dIt == nodeToWg.end())
      continue;
    if (sIt->second == dIt->second)
      continue;
    if (!seenEdges.insert({edge.srcId, edge.dstId, edge.srcResultIdx}).second)
      continue;
    auto spec = resolveCrossWGChannel(loop, edge);
    if (!spec.synthesize)
      continue;
    total += spec.synthesizedBytes() + 2 * spec.depth * 8;
  }
  return total;
}

/// Channel-SMEM capacity + CTA co-residency terms, shared by scoreCandidate
/// and evalGreedyCost so the two ranking paths cannot drift.
/// `committedSmemBytes` is the candidate-invariant baseline: this loop's
/// committed buffers PLUS every other loop's committed buffers in the same
/// kernel (nested/sibling loops coexist — the budget reducers enforce the
/// limit jointly across loops, see reduceBuffersForGlobalBudget, and the
/// capacity gate here must do the same or a nested kernel can pick an
/// unlaunchable partition). Computed once per loop by the partitioners.
struct SecondOrderTerms {
  int64_t channelSmemBytes{0}; // predicted synthesized channel SMEM
  int64_t totalSmemBytes{0};   // committed (all loops) + predicted channels
  int64_t smemOverBytes{0};    // overflow past kSmemBudgetBytes()
  int coResidentCTAs{1};       // min over warp/reg/SMEM per-SM bounds
  double penalty{0.0};         // additive cost penalty
  bool feasible{true};         // false = cannot launch (SMEM or warp slots)
};

static SecondOrderTerms
computeSecondOrderTerms(const ttg::ScheduleLoop &loop,
                        const llvm::SmallDenseMap<unsigned, int> &nodeToWg,
                        int totalRegs, int explicitWarps,
                        int64_t committedSmemBytes) {
  SecondOrderTerms t;
  t.channelSmemBytes = predictChannelSmemBytes(loop, nodeToWg);
  t.totalSmemBytes = committedSmemBytes + t.channelSmemBytes;
  t.smemOverBytes = std::max<int64_t>(0, t.totalSmemBytes - kSmemBudgetBytes());

  // CTA warp count as AllocateWarpGroups will see it: 4 default warps plus
  // the explicit WGs padded to whole warp groups. (The default WG's 4 warps
  // are a model assumption shared with kDefaultWGFootprint; the pass does
  // not read ttg.num-warps today.)
  int ctaWarps = 4 + ((explicitWarps + 3) / 4) * 4;

  if (t.smemOverBytes > 0) {
    t.feasible = false;
    t.penalty += kInfeasiblePenalty + static_cast<double>(t.smemOverBytes);
  }
  if (ctaWarps > kMaxWarpsPerSM) {
    t.feasible = false;
    t.penalty += kInfeasiblePenalty +
                 1000.0 * static_cast<double>(ctaWarps - kMaxWarpsPerSM);
  }

  // Wave quantization, in the only form knowable at compile time (the grid
  // is a runtime launch parameter): how many CTAs of this footprint can
  // co-reside on one SM. Register overshoot is NOT gated here — the
  // existing residual penalty models the maxnreg trim behavior instead.
  // The SMEM bound follows the occupancy calculator's rule (vendored
  // cuda_occupancy.h, sm_100): per-SM capacity divided by the CTA's SMEM
  // plus the driver's per-CTA reservation — NOT the per-block optin limit.
  int coResWarps = kMaxWarpsPerSM / std::max(ctaWarps, 1);
  int coResRegs = kBlackwellSMRegs / std::max(totalRegs, 1);
  int coResSmem = static_cast<int>(
      kSmemPerSMBytes /
      std::max<int64_t>(t.totalSmemBytes + kReservedSmemPerCTABytes, 1));
  t.coResidentCTAs = std::max(0, std::min(std::min(coResWarps, coResRegs),
                                          std::min(coResSmem, kMaxCTAsPerSM)));
  t.penalty += coResidencyPenalty() *
               std::max(0, kCoResidencyTargetCTAs - t.coResidentCTAs);
  return t;
}

/// Scoring-time preview of propagateWarpGroupToInfraOps for WARP demand:
/// NONE-pipeline / unclustered ops join their (transitive) consumers' warp
/// groups after partitioning, and Layer B sizes each WG from its FINAL
/// membership — so an infra op with minWarps > 1 (e.g. the 4-warp `addptr`
/// feeding FA-bwd's m/D loads) raises the warp count of whatever WG its
/// consumers land in. Scoring from clustered nodes alone underprices that:
/// an FA-bwd candidate scored two such WGs at 1 warp that lower at
/// 4, hiding a 110K/64K register request behind residual = 0.
static void
accumulatePropagatedMinWarps(const ttg::ScheduleLoop &loop,
                             const llvm::SmallDenseMap<unsigned, int> &nodeToWg,
                             llvm::SmallDenseMap<int, int> &mwPerWg) {
  const size_t n = loop.nodes.size();
  // Transitive consumer-WG sets for unassigned nodes, over distance-0
  // def-use edges (the propagation pass walks SSA users the same way;
  // replicated ops charge every consumer WG).
  llvm::SmallVector<llvm::SmallDenseSet<int, 2>> tgt(n);
  bool changed = true;
  while (changed) {
    changed = false;
    for (const auto &e : loop.edges) {
      if (e.distance != 0 || e.srcId >= n || e.dstId >= n)
        continue;
      if (nodeToWg.count(e.srcId))
        continue; // clustered — counted directly by wgRequiredWarps
      auto dIt = nodeToWg.find(e.dstId);
      if (dIt != nodeToWg.end()) {
        if (tgt[e.srcId].insert(dIt->second).second)
          changed = true;
      } else {
        for (int wg : tgt[e.dstId])
          if (tgt[e.srcId].insert(wg).second)
            changed = true;
      }
    }
  }
  for (const auto &node : loop.nodes) {
    if (node.minWarps <= 1 || nodeToWg.count(node.id) || node.id >= n)
      continue;
    for (int wg : tgt[node.id]) {
      int &mw = mwPerWg[wg];
      mw = std::max(mw, node.minWarps);
    }
  }
}

/// Partition-induced recurrence bound (cycles). The modulo-scheduling cycle
/// inequality — sum of latencies around a dependence cycle ≤ II × sum of
/// distances — made partition-aware: an edge that crosses a warp-group
/// boundary additionally pays the hand-off latency the synthesized barriers
/// and staging impose at runtime. For each loop-carried edge (distance ≥ 1)
/// take the longest augmented distance-0 path from its destination back to
/// its source and close the cycle:
///
///   RecMII'(candidate) = max over back-edges b of
///       ceil((longestPath(b.dst → b.src) + w(b)) / distance(b))
///   with w(e) = latency(e) + cross(e), and
///   cross(e) = 0                                       same WG
///            = kCrossWGRoundTripLatency + smemMoveCost  register-compute src
///            = 2 × kBarrierOverhead                     SMEM/TMEM-resident src
///
/// A candidate whose RecMII' exceeds the bottleneck makespan is not
/// "infeasible" — its steady state simply runs no faster than RecMII'. The
/// scorers therefore compose this as a floor on the primary cost term
/// (bottleneck' = max(bottleneck, RecMII')), pricing what the partition can
/// actually sustain instead of what the pre-partition schedule promised.
/// Workload-agnostic: the inputs are the dependence graph, the WG
/// assignment, and the globally calibrated hand-off constants above.
static int
computePartitionRecMII(const ttg::ScheduleLoop &loop,
                       const llvm::SmallDenseMap<unsigned, int> &nodeToWg) {
  const size_t n = loop.nodes.size();
  if (n == 0)
    return 0;

  // Effective-assignment preview: scoring runs BEFORE
  // propagateWarpGroupToInfraOps, so NONE/unclustered ops (addptr feeding a
  // cross-WG load, the local_alloc/memdesc_trans wrapping a channel) carry
  // no WG yet — paths routing through them would read as free and sever the
  // very cycles this bound exists to price (measured on FA-bwd: the ds
  // hand-off truncf→local_alloc→MMA scored cross-free). Assign each
  // unassigned node to its unique transitive consumer WG; ops whose
  // consumers span WGs are replicated at lowering (a local copy per WG), so
  // leaving them uncharged matches reality.
  llvm::SmallDenseMap<unsigned, int> effWg(nodeToWg);
  {
    llvm::SmallVector<llvm::SmallDenseSet<int, 2>> tgt(n);
    bool changed = true;
    while (changed) {
      changed = false;
      for (const auto &e : loop.edges) {
        if (e.distance != 0 || e.srcId >= n || e.dstId >= n)
          continue;
        if (nodeToWg.count(e.srcId))
          continue;
        auto dIt = nodeToWg.find(e.dstId);
        if (dIt != nodeToWg.end()) {
          if (tgt[e.srcId].insert(dIt->second).second)
            changed = true;
        } else {
          for (int wgId : tgt[e.dstId])
            if (tgt[e.srcId].insert(wgId).second)
              changed = true;
        }
      }
    }
    for (unsigned i = 0; i < n; ++i)
      if (!nodeToWg.count(i) && tgt[i].size() == 1)
        effWg[i] = *tgt[i].begin();
  }

  auto crossCost = [&](const ttg::ScheduleEdge &e) -> int {
    auto sIt = effWg.find(e.srcId);
    auto dIt = effWg.find(e.dstId);
    if (sIt == effWg.end() || dIt == effWg.end() || sIt->second == dIt->second)
      return 0;
    // Loop-carried hop (distance ≥ 1): the producer's value (if any) was
    // staged during an earlier iteration — at the consumer's iteration only
    // the release handshake is left to pay. Charging a fresh round-trip here
    // overprices every pipelined channel on a cycle (measured: the committed
    // FA-fwd partition's qk anti-edge would read +552 and push RecMII' to
    // 1778 where the achieved steady state is ~1459).
    const auto &sN = loop.nodes[e.srcId];
    if (e.distance == 0 && isRegisterComputeValue(sN.op)) {
      int64_t bytes = std::max<int64_t>(registerTensorBytes(sN.op), 0);
      return kCrossWGRoundTripLatency + smemMoveCost(bytes);
    }
    // SMEM/TMEM-resident producer (load/MMA/store) or loop-carried edge:
    // two-sided barrier handshake, not a data round-trip.
    return 2 * kBarrierOverhead;
  };

  // Forward DAG over distance-0 edges, weight = latency + cross.
  llvm::SmallVector<llvm::SmallVector<std::pair<unsigned, int>, 4>> succ(n);
  llvm::SmallVector<int> indeg(n, 0);
  for (const auto &e : loop.edges) {
    if (e.distance != 0 || e.srcId >= n || e.dstId >= n || e.srcId == e.dstId)
      continue;
    succ[e.srcId].push_back({e.dstId, e.latency + crossCost(e)});
    ++indeg[e.dstId];
  }
  // Single-instruction-stream constraint: within one warp group ops issue
  // serially in emission order, so a recurrence that enters a WG at node A
  // and leaves at node B ≥ the issue time of everything the stream places
  // between them — not just the dependence path. Model it as issue-order
  // chain edges (consecutive same-WG nodes in (cycle, id) order, weight =
  // the earlier node's selfLatency: async ops block only for their issue
  // cost, sync ops for their duration). Without these, a partition that
  // merges a long compute chain INTO a recurrence's WG prices the cycle as
  // if the chain weren't in the stream (measured: FA-fwd softmax+correction
  // merged reads RecMII' 1445 while the emitted stream sustains ~2600+).
  // Stream wrap-around (per WG): barrier waits execute in stream order and
  // block EVERY warp of the group — warp interleaving hides scoreboard
  // stalls between waits, but the waits themselves order across iterations:
  // the last wait-bearing op of iteration j precedes the first wait-bearing
  // op of iteration j+1. That closes a distance-1 cycle through whatever
  // cross-WG dependence paths feed those waits — the coupling that makes a
  // depth-1 channel chain run at the SUM of its hops, not their max
  // (measured: a 6-WG FA-bwd candidate modeled ~1.5K cyc/iter,
  // sustained ~4.9K — every iteration's m/D channel stores sit behind a
  // wait on the previous iteration's LAST pipeline stage). Weight-0 order
  // edges only; real latencies come from the dependence paths.
  llvm::SmallVector<std::pair<unsigned, unsigned>, 8> streamWraps;
  {
    llvm::SmallVector<bool> bearsWait(n, false);
    for (const auto &e : loop.edges) {
      if (e.distance != 0 || e.srcId >= n || e.dstId >= n)
        continue;
      auto sIt = effWg.find(e.srcId);
      auto dIt = effWg.find(e.dstId);
      if (sIt == effWg.end() || dIt == effWg.end() ||
          sIt->second == dIt->second)
        continue;
      bearsWait[e.srcId] = true; // producer-side channel empty-wait
      bearsWait[e.dstId] = true; // consumer-side channel full-wait
    }
    llvm::DenseMap<int, SmallVector<unsigned>> wgMembers;
    for (unsigned i = 0; i < n; ++i) {
      auto it = effWg.find(i);
      if (it != effWg.end())
        wgMembers[it->second].push_back(i);
    }
    for (auto &[wgId, members] : wgMembers) {
      (void)wgId;
      llvm::sort(members, [&](unsigned a, unsigned b) {
        return std::make_pair(loop.nodes[a].cycle, a) <
               std::make_pair(loop.nodes[b].cycle, b);
      });
      for (size_t i = 0; i + 1 < members.size(); ++i) {
        unsigned u = members[i], v = members[i + 1];
        succ[u].push_back({v, std::max(loop.nodes[u].selfLatency, 0)});
        ++indeg[v];
      }
      unsigned firstWaiter = UINT_MAX, lastWaiter = UINT_MAX;
      for (unsigned m : members) {
        if (!bearsWait[m])
          continue;
        if (firstWaiter == UINT_MAX)
          firstWaiter = m;
        lastWaiter = m;
      }
      if (firstWaiter != UINT_MAX && lastWaiter != firstWaiter)
        streamWraps.push_back({lastWaiter, firstWaiter});
    }
  }
  llvm::SmallVector<unsigned> topo;
  topo.reserve(n);
  {
    llvm::SmallVector<unsigned> stack;
    for (unsigned i = 0; i < n; ++i)
      if (indeg[i] == 0)
        stack.push_back(i);
    while (!stack.empty()) {
      unsigned u = stack.pop_back_val();
      topo.push_back(u);
      for (auto &[v, w] : succ[u]) {
        (void)w;
        if (--indeg[v] == 0)
          stack.push_back(v);
      }
    }
  }
  if (topo.size() != n) {
    // The issue-order chain can conflict with a dependence edge whose
    // endpoints share a cycle (rare tie). Rebuild without the chain edges —
    // a looser bound beats a wrong one.
    succ.assign(n, {});
    indeg.assign(n, 0);
    for (const auto &e : loop.edges) {
      if (e.distance != 0 || e.srcId >= n || e.dstId >= n || e.srcId == e.dstId)
        continue;
      succ[e.srcId].push_back({e.dstId, e.latency + crossCost(e)});
      ++indeg[e.dstId];
    }
    topo.clear();
    llvm::SmallVector<unsigned> stack;
    for (unsigned i = 0; i < n; ++i)
      if (indeg[i] == 0)
        stack.push_back(i);
    while (!stack.empty()) {
      unsigned u = stack.pop_back_val();
      topo.push_back(u);
      for (auto &[v, w] : succ[u]) {
        (void)w;
        if (--indeg[v] == 0)
          stack.push_back(v);
      }
    }
    if (topo.size() != n)
      return 0; // distance-0 cycle (malformed) — no bound over a wrong one
  }

  constexpr int64_t kUnreached = std::numeric_limits<int64_t>::min();
  int recMII = 0;
  auto boundThrough = [&](unsigned srcId, unsigned dstId, int backWeight,
                          unsigned distance) {
    // Longest augmented path dst → src over the distance-0 DAG, closing the
    // cycle through the back-edge.
    llvm::SmallVector<int64_t> dist(n, kUnreached);
    dist[dstId] = 0;
    for (unsigned u : topo) {
      if (dist[u] == kUnreached)
        continue;
      for (auto &[v, w] : succ[u])
        dist[v] = std::max(dist[v], dist[u] + w);
    }
    if (dist[srcId] == kUnreached)
      return; // no cycle through this back-edge
    int64_t total = dist[srcId] + backWeight;
    int64_t bound = (total + distance - 1) / distance;
    recMII = std::max(recMII, static_cast<int>(bound));
  };
  for (const auto &b : loop.edges) {
    if (b.distance == 0 || b.srcId >= n || b.dstId >= n)
      continue;
    boundThrough(b.srcId, b.dstId, b.latency + crossCost(b), b.distance);
  }
  // Stream wrap-around order edges (see streamWraps above): last waiter of
  // iteration j precedes the first waiter of iteration j+1, weight 0.
  for (auto &[lastW, firstW] : streamWraps)
    boundThrough(lastW, firstW, 0, 1);
  return recMII;
}

/// TRITON_MODULO_DEBUG_RECMII=1: print the committed partition's RecMII'
/// against the schedule II — the probe that diagnoses recurrence-bound
/// partitions without a debug build.
static void debugPrintFinalRecMII(const ttg::ScheduleLoop &loop,
                                  const char *tag) {
  if (!triton::tools::getBoolEnv("TRITON_MODULO_DEBUG_RECMII"))
    return;
  llvm::SmallDenseMap<unsigned, int> nodeToWg;
  for (const auto &node : loop.nodes)
    if (node.warpGroup >= 0)
      nodeToWg[node.id] = node.warpGroup;
  int rec = computePartitionRecMII(loop, nodeToWg);
  llvm::errs() << "[RecMII] " << tag << " loop" << loop.id
               << ": committed partition RecMII'=" << rec
               << " vs II=" << loop.II
               << (rec > loop.II ? "  (recurrence-bound above II)" : "")
               << "\n";
}

static ScoredCandidate scoreCandidate(const ClusterAssignment &assn,
                                      const SmallVector<OpCluster> &clusters,
                                      const ttg::ScheduleLoop &loop,
                                      int64_t committedSmemBytes,
                                      bool verbose = false) {
  // Group nodes by warp group via cluster → wg mapping.
  llvm::DenseMap<int, SmallVector<unsigned>> wgToNodes;
  llvm::SmallDenseMap<unsigned, int> nodeToWg;
  for (const auto &c : clusters) {
    int wg = assn.clusterToWg[c.id];
    for (unsigned nid : c.nodeIds) {
      wgToNodes[wg].push_back(nid);
      nodeToWg[nid] = wg;
    }
  }

  // Bottleneck = max over wgs of multi-pipeline makespan.
  // Each WG's makespan now depends on its chosen warp count: ops with
  // minWarps=4 (SFU/CUDA tile) cost more if the WG only gets 1 warp.
  // Layer C: also accumulate per-WG register footprint.
  // Cross-WG register round-trip cost per WG (see accumulateCrossWGRoundTrip).
  llvm::SmallDenseMap<int, int> rtPerWg;
  accumulateCrossWGRoundTrip(loop, nodeToWg, rtPerWg);
  llvm::SmallDenseMap<int, int> mwPerWg;
  accumulatePropagatedMinWarps(loop, nodeToWg, mwPerWg);

  int bottleneck = 0;
  int totalRegs = kDefaultWGFootprint; // include implicit "default" WG
  int explicitWarps = 0;
  for (auto &[wgId, nodes] : wgToNodes) {
    int wgWarps = std::max(wgRequiredWarps(nodes, loop), mwPerWg.lookup(wgId));
    explicitWarps += wgWarps;
    int ms = computeMultiPipelineMakespan(nodes, loop, wgWarps);
    int barCost = computeWGBarrierCost(nodes, loop, nodeToWg, wgId);
    int rtCost = rtPerWg.lookup(wgId);
    int wgCost = ms + barCost + rtCost;
    int fp = wgFootprint(wgWarps);
    totalRegs += fp;
    if (verbose) {
      LLVM_DEBUG({
        llvm::dbgs() << "[Score-VERBOSE]   wg" << wgId << " nodes=[";
        for (size_t i = 0; i < nodes.size(); ++i) {
          if (i)
            llvm::dbgs() << ",";
          llvm::dbgs() << "N" << nodes[i];
        }
        llvm::dbgs() << "] warps=" << wgWarps << " regs=" << fp
                     << " makespan=" << ms << " barCost=" << barCost
                     << " rtCost=" << rtCost << " wgCost=" << wgCost << "\n";
      });
    }
    bottleneck = std::max(bottleneck, wgCost);
  }

  // Recurrence floor: the steady state can't beat the partition-aware
  // cycle bound, whatever the per-WG makespans say. See
  // computePartitionRecMII.
  int recMII = computePartitionRecMII(loop, nodeToWg);
  if (verbose && recMII > bottleneck) {
    LLVM_DEBUG(llvm::dbgs()
               << "[Score-VERBOSE]   recurrence floor: RecMII'=" << recMII
               << " > bottleneck=" << bottleneck << " — cost floored\n");
  }
  bottleneck = std::max(bottleneck, recMII);

  // Cross-wg edges (cost of barriers). Only count edges where both endpoints
  // are non-NONE (NONE ops aren't in any cluster). A cross-wg dep inside the
  // K-loop fires K times per outer iter, so weight by max of the endpoints'
  // frequency multipliers.
  int crossEdges = 0;
  for (const auto &edge : loop.edges) {
    auto srcIt = nodeToWg.find(edge.srcId);
    auto dstIt = nodeToWg.find(edge.dstId);
    if (srcIt == nodeToWg.end() || dstIt == nodeToWg.end())
      continue;
    if (srcIt->second != dstIt->second) {
      int freq = std::max(loop.nodes[edge.srcId].frequencyMultiplier,
                          loop.nodes[edge.dstId].frequencyMultiplier);
      crossEdges += std::max(freq, 1);
    }
  }

  // Pipeline-via-WG-separation workaround for missing software pipeline
  // lowering (see notes/pipeline_via_wg_separation.md). Penalize WGs
  // that mix SYNC-blocking work (CUDA pipe ops — the warp is stalled
  // for their full selfLatency) with ASYNC work (TC MMA, MEM TMA — the
  // warp issues and the HW completes in the background). When mixed in
  // one WG, the sync work BLOCKS the warp so the async ops can't be
  // issued back-to-back and their HW concurrency is lost. Splitting
  // them into separate WGs connected by barriers lets the async WG keep
  // issuing while the sync WG runs — the pipelined overlap we'd get
  // from a proper prologue/main/epilogue rewrite.
  //
  // Penalty per mixed WG = min(syncWork, asyncWork). That's the cycles
  // of overlap we lose by keeping them together.
  //
  // Pure-async WGs (load + MMA, MMA + MMA) get NO penalty — async ops
  // mixed in one WG already overlap via HW. Pure-sync WGs (softmax
  // chain) also get no penalty — there's no async to overlap with.
  //
  // Gated by `TRITON_MODULO_STAGE_SEPARATION=1`; disable once proper
  // `pipelineForLoop()` integration lands.
  int stageMixPenalty = 0;
  if (triton::tools::getBoolEnv("TRITON_MODULO_STAGE_SEPARATION")) {
    constexpr int kSyncThreshold = 64; // ignore tiny CUDA ops
    for (auto &[wgId, nodes] : wgToNodes) {
      int syncWork = 0;  // sum of CUDA selfLat (warp-blocking)
      int asyncWork = 0; // sum of TC/MEM pipeline occupancy
                         // (HW-overlappable per-iter work)
      for (unsigned nid : nodes) {
        const auto &n = loop.nodes[nid];
        if (n.pipeline == ttg::HWPipeline::CUDA) {
          syncWork += std::max(n.selfLatency, 0);
        } else if (n.pipeline == ttg::HWPipeline::TC ||
                   n.pipeline == ttg::HWPipeline::TMA) {
          asyncWork += std::max(n.latency, 0);
        }
      }
      if (syncWork < kSyncThreshold)
        continue; // not enough sync work to bother
      if (asyncWork == 0)
        continue; // nothing async to overlap with
      stageMixPenalty += std::min(syncWork, asyncWork);
    }
  }

  ScoredCandidate sc;
  sc.assignment = assn;
  sc.bottleneckChainWall = bottleneck;
  sc.crossWgEdges = crossEdges;
  sc.totalRegs = totalRegs;
  // Slack-aware soft penalty (see kDefaultSlack / kDeficitPenalty doc).
  // When the request exceeds the SM budget, the default WG absorbs up to
  // kDefaultSlack regs; only the residual hurts the bottleneck compute WG
  // (and that's where 3-9× perf collapses observed in perf_sweep.py).
  int deficit = std::max(0, totalRegs - kBlackwellSMRegs);
  int residual = std::max(0, deficit - kDefaultSlack);
  // Channel-SMEM capacity + co-residency (see computeSecondOrderTerms).
  auto so = computeSecondOrderTerms(loop, nodeToWg, totalRegs, explicitWarps,
                                    committedSmemBytes);
  sc.channelSmemBytes = so.channelSmemBytes;
  sc.coResidentCTAs = so.coResidentCTAs;
  sc.feasible = (residual == 0) && so.feasible;
  if (verbose) {
    LLVM_DEBUG(llvm::dbgs()
               << "[Score-VERBOSE]   chanSmem=" << so.channelSmemBytes
               << " totalSmem=" << so.totalSmemBytes << "/"
               << kSmemBudgetBytes() << " coRes=" << so.coResidentCTAs
               << " soPenalty=" << so.penalty << "\n");
  }
  // Cross-WG barrier issue cost is now folded into per-WG bottleneck via
  // `computeWGBarrierCost`, so the legacy `crossEdges * kBarrierOverhead`
  // global term is dropped — keeping it would double-charge the same
  // barriers.
  sc.cost = static_cast<double>(bottleneck) + residual * kDeficitPenalty +
            assn.numWgs * kPerWGTieBreak + stageMixPenalty + so.penalty;
  return sc;
}

/// Format a candidate's `cluster→wg` assignment for log lines.
static void printAssignment(llvm::raw_ostream &os,
                            const ClusterAssignment &assn,
                            const SmallVector<OpCluster> &clusters) {
  os << "{";
  bool first = true;
  for (const auto &c : clusters) {
    if (!first)
      os << ", ";
    os << "C" << c.id << "(" << ttg::getPipelineName(c.pipeline) << ")→wg"
       << assn.clusterToWg[c.id];
    first = false;
  }
  os << "}";
}

// ============================================================================
// Greedy cluster partitioner — agglomerative O(N³) alternative to exhaustive.
//
// Used as a fallback when the cluster count exceeds the exhaustive cap.
// Identical scoring to partitionExhaustive (cost = bottleneck + xEdges*30 +
// numWgs*1) so the two paths are directly comparable.
//
// Algorithm:
//   1. Init: one warp group per cluster (max splitting).
//   2. Loop: for every pair (i,j) of WGs, evaluate the cost AFTER merging
//      them. Pick the merge with the largest cost reduction.
//   3. Stop when no merge reduces cost.
//
// Per-iter work is O(N² × (E + N²)) for evaluating each merge candidate;
// for N≤30 clusters this is well under a millisecond, vs Bell(N) factorial
// growth for exhaustive.
// ============================================================================

/// One candidate warp group during greedy partitioning.
struct GreedyWG {
  SmallVector<unsigned, 4> clusterIds; // member cluster ids
  SmallVector<unsigned> nodeIds; // flattened nodeIds (cached for makespan)
};

/// Compute the cost of a partition. Mirrors `scoreCandidate`'s formula.
/// Returns +inf if the partition busts the SM register budget (Layer C).
static double evalGreedyCost(const SmallVector<GreedyWG> &wgs,
                             const ttg::ScheduleLoop &loop,
                             int64_t committedSmemBytes) {
  // Bottleneck = max per-WG makespan, computed at each WG's required warps.
  // Also accumulate per-WG register footprint (Layer C).
  int totalRegs = kDefaultWGFootprint; // include implicit "default" WG
  llvm::SmallDenseMap<unsigned, int> nodeToWg;
  for (unsigned wgi = 0; wgi < wgs.size(); ++wgi) {
    for (unsigned nid : wgs[wgi].nodeIds)
      nodeToWg[nid] = static_cast<int>(wgi);
  }
  llvm::SmallDenseMap<int, int> rtPerWg;
  accumulateCrossWGRoundTrip(loop, nodeToWg, rtPerWg);
  llvm::SmallDenseMap<int, int> mwPerWg;
  accumulatePropagatedMinWarps(loop, nodeToWg, mwPerWg);
  int bottleneck = 0;
  int explicitWarps = 0;
  for (unsigned wgi = 0; wgi < wgs.size(); ++wgi) {
    int wgWarps = std::max(wgRequiredWarps(wgs[wgi].nodeIds, loop),
                           mwPerWg.lookup(static_cast<int>(wgi)));
    explicitWarps += wgWarps;
    int ms = computeMultiPipelineMakespan(wgs[wgi].nodeIds, loop, wgWarps);
    int barCost = computeWGBarrierCost(wgs[wgi].nodeIds, loop, nodeToWg,
                                       static_cast<int>(wgi));
    bottleneck = std::max(bottleneck,
                          ms + barCost + rtPerWg.lookup(static_cast<int>(wgi)));
    totalRegs += wgFootprint(wgWarps);
  }
  int deficit = std::max(0, totalRegs - kBlackwellSMRegs);
  int residual = std::max(0, deficit - kDefaultSlack);
  // Channel-SMEM capacity + co-residency, same terms as scoreCandidate.
  auto so = computeSecondOrderTerms(loop, nodeToWg, totalRegs, explicitWarps,
                                    committedSmemBytes);
  // Recurrence floor — identical term to scoreCandidate so the two
  // partitioner paths stay directly comparable.
  bottleneck = std::max(bottleneck, computePartitionRecMII(loop, nodeToWg));
  // Cross-WG barrier-issue cost is folded into per-WG bottleneck via
  // `computeWGBarrierCost`; the legacy global `crossEdges * kBarrierOverhead`
  // term has been dropped to avoid double-charging.
  return static_cast<double>(bottleneck) + residual * kDeficitPenalty +
         wgs.size() * kPerWGTieBreak + so.penalty;
}

/// Greedy cluster-based partitioner. `reservedSmemBytes` = committed SMEM of
/// every OTHER loop in the kernel (see computeSecondOrderTerms).
static void partitionClusterGreedy(ttg::ScheduleLoop &loop,
                                   int64_t reservedSmemBytes = 0) {
  if (loop.II <= 0)
    return;
  const int64_t committedSmem = computeTotalSmem(loop) + reservedSmemBytes;

  auto clusters = buildClusters(loop);
  if (clusters.size() < 2) {
    for (auto &node : loop.nodes)
      node.warpGroup = (node.pipeline == ttg::HWPipeline::NONE) ? -1 : 0;
    return;
  }

  // Init: one WG per cluster (most-split state).
  SmallVector<GreedyWG> wgs;
  for (const auto &c : clusters) {
    GreedyWG wg;
    wg.clusterIds.push_back(c.id);
    wg.nodeIds = c.nodeIds;
    wgs.push_back(std::move(wg));
  }

  LLVM_DEBUG({
    llvm::dbgs() << "[Greedy] Init: " << wgs.size()
                 << " WGs (one per cluster)\n";
    for (const auto &c : clusters) {
      llvm::dbgs() << "[Greedy]   C" << c.id << " ("
                   << ttg::getPipelineName(c.pipeline)
                   << ") size=" << c.nodeIds.size() << "\n";
    }
  });
  double currentCost = evalGreedyCost(wgs, loop, committedSmem);
  LLVM_DEBUG(llvm::dbgs() << "[Greedy] Initial cost = " << currentCost << "\n");

  // Greedy merge loop.
  int iter = 0;
  while (wgs.size() > 1) {
    int bestI = -1, bestJ = -1;
    double bestCost = currentCost;

    for (unsigned i = 0; i < wgs.size(); ++i) {
      for (unsigned j = i + 1; j < wgs.size(); ++j) {
        // Trial merge of wgs[i] and wgs[j].
        SmallVector<GreedyWG> trial = wgs;
        trial[i].clusterIds.append(trial[j].clusterIds.begin(),
                                   trial[j].clusterIds.end());
        trial[i].nodeIds.append(trial[j].nodeIds.begin(),
                                trial[j].nodeIds.end());
        trial.erase(trial.begin() + j);
        double trialCost = evalGreedyCost(trial, loop, committedSmem);
        if (trialCost < bestCost) {
          bestCost = trialCost;
          bestI = i;
          bestJ = j;
        }
      }
    }

    if (bestI < 0)
      break; // no merge reduces cost — local optimum reached

    LLVM_DEBUG(llvm::dbgs() << "[Greedy] iter " << iter << ": merge wg" << bestI
                            << " ⊕ wg" << bestJ << ", cost " << currentCost
                            << " → " << bestCost << "\n");
    wgs[bestI].clusterIds.append(wgs[bestJ].clusterIds.begin(),
                                 wgs[bestJ].clusterIds.end());
    wgs[bestI].nodeIds.append(wgs[bestJ].nodeIds.begin(),
                              wgs[bestJ].nodeIds.end());
    wgs.erase(wgs.begin() + bestJ);
    currentCost = bestCost;
    ++iter;
  }

  LLVM_DEBUG({
    llvm::dbgs() << "[Greedy] Final: " << wgs.size()
                 << " WGs, cost=" << currentCost << "\n";
    for (unsigned wi = 0; wi < wgs.size(); ++wi) {
      llvm::dbgs() << "[Greedy]   wg" << wi << " clusters=[";
      for (size_t k = 0; k < wgs[wi].clusterIds.size(); ++k) {
        if (k)
          llvm::dbgs() << ",";
        llvm::dbgs() << "C" << wgs[wi].clusterIds[k];
      }
      llvm::dbgs() << "]\n";
    }
  });

  // Apply final assignment.
  for (auto &node : loop.nodes)
    node.warpGroup = -1;
  for (unsigned wgi = 0; wgi < wgs.size(); ++wgi) {
    for (unsigned nid : wgs[wgi].nodeIds)
      loop.nodes[nid].warpGroup = wgi;
  }
  debugPrintFinalRecMII(loop, "greedy");
  LLVM_DEBUG({
    for (const auto &node : loop.nodes) {
      llvm::dbgs() << "[PassB.1]   N" << node.id << " "
                   << node.op->getName().getStringRef() << " → wg"
                   << node.warpGroup << " ("
                   << ttg::getPipelineName(node.pipeline) << ")\n";
    }
  });
}

/// Number of schedule-graph variants to dump for autotuning. Reads
/// TRITON_MODULO_DUMP_TOPN (default 1 == legacy single-graph behavior). When
/// > 1, the Phase-4 partitioner records the top-N candidate partitions and the
/// dumper re-finalizes + emits all variants into one pluralized file
/// (schedule_graph.json -> schedule_graphs.json). The rationale:
/// our cost model ranks the candidate warp-group partitions but is not
/// perfect, so the true-best schedule may be rank 2 or 3. Dumping the top-N
/// lets an external harness run each and pick the empirical winner — modulo-
/// based autotuning, analogous to Triton config autotuning but over schedules.
static int getDumpTopN() {
  auto v = triton::tools::getStrEnv("TRITON_MODULO_DUMP_TOPN");
  if (v.empty())
    return 1;
  int n = std::atoi(v.c_str());
  return n < 1 ? 1 : n;
}

/// Which partition variant to COMMIT for lowering, by cost-model rank —
/// 0-based, matching `variant_id` in the TRITON_MODULO_DUMP_TOPN dump (0 = the
/// rank-0 winner). Default -1 = commit the winner. Set
/// TRITON_MODULO_SELECT_VARIANT=k to instead lower the k-th-ranked partition as
/// a single schedule, so you can empirically test whether the cost model's rank
/// 0 is really the fastest (dump top-N, pick a variant_id, re-run with this
/// flag to run just that one). Out-of-range clamps to the last available
/// variant. Only the exhaustive partitioner enumerates variants; the greedy
/// fallback has just one.
static int getSelectVariant() {
  auto v = triton::tools::getStrEnv("TRITON_MODULO_SELECT_VARIANT");
  if (v.empty())
    return -1;
  int n = std::atoi(v.c_str());
  return n < 0 ? -1 : n;
}

/// Build the multi-variant dump filename by pluralizing the base path: insert
/// an `s` before the final extension, so `schedule_graph.json` ->
/// `schedule_graphs.json` (and `foo.json` -> `foos.json`). With no extension,
/// `s` is appended. Used for the single-file top-N dump.
static std::string pluralDumpPath(StringRef base) {
  auto dot = base.rfind('.');
  auto slash = base.find_last_of("/\\");
  if (dot != StringRef::npos && (slash == StringRef::npos || dot > slash))
    return (base.substr(0, dot) + "s" + base.substr(dot)).str();
  return (base + "s").str();
}

/// Exhaustive partition pass: greedy agglomerative clustering followed by
/// exhaustive enumeration over the resulting clusters. Each cluster is one
/// "atom" in the partition decision; ops within a cluster always travel to
/// the same WG, but different clusters on the same pipeline can be split
/// onto different WGs.
static void partitionExhaustive(ttg::ScheduleLoop &loop,
                                int64_t reservedSmemBytes = 0) {
  if (loop.II <= 0)
    return;
  // Candidate-invariant SMEM baseline for the capacity/co-residency terms:
  // this loop's committed buffers plus every other loop's (nested/sibling
  // loops coexist in the same CTA).
  const int64_t committedSmem = computeTotalSmem(loop) + reservedSmemBytes;

  // ── Greedy agglomerative clustering ──────────────────────────────────────
  auto clusters = buildClusters(loop);
  if (clusters.size() < 2) {
    LLVM_DEBUG(llvm::dbgs() << "[Phase4] < 2 clusters, skipping\n");
    // Single cluster (or none): one WG, set everything to wg0.
    for (auto &node : loop.nodes)
      node.warpGroup = (node.pipeline == ttg::HWPipeline::NONE) ? -1 : 0;
    // For the top-N autotuning dump, record this fixed single partition so the
    // variant assembler treats this loop as "1 candidate, held fixed across
    // variants" rather than "0 candidates" — otherwise a single-cluster sibling
    // loop (e.g. an epilogue) would zero out the whole multi-variant dump.
    loop.topPartitions.clear();
    loop.topPartitionCosts.clear();
    if (getDumpTopN() > 1) {
      SmallVector<int> nodeWG(loop.nodes.size(), -1);
      for (auto &node : loop.nodes)
        nodeWG[node.id] = node.warpGroup;
      loop.topPartitions.push_back(std::move(nodeWG));
      loop.topPartitionCosts.push_back(loop.partitionCost);
    }
    return;
  }

  // Safety cap: Bell numbers blow up fast (B(10)=115975, B(12)=4M+).
  // For N clusters each candidate also runs computeMultiPipelineMakespan
  // per WG, so total work is O(B(N) * N * |nodes|^2). At N=10 this is a
  // few seconds; at N=12 it's minutes. Fall back to the cluster-greedy
  // partitioner past the cap (same scoring, O(N^3) vs Bell(N) growth).
  // TRITON_MODULO_CLUSTER_GREEDY=1 forces greedy at any cluster count.
  constexpr unsigned kMaxClustersForExhaustive = 10;
  bool forceGreedy = triton::tools::getBoolEnv("TRITON_MODULO_CLUSTER_GREEDY");
  if (forceGreedy || clusters.size() > kMaxClustersForExhaustive) {
    LLVM_DEBUG(llvm::dbgs() << "[Phase4] " << clusters.size() << " clusters"
                            << (forceGreedy ? " (forced)" : " > 10")
                            << " — using cluster-greedy\n");
    partitionClusterGreedy(loop, reservedSmemBytes);
    return;
  }

  // ── Logging: dump nodes/edges/clusters before enumerating ────────────────
  LLVM_DEBUG({
    llvm::dbgs() << "[Phase4-VERBOSE] LOOP NODES:\n";
    for (const auto &node : loop.nodes) {
      llvm::dbgs() << "[Phase4-VERBOSE]   N" << node.id
                   << "  cycle=" << node.cycle
                   << "  pipe=" << ttg::getPipelineName(node.pipeline)
                   << "  mw=" << node.minWarps
                   << "  selfLat=" << node.selfLatency
                   << "  lat=" << node.latency;
      if (node.op)
        llvm::dbgs() << "  " << node.op->getName().getStringRef();
      llvm::dbgs() << "\n";
    }
    llvm::dbgs() << "[Phase4-VERBOSE] LOOP EDGES:\n";
    for (const auto &edge : loop.edges) {
      llvm::dbgs() << "[Phase4-VERBOSE]   E N" << edge.srcId << "(pipe="
                   << ttg::getPipelineName(loop.nodes[edge.srcId].pipeline)
                   << ") -> N" << edge.dstId << "(pipe="
                   << ttg::getPipelineName(loop.nodes[edge.dstId].pipeline)
                   << ")  edge.lat=" << edge.latency
                   << "  dist=" << edge.distance << "\n";
    }
    llvm::dbgs() << "[Phase4-VERBOSE] CLUSTERS: " << clusters.size() << "\n";
    for (const auto &c : clusters) {
      llvm::dbgs() << "[Phase4-VERBOSE]   C" << c.id << " ("
                   << ttg::getPipelineName(c.pipeline)
                   << ") size=" << c.nodeIds.size() << ":\n";
      for (unsigned nid : c.nodeIds) {
        const auto &n = loop.nodes[nid];
        llvm::dbgs() << "[Phase4-VERBOSE]       N" << nid;
        if (n.op)
          llvm::dbgs() << " " << n.op->getName().getStringRef();
        llvm::dbgs() << "  (cycle=" << n.cycle << " selfLat=" << n.selfLatency
                     << " lat=" << n.latency << ")\n";
      }
    }
  });

  // ── Enumerate + score ────────────────────────────────────────────────────
  auto candidates = enumerateClusterPartitions(clusters.size());
  SmallVector<ScoredCandidate> scored;
  LLVM_DEBUG(llvm::dbgs() << "[Phase4-VERBOSE] II=" << loop.II
                          << "  numClusters=" << clusters.size()
                          << "  numCandidates=" << candidates.size() << "\n");
  for (unsigned ci = 0; ci < candidates.size(); ++ci) {
    auto sc = scoreCandidate(candidates[ci], clusters, loop, committedSmem,
                             /*verbose=*/true);
    scored.push_back(sc);
    LLVM_DEBUG({
      llvm::dbgs() << "[Phase4-VERBOSE] cand[" << ci << "] ";
      printAssignment(llvm::dbgs(), sc.assignment, clusters);
      llvm::dbgs() << "  numWgs=" << sc.assignment.numWgs
                   << "  bottleneck=" << sc.bottleneckChainWall
                   << "  xEdges=" << sc.crossWgEdges
                   << "  chanSmem=" << sc.channelSmemBytes
                   << "  coRes=" << sc.coResidentCTAs << "  cost=" << sc.cost
                   << "\n";
    });
  }

  // ── Pick best ────────────────────────────────────────────────────────────
  llvm::sort(scored, [](const ScoredCandidate &a, const ScoredCandidate &b) {
    return a.cost < b.cost;
  });
  const auto &winner = scored.front();

  // Default: commit the cost-model winner (rank 0).
  // TRITON_MODULO_SELECT_VARIANT overrides this to commit the k-th-ranked
  // partition instead (0-based, matching variant_id in the TOPN dump) so a
  // specific variant can be lowered and tested. Out-of-range clamps to the last
  // available.
  size_t commitIdx = 0;
  if (int sel = getSelectVariant(); sel >= 0) {
    commitIdx = std::min<size_t>(sel, scored.size() - 1);
    llvm::errs() << "[modulo-schedule] TRITON_MODULO_SELECT_VARIANT=" << sel
                 << ": committing partition variant " << commitIdx << " of "
                 << scored.size() << " (cost " << scored[commitIdx].cost
                 << " vs rank-0 " << winner.cost << ")"
                 << ((size_t)sel != commitIdx ? " [clamped]" : "") << "\n";
  }
  const auto &committed = scored[commitIdx];

  // Reset NONE ops to -1; cluster members get the committed WG. propagateWarp-
  // GroupToInfraOps later attaches NONE ops to their consumer's WG.
  for (auto &node : loop.nodes)
    node.warpGroup = -1;
  for (const auto &c : clusters) {
    int wg = committed.assignment.clusterToWg[c.id];
    for (unsigned nid : c.nodeIds)
      loop.nodes[nid].warpGroup = wg;
  }
  debugPrintFinalRecMII(loop, "exhaustive");

  // Record the top-N candidate partitions for the multi-graph autotuning dump
  // (TRITON_MODULO_DUMP_TOPN). Each is a node-indexed raw warpGroup vector
  // (NONE ops = -1), best-first; [0] is the rank-0 winner (the committed
  // partition above may differ under TRITON_MODULO_SELECT_VARIANT).
  // The dumper later re-finalizes each (infra-op propagation + barrier
  // synthesis + buffer merging) on a pre-partition snapshot and emits it as a
  // separate JSON so the schedule is explored, not just the partition.
  loop.partitionCost = committed.cost; // cost of the committed variant
  loop.topPartitions.clear();
  loop.topPartitionCosts.clear();
  if (int topN = getDumpTopN(); topN > 1) {
    size_t kn = std::min<size_t>(topN, scored.size());
    for (size_t k = 0; k < kn; ++k) {
      SmallVector<int> nodeWG(loop.nodes.size(), -1);
      for (const auto &c : clusters) {
        int wg = scored[k].assignment.clusterToWg[c.id];
        for (unsigned nid : c.nodeIds)
          nodeWG[nid] = wg;
      }
      loop.topPartitions.push_back(std::move(nodeWG));
      loop.topPartitionCosts.push_back(scored[k].cost);
    }
  }

  LLVM_DEBUG({
    llvm::dbgs() << "[Phase4-VERBOSE] Top-3 ranked:\n";
    for (size_t k = 0; k < std::min<size_t>(3, scored.size()); ++k) {
      const auto &c = scored[k];
      llvm::dbgs() << "[Phase4-VERBOSE]  rank " << (k + 1)
                   << ":  cost=" << c.cost
                   << " (bottleneck=" << c.bottleneckChainWall
                   << " xEdges=" << c.crossWgEdges
                   << " wgs=" << c.assignment.numWgs << ") ";
      printAssignment(llvm::dbgs(), c.assignment, clusters);
      llvm::dbgs() << "\n";
    }
    llvm::dbgs() << "[Phase4] picked: cost=" << winner.cost
                 << " bottleneck=" << winner.bottleneckChainWall
                 << " xEdges=" << winner.crossWgEdges
                 << " wgs=" << winner.assignment.numWgs << "\n";
    for (const auto &node : loop.nodes) {
      llvm::dbgs() << "[PassB.1]   N" << node.id << " "
                   << node.op->getName().getStringRef() << " → wg"
                   << node.warpGroup << " ("
                   << ttg::getPipelineName(node.pipeline) << ")\n";
    }
  });
}

/// Step 1.5: Propagate warp group to infrastructure ops (pipeline=NONE).
/// If all consumers are in the same group → assign to that group.
/// If consumers span groups → mark as -2 (replicated to all groups).
/// The actual cloning happens in the downstream WSCodePartition pass.
static constexpr int kReplicatedWarpGroup = -2;

/// Post-Phase4 reassignment: scalar arith / math ops (e.g.
/// `arith.muli %k, 64` computing `offs_k`) are never anchors. The
/// CLUSTER BUILDER and Phase4 COST MODEL still see them, so cluster
/// shapes and partition decisions stay byte-identical to today. AFTER
/// Phase4 picks, we strip these scalar arith ops back to `wg = -1` so
/// `propagateWarpGroupToInfraOps` reclassifies them as infra:
/// absorbed (single consumer) or replicated (multiple). The emitter's
/// `_collect_infra_deps_recursive` then inlines them per-task, and
/// `insertCrossGroupBarriers` skips edges touching them (the
/// `src.warpGroup < 0` guard) — eliminating spurious
/// single-arrive-no-empty barriers like case2's `sem1_full`
/// (`arith.muli → tt.descriptor_load`) and case3's `sem0_full`
/// (`arith.addi → tt.descriptor_load`). Mirrors Meta's
/// `TaskIdBackwardPropagation` (`isScalarArithOrMath`) treatment.
/// Scalar arith/math on the CUDA pipe gets demoted to infra after
/// partitioning (replicated into each consumer WG, no cross-WG hand-off).
/// Tensor-result arith/math is real compute (extf, mulf, addf, truncf, ...)
/// — those ARE anchors.
static bool isDemotableScalarArith(const ttg::ScheduleNode &node) {
  if (!node.op || node.pipeline != ttg::HWPipeline::CUDA)
    return false;
  StringRef dialect = node.op->getDialect()->getNamespace();
  if (dialect != "arith" && dialect != "math")
    return false;
  for (auto t : node.op->getResultTypes())
    if (isa<RankedTensorType>(t))
      return false;
  return true;
}

static void demoteScalarArithToInfra(ttg::ScheduleLoop &loop) {
  for (auto &node : loop.nodes) {
    if (isDemotableScalarArith(node))
      node.warpGroup = -1; // hand off to propagateWarpGroupToInfraOps
  }
}

static void propagateWarpGroupToInfraOps(ttg::ScheduleLoop &loop) {
  bool changed = true;
  while (changed) {
    changed = false;
    for (auto &node : loop.nodes) {
      if (node.warpGroup != -1)
        continue; // Already assigned or replicated.

      // Collect warp groups of all consumers (outgoing edges).
      llvm::SmallSetVector<int, 4> consumerGroups;
      for (const auto &edge : loop.edges) {
        if (edge.srcId != node.id)
          continue;
        int cg = loop.nodes[edge.dstId].warpGroup;
        if (cg >= 0)
          consumerGroups.insert(cg);
      }

      if (consumerGroups.empty())
        continue; // No assigned consumers yet.

      if (consumerGroups.size() == 1) {
        node.warpGroup = *consumerGroups.begin();
      } else {
        node.warpGroup = kReplicatedWarpGroup; // Replicated.
        // Record the consuming groups so §1.5 can emit a multi-id
        // ttg.partition. The native backend has no per-task inlining step
        // (unlike sched2tlx), so a replicated infra op must carry an explicit
        // partition set or NVGPUWarpSpecialization rejects it (every in-loop
        // op needs ttg.partition).
        node.replicatedGroups.assign(consumerGroups.begin(),
                                     consumerGroups.end());
      }
      changed = true;
    }
  }

  LLVM_DEBUG({
    int unassigned = 0, replicated = 0;
    for (const auto &node : loop.nodes) {
      if (node.warpGroup == -1)
        unassigned++;
      if (node.warpGroup == kReplicatedWarpGroup)
        replicated++;
    }
    llvm::dbgs() << "[PassB.1.5] Infra ops: " << replicated << " replicated, "
                 << unassigned << " unassigned\n";
  });
}

/// Co-locate each MMA-operand staging `local_alloc` with its producer load's
/// warp group. A `local_alloc %loadResult` puts a load's register result into
/// SMEM for the MMA; it MUST live in the same warp group as the load. If the
/// clustering placed it in the MMA's group instead (heavy-op pull), the load's
/// register result crosses the WG boundary and the consumer WG re-stages it
/// through a fresh in-loop local_alloc (SMEM→reg→SMEM) — which the software
/// pipeliner cannot predicate (Fatal pipeliner error). Keeping load + its
/// operand alloc together makes the load WG own one SMEM buffer the MMA reads
/// directly, matching the standard WS partition. Run AFTER infra-op
/// propagation so warpGroups are final.
static void coLocateOperandAllocsWithLoads(ttg::ScheduleLoop &loop) {
  llvm::DenseMap<Operation *, int> opToWg;
  for (const auto &node : loop.nodes)
    if (node.op)
      opToWg[node.op] = node.warpGroup;
  for (auto &node : loop.nodes) {
    auto alloc = dyn_cast_or_null<ttg::LocalAllocOp>(node.op);
    if (!alloc || !alloc.getSrc())
      continue;
    Operation *def = alloc.getSrc().getDefiningOp();
    if (def &&
        isa<tt::LoadOp, tt::DescriptorLoadOp, tt::DescriptorGatherOp>(def)) {
      auto it = opToWg.find(def);
      if (it != opToWg.end() && it->second >= 0)
        node.warpGroup = it->second;
    }
  }
}

// ============================================================================
// Pass B Step 2: Insert Synchronization
// ============================================================================

/// Identify cross-group edges and insert barrier records.
/// SMEM transfers (MEM→TC) → mbarrier with phase cycling.
/// TMEM transfers (TC→CUDA) → named barrier.
static void insertCrossGroupBarriers(ttg::ScheduleLoop &loop) {
  llvm::DenseSet<std::tuple<unsigned, unsigned, unsigned>> seenBarrierEdges;
  // A TC-free, memory-bound loop (e.g. LayerNorm) pipelines load→compute→store
  // across warp groups. Giving the TMA-load→compute channel depth-2 lets the
  // load warp run a full iteration ahead of compute (prefetch), which is what
  // turns the 3-WG split from "matches 1-WG" into "beats it ~1.2x". TC loops
  // (GEMM/FA) keep their tuned depth-1 register channels untouched.
  for (const auto &edge : loop.edges) {
    const auto &src = loop.nodes[edge.srcId];
    const auto &dst = loop.nodes[edge.dstId];

    // Skip intra-group edges.
    if (src.warpGroup < 0 || dst.warpGroup < 0)
      continue;
    if (src.warpGroup == dst.warpGroup)
      continue;

    // Avoid duplicate barriers for the same producer result and consumer.
    // Deduping BEFORE channel resolution also prevents the orphaned
    // duplicate channel buffer the old order created (a second edge between
    // the same pair — e.g. an op consuming the same value through two
    // operands — synthesized a second buffer, then skipped only the barrier
    // record), and keeps the scoring-time predictor's per-edge accounting
    // exact.
    if (!seenBarrierEdges.insert({edge.srcId, edge.dstId, edge.srcResultIdx})
             .second)
      continue;

    // Determine barrier kind from the producer/consumer pipeline.
    ttg::ScheduleLoop::BarrierKind kind;
    if (src.pipeline == ttg::HWPipeline::TMA) {
      // MEM → TC/CUDA: data flows through SMEM → use mbarrier.
      kind = ttg::ScheduleLoop::BarrierKind::MBARRIER;
    } else if (src.pipeline == ttg::HWPipeline::TC) {
      // TC → CUDA: data flows through TMEM → use named barrier.
      kind = ttg::ScheduleLoop::BarrierKind::NAMED;
    } else {
      // Other cross-group edges: default to mbarrier.
      kind = ttg::ScheduleLoop::BarrierKind::MBARRIER;
    }

    // Resolve the channel: reuse the producer's data buffer / the TMA
    // destination buffer, or get a synthesis spec (shape + depth rule).
    // Shared with the scoring-time predictor — see resolveCrossWGChannel.
    auto spec = resolveCrossWGChannel(loop, edge);
    unsigned depth = spec.depth;
    unsigned pairedBuf = spec.pairedBuf;
    if (spec.synthesize) {
      // Register-typed cross-WG flow (e.g. FA's alpha 256-vector or
      // softmax→TC P-tile bridge). The producer op holds the value in
      // registers; to ferry it to a different warp group we must stage it
      // through SMEM with this barrier guarding the hand-off. Allocate the
      // buffer here so it's part of loop.buffers — Step 4.5 (lifetime
      // merging) sees it like any other, and the partitioner's capacity
      // gate has already priced it via predictChannelSmemBytes.
      //
      // Depth>1 is safe to emit here: ring indexing for count>1 cross-WG
      // channels already exists and is exercised today (e.g. case3 FA has a
      // depth-2 cross-WG channel), and the channel's SMEM cost scales with
      // count via ScheduleBuffer::totalBytes() (= sizeBytes() * count), which
      // the Step-4 budget, the JSON `total_bytes`, and the emitter's
      // local_alloc(..., count) all consume.
      //
      // The depth rule itself (TC-free TMA prefetch floor; lifetime/II+1
      // for TMA-store consumers) lives in resolveCrossWGChannel so the
      // scoring-time predictor and this synthesis cannot drift.
      ttg::ScheduleBuffer chan;
      chan.id = loop.buffers.size();
      chan.kind = ttg::MemoryKind::SMEM;
      chan.count = spec.depth;
      chan.liveStart = src.cycle;
      chan.liveEnd = dst.cycle + std::max(dst.latency, 0);
      chan.shape.assign(spec.shape.begin(), spec.shape.end());
      chan.elementBitWidth = spec.elementBitWidth;
      loop.buffers.push_back(chan);
      pairedBuf = chan.id;
    }

    ttg::ScheduleLoop::CrossGroupBarrier bar;
    bar.producerNodeId = edge.srcId;
    bar.consumerNodeId = edge.dstId;
    bar.producerWarpGroup = src.warpGroup;
    bar.consumerWarpGroup = dst.warpGroup;
    bar.kind = kind;
    bar.depth = depth;
    bar.pairedBufferId = pairedBuf;

    // Arrive/wait placement:
    // arrive AFTER the producer finishes writing (= producer node)
    // wait BEFORE the consumer starts reading (= consumer node)
    bar.arriveAfterNodeId = edge.srcId;
    bar.waitBeforeNodeId = edge.dstId;

    // For mbarrier: expected bytes from the paired buffer.
    if (kind == ttg::ScheduleLoop::BarrierKind::MBARRIER &&
        pairedBuf != UINT_MAX) {
      bar.expectBytes = loop.buffers[pairedBuf].sizeBytes();
    }

    loop.crossGroupBarriers.push_back(bar);

    LLVM_DEBUG(llvm::dbgs()
               << "[PassB.2] Barrier: N" << edge.srcId << "(wg" << src.warpGroup
               << ") → N" << edge.dstId << "(wg" << dst.warpGroup << ") "
               << (kind == ttg::ScheduleLoop::BarrierKind::MBARRIER ? "mbarrier"
                                                                    : "named")
               << " depth=" << depth << " arrive_after=N"
               << bar.arriveAfterNodeId << " wait_before=N"
               << bar.waitBeforeNodeId << " expect=" << bar.expectBytes
               << "B\n");
  }

  LLVM_DEBUG(llvm::dbgs() << "[PassB.2] Total cross-group barriers: "
                          << loop.crossGroupBarriers.size() << "\n");
}

/// Pass A.7: mark the epilogue chain so the sched2tlx emitter renders the
/// subtiled store. For each subtiled `descriptor_store` (S = getEpilogueSubtile
/// > 1), tag the store plus its register-compute producers (truncf / convert /
/// casts) up to and including the `tmem_load` accumulator read with
/// subtileCount = S and nSize = BN/S. The emitter's `_find_subtile_chain` keys
/// off the FIRST chain node, so the whole chain (not just the store) must be
/// marked. Buffer shrink + double-buffering are already handled by
/// extractBufferShape / allocateBuffersForLoop; this only annotates the nodes.
static void markEpilogueSubtileNodes(ttg::ScheduleLoop &loop) {
  llvm::DenseMap<Operation *, unsigned> opToNode;
  for (const auto &n : loop.nodes)
    if (n.op)
      opToNode[n.op] = n.id;

  for (auto &storeNode : loop.nodes) {
    if (!storeNode.op || !isa<tt::DescriptorStoreOp>(storeNode.op))
      continue;
    int S = getEpilogueSubtileForOp(storeNode.op);
    if (S <= 1)
      continue;
    auto storeOp = cast<tt::DescriptorStoreOp>(storeNode.op);
    auto srcTy = dyn_cast<RankedTensorType>(storeOp.getSrc().getType());
    if (!srcTy || srcTy.getRank() < 2)
      continue;
    int subSize = static_cast<int>(srcTy.getShape().back()) / S;

    auto mark = [&](ttg::ScheduleNode &n) {
      n.subtileCount = S;
      n.nSize = subSize;
    };
    mark(storeNode);

    // Walk the value chain feeding the store, marking register epilogue ops.
    // Stop at the tmem_load (accumulator read) — mark it but don't recurse
    // into the TMEM accumulator / MMA upstream.
    llvm::SmallVector<Value, 4> worklist{storeOp.getSrc()};
    llvm::DenseSet<Operation *> visited;
    while (!worklist.empty()) {
      Value v = worklist.pop_back_val();
      Operation *def = v.getDefiningOp();
      if (!def || !visited.insert(def).second)
        continue;
      auto it = opToNode.find(def);
      if (it == opToNode.end())
        continue;
      mark(loop.nodes[it->second]);
      // Memory-read boundaries: the TMEM accumulator and any external SMEM
      // staging (e.g. case5's bias). Mark them (the emitter sub-slices them at
      // their source) but don't recurse — their producer load stays a full,
      // once-per-tile load outside the sub-tile loop.
      if (isa<ttng::TMEMLoadOp, ttg::LocalLoadOp, tt::DescriptorLoadOp,
              tt::LoadOp>(def))
        continue;
      for (Value operand : def->getOperands())
        worklist.push_back(operand);
    }
  }
}

/// True iff the store's value chain is subtileable along N: every op is either
/// a memory-read boundary (the TMEM accumulator or an external SMEM staging —
/// the emitter sub-slices those at their source) or an elementwise-along-N
/// compute op (per-column, so slicing N is exact). This is NOT an op-name
/// allowlist: it uses the same op predicate `WSDataPartition::sliceOp` uses to
/// slice ops along a data-partition dimension (the identical transform), so
/// bias `addf`, scale `mulf`, `math.exp`, casts, etc. all qualify, while a
/// cross-column op (`tt.reduce`/`tt.trans`/`tt.dot`) correctly disqualifies —
/// a genuine math constraint, not a missing case.
static bool isSimpleSubtileableEpilogue(Operation *storeOp) {
  llvm::SmallVector<Value, 4> worklist{
      cast<tt::DescriptorStoreOp>(storeOp).getSrc()};
  llvm::DenseSet<Operation *> seen;
  while (!worklist.empty()) {
    Operation *def = worklist.pop_back_val().getDefiningOp();
    if (!def || !seen.insert(def).second)
      continue;
    // Memory-read boundary — sub-sliced at its source (TMEM accumulator via
    // tlx.subslice, external SMEM staging likewise). Don't recurse past it.
    if (isa<ttng::TMEMLoadOp, ttg::LocalLoadOp, tt::DescriptorLoadOp,
            tt::LoadOp>(def))
      continue;
    // Elementwise-along-N compute (per-column): subtiling N is exact.
    // Broadcast/ splat/expand_dims would need per-sub-tile shape adjustment the
    // emitter doesn't do yet, so they're deliberately excluded (correct skip,
    // not a silent wrong result).
    if (def->hasTrait<mlir::OpTrait::Elementwise>() ||
        isa<ttg::ConvertLayoutOp, tt::FpToFpOp>(def)) {
      for (Value o : def->getOperands())
        worklist.push_back(o);
      continue;
    }
    return false; // reduce / trans / dot / broadcast / other: not N-subtileable
  }
  return true;
}

/// Estimate the graph's total SMEM (bytes) WITHOUT epilogue subtiling — sum
/// over all loops of each SMEM buffer's (tile bytes × lifetime count). Mirrors
/// computeTotalSmem but works pre-allocation (from nodes), so the subtile
/// decision can run before allocateBuffersForLoop. Used for the capacity
/// trigger.
static int64_t estimateGraphSmemBytes(const ttg::ScheduleGraph &graph) {
  int64_t total = 0;
  for (const auto &loop : graph.loops)
    for (const auto &n : loop.nodes) {
      if (!n.op || classifyMemoryKind(n.op) != ttg::MemoryKind::SMEM)
        continue;
      ttg::ScheduleBuffer buf;
      extractBufferShape(n.op, buf); // full size (no subtile attr set yet)
      if (buf.shape.empty() || buf.elementBitWidth == 0)
        continue;
      int64_t elems = 1;
      for (auto d : buf.shape)
        elems *= d;
      total += elems * (buf.elementBitWidth / 8) *
               static_cast<int64_t>(computeBufferCount(loop, n.id));
    }
  return total;
}

/// Pass A.7 auto-decision: choose the epilogue subtile factor S and stamp
/// `tt.epilogue_subtile` on the store op (read by getEpilogueSubtileForOp).
/// Skipped when the env override is set.
///
/// Grounded in the microbenchmark study (users/wl/wlei/modulo_schedule/
/// latency_model/epi_subtile). Subtiling has TWO independent benefits, gated
/// separately, and one cost:
///   COST  — smaller TMA stores move bytes at lower BW (down to ~0.5x in a
///           memory-bound copy). Only acceptable if hidden behind compute.
///   PERF (overlap) — the sub-stores hide behind the next tile's MMA. Positive
///           ONLY when the inner loop is compute-bound (has an MMA); on a
///           memory-bound loop the store is the critical path and subtiling is
///           a pure loss. ⇒ gate on tensor-core compute in the inner loop.
///   SMEM (capacity) — the c_smem staging shrinks BM·BN·count → BM·(BN/S)·2, so
///           subtiling frees SMEM and can keep the K-pipeline from being cut by
///           the budget reducer. ⇒ gate on the un-subtiled total exceeding the
///           SMEM budget; pick the smallest S that fits (least BW penalty).
/// Pre-reqs for both: persistent loop owning a descriptor_store + an inner-loop
/// super-node, an emitter-safe chain, and BN/S >= 32 (the granularity floor).
static void decideEpilogueSubtiles(ttg::ScheduleGraph &graph) {
  if (!triton::tools::getStrEnv("TRITON_MODULO_EPILOGUE_SUBTILE").empty())
    return; // manual override path — getEpilogueSubtileForOp reads the env.

  auto legal = [](int BN, int s) { return BN % s == 0 && BN / s >= 32; };

  for (auto &loop : graph.loops) {
    Operation *storeOp = nullptr;
    unsigned storeNodeId = 0;
    int innerId = -1;
    for (const auto &n : loop.nodes) {
      if (n.op && isa<tt::DescriptorStoreOp>(n.op)) {
        storeOp = n.op;
        storeNodeId = n.id;
      }
      if (n.childPipelineId != UINT_MAX)
        innerId = static_cast<int>(n.childPipelineId);
    }
    // Pre-reqs: persistent loop (store + inner super-node) + emitter-safe
    // chain.
    if (!storeOp || innerId < 0 || !isSimpleSubtileableEpilogue(storeOp))
      continue;
    auto srcTy = dyn_cast<RankedTensorType>(
        cast<tt::DescriptorStoreOp>(storeOp).getSrc().getType());
    if (!srcTy || srcTy.getRank() < 2)
      continue;
    int BN = static_cast<int>(srcTy.getShape().back());

    const ttg::ScheduleLoop *inner = nullptr;
    for (const auto &l : graph.loops)
      if (static_cast<int>(l.id) == innerId)
        inner = &l;
    if (!inner)
      continue;

    // PERF trigger: inner loop has tensor-core compute to overlap the store.
    bool hasCompute = false;
    for (const auto &n : inner->nodes)
      if (n.pipeline == ttg::HWPipeline::TC) {
        hasCompute = true;
        break;
      }
    // Overlap wants the largest legal S (capped at the validated 4).
    int sOverlap = 1;
    if (hasCompute)
      for (int cand : {4, 2})
        if (legal(BN, cand)) {
          sOverlap = cand;
          break;
        }

    // SMEM trigger: if the un-subtiled total exceeds budget, subtiling the
    // store (BM·BN·count → BM·(BN/S)·2) frees SMEM so the reducer need not cut
    // the K-pipeline. Pick the SMALLEST S that brings the total under budget
    // (least BW penalty). delta(S) is exact: storeFull - storeSub(S); note S=2
    // vs a single-buffered store frees nothing (BM·BN·1 == BM·(BN/2)·2), so the
    // loop naturally escalates to S=4.
    int sCap = 1;
    int64_t budget = kSmemBudgetBytes();
    int64_t fullTotal = estimateGraphSmemBytes(graph);
    if (fullTotal > budget) {
      ttg::ScheduleBuffer sbuf;
      extractBufferShape(storeOp, sbuf); // full BM×BN (no attr yet)
      int64_t sElems = 1;
      for (auto d : sbuf.shape)
        sElems *= d;
      int64_t eb = sbuf.elementBitWidth / 8;
      int64_t storeFull =
          sElems * eb *
          static_cast<int64_t>(computeBufferCount(loop, storeNodeId));
      for (int cand : {2, 4}) { // smallest-first: minimize BW penalty
        if (!legal(BN, cand))
          continue;
        int64_t storeSub = (sElems / cand) * eb * 2; // subtile double-buffers
        if (fullTotal - storeFull + storeSub <= budget) {
          sCap = cand;
          break;
        }
      }
      // Still over budget at every legal S → take the largest legal (most
      // relief) as best effort; the reducer/HW limit is the backstop.
      if (sCap == 1)
        for (int cand : {4, 2})
          if (legal(BN, cand)) {
            sCap = cand;
            break;
          }
    }

    int S = std::max(sOverlap, sCap);
    if (S > 1) {
      storeOp->setAttr(
          "tt.epilogue_subtile",
          IntegerAttr::get(IntegerType::get(storeOp->getContext(), 32), S));
      LLVM_DEBUG(llvm::dbgs()
                 << "[A.7] auto subtile S=" << S << " (BN=" << BN
                 << " overlap=" << sOverlap << " capacity=" << sCap
                 << " smem=" << fullTotal << "/" << budget << ")\n");
    }
  }
}

/// Top-level: build a ScheduleGraph from DDG + schedule result.
/// Includes Phase 0 (DDG→nodes/edges), Step 2.5 (clusters),
/// Step 3 (buffer allocation), Step 4.5 (merging), Step 4.6 (budget),
/// Pass B Steps 1-2 (warp groups + synchronization).
///
/// Cross-level SMEM propagation: parent loop SMEM is automatically
/// reserved when checking child loop budgets, so nested loops share
/// the global SMEM budget correctly at any nesting depth.
static ttg::ScheduleGraph
buildScheduleGraph(scf::ForOp loop, const ttg::DataDependenceGraph &ddg,
                   const ttg::ModuloScheduleResult &sched,
                   const ttg::LatencyModel &model,
                   const DataPartitionPlan &plan) {
  ttg::ScheduleGraph graph;
  buildScheduleLoop(loop, ddg, sched, graph, model, plan.mmaInfo);

  // Decide epilogue subtiling from the cost model BEFORE buffer allocation, so
  // extractBufferShape shrinks the staging buffer ahead of the SMEM reducer.
  decideEpilogueSubtiles(graph);

  for (auto &schedLoop : graph.loops) {
    allocateBuffersForLoop(schedLoop, plan);
    markEpilogueSubtileNodes(schedLoop);
    mergeNonOverlappingBuffers(schedLoop);
  }

  llvm::DenseMap<unsigned, unsigned> parentMap;
  for (auto &schedLoop : graph.loops)
    for (auto &node : schedLoop.nodes)
      if (node.childPipelineId != UINT_MAX)
        parentMap[node.childPipelineId] = schedLoop.id;

  llvm::DenseMap<unsigned, int64_t> loopSmem;
  for (auto &schedLoop : graph.loops) {
    int64_t ancestorSmem = 0;
    for (unsigned id = schedLoop.id; parentMap.count(id);) {
      id = parentMap[id];
      auto it = loopSmem.find(id);
      if (it != loopSmem.end())
        ancestorSmem += it->second;
    }
    reduceBuffersForBudget(schedLoop, ancestorSmem);
    loopSmem[schedLoop.id] = computeTotalSmem(schedLoop);

    // Update maxStage to match buffer depth for prologue generation.
    int maxBufCount = 1;
    for (const auto &buf : schedLoop.buffers)
      if (buf.kind == ttg::MemoryKind::SMEM)
        maxBufCount = std::max(maxBufCount, static_cast<int>(buf.count));
    schedLoop.maxStage = std::max(schedLoop.maxStage, maxBufCount - 1);
  }

  // Per-loop reduction may pass each loop's own check yet exceed the global
  // SMEM budget when sibling/cousin loops share the same SMEM pool.
  // Run a global reduction across all loops jointly (see issue
  // 001_annotation_smem_overflow).
  reduceBuffersForGlobalBudget(graph);
  // Refresh maxStage after global reduction may have changed buffer depths.
  for (auto &schedLoop : graph.loops) {
    int maxBufCount = 1;
    for (const auto &buf : schedLoop.buffers)
      if (buf.kind == ttg::MemoryKind::SMEM)
        maxBufCount = std::max(maxBufCount, static_cast<int>(buf.count));
    schedLoop.maxStage = std::max(schedLoop.maxStage, maxBufCount - 1);
  }

  // Warp-group partition + cross-group barriers are NOT done here. Pass A
  // runs them as a single global pass over all scheduled loops
  // (`applyGlobalWarpPartition`) so cross-loop coordination — e.g., an
  // outer-loop super-node consistent with the inner loop's MMA group — is
  // possible. See `runOnOperation`.
  return graph;
}

// ============================================================================
// ============================================================================
// Schedule a single loop
// ============================================================================

struct ScheduleResult {
  ttg::ScheduleGraph graph;
  ttg::DataDependenceGraph ddg;
  ttg::ModuloScheduleResult sched; // Raw schedule (II + nodeToCycle).
                                   // Outer-loop lowering reads this.
};

/// Build the DDG, run modulo scheduling, and build the ScheduleGraph for
/// `loop`. Used for both inner and outer loops — the outer loop's super-node
/// info (printed only for `node.isSuperNode`) is naturally a no-op for
/// inner loops, so no branching is needed.
///
/// `label` is used in diagnostics ("Loop" or "Outer"). `printScheduleGraph`
/// is the test-only knob from the parent pass (dumps the graph to errs
/// unconditionally for lit tests in opt builds).
///
/// Lowering is intentionally NOT done here — `runOnOperation` runs a single
/// lower-or-emit phase after the iteration loop converges, so the schedule
/// build stays cheap and idempotent inside the iteration.
static std::optional<ScheduleResult>
scheduleOneLoop(scf::ForOp loop, const ttg::LatencyModel &model,
                triton::ModuleAxisInfoAnalysis &axisInfo, StringRef label,
                const DataPartitionPlan &plan,
                bool printScheduleGraph = false) {
  // Pass A.5: thread the partition into build() so any inner super-node's
  // innerII is computed from the PARTITIONED inner schedule; then tag this
  // loop's own MMA bundle(s) so II/ResMII and the dumped ScheduleNode reflect
  // the N hardware issues. No-op when this loop has no partitioned MMA.
  auto ddg = ttg::DataDependenceGraph::build(loop, model, plan.mmaInfo);
  if (ddg.getNumNodes() == 0)
    return std::nullopt;

  ddg.applyDataPartition(plan.mmaInfo);

  LDBG(label << " DDG: " << ddg.getNumNodes() << " nodes, "
             << ddg.getEdges().size() << " edges");
  // Per-pipeline node-count diagnostic (helps spot under/over-utilized
  // hardware pipelines at a glance).
  LLVM_DEBUG({
    int nMEM = 0, nTC = 0, nCUDA = 0, nSFU = 0, nNONE = 0;
    for (const auto &node : ddg.getNodes()) {
      switch (node.pipeline) {
      case ttg::HWPipeline::TMA:
        ++nMEM;
        break;
      case ttg::HWPipeline::TC:
        ++nTC;
        break;
      case ttg::HWPipeline::CUDA:
        ++nCUDA;
        break;
      case ttg::HWPipeline::SFU:
        ++nSFU;
        break;
      case ttg::HWPipeline::NONE:
        ++nNONE;
        break;
      // AMD pipelines (not produced by the NV classifier this dump runs under).
      case ttg::HWPipeline::MFMA:
      case ttg::HWPipeline::LDS:
      case ttg::HWPipeline::GLOBAL:
      case ttg::HWPipeline::VALU:
        break;
      }
    }
    llvm::dbgs() << "[" << label << "] Pipeline counts: TMA=" << nMEM
                 << " TC=" << nTC << " CUDA=" << nCUDA << " SFU=" << nSFU
                 << " NONE=" << nNONE << " (total=" << ddg.getNumNodes()
                 << ")\n";
  });

  // Print super-node summaries (no-op when the DDG has none, so this is
  // safe for inner loops too).
  LLVM_DEBUG({
    for (const auto &node : ddg.getNodes()) {
      if (!node.isSuperNode)
        continue;
      llvm::dbgs() << "[" << label << " DDG] Super-node N" << node.idx << " ("
                   << node.op->getName().getStringRef() << ")"
                   << " pipe=" << ttg::getPipelineName(node.pipeline)
                   << " lat=" << node.latency << " innerII=" << node.innerII
                   << "\n";
    }
  });

  auto schedResult = ttg::runModuloScheduling(ddg);
  if (failed(schedResult)) {
    LDBG(label << " scheduling FAILED");
    return std::nullopt;
  }
  LDBG(label << " scheduling SUCCESS: II=" << schedResult->II);

  LLVM_DEBUG({
    llvm::dbgs() << "[PASS-A] " << label << " Schedule: II=" << schedResult->II
                 << " ResMII=" << ddg.computeResMII()
                 << " RecMII=" << ddg.computeRecMII()
                 << " maxStage=" << schedResult->getMaxStage() << "\n";

    for (const auto &node : ddg.getNodes()) {
      auto it = schedResult->nodeToCycle.find(node.idx);
      if (it == schedResult->nodeToCycle.end())
        continue;
      int cycle = it->second;
      int stage = cycle / schedResult->II;
      llvm::dbgs() << "[PASS-A]   N" << node.idx << "  cycle=" << cycle
                   << "  stage=" << stage << "  "
                   << ttg::getPipelineName(node.pipeline)
                   << "  mw=" << node.minWarps
                   << "  selfLat=" << node.selfLatency
                   << "  lat=" << node.latency << "  ";
      node.op->print(llvm::dbgs(),
                     OpPrintingFlags().skipRegions().elideLargeElementsAttrs());
      llvm::dbgs() << "\n";
    }
  });

  auto graph = buildScheduleGraph(loop, ddg, *schedResult, model, plan);

  LLVM_DEBUG({
    llvm::dbgs() << "[PASS-A] === " << label << " ScheduleGraph ===\n";
    graph.dump();
  });
  if (printScheduleGraph) {
    llvm::errs() << "[PASS-A] === " << label << " ScheduleGraph ===\n";
    graph.dump(llvm::errs());
  }

  return ScheduleResult{std::move(graph), std::move(ddg),
                        std::move(*schedResult)};
}

// Keeps graph + DDG + loop together for deferred lower-or-emit. Outer loops
// also need the raw ModuloScheduleResult because lowerOuterLoopPipeline
// reads `sched.getMaxStage()` / `sched.nodeToCycle`, which the ScheduleGraph
// alone doesn't expose.
struct ScheduledLoop {
  scf::ForOp loop;
  ttg::ScheduleGraph graph;
  ttg::DataDependenceGraph ddg;
  bool isOuter{false};
  std::optional<ttg::ModuloScheduleResult> outerSched;

  // Pre-partition snapshot of `graph`, taken right before the Phase-4
  // warp-group partition commits the winner. Only populated when
  // TRITON_MODULO_DUMP_TOPN > 1. The top-N autotuning dump re-finalizes each
  // alternative partition (from graph.loops[*].topPartitions) on a fresh copy
  // of this pristine base, so synthesized barriers/channels for one candidate
  // never leak into another.
  ttg::ScheduleGraph prePartitionGraph;
};

/// Schedule `loop` and append the result to `out`. Wraps `scheduleOneLoop`
/// + the inner-vs-outer accounting needed to populate `ScheduledLoop`. A
/// failed schedule (helper returns nullopt) is silently skipped — it's
/// already been logged by the helper.
static void scheduleAndRecord(scf::ForOp loop, StringRef label, bool isOuter,
                              const ttg::LatencyModel &model,
                              triton::ModuleAxisInfoAnalysis &axisInfo,
                              const DataPartitionPlan &plan,
                              bool printScheduleGraph,
                              SmallVectorImpl<ScheduledLoop> &out) {
  auto result =
      scheduleOneLoop(loop, model, axisInfo, label, plan, printScheduleGraph);
  if (!result)
    return;
  std::optional<ttg::ModuloScheduleResult> outerSched;
  if (isOuter)
    outerSched = result->sched;
  out.push_back({loop, std::move(result->graph), std::move(result->ddg),
                 isOuter, std::move(outerSched)});
}

/// Outer loops carry per-op `loop.stage` / `loop.cluster` attrs from the
/// modulo schedule. We always clamp the stage range to [0, 1] (the outer
/// pipeliner only ever wants 2 stages) and renumber clusters in IR order
/// within each stage. Idempotent — safe to call once per scheduled outer
/// loop in the lower-or-emit phase.
static void clampOuterStagesAndClusters(scf::ForOp outerLoop) {
  auto ctx = outerLoop.getContext();
  for (auto &op : outerLoop.getBody()->without_terminator()) {
    auto stageAttr = op.getAttrOfType<IntegerAttr>(tt::kLoopStageAttrName);
    if (!stageAttr)
      continue;
    if (stageAttr.getInt() > 1)
      op.setAttr(tt::kLoopStageAttrName,
                 IntegerAttr::get(IntegerType::get(ctx, 32), 1));
  }
  DenseMap<int, int> nextClusterPerStage;
  for (auto &op : outerLoop.getBody()->without_terminator()) {
    auto stageAttr = op.getAttrOfType<IntegerAttr>(tt::kLoopStageAttrName);
    if (!stageAttr)
      continue;
    int stage = stageAttr.getInt();
    int cluster = nextClusterPerStage[stage]++;
    op.setAttr(tt::kLoopClusterAttrName,
               IntegerAttr::get(IntegerType::get(ctx, 32), cluster));
  }
  if (auto maxStageAttr = outerLoop->getAttrOfType<IntegerAttr>(
          tt::kScheduledMaxStageAttrName)) {
    if (maxStageAttr.getInt() > 1)
      outerLoop->setAttr(tt::kScheduledMaxStageAttrName,
                         IntegerAttr::get(IntegerType::get(ctx, 32), 1));
  }
}

/// Whole-nest epilogue warp-group unification (cost-model,
/// storage-class-priced).
///
/// A persistent outer loop's epilogue may consume a value V produced by its
/// inner loop. If V is a REGISTER value, running the epilogue in a warp group
/// separate from V's producer forces V through an SMEM materialization
/// round-trip (a local_store in the producer plus a local_load + 2 barriers in
/// the consumer) — a real cost that scales with bytes(V). Co-locating the
/// epilogue into the inner producer's warp group removes that hand-off.
///
/// The decision is priced by V's storage class, NOT by a "register → same WG"
/// rule (that would just be pattern matching):
///   Register V  → co-locating saves the full materialization (~2·bytes),
///                 which is otherwise pure overhead → co-locate.
///   TMEM/SMEM V → the consumer needs a barrier to read V regardless of which
///                 warp group runs the epilogue, so co-location saves ~nothing.
///                 A GEMM's TMEM accumulator therefore legitimately keeps its
///                 own epilogue WG → stay separate.
/// Overlap benefit is left implicit in the loop II/makespan (the epilogue work
/// is scheduled either way); we price only the hand-off co-location removes.
///
/// The decision is expressed by RENUMBERING the epilogue-owning outer warp
/// group so its id is meaningful across the super-node boundary — no side
/// field:
///   co-locate → the inner producer's warp-group id (the epilogue now SHARES
///   it,
///               which is exactly the co-location signal the emitter reads),
///   separate  → a FRESH id above every id in the nest, guaranteed not to alias
///               any inner id (so "epilogue wg == an inner wg" unambiguously
///               means co-located, never a coincidence).
/// The whole epilogue-owning group is renumbered together, so no intra-outer
/// edge becomes cross-WG (no spurious barriers on super-node→epilogue or
/// index-math→store). sched2tlx then just reads the warp-group id.
static void unifyNestEpilogueWarpGroup(ttg::ScheduleGraph &graph) {
  for (auto &outer : graph.loops) {
    // Outer (persistent) loop = owns a descriptor_store AND wraps an inner-loop
    // super-node.
    tt::DescriptorStoreOp storeOp;
    unsigned storeNodeId = 0;
    scf::ForOp innerFor;
    int innerId = -1;
    for (auto &n : outer.nodes) {
      if (n.op && isa<tt::DescriptorStoreOp>(n.op)) {
        storeOp = cast<tt::DescriptorStoreOp>(n.op);
        storeNodeId = n.id;
      }
      if (n.childPipelineId != UINT_MAX && n.op)
        if (auto f = dyn_cast<scf::ForOp>(n.op)) {
          innerFor = f;
          innerId = static_cast<int>(n.childPipelineId);
        }
    }
    if (!storeOp || !innerFor || innerId < 0)
      continue;

    // The epilogue-owning outer warp group (the group that runs the store).
    int epiWg = -1;
    for (auto &n : outer.nodes)
      if (n.id == storeNodeId) {
        epiWg = n.warpGroup;
        break;
      }
    if (epiWg < 0)
      continue;

    // Inner warp-group ids + a fresh id above every id in the whole nest.
    int freshId = 0;
    const ttg::ScheduleLoop *innerLoop = nullptr;
    for (auto &l : graph.loops) {
      for (auto &n : l.nodes)
        freshId = std::max(freshId, n.warpGroup + 1);
      if (static_cast<int>(l.id) == innerId)
        innerLoop = &l;
    }

    // Default: SEPARATE — a fresh non-aliasing id.
    int newWg = freshId;

    // Trace the store's source back to the inner-loop result it consumes. If
    // that result is a REGISTER tensor, co-locate into its producer partition.
    int resultIdx = -1;
    SmallVector<Value> work{storeOp.getSrc()};
    llvm::SmallPtrSet<Value, 8> seen;
    while (!work.empty()) {
      Value v = work.pop_back_val();
      if (!seen.insert(v).second)
        continue;
      if (auto res = dyn_cast<OpResult>(v))
        if (res.getOwner() == innerFor.getOperation()) {
          resultIdx = static_cast<int>(res.getResultNumber());
          continue;
        }
      Operation *def = v.getDefiningOp();
      if (!def || def == innerFor.getOperation())
        continue; // block arg / iv, or the inner loop itself.
      // Only descend ops in the outer loop body — never into the inner loop.
      if (def->getParentRegion() != innerFor->getParentRegion())
        continue;
      for (Value operand : def->getOperands())
        work.push_back(operand);
    }

    if (resultIdx >= 0 && innerLoop) {
      Value innerResult = innerFor.getResult(resultIdx);
      if (auto tensorTy = dyn_cast<RankedTensorType>(innerResult.getType())) {
        int64_t elems = 1;
        for (auto d : tensorTy.getShape())
          elems *= d;
        int64_t bytes = elems * (tensorTy.getElementTypeBitWidth() / 8);
        auto yield = cast<scf::YieldOp>(innerFor.getBody()->getTerminator());
        Operation *yieldDef = yield.getOperand(resultIdx).getDefiningOp();
        int producerWg = -1;
        if (yieldDef)
          for (auto &n : innerLoop->nodes)
            if (n.op == yieldDef && n.warpGroup >= 0) {
              producerWg = n.warpGroup;
              break;
            }
        if (bytes > 0 && producerWg >= 0) {
          newWg = producerWg; // co-locate: share the producer's WG id.
          LLVM_DEBUG(llvm::dbgs()
                     << "[colocate] outer epilogue → inner WG " << producerWg
                     << " (register hand-off " << bytes << " B removed)\n");
        }
      }
    }

    if (newWg == epiWg)
      continue; // already correct.

    // Renumber the WHOLE epilogue-owning group together.
    for (auto &n : outer.nodes)
      if (n.warpGroup == epiWg)
        n.warpGroup = newWg;
  }
}

/// Pass B: Per-loop warp-group partition + cross-group barriers. Each
/// ScheduleLoop gets its own Phase 4 partition run with its own II.
/// Nested kernels (case2/case5) get inner-partition (e.g., 3-WG GEMM
/// split) decided at inner II without being drowned by the outer II.
/// Single-loop kernels (case1/case3) reduce to a single partition run
/// over that one loop. The acc_tmem TC↔default hand-off is the emitter's
/// legacy carve-out — no cross-loop barrier rebuild needed.
///
/// `TRITON_MODULO_EXHAUSTIVE_PARTITION=0|off|false` opts into the greedy
/// fallback partitioner. Default is the exhaustive Phase 4 search.
static void
applyGlobalWarpPartition(MutableArrayRef<ScheduledLoop> scheduledLoops) {
  auto exhaustiveEnv =
      triton::tools::getStrEnv("TRITON_MODULO_EXHAUSTIVE_PARTITION");
  bool useGreedy = (exhaustiveEnv == "0" || exhaustiveEnv == "false" ||
                    exhaustiveEnv == "off");
  // Whole-kernel committed SMEM: a loop's partition candidates must fit
  // alongside every OTHER loop's buffers (nested/sibling loops coexist in
  // the CTA — the budget reducers already enforce the limit jointly, see
  // reduceBuffersForGlobalBudget; the channel-capacity gate must too).
  int64_t allLoopsSmem = 0;
  for (auto &sl : scheduledLoops)
    for (auto &schedLoop : sl.graph.loops)
      allLoopsSmem += computeTotalSmem(schedLoop);
  for (auto &sl : scheduledLoops) {
    for (auto &schedLoop : sl.graph.loops) {
      if (schedLoop.II <= 0)
        continue;
      // Every loop — inner AND outer — goes through the same cost-model
      // partitioner: the makespan (single-iteration latency chain over each
      // WG's pipeAvail) plus barrier cost decides the split uniformly, and
      // all candidates carry the same RecMII'-floor / launchability terms.
      // No env flag, no hard override, no outer-loop special case: sched2tlx
      // lowers multi-WG outer bodies, and its task-coverage check hard-errors
      // on any scheduled op no task owns rather than dropping it silently.
      // This rewards warp specialization wherever it overlaps independent
      // pipelines across groups: GEMM/FA (MEM/TC/softmax) AND memory-bound
      // loops like LayerNorm, where putting TMA-load, compute, and TMA-store
      // on separate warp groups frees the compute warps and removes the
      // in-stream store drain (measured ~1.2x over 1-WG software
      // pipelining).
      if (useGreedy) {
        partitionIntoWarpGroups(schedLoop);
      } else {
        partitionExhaustive(schedLoop,
                            allLoopsSmem - computeTotalSmem(schedLoop));
      }
      demoteScalarArithToInfra(schedLoop);
      propagateWarpGroupToInfraOps(schedLoop);
      coLocateOperandAllocsWithLoads(schedLoop);
    }
  }

  // Cross-loop reconciliation: now that every loop has warp groups, unify each
  // outer epilogue's warp-group id with its inner producer
  // (storage-class-priced hand-off cost model). Runs before barrier insertion
  // so the renumbered ids drive barrier synthesis and the emitter reads them
  // directly.
  for (auto &sl : scheduledLoops)
    unifyNestEpilogueWarpGroup(sl.graph);

  // Run barrier insertion per-loop using the now-globally-consistent
  // warp-group IDs. Cross-loop barriers (from Phase 2 edges) are still
  // generated per-loop because the original outer loop's edges naturally
  // include the super-node edges; barrier records get attached to the
  // OUTER loop's `crossGroupBarriers`. Pass D's lowering reads them from
  // there.
  for (auto &sl : scheduledLoops)
    for (auto &schedLoop : sl.graph.loops)
      insertCrossGroupBarriers(schedLoop);
  // Step 4.5 was already run during initial buildScheduleLoop (before WG
  // partitioning), but `insertCrossGroupBarriers` may have synthesized new
  // SMEM channel buffers for register-typed cross-WG flows. Re-run the
  // lifetime-aware merger so the new buffers participate in interval-graph
  // coloring with the originals — disjoint-lifetime channels can share
  // physical storage instead of each occupying its full size.
  for (auto &sl : scheduledLoops)
    for (auto &schedLoop : sl.graph.loops) {
      // Reset mergeGroupId on every buffer so re-coloring starts fresh.
      for (auto &buf : schedLoop.buffers)
        buf.mergeGroupId = UINT_MAX;
      schedLoop.physicalBuffers.clear();
      mergeNonOverlappingBuffers(schedLoop);
    }
}

/// Re-run the partition-dependent finalization on ONE loop for the top-N
/// autotuning dump, given a raw node→warpGroup assignment (a candidate from
/// `ScheduleLoop::topPartitions`). Mirrors the per-loop steps in
/// `applyGlobalWarpPartition` (infra-op demotion/propagation, cross-group
/// barrier synthesis, then a fresh buffer-merge), but driven by an explicit
/// assignment instead of the cost-model winner. `schedLoop` must be a fresh
/// copy of the pre-partition graph (so no prior candidate's synthesized
/// channels are present). Used only for the JSON dump — never mutates IR.
///
/// NOTE: unlike the committed winner path (which runs barrier insertion as a
/// global per-loop pass for cross-loop super-node coordination), this applies
/// finalization per-loop. For single-loop kernels (case1/case3) the result is
/// identical; for outer+inner nests the cross-loop barrier attachment may
/// differ slightly — acceptable for an autotuning candidate dump.
static void finalizeLoopPartitionForDump(ttg::ScheduleLoop &schedLoop,
                                         ArrayRef<int> nodeWarpGroups) {
  if (schedLoop.II <= 0)
    return;
  for (auto &node : schedLoop.nodes)
    node.warpGroup =
        node.id < nodeWarpGroups.size() ? nodeWarpGroups[node.id] : -1;
  demoteScalarArithToInfra(schedLoop);
  propagateWarpGroupToInfraOps(schedLoop);
  coLocateOperandAllocsWithLoads(schedLoop);
  insertCrossGroupBarriers(schedLoop);
  for (auto &buf : schedLoop.buffers)
    buf.mergeGroupId = UINT_MAX;
  schedLoop.physicalBuffers.clear();
  mergeNonOverlappingBuffers(schedLoop);
}

// ============================================================================
// Loop discovery
// ============================================================================

/// A scf::ForOp candidate for modulo scheduling, with its nesting context
/// and raw direct-body flags. Built once via `collectCandidates` so the rest
/// of Pass A can iterate without re-walking the module.
///
/// This is intentionally a flag bag rather than a tagged enum: a loop may
/// simultaneously carry direct compute AND wrap inner loops (e.g. an outer
/// loop that does a few non-tiling ops then enters a K-loop), and the
/// scheduling decision belongs to the caller, not to this struct. Each call
/// site filters on whichever combination of flags it cares about.
struct CandidateLoop {
  scf::ForOp op;
  scf::ForOp parent;        // null op if outermost
  unsigned depth{0};        // 0 = outermost
  bool hasMMA{false};       // direct body has tcgen5_mma{,Scaled}
  bool hasTMA{false};       // direct body has descriptor_load / async TMA copy
  bool hasInnerLoop{false}; // direct body has a nested scf::ForOp
  bool hasExistingAnnotation{false}; // tt.autows on an MMA — user-tuned, skip
};

/// Walk `moduleOp` once and collect every `scf::ForOp` with its nesting
/// context and direct-body flags.
///
/// CONTRACT: the result is sorted by `depth` non-increasing (deepest first).
/// This is a load-bearing guarantee — Pass A iterates the result in that
/// order and relies on every nested loop being scheduled before its
/// parent, because the parent's DDG promotes the child to a super-node
/// whose `innerII` field is the child's just-computed II. Use
/// `stable_sort` so loops at the same depth keep their source-order
/// relative position (deterministic across builds).
static SmallVector<CandidateLoop> collectCandidates(ModuleOp moduleOp) {
  SmallVector<CandidateLoop> result;
  moduleOp.walk([&](scf::ForOp loop) {
    CandidateLoop c;
    c.op = loop;
    c.parent = loop->getParentOfType<scf::ForOp>();
    for (auto p = c.parent; p; p = p->getParentOfType<scf::ForOp>())
      ++c.depth;
    for (auto &op : loop.getBody()->without_terminator()) {
      if (isa<tt::DescriptorLoadOp, tt::DescriptorGatherOp,
              ttng::AsyncTMACopyGlobalToLocalOp>(&op))
        c.hasTMA = true;
      if (isa<ttng::TCGen5MMAOp, ttng::TCGen5MMAScaledOp>(&op)) {
        c.hasMMA = true;
        // STANDALONE owns the schedule: a tt.autows here carries only an
        // operand memtype hint (already consumed by PromoteLHSToTMem before
        // this pass), so do NOT treat it as a user-tuned schedule to skip.
        if (op.hasAttr("tt.autows") && !isStandaloneModulo())
          c.hasExistingAnnotation = true;
      }
      if (isa<scf::ForOp>(&op))
        c.hasInnerLoop = true;
    }
    result.push_back(c);
  });
  llvm::stable_sort(
      result, [](const auto &a, const auto &b) { return a.depth > b.depth; });
  return result;
}

// ── Pass A.5 auto search ─────────────────────────────────────────────────────
// Picks the data-partition factor by solving each candidate variant with the
// same scheduler and comparing on the model, instead of requiring the user to
// name N. Triggered by TRITON_DATA_PARTITION_N=auto (all targets) or, in
// sched2tlx dump mode, self-triggered when the baseline is TLX-illegal (see
// dataPartitionAutoSearch). The candidate set comes from
// enumerateDataPartitionCandidates (a handful of divisors of BM), so the
// whole search is a few extra in-process schedule runs.
//
// Score, lexicographic:
//   1. TMEM legality — this is the TLX `local_alloc` lane constraint of the
//      sched2tlx target, NOT a universal one: TLX allocates a tcgen05
//      accumulator as at most kTmemLanes rows, so a per-CTA, per-group M above
//      the lane count cannot be lowered there and a split that brings it under
//      wins outright (this is what makes BM=256 configs lowerable). The in-tree
//      TTGIR allocator instead folds tall M into TMEM columns, so this term is
//      scoped to the dump/TLX path (the self-trigger only fires in dump mode;
//      an explicit env override that reaches in-tree is the user's choice).
//      Judged straight off the candidate surface (per-CTA bm = n x m_size from
//      enumerateDataPartitionCandidates), so it covers function-scope
//      accumulators (flat kernels, which never become ScheduleBuffers) and
//      never touches non-accumulator TMEM (MMA-scaled scale allocs fold rows
//      into columns and are exempt);
//   2. loops scheduled (a variant that fails to schedule a loop loses);
//   3. sum of loop IIs (steady-state throughput; after the occupancy
//      de-bias in applyDataPartition an M-split conserves MAC area, so
//      this usually ties);
//   4. SMEM shortfall in bytes — how far the budget reducers cut buffer
//      rings below their lifetime-demanded depths (requestedCount vs
//      count): a shrunk epilogue staging tile frees SMEM that lets
//      operand rings reach full depth.
// Ties keep the incumbent, so the baseline (N=1) wins unless a split is a
// strict improvement.
// TLX local_alloc geometry: it lays a tcgen05 accumulator out as at most 128
// lanes (rows) x 512 columns per CTA, so a per-CTA M above this cannot be
// lowered through local_alloc and needs an M-split. (The in-tree TTGIR path
// folds tall M into columns instead — this bound is the TLX target's, used
// only on the dump/self-trigger path; see the score doc above.)
constexpr int64_t kTmemLanes = 128;

// Does any partitionable accumulator exceed the TLX lane limit at baseline
// (un-split), i.e. is the M-split the only way this module lowers on the TLX
// target? Skips tt.autows-pinned MMAs (user-tuned, not our realization).
static bool baselineExceedsTmemLanes(ModuleOp moduleOp) {
  bool illegal = false;
  moduleOp.walk([&](Operation *op) {
    if (op->hasAttr("tt.autows"))
      return;
    for (const auto &c : enumerateDataPartitionCandidates(op)) {
      // Every candidate of an op shares the same baseline BM = n * mSize.
      if (static_cast<int64_t>(c.n) * c.mSize > kTmemLanes)
        illegal = true;
      break;
    }
  });
  return illegal;
}

static bool dataPartitionAutoSearch(ModuleOp moduleOp, int optionFactor) {
  if (optionFactor > 1)
    return false; // explicit pass option wins
  // Explicit `TRITON_DATA_PARTITION_N=auto` opts every target into the search
  // (an override that also covers in-tree compiles). Per-loop
  // tt.data_partition_factor attrs no longer disable it — the search resolves
  // each MMA on its own terms (pinned MMAs keep their factor; see
  // computeDataPartitionPlanForN), so a mixed pinned/auto module works.
  if (triton::tools::getStrEnv("TRITON_DATA_PARTITION_N") == "auto")
    return true;
  // Self-trigger only while producing a sched2tlx dump AND only when the
  // baseline cannot be lowered as-is on the TLX target (an accumulator taller
  // than the local_alloc lane limit) — there the split is not an optimization
  // but the only lowerable realization, so it should not depend on a debug
  // env. In-tree compiles (no dump) fold tall M into TMEM columns and are left
  // untouched.
  if (!triton::tools::getStrEnv("TRITON_MODULO_DUMP_SCHEDULE").empty())
    return baselineExceedsTmemLanes(moduleOp);
  return false;
}

static DataPartitionPlan
searchDataPartitionPlan(ModuleOp moduleOp, const ttg::LatencyModel &model,
                        triton::ModuleAxisInfoAnalysis &axisInfo) {
  // Baseline respects explicit pins: an MMA with tt.data_partition_factor keeps
  // that factor even before the search (the user asked for it); every other MMA
  // is N=1. Variants (computeDataPartitionPlanForN) layer the searched N onto
  // only the un-pinned MMAs, so a pinned MMA never re-enters the search.
  DataPartitionPlan baseline =
      computeDataPartitionPlan(moduleOp, /*optionFactor=*/0);
  std::set<unsigned> factors;
  // Per-MMA per-CTA accumulator height, off the candidate surface (every
  // candidate has mSize = bm / n, so bm = n * mSize). This is the basis of
  // the TMEM-legality score term — deliberately NOT derived from
  // ScheduleBuffers, which only exist for allocs inside a scheduled loop
  // body (a flat kernel's function-scope accumulator would be invisible).
  // Skip tt.autows-pinned MMAs: they live in loops the evaluate() loop and the
  // real orchestrator both skip (hasExistingAnnotation), so no plan here ever
  // realizes their split — crediting a variant with "fixing" them would be
  // fictitious and could drag a partition onto an unrelated healthy loop.
  SmallVector<std::pair<Operation *, int64_t>> accRows;
  moduleOp.walk([&](Operation *op) {
    if (op->hasAttr("tt.autows"))
      return;
    auto cands = enumerateDataPartitionCandidates(op);
    if (cands.empty())
      return;
    accRows.push_back(
        {op, static_cast<int64_t>(cands.front().n) * cands.front().mSize});
    for (const auto &c : cands)
      factors.insert(c.n);
  });
  if (factors.empty())
    return baseline;

  auto tmemLegalFor = [&](const DataPartitionPlan &plan) {
    for (const auto &[op, bm] : accRows) {
      int64_t rows = bm;
      if (auto it = plan.mmaInfo.find(op); it != plan.mmaInfo.end())
        rows = it->second.mSize;
      if (rows > kTmemLanes)
        return false;
    }
    return true;
  };

  auto candidates = collectCandidates(moduleOp);
  // Deeper nests are rejected by the main pass; don't search them.
  for (const auto &c : candidates)
    if (c.depth >= 2)
      return baseline;

  // The evaluations below re-run DDG construction once per variant; swallow
  // warnings/remarks (e.g. the dynamic trip-count note) so each diagnostic
  // reaches the user once — from the real scheduling run — not once per
  // variant. Errors still propagate.
  ScopedDiagnosticHandler quietWarnings(
      moduleOp.getContext(), [](Diagnostic &diag) {
        return success(diag.getSeverity() == DiagnosticSeverity::Warning ||
                       diag.getSeverity() == DiagnosticSeverity::Remark);
      });

  struct Score {
    bool tmemLegal = true;
    size_t scheduled = 0;
    int64_t iiSum = 0;
    int64_t shortfallBytes = 0;
  };
  auto evaluate = [&](const DataPartitionPlan &plan) {
    Score sc;
    sc.tmemLegal = tmemLegalFor(plan);
    SmallVector<ScheduledLoop, 2> sls;
    for (const auto &c : candidates) {
      if (c.hasExistingAnnotation)
        continue;
      if (c.hasInnerLoop)
        scheduleAndRecord(c.op, "Outer", /*isOuter=*/true, model, axisInfo,
                          plan, /*printScheduleGraph=*/false, sls);
      else if (c.hasMMA || c.hasTMA)
        scheduleAndRecord(c.op, "Inner", /*isOuter=*/false, model, axisInfo,
                          plan, /*printScheduleGraph=*/false, sls);
    }
    sc.scheduled = sls.size();
    for (const auto &sl : sls) {
      for (const auto &loop : sl.graph.loops) {
        sc.iiSum += std::max(loop.II, 0);
        for (const auto &buf : loop.buffers)
          if (buf.kind == ttg::MemoryKind::SMEM &&
              buf.requestedCount > buf.count)
            sc.shortfallBytes +=
                static_cast<int64_t>(buf.requestedCount - buf.count) *
                buf.sizeBytes();
      }
    }
    return sc;
  };

  Score best = evaluate(baseline);
  DataPartitionPlan bestPlan = baseline;
  unsigned bestN = 1;
  LDBG("[A.5-auto] baseline: tmemLegal="
       << best.tmemLegal << " scheduled=" << best.scheduled << " iiSum="
       << best.iiSum << " shortfall=" << best.shortfallBytes << "B");
  // No variant cap: the candidate set is already bounded by BM's divisor
  // structure (bm % n == 0 with bm/n >= minM leaves a handful of factors).
  for (unsigned n : factors) {
    DataPartitionPlan plan = computeDataPartitionPlanForN(moduleOp, n);
    if (plan.mmaInfo.empty())
      continue;
    Score sc = evaluate(plan);
    LDBG("[A.5-auto] N=" << n << ": tmemLegal=" << sc.tmemLegal << " scheduled="
                         << sc.scheduled << " iiSum=" << sc.iiSum
                         << " shortfall=" << sc.shortfallBytes << "B");
    auto key = [](const Score &x) {
      return std::make_tuple(!x.tmemLegal, -static_cast<int64_t>(x.scheduled),
                             x.iiSum, x.shortfallBytes);
    };
    bool better = key(sc) < key(best);
    if (better) {
      best = sc;
      bestPlan = std::move(plan);
      bestN = n;
    }
  }
  LDBG("[A.5-auto] picked N=" << bestN);
  return bestPlan;
}

// ============================================================================
// JSON Schedule Graph Dumper
// ============================================================================
//
// Serializes the ScheduleGraph for consumption by external tools (e.g. the
// TLX emitter at users/wl/wlei/autows/modulo_schedule/tlx_emitter/).
//
// Schema is documented in tlx_emitter/SCHEMA.md (version 0.1):
//   - kernel: function signature
//   - ops: flat table of every op (function-scope + in-loop) with structured
//     operand refs (op / arg / iv / iter_arg / const)
//   - loops: per-loop graph with first-class nodes + edges from the
//     ScheduleGraph (nodes carry warpGroup directly).
//
// Triggered by env var TRITON_MODULO_DUMP_SCHEDULE=<path>.

namespace {

std::string jsonEscape(StringRef s) {
  std::string out;
  out.reserve(s.size() + 2);
  for (char c : s) {
    switch (c) {
    case '"':
      out += "\\\"";
      break;
    case '\\':
      out += "\\\\";
      break;
    case '\n':
      out += "\\n";
      break;
    case '\r':
      out += "\\r";
      break;
    case '\t':
      out += "\\t";
      break;
    default:
      if (static_cast<unsigned char>(c) < 0x20) {
        char buf[8];
        snprintf(buf, sizeof(buf), "\\u%04x", c);
        out += buf;
      } else {
        out += c;
      }
    }
  }
  return out;
}

std::string jsonOpId(Operation *op) {
  std::string s;
  llvm::raw_string_ostream os(s);
  os << "op_" << reinterpret_cast<uintptr_t>(op);
  return s;
}

std::string jsonTypeStr(Type t) {
  std::string s;
  llvm::raw_string_ostream os(s);
  t.print(os);
  return s;
}

std::string jsonSigTypeStr(Type t) {
  std::string s;
  llvm::raw_string_ostream os(s);
  if (auto ptr = dyn_cast<tt::PointerType>(t)) {
    os << "*";
    ptr.getPointeeType().print(os);
  } else {
    t.print(os);
  }
  return s;
}

void jsonDumpShape(llvm::raw_ostream &os, ArrayRef<int64_t> shape) {
  os << "[";
  for (size_t i = 0; i < shape.size(); ++i) {
    if (i)
      os << ", ";
    os << shape[i];
  }
  os << "]";
}

struct JsonDumpContext {
  SmallVector<std::string> funcArgNames;
  llvm::DenseMap<scf::ForOp, int> loopIds; // forOp → loop_id
};

void jsonDumpOperandRef(llvm::raw_ostream &os, Value v,
                        const JsonDumpContext &dc) {
  if (auto *defOp = v.getDefiningOp()) {
    if (auto cst = dyn_cast<arith::ConstantOp>(defOp)) {
      Attribute val = cst.getValue();
      // JSON has no non-finite literal — emit ±inf / nan as quoted strings.
      auto emitFloat = [&](double d) {
        if (std::isfinite(d))
          os << llvm::format("%g", d);
        else if (std::isnan(d))
          os << "\"nan\"";
        else
          os << (d > 0 ? "\"inf\"" : "\"-inf\"");
      };
      os << "{\"const\": ";
      if (auto i = dyn_cast<IntegerAttr>(val))
        os << i.getInt();
      else if (auto f = dyn_cast<FloatAttr>(val))
        emitFloat(f.getValueAsDouble());
      else if (auto d = dyn_cast<DenseElementsAttr>(val); d && d.isSplat()) {
        // Splat tensor literal (e.g. dense<-inf>, dense<1.0>) — record the
        // splat scalar so iter_arg inits like `tl.zeros() - inf` survive.
        Attribute splat = d.getSplatValue<Attribute>();
        if (auto i = dyn_cast<IntegerAttr>(splat))
          os << i.getInt();
        else if (auto f = dyn_cast<FloatAttr>(splat))
          emitFloat(f.getValueAsDouble());
        else
          os << "null";
      } else
        os << "null";
      os << ", \"type\": \"" << jsonEscape(jsonTypeStr(cst.getType())) << "\"}";
      return;
    }
    os << "{\"op\": \"" << jsonOpId(defOp) << "\"";
    // Multi-result ops (scf.for, tt.split, ...) need a result index so the
    // emitter can disambiguate which value is being referenced.
    if (defOp->getNumResults() > 1) {
      auto opRes = cast<OpResult>(v);
      os << ", \"result\": " << opRes.getResultNumber();
    }
    os << "}";
    return;
  }
  auto blockArg = cast<BlockArgument>(v);
  Block *block = blockArg.getOwner();
  Operation *parent = block->getParentOp();
  if (auto fn = dyn_cast<tt::FuncOp>(parent)) {
    unsigned i = blockArg.getArgNumber();
    StringRef name = i < dc.funcArgNames.size() ? StringRef(dc.funcArgNames[i])
                                                : StringRef("");
    os << "{\"arg\": \"" << jsonEscape(name) << "\"}";
    return;
  }
  if (auto forOp = dyn_cast<scf::ForOp>(parent)) {
    auto it = dc.loopIds.find(forOp);
    int lid = it != dc.loopIds.end() ? it->second : -1;
    if (blockArg.getArgNumber() == 0)
      os << "{\"iv\": " << lid << "}";
    else
      os << "{\"iter_arg\": {\"loop\": " << lid
         << ", \"idx\": " << (blockArg.getArgNumber() - 1) << "}}";
    return;
  }
  os << "{\"unknown_block_arg\": true}";
}

void jsonDumpAttrValue(llvm::raw_ostream &os, Attribute attr) {
  if (auto i = dyn_cast<IntegerAttr>(attr)) {
    os << i.getInt();
    return;
  }
  if (auto s = dyn_cast<StringAttr>(attr)) {
    os << "\"" << jsonEscape(s.getValue()) << "\"";
    return;
  }
  if (auto a = dyn_cast<DenseI32ArrayAttr>(attr)) {
    os << "[";
    auto vals = a.asArrayRef();
    for (size_t i = 0; i < vals.size(); ++i) {
      if (i)
        os << ", ";
      os << vals[i];
    }
    os << "]";
    return;
  }
  if (auto a = dyn_cast<ArrayAttr>(attr)) {
    os << "[";
    for (size_t i = 0; i < a.size(); ++i) {
      if (i)
        os << ", ";
      jsonDumpAttrValue(os, a[i]);
    }
    os << "]";
    return;
  }
  std::string s;
  llvm::raw_string_ostream ss(s);
  attr.print(ss);
  os << "\"" << jsonEscape(s) << "\"";
}

std::string jsonScopeOf(Operation *op, const JsonDumpContext &dc) {
  Operation *cur = op->getParentOp();
  while (cur) {
    if (auto forOp = dyn_cast<scf::ForOp>(cur)) {
      auto it = dc.loopIds.find(forOp);
      if (it != dc.loopIds.end()) {
        std::string s;
        llvm::raw_string_ostream ss(s);
        ss << "loop:" << it->second;
        return s;
      }
    }
    cur = cur->getParentOp();
  }
  return "function";
}

void jsonDumpOpEntry(llvm::raw_ostream &os, Operation *op,
                     const JsonDumpContext &dc, bool isLast) {
  os << "    \"" << jsonOpId(op) << "\": {\n";
  os << "      \"kind\": \"" << jsonEscape(op->getName().getStringRef())
     << "\",\n";
  os << "      \"scope\": \"" << jsonEscape(jsonScopeOf(op, dc)) << "\",\n";

  os << "      \"operands\": [";
  bool first = true;
  for (Value v : op->getOperands()) {
    if (!first)
      os << ", ";
    jsonDumpOperandRef(os, v, dc);
    first = false;
  }
  os << "],\n";

  os << "      \"result_types\": [";
  first = true;
  for (Type t : op->getResultTypes()) {
    if (!first)
      os << ", ";
    os << "\"" << jsonEscape(jsonTypeStr(t)) << "\"";
    first = false;
  }
  os << "],\n";

  os << "      \"attributes\": {";
  first = true;
  for (NamedAttribute na : op->getAttrs()) {
    if (!first)
      os << ", ";
    os << "\"" << jsonEscape(na.getName().strref()) << "\": ";
    jsonDumpAttrValue(os, na.getValue());
    first = false;
  }
  os << "}";

  // For scf.if: emit the yielded values from then/else regions so the
  // emitter can render the result as `then if cond else else`.
  if (auto ifOp = dyn_cast<scf::IfOp>(op)) {
    auto dumpYield = [&](const char *key, Block *blk) {
      os << ",\n      \"" << key << "\": [";
      bool yfirst = true;
      if (blk && blk->mightHaveTerminator()) {
        if (auto y = dyn_cast<scf::YieldOp>(blk->getTerminator())) {
          for (Value v : y.getOperands()) {
            if (!yfirst)
              os << ", ";
            jsonDumpOperandRef(os, v, dc);
            yfirst = false;
          }
        }
      }
      os << "]";
    };
    dumpYield("then_yields", ifOp.thenBlock());
    if (!ifOp.getElseRegion().empty())
      dumpYield("else_yields", ifOp.elseBlock());
  }

  os << "\n    }" << (isLast ? "" : ",") << "\n";
}

const char *jsonMemKindName(ttg::MemoryKind k) {
  switch (k) {
  case ttg::MemoryKind::SMEM:
    return "smem";
  case ttg::MemoryKind::TMEM:
    return "tmem";
  case ttg::MemoryKind::Register:
    return "register";
  case ttg::MemoryKind::BARRIER:
    return "barrier";
  }
  return "unknown";
}

void jsonDumpScheduleLoop(llvm::raw_ostream &os, const ttg::ScheduleLoop &sl,
                          int loopId, const JsonDumpContext &dc, bool isLast) {
  os << "    {\n";
  os << "      \"id\": " << loopId << ",\n";
  os << "      \"II\": " << sl.II << ",\n";
  os << "      \"partition_cost\": " << llvm::format("%.4f", sl.partitionCost)
     << ",\n";
  os << "      \"max_stage\": " << sl.maxStage << ",\n";
  os << "      \"prologue_latency\": " << sl.prologueLatency << ",\n";
  os << "      \"trip_count\": " << sl.tripCount << ",\n";
  os << "      \"trip_count_estimated\": "
     << (sl.tripCountIsEstimated ? "true" : "false") << ",\n";

  // Loop bounds + IV (from MLIR scf.for). MLIR getters aren't const, so
  // copy the ForOp wrapper (it's just a pointer underneath).
  scf::ForOp forOp = sl.forOp;
  os << "      \"induction_var\": {\"name\": \"";
  if (auto loc = dyn_cast<NameLoc>(forOp.getInductionVar().getLoc()))
    os << jsonEscape(loc.getName());
  else
    os << "iv";
  os << "\", \"type\": \""
     << jsonEscape(jsonTypeStr(forOp.getInductionVar().getType())) << "\"},\n";
  os << "      \"lower_bound\": ";
  jsonDumpOperandRef(os, forOp.getLowerBound(), dc);
  os << ",\n      \"upper_bound\": ";
  jsonDumpOperandRef(os, forOp.getUpperBound(), dc);
  os << ",\n      \"step\": ";
  jsonDumpOperandRef(os, forOp.getStep(), dc);
  os << ",\n";

  // Buffers (first-class — already on the ScheduleLoop).
  os << "      \"buffers\": [\n";
  for (size_t i = 0; i < sl.buffers.size(); ++i) {
    const auto &b = sl.buffers[i];
    os << "        {\"id\": " << b.id << ", \"kind\": \""
       << jsonMemKindName(b.kind) << "\""
       << ", \"shape\": ";
    jsonDumpShape(os, b.shape);
    os << ", \"element_bits\": " << b.elementBitWidth
       << ", \"count\": " << b.count << ", \"size_bytes\": " << b.sizeBytes()
       << ", \"total_bytes\": " << b.totalBytes() << ", \"merge_group_id\": "
       << (b.mergeGroupId == UINT_MAX ? std::string("null")
                                      : std::to_string(b.mergeGroupId))
       << ", \"paired_buffer_id\": "
       << (b.pairedBufferId == UINT_MAX ? std::string("null")
                                        : std::to_string(b.pairedBufferId))
       << ", \"live_start\": " << b.liveStart << ", \"live_end\": " << b.liveEnd
       << ", \"def_op\": "
       << (b.defOp ? std::string("\"") + jsonOpId(b.defOp) + "\""
                   : std::string("null"));
    // Pass A.5 data-partition fields (only when partitioned; absent keys parse
    // to the "not partitioned" defaults on the sched2tlx side).
    if (b.partitionCount > 1)
      os << ", \"partition_count\": " << b.partitionCount
         << ", \"partition_dim\": " << b.partitionDim
         << ", \"m_size\": " << b.mSize;
    os << "}" << (i + 1 == sl.buffers.size() ? "" : ",") << "\n";
  }
  os << "      ],\n";

  // Graph: nodes + edges (first-class, from ScheduleGraph).
  os << "      \"graph\": {\n";

  os << "        \"nodes\": [\n";
  for (size_t i = 0; i < sl.nodes.size(); ++i) {
    const auto &n = sl.nodes[i];
    os << "          {\"id\": " << n.id << ", \"op_ref\": "
       << (n.op ? std::string("\"") + jsonOpId(n.op) + "\""
                : std::string("null"))
       << ", \"op_kind\": \""
       << (n.op ? jsonEscape(n.op->getName().getStringRef()) : std::string(""))
       << "\""
       << ", \"pipeline\": \"" << jsonEscape(ttg::getPipelineName(n.pipeline))
       << "\""
       << ", \"warp_group\": " << n.warpGroup << ", \"latency\": " << n.latency
       << ", \"self_latency\": " << n.selfLatency
       << ", \"min_warps\": " << n.minWarps
       << ", \"frequency_multiplier\": " << n.frequencyMultiplier
       << ", \"schedule\": {\"cycle\": " << n.cycle
       << ", \"stage\": " << n.stage << ", \"cluster\": " << n.cluster << "}"
       << ", \"produces_buffer\": "
       << (n.producesBuffer == UINT_MAX ? std::string("null")
                                        : std::to_string(n.producesBuffer))
       << ", \"consumes_buffers\": [";
    for (size_t j = 0; j < n.consumesBuffers.size(); ++j) {
      if (j)
        os << ", ";
      os << n.consumesBuffers[j];
    }
    os << "]";
    if (n.isSuperNode())
      os << ", \"child_pipeline_id\": " << n.childPipelineId
         << ", \"prologue_latency\": " << n.prologueLatency;
    // Pass A.5 data-partition fields on the (single) MMA bundle node.
    if (n.partitionCount > 1)
      os << ", \"partition_count\": " << n.partitionCount
         << ", \"partition_dim\": " << n.partitionDim
         << ", \"m_size\": " << n.mSize;
    // Pass A.7 epilogue-subtile fields — only emitted for marked chain nodes
    // so non-subtiled dumps stay byte-identical (the emitter defaults the
    // rest to subtile_count=1).
    if (n.subtileCount > 1)
      os << ", \"subtile_index\": " << n.subtileIndex
         << ", \"subtile_count\": " << n.subtileCount
         << ", \"n_offset\": " << n.nOffset << ", \"n_size\": " << n.nSize;
    os << "}" << (i + 1 == sl.nodes.size() ? "" : ",") << "\n";
  }
  os << "        ],\n";

  os << "        \"edges\": [\n";
  for (size_t i = 0; i < sl.edges.size(); ++i) {
    const auto &e = sl.edges[i];
    os << "          {\"src\": " << e.srcId << ", \"dst\": " << e.dstId
       << ", \"kind\": \"data\""
       << ", \"distance\": " << e.distance << ", \"latency\": " << e.latency
       << "}" << (i + 1 == sl.edges.size() ? "" : ",") << "\n";
  }
  os << "        ],\n";

  // Cross-warp-group barriers (from Pass B Step 2). Each entry pairs a
  // producer node with a consumer node and the SMEM/TMEM buffer used to
  // ferry the value (paired_buffer_id indexes into this loop's `buffers`).
  os << "        \"cross_wg_barriers\": [";
  for (size_t i = 0; i < sl.crossGroupBarriers.size(); ++i) {
    const auto &b = sl.crossGroupBarriers[i];
    if (i)
      os << ",";
    os << "\n          {\"producer_node\": " << b.producerNodeId
       << ", \"consumer_node\": " << b.consumerNodeId
       << ", \"producer_wg\": " << b.producerWarpGroup
       << ", \"consumer_wg\": " << b.consumerWarpGroup << ", \"kind\": \""
       << (b.kind == ttg::ScheduleLoop::BarrierKind::MBARRIER ? "mbarrier"
                                                              : "named")
       << "\""
       << ", \"depth\": " << b.depth << ", \"paired_buffer_id\": "
       << (b.pairedBufferId == UINT_MAX ? std::string("null")
                                        : std::to_string(b.pairedBufferId))
       << ", \"expect_bytes\": " << b.expectBytes << "}";
  }
  os << (sl.crossGroupBarriers.empty() ? "" : "\n        ") << "]\n";
  os << "      }\n";
  os << "    }" << (isLast ? "" : ",") << "\n";
}

// Aggregate Phase 4 / WS plan from per-node warp groups: build a stable list
// of unique warp_group ids in ascending order. Each loop reports the distinct
// pipelines present in each group plus the WG's chosen `num_warps` (= max
// minWarps over its ops, snapped to {1,2,4,8}). The emitter consumes
// num_warps directly instead of inferring it from a binary tmem-presence
// rule.
void jsonDumpWarpGroups(llvm::raw_ostream &os, const ttg::ScheduleLoop &sl) {
  // Collect (warpGroup -> {pipelines, max minWarps}) deterministically.
  std::map<int, std::set<std::string>> pipes;
  std::map<int, int> wgMaxMinWarps;
  for (const auto &n : sl.nodes) {
    // Skip unassigned (`-1`) and replicated (`-2`) nodes. These are infra
    // ops that the emitter replicates per-task via
    // `_collect_infra_deps_recursive` — they are NOT separate warp groups.
    // Emitting an async_task for them produces a body without `smem_accum`
    // initialization (NameError) and a phantom WG in the kernel header.
    if (n.warpGroup < 0)
      continue;
    pipes[n.warpGroup].insert(ttg::getPipelineName(n.pipeline).str());
    int &m = wgMaxMinWarps[n.warpGroup];
    m = std::max(m, std::max(n.minWarps, 1));
  }
  auto snapWarps = [](int m) {
    if (m <= 1)
      return 1;
    if (m <= 2)
      return 2;
    if (m <= 4)
      return 4;
    return 8;
  };
  os << "      \"warp_groups\": [";
  bool first = true;
  for (const auto &[wg, pipeSet] : pipes) {
    if (!first)
      os << ", ";
    int numWarps = snapWarps(wgMaxMinWarps[wg]);
    os << "{\"id\": " << wg << ", \"num_warps\": " << numWarps
       << ", \"pipelines\": [";
    bool fp = true;
    for (const auto &p : pipeSet) {
      if (!fp)
        os << ", ";
      os << "\"" << jsonEscape(p) << "\"";
      fp = false;
    }
    os << "]}";
    first = false;
  }
  os << "],\n";
}

// ---------------------------------------------------------------------------
// Shared JSON-dump helpers (used by both the ScheduleGraph and the DDG dumper).
// ---------------------------------------------------------------------------

// Locate the kernel function (first tt.func in the module).
tt::FuncOp findKernelFn(ModuleOp moduleOp) {
  tt::FuncOp kernelFn;
  moduleOp.walk([&](tt::FuncOp fn) {
    if (!kernelFn)
      kernelFn = fn;
  });
  return kernelFn;
}

// Build the dump context: disambiguated function arg names + loop ids.
// Triton's TensorDescriptor flattens to 5 args (ptr, 2x shape, 2x stride)
// that all share the same loc name (e.g. "a_desc"). Mirror MLIR's auto-
// rename behavior: first occurrence keeps the bare name; subsequent ones
// get _0, _1, ... so each emitted Python identifier is unique.
JsonDumpContext buildJsonDumpContext(tt::FuncOp kernelFn,
                                     ArrayRef<ScheduledLoop> scheduledLoops) {
  JsonDumpContext dc;
  if (kernelFn) {
    llvm::StringMap<unsigned> nameUseCount;
    for (size_t i = 0; i < kernelFn.getNumArguments(); ++i) {
      std::string base;
      if (auto loc = dyn_cast<NameLoc>(kernelFn.getArgument(i).getLoc()))
        base = loc.getName().str();
      if (base.empty())
        base = "arg" + std::to_string(i);
      unsigned &cnt = nameUseCount[base];
      std::string name =
          cnt == 0 ? base : (base + "_" + std::to_string(cnt - 1));
      ++cnt;
      dc.funcArgNames.push_back(name);
    }
  }
  for (size_t i = 0; i < scheduledLoops.size(); ++i)
    dc.loopIds[scheduledLoops[i].loop] = static_cast<int>(i);
  return dc;
}

// Emit the `"kernel": { name, args }` section (with trailing comma).
void jsonDumpKernelSection(llvm::raw_ostream &os, tt::FuncOp kernelFn,
                           const JsonDumpContext &dc) {
  os << "  \"kernel\": {\n";
  os << "    \"name\": \""
     << jsonEscape(kernelFn ? kernelFn.getName() : StringRef("")) << "\",\n";
  os << "    \"args\": [\n";
  if (kernelFn) {
    auto args = kernelFn.getArguments();
    for (size_t i = 0; i < args.size(); ++i) {
      os << "      {\"name\": \"" << jsonEscape(dc.funcArgNames[i])
         << "\", \"type\": \"" << jsonEscape(jsonSigTypeStr(args[i].getType()))
         << "\"}" << (i + 1 == args.size() ? "" : ",") << "\n";
    }
  }
  os << "    ]\n";
  os << "  },\n";
}

// Emit the `"ops": { ... }` flat op table (with trailing comma) — every op in
// the kernel function, so DDG / ScheduleGraph op_refs resolve without the IR.
void jsonDumpOpsTable(llvm::raw_ostream &os, tt::FuncOp kernelFn,
                      const JsonDumpContext &dc) {
  os << "  \"ops\": {\n";
  if (kernelFn) {
    SmallVector<Operation *> all;
    kernelFn.walk([&](Operation *op) {
      if (op == kernelFn.getOperation())
        return;
      all.push_back(op);
    });
    for (size_t i = 0; i < all.size(); ++i)
      jsonDumpOpEntry(os, all[i], dc, /*isLast=*/i + 1 == all.size());
  }
  os << "  },\n";
}

// Pass A.5 candidate surface: every legal M-split (loop, MMA node, N,
// m_size) plus the factor actually applied in THIS dump (applied_n; 1 =
// unpartitioned). External tooling can re-run the pass with
// TRITON_DATA_PARTITION_N=<n> per candidate and compare the resulting
// schedules.
//
// Walks sl.graph.loops.front() per ScheduledLoop, matching the loops section
// of the document (writeScheduleGraphDoc), so loop_id here == loop_id there.
// This relies on the single-loop-per-graph shape (ScheduleGraph.loops size 1)
// that fbsource beta produces; it does NOT drop any MMA candidate even when a
// graph carries a nested child, because the orchestrator schedules every
// MMA-bearing loop as its own "Inner" ScheduledLoop entry (see the hasMMA path
// in runOnOperation), which the outer loop over scheduledLoops covers. If a
// graph ever holds an MMA in a non-front loop with no separate entry, both
// sections would need to iterate all sl.graph.loops together to keep loop_id
// consistent.
void jsonDumpDataPartitionCandidates(llvm::raw_ostream &os,
                                     ArrayRef<ScheduledLoop> scheduledLoops) {
  os << "  \"data_partition_candidates\": [";
  bool first = true;
  for (size_t li = 0; li < scheduledLoops.size(); ++li) {
    const auto &sl = scheduledLoops[li];
    if (sl.graph.loops.empty())
      continue;
    for (const auto &n : sl.graph.loops.front().nodes) {
      if (!n.op)
        continue;
      auto cands = enumerateDataPartitionCandidates(n.op);
      if (cands.empty())
        continue;
      os << (first ? "\n" : ",\n");
      first = false;
      os << "    {\"loop_id\": " << li << ", \"node_id\": " << n.id
         << ", \"op_kind\": \"" << jsonEscape(n.op->getName().getStringRef())
         << "\", \"dim\": 0, \"applied_n\": "
         << (n.partitionCount > 1 ? n.partitionCount : 1) << ", \"factors\": [";
      for (size_t i = 0; i < cands.size(); ++i) {
        if (i)
          os << ", ";
        os << "{\"n\": " << cands[i].n << ", \"m_size\": " << cands[i].mSize
           << "}";
      }
      os << "]}";
    }
  }
  os << (first ? "" : "\n  ") << "],\n";
}

// Write ONE schedule-graph JSON document (kernel + ops + loops) to `os`.
// Factored out so both the single-graph dumper and the multi-variant dumper
// (top-N autotuning) can reuse it — each variant is a self-contained doc.
void writeScheduleGraphDoc(llvm::raw_ostream &os, ModuleOp moduleOp,
                           ArrayRef<ScheduledLoop> scheduledLoops,
                           int variantId = -1) {
  tt::FuncOp kernelFn = findKernelFn(moduleOp);
  JsonDumpContext dc = buildJsonDumpContext(kernelFn, scheduledLoops);

  os << "{\n";
  os << "  \"@generated\": \"by triton — do not edit by hand.\",\n";
  os << "  \"schema_version\": \"0.1\",\n";
  // Autotuning variant id == predicted-performance rank (0 = cost-model best,
  // emitted first). Absent for legacy single-graph dumps.
  if (variantId >= 0)
    os << "  \"variant_id\": " << variantId << ",\n";
  jsonDumpKernelSection(os, kernelFn, dc);
  jsonDumpOpsTable(os, kernelFn, dc);
  jsonDumpDataPartitionCandidates(os, scheduledLoops);

  // loops section — drive off scheduledLoops, each contains a ScheduleGraph
  // (which itself may contain nested loops, but in fbsource beta each
  // ScheduledLoop wraps one scf.for; ScheduleGraph.loops typically has size 1).
  os << "  \"loops\": [\n";
  for (size_t i = 0; i < scheduledLoops.size(); ++i) {
    const auto &sl = scheduledLoops[i];
    if (sl.graph.loops.empty()) {
      // Should not happen for a fully scheduled loop.
      continue;
    }
    // One ScheduleLoop per ScheduledLoop in the common case.
    const auto &schedLoop = sl.graph.loops.front();
    int loopId = static_cast<int>(i);
    os << "    {\n";
    os << "      \"loop_id\": " << loopId << ",\n";
    os << "      \"is_outer\": " << (sl.isOuter ? "true" : "false") << ",\n";
    jsonDumpWarpGroups(os, schedLoop);
    // Inline the schedule loop body inside this entry for ergonomics —
    // jsonDumpScheduleLoop emits its own "{ ... }" so we inline its inner
    // body fields by buffering. Simpler: just emit it as a sub-object.
    os << "      \"schedule_loop\": ";
    jsonDumpScheduleLoop(os, schedLoop, loopId, dc, /*isLast=*/true);
    os << "    }" << (i + 1 == scheduledLoops.size() ? "" : ",") << "\n";
  }
  os << "  ]\n";
  os << "}";
}

// Single-graph dump (legacy / TOPN=1): open `path` and write one doc.
void dumpScheduleGraphAsJSON(ModuleOp moduleOp, StringRef path,
                             ArrayRef<ScheduledLoop> scheduledLoops) {
  std::error_code ec;
  llvm::raw_fd_ostream os(path, ec);
  if (ec) {
    llvm::errs() << "[modulo-schedule] Failed to open dump file '" << path
                 << "': " << ec.message() << "\n";
    return;
  }
  writeScheduleGraphDoc(os, moduleOp, scheduledLoops);
  os << "\n";
  llvm::errs() << "[modulo-schedule] Dumped schedule graph (v0.1) to " << path
               << " (" << scheduledLoops.size() << " loop(s))\n";
}

// ============================================================================
// JSON DDG Dumper (TRITON_MODULO_DUMP_DDG)
// ============================================================================
//
// Dumps the *pre-schedule* layer: everything the solver consumes to produce
// the ScheduleGraph. This is the `DataDependenceGraph` (built by
// `DataDependenceGraph::build` from the TTGIR) plus the MinII analysis the
// solver derives from it and the loop structure / global budgets that drive
// schedule-graph generation. Unlike the ScheduleGraph dump, NO scheduling
// results appear here (no cycle/stage/cluster, no buffers, no warp groups, no
// cross-WG barriers) — those are all produced *from* this input.
//
// Schema "ddg-0.1":
//   config — schedule algo + SMEM/TMEM budgets (global solver knobs)
//   kernel — signature; ops — flat op table (self-contained, same as the
//            ScheduleGraph dump so op_refs resolve)
//   loops[].{loop_id,is_outer,induction_var,bounds,step,trip_count,
//            min_ii/res_mii/rec_mii, ddg:{nodes,edges}}
//   ddg.nodes carry the per-op hardware cost the LatencyModel assigned:
//     pipeline, latency, self_latency, occupancy, min_warps (+ super-node
//     inner_ii/prologue_latency). ddg.edges carry src/dst/distance/latency.
//   `occupancy` is the hardware-engine hold time (≪ latency for multi-
//   outstanding TMA loads); see D107922325 / OpLatencyInfo::occupancy.

// Emit one DDG node: per-op hardware cost the LatencyModel assigned (super-
// nodes additionally carry inner_ii / prologue_latency).
void jsonDumpDDGNode(llvm::raw_ostream &os, const ttg::DDGNode &n,
                     bool isLast) {
  os << "          {\"id\": " << n.idx << ", \"op_ref\": "
     << (n.op ? std::string("\"") + jsonOpId(n.op) + "\"" : std::string("null"))
     << ", \"op_kind\": \""
     << (n.op ? jsonEscape(n.op->getName().getStringRef()) : std::string(""))
     << "\", \"pipeline\": \"" << jsonEscape(ttg::getPipelineName(n.pipeline))
     << "\", \"latency\": " << n.latency
     << ", \"self_latency\": " << n.selfLatency
     << ", \"occupancy\": " << n.occupancy << ", \"min_warps\": " << n.minWarps
     << ", \"is_super_node\": " << (n.isSuperNode ? "true" : "false");
  if (n.isSuperNode)
    os << ", \"inner_ii\": " << n.innerII
       << ", \"prologue_latency\": " << n.prologueLatency;
  os << "}" << (isLast ? "" : ",") << "\n";
}

// Emit one DDG edge: data-dependence with loop-carried distance + latency.
void jsonDumpDDGEdge(llvm::raw_ostream &os, const ttg::DDGEdge &e,
                     bool isLast) {
  os << "          {\"src\": " << e.srcIdx << ", \"dst\": " << e.dstIdx
     << ", \"kind\": \"" << (e.distance > 0 ? "loop_carried" : "data") << "\""
     << ", \"distance\": " << e.distance << ", \"latency\": " << e.latency
     << "}" << (isLast ? "" : ",") << "\n";
}

void jsonDumpDDGLoop(llvm::raw_ostream &os, const ttg::DataDependenceGraph &ddg,
                     scf::ForOp forOp, int loopId, bool isOuter,
                     const JsonDumpContext &dc, bool isLast) {
  os << "    {\n";
  os << "      \"loop_id\": " << loopId << ",\n";
  os << "      \"is_outer\": " << (isOuter ? "true" : "false") << ",\n";

  // Trip count: constant-folded from the loop bounds (matches the logic in
  // buildScheduleLoop). Falls back to the estimate when bounds are dynamic.
  int tripCount = kEstimatedTripCount;
  bool tripEstimated = true;
  {
    auto lb = forOp.getLowerBound().getDefiningOp<arith::ConstantIntOp>();
    auto ub = forOp.getUpperBound().getDefiningOp<arith::ConstantIntOp>();
    auto step = forOp.getStep().getDefiningOp<arith::ConstantIntOp>();
    if (lb && ub && step && step.value() > 0) {
      int64_t tc = (ub.value() - lb.value() + step.value() - 1) / step.value();
      if (tc > 0) {
        tripCount = static_cast<int>(tc);
        tripEstimated = false;
      }
    }
  }
  os << "      \"trip_count\": " << tripCount << ",\n";
  os << "      \"trip_count_estimated\": " << (tripEstimated ? "true" : "false")
     << ",\n";

  // Loop structure (known before scheduling).
  os << "      \"induction_var\": {\"name\": \"";
  if (auto loc = dyn_cast<NameLoc>(forOp.getInductionVar().getLoc()))
    os << jsonEscape(loc.getName());
  else
    os << "iv";
  os << "\", \"type\": \""
     << jsonEscape(jsonTypeStr(forOp.getInductionVar().getType())) << "\"},\n";
  os << "      \"lower_bound\": ";
  jsonDumpOperandRef(os, forOp.getLowerBound(), dc);
  os << ",\n      \"upper_bound\": ";
  jsonDumpOperandRef(os, forOp.getUpperBound(), dc);
  os << ",\n      \"step\": ";
  jsonDumpOperandRef(os, forOp.getStep(), dc);
  os << ",\n";

  // MinII analysis: the lower bounds the solver computes from the DDG.
  // min_ii = max(res_mii, rec_mii, super-node II).
  os << "      \"min_ii\": " << ddg.computeMinII()
     << ", \"res_mii\": " << ddg.computeResMII()
     << ", \"rec_mii\": " << ddg.computeRecMII() << ",\n";

  // The DDG itself: nodes (per-op HW cost from the LatencyModel) + edges
  // (data-dependence, with loop-carried distance). This is the solver input.
  os << "      \"ddg\": {\n";
  os << "        \"nodes\": [\n";
  auto nodes = ddg.getNodes();
  for (size_t i = 0; i < nodes.size(); ++i)
    jsonDumpDDGNode(os, nodes[i], /*isLast=*/i + 1 == nodes.size());
  os << "        ],\n";

  os << "        \"edges\": [\n";
  auto edges = ddg.getEdges();
  for (size_t i = 0; i < edges.size(); ++i)
    jsonDumpDDGEdge(os, edges[i], /*isLast=*/i + 1 == edges.size());
  os << "        ]\n";
  os << "      }\n";
  os << "    }" << (isLast ? "" : ",") << "\n";
}

void dumpDDGAsJSON(ModuleOp moduleOp, StringRef path,
                   ArrayRef<ScheduledLoop> scheduledLoops) {
  tt::FuncOp kernelFn = findKernelFn(moduleOp);
  JsonDumpContext dc = buildJsonDumpContext(kernelFn, scheduledLoops);

  std::error_code ec;
  llvm::raw_fd_ostream os(path, ec);
  if (ec) {
    llvm::errs() << "[modulo-schedule] Failed to open DDG dump file '" << path
                 << "': " << ec.message() << "\n";
    return;
  }

  os << "{\n";
  os << "  \"@generated\": \"by triton — do not edit by hand.\",\n";
  os << "  \"schema_version\": \"ddg-0.1\",\n";

  // config — global knobs that shape how the solver turns this DDG into a
  // ScheduleGraph (algorithm choice + memory budgets driving buffer sizing).
  {
    std::string algo = triton::tools::getStrEnv("TRITON_USE_MODULO_SCHEDULE");
    if (algo.empty())
      algo = "rau";
    os << "  \"config\": {\"schedule_algo\": \"" << jsonEscape(algo)
       << "\", \"smem_budget_bytes\": " << kSmemBudgetBytes()
       << ", \"tmem_budget_bytes\": " << kTmemBudgetBytes << "},\n";
  }

  // kernel + ops sections (self-contained, same shape as the ScheduleGraph
  // dump so DDG node op_refs resolve without the IR).
  jsonDumpKernelSection(os, kernelFn, dc);
  jsonDumpOpsTable(os, kernelFn, dc);

  // loops — one DDG per scheduled loop (inner + outer for nested kernels).
  os << "  \"loops\": [\n";
  for (size_t i = 0; i < scheduledLoops.size(); ++i) {
    const auto &sl = scheduledLoops[i];
    scf::ForOp forOp = sl.loop;
    jsonDumpDDGLoop(os, sl.ddg, forOp, static_cast<int>(i), sl.isOuter, dc,
                    /*isLast=*/i + 1 == scheduledLoops.size());
  }
  os << "  ]\n";
  os << "}\n";

  llvm::errs() << "[modulo-schedule] Dumped DDG (ddg-0.1) to " << path << " ("
               << scheduledLoops.size() << " loop(s))\n";
}

// Multi-variant dump (TOPN>1): write ALL top-N partition graphs into ONE file
// as {"variants": [graph0, graph1, ...]}. The array is ordered by predicted
// performance — variants[0] is the cost-model winner (supposed-fastest first) —
// and each graph carries its own "variant_id" matching that rank.
void dumpScheduleGraphsJSON(ModuleOp moduleOp, StringRef path,
                            ArrayRef<SmallVector<ScheduledLoop, 2>> variants) {
  std::error_code ec;
  llvm::raw_fd_ostream os(path, ec);
  if (ec) {
    llvm::errs() << "[modulo-schedule] Failed to open dump file '" << path
                 << "': " << ec.message() << "\n";
    return;
  }
  os << "{\n  \"schema_version\": \"0.1\",\n";
  os << "  \"num_variants\": " << variants.size() << ",\n";
  // Ordered best-predicted-first (ascending cost-model cost).
  os << "  \"sorted_by\": \"predicted_perf_desc\",\n";
  os << "  \"variants\": [\n";
  for (size_t k = 0; k < variants.size(); ++k) {
    writeScheduleGraphDoc(os, moduleOp, variants[k], /*variantId=*/(int)k);
    os << (k + 1 == variants.size() ? "\n" : ",\n");
  }
  os << "  ]\n}\n";
  llvm::errs() << "[modulo-schedule] Dumped " << variants.size()
               << " schedule-graph variant(s) to " << path
               << " (top-N autotuning, best-predicted first)\n";
}

} // namespace

// ============================================================================
// ============================================================================
// ============================================================================
// Pass A: Modulo Scheduling
// ============================================================================

/// The main pass.
struct ModuloSchedulePass
    : public PassWrapper<ModuloSchedulePass, OperationPass<ModuleOp>> {

  MLIR_DEFINE_EXPLICIT_INTERNAL_INLINE_TYPE_ID(ModuloSchedulePass)

  ModuloSchedulePass() = default;
  ModuloSchedulePass(const ModuloSchedulePass &other) : PassWrapper(other) {}

  StringRef getArgument() const override { return "nvgpu-modulo-schedule"; }

  StringRef getDescription() const override {
    return "Modulo scheduling for warp specialization (Pass A)";
  }

  // Test-only knob: when set, dump the ScheduleGraph to llvm::errs()
  // unconditionally. Used by lit tests in opt builds, where `-debug-only`
  // is unavailable because LLVM_DEBUG is compiled out.
  Option<bool> printScheduleGraph{
      *this, "print-schedule-graph",
      llvm::cl::desc("Dump the ScheduleGraph to stderr unconditionally "
                     "(test-only; bypasses LLVM_DEBUG)"),
      llvm::cl::init(false)};

  Option<int> dataPartitionFactor{
      *this, "data-partition-factor",
      llvm::cl::desc(
          "Pass A.5 data-partition factor N (M-split). 0 = use the "
          "tt.data_partition_factor loop attr / "
          "TRITON_DATA_PARTITION_N env; >1 forces N for all eligible "
          "MMAs."),
      llvm::cl::init(0)};

  /// DDG transformation hooks for iterative refinement.
  /// Return true if any DDG was modified (triggers re-scheduling).

  /// Pass A.5: Data partitioning — split MMA + companion loads into N
  /// parallel sub-chains so the MMA queue can issue concurrent partials
  /// (NUM_MMA_GROUPS-style on Blackwell). M1: detect candidates only.
  bool applyDataPartitioning(ModuleOp moduleOp, const ttg::LatencyModel &model,
                             MutableArrayRef<ScheduledLoop> scheduledLoops) {
    // A.5 (TRITON_DATA_PARTITION_N) deferred to follow-up diff.
    return false;
  }

  // A.5 partition helpers (annotatePartition, partitionDecisions_) deferred
  // along with applyDataPartitioning above — they reference ScheduleNode /
  // ScheduleBuffer partition fields that are part of the A.5 follow-up.

  /// Pass A.7: Epilogue subtiling — split monolithic TMA stores into
  /// independent sub-chains for better pipeline interleaving.
  ///
  /// M1: detect chain. M2: pick S. M3: annotate ScheduleGraph + shrink store
  /// buffer.
  ///
  /// SINGLE-ITERATION MODE (see plan §"KNOWN LIMITATION"): this function
  /// always returns false. The Pass A iterative loop rebuilds DDG +
  /// ScheduleGraph from source TTGIR each iteration, and the global SMEM
  /// reducer runs BEFORE A.7's mutation — so re-running the loop with a
  /// memoized decision doesn't recover K-loop depth. The buffer-recovery
  /// feedback path is deferred to M4.
  bool applyEpilogueSubtiling(ModuleOp moduleOp, const ttg::LatencyModel &model,
                              MutableArrayRef<ScheduledLoop> scheduledLoops) {
    // A.7 (TRITON_MODULO_EPILOGUE_SUBTILE) deferred to follow-up diff.
    return false;
  }

  void runOnOperation() override {
    auto moduleOp = getOperation();
    ttg::NVLatencyModel model;
    triton::ModuleAxisInfoAnalysis axisInfoAnalysis(moduleOp);

    // Pass A.5: compute the data-partition plan once (module-stable). Threaded
    // into per-loop scheduling so the inner-loop MMA bundle and the outer-loop
    // TMEM accumulator buffer are both tagged for the emitter.
    // TRITON_DATA_PARTITION_N=auto searches the candidate factors with the
    // scheduler itself; otherwise the factor is user-resolved (option > attr
    // > env), 1 = off.
    DataPartitionPlan partitionPlan =
        dataPartitionAutoSearch(moduleOp, dataPartitionFactor)
            ? searchDataPartitionPlan(moduleOp, model, axisInfoAnalysis)
            : computeDataPartitionPlan(moduleOp, dataPartitionFactor);

    // ================================================================
    // Iterative scheduling loop (design doc Pass A orchestrator)
    //
    // Each iteration: schedule → derive depths → check budget →
    // apply DDG transformations → re-run if any DDG changed.
    // Converges in 1-2 iterations.
    // ================================================================
    // Collect scheduling results across iterations. Only the LAST
    // iteration's results are emitted — earlier iterations are discarded
    // when DDG transformations trigger re-scheduling.
    SmallVector<ScheduledLoop, 2> scheduledLoops;

    constexpr int kMaxIterations = 3;
    for (int iteration = 0; iteration < kMaxIterations; ++iteration) {
      LDBG("=== Iterative scheduling: iteration " << iteration << " ===");
      scheduledLoops.clear();

      // Single walk: collect every scf::ForOp with its nesting context and
      // direct-body flags. Sorted deepest-first so we schedule inner loops
      // before their outer wrappers — the outer schedule consumes the inner
      // II as a super-node latency.
      auto candidates = collectCandidates(moduleOp);

      // We currently support at most a 2-level loop nest (an inner compute
      // loop optionally wrapped by an outer tile/persistent loop). Refuse
      // anything deeper rather than silently mis-scheduling — the prologue
      // expansion, super-node DDG, and outer-loop pipelining all assume
      // depth <= 1 today.
      for (const auto &c : candidates) {
        if (c.depth >= 2) {
          c.op->emitError("modulo scheduling: loop nesting depth ")
              << c.depth << " not supported (max 2 levels)";
          return signalPassFailure();
        }
      }

      // Single bottom-up pass over candidates. `collectCandidates`'s
      // contract is that the result is sorted by depth non-increasing so an
      // inner K-loop (depth=1) is visited before its outer tile loop
      // (depth=0). The outer DDG promotes the inner loop to a super-node
      // whose `innerII` is the inner schedule's II, so this order is
      // required for correctness — not just a stylistic preference. The
      // assert below makes that invariant verifiable at runtime in case
      // the sort in `collectCandidates` ever drifts.
      //
      // hasInnerLoop is the inner-vs-outer signal:
      //   * true  → wraps a nested scf.for → outer
      //   * false → leaf → inner (only worth scheduling if it has compute)
      // Inner-vs-outer differences (super-node print, retaining the raw
      // ModuloScheduleResult for lowerOuterLoopPipeline) live inside
      // scheduleAndRecord / ScheduledLoop — not the call site.
      unsigned numInner = 0, numOuter = 0;
      [[maybe_unused]] unsigned prevDepth =
          std::numeric_limits<unsigned>::max();
      for (const auto &c : candidates) {
        assert(c.depth <= prevDepth &&
               "candidates must be sorted deepest-first");
        prevDepth = c.depth;
        if (c.hasExistingAnnotation) {
          LDBG("Skipping loop with existing tt.autows annotations");
          continue;
        }
        if (c.hasInnerLoop) {
          scheduleAndRecord(c.op, "Outer", /*isOuter=*/true, model,
                            axisInfoAnalysis, partitionPlan, printScheduleGraph,
                            scheduledLoops);
          ++numOuter;
        } else if (c.hasMMA || c.hasTMA) {
          scheduleAndRecord(c.op, "Inner", /*isOuter=*/false, model,
                            axisInfoAnalysis, partitionPlan, printScheduleGraph,
                            scheduledLoops);
          ++numInner;
        }
      }
      LDBG("Scheduled " << numInner << " inner loop(s), " << numOuter
                        << " outer loop(s)");

      // ================================================================
      // Pass B: Global warp-group partition + cross-group barriers across
      // all scheduled loops. Replaces the per-loop call that used to live
      // inside `buildScheduleGraph` — moving it out of scheduling makes
      // cross-loop coordination possible (e.g., outer-loop super-node
      // matched to inner-loop MMA's warp group).
      // ================================================================
      // For top-N autotuning: snapshot each loop's pristine pre-partition
      // graph (no warp-group assignment, no synthesized barriers/channels)
      // before the winner is committed. Overwritten each iteration so it
      // reflects the final converged schedule. Cheap value copy; only when
      // multi-graph dump is requested.
      if (getDumpTopN() > 1)
        for (auto &sl : scheduledLoops)
          sl.prePartitionGraph = sl.graph;
      applyGlobalWarpPartition(scheduledLoops);

      // ================================================================
      // Iterative refinement: apply DDG transformations and check if
      // we need to re-schedule.
      // ================================================================
      bool ddgChanged = false;
      ddgChanged |= applyDataPartitioning(moduleOp, model, scheduledLoops);
      ddgChanged |= applyEpilogueSubtiling(moduleOp, model, scheduledLoops);

      if (!ddgChanged) {
        LDBG("Converged after " << iteration + 1 << " iteration(s)");
        break;
      }

      if (iteration + 1 >= kMaxIterations) {
        LDBG("Hit iteration limit (" << kMaxIterations
                                     << ") — keeping last valid schedule");
        break;
      }

      LDBG("DDG changed by transformation — re-scheduling");
    } // end iterative loop

    // ================================================================
    // Lower-or-emit phase. Runs ONCE after convergence so the iteration
    // loop above stays a pure schedule-refinement loop (no IR rewrites
    // beyond attribute clamping). For each scheduled loop, either:
    //   * `useScheduleGraphLowering` (TRITON_MODULO_LOWER_SCHEDULE_GRAPH=1)
    //     → directly lower to multi-buffered allocs / async TMA / barriers
    //     / WS regions. compiler.py skips downstream WS+pipeliner.
    //   * otherwise → emit `loop.stage`/`loop.cluster` annotations and let
    //     the downstream WS+pipeliner consume them.
    // For outer loops, lowering is additionally gated by
    // TRITON_MODULO_OUTER_LOWERING and requires getMaxStage() >= 1.
    // ================================================================
    for (auto &sl : scheduledLoops) {
      if (sl.isOuter) {
        // Stage clamping + cluster renumbering applies to BOTH paths
        // (annotation and lowered) — it sits between the schedule and the
        // attrs that downstream consumers read, so do it here once.
        clampOuterStagesAndClusters(sl.loop);
      }
      emitScheduleFromGraph(sl.loop, sl.graph, sl.ddg);
      if (sl.isOuter) {
        // tt.modulo_cycle is a scratch attr the outer DDG builder leaves
        // behind; clean it up regardless of the lowering path.
        for (auto &op : sl.loop.getBody()->without_terminator())
          op.removeAttr("tt.modulo_cycle");
      }
    }

    // Inner scf.for ops that are super-nodes in an outer schedule
    // carry loop.stage/loop.cluster from the OUTER schedule — keep
    // them so the outer pipeliner knows where the K-loop sits.

    // Optional: dump the ScheduleGraph as JSON for the TLX emitter.
    if (const char *path = std::getenv("TRITON_MODULO_DUMP_SCHEDULE")) {
      int topN = getDumpTopN();
      if (topN <= 1) {
        // Legacy single-graph dump (the cost-model winner committed to IR).
        dumpScheduleGraphAsJSON(moduleOp, path, scheduledLoops);
      } else {
        // Top-N autotuning: emit ALL variants into ONE file, pluralized
        // (schedule_graph.json -> schedule_graphs.json), ordered best-predicted
        // first (variant 0 == committed winner). An external harness reads the
        // `variants` array, emits + runs each, and picks the empirical winner.
        //
        // How many variants we can actually produce: the min over schedulable
        // loops of available candidate partitions. Loops that fell back to
        // greedy or had < 2 clusters contribute no alternatives.
        // Variant count = MAX over schedulable loops of available candidate
        // partitions (capped at topN). A loop with a single fixed partition
        // (e.g. <2 clusters) is held fixed across variants via index clamping
        // below, so it no longer caps the dump. If a loop went to greedy and
        // recorded no partition, we can't safely build alternatives → fall back
        // to a single (committed-winner) variant.
        size_t maxAvail = 0;
        bool sawSchedulable = false, anyEmpty = false;
        for (auto &sl : scheduledLoops)
          for (auto &schedLoop : sl.graph.loops)
            if (schedLoop.II > 0) {
              sawSchedulable = true;
              if (schedLoop.topPartitions.empty())
                anyEmpty = true;
              maxAvail = std::max(maxAvail, schedLoop.topPartitions.size());
            }
        size_t numVariants =
            (!sawSchedulable || anyEmpty)
                ? 1
                : std::min<size_t>(topN, std::max<size_t>(1, maxAvail));

        SmallVector<SmallVector<ScheduledLoop, 2>, 3> variants;
        for (size_t k = 0; k < numVariants; ++k) {
          // Variant 0 reuses the committed winner graph as-is; k >= 1 is built
          // off the pristine pre-partition snapshot, re-finalized with
          // candidate-k's partition. Only the fields the dumper reads (loop,
          // isOuter, graph) are populated.
          SmallVector<ScheduledLoop, 2> variant;
          for (auto &sl : scheduledLoops) {
            ScheduledLoop v;
            v.loop = sl.loop;
            v.isOuter = sl.isOuter;
            if (k == 0) {
              v.graph = sl.graph; // committed winner
            } else {
              v.graph = sl.prePartitionGraph; // pristine copy
              for (size_t li = 0; li < v.graph.loops.size(); ++li) {
                auto &dstLoop = v.graph.loops[li];
                auto &liveLoop = sl.graph.loops[li];
                if (dstLoop.II > 0 && !liveLoop.topPartitions.empty()) {
                  // Loops with their own candidate-k vary; loops with fewer
                  // candidates (a single fixed partition) clamp to their last
                  // one so they stay constant across variants.
                  size_t idx = std::min(k, liveLoop.topPartitions.size() - 1);
                  finalizeLoopPartitionForDump(dstLoop,
                                               liveLoop.topPartitions[idx]);
                  if (idx < liveLoop.topPartitionCosts.size())
                    dstLoop.partitionCost = liveLoop.topPartitionCosts[idx];
                }
              }
            }
            variant.push_back(std::move(v));
          }
          variants.push_back(std::move(variant));
        }
        dumpScheduleGraphsJSON(moduleOp, pluralDumpPath(path), variants);
      }
    }
    // Optional: dump the pre-schedule DDG layer (the solver's input + the
    // MinII analysis it derives) as JSON. This is everything needed to
    // regenerate the ScheduleGraph from the DDG.
    if (const char *path = std::getenv("TRITON_MODULO_DUMP_DDG")) {
      dumpDDGAsJSON(moduleOp, path, scheduledLoops);
    }
  }
};

// ============================================================================
// Pass A.6: List scheduling for non-loop regions
// ============================================================================
//
// Degenerate Rau's algorithm — no modulo wrap, no loop-carried edges. All
// ops get stage 0; goal is minimum makespan instead of minimum II. Lives
// here (not its own file) so the ScheduleGraph is constructed in one place
// alongside the modulo case. DEBUG_TYPE is redefined for this section so
// debug output is gated by `-debug-only=nvgpu-list-schedule` per reviewer
// feedback (was previously leaking under `-debug-only=modulo-scheduling-rau`).

#undef DEBUG_TYPE
#undef DBGS
#undef LDBG
#define DEBUG_TYPE "nvgpu-list-schedule"
#define DBGS() (llvm::dbgs() << "[" DEBUG_TYPE "]: ")
#define LDBG(X) LLVM_DEBUG(DBGS() << X << "\n")

/// Per-pipeline occupancy tracker without modulo wrap. Each pipeline has
/// a "next free" cycle — no fixed II, no wrap-around. Mirrors the modulo
/// reservation table for the linear (no-wrap) case.
struct PipelineTracker {
  llvm::DenseMap<ttg::HWPipeline, int> nextFree;

  /// Earliest cycle the pipeline is available. The `duration` parameter
  /// is the prospective op's hold time and is unused here (the tracker
  /// only records when the previously placed op's hold ends); kept for
  /// API symmetry with the modulo case.
  int findFreeSlot(int earliest, ttg::HWPipeline pipeline,
                   int /*duration*/) const {
    if (pipeline == ttg::HWPipeline::NONE)
      return earliest;
    auto it = nextFree.find(pipeline);
    int pipeReady = (it != nextFree.end()) ? it->second : 0;
    return std::max(earliest, pipeReady);
  }

  void reserve(int cycle, ttg::HWPipeline pipeline, int duration) {
    if (pipeline == ttg::HWPipeline::NONE)
      return;
    nextFree[pipeline] = std::max(nextFree.lookup(pipeline), cycle + duration);
  }
};

/// Earliest cycle a node may start, given predecessors already placed.
/// Predecessor result-ready time is `pred.cycle + edge.latency`; the DDG
/// builder records the producer's `latency` (result-ready) on outgoing
/// edges, so we don't add `pred.selfLatency` separately.
static int listEarliestStart(unsigned nodeIdx,
                             const ttg::DataDependenceGraph &ddg,
                             const llvm::DenseMap<unsigned, int> &scheduled) {
  int earliest = 0;
  for (const auto *edge : ddg.getInEdges(nodeIdx)) {
    auto it = scheduled.find(edge->srcIdx);
    if (it == scheduled.end())
      continue;
    earliest = std::max(earliest, it->second + edge->latency);
  }
  return earliest;
}

/// Placement core: given a fixed priority `order`, greedily place each node at
/// its earliest resource-free slot and return the makespan schedule. Shared by
/// the single-schedule path and the top-K ensemble.
static ttg::ListScheduleResult
scheduleGivenOrder(const ttg::DataDependenceGraph &ddg,
                   llvm::ArrayRef<unsigned> order) {
  PipelineTracker tracker;
  llvm::DenseMap<unsigned, int> scheduled;
  for (unsigned nodeIdx : order) {
    const auto &node = ddg.getNode(nodeIdx);
    int duration = std::max(node.selfLatency, 1);
    if (node.pipeline == ttg::HWPipeline::NONE)
      duration = 1;
    int earliest = listEarliestStart(nodeIdx, ddg, scheduled);
    int slot = tracker.findFreeSlot(earliest, node.pipeline, duration);
    tracker.reserve(slot, node.pipeline, duration);
    scheduled[nodeIdx] = slot;
  }
  int makespan = 0;
  for (auto &[idx, cycle] : scheduled) {
    const auto &node = ddg.getNode(idx);
    makespan = std::max(makespan, cycle + std::max(node.selfLatency, 1));
  }
  ttg::ListScheduleResult result;
  result.makespan = makespan;
  result.nodeToCycle = std::move(scheduled);
  return result;
}

// Priority heuristics for the top-K ensemble. Placement respects all deps
// regardless of order, so each heuristic yields a valid — but differently
// resource-resolved — schedule. Cheap: only need critical-path heights + node
// latency (no new graph analyses; ASAP/ALAP-slack and beam search are the
// documented follow-ups).
enum class ListPriority {
  HeightDescIdxAsc, // critical path first (default / single-schedule path)
  HeightDescIdxDesc,
  ProgramOrder, // original index order
  HeightAsc,    // shallow-first
  LatencyDesc,  // front-load long-latency ops (TMA/MMA) then height
};

static const char *listPriorityName(ListPriority p) {
  switch (p) {
  case ListPriority::HeightDescIdxAsc:
    return "height_desc";
  case ListPriority::HeightDescIdxDesc:
    return "height_desc_idx_desc";
  case ListPriority::ProgramOrder:
    return "program_order";
  case ListPriority::HeightAsc:
    return "height_asc";
  case ListPriority::LatencyDesc:
    return "latency_desc";
  }
  return "?";
}

static llvm::SmallVector<unsigned>
priorityOrder(const ttg::DataDependenceGraph &ddg,
              const llvm::DenseMap<unsigned, int> &heights, ListPriority p) {
  unsigned N = ddg.getNumNodes();
  auto h = [&](unsigned n) { return heights.lookup(n); };
  auto lat = [&](unsigned n) { return ddg.getNode(n).latency; };
  // "a should be placed before b" under heuristic p.
  auto higherPriority = [&](unsigned a, unsigned b) {
    switch (p) {
    case ListPriority::HeightDescIdxAsc:
      return h(a) != h(b) ? h(a) > h(b) : a < b;
    case ListPriority::HeightDescIdxDesc:
      return h(a) != h(b) ? h(a) > h(b) : a > b;
    case ListPriority::ProgramOrder:
      return a < b;
    case ListPriority::HeightAsc:
      return h(a) != h(b) ? h(a) < h(b) : a < b;
    case ListPriority::LatencyDesc:
      return lat(a) != lat(b) ? lat(a) > lat(b)
                              : (h(a) != h(b) ? h(a) > h(b) : a < b);
    }
    return a < b;
  };
  // Priority-guided topological sort over distance-0 edges (Kahn): among the
  // nodes whose distance-0 predecessors are all placed, pick the highest-
  // priority one. This guarantees every distance-0 producer precedes its
  // consumer, so scheduleGivenOrder (which silently ignores a not-yet-placed
  // predecessor in listEarliestStart) can never place a consumer before its
  // same-iteration producer and emit an invalid schedule. Loop-carried
  // (distance>0) edges intentionally do not constrain intra-iteration order.
  llvm::SmallVector<int> inDeg(N, 0);
  for (const auto &edge : ddg.getEdges())
    if (edge.distance == 0)
      inDeg[edge.dstIdx]++;
  llvm::SmallVector<unsigned> ready;
  for (unsigned i = 0; i < N; ++i)
    if (inDeg[i] == 0)
      ready.push_back(i);
  llvm::SmallVector<unsigned> order;
  order.reserve(N);
  while (!ready.empty()) {
    unsigned best = 0;
    for (unsigned i = 1; i < ready.size(); ++i)
      if (higherPriority(ready[i], ready[best]))
        best = i;
    unsigned cur = ready[best];
    ready.erase(ready.begin() + best);
    order.push_back(cur);
    for (const auto *edge : ddg.getOutEdges(cur)) {
      if (edge->distance > 0)
        continue;
      if (--inDeg[edge->dstIdx] == 0)
        ready.push_back(edge->dstIdx);
    }
  }
  // A distance-0 cycle (unschedulable in one iteration) would leave nodes
  // unplaced; append them in priority order so none is dropped.
  if (order.size() < N) {
    llvm::DenseSet<unsigned> placed(order.begin(), order.end());
    llvm::SmallVector<unsigned> rest;
    for (unsigned i = 0; i < N; ++i)
      if (!placed.contains(i))
        rest.push_back(i);
    llvm::sort(rest, higherPriority);
    order.append(rest.begin(), rest.end());
  }
  return order;
}

/// Canonical signature of a schedule: node indices ordered by (cycle, idx).
/// Two schedules with the same signature produce the same op ordering, so this
/// is the dedup key for the top-K ensemble.
static llvm::SmallVector<unsigned>
scheduleSignature(const ttg::DataDependenceGraph &ddg,
                  const ttg::ListScheduleResult &r) {
  llvm::SmallVector<unsigned> idxs;
  for (unsigned i = 0; i < ddg.getNumNodes(); ++i)
    idxs.push_back(i);
  llvm::sort(idxs, [&](unsigned a, unsigned b) {
    int ca = r.nodeToCycle.lookup(a), cb = r.nodeToCycle.lookup(b);
    return ca != cb ? ca < cb : a < b;
  });
  return idxs;
}

/// Priority-based list scheduling on the DDG (single schedule, default
/// heuristic). Minimises makespan rather than II.
static FailureOr<ttg::ListScheduleResult>
runListScheduling(const ttg::DataDependenceGraph &ddg) {
  if (ddg.getNumNodes() == 0)
    return failure();
  auto heights = ddg.computeCriticalPathHeights();
  auto order = priorityOrder(ddg, heights, ListPriority::HeightDescIdxAsc);
  auto result = scheduleGivenOrder(ddg, order);
  LLVM_DEBUG(DBGS() << "List schedule: makespan=" << result.makespan
                    << " nodes=" << ddg.getNumNodes() << "\n");
  return result;
}

/// One partial (or complete) beam state: a topological placement prefix plus
/// the resource/timing state needed to extend and score it.
namespace {
struct BeamState {
  llvm::SmallVector<unsigned> order;   // placement order so far (topological)
  llvm::DenseMap<unsigned, int> cycle; // node -> placed cycle
  PipelineTracker tracker;             // per-pipeline resource state
  llvm::DenseSet<unsigned> placed;
  int makespan = 0; // max end cycle of placed ops
  double cost = 0;  // makespan + max remaining height (pruning lower bound)
};
} // namespace

// FNV-1a hash of a placement order — cheap dedup key within a beam step.
static uint64_t hashOrder(llvm::ArrayRef<unsigned> o) {
  uint64_t h = 1469598103934665603ull;
  for (unsigned x : o) {
    h ^= x;
    h *= 1099511628211ull;
  }
  return h;
}

/// Beam search over topological orderings. At each step every beam state is
/// extended by its top-`branch` ready ops (highest critical-path height);
/// children are pruned to `beamWidth` by a lower-bound cost
/// (makespan-so-far + deepest remaining height). Returns up to K complete
/// schedules, ranked best-first. This complements the priority-heuristic
/// ensemble: it explores the ordering space rather than a fixed handful.
static llvm::SmallVector<ttg::ListScheduleResult>
runListSchedulingBeam(const ttg::DataDependenceGraph &ddg, int K, int beamWidth,
                      int branch) {
  llvm::SmallVector<ttg::ListScheduleResult> out;
  const unsigned N = ddg.getNumNodes();
  if (N == 0 || K < 1 || beamWidth < 1)
    return out;

  auto heights = ddg.computeCriticalPathHeights();
  auto h = [&](unsigned n) { return heights.lookup(n); };

  auto remainingLB = [&](const BeamState &s) {
    int maxRem = 0;
    for (unsigned n = 0; n < N; ++n)
      if (!s.placed.count(n))
        maxRem = std::max(maxRem, h(n));
    return s.makespan + maxRem;
  };

  auto extend = [&](const BeamState &s, unsigned n) {
    BeamState ns = s; // copy resource/timing state
    const auto &node = ddg.getNode(n);
    int dur = (node.pipeline == ttg::HWPipeline::NONE)
                  ? 1
                  : std::max(node.selfLatency, 1);
    int earliest = listEarliestStart(n, ddg, ns.cycle);
    int slot = ns.tracker.findFreeSlot(earliest, node.pipeline, dur);
    ns.tracker.reserve(slot, node.pipeline, dur);
    ns.cycle[n] = slot;
    ns.order.push_back(n);
    ns.placed.insert(n);
    ns.makespan = std::max(ns.makespan, slot + dur);
    return ns;
  };

  llvm::SmallVector<BeamState> beam(1); // single empty root
  for (unsigned step = 0; step < N; ++step) {
    llvm::SmallVector<BeamState> children;
    llvm::DenseSet<uint64_t> childHashes;
    for (const auto &s : beam) {
      // Ready = unplaced nodes whose intra-iteration (distance-0) preds are all
      // placed. Rank ready by height; branch on the top few.
      llvm::SmallVector<unsigned> ready;
      for (unsigned n = 0; n < N; ++n) {
        if (s.placed.count(n))
          continue;
        bool ok = true;
        for (const auto *e : ddg.getInEdges(n))
          if (e->distance == 0 && !s.placed.count(e->srcIdx)) {
            ok = false;
            break;
          }
        if (ok)
          ready.push_back(n);
      }
      llvm::sort(ready, [&](unsigned a, unsigned b) {
        return h(a) != h(b) ? h(a) > h(b) : a < b;
      });
      for (int i = 0; i < (int)ready.size() && i < branch; ++i) {
        BeamState c = extend(s, ready[i]);
        if (!childHashes.insert(hashOrder(c.order)).second)
          continue; // identical prefix already produced this step
        c.cost = remainingLB(c);
        children.push_back(std::move(c));
      }
    }
    if (children.empty())
      break;
    llvm::stable_sort(children, [](const BeamState &a, const BeamState &b) {
      return a.cost < b.cost;
    });
    if ((int)children.size() > beamWidth)
      children.truncate(beamWidth);
    beam = std::move(children);
  }

  // Materialize complete states (order covers all N nodes) via the shared
  // placement core so results are byte-identical to the ensemble path.
  llvm::SmallVector<ttg::ListScheduleResult> results;
  for (auto &s : beam)
    if (s.order.size() == N)
      results.push_back(scheduleGivenOrder(ddg, s.order));
  llvm::stable_sort(results, [](const ttg::ListScheduleResult &a,
                                const ttg::ListScheduleResult &b) {
    return a.makespan < b.makespan;
  });
  for (int i = 0; i < (int)results.size() && i < K; ++i)
    out.push_back(std::move(results[i]));
  return out;
}

/// Beam width for the top-K generator. TRITON_LIST_SCHEDULE_BEAM:
///   unset  -> default max(2K, 8)
///   "0"    -> beam disabled (priority-heuristic ensemble only)
///   n>0    -> explicit width
static int getListBeamWidth(int K) {
  auto v = triton::tools::getStrEnv("TRITON_LIST_SCHEDULE_BEAM");
  if (v.empty())
    return std::max(2 * K, 8);
  int n = std::atoi(v.c_str());
  return n < 0 ? 0 : n;
}

/// Generate up to K distinct list schedules, deduped by schedule signature and
/// ranked by ascending makespan (best first). Candidates come from the
/// priority-heuristic ensemble plus (unless disabled) a beam search over
/// orderings; the union is deduped and the best K returned.
/// TODO(follow-up): fold memory/register-peak into the ranking cost.
static llvm::SmallVector<ttg::ListScheduleResult>
runListSchedulingTopK(const ttg::DataDependenceGraph &ddg, int K) {
  llvm::SmallVector<ttg::ListScheduleResult> out;
  const unsigned N = ddg.getNumNodes();
  if (N == 0 || K < 1)
    return out;
  auto heights = ddg.computeCriticalPathHeights();

  llvm::SmallVector<ttg::ListScheduleResult> cands;
  llvm::SmallVector<llvm::SmallVector<unsigned>> seen;
  auto addCand = [&](ttg::ListScheduleResult res, const char *src) {
    auto sig = scheduleSignature(ddg, res);
    if (llvm::is_contained(seen, sig))
      return; // dedup: identical op ordering
    seen.push_back(std::move(sig));
    LLVM_DEBUG(DBGS() << "  cand[" << src << "] makespan=" << res.makespan
                      << "\n");
    cands.push_back(std::move(res));
  };

  // 1) Priority-heuristic ensemble.
  for (ListPriority p :
       {ListPriority::HeightDescIdxAsc, ListPriority::LatencyDesc,
        ListPriority::HeightDescIdxDesc, ListPriority::HeightAsc,
        ListPriority::ProgramOrder})
    addCand(scheduleGivenOrder(ddg, priorityOrder(ddg, heights, p)),
            listPriorityName(p));

  // 2) Beam search (unless disabled, or the loop is too large to be cheap).
  int beamWidth = getListBeamWidth(K);
  constexpr unsigned kBeamNodeCap = 512;
  if (beamWidth > 0 && N <= kBeamNodeCap) {
    for (auto &r : runListSchedulingBeam(ddg, K + beamWidth, beamWidth,
                                         /*branch=*/4))
      addCand(std::move(r), "beam");
  } else if (beamWidth > 0) {
    LLVM_DEBUG(DBGS() << "beam skipped: " << N << " nodes > cap "
                      << kBeamNodeCap << "\n");
  }

  llvm::stable_sort(cands, [](const ttg::ListScheduleResult &a,
                              const ttg::ListScheduleResult &b) {
    return a.makespan < b.makespan;
  });
  LLVM_DEBUG(DBGS() << "top-K: " << cands.size() << " distinct schedules (K="
                    << K << ", beamWidth=" << beamWidth << ")\n");
  for (int i = 0; i < (int)cands.size() && i < K; ++i)
    out.push_back(std::move(cands[i]));
  return out;
}

/// Number of list-schedule variants to generate for autotuning.
/// TRITON_LIST_SCHEDULE_TOPK (default 1 = single schedule).
static int getListTopK() {
  auto v = triton::tools::getStrEnv("TRITON_LIST_SCHEDULE_TOPK");
  if (v.empty())
    return 1;
  int n = std::atoi(v.c_str());
  return n < 1 ? 1 : n;
}

/// Which generated variant (rank) to apply to the IR. TRITON_LIST_SCHEDULE_PICK
/// (default 0 = best). Applied globally to every loop and clamped to the number
/// of variants actually produced for that loop. An autotuning harness sweeps
/// PICK over 0..TOPK-1, compiling and timing each.
static int getListPick() {
  auto v = triton::tools::getStrEnv("TRITON_LIST_SCHEDULE_PICK");
  if (v.empty())
    return 0;
  int n = std::atoi(v.c_str());
  return n < 0 ? 0 : n;
}

/// Physically permute the loop body into schedule order, keyed on the
/// `loop.stage`/`loop.cluster` attrs the list scheduler just wrote. This turns
/// the list schedule (which otherwise only annotates) into a real instruction
/// reordering — the "just reorder intra-loop" transform, with no software
/// pipelining and no warp specialization.
///
/// Safety: the schedule respects data + memory deps, so `(stage, cluster)` is
/// already a dep-respecting order; `computeTopologicalSorting` then guarantees
/// every def precedes its uses (SSA dominance), preserving the cluster order
/// wherever the dependencies allow. Ops missing the attrs (there shouldn't be
/// any — the caller defaults them) sink to the end.
static void reorderByCluster(scf::ForOp loop) {
  auto key = [](Operation *op) -> int64_t {
    auto s = op->getAttrOfType<IntegerAttr>(tt::kLoopStageAttrName);
    auto c = op->getAttrOfType<IntegerAttr>(tt::kLoopClusterAttrName);
    if (!s || !c)
      return std::numeric_limits<int64_t>::max();
    return (static_cast<int64_t>(s.getInt()) << 32) + c.getInt();
  };
  llvm::SmallVector<Operation *> ops;
  for (Operation &op : loop.getBody()->without_terminator())
    ops.push_back(&op);
  // Stable so ops in the same cluster keep program order (already topological
  // among same-cycle ops).
  llvm::stable_sort(
      ops, [&](Operation *a, Operation *b) { return key(a) < key(b); });
  // Hard SSA-dominance guarantee; preserves the cluster order where legal.
  mlir::computeTopologicalSorting(ops);

  Operation *term = loop.getBody()->getTerminator();
  for (Operation *op : ops)
    op->moveBefore(term);
  LDBG("reorderByCluster: permuted " << ops.size()
                                     << " body ops into schedule order");
}

/// Build a ScheduleGraph from a list-scheduled loop. All ops get stage 0,
/// cluster from cycle rank.
static ttg::ScheduleGraph
buildListScheduleGraph(scf::ForOp loop, const ttg::DataDependenceGraph &ddg,
                       const ttg::ListScheduleResult &result) {
  ttg::ScheduleGraph graph;
  unsigned loopId = graph.addLoop(loop);
  auto &schedLoop = graph.getLoop(loopId);
  schedLoop.II = result.makespan; // For non-loop regions, "II" = makespan
  schedLoop.maxStage = 0;

  for (const auto &ddgNode : ddg.getNodes()) {
    ttg::ScheduleNode sn;
    sn.id = schedLoop.nodes.size();
    sn.op = ddgNode.op;
    sn.pipeline = ddgNode.pipeline;
    sn.latency = ddgNode.latency;
    sn.selfLatency = ddgNode.selfLatency;
    sn.occupancy = ddgNode.occupancy;
    sn.minWarps = ddgNode.minWarps;
    sn.stage = 0;

    auto cycleIt = result.nodeToCycle.find(ddgNode.idx);
    if (cycleIt != result.nodeToCycle.end())
      sn.cycle = cycleIt->second;

    schedLoop.nodes.push_back(sn);
    schedLoop.opToNodeId[ddgNode.op] = sn.id;
  }

  llvm::DenseMap<unsigned, unsigned> ddgToPipe;
  for (unsigned i = 0; i < ddg.getNodes().size(); ++i)
    ddgToPipe[ddg.getNodes()[i].idx] = i;

  for (const auto &ddgEdge : ddg.getEdges()) {
    auto srcIt = ddgToPipe.find(ddgEdge.srcIdx);
    auto dstIt = ddgToPipe.find(ddgEdge.dstIdx);
    if (srcIt == ddgToPipe.end() || dstIt == ddgToPipe.end())
      continue;
    ttg::ScheduleEdge se;
    se.srcId = srcIt->second;
    se.dstId = dstIt->second;
    se.latency = ddgEdge.latency;
    se.distance = ddgEdge.distance;
    se.srcResultIdx = ddgEdge.srcResultIdx;
    schedLoop.edges.push_back(se);
  }

  // Cluster IDs (same logic as Step 2.5, all stage 0).
  SmallVector<int> cycles;
  for (const auto &node : schedLoop.nodes)
    cycles.push_back(node.cycle);
  llvm::sort(cycles);
  cycles.erase(llvm::unique(cycles), cycles.end());
  llvm::DenseMap<int, int> cycleToCluster;
  for (int i = 0, e = cycles.size(); i < e; ++i)
    cycleToCluster[cycles[i]] = i;
  for (auto &node : schedLoop.nodes)
    node.cluster = cycleToCluster[node.cycle];

  return graph;
}

/// Dense cluster id (rank of distinct cycle, stage 0) per DDG node. Returns an
/// ordered map (keyed by node idx) so iteration is deterministic across builds
/// — DenseMap iteration order is not, and this feeds emitted schedule dumps.
static std::map<unsigned, int> listClusters(const ttg::DataDependenceGraph &ddg,
                                            const ttg::ListScheduleResult &r) {
  SmallVector<int> cycles;
  for (auto &[idx, c] : r.nodeToCycle)
    cycles.push_back(c);
  llvm::sort(cycles);
  cycles.erase(llvm::unique(cycles), cycles.end());
  llvm::DenseMap<int, int> c2cl;
  for (int i = 0, e = cycles.size(); i < e; ++i)
    c2cl[cycles[i]] = i;
  std::map<unsigned, int> out;
  for (auto &[idx, c] : r.nodeToCycle)
    out[idx] = c2cl[c];
  return out;
}

/// Apply one list schedule to the loop IR: write loop.stage/loop.cluster on all
/// body ops, mark the loop scheduled, and physically reorder into cluster
/// order.
static void applyListSchedule(scf::ForOp loop,
                              const ttg::DataDependenceGraph &ddg,
                              const ttg::ListScheduleResult &result) {
  auto ctx = loop.getContext();
  auto graph = buildListScheduleGraph(loop, ddg, result);
  for (const auto &schedLoop : graph.loops)
    for (const auto &node : schedLoop.nodes) {
      if (!node.op)
        continue;
      node.op->setAttr(tt::kLoopStageAttrName,
                       IntegerAttr::get(IntegerType::get(ctx, 32), 0));
      node.op->setAttr(
          tt::kLoopClusterAttrName,
          IntegerAttr::get(IntegerType::get(ctx, 32), node.cluster));
    }
  int maxCluster = 0;
  for (const auto &schedLoop : graph.loops)
    for (const auto &node : schedLoop.nodes)
      maxCluster = std::max(maxCluster, node.cluster);
  for (auto &op : loop.getBody()->without_terminator()) {
    if (!op.hasAttr(tt::kLoopStageAttrName))
      op.setAttr(tt::kLoopStageAttrName,
                 IntegerAttr::get(IntegerType::get(ctx, 32), 0));
    if (!op.hasAttr(tt::kLoopClusterAttrName))
      op.setAttr(tt::kLoopClusterAttrName,
                 IntegerAttr::get(IntegerType::get(ctx, 32), maxCluster));
  }
  loop->setAttr("tt.modulo_ii",
                IntegerAttr::get(IntegerType::get(ctx, 32), result.makespan));
  loop->setAttr("tt.list_schedule_makespan",
                IntegerAttr::get(IntegerType::get(ctx, 32), result.makespan));
  reorderByCluster(loop);
}

struct ListSchedulePass
    : public PassWrapper<ListSchedulePass, OperationPass<ModuleOp>> {

  MLIR_DEFINE_EXPLICIT_INTERNAL_INLINE_TYPE_ID(ListSchedulePass)

  StringRef getArgument() const override { return "nvgpu-list-schedule"; }

  StringRef getDescription() const override {
    return "List scheduling for non-loop regions (Pass A.6)";
  }

  void runOnOperation() override {
    auto moduleOp = getOperation();
    ttg::NVLatencyModel model;
    int topK = getListTopK();
    int globalPick = getListPick();
    // Accumulated top-K dump (one JSON object per scheduled loop).
    std::string dumpPath =
        triton::tools::getStrEnv("TRITON_LIST_SCHEDULE_TOPK_DUMP");
    std::string dumpJson;
    llvm::raw_string_ostream dj(dumpJson);
    unsigned loopSeq = 0;

    moduleOp.walk([&](scf::ForOp loop) {
      if (loop->hasAttr("tt.modulo_ii"))
        return;

      bool hasPipelineOps = false;
      loop.getBody()->walk([&](Operation *op) {
        if (isa<tt::DescriptorLoadOp, tt::DescriptorStoreOp,
                ttng::AsyncTMACopyGlobalToLocalOp, ttng::TCGen5MMAOp,
                ttng::TCGen5MMAScaledOp, ttng::TMEMLoadOp>(op))
          hasPipelineOps = true;
      });
      if (!hasPipelineOps)
        return;

      auto ddg = ttg::DataDependenceGraph::build(loop, model);
      if (ddg.getNumNodes() == 0)
        return;

      // Per-loop rank override via `tt.list_schedule_pick` (from the tl.range
      // kwarg, which may be a tl.constexpr → autotunable). Falls back to the
      // global TRITON_LIST_SCHEDULE_PICK. Generate enough variants to honor it.
      bool hasPickAttr = loop->hasAttr("tt.list_schedule_pick");
      int loopPick = globalPick;
      if (auto a = loop->getAttrOfType<IntegerAttr>("tt.list_schedule_pick"))
        loopPick = std::max<int>(0, a.getInt());
      int genK = std::max(topK, loopPick + 1);
      // Ranked selection is requested whenever a pick is in play (per-loop
      // attr, global PICK, or TOPK>1). In that case rank 0 must mean the
      // ensemble/beam BEST — so use the ranked generator even at genK==1. Only
      // the pure default (no selection at all) uses the single cheap heuristic.
      bool wantRanked = hasPickAttr || topK > 1 || globalPick > 0;

      LDBG("List scheduling loop with "
           << ddg.getNumNodes() << " nodes (genK=" << genK
           << ", pick=" << loopPick << ", ranked=" << wantRanked << ")");

      llvm::SmallVector<ttg::ListScheduleResult> variants;
      if (!wantRanked) {
        auto r = runListScheduling(ddg); // single default heuristic
        if (succeeded(r))
          variants.push_back(std::move(*r));
      } else {
        variants = runListSchedulingTopK(ddg, genK);
      }
      if (variants.empty()) {
        LDBG("List scheduling FAILED");
        return;
      }

      // Emit all variants for autotuning (best-first). The external harness
      // reconstructs each op ordering from the per-node cluster ids.
      if (!dumpPath.empty()) {
        if (loopSeq)
          dj << ",\n";
        dj << "  {\"loop\": " << loopSeq
           << ", \"num_nodes\": " << ddg.getNumNodes() << ", \"variants\": [\n";
        for (unsigned vi = 0; vi < variants.size(); ++vi) {
          auto cl = listClusters(ddg, variants[vi]);
          dj << "    {\"rank\": " << vi
             << ", \"makespan\": " << variants[vi].makespan
             << ", \"clusters\": {";
          bool first = true;
          for (const auto &node : ddg.getNodes()) {
            auto it = cl.find(node.idx);
            if (it == cl.end())
              continue;
            if (!first)
              dj << ", ";
            first = false;
            dj << "\"" << node.idx << "\": " << it->second;
          }
          dj << "}}" << (vi + 1 < variants.size() ? ",\n" : "\n");
        }
        dj << "  ]}";
      }

      // Apply the picked variant (default rank 0 = best), clamped to the
      // number of variants produced for this loop.
      int p = std::min(loopPick, (int)variants.size() - 1);
      LDBG("List schedule: applying rank "
           << p << " of " << variants.size()
           << " (makespan=" << variants[p].makespan << ")");
      applyListSchedule(loop, ddg, variants[p]);
      ++loopSeq;
    });

    if (!dumpPath.empty() && loopSeq) {
      std::error_code ec;
      llvm::raw_fd_ostream os(dumpPath, ec);
      if (!ec)
        os << "{\n \"list_schedule_topk\": " << topK << ",\n \"loops\": [\n"
           << dj.str() << "\n ]\n}\n";
      else
        LDBG("failed to open TRITON_LIST_SCHEDULE_TOPK_DUMP: " << dumpPath);
    }
  }
};

} // namespace

namespace mlir {
std::unique_ptr<Pass> createNVGPUModuloSchedule() {
  return std::make_unique<ModuloSchedulePass>();
}

void registerNVGPUModuloSchedule() { PassRegistration<ModuloSchedulePass>(); }

std::unique_ptr<Pass> createNVGPUListSchedule() {
  return std::make_unique<ListSchedulePass>();
}

void registerNVGPUListSchedule() { PassRegistration<ListSchedulePass>(); }
} // namespace mlir
