<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › clock2420_data.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock2420_data.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP2420 clock data</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2009 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2004-2011 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Contacts:</span>
<span class="cm"> * Richard Woodruff &lt;r-woodruff2@ti.com&gt;</span>
<span class="cm"> * Paul Walmsley</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>

<span class="cp">#include &lt;plat/hardware.h&gt;</span>
<span class="cp">#include &lt;plat/clkdev_omap.h&gt;</span>

<span class="cp">#include &quot;iomap.h&quot;</span>
<span class="cp">#include &quot;clock.h&quot;</span>
<span class="cp">#include &quot;clock2xxx.h&quot;</span>
<span class="cp">#include &quot;opp2xxx.h&quot;</span>
<span class="cp">#include &quot;cm2xxx_3xxx.h&quot;</span>
<span class="cp">#include &quot;prm2xxx_3xxx.h&quot;</span>
<span class="cp">#include &quot;prm-regbits-24xx.h&quot;</span>
<span class="cp">#include &quot;cm-regbits-24xx.h&quot;</span>
<span class="cp">#include &quot;sdrc.h&quot;</span>
<span class="cp">#include &quot;control.h&quot;</span>

<span class="cp">#define OMAP_CM_REGADDR                 OMAP2420_CM_REGADDR</span>

<span class="cm">/*</span>
<span class="cm"> * 2420 clock tree.</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE:In many cases here we are assigning a &#39;default&#39; parent. In</span>
<span class="cm"> *	many cases the parent is selectable. The set parent calls will</span>
<span class="cm"> *	also switch sources.</span>
<span class="cm"> *</span>
<span class="cm"> *	Several sources are given initial rates which may be wrong, this will</span>
<span class="cm"> *	be fixed up in the init func.</span>
<span class="cm"> *</span>
<span class="cm"> *	Things are broadly separated below by clock domains. It is</span>
<span class="cm"> *	noteworthy that most peripherals have dependencies on multiple clock</span>
<span class="cm"> *	domains. Many get their interface clocks from the L4 domain, but get</span>
<span class="cm"> *	functional clocks from fixed sources or other core domain derived</span>
<span class="cm"> *	clocks.</span>
<span class="cm"> */</span>

<span class="cm">/* Base external input clocks */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">func_32k_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;func_32k_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">secure_32k_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;secure_32k_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Typical 12/13MHz in standalone mode, will be 26Mhz in chassis mode */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">osc_ck</span> <span class="o">=</span> <span class="p">{</span>		<span class="cm">/* (*12, *13, 19.2, *26, 38.4)MHz */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;osc_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_oscck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_osc_clk_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Without modem likely 12MHz, with modem likely 13MHz */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sys_ck</span> <span class="o">=</span> <span class="p">{</span>		<span class="cm">/* (*12, *13, 19.2, 26, 38.4)MHz */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>		<span class="cm">/* ~ ref_clk also */</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">osc_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2xxx_sys_clk_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">alt_ck</span> <span class="o">=</span> <span class="p">{</span>		<span class="cm">/* Typical 54M or 48M, may not exist */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;alt_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">54000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Optional external clock input for McBSP CLKS */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp_clks</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp_clks&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Analog domain root source clocks</span>
<span class="cm"> */</span>

<span class="cm">/* dpll_ck, is broken out in to special cases through clksel */</span>
<span class="cm">/* REVISIT: Rate changes on dpll_ck trigger a full set change.	...</span>
<span class="cm"> * deal with this</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="n">dpll_dd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mult_div1_reg</span>		<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">mult_mask</span>		<span class="o">=</span> <span class="n">OMAP24XX_DPLL_MULT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div1_mask</span>		<span class="o">=</span> <span class="n">OMAP24XX_DPLL_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_bypass</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_ref</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">control_reg</span>		<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_mask</span>		<span class="o">=</span> <span class="n">OMAP24XX_EN_DPLL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_multiplier</span>		<span class="o">=</span> <span class="mi">1023</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_divider</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_divider</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * XXX Cannot add round_rate here yet, as this is still a composite clock,</span>
<span class="cm"> * not just a DPLL</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2xxx_dpll_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>		<span class="cm">/* Can be func_32k also */</span>
	<span class="p">.</span><span class="n">dpll_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_dd</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_dpllcore_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_reprogram_dpllcore</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">apll96_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;apll96_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_apll96</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">96000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_96M_PLL_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">apll54_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;apll54_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_apll54</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">54000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_54M_PLL_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * PRCM digital base sources</span>
<span class="cm"> */</span>

<span class="cm">/* func_54m_ck */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">func_54m_apll54_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">func_54m_alt_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">func_54m_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">apll54_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">func_54m_apll54_rates</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">func_54m_alt_rates</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">func_54m_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;func_54m_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">apll54_ck</span><span class="p">,</span>	<span class="cm">/* can also be alt_clk */</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_54M_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">func_54m_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">core_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;core_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_ck</span><span class="p">,</span>		<span class="cm">/* can also be 32k */</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">func_96m_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;func_96m_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">apll96_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* func_48m_ck */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">func_48m_apll96_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">func_48m_alt_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">func_48m_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">apll96_ck</span><span class="p">,</span>	<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">func_48m_apll96_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">func_48m_alt_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">func_48m_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;func_48m_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">apll96_ck</span><span class="p">,</span>	 <span class="cm">/* 96M or Alt */</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_48M_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">func_48m_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">func_12m_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;func_12m_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Secure timer, only available in secure mode */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wdt1_osc_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ck_wdt1_osc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span> <span class="cm">/* RMK: missing? */</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">osc_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The common_clkout* clksel_rate structs are common to</span>
<span class="cm"> * sys_clkout, sys_clkout_src, sys_clkout2, and sys_clkout2_src.</span>
<span class="cm"> * sys_clkout2_* are 2420-only, so the</span>
<span class="cm"> * clksel_rate flags fields are inaccurate for those clocks. This is</span>
<span class="cm"> * harmless since access to those clocks are gated by the struct clk</span>
<span class="cm"> * flags fields, which mark them as 2420-only.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">common_clkout_src_core_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">common_clkout_src_sys_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">common_clkout_src_96m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">common_clkout_src_54m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">common_clkout_src_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>	  <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">common_clkout_src_core_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	  <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">common_clkout_src_sys_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">common_clkout_src_96m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">func_54m_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">common_clkout_src_54m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sys_clkout_src</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sys_clkout_src&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_54m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP2420_PRCM_CLKOUT_CTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKOUT_EN_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP2420_PRCM_CLKOUT_CTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKOUT_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">common_clkout_src_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">common_clkout_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">sys_clkout_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkout_src</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">common_clkout_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sys_clkout</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sys_clkout&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkout_src</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP2420_PRCM_CLKOUT_CTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKOUT_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">sys_clkout_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span>
<span class="p">};</span>

<span class="cm">/* In 2430, new in 2420 ES2 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sys_clkout2_src</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sys_clkout2_src&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_54m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP2420_PRCM_CLKOUT_CTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_CLKOUT2_EN_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP2420_PRCM_CLKOUT_CTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP2420_CLKOUT2_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">common_clkout_src_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">sys_clkout2_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkout2_src</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">common_clkout_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* In 2430, new in 2420 ES2 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sys_clkout2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sys_clkout2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkout2_src</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP2420_PRCM_CLKOUT_CTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP2420_CLKOUT2_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">sys_clkout2_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">emul_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;emul_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_54m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP2420_PRCM_CLKEMUL_CTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EMULATION_EN_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>

<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * MPU clock domain</span>
<span class="cm"> *	Clocks:</span>
<span class="cm"> *		MPU_FCLK, MPU_ICLK</span>
<span class="cm"> *		INT_M_FCLK, INT_M_I_CLK</span>
<span class="cm"> *</span>
<span class="cm"> * - Individual clocks are hardware managed.</span>
<span class="cm"> * - Base divider comes from: CM_CLKSEL_MPU</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">mpu_core_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">mpu_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">mpu_core_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mpu_ck</span> <span class="o">=</span> <span class="p">{</span>	<span class="cm">/* Control cpu */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mpu_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;mpu_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">MPU_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_MPU_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">mpu_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * DSP (2420-UMA+IVA1) clock domain</span>
<span class="cm"> * Clocks:</span>
<span class="cm"> *	2420: UMA_FCLK, UMA_ICLK, IVA_MPU, IVA_COP</span>
<span class="cm"> *</span>
<span class="cm"> * Won&#39;t be too specific here. The core clock comes into this block</span>
<span class="cm"> * it is divided then tee&#39;ed. One branch goes directly to xyz enable</span>
<span class="cm"> * controls. The other branch gets further divided by 2 then possibly</span>
<span class="cm"> * routed into a synchronizer and out of clocks abc.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">dsp_fck_core_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dsp_fck_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">dsp_fck_core_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dsp_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dsp_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dsp_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP24XX_DSP_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_CM_FCLKEN_DSP_EN_DSP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP24XX_DSP_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_DSP_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dsp_fck_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dsp_ick_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dsp_fck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">dsp_ick_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dsp_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dsp_ick&quot;</span><span class="p">,</span>	 <span class="cm">/* apparently ipi and isp */</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dsp_fck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dsp_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP24XX_DSP_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_DSP_IPI_SHIFT</span><span class="p">,</span>	      <span class="cm">/* for ipi */</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP24XX_DSP_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_DSP_IF_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dsp_ick_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The IVA1 is an ARM7 core on the 2420 that has nothing to do with</span>
<span class="cm"> * the C54x, but which is contained in the DSP powerdomain.  Does not</span>
<span class="cm"> * exist on later OMAPs.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">iva1_ifck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iva1_ifck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;iva1_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP24XX_DSP_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_IVA_COP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP24XX_DSP_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP2420_CLKSEL_IVA_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dsp_fck_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* IVA1 mpu/int/i/f clocks are /2 of parent */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">iva1_mpu_int_ifck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iva1_mpu_int_ifck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">iva1_ifck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;iva1_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">OMAP24XX_DSP_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_IVA_MPU_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * L3 clock domain</span>
<span class="cm"> * L3 clocks are used for both interface and functional clocks to</span>
<span class="cm"> * multiple entities. Some of these clocks are completely managed</span>
<span class="cm"> * by hardware, and some others allow software control. Hardware</span>
<span class="cm"> * managed ones general are based on directly CLK_REQ signals and</span>
<span class="cm"> * various auto idle settings. The functional spec sets many of these</span>
<span class="cm"> * as &#39;tie-high&#39; for their enables.</span>
<span class="cm"> *</span>
<span class="cm"> * I-CLOCKS:</span>
<span class="cm"> *	L3-Interconnect, SMS, GPMC, SDRC, OCM_RAM, OCM_ROM, SDMA</span>
<span class="cm"> *	CAM, HS-USB.</span>
<span class="cm"> * F-CLOCK</span>
<span class="cm"> *	SSI.</span>
<span class="cm"> *</span>
<span class="cm"> * GPMC memories and SDRC have timing and clock sensitive registers which</span>
<span class="cm"> * may very well need notification when the clock changes. Currently for low</span>
<span class="cm"> * operating points, these are taken care of in sleep.S.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">core_l3_core_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">core_l3_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">core_l3_core_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">core_l3_ck</span> <span class="o">=</span> <span class="p">{</span>	<span class="cm">/* Used for ick and fck, interconnect */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;core_l3_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_L3_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">core_l3_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* usb_l4_ick */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">usb_l4_ick_core_l3_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">usb_l4_ick_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">usb_l4_ick_core_l3_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* It is unclear from TRM whether usb_l4_ick is really in L3 or L4 clkdm */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_l4_ick</span> <span class="o">=</span> <span class="p">{</span>	<span class="cm">/* FS-USB interface clock */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_l4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_USB_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_USB_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">usb_l4_ick_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * L4 clock management domain</span>
<span class="cm"> *</span>
<span class="cm"> * This domain contains lots of interface clocks from the L4 interface, some</span>
<span class="cm"> * functional clocks.	Fixed APLL functional source clocks are managed in</span>
<span class="cm"> * this domain.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">l4_core_l3_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">l4_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">l4_core_l3_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">l4_ck</span> <span class="o">=</span> <span class="p">{</span>		<span class="cm">/* used both as an ick and fck */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;l4_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_L4_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">l4_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * SSI is in L3 management domain, its direct parent is core not l3,</span>
<span class="cm"> * many core power domain entities are grouped into the L3 clock</span>
<span class="cm"> * domain.</span>
<span class="cm"> * SSI_SSR_FCLK, SSI_SST_FCLK, SSI_L4_ICLK</span>
<span class="cm"> *</span>
<span class="cm"> * ssr = core/1/2/3/4/5, sst = 1/2 ssr.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">ssi_ssr_sst_fck_core_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">ssi_ssr_sst_fck_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">ssi_ssr_sst_fck_core_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ssi_ssr_sst_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ssi_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP24XX_CM_FCLKEN2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_SSI_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_SSI_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">ssi_ssr_sst_fck_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Presumably this is the same as SSI_ICLK.</span>
<span class="cm"> * TRM contradicts itself on what clockdomain SSI_ICLK is in</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ssi_l4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ssi_l4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_SSI_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * GFX clock domain</span>
<span class="cm"> *	Clocks:</span>
<span class="cm"> * GFX_FCLK, GFX_ICLK</span>
<span class="cm"> * GFX_CG1(2d), GFX_CG2(3d)</span>
<span class="cm"> *</span>
<span class="cm"> * GFX_FCLK runs from L3, and is divided by (1,2,3,4)</span>
<span class="cm"> * The 2d and 3d clocks run at a hardware determined</span>
<span class="cm"> * divided value of fclk.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/* This clksel struct is shared between gfx_3d_fck and gfx_2d_fck */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">gfx_fck_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">gfx_l3_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gfx_3d_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gfx_3d_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;gfx_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">GFX_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_3D_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">GFX_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP_CLKSEL_GFX_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">gfx_fck_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gfx_2d_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gfx_2d_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;gfx_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">GFX_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_2D_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">GFX_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP_CLKSEL_GFX_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">gfx_fck_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* This interface clock does not have a CM_AUTOIDLE bit */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gfx_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gfx_ick&quot;</span><span class="p">,</span>		<span class="cm">/* From l3 */</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;gfx_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">GFX_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP_EN_GFX_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * DSS clock domain</span>
<span class="cm"> * CLOCKs:</span>
<span class="cm"> * DSS_L4_ICLK, DSS_L3_ICLK,</span>
<span class="cm"> * DSS_CLK1, DSS_CLK2, DSS_54MHz_CLK</span>
<span class="cm"> *</span>
<span class="cm"> * DSS is both initiator and target.</span>
<span class="cm"> */</span>
<span class="cm">/* XXX Add RATE_NOT_VALIDATED */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">dss1_fck_sys_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">dss1_fck_core_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dss1_fck_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>  <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">dss1_fck_sys_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">dss1_fck_core_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss_ick</span> <span class="o">=</span> <span class="p">{</span>		<span class="cm">/* Enables both L3,L4 ICLK&#39;s */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>	<span class="cm">/* really both l3 and l4 */</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_DSS1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>		<span class="cm">/* Core or sys */</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_DSS1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_DSS1_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dss1_fck_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">dss2_fck_sys_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">dss2_fck_48m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dss2_fck_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	  <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">dss2_fck_sys_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">dss2_fck_48m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss2_fck</span> <span class="o">=</span> <span class="p">{</span>		<span class="cm">/* Alt clk used in power management */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>		<span class="cm">/* fixed at sys_ck or 48MHz */</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_DSS2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_DSS2_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dss2_fck_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss_54m_fck</span> <span class="o">=</span> <span class="p">{</span>	<span class="cm">/* Alt clk used in power management */</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss_54m_fck&quot;</span><span class="p">,</span>	<span class="cm">/* 54m tv clk */</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_54m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_TV_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wu_l4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wu_l4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * CORE power domain ICLK &amp; FCLK defines.</span>
<span class="cm"> * Many of the these can have more than one possible parent. Entries</span>
<span class="cm"> * here will likely have an L4 interface parent, and may have multiple</span>
<span class="cm"> * functional clock parents.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">gpt_alt_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">omap24xx_gpt_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">gpt_32k_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	  <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">gpt_sys_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	  <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">gpt_alt_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wu_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_GPT1_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap24xx_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_GPT2_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap24xx_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_GPT3_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap24xx_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt4_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt4_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_GPT4_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap24xx_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt5_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt5_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT5_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt5_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt5_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT5_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_GPT5_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap24xx_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt6_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt6_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT6_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt6_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt6_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT6_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_GPT6_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap24xx_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt7_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt7_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT7_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt7_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt7_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT7_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_GPT7_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap24xx_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt8_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt8_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT8_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt8_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt8_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT8_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_GPT8_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap24xx_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt9_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt9_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT9_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt9_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt9_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT9_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_GPT9_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap24xx_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt10_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt10_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT10_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt10_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt10_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT10_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_GPT10_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap24xx_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt11_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt11_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT11_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt11_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt11_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT11_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_GPT11_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap24xx_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt12_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt12_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT12_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpt12_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpt12_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">secure_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPT12_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP24XX_CLKSEL_GPT12_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">omap24xx_gpt_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_MCBSP1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">common_mcbsp_96m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">common_mcbsp_mcbsp_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_24XX</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">mcbsp_fck_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_ck</span><span class="p">,</span>  <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">common_mcbsp_96m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mcbsp_clks</span><span class="p">,</span>   <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">common_mcbsp_mcbsp_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_MCBSP1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP242X_CTRL_REGADDR</span><span class="p">(</span><span class="n">OMAP2_CONTROL_DEVCONF0</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP2_MCBSP1_CLKS_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">mcbsp_fck_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_MCBSP2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_MCBSP2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP242X_CTRL_REGADDR</span><span class="p">(</span><span class="n">OMAP2_CONTROL_DEVCONF0</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP2_MCBSP2_CLKS_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">mcbsp_fck_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_MCSPI1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_MCSPI1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_MCSPI2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_MCSPI2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_UART1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_UART1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_UART2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_UART2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_UART3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP24XX_CM_FCLKEN2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_UART3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpios_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpios_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wu_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPIOS_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpios_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpios_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_GPIOS_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mpu_wdt_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mpu_wdt_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wu_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_MPU_WDT_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mpu_wdt_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mpu_wdt_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_MPU_WDT_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sync_32k_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sync_32k_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wu_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_32KSYNC_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wdt1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wdt1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wu_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_WDT1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">omapctrl_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;omapctrl_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">wu_l4_ick</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">WKUP_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_OMAPCTRL_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">cam_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;cam_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_CAM_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * cam_fck controls both CAM_MCLK and CAM_FCLK.  It should probably be</span>
<span class="cm"> * split into two separate clocks, since the parent clocks are different</span>
<span class="cm"> * and the clockdomains are also different.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">cam_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;cam_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_CAM_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mailboxes_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mailboxes_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_MAILBOXES_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wdt4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wdt4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_WDT4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wdt4_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wdt4_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_WDT4_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wdt3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wdt3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_WDT3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wdt3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wdt3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_WDT3_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mspro_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mspro_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_MSPRO_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mspro_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mspro_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_MSPRO_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmc_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmc_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_MMC_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmc_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmc_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_MMC_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">fac_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fac_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_FAC_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">fac_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fac_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_12m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_FAC_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">eac_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;eac_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_EAC_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">eac_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;eac_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_EAC_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">hdq_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hdq_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_HDQ_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">hdq_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hdq_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_12m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_HDQ_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_I2C2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_12m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_I2C2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_I2C1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_12m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_I2C1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The enable_reg/enable_bit in this clock is only used for CM_AUTOIDLE</span>
<span class="cm"> * accesses derived from this data.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpmc_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpmc_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_idle_only</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN3</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_AUTO_GPMC_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sdma_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sdma_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span> <span class="cm">/* RMK: missing? */</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The enable_reg/enable_bit in this clock is only used for CM_AUTOIDLE</span>
<span class="cm"> * accesses derived from this data.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sdma_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sdma_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_idle_only</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN3</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_AUTO_SDMA_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The enable_reg/enable_bit in this clock is only used for CM_AUTOIDLE</span>
<span class="cm"> * accesses derived from this data.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sdrc_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sdrc_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_idle_only</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN3</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_AUTO_SDRC_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">vlynq_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vlynq_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_l3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_ICLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_VLYNQ_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">vlynq_fck_96m_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">vlynq_fck_core_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">vlynq_fck_clksel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">vlynq_fck_96m_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>	  <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">vlynq_fck_core_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">vlynq_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vlynq_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_FCLKEN1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP2420_EN_VLYNQ_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">CM_CLKSEL1</span><span class="p">),</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP2420_CLKSEL_VLYNQ_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">vlynq_fck_clksel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">des_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;des_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP24XX_CM_ICLKEN4</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_DES_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sha_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sha_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP24XX_CM_ICLKEN4</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_SHA_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">rng_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rng_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP24XX_CM_ICLKEN4</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_RNG_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">aes_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aes_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP24XX_CM_ICLKEN4</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_AES_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pka_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pka_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_iclk_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l4_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP24XX_CM_ICLKEN4</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_PKA_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt_wait</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;core_l3_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">CORE_MOD</span><span class="p">,</span> <span class="n">OMAP24XX_CM_FCLKEN2</span><span class="p">),</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP24XX_EN_USB_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * This clock is a composite clock which does entire set changes then</span>
<span class="cm"> * forces a rebalance. It keys on the MPU speed, but it really could</span>
<span class="cm"> * be any key speed part of a set in the rate table.</span>
<span class="cm"> *</span>
<span class="cm"> * to really change a set, you need memory table sets which get changed</span>
<span class="cm"> * in sram, pre-notifiers &amp; post notifiers, changing the top set, without</span>
<span class="cm"> * having low level display recalc&#39;s won&#39;t work... this is why dpm notifiers</span>
<span class="cm"> * work, isr&#39;s off, walk a list of clocks already _off_ and not messing with</span>
<span class="cm"> * the bus.</span>
<span class="cm"> *</span>
<span class="cm"> * This clock should have no parent. It embodies the entire upper level</span>
<span class="cm"> * active set. A parent will mess up some of the init also.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virt_prcm_set</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;virt_prcm_set&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">mpu_ck</span><span class="p">,</span>	<span class="cm">/* Indexed by mpu speed, no parent */</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_table_mpu_recalc</span><span class="p">,</span>	<span class="cm">/* sets are keyed on mpu rate */</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_select_table_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_round_to_table_rate</span><span class="p">,</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * clkdev integration</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">omap_clk</span> <span class="n">omap2420_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* external root sources */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;func_32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;secure_32k_ck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">secure_32k_ck</span><span class="p">,</span> <span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;osc_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">osc_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;alt_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.1&quot;</span><span class="p">,</span>	<span class="s">&quot;pad_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp_clks</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.2&quot;</span><span class="p">,</span>	<span class="s">&quot;pad_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp_clks</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp_clks&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp_clks</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="cm">/* internal analog sources */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;apll96_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">apll96_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;apll54_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">apll54_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="cm">/* internal prcm root sources */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;func_54m_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_54m_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;core_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">core_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.1&quot;</span><span class="p">,</span>	<span class="s">&quot;prcm_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_96m_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.2&quot;</span><span class="p">,</span>	<span class="s">&quot;prcm_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_96m_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;func_96m_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_96m_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;func_48m_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_48m_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;func_12m_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_12m_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ck_wdt1_osc&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">wdt1_osc_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sys_clkout_src&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sys_clkout_src</span><span class="p">,</span> <span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sys_clkout&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_clkout</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sys_clkout2_src&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sys_clkout2_src</span><span class="p">,</span> <span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sys_clkout2&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_clkout2</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;emul_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">emul_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="cm">/* mpu domain clocks */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mpu_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mpu_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="cm">/* dsp domain clocks */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dsp_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dsp_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dsp_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dsp_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;iva1_ifck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">iva1_ifck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;iva1_mpu_int_ifck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iva1_mpu_int_ifck</span><span class="p">,</span> <span class="n">CK_242X</span><span class="p">),</span>
	<span class="cm">/* GFX domain clocks */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gfx_3d_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gfx_3d_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gfx_2d_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gfx_2d_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gfx_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gfx_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="cm">/* DSS domain clocks */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omapdss_dss&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dss_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dss1_fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dss1_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dss2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dss2_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dss_54m_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dss_54m_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="cm">/* L3 domain clocks */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;core_l3_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">core_l3_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ssi_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ssi_ssr_sst_fck</span><span class="p">,</span> <span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_l4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_l4_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="cm">/* L4 domain clocks */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;l4_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">l4_ck</span><span class="p">,</span>		<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ssi_l4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ssi_l4_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wu_l4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">wu_l4_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="cm">/* virtual meta-group clock */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;virt_prcm_set&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">virt_prcm_set</span><span class="p">,</span> <span class="n">CK_242X</span><span class="p">),</span>
	<span class="cm">/* general l4 interface ck, multi-parent functional clk */</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt1_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt1_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt1_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt1_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt2_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt2_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt2_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt3_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt3_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt3_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt3_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt4_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt4_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt4_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt5_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt5_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt5_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt5_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt6_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt6_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt6_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt6_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt7_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt7_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt7_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt7_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt8_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt8_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt8_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt8_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt9_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt9_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt9_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt9_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt10_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt10_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt10_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt10_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt11_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt11_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt11_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt11_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt12_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt12_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt12_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpt12_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.1&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp1_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp1_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp1_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.2&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp2_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcbsp2_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap2_mcspi.1&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcspi1_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcspi1_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcspi1_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap2_mcspi.2&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcspi2_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcspi2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mcspi2_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart1_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart1_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart1_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart1_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart2_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart2_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart2_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart3_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart3_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart3_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">uart3_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpios_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpios_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpios_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpios_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_wdt&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mpu_wdt_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mpu_wdt_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mpu_wdt_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sync_32k_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sync_32k_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wdt1_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">wdt1_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;omapctrl_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">omapctrl_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap24xxcam&quot;</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">cam_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap24xxcam&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">cam_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mailboxes_ick&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mailboxes_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wdt4_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">wdt4_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wdt4_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">wdt4_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wdt3_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">wdt3_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wdt3_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">wdt3_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mspro_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mspro_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mspro_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mspro_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;mmci-omap.0&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mmc_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;mmci-omap.0&quot;</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">mmc_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;fac_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">fac_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;fac_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">fac_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;eac_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">eac_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;eac_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">eac_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_hdq.0&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">hdq_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_hdq.0&quot;</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">hdq_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_i2c.1&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">i2c1_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;i2c1_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">i2c1_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_i2c.2&quot;</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">i2c2_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;i2c2_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">i2c2_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpmc_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">gpmc_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sdma_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sdma_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sdma_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sdma_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sdrc_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sdrc_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;vlynq_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">vlynq_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;vlynq_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">vlynq_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;des_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">des_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-sham&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sha_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_rng&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">rng_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-aes&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">aes_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;pka_ick&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">pka_ick</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_fck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;musb-hdrc&quot;</span><span class="p">,</span>	<span class="s">&quot;fck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">osc_ck</span><span class="p">,</span>	<span class="n">CK_242X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.1&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.2&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.3&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.4&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.5&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.6&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.7&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.8&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.9&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.10&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.11&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.12&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">func_32k_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.1&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.2&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.3&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.4&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.5&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.6&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.7&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.8&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.9&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.10&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.11&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.12&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.1&quot;</span><span class="p">,</span>	<span class="s">&quot;alt_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.2&quot;</span><span class="p">,</span>	<span class="s">&quot;alt_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.3&quot;</span><span class="p">,</span>	<span class="s">&quot;alt_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.4&quot;</span><span class="p">,</span>	<span class="s">&quot;alt_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.5&quot;</span><span class="p">,</span>	<span class="s">&quot;alt_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.6&quot;</span><span class="p">,</span>	<span class="s">&quot;alt_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.7&quot;</span><span class="p">,</span>	<span class="s">&quot;alt_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.8&quot;</span><span class="p">,</span>	<span class="s">&quot;alt_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.9&quot;</span><span class="p">,</span>	<span class="s">&quot;alt_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.10&quot;</span><span class="p">,</span>	<span class="s">&quot;alt_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.11&quot;</span><span class="p">,</span>	<span class="s">&quot;alt_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.12&quot;</span><span class="p">,</span>	<span class="s">&quot;alt_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">alt_ck</span><span class="p">,</span>	<span class="n">CK_243X</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * init code</span>
<span class="cm"> */</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap2420_clk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">prcm_config</span> <span class="o">*</span><span class="n">prcm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">omap_clk</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">clkrate</span><span class="p">;</span>

	<span class="n">prcm_clksrc_ctrl</span> <span class="o">=</span> <span class="n">OMAP2420_PRCM_CLKSRC_CTRL</span><span class="p">;</span>
	<span class="n">cm_idlest_pll</span> <span class="o">=</span> <span class="n">OMAP_CM_REGADDR</span><span class="p">(</span><span class="n">PLL_MOD</span><span class="p">,</span> <span class="n">CM_IDLEST</span><span class="p">);</span>
	<span class="n">cpu_mask</span> <span class="o">=</span> <span class="n">RATE_IN_242X</span><span class="p">;</span>
	<span class="n">rate_table</span> <span class="o">=</span> <span class="n">omap2420_rate_table</span><span class="p">;</span>

	<span class="n">clk_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">omap2_clk_functions</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">c</span> <span class="o">=</span> <span class="n">omap2420_clks</span><span class="p">;</span> <span class="n">c</span> <span class="o">&lt;</span> <span class="n">omap2420_clks</span> <span class="o">+</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">omap2420_clks</span><span class="p">);</span>
	     <span class="n">c</span><span class="o">++</span><span class="p">)</span>
		<span class="n">clk_preinit</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">osc_ck</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">omap2_osc_clk_recalc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">osc_ck</span><span class="p">);</span>
	<span class="n">propagate_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">osc_ck</span><span class="p">);</span>
	<span class="n">sys_ck</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">omap2xxx_sys_clk_recalc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">);</span>
	<span class="n">propagate_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sys_ck</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">c</span> <span class="o">=</span> <span class="n">omap2420_clks</span><span class="p">;</span> <span class="n">c</span> <span class="o">&lt;</span> <span class="n">omap2420_clks</span> <span class="o">+</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">omap2420_clks</span><span class="p">);</span>
	     <span class="n">c</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clkdev_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">);</span>
		<span class="n">clk_register</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
		<span class="n">omap2_init_clk_clkdm</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Disable autoidle on all clocks; let the PM code enable it later */</span>
	<span class="n">omap_clk_disable_autoidle_all</span><span class="p">();</span>

	<span class="cm">/* Check the MPU rate set by bootloader */</span>
	<span class="n">clkrate</span> <span class="o">=</span> <span class="n">omap2xxx_clk_get_core_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dpll_ck</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">prcm</span> <span class="o">=</span> <span class="n">rate_table</span><span class="p">;</span> <span class="n">prcm</span><span class="o">-&gt;</span><span class="n">mpu_speed</span><span class="p">;</span> <span class="n">prcm</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">prcm</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">cpu_mask</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">prcm</span><span class="o">-&gt;</span><span class="n">xtal_speed</span> <span class="o">!=</span> <span class="n">sys_ck</span><span class="p">.</span><span class="n">rate</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">prcm</span><span class="o">-&gt;</span><span class="n">dpll_speed</span> <span class="o">&lt;=</span> <span class="n">clkrate</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">curr_prcm_set</span> <span class="o">=</span> <span class="n">prcm</span><span class="p">;</span>

	<span class="n">recalculate_root_clocks</span><span class="p">();</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Clocking rate (Crystal/DPLL/MPU): %ld.%01ld/%ld/%ld MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="n">sys_ck</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">),</span> <span class="p">(</span><span class="n">sys_ck</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">100000</span><span class="p">)</span> <span class="o">%</span> <span class="mi">10</span><span class="p">,</span>
		<span class="p">(</span><span class="n">dpll_ck</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">),</span> <span class="p">(</span><span class="n">mpu_ck</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">))</span> <span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Only enable those clocks we will need, let the drivers</span>
<span class="cm">	 * enable other clocks as necessary</span>
<span class="cm">	 */</span>
	<span class="n">clk_enable_init_clocks</span><span class="p">();</span>

	<span class="cm">/* Avoid sleeping sleeping during omap2_clk_prepare_for_reboot() */</span>
	<span class="n">vclk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;virt_prcm_set&quot;</span><span class="p">);</span>
	<span class="n">sclk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;sys_ck&quot;</span><span class="p">);</span>
	<span class="n">dclk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;dpll_ck&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
