begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * SPDX-License-Identifier: BSD-4-Clause  *  * Copyright (c) 1996  *	The President and Fellows of Harvard College. All rights reserved.  * Copyright (c) 1992, 1993  *	The Regents of the University of California.  All rights reserved.  *  * This software was developed by the Computer Systems Engineering group  * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and  * contributed to Berkeley.  *  * All advertising materials mentioning features or use of this software  * must display the following acknowledgement:  *	This product includes software developed by Harvard University.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  *  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. All advertising materials mentioning features or use of this software  *    must display the following acknowledgement:  *	This product includes software developed by Aaron Brown and  *	Harvard University.  * 4. Neither the name of the University nor the names of its contributors  *    may be used to endorse or promote products derived from this software  *    without specific prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*-  * Copyright (c) 2001 by Thomas Moestl<tmm@FreeBSD.org>.  * Copyright (c) 2008, 2010 Marius Strobl<marius@FreeBSD.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,  * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  *  *	from: @(#)cache.c	8.2 (Berkeley) 10/30/93  *	from: NetBSD: cache.c,v 1.5 2000/12/06 01:47:50 mrg Exp  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/pcpu.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/openfirm.h>
end_include

begin_include
include|#
directive|include
file|<machine/cache.h>
end_include

begin_include
include|#
directive|include
file|<machine/tlb.h>
end_include

begin_include
include|#
directive|include
file|<machine/ver.h>
end_include

begin_decl_stmt
name|cache_enable_t
modifier|*
name|cache_enable
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|cache_flush_t
modifier|*
name|cache_flush
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|dcache_page_inval_t
modifier|*
name|dcache_page_inval
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|icache_page_inval_t
modifier|*
name|icache_page_inval
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|u_int
name|dcache_color_ignore
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|OF_GET
parameter_list|(
name|h
parameter_list|,
name|n
parameter_list|,
name|v
parameter_list|)
value|OF_getprop((h), (n),&(v), sizeof(v))
end_define

begin_function_decl
specifier|static
name|u_int
name|cache_new_prop
parameter_list|(
name|u_int
name|cpu_impl
parameter_list|)
function_decl|;
end_function_decl

begin_function
specifier|static
name|u_int
name|cache_new_prop
parameter_list|(
name|u_int
name|cpu_impl
parameter_list|)
block|{
switch|switch
condition|(
name|cpu_impl
condition|)
block|{
case|case
name|CPU_IMPL_ULTRASPARCIV
case|:
case|case
name|CPU_IMPL_ULTRASPARCIVp
case|:
return|return
operator|(
literal|1
operator|)
return|;
default|default:
return|return
operator|(
literal|0
operator|)
return|;
block|}
block|}
end_function

begin_comment
comment|/*  * Fill in the cache parameters using the CPU node.  */
end_comment

begin_function
name|void
name|cache_init
parameter_list|(
name|struct
name|pcpu
modifier|*
name|pcpu
parameter_list|)
block|{
name|u_long
name|set
decl_stmt|;
name|u_int
name|use_new_prop
decl_stmt|;
comment|/* 	 * For CPUs which ignore TD_CV and support hardware unaliasing don't 	 * bother doing page coloring.  This is equal across all CPUs. 	 */
if|if
condition|(
name|pcpu
operator|->
name|pc_cpuid
operator|==
literal|0
operator|&&
name|pcpu
operator|->
name|pc_impl
operator|==
name|CPU_IMPL_SPARC64V
condition|)
name|dcache_color_ignore
operator|=
literal|1
expr_stmt|;
name|use_new_prop
operator|=
name|cache_new_prop
argument_list|(
name|pcpu
operator|->
name|pc_impl
argument_list|)
expr_stmt|;
if|if
condition|(
name|OF_GET
argument_list|(
name|pcpu
operator|->
name|pc_node
argument_list|,
operator|!
name|use_new_prop
condition|?
literal|"icache-size"
else|:
literal|"l1-icache-size"
argument_list|,
name|pcpu
operator|->
name|pc_cache
operator|.
name|ic_size
argument_list|)
operator|==
operator|-
literal|1
operator|||
name|OF_GET
argument_list|(
name|pcpu
operator|->
name|pc_node
argument_list|,
operator|!
name|use_new_prop
condition|?
literal|"icache-line-size"
else|:
literal|"l1-icache-line-size"
argument_list|,
name|pcpu
operator|->
name|pc_cache
operator|.
name|ic_linesize
argument_list|)
operator|==
operator|-
literal|1
operator|||
name|OF_GET
argument_list|(
name|pcpu
operator|->
name|pc_node
argument_list|,
operator|!
name|use_new_prop
condition|?
literal|"icache-associativity"
else|:
literal|"l1-icache-associativity"
argument_list|,
name|pcpu
operator|->
name|pc_cache
operator|.
name|ic_assoc
argument_list|)
operator|==
operator|-
literal|1
operator|||
name|OF_GET
argument_list|(
name|pcpu
operator|->
name|pc_node
argument_list|,
operator|!
name|use_new_prop
condition|?
literal|"dcache-size"
else|:
literal|"l1-dcache-size"
argument_list|,
name|pcpu
operator|->
name|pc_cache
operator|.
name|dc_size
argument_list|)
operator|==
operator|-
literal|1
operator|||
name|OF_GET
argument_list|(
name|pcpu
operator|->
name|pc_node
argument_list|,
operator|!
name|use_new_prop
condition|?
literal|"dcache-line-size"
else|:
literal|"l1-dcache-line-size"
argument_list|,
name|pcpu
operator|->
name|pc_cache
operator|.
name|dc_linesize
argument_list|)
operator|==
operator|-
literal|1
operator|||
name|OF_GET
argument_list|(
name|pcpu
operator|->
name|pc_node
argument_list|,
operator|!
name|use_new_prop
condition|?
literal|"dcache-associativity"
else|:
literal|"l1-dcache-associativity"
argument_list|,
name|pcpu
operator|->
name|pc_cache
operator|.
name|dc_assoc
argument_list|)
operator|==
operator|-
literal|1
operator|||
name|OF_GET
argument_list|(
name|pcpu
operator|->
name|pc_node
argument_list|,
operator|!
name|use_new_prop
condition|?
literal|"ecache-size"
else|:
literal|"l2-cache-size"
argument_list|,
name|pcpu
operator|->
name|pc_cache
operator|.
name|ec_size
argument_list|)
operator|==
operator|-
literal|1
operator|||
name|OF_GET
argument_list|(
name|pcpu
operator|->
name|pc_node
argument_list|,
operator|!
name|use_new_prop
condition|?
literal|"ecache-line-size"
else|:
literal|"l2-cache-line-size"
argument_list|,
name|pcpu
operator|->
name|pc_cache
operator|.
name|ec_linesize
argument_list|)
operator|==
operator|-
literal|1
operator|||
name|OF_GET
argument_list|(
name|pcpu
operator|->
name|pc_node
argument_list|,
operator|!
name|use_new_prop
condition|?
literal|"ecache-associativity"
else|:
literal|"l2-cache-associativity"
argument_list|,
name|pcpu
operator|->
name|pc_cache
operator|.
name|ec_assoc
argument_list|)
operator|==
operator|-
literal|1
condition|)
name|OF_panic
argument_list|(
literal|"%s: could not retrieve cache parameters"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
name|set
operator|=
name|pcpu
operator|->
name|pc_cache
operator|.
name|ic_size
operator|/
name|pcpu
operator|->
name|pc_cache
operator|.
name|ic_assoc
expr_stmt|;
if|if
condition|(
operator|(
name|set
operator|&
operator|~
operator|(
literal|1UL
operator|<<
operator|(
name|ffs
argument_list|(
name|set
argument_list|)
operator|-
literal|1
operator|)
operator|)
operator|)
operator|!=
literal|0
condition|)
name|OF_panic
argument_list|(
literal|"%s: I$ set size not a power of 2"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|pcpu
operator|->
name|pc_cache
operator|.
name|dc_size
operator|&
operator|~
operator|(
literal|1UL
operator|<<
operator|(
name|ffs
argument_list|(
name|pcpu
operator|->
name|pc_cache
operator|.
name|dc_size
argument_list|)
operator|-
literal|1
operator|)
operator|)
operator|)
operator|!=
literal|0
condition|)
name|OF_panic
argument_list|(
literal|"%s: D$ size not a power of 2"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
comment|/* 	 * For CPUs which don't support unaliasing in hardware ensure that 	 * the data cache doesn't have too many virtual colors. 	 */
if|if
condition|(
name|dcache_color_ignore
operator|==
literal|0
operator|&&
operator|(
operator|(
name|pcpu
operator|->
name|pc_cache
operator|.
name|dc_size
operator|/
name|pcpu
operator|->
name|pc_cache
operator|.
name|dc_assoc
operator|)
operator|/
name|PAGE_SIZE
operator|)
operator|!=
name|DCACHE_COLORS
condition|)
name|OF_panic
argument_list|(
literal|"%s: too many D$ colors"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
name|set
operator|=
name|pcpu
operator|->
name|pc_cache
operator|.
name|ec_size
operator|/
name|pcpu
operator|->
name|pc_cache
operator|.
name|ec_assoc
expr_stmt|;
if|if
condition|(
operator|(
name|set
operator|&
operator|~
operator|(
literal|1UL
operator|<<
operator|(
name|ffs
argument_list|(
name|set
argument_list|)
operator|-
literal|1
operator|)
operator|)
operator|)
operator|!=
literal|0
condition|)
name|OF_panic
argument_list|(
literal|"%s: E$ set size not a power of 2"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
if|if
condition|(
name|pcpu
operator|->
name|pc_impl
operator|>=
name|CPU_IMPL_ULTRASPARCIII
condition|)
block|{
name|cache_enable
operator|=
name|cheetah_cache_enable
expr_stmt|;
name|cache_flush
operator|=
name|cheetah_cache_flush
expr_stmt|;
name|dcache_page_inval
operator|=
name|cheetah_dcache_page_inval
expr_stmt|;
name|icache_page_inval
operator|=
name|cheetah_icache_page_inval
expr_stmt|;
name|tlb_flush_nonlocked
operator|=
name|cheetah_tlb_flush_nonlocked
expr_stmt|;
name|tlb_flush_user
operator|=
name|cheetah_tlb_flush_user
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|pcpu
operator|->
name|pc_impl
operator|==
name|CPU_IMPL_SPARC64V
condition|)
block|{
name|cache_enable
operator|=
name|zeus_cache_enable
expr_stmt|;
name|cache_flush
operator|=
name|zeus_cache_flush
expr_stmt|;
name|dcache_page_inval
operator|=
name|zeus_dcache_page_inval
expr_stmt|;
name|icache_page_inval
operator|=
name|zeus_icache_page_inval
expr_stmt|;
name|tlb_flush_nonlocked
operator|=
name|zeus_tlb_flush_nonlocked
expr_stmt|;
name|tlb_flush_user
operator|=
name|zeus_tlb_flush_user
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|pcpu
operator|->
name|pc_impl
operator|>=
name|CPU_IMPL_ULTRASPARCI
operator|&&
name|pcpu
operator|->
name|pc_impl
operator|<
name|CPU_IMPL_ULTRASPARCIII
condition|)
block|{
name|cache_enable
operator|=
name|spitfire_cache_enable
expr_stmt|;
name|cache_flush
operator|=
name|spitfire_cache_flush
expr_stmt|;
name|dcache_page_inval
operator|=
name|spitfire_dcache_page_inval
expr_stmt|;
name|icache_page_inval
operator|=
name|spitfire_icache_page_inval
expr_stmt|;
name|tlb_flush_nonlocked
operator|=
name|spitfire_tlb_flush_nonlocked
expr_stmt|;
name|tlb_flush_user
operator|=
name|spitfire_tlb_flush_user
expr_stmt|;
block|}
else|else
name|OF_panic
argument_list|(
literal|"%s: unknown CPU"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

