// Seed: 2036330480
module module_0;
  tri  id_2;
  wire id_3;
  reg  id_4;
  always @(posedge 1, 1) begin
    id_2 = 1;
  end
  reg  id_5;
  reg  id_6;
  wire id_7;
  final $display(id_5, 1 < id_2, id_6, {id_4, 1});
  generate
    initial begin
      if (1) begin
        id_4 <= #1 1;
        id_5 <= id_6;
      end
      return 1;
    end
  endgenerate
endmodule
module module_1 (
    output wor id_0,
    input logic id_1,
    output supply0 id_2,
    output logic id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input tri id_7,
    input tri id_8,
    input tri0 id_9,
    input wor id_10,
    output wor id_11
);
  assign id_0 = id_7;
  always @(*) id_3 <= id_1;
  wire id_13;
  assign id_2 = id_9 + id_7;
  module_0();
  assign id_2 = 1 ? 1 : 1;
endmodule
