<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rrunnerreg.h source code [netbsd/sys/dev/ic/rrunnerreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="rr2_descr,rr_cmd,rr_descr,rr_event,rr_gen_info,rr_ring_ctl,rr_stats "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/rrunnerreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='rrunnerreg.h.html'>rrunnerreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rrunnerreg.h,v 1.10 2018/09/03 16:29:31 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1997, 1998 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code contributed to The NetBSD Foundation by Kevin M. Lahey</i></td></tr>
<tr><th id="8">8</th><td><i> * of the Numerical Aerospace Simulation Facility, NASA Ames Research</i></td></tr>
<tr><th id="9">9</th><td><i> * Center.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * Partially based on a HIPPI driver written by Essential Communications</i></td></tr>
<tr><th id="12">12</th><td><i> * Corporation.  Thanks to Jason Thorpe, Matt Jacob, and Fred Templin</i></td></tr>
<tr><th id="13">13</th><td><i> * for invaluable advice and encouragement!</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="16">16</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="17">17</th><td><i> * are met:</i></td></tr>
<tr><th id="18">18</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="19">19</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="20">20</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="21">21</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="22">22</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="25">25</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="26">26</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="27">27</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="28">28</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="29">29</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="30">30</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="31">31</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="32">32</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="33">33</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="34">34</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*</i></td></tr>
<tr><th id="38">38</th><td><i> * Description of RoadRunner registers and hardware constructs.</i></td></tr>
<tr><th id="39">39</th><td><i> *</i></td></tr>
<tr><th id="40">40</th><td><i> * We're trying to support version 1 AND version 2 of the RunCode.</i></td></tr>
<tr><th id="41">41</th><td><i> * The fields that changed for version 2 are prefixed with RR2_ instead</i></td></tr>
<tr><th id="42">42</th><td><i> * of RR_.  If version 1 disappears (it is currently deprecated),</i></td></tr>
<tr><th id="43">43</th><td><i> * we can remove compatibility, but it seems a shame to lose functionality</i></td></tr>
<tr><th id="44">44</th><td><i> * for no good reason.</i></td></tr>
<tr><th id="45">45</th><td><i> */</i></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* PCI registers */</i></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/RR_PCI_BIST" data-ref="_M/RR_PCI_BIST">RR_PCI_BIST</dfn>	0x0c	/* Built-In Self Test */</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>/* General control registers */</i></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/RR_MISC_HOST_CTL" data-ref="_M/RR_MISC_HOST_CTL">RR_MISC_HOST_CTL</dfn>  0x40	/* Misc. Host Control */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/RR_MISC_LOCAL_CTL" data-ref="_M/RR_MISC_LOCAL_CTL">RR_MISC_LOCAL_CTL</dfn> 0x44	/* Misc. Local Control */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/RR_PROC_PC" data-ref="_M/RR_PROC_PC">RR_PROC_PC</dfn>	  0x48	/* i960 program counter */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/RR_PROC_BREAKPT" data-ref="_M/RR_PROC_BREAKPT">RR_PROC_BREAKPT</dfn>   0x4c	/* set breakpoint on i960 */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/RR_TIMER" data-ref="_M/RR_TIMER">RR_TIMER</dfn>	  0x54	/* clock */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/RR_TIMER_REF" data-ref="_M/RR_TIMER_REF">RR_TIMER_REF</dfn>	  0x58	/* When this matches the TIMER, interrupt */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/RR_PCI_STATE" data-ref="_M/RR_PCI_STATE">RR_PCI_STATE</dfn>	  0x5c	/* misc configuration */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/RR_MAIN_EVENT" data-ref="_M/RR_MAIN_EVENT">RR_MAIN_EVENT</dfn>	  0x60	/* main event register for i960 &amp; RoadRunner */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/RR_WINDOW_BASE" data-ref="_M/RR_WINDOW_BASE">RR_WINDOW_BASE</dfn>	  0x68	/* pointer to internal memory*/</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/RR_WINDOW_DATA" data-ref="_M/RR_WINDOW_DATA">RR_WINDOW_DATA</dfn>	  0x6c	/* value of mem at WINDOW_BASE */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/RR_RX_STATE" data-ref="_M/RR_RX_STATE">RR_RX_STATE</dfn>	  0x70	/* HIPPI receiver state */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/RR_TX_STATE" data-ref="_M/RR_TX_STATE">RR_TX_STATE</dfn>	  0x74	/* HIPPI transmitter state */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/RR_EXT_SER_DATA" data-ref="_M/RR_EXT_SER_DATA">RR_EXT_SER_DATA</dfn>	  0x7c	/* controls hardware besides RR on board */</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/* Host DMA registers */</i></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/RR_WRITE_HOST" data-ref="_M/RR_WRITE_HOST">RR_WRITE_HOST</dfn>		0x80	/* 64-bit pointer to data on host */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/RR_READ_HOST" data-ref="_M/RR_READ_HOST">RR_READ_HOST</dfn>		0x90</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/RR_WRITE_LENGTH" data-ref="_M/RR_WRITE_LENGTH">RR_WRITE_LENGTH</dfn>		0x9c	/* length of data to be moved */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/RR_READ_LENGTH" data-ref="_M/RR_READ_LENGTH">RR_READ_LENGTH</dfn>		0xac</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/RR_DMA_WRITE_STATE" data-ref="_M/RR_DMA_WRITE_STATE">RR_DMA_WRITE_STATE</dfn>	0xa0	/* controls DMA */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/RR_DMA_READ_STATE" data-ref="_M/RR_DMA_READ_STATE">RR_DMA_READ_STATE</dfn>	0xb0</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/RR_WRITE_DST" data-ref="_M/RR_WRITE_DST">RR_WRITE_DST</dfn>		0xa4	/* Internal destination of DMA */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/RR_READ_DST" data-ref="_M/RR_READ_DST">RR_READ_DST</dfn>		0xb4</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/* RunCode registers */</i></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/RR_EVENT_CONSUMER" data-ref="_M/RR_EVENT_CONSUMER">RR_EVENT_CONSUMER</dfn>	0x200	/* index of consumer in event ring */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/RR_SEND_PRODUCER" data-ref="_M/RR_SEND_PRODUCER">RR_SEND_PRODUCER</dfn>	0x218	/* index of producer in sender ring */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/RR_SNAP_RECV_PRODUCER" data-ref="_M/RR_SNAP_RECV_PRODUCER">RR_SNAP_RECV_PRODUCER</dfn>	0x21c	/* index of producer in SNAP ring */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/RR_RECVS_PRODUCER" data-ref="_M/RR_RECVS_PRODUCER">RR_RECVS_PRODUCER</dfn>	0x220	/* index of producer in recv rings */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/RR_COMMAND_RING" data-ref="_M/RR_COMMAND_RING">RR_COMMAND_RING</dfn>		0x240	/* set of 16 command ring elements */</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/RR_ULA" data-ref="_M/RR_ULA">RR_ULA</dfn>			0x280	/* Universal LAN Address */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/RR_RECV_RING_PTR" data-ref="_M/RR_RECV_RING_PTR">RR_RECV_RING_PTR</dfn>	0x288	/* receive ring address */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/RR_GEN_INFO_PTR" data-ref="_M/RR_GEN_INFO_PTR">RR_GEN_INFO_PTR</dfn>		0x290	/* general info block address */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/RR_MODE_AND_STATUS" data-ref="_M/RR_MODE_AND_STATUS">RR_MODE_AND_STATUS</dfn>	0x298	/* operating mode and status */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/RR_CONN_RETRY_COUNT" data-ref="_M/RR_CONN_RETRY_COUNT">RR_CONN_RETRY_COUNT</dfn>	0x29c	/* when no campon, try count */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/RR_CONN_RETRY_TIMER" data-ref="_M/RR_CONN_RETRY_TIMER">RR_CONN_RETRY_TIMER</dfn>	0x2a0	/* clock ticks to delay retry */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/RR_CONN_TIMEOUT" data-ref="_M/RR_CONN_TIMEOUT">RR_CONN_TIMEOUT</dfn>		0x2a4	/* campon delay timeout */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/RR_STATS_TIMER" data-ref="_M/RR_STATS_TIMER">RR_STATS_TIMER</dfn>		0x2a8	/* clock ticks between stats copy */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/RR_MAX_RECV_RINGS" data-ref="_M/RR_MAX_RECV_RINGS">RR_MAX_RECV_RINGS</dfn>	0x2ac	/* max receive rings (RO) */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/RR_INTERRUPT_TIMER" data-ref="_M/RR_INTERRUPT_TIMER">RR_INTERRUPT_TIMER</dfn>	0x2b0	/* clock ticks between interrupts */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/RR_TX_TIMEOUT" data-ref="_M/RR_TX_TIMEOUT">RR_TX_TIMEOUT</dfn>		0x2b4   /* transmit data not moving timer */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/RR_RX_TIMEOUT" data-ref="_M/RR_RX_TIMEOUT">RR_RX_TIMEOUT</dfn>		0x2b8	/* receive data not moving timer */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/RR_EVENT_PRODUCER" data-ref="_M/RR_EVENT_PRODUCER">RR_EVENT_PRODUCER</dfn>	0x2bc	/* index of producer in event ring */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/RR_TRACE_INDEX" data-ref="_M/RR_TRACE_INDEX">RR_TRACE_INDEX</dfn>		0x2c0	/* RunCode trace pointer */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/RR_RUNCODE_FAIL1" data-ref="_M/RR_RUNCODE_FAIL1">RR_RUNCODE_FAIL1</dfn>	0x2c4	/* failure codes */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/RR_RUNCODE_FAIL2" data-ref="_M/RR_RUNCODE_FAIL2">RR_RUNCODE_FAIL2</dfn>	0x2c8</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/RR_FILTER_LA" data-ref="_M/RR_FILTER_LA">RR_FILTER_LA</dfn>		0x2d0	/* internal debug, filtering */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/RR_RUNCODE_VERSION" data-ref="_M/RR_RUNCODE_VERSION">RR_RUNCODE_VERSION</dfn>	0x2d4	/* RunCode version data */</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/RR_RUNCODE_RECV_CONS" data-ref="_M/RR_RUNCODE_RECV_CONS">RR_RUNCODE_RECV_CONS</dfn>	0x300	/* Runcode receive ring consumption */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/RR_DRIVER_RECV_CONS" data-ref="_M/RR_DRIVER_RECV_CONS">RR_DRIVER_RECV_CONS</dfn>	0x320	/* Driver receive ring consumption */</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/RR_MEMORY_WINDOW" data-ref="_M/RR_MEMORY_WINDOW">RR_MEMORY_WINDOW</dfn>	0x800	/* Memory window */</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/*</i></td></tr>
<tr><th id="112">112</th><td><i> * Event codes</i></td></tr>
<tr><th id="113">113</th><td><i> */</i></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>/* General events */</i></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/RR_EC_RUNCODE_UP" data-ref="_M/RR_EC_RUNCODE_UP">RR_EC_RUNCODE_UP</dfn>	0x01</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/RR_EC_WATCHDOG" data-ref="_M/RR_EC_WATCHDOG">RR_EC_WATCHDOG</dfn>		0x02</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/RR_EC_TRACE" data-ref="_M/RR_EC_TRACE">RR_EC_TRACE</dfn>		0x03</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/RR_EC_STATS_RETRIEVED" data-ref="_M/RR_EC_STATS_RETRIEVED">RR_EC_STATS_RETRIEVED</dfn>	0x04</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/RR_EC_INVALID_CMD" data-ref="_M/RR_EC_INVALID_CMD">RR_EC_INVALID_CMD</dfn>	0x05</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/RR_EC_SET_CMD_CONSUMER" data-ref="_M/RR_EC_SET_CMD_CONSUMER">RR_EC_SET_CMD_CONSUMER</dfn>	0x06</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/RR_EC_LINK_ON" data-ref="_M/RR_EC_LINK_ON">RR_EC_LINK_ON</dfn>		0x07</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/RR_EC_LINK_OFF" data-ref="_M/RR_EC_LINK_OFF">RR_EC_LINK_OFF</dfn>		0x08</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/RR2_EC_INTERNAL_ERROR" data-ref="_M/RR2_EC_INTERNAL_ERROR">RR2_EC_INTERNAL_ERROR</dfn>	0x09</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/RR_EC_INTERNAL_ERROR" data-ref="_M/RR_EC_INTERNAL_ERROR">RR_EC_INTERNAL_ERROR</dfn>	0x0a</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/RR2_EC_SOFTWARE_ERROR" data-ref="_M/RR2_EC_SOFTWARE_ERROR">RR2_EC_SOFTWARE_ERROR</dfn>	0x0a</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/RR_EC_STATS_UPDATE" data-ref="_M/RR_EC_STATS_UPDATE">RR_EC_STATS_UPDATE</dfn>	0x0b</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/RR_EC_REJECTING" data-ref="_M/RR_EC_REJECTING">RR_EC_REJECTING</dfn>		0x0c</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>/* Send events */</i></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/RR_EC_SET_SND_CONSUMER" data-ref="_M/RR_EC_SET_SND_CONSUMER">RR_EC_SET_SND_CONSUMER</dfn>	0x10</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/RR_EC_PACKET_SENT" data-ref="_M/RR_EC_PACKET_SENT">RR_EC_PACKET_SENT</dfn>	0x11</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/RR_EC_SEND_RING_LOW" data-ref="_M/RR_EC_SEND_RING_LOW">RR_EC_SEND_RING_LOW</dfn>	0x12</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/RR_EC_CONN_REJECT" data-ref="_M/RR_EC_CONN_REJECT">RR_EC_CONN_REJECT</dfn>	0x13</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/RR_EC_CAMPON_TIMEOUT" data-ref="_M/RR_EC_CAMPON_TIMEOUT">RR_EC_CAMPON_TIMEOUT</dfn>	0x14</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/RR_EC_CONN_TIMEOUT" data-ref="_M/RR_EC_CONN_TIMEOUT">RR_EC_CONN_TIMEOUT</dfn>	0x15</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/RR_EC_DISCONN_ERR" data-ref="_M/RR_EC_DISCONN_ERR">RR_EC_DISCONN_ERR</dfn>	0x16</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/RR_EC_INTERNAL_PARITY" data-ref="_M/RR_EC_INTERNAL_PARITY">RR_EC_INTERNAL_PARITY</dfn>	0x17</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/RR_EC_TX_IDLE" data-ref="_M/RR_EC_TX_IDLE">RR_EC_TX_IDLE</dfn>		0x18</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/RR_EC_SEND_LINK_OFF" data-ref="_M/RR_EC_SEND_LINK_OFF">RR_EC_SEND_LINK_OFF</dfn>	0x19</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/RR_EC_BAD_SEND_RING" data-ref="_M/RR_EC_BAD_SEND_RING">RR_EC_BAD_SEND_RING</dfn>	0x1a</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/RR_EC_BAD_SEND_BUF" data-ref="_M/RR_EC_BAD_SEND_BUF">RR_EC_BAD_SEND_BUF</dfn>	0x1b</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/RR_EC_BAD_SEND_DESC" data-ref="_M/RR_EC_BAD_SEND_DESC">RR_EC_BAD_SEND_DESC</dfn>	0x1c</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/* Receive events */</i></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/RR_EC_RING_ENABLED" data-ref="_M/RR_EC_RING_ENABLED">RR_EC_RING_ENABLED</dfn>	0x20</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/RR_EC_RING_ENABLE_ERR" data-ref="_M/RR_EC_RING_ENABLE_ERR">RR_EC_RING_ENABLE_ERR</dfn>	0x21</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/RR_EC_RING_DISABLED" data-ref="_M/RR_EC_RING_DISABLED">RR_EC_RING_DISABLED</dfn>	0x22</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/RR_EC_RECV_RING_LOW" data-ref="_M/RR_EC_RECV_RING_LOW">RR_EC_RECV_RING_LOW</dfn>	0x23</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/RR_EC_RECV_RING_OUT" data-ref="_M/RR_EC_RECV_RING_OUT">RR_EC_RECV_RING_OUT</dfn>	0x24</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/RR_EC_PACKET_DISCARDED" data-ref="_M/RR_EC_PACKET_DISCARDED">RR_EC_PACKET_DISCARDED</dfn>	0x25</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/RR_EC_RECV_RING_FLUSH" data-ref="_M/RR_EC_RECV_RING_FLUSH">RR_EC_RECV_RING_FLUSH</dfn>	0x26</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/RR_EC_RECV_ERROR_INFO" data-ref="_M/RR_EC_RECV_ERROR_INFO">RR_EC_RECV_ERROR_INFO</dfn>	0x27</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/RR_EC_SET_RECV_CONSUMER" data-ref="_M/RR_EC_SET_RECV_CONSUMER">RR_EC_SET_RECV_CONSUMER</dfn>	0x29</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/RR_EC_PACKET_RECVED" data-ref="_M/RR_EC_PACKET_RECVED">RR_EC_PACKET_RECVED</dfn>	0x2a</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/RR_EC_PARITY_ERR" data-ref="_M/RR_EC_PARITY_ERR">RR_EC_PARITY_ERR</dfn>	0x2b</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/RR_EC_LLRC_ERR" data-ref="_M/RR_EC_LLRC_ERR">RR_EC_LLRC_ERR</dfn>		0x2c</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/RR_EC_IP_HDR_CKSUM_ERR" data-ref="_M/RR_EC_IP_HDR_CKSUM_ERR">RR_EC_IP_HDR_CKSUM_ERR</dfn>	0x2d</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/RR_EC_DATA_CKSUM_ERR" data-ref="_M/RR_EC_DATA_CKSUM_ERR">RR_EC_DATA_CKSUM_ERR</dfn>	0x2e</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/RR_EC_SHORT_BURST_ERR" data-ref="_M/RR_EC_SHORT_BURST_ERR">RR_EC_SHORT_BURST_ERR</dfn>	0x2f</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/RR_EC_RECV_LINK_OFF" data-ref="_M/RR_EC_RECV_LINK_OFF">RR_EC_RECV_LINK_OFF</dfn>	0x30</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/RR_EC_FLAG_SYNC_ERR" data-ref="_M/RR_EC_FLAG_SYNC_ERR">RR_EC_FLAG_SYNC_ERR</dfn>	0x31</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/RR_EC_FRAME_ERR" data-ref="_M/RR_EC_FRAME_ERR">RR_EC_FRAME_ERR</dfn>		0x32</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/RR_EC_RECV_IDLE" data-ref="_M/RR_EC_RECV_IDLE">RR_EC_RECV_IDLE</dfn>		0x33</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/RR_EC_PKT_LENGTH_ERR" data-ref="_M/RR_EC_PKT_LENGTH_ERR">RR_EC_PKT_LENGTH_ERR</dfn>	0x34</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/RR_EC_STATE_TRANS_ERR" data-ref="_M/RR_EC_STATE_TRANS_ERR">RR_EC_STATE_TRANS_ERR</dfn>	0x35</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/RR_EC_NO_READY_PULSE" data-ref="_M/RR_EC_NO_READY_PULSE">RR_EC_NO_READY_PULSE</dfn>	0x3c</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/RR_EC_BAD_RECV_BUF" data-ref="_M/RR_EC_BAD_RECV_BUF">RR_EC_BAD_RECV_BUF</dfn>	0x36</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/RR_EC_BAD_RECV_DESC" data-ref="_M/RR_EC_BAD_RECV_DESC">RR_EC_BAD_RECV_DESC</dfn>	0x37</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/RR_EC_BAD_RECV_RING" data-ref="_M/RR_EC_BAD_RECV_RING">RR_EC_BAD_RECV_RING</dfn>	0x38</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/RR_EC_NO_RING_FOR_ULP" data-ref="_M/RR_EC_NO_RING_FOR_ULP">RR_EC_NO_RING_FOR_ULP</dfn>	0x3a</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/RR_EC_OUT_OF_BUF" data-ref="_M/RR_EC_OUT_OF_BUF">RR_EC_OUT_OF_BUF</dfn>	0x3b</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/RR_EC_UNIMPLEMENTED" data-ref="_M/RR_EC_UNIMPLEMENTED">RR_EC_UNIMPLEMENTED</dfn>	0x40</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i>/*</i></td></tr>
<tr><th id="180">180</th><td><i> * Command codes</i></td></tr>
<tr><th id="181">181</th><td><i> */</i></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/RR_CC_START_RUNCODE" data-ref="_M/RR_CC_START_RUNCODE">RR_CC_START_RUNCODE</dfn>	0x01</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/RR_CC_UPDATE_STATS" data-ref="_M/RR_CC_UPDATE_STATS">RR_CC_UPDATE_STATS</dfn>	0x02</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/RR_CC_DISCONN_SRC" data-ref="_M/RR_CC_DISCONN_SRC">RR_CC_DISCONN_SRC</dfn>	0x03</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/RR_CC_DISCONN_DST" data-ref="_M/RR_CC_DISCONN_DST">RR_CC_DISCONN_DST</dfn>	0x04</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/RR_CC_WATCHDOG" data-ref="_M/RR_CC_WATCHDOG">RR_CC_WATCHDOG</dfn>		0x05</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/RR_CC_TRACE" data-ref="_M/RR_CC_TRACE">RR_CC_TRACE</dfn>		0x06</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/RR_CC_SET_SEND_PRODUCER" data-ref="_M/RR_CC_SET_SEND_PRODUCER">RR_CC_SET_SEND_PRODUCER</dfn>	0x07</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/RR_CC_SET_RECV_PRODUCER" data-ref="_M/RR_CC_SET_RECV_PRODUCER">RR_CC_SET_RECV_PRODUCER</dfn>	0x08</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/RR_CC_DISABLE_RING" data-ref="_M/RR_CC_DISABLE_RING">RR_CC_DISABLE_RING</dfn>	0x09</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/RR_CC_ENABLE_RING" data-ref="_M/RR_CC_ENABLE_RING">RR_CC_ENABLE_RING</dfn>	0x0a</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/RR_CC_DISCARD_PKT" data-ref="_M/RR_CC_DISCARD_PKT">RR_CC_DISCARD_PKT</dfn>	0x0b</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/RR_CC_FLUSH_RECV_RING" data-ref="_M/RR_CC_FLUSH_RECV_RING">RR_CC_FLUSH_RECV_RING</dfn>	0x0c  /* unimplemented */</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/RR_CC_CONN_MGT" data-ref="_M/RR_CC_CONN_MGT">RR_CC_CONN_MGT</dfn>		0x0d</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i>/*</i></td></tr>
<tr><th id="199">199</th><td><i> * Masks for registers</i></td></tr>
<tr><th id="200">200</th><td><i> */</i></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><i>/* Misc Host Control */</i></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/RR_MH_INTERRUPT" data-ref="_M/RR_MH_INTERRUPT">RR_MH_INTERRUPT</dfn> 0x001	/* interrupt state */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/RR_MH_CLEAR_INT" data-ref="_M/RR_MH_CLEAR_INT">RR_MH_CLEAR_INT</dfn> 0x002	/* clear interrupt */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/RR_MH_NO_SWAP" data-ref="_M/RR_MH_NO_SWAP">RR_MH_NO_SWAP</dfn>	0x004	/* disable normal endian swap to host */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/RR_MH_HALT_PROC" data-ref="_M/RR_MH_HALT_PROC">RR_MH_HALT_PROC</dfn>	0x010	/* set to halt processor, clear to start */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/RR_MH_STEP" data-ref="_M/RR_MH_STEP">RR_MH_STEP</dfn>	0x020	/* set to single step processor */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/RR_MH_PROC_HALT" data-ref="_M/RR_MH_PROC_HALT">RR_MH_PROC_HALT</dfn>	0x100	/* indicates processor has been halted */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/RR_MH_BAD_INSTR" data-ref="_M/RR_MH_BAD_INSTR">RR_MH_BAD_INSTR</dfn> 0x200	/* indicates invalid instruction executed */</u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/RR_MH_REVISION_MASK" data-ref="_M/RR_MH_REVISION_MASK">RR_MH_REVISION_MASK</dfn>	0xf0000000 /* mask to retrieve revision code */</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>/* Misc Local Control */</i></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/RR_LC_CLEAR_INT" data-ref="_M/RR_LC_CLEAR_INT">RR_LC_CLEAR_INT</dfn>  0x0002	/* clear interrupt */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/RR_LC_FAST_PROM" data-ref="_M/RR_LC_FAST_PROM">RR_LC_FAST_PROM</dfn>  0x0008	/* use fast EEPROM access */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/RR_LC_ADD_SRAM" data-ref="_M/RR_LC_ADD_SRAM">RR_LC_ADD_SRAM</dfn>	 0x0100	/* &gt; 1MB SRAM present */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/RR_LC_ADD_HIPPI" data-ref="_M/RR_LC_ADD_HIPPI">RR_LC_ADD_HIPPI</dfn>	 0x0200	/* double number of HIPPI descriptors */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/RR_LC_PARITY_ON" data-ref="_M/RR_LC_PARITY_ON">RR_LC_PARITY_ON</dfn>	 0x0400	/* enable local parity checking */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/RR_LC_WRITE_PROM" data-ref="_M/RR_LC_WRITE_PROM">RR_LC_WRITE_PROM</dfn> 0x1000	/* EEPROM write enable */</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/* PCI State */</i></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/RR_PS_READ_MASK" data-ref="_M/RR_PS_READ_MASK">RR_PS_READ_MASK</dfn>       0x1c</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/RR_PS_READ_SHIFT" data-ref="_M/RR_PS_READ_SHIFT">RR_PS_READ_SHIFT</dfn>      2</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/RR_PS_READ_DISABLE" data-ref="_M/RR_PS_READ_DISABLE">RR_PS_READ_DISABLE</dfn>    (0 &lt;&lt; RR_PS_READ_SHIFT)</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/RR_PS_READ_4" data-ref="_M/RR_PS_READ_4">RR_PS_READ_4</dfn>	      (1 &lt;&lt; RR_PS_READ_SHIFT)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/RR_PS_READ_16" data-ref="_M/RR_PS_READ_16">RR_PS_READ_16</dfn>	      (2 &lt;&lt; RR_PS_READ_SHIFT)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/RR_PS_READ_32" data-ref="_M/RR_PS_READ_32">RR_PS_READ_32</dfn>	      (3 &lt;&lt; RR_PS_READ_SHIFT)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/RR_PS_READ_64" data-ref="_M/RR_PS_READ_64">RR_PS_READ_64</dfn>	      (4 &lt;&lt; RR_PS_READ_SHIFT)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/RR_PS_READ_128" data-ref="_M/RR_PS_READ_128">RR_PS_READ_128</dfn>	      (5 &lt;&lt; RR_PS_READ_SHIFT)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/RR_PS_READ_256" data-ref="_M/RR_PS_READ_256">RR_PS_READ_256</dfn>	      (6 &lt;&lt; RR_PS_READ_SHIFT)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/RR_PS_READ_1024" data-ref="_M/RR_PS_READ_1024">RR_PS_READ_1024</dfn>	      (7 &lt;&lt; RR_PS_READ_SHIFT)</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/RR_PS_WRITE_MASK" data-ref="_M/RR_PS_WRITE_MASK">RR_PS_WRITE_MASK</dfn>      0xe0</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/RR_PS_WRITE_SHIFT" data-ref="_M/RR_PS_WRITE_SHIFT">RR_PS_WRITE_SHIFT</dfn>     5</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/RR_PS_WRITE_DISABLE" data-ref="_M/RR_PS_WRITE_DISABLE">RR_PS_WRITE_DISABLE</dfn>   (0 &lt;&lt; RR_PS_WRITE_SHIFT)</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/RR_PS_WRITE_4" data-ref="_M/RR_PS_WRITE_4">RR_PS_WRITE_4</dfn>	      (1 &lt;&lt; RR_PS_WRITE_SHIFT)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/RR_PS_WRITE_16" data-ref="_M/RR_PS_WRITE_16">RR_PS_WRITE_16</dfn>	      (2 &lt;&lt; RR_PS_WRITE_SHIFT)</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/RR_PS_WRITE_32" data-ref="_M/RR_PS_WRITE_32">RR_PS_WRITE_32</dfn>	      (3 &lt;&lt; RR_PS_WRITE_SHIFT)</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/RR_PS_WRITE_64" data-ref="_M/RR_PS_WRITE_64">RR_PS_WRITE_64</dfn>	      (4 &lt;&lt; RR_PS_WRITE_SHIFT)</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/RR_PS_WRITE_128" data-ref="_M/RR_PS_WRITE_128">RR_PS_WRITE_128</dfn>	      (5 &lt;&lt; RR_PS_WRITE_SHIFT)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/RR_PS_WRITE_256" data-ref="_M/RR_PS_WRITE_256">RR_PS_WRITE_256</dfn>	      (6 &lt;&lt; RR_PS_WRITE_SHIFT)</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/RR_PS_WRITE_1024" data-ref="_M/RR_PS_WRITE_1024">RR_PS_WRITE_1024</dfn>      (7 &lt;&lt; RR_PS_WRITE_SHIFT)</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/RR_PS_MIN_DMA_MASK" data-ref="_M/RR_PS_MIN_DMA_MASK">RR_PS_MIN_DMA_MASK</dfn>    0xff00</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/RR_PS_MIN_DMA_SHIFT" data-ref="_M/RR_PS_MIN_DMA_SHIFT">RR_PS_MIN_DMA_SHIFT</dfn>   8</u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><i>/* HIPPI Receive State */</i></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/RR_RS_ENABLE" data-ref="_M/RR_RS_ENABLE">RR_RS_ENABLE</dfn>	  0x01	/* enable new connections */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/RR_RS_RESET" data-ref="_M/RR_RS_RESET">RR_RS_RESET</dfn>	  0x02	/* reset receive interface */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/RR_RS_REJECT_NONE" data-ref="_M/RR_RS_REJECT_NONE">RR_RS_REJECT_NONE</dfn> 0x00	/* don't ever reject connections */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/RR_RS_REJECT_2K" data-ref="_M/RR_RS_REJECT_2K">RR_RS_REJECT_2K</dfn>	  0x20	/* reject if only 2KB free */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/RR_RS_REJECT_4K" data-ref="_M/RR_RS_REJECT_4K">RR_RS_REJECT_4K</dfn>	  0x30  /* reject if only 4KB free */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/RR_RS_REJECT_8K" data-ref="_M/RR_RS_REJECT_8K">RR_RS_REJECT_8K</dfn>	  0x40  /* reject if only 8KB free */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/RR_RS_REJECT_16K" data-ref="_M/RR_RS_REJECT_16K">RR_RS_REJECT_16K</dfn>  0x50  /* reject if only 16KB free */</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/RR_RS_REJECT_32K" data-ref="_M/RR_RS_REJECT_32K">RR_RS_REJECT_32K</dfn>  0x60  /* reject if only 32KB free */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/RR_RS_REJECT_64K" data-ref="_M/RR_RS_REJECT_64K">RR_RS_REJECT_64K</dfn>  0x70  /* reject if only 64KB free */</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><i>/* HIPPI Transmit State */</i></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/RR_TS_ENABLE" data-ref="_M/RR_TS_ENABLE">RR_TS_ENABLE</dfn>	0x01	/* enable transmit state machine */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/RR_TS_PERMANENT" data-ref="_M/RR_TS_PERMANENT">RR_TS_PERMANENT</dfn>	0x02	/* this connection permanent while set */</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/* External Serial Data */</i></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><i>/*</i></td></tr>
<tr><th id="269">269</th><td><i> * This controls hardware that is external to the RoadRunner.</i></td></tr>
<tr><th id="270">270</th><td><i> * Bits 0-15 are set on write, 16-31 are read on read.</i></td></tr>
<tr><th id="271">271</th><td><i> */</i></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/RR_ES_TDAV" data-ref="_M/RR_ES_TDAV">RR_ES_TDAV</dfn>	0x004	/* transmit data available */</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/RR_ES_LED1" data-ref="_M/RR_ES_LED1">RR_ES_LED1</dfn>	0x008	/* LED1 control */</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/RR_ES_LED2" data-ref="_M/RR_ES_LED2">RR_ES_LED2</dfn>	0x010	/* LED2 control */</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/RR_ES_RX_PERM" data-ref="_M/RR_ES_RX_PERM">RR_ES_RX_PERM</dfn>	0x020	/* set permanent receive connection */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/RR_ES_LEDAUTO" data-ref="_M/RR_ES_LEDAUTO">RR_ES_LEDAUTO</dfn>	0x040	/* clear to let LED1 and LED2 control LEDs */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/RR_ES_LLB_ENA" data-ref="_M/RR_ES_LLB_ENA">RR_ES_LLB_ENA</dfn>	0x080	/* local loopback enable */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/RR_ES_TP_START" data-ref="_M/RR_ES_TP_START">RR_ES_TP_START</dfn>	0x100	/* test points (bits 8-13) */</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/RR_ES_REGINT" data-ref="_M/RR_ES_REGINT">RR_ES_REGINT</dfn>	0x10000	/* interrupt from SEEQ-8100 (Gig-E) */</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/RR_ES_MISC" data-ref="_M/RR_ES_MISC">RR_ES_MISC</dfn>	0x20000	/* misc input */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/RR_ES_RXSIGDET" data-ref="_M/RR_ES_RXSIGDET">RR_ES_RXSIGDET</dfn>	0x40000	/* fiber optic RXSIGDET output */</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i>/* DMA Read State */</i></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/RR_DR_RESET" data-ref="_M/RR_DR_RESET">RR_DR_RESET</dfn>		0x001	/* set to reset read DMA */</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/RR_DR_ACTIVE" data-ref="_M/RR_DR_ACTIVE">RR_DR_ACTIVE</dfn>		0x008	/* set to start DMA */</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/RR_DR_THRESHOLD_MASK" data-ref="_M/RR_DR_THRESHOLD_MASK">RR_DR_THRESHOLD_MASK</dfn>	0x1f0	/* mask off threshold values */</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/RR_DR_THRESHOLD_SHIFT" data-ref="_M/RR_DR_THRESHOLD_SHIFT">RR_DR_THRESHOLD_SHIFT</dfn>	4	/* shift to set threshold values */</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/RR_DR_THRESHOLD_MAX" data-ref="_M/RR_DR_THRESHOLD_MAX">RR_DR_THRESHOLD_MAX</dfn>	16</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><i>/* DMA Write State */</i></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/RR_DW_RESET" data-ref="_M/RR_DW_RESET">RR_DW_RESET</dfn>		0x001 /* set to reset write DMA */</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/RR_DW_CKSUM" data-ref="_M/RR_DW_CKSUM">RR_DW_CKSUM</dfn>		0x004 /* set to enable checksum calc on DMA */</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/RR_DW_ACTIVE" data-ref="_M/RR_DW_ACTIVE">RR_DW_ACTIVE</dfn>		0x008 /* set to start DMA */</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/RR_DW_THRESHOLD_MASK" data-ref="_M/RR_DW_THRESHOLD_MASK">RR_DW_THRESHOLD_MASK</dfn>	0x1f0 /* mask off threshold values */</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/RR_DW_THRESHOLD_SHIFT" data-ref="_M/RR_DW_THRESHOLD_SHIFT">RR_DW_THRESHOLD_SHIFT</dfn>	4     /* shift to set threshold values */</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/RR_DW_THRESHOLD_MAX" data-ref="_M/RR_DW_THRESHOLD_MAX">RR_DW_THRESHOLD_MAX</dfn>	18</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i>/* Operating Mode and Status */</i></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/RR_MS_LOOPBACK" data-ref="_M/RR_MS_LOOPBACK">RR_MS_LOOPBACK</dfn>	  0x0001  /* loopback through the GLink hardware */</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/RR_MS_PH_MODE" data-ref="_M/RR_MS_PH_MODE">RR_MS_PH_MODE</dfn>	  0x0002  /* set for PH, clear for FP */</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/RR_MS_LONG_PTRS" data-ref="_M/RR_MS_LONG_PTRS">RR_MS_LONG_PTRS</dfn>	  0x0004  /* set indicates 64-bit pointers */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/RR_MS_WORD_SWAP" data-ref="_M/RR_MS_WORD_SWAP">RR_MS_WORD_SWAP</dfn>	  0x0008  /* set to swap words in 64-bit pointers */</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/RR_MS_WARNINGS" data-ref="_M/RR_MS_WARNINGS">RR_MS_WARNINGS</dfn>	  0x0010  /* set to enable warning events */</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/RR_MS_ERR_TERM" data-ref="_M/RR_MS_ERR_TERM">RR_MS_ERR_TERM</dfn>	  0x0020  /* set to terminate connection on error */</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/RR_MS_DIRECT" data-ref="_M/RR_MS_DIRECT">RR_MS_DIRECT</dfn>	  0x0040  /* debug flag.  enable filterLA checks */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/RR_MS_NO_WATCHDOG" data-ref="_M/RR_MS_NO_WATCHDOG">RR_MS_NO_WATCHDOG</dfn> 0x0080  /* set to disable watchdog */</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/RR_MS_SWAP_DATA" data-ref="_M/RR_MS_SWAP_DATA">RR_MS_SWAP_DATA</dfn>	  0x0100  /* set to byte swap data */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/RR_MS_SWAP_CNTRL" data-ref="_M/RR_MS_SWAP_CNTRL">RR_MS_SWAP_CNTRL</dfn>  0x0200  /* set to byte swap control structures */</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/RR_MS_ERR_HALT" data-ref="_M/RR_MS_ERR_HALT">RR_MS_ERR_HALT</dfn>	  0x0400  /* set to halt NIC on RunCode error */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/RR_MS_NO_RESTART" data-ref="_M/RR_MS_NO_RESTART">RR_MS_NO_RESTART</dfn>  0x0800  /* set to prevent NIC restart after error */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/RR_MS_TX_HALFDUP" data-ref="_M/RR_MS_TX_HALFDUP">RR_MS_TX_HALFDUP</dfn>  0x1000  /* NIC does half-duplex transmit */</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/RR_MS_RX_HALFDUP" data-ref="_M/RR_MS_RX_HALFDUP">RR_MS_RX_HALFDUP</dfn>  0x2000  /* NIC does half-duplex receive */</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/RR_MS_GIG_E" data-ref="_M/RR_MS_GIG_E">RR_MS_GIG_E</dfn>	  0x4000  /* NIC does Gig-E instead of HIPPI */</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/RR_MS_FATAL_ERR" data-ref="_M/RR_MS_FATAL_ERR">RR_MS_FATAL_ERR</dfn>	  0x4000000  /* fatal error on NIC */</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/RR_MS_EVENT_OVER" data-ref="_M/RR_MS_EVENT_OVER">RR_MS_EVENT_OVER</dfn>  0x8000000  /* event ring overflow */</u></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><i>/* Options field (top half of high word of ULA in RunCode) */</i></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/RR_OP_GIGE" data-ref="_M/RR_OP_GIGE">RR_OP_GIGE</dfn>	0x01	/* Support for Gig-E NIC */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/RR_OP_TRACED" data-ref="_M/RR_OP_TRACED">RR_OP_TRACED</dfn>	0x02	/* Runcode generates debug traces */</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/RR_OP_1MEG" data-ref="_M/RR_OP_1MEG">RR_OP_1MEG</dfn>	0x04	/* Support for 1MB of SRAM */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/RR_OP_CDI" data-ref="_M/RR_OP_CDI">RR_OP_CDI</dfn>	0x08	/* Support for Character Device Interace */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/RR_OP_MSDOS" data-ref="_M/RR_OP_MSDOS">RR_OP_MSDOS</dfn>	0x10	/* For testing RunCode under MS-DOS!? */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/RR_OP_COMEV" data-ref="_M/RR_OP_COMEV">RR_OP_COMEV</dfn>	0x20	/* New v2 Command/Event interface */</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/RR_OP_LONG_TX" data-ref="_M/RR_OP_LONG_TX">RR_OP_LONG_TX</dfn>	0x40	/* Long transmit descr */</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/RR_OP_LONG_RX" data-ref="_M/RR_OP_LONG_RX">RR_OP_LONG_RX</dfn>	0x80	/* Long receive descr (set when not CDI) */</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><i>/*</i></td></tr>
<tr><th id="336">336</th><td><i> * EEPROM locations</i></td></tr>
<tr><th id="337">337</th><td><i> *</i></td></tr>
<tr><th id="338">338</th><td><i> * The EEPROM layout is a little weird.  There is a valid byte every</i></td></tr>
<tr><th id="339">339</th><td><i> * eight bytes.  Words are then smeared out over 32 bytes.</i></td></tr>
<tr><th id="340">340</th><td><i> * All addresses listed here are the actual starting addresses.</i></td></tr>
<tr><th id="341">341</th><td><i> * The programmer is responsible for assembling a word from each of the</i></td></tr>
<tr><th id="342">342</th><td><i> * bytes available.</i></td></tr>
<tr><th id="343">343</th><td><i> *</i></td></tr>
<tr><th id="344">344</th><td><i> * NB:  This is incomplete.  I just ran out of patience for entering values.</i></td></tr>
<tr><th id="345">345</th><td><i> */</i></td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/RR_EE_OFFSET" data-ref="_M/RR_EE_OFFSET">RR_EE_OFFSET</dfn>	0x80000000	/* offset to the start of EEPROM mem */</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/RR_EE_WORD_LEN" data-ref="_M/RR_EE_WORD_LEN">RR_EE_WORD_LEN</dfn>	0x20		/* jump between words in the EEPROM */</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/RR_EE_BYTE_LEN" data-ref="_M/RR_EE_BYTE_LEN">RR_EE_BYTE_LEN</dfn>	0x08		/* jump between bytes in the EEPROM */</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/RR_EE_MAX_LEN" data-ref="_M/RR_EE_MAX_LEN">RR_EE_MAX_LEN</dfn>	8192		/* maximum number of words in EEPROM */</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/RR_EE_SEG_SIZE" data-ref="_M/RR_EE_SEG_SIZE">RR_EE_SEG_SIZE</dfn>	 512		/* maximum size of a segment */</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PROM_INIT" data-ref="_M/RR_EE_PROM_INIT">RR_EE_PROM_INIT</dfn>	0x801ff00	/* jump here to start RunCode loader */</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/RR_EE_HEADER_FORMAT_MAGIC" data-ref="_M/RR_EE_HEADER_FORMAT_MAGIC">RR_EE_HEADER_FORMAT_MAGIC</dfn>	1     /* version number we can handle*/</u></td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/RR_EE_SRAM_SIZE" data-ref="_M/RR_EE_SRAM_SIZE">RR_EE_SRAM_SIZE</dfn>		0x0040  /* SRAM size */</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PHASE1_START" data-ref="_M/RR_EE_PHASE1_START">RR_EE_PHASE1_START</dfn>	0x0060  /* target byte address in SRAM */</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PHASE1_LEN" data-ref="_M/RR_EE_PHASE1_LEN">RR_EE_PHASE1_LEN</dfn>	0x0080  /* length in words of phase 1 */</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PHASE1_EE_START" data-ref="_M/RR_EE_PHASE1_EE_START">RR_EE_PHASE1_EE_START</dfn>	0x00a0  /* address of phase 1 in EEPROM */</u></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PCI_DEV_VEND" data-ref="_M/RR_EE_PCI_DEV_VEND">RR_EE_PCI_DEV_VEND</dfn>	0x0100	/* PCI device/vendor */</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PCI_REV_CLASS" data-ref="_M/RR_EE_PCI_REV_CLASS">RR_EE_PCI_REV_CLASS</dfn>	0x0120	/* PCI revision/class */</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PCI_LATENCY" data-ref="_M/RR_EE_PCI_LATENCY">RR_EE_PCI_LATENCY</dfn>	0x0140	/* PCI latency timer */</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PCI_BAR0" data-ref="_M/RR_EE_PCI_BAR0">RR_EE_PCI_BAR0</dfn>		0x0160	/* PCI bar0 address */</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PCI_COMM_STAT" data-ref="_M/RR_EE_PCI_COMM_STAT">RR_EE_PCI_COMM_STAT</dfn>	0x0180	/* PCI command/status */</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PCI_LAT_GNT" data-ref="_M/RR_EE_PCI_LAT_GNT">RR_EE_PCI_LAT_GNT</dfn>	0x01a0	/* PCI max latency/ minimum grant */</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PCI_CHECKSUM" data-ref="_M/RR_EE_PCI_CHECKSUM">RR_EE_PCI_CHECKSUM</dfn>	0x01f0	/* PCI area checksum */</u></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/RR_EE_HEADER_FORMAT" data-ref="_M/RR_EE_HEADER_FORMAT">RR_EE_HEADER_FORMAT</dfn>	0x0200	/* revision of header format</u></td></tr>
<tr><th id="371">371</th><td><u>					   (should be 1) */</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/RR_EE_ULA_HI" data-ref="_M/RR_EE_ULA_HI">RR_EE_ULA_HI</dfn>		0x0500	/* Universal LAN Address (ULA) */</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/RR_EE_ULA_LO" data-ref="_M/RR_EE_ULA_LO">RR_EE_ULA_LO</dfn>		0x0520</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/RR_EE_RUNCODE_START" data-ref="_M/RR_EE_RUNCODE_START">RR_EE_RUNCODE_START</dfn>	0x0a00  /* runcode start PC */</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/RR_EE_RUNCODE_VERSION" data-ref="_M/RR_EE_RUNCODE_VERSION">RR_EE_RUNCODE_VERSION</dfn>	0x0a20	/* runcode revision number */</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/RR_EE_RUNCODE_DATE" data-ref="_M/RR_EE_RUNCODE_DATE">RR_EE_RUNCODE_DATE</dfn>	0x0a40	/* runcode revision date */</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/RR_EE_RUNCODE_SEGMENTS" data-ref="_M/RR_EE_RUNCODE_SEGMENTS">RR_EE_RUNCODE_SEGMENTS</dfn>	0x0a80  /* address of count of segments */</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/RR_EE_MODE_AND_STATUS" data-ref="_M/RR_EE_MODE_AND_STATUS">RR_EE_MODE_AND_STATUS</dfn>	0x0e00	/* mode and status saved value */</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/RR_EE_CONN_RETRY_COUNT" data-ref="_M/RR_EE_CONN_RETRY_COUNT">RR_EE_CONN_RETRY_COUNT</dfn>	0x0e20	/* connection retry count */</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/RR_EE_CONN_RETRY_TIMER" data-ref="_M/RR_EE_CONN_RETRY_TIMER">RR_EE_CONN_RETRY_TIMER</dfn>	0x0e40	/* clock ticks to delay retry */</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/RR_EE_CONN_TIMEOUT" data-ref="_M/RR_EE_CONN_TIMEOUT">RR_EE_CONN_TIMEOUT</dfn>	0x0e60	/* campon delay timeout */</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/RR_EE_STATS_TIMER" data-ref="_M/RR_EE_STATS_TIMER">RR_EE_STATS_TIMER</dfn>	0x0e80	/* clock ticks between stats copy */</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/RR_EE_INTERRUPT_TIMER" data-ref="_M/RR_EE_INTERRUPT_TIMER">RR_EE_INTERRUPT_TIMER</dfn>	0x0ea0	/* clock ticks between interrupts */</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/RR_EE_TX_TIMEOUT" data-ref="_M/RR_EE_TX_TIMEOUT">RR_EE_TX_TIMEOUT</dfn>	0x0ec0  /* transmit data not moving timer */</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/RR_EE_RX_TIMEOUT" data-ref="_M/RR_EE_RX_TIMEOUT">RR_EE_RX_TIMEOUT</dfn>	0x0ee0	/* receive data not moving timer */</u></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PCI_STATE" data-ref="_M/RR_EE_PCI_STATE">RR_EE_PCI_STATE</dfn>		0x0f00	/* misc PCI DMA config */</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/RR_EE_DMA_WRITE_STATE" data-ref="_M/RR_EE_DMA_WRITE_STATE">RR_EE_DMA_WRITE_STATE</dfn>	0x0f20	/* dma write config */</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/RR_EE_DMA_READ_STATE" data-ref="_M/RR_EE_DMA_READ_STATE">RR_EE_DMA_READ_STATE</dfn>	0x0f40	/* dma read config */</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/RR_EE_DRIVER_PARAM" data-ref="_M/RR_EE_DRIVER_PARAM">RR_EE_DRIVER_PARAM</dfn>	0x0f60	/* driver-specific params (unused) */</u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/RR_EE_HEADER_CHECKSUM" data-ref="_M/RR_EE_HEADER_CHECKSUM">RR_EE_HEADER_CHECKSUM</dfn>	0x0fe0	/* checksum for manufacturing header</u></td></tr>
<tr><th id="395">395</th><td><u>					   (0x200 - 0xfc0) */</u></td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PHASE2_START" data-ref="_M/RR_EE_PHASE2_START">RR_EE_PHASE2_START</dfn>	0x1040	/* phase 2 start in SRAM */</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PHASE2_LENGTH" data-ref="_M/RR_EE_PHASE2_LENGTH">RR_EE_PHASE2_LENGTH</dfn>	0x1060	/* phase 2 length in words */</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/RR_EE_PHASE2_EE_START" data-ref="_M/RR_EE_PHASE2_EE_START">RR_EE_PHASE2_EE_START</dfn>	0x1080	/* phase 2 EEPROM start */</u></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><i>/*</i></td></tr>
<tr><th id="402">402</th><td><i> * Event descriptor</i></td></tr>
<tr><th id="403">403</th><td><i> */</i></td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><b>struct</b> <dfn class="type def" id="rr_event" title='rr_event' data-ref="rr_event" data-ref-filename="rr_event">rr_event</dfn> {</td></tr>
<tr><th id="406">406</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="rr_event::re_index" title='rr_event::re_index' data-ref="rr_event::re_index" data-ref-filename="rr_event..re_index">re_index</dfn>;	<i>/* merge?  Different event types? */</i></td></tr>
<tr><th id="407">407</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="rr_event::re_ring" title='rr_event::re_ring' data-ref="rr_event::re_ring" data-ref-filename="rr_event..re_ring">re_ring</dfn>;</td></tr>
<tr><th id="408">408</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="rr_event::re_code" title='rr_event::re_code' data-ref="rr_event::re_code" data-ref-filename="rr_event..re_code">re_code</dfn>;</td></tr>
<tr><th id="409">409</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr_event::re_timestamp" title='rr_event::re_timestamp' data-ref="rr_event::re_timestamp" data-ref-filename="rr_event..re_timestamp">re_timestamp</dfn>;</td></tr>
<tr><th id="410">410</th><td>};</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><i>/*</i></td></tr>
<tr><th id="413">413</th><td><i> * Command descriptor</i></td></tr>
<tr><th id="414">414</th><td><i> */</i></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><b>union</b> <dfn class="type def" id="rr_cmd" title='rr_cmd' data-ref="rr_cmd" data-ref-filename="rr_cmd">rr_cmd</dfn> {</td></tr>
<tr><th id="417">417</th><td>	<b>struct</b> {</td></tr>
<tr><th id="418">418</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="rr_cmd::(anonymous)::rc_index" title='rr_cmd::(anonymous struct)::rc_index' data-ref="rr_cmd::(anonymous)::rc_index" data-ref-filename="rr_cmd..(anonymous)..rc_index">rc_index</dfn>;</td></tr>
<tr><th id="419">419</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="rr_cmd::(anonymous)::rc_ring" title='rr_cmd::(anonymous struct)::rc_ring' data-ref="rr_cmd::(anonymous)::rc_ring" data-ref-filename="rr_cmd..(anonymous)..rc_ring">rc_ring</dfn>;</td></tr>
<tr><th id="420">420</th><td>		<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="rr_cmd::(anonymous)::rc_code" title='rr_cmd::(anonymous struct)::rc_code' data-ref="rr_cmd::(anonymous)::rc_code" data-ref-filename="rr_cmd..(anonymous)..rc_code">rc_code</dfn>;</td></tr>
<tr><th id="421">421</th><td>	} <dfn class="decl field" id="rr_cmd::b" title='rr_cmd::b' data-ref="rr_cmd::b" data-ref-filename="rr_cmd..b">b</dfn>;</td></tr>
<tr><th id="422">422</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl field" id="rr_cmd::l" title='rr_cmd::l' data-ref="rr_cmd::l" data-ref-filename="rr_cmd..l">l</dfn>;</td></tr>
<tr><th id="423">423</th><td>};</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><i>/*</i></td></tr>
<tr><th id="426">426</th><td><i> * Scatter/gather descriptor -- points to buffers to be DMA'ed in and</i></td></tr>
<tr><th id="427">427</th><td><i> * out of host space.</i></td></tr>
<tr><th id="428">428</th><td><i> */</i></td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td><b>struct</b> <dfn class="type def" id="rr_descr" title='rr_descr' data-ref="rr_descr" data-ref-filename="rr_descr">rr_descr</dfn> {</td></tr>
<tr><th id="431">431</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr_descr::rd_reserved1" title='rr_descr::rd_reserved1' data-ref="rr_descr::rd_reserved1" data-ref-filename="rr_descr..rd_reserved1">rd_reserved1</dfn>;</td></tr>
<tr><th id="432">432</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr_descr::rd_buffer_addr" title='rr_descr::rd_buffer_addr' data-ref="rr_descr::rd_buffer_addr" data-ref-filename="rr_descr..rd_buffer_addr">rd_buffer_addr</dfn>;</td></tr>
<tr><th id="433">433</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr_descr::rd_reserved2" title='rr_descr::rd_reserved2' data-ref="rr_descr::rd_reserved2" data-ref-filename="rr_descr..rd_reserved2">rd_reserved2</dfn>;</td></tr>
<tr><th id="434">434</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="rr_descr::rd_length" title='rr_descr::rd_length' data-ref="rr_descr::rd_length" data-ref-filename="rr_descr..rd_length">rd_length</dfn>;</td></tr>
<tr><th id="435">435</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="rr_descr::rd_ring" title='rr_descr::rd_ring' data-ref="rr_descr::rd_ring" data-ref-filename="rr_descr..rd_ring">rd_ring</dfn>;</td></tr>
<tr><th id="436">436</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="rr_descr::rd_control" title='rr_descr::rd_control' data-ref="rr_descr::rd_control" data-ref-filename="rr_descr..rd_control">rd_control</dfn>;</td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/RR_CT_TX_IPCKSUM" data-ref="_M/RR_CT_TX_IPCKSUM">RR_CT_TX_IPCKSUM</dfn>   0x04</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/RR_CT_PACKET_END" data-ref="_M/RR_CT_PACKET_END">RR_CT_PACKET_END</dfn>   0x08</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/RR_CT_PACKET_START" data-ref="_M/RR_CT_PACKET_START">RR_CT_PACKET_START</dfn> 0x10</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/RR_CT_INTERRUPT" data-ref="_M/RR_CT_INTERRUPT">RR_CT_INTERRUPT</dfn>	   0x20</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/RR_CT_SHORT_BURST" data-ref="_M/RR_CT_SHORT_BURST">RR_CT_SHORT_BURST</dfn>  0x40</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/RR_CT_SAME_IFIELD" data-ref="_M/RR_CT_SAME_IFIELD">RR_CT_SAME_IFIELD</dfn>  0x80</u></td></tr>
<tr><th id="443">443</th><td>};</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><i>/*</i></td></tr>
<tr><th id="446">446</th><td><i> * Long scatter/gather descriptor -- similar to above descriptor,</i></td></tr>
<tr><th id="447">447</th><td><i> * but closer to RR's Assist register layout, so that it can just</i></td></tr>
<tr><th id="448">448</th><td><i> * be DMA'ed into the NIC, and let loose.  Required by Runcode v. 2</i></td></tr>
<tr><th id="449">449</th><td><i> * and greater.</i></td></tr>
<tr><th id="450">450</th><td><i> */</i></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><b>struct</b> <dfn class="type def" id="rr2_descr" title='rr2_descr' data-ref="rr2_descr" data-ref-filename="rr2_descr">rr2_descr</dfn> {</td></tr>
<tr><th id="453">453</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr2_descr::rd_reserved1" title='rr2_descr::rd_reserved1' data-ref="rr2_descr::rd_reserved1" data-ref-filename="rr2_descr..rd_reserved1">rd_reserved1</dfn>;</td></tr>
<tr><th id="454">454</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr2_descr::rd_buffer_addr" title='rr2_descr::rd_buffer_addr' data-ref="rr2_descr::rd_buffer_addr" data-ref-filename="rr2_descr..rd_buffer_addr">rd_buffer_addr</dfn>;</td></tr>
<tr><th id="455">455</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr2_descr::rd_reserved2" title='rr2_descr::rd_reserved2' data-ref="rr2_descr::rd_reserved2" data-ref-filename="rr2_descr..rd_reserved2">rd_reserved2</dfn>;</td></tr>
<tr><th id="456">456</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="rr2_descr::rd_length" title='rr2_descr::rd_length' data-ref="rr2_descr::rd_length" data-ref-filename="rr2_descr..rd_length">rd_length</dfn>;</td></tr>
<tr><th id="457">457</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="rr2_descr::rd_reserved3" title='rr2_descr::rd_reserved3' data-ref="rr2_descr::rd_reserved3" data-ref-filename="rr2_descr..rd_reserved3">rd_reserved3</dfn>;</td></tr>
<tr><th id="458">458</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="rr2_descr::rd_control" title='rr2_descr::rd_control' data-ref="rr2_descr::rd_control" data-ref-filename="rr2_descr..rd_control">rd_control</dfn>;</td></tr>
<tr><th id="459">459</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr2_descr::rd_dma_state" title='rr2_descr::rd_dma_state' data-ref="rr2_descr::rd_dma_state" data-ref-filename="rr2_descr..rd_dma_state">rd_dma_state</dfn>;</td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/RR_DM_TX" data-ref="_M/RR_DM_TX">RR_DM_TX</dfn>	0x00606   /* swap code for dma_state on tx */</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/RR_DM_RX" data-ref="_M/RR_DM_RX">RR_DM_RX</dfn>	0x20606   /* swap code for dma_state on rx */</u></td></tr>
<tr><th id="462">462</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr2_descr::rd_reserved4" title='rr2_descr::rd_reserved4' data-ref="rr2_descr::rd_reserved4" data-ref-filename="rr2_descr..rd_reserved4">rd_reserved4</dfn>;</td></tr>
<tr><th id="463">463</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr2_descr::rd_pkt_length" title='rr2_descr::rd_pkt_length' data-ref="rr2_descr::rd_pkt_length" data-ref-filename="rr2_descr..rd_pkt_length">rd_pkt_length</dfn>;</td></tr>
<tr><th id="464">464</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr2_descr::rd_reserved5" title='rr2_descr::rd_reserved5' data-ref="rr2_descr::rd_reserved5" data-ref-filename="rr2_descr..rd_reserved5">rd_reserved5</dfn>;</td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/RR2_CT_INTERRUPT" data-ref="_M/RR2_CT_INTERRUPT">RR2_CT_INTERRUPT</dfn>    0x02</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/RR2_CT_TX_IPCKSUM" data-ref="_M/RR2_CT_TX_IPCKSUM">RR2_CT_TX_IPCKSUM</dfn>   0x04</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/RR2_CT_PACKET_END" data-ref="_M/RR2_CT_PACKET_END">RR2_CT_PACKET_END</dfn>   0x08</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/RR2_CT_PACKET_START" data-ref="_M/RR2_CT_PACKET_START">RR2_CT_PACKET_START</dfn> 0x10</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/RR2_CT_RING_OUT" data-ref="_M/RR2_CT_RING_OUT">RR2_CT_RING_OUT</dfn>     0x20</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/RR2_CT_SHORT_BURST" data-ref="_M/RR2_CT_SHORT_BURST">RR2_CT_SHORT_BURST</dfn>  0x40</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/RR2_CT_SAME_IFIELD" data-ref="_M/RR2_CT_SAME_IFIELD">RR2_CT_SAME_IFIELD</dfn>  0x80</u></td></tr>
<tr><th id="472">472</th><td>};</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i>/*</i></td></tr>
<tr><th id="475">475</th><td><i> * Ring control structure -- points to array of buffer descriptors</i></td></tr>
<tr><th id="476">476</th><td><i> */</i></td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><b>struct</b> <dfn class="type def" id="rr_ring_ctl" title='rr_ring_ctl' data-ref="rr_ring_ctl" data-ref-filename="rr_ring_ctl">rr_ring_ctl</dfn> {</td></tr>
<tr><th id="479">479</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr_ring_ctl::rr_reserved1" title='rr_ring_ctl::rr_reserved1' data-ref="rr_ring_ctl::rr_reserved1" data-ref-filename="rr_ring_ctl..rr_reserved1">rr_reserved1</dfn>;</td></tr>
<tr><th id="480">480</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr_ring_ctl::rr_ring_addr" title='rr_ring_ctl::rr_ring_addr' data-ref="rr_ring_ctl::rr_ring_addr" data-ref-filename="rr_ring_ctl..rr_ring_addr">rr_ring_addr</dfn>;	<i>/* pointer to array of s/g descrs */</i></td></tr>
<tr><th id="481">481</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="rr_ring_ctl::rr_entries" title='rr_ring_ctl::rr_entries' data-ref="rr_ring_ctl::rr_entries" data-ref-filename="rr_ring_ctl..rr_entries">rr_entries</dfn>;</td></tr>
<tr><th id="482">482</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="rr_ring_ctl::rr_free_bufs" title='rr_ring_ctl::rr_free_bufs' data-ref="rr_ring_ctl::rr_free_bufs" data-ref-filename="rr_ring_ctl..rr_free_bufs">rr_free_bufs</dfn>;</td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/RR_RR_DONT_COMPLAIN" data-ref="_M/RR_RR_DONT_COMPLAIN">RR_RR_DONT_COMPLAIN</dfn>	0xff	/* disable free_bufs warning */</u></td></tr>
<tr><th id="484">484</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>	<dfn class="decl field" id="rr_ring_ctl::rr_entry_size" title='rr_ring_ctl::rr_entry_size' data-ref="rr_ring_ctl::rr_entry_size" data-ref-filename="rr_ring_ctl..rr_entry_size">rr_entry_size</dfn>;</td></tr>
<tr><th id="485">485</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="rr_ring_ctl::rr_prod_index" title='rr_ring_ctl::rr_prod_index' data-ref="rr_ring_ctl::rr_prod_index" data-ref-filename="rr_ring_ctl..rr_prod_index">rr_prod_index</dfn>;</td></tr>
<tr><th id="486">486</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="rr_ring_ctl::rr_mode" title='rr_ring_ctl::rr_mode' data-ref="rr_ring_ctl::rr_mode" data-ref-filename="rr_ring_ctl..rr_mode">rr_mode</dfn>;</td></tr>
<tr><th id="487">487</th><td>	<i>/* XXX:  Picture in docs is right, description is wrong */</i></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/RR_RR_CHARACTER" data-ref="_M/RR_RR_CHARACTER">RR_RR_CHARACTER</dfn>	0x01	/* character mode interface */</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/RR_RR_SEPARATE" data-ref="_M/RR_RR_SEPARATE">RR_RR_SEPARATE</dfn>	0x02	/* separate headers from data */</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/RR_RR_CHECKSUM" data-ref="_M/RR_RR_CHECKSUM">RR_RR_CHECKSUM</dfn>	0x04	/* doing IP checksums (requires IP on) */</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/RR_RR_IP" data-ref="_M/RR_RR_IP">RR_RR_IP</dfn>	0x08	/* receiving IP packets to this ring */</u></td></tr>
<tr><th id="492">492</th><td>};</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><i>/* Statistics block, for now, undifferentiated. */</i></td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><b>struct</b> <dfn class="type def" id="rr_stats" title='rr_stats' data-ref="rr_stats" data-ref-filename="rr_stats">rr_stats</dfn> {</td></tr>
<tr><th id="497">497</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr_stats::rs_stats" title='rr_stats::rs_stats' data-ref="rr_stats::rs_stats" data-ref-filename="rr_stats..rs_stats">rs_stats</dfn>[<var>128</var>];</td></tr>
<tr><th id="498">498</th><td>};</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><i>/*</i></td></tr>
<tr><th id="501">501</th><td><i> * General information block</i></td></tr>
<tr><th id="502">502</th><td><i> */</i></td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td><b>struct</b> <dfn class="type def" id="rr_gen_info" title='rr_gen_info' data-ref="rr_gen_info" data-ref-filename="rr_gen_info">rr_gen_info</dfn> {</td></tr>
<tr><th id="505">505</th><td>	<b>struct</b> <a class="type" href="#rr_stats" title='rr_stats' data-ref="rr_stats" data-ref-filename="rr_stats">rr_stats</a>		<dfn class="decl field" id="rr_gen_info::ri_stats" title='rr_gen_info::ri_stats' data-ref="rr_gen_info::ri_stats" data-ref-filename="rr_gen_info..ri_stats">ri_stats</dfn>;</td></tr>
<tr><th id="506">506</th><td>	<b>struct</b> <a class="type" href="#rr_ring_ctl" title='rr_ring_ctl' data-ref="rr_ring_ctl" data-ref-filename="rr_ring_ctl">rr_ring_ctl</a>	<dfn class="decl field" id="rr_gen_info::ri_event_ring_ctl" title='rr_gen_info::ri_event_ring_ctl' data-ref="rr_gen_info::ri_event_ring_ctl" data-ref-filename="rr_gen_info..ri_event_ring_ctl">ri_event_ring_ctl</dfn>;</td></tr>
<tr><th id="507">507</th><td>	<b>struct</b> <a class="type" href="#rr_ring_ctl" title='rr_ring_ctl' data-ref="rr_ring_ctl" data-ref-filename="rr_ring_ctl">rr_ring_ctl</a>	<dfn class="decl field" id="rr_gen_info::ri_cmd_ring_ctl" title='rr_gen_info::ri_cmd_ring_ctl' data-ref="rr_gen_info::ri_cmd_ring_ctl" data-ref-filename="rr_gen_info..ri_cmd_ring_ctl">ri_cmd_ring_ctl</dfn>;</td></tr>
<tr><th id="508">508</th><td>	<b>struct</b> <a class="type" href="#rr_ring_ctl" title='rr_ring_ctl' data-ref="rr_ring_ctl" data-ref-filename="rr_ring_ctl">rr_ring_ctl</a>	<dfn class="decl field" id="rr_gen_info::ri_send_ring_ctl" title='rr_gen_info::ri_send_ring_ctl' data-ref="rr_gen_info::ri_send_ring_ctl" data-ref-filename="rr_gen_info..ri_send_ring_ctl">ri_send_ring_ctl</dfn>;</td></tr>
<tr><th id="509">509</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="rr_gen_info::ri_reserved1" title='rr_gen_info::ri_reserved1' data-ref="rr_gen_info::ri_reserved1" data-ref-filename="rr_gen_info..ri_reserved1">ri_reserved1</dfn>[<var>464</var>];</td></tr>
<tr><th id="510">510</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="rr_gen_info::ri_nic_trace" title='rr_gen_info::ri_nic_trace' data-ref="rr_gen_info::ri_nic_trace" data-ref-filename="rr_gen_info..ri_nic_trace">ri_nic_trace</dfn>[<var>3072</var>];</td></tr>
<tr><th id="511">511</th><td>};</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><i>/*</i></td></tr>
<tr><th id="514">514</th><td><i> * A few constants:</i></td></tr>
<tr><th id="515">515</th><td><i> */</i></td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/RR_DMA_BOUNDARY" data-ref="_M/RR_DMA_BOUNDARY">RR_DMA_BOUNDARY</dfn>	(64 * 1024)	/* can't cross 64K boundaries on DMA */</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/RR_DMA_MAX" data-ref="_M/RR_DMA_MAX">RR_DMA_MAX</dfn>	65535		/* maximum that can be transferred in</u></td></tr>
<tr><th id="519">519</th><td><u>					   one DMA operation */</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/RR_ULP_COUNT" data-ref="_M/RR_ULP_COUNT">RR_ULP_COUNT</dfn>	256		/* number of possible ULPs */</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/RR_INIT_CMD" data-ref="_M/RR_INIT_CMD">RR_INIT_CMD</dfn>	15		/* initial command index */</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><i>/* NB:  All of the ring sizes have to be powers of two */</i></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/RR_MAX_RECV_RING" data-ref="_M/RR_MAX_RECV_RING">RR_MAX_RECV_RING</dfn>	32	/* maximum number of receive rings */</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/RR_MAX_DESCR" data-ref="_M/RR_MAX_DESCR">RR_MAX_DESCR</dfn>		256	/* maximum number of possible</u></td></tr>
<tr><th id="527">527</th><td><u>					   descriptors.  XXX:  increase</u></td></tr>
<tr><th id="528">528</th><td><u>					   with caution, as this allocates</u></td></tr>
<tr><th id="529">529</th><td><u>					   static space! */</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/RR_EVENT_RING_SIZE" data-ref="_M/RR_EVENT_RING_SIZE">RR_EVENT_RING_SIZE</dfn>	128	/* why not go for it? */</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/RR_SEND_RING_SIZE" data-ref="_M/RR_SEND_RING_SIZE">RR_SEND_RING_SIZE</dfn>	32	/* firmware restriction! */</u></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/RR_SNAP_RECV_RING_SIZE" data-ref="_M/RR_SNAP_RECV_RING_SIZE">RR_SNAP_RECV_RING_SIZE</dfn>	32	/* seems to work */</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/RR_FP_RECV_RING_SIZE" data-ref="_M/RR_FP_RECV_RING_SIZE">RR_FP_RECV_RING_SIZE</dfn>	32	/* seems to work */</u></td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/RR2_SEND_RING_SIZE" data-ref="_M/RR2_SEND_RING_SIZE">RR2_SEND_RING_SIZE</dfn>	16	/* firmware restriction! */</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/RR2_SNAP_RECV_RING_SIZE" data-ref="_M/RR2_SNAP_RECV_RING_SIZE">RR2_SNAP_RECV_RING_SIZE</dfn>	16	/* firmware restriction! */</u></td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/RR_MAX_SEND_RING_SIZE" data-ref="_M/RR_MAX_SEND_RING_SIZE">RR_MAX_SEND_RING_SIZE</dfn>	uimax(RR_SEND_RING_SIZE, RR2_SEND_RING_SIZE)</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/RR_MAX_SNAP_RECV_RING_SIZE" data-ref="_M/RR_MAX_SNAP_RECV_RING_SIZE">RR_MAX_SNAP_RECV_RING_SIZE</dfn>	\</u></td></tr>
<tr><th id="541">541</th><td><u>		uimax(RR_SNAP_RECV_RING_SIZE, RR_SNAP_RECV_RING_SIZE)</u></td></tr>
<tr><th id="542">542</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='rrunner.c.html'>netbsd/sys/dev/ic/rrunner.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
