

================================================================
== Vivado HLS Report for 'accel_in_circle'
================================================================
* Date:           Thu Jun 11 17:41:52 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fidelta_apint
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       46|       46| 0.460 us | 0.460 us |   46|   46|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mainloop  |       33|       33|        20|          1|          1|    15|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 29 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 9 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%instate_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %instate_V)"   --->   Operation 34 'read' 'instate_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%indata_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %indata_V)"   --->   Operation 35 'read' 'indata_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_5 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %instate_V_read, i32 3, i32 63)"   --->   Operation 36 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indata_V1 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %indata_V_read, i32 6, i32 63)"   --->   Operation 37 'partselect' 'indata_V1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = zext i58 %indata_V1 to i64"   --->   Operation 38 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512* %gmem1, i64 %empty"   --->   Operation 39 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [7/7] (7.30ns)   --->   "%gmem1_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem1_addr, i32 15)" [incircle.cpp:57]   --->   Operation 40 'readreq' 'gmem1_addr_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i61 %tmp_5 to i64" [incircle.cpp:58]   --->   Operation 41 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64* %gmem0, i64 %zext_ln58" [incircle.cpp:58]   --->   Operation 42 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [7/7] (7.30ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr, i32 15)" [incircle.cpp:58]   --->   Operation 43 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 44 [6/7] (7.30ns)   --->   "%gmem1_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem1_addr, i32 15)" [incircle.cpp:57]   --->   Operation 44 'readreq' 'gmem1_addr_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 45 [6/7] (7.30ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr, i32 15)" [incircle.cpp:58]   --->   Operation 45 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 46 [5/7] (7.30ns)   --->   "%gmem1_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem1_addr, i32 15)" [incircle.cpp:57]   --->   Operation 46 'readreq' 'gmem1_addr_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 47 [5/7] (7.30ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr, i32 15)" [incircle.cpp:58]   --->   Operation 47 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 48 [4/7] (7.30ns)   --->   "%gmem1_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem1_addr, i32 15)" [incircle.cpp:57]   --->   Operation 48 'readreq' 'gmem1_addr_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 49 [4/7] (7.30ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr, i32 15)" [incircle.cpp:58]   --->   Operation 49 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 50 [3/7] (7.30ns)   --->   "%gmem1_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem1_addr, i32 15)" [incircle.cpp:57]   --->   Operation 50 'readreq' 'gmem1_addr_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 51 [3/7] (7.30ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr, i32 15)" [incircle.cpp:58]   --->   Operation 51 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 52 [2/7] (7.30ns)   --->   "%gmem1_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem1_addr, i32 15)" [incircle.cpp:57]   --->   Operation 52 'readreq' 'gmem1_addr_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 53 [2/7] (7.30ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr, i32 15)" [incircle.cpp:58]   --->   Operation 53 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem0), !map !66"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem1), !map !72"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @accel_in_circle_str) nounwind"   --->   Operation 56 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem0, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 15, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [incircle.cpp:36]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem1, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 15, [6 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [incircle.cpp:37]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %instate_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [incircle.cpp:39]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %indata_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [incircle.cpp:40]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [incircle.cpp:41]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/7] (7.30ns)   --->   "%gmem1_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem1_addr, i32 15)" [incircle.cpp:57]   --->   Operation 62 'readreq' 'gmem1_addr_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 63 [1/7] (7.30ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr, i32 15)" [incircle.cpp:58]   --->   Operation 63 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 64 [1/1] (7.30ns)   --->   "%p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %gmem0_addr, i32 15)" [incircle.cpp:89]   --->   Operation 64 'writereq' 'p_wr_req' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [1/1] (0.60ns)   --->   "br label %0" [incircle.cpp:53]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.65>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %arrayctor.loop1.preheader ], [ %i, %mainloop ]"   --->   Operation 66 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.65ns)   --->   "%icmp_ln53 = icmp eq i4 %i_0, -1" [incircle.cpp:53]   --->   Operation 67 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)"   --->   Operation 68 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.33ns)   --->   "%i = add i4 %i_0, 1" [incircle.cpp:53]   --->   Operation 69 'add' 'i' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %1, label %mainloop" [incircle.cpp:53]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 71 [1/1] (7.30ns)   --->   "%gmem1_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem1_addr)" [incircle.cpp:57]   --->   Operation 71 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln53)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %gmem1_addr_read to i32" [incircle.cpp:67]   --->   Operation 72 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_0_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 32, i32 63)" [incircle.cpp:67]   --->   Operation 73 'partselect' 'p_Result_0_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_0_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 64, i32 95)" [incircle.cpp:67]   --->   Operation 74 'partselect' 'p_Result_0_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_0_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 96, i32 127)" [incircle.cpp:67]   --->   Operation 75 'partselect' 'p_Result_0_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_0_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 128, i32 159)" [incircle.cpp:67]   --->   Operation 76 'partselect' 'p_Result_0_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_0_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 160, i32 191)" [incircle.cpp:67]   --->   Operation 77 'partselect' 'p_Result_0_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_0_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 192, i32 223)" [incircle.cpp:67]   --->   Operation 78 'partselect' 'p_Result_0_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_0_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 224, i32 255)" [incircle.cpp:67]   --->   Operation 79 'partselect' 'p_Result_0_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 256, i32 287)" [incircle.cpp:67]   --->   Operation 80 'partselect' 'p_Result_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_1_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 288, i32 319)" [incircle.cpp:67]   --->   Operation 81 'partselect' 'p_Result_1_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_1_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 320, i32 351)" [incircle.cpp:67]   --->   Operation 82 'partselect' 'p_Result_1_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_1_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 352, i32 383)" [incircle.cpp:67]   --->   Operation 83 'partselect' 'p_Result_1_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_1_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 384, i32 415)" [incircle.cpp:67]   --->   Operation 84 'partselect' 'p_Result_1_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_1_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 416, i32 447)" [incircle.cpp:67]   --->   Operation 85 'partselect' 'p_Result_1_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_1_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 448, i32 479)" [incircle.cpp:67]   --->   Operation 86 'partselect' 'p_Result_1_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_1_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %gmem1_addr_read, i32 480, i32 511)" [incircle.cpp:67]   --->   Operation 87 'partselect' 'p_Result_1_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.14>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%data_0_0 = bitcast i32 %trunc_ln647 to float" [incircle.cpp:68]   --->   Operation 88 'bitcast' 'data_0_0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%data_0_1 = bitcast i32 %p_Result_0_1 to float" [incircle.cpp:68]   --->   Operation 89 'bitcast' 'data_0_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%data_0_2 = bitcast i32 %p_Result_0_2 to float" [incircle.cpp:68]   --->   Operation 90 'bitcast' 'data_0_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%data_0_3 = bitcast i32 %p_Result_0_3 to float" [incircle.cpp:68]   --->   Operation 91 'bitcast' 'data_0_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%data_0_4 = bitcast i32 %p_Result_0_4 to float" [incircle.cpp:68]   --->   Operation 92 'bitcast' 'data_0_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%data_0_5 = bitcast i32 %p_Result_0_5 to float" [incircle.cpp:68]   --->   Operation 93 'bitcast' 'data_0_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%data_0_6 = bitcast i32 %p_Result_0_6 to float" [incircle.cpp:68]   --->   Operation 94 'bitcast' 'data_0_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%data_0_7 = bitcast i32 %p_Result_0_7 to float" [incircle.cpp:68]   --->   Operation 95 'bitcast' 'data_0_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%data_1_0 = bitcast i32 %p_Result_1 to float" [incircle.cpp:68]   --->   Operation 96 'bitcast' 'data_1_0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%data_1_1 = bitcast i32 %p_Result_1_1 to float" [incircle.cpp:68]   --->   Operation 97 'bitcast' 'data_1_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%data_1_2 = bitcast i32 %p_Result_1_2 to float" [incircle.cpp:68]   --->   Operation 98 'bitcast' 'data_1_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%data_1_3 = bitcast i32 %p_Result_1_3 to float" [incircle.cpp:68]   --->   Operation 99 'bitcast' 'data_1_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%data_1_4 = bitcast i32 %p_Result_1_4 to float" [incircle.cpp:68]   --->   Operation 100 'bitcast' 'data_1_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%data_1_5 = bitcast i32 %p_Result_1_5 to float" [incircle.cpp:68]   --->   Operation 101 'bitcast' 'data_1_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%data_1_6 = bitcast i32 %p_Result_1_6 to float" [incircle.cpp:68]   --->   Operation 102 'bitcast' 'data_1_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%data_1_7 = bitcast i32 %p_Result_1_7 to float" [incircle.cpp:68]   --->   Operation 103 'bitcast' 'data_1_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 104 [3/3] (6.14ns)   --->   "%xda = fsub float %data_0_2, %data_0_0" [incircle.cpp:14->incircle.cpp:82]   --->   Operation 104 'fsub' 'xda' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [3/3] (6.14ns)   --->   "%xdb = fsub float %data_0_4, %data_0_0" [incircle.cpp:15->incircle.cpp:82]   --->   Operation 105 'fsub' 'xdb' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [3/3] (6.14ns)   --->   "%xdc = fsub float %data_0_6, %data_0_0" [incircle.cpp:16->incircle.cpp:82]   --->   Operation 106 'fsub' 'xdc' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [3/3] (6.14ns)   --->   "%yda = fsub float %data_0_3, %data_0_1" [incircle.cpp:17->incircle.cpp:82]   --->   Operation 107 'fsub' 'yda' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [3/3] (6.14ns)   --->   "%ydb = fsub float %data_0_5, %data_0_1" [incircle.cpp:18->incircle.cpp:82]   --->   Operation 108 'fsub' 'ydb' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [3/3] (6.14ns)   --->   "%ydc = fsub float %data_0_7, %data_0_1" [incircle.cpp:19->incircle.cpp:82]   --->   Operation 109 'fsub' 'ydc' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [3/3] (6.14ns)   --->   "%xda_1 = fsub float %data_1_2, %data_1_0" [incircle.cpp:14->incircle.cpp:82]   --->   Operation 110 'fsub' 'xda_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [3/3] (6.14ns)   --->   "%xdb_1 = fsub float %data_1_4, %data_1_0" [incircle.cpp:15->incircle.cpp:82]   --->   Operation 111 'fsub' 'xdb_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [3/3] (6.14ns)   --->   "%xdc_1 = fsub float %data_1_6, %data_1_0" [incircle.cpp:16->incircle.cpp:82]   --->   Operation 112 'fsub' 'xdc_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [3/3] (6.14ns)   --->   "%yda_1 = fsub float %data_1_3, %data_1_1" [incircle.cpp:17->incircle.cpp:82]   --->   Operation 113 'fsub' 'yda_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [3/3] (6.14ns)   --->   "%ydb_1 = fsub float %data_1_5, %data_1_1" [incircle.cpp:18->incircle.cpp:82]   --->   Operation 114 'fsub' 'ydb_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [3/3] (6.14ns)   --->   "%ydc_1 = fsub float %data_1_7, %data_1_1" [incircle.cpp:19->incircle.cpp:82]   --->   Operation 115 'fsub' 'ydc_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.14>
ST_12 : Operation 116 [2/3] (6.14ns)   --->   "%xda = fsub float %data_0_2, %data_0_0" [incircle.cpp:14->incircle.cpp:82]   --->   Operation 116 'fsub' 'xda' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [2/3] (6.14ns)   --->   "%xdb = fsub float %data_0_4, %data_0_0" [incircle.cpp:15->incircle.cpp:82]   --->   Operation 117 'fsub' 'xdb' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [2/3] (6.14ns)   --->   "%xdc = fsub float %data_0_6, %data_0_0" [incircle.cpp:16->incircle.cpp:82]   --->   Operation 118 'fsub' 'xdc' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [2/3] (6.14ns)   --->   "%yda = fsub float %data_0_3, %data_0_1" [incircle.cpp:17->incircle.cpp:82]   --->   Operation 119 'fsub' 'yda' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [2/3] (6.14ns)   --->   "%ydb = fsub float %data_0_5, %data_0_1" [incircle.cpp:18->incircle.cpp:82]   --->   Operation 120 'fsub' 'ydb' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [2/3] (6.14ns)   --->   "%ydc = fsub float %data_0_7, %data_0_1" [incircle.cpp:19->incircle.cpp:82]   --->   Operation 121 'fsub' 'ydc' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [2/3] (6.14ns)   --->   "%xda_1 = fsub float %data_1_2, %data_1_0" [incircle.cpp:14->incircle.cpp:82]   --->   Operation 122 'fsub' 'xda_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [2/3] (6.14ns)   --->   "%xdb_1 = fsub float %data_1_4, %data_1_0" [incircle.cpp:15->incircle.cpp:82]   --->   Operation 123 'fsub' 'xdb_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [2/3] (6.14ns)   --->   "%xdc_1 = fsub float %data_1_6, %data_1_0" [incircle.cpp:16->incircle.cpp:82]   --->   Operation 124 'fsub' 'xdc_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [2/3] (6.14ns)   --->   "%yda_1 = fsub float %data_1_3, %data_1_1" [incircle.cpp:17->incircle.cpp:82]   --->   Operation 125 'fsub' 'yda_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [2/3] (6.14ns)   --->   "%ydb_1 = fsub float %data_1_5, %data_1_1" [incircle.cpp:18->incircle.cpp:82]   --->   Operation 126 'fsub' 'ydb_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [2/3] (6.14ns)   --->   "%ydc_1 = fsub float %data_1_7, %data_1_1" [incircle.cpp:19->incircle.cpp:82]   --->   Operation 127 'fsub' 'ydc_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.14>
ST_13 : Operation 128 [1/3] (6.14ns)   --->   "%xda = fsub float %data_0_2, %data_0_0" [incircle.cpp:14->incircle.cpp:82]   --->   Operation 128 'fsub' 'xda' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/3] (6.14ns)   --->   "%xdb = fsub float %data_0_4, %data_0_0" [incircle.cpp:15->incircle.cpp:82]   --->   Operation 129 'fsub' 'xdb' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/3] (6.14ns)   --->   "%xdc = fsub float %data_0_6, %data_0_0" [incircle.cpp:16->incircle.cpp:82]   --->   Operation 130 'fsub' 'xdc' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/3] (6.14ns)   --->   "%yda = fsub float %data_0_3, %data_0_1" [incircle.cpp:17->incircle.cpp:82]   --->   Operation 131 'fsub' 'yda' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/3] (6.14ns)   --->   "%ydb = fsub float %data_0_5, %data_0_1" [incircle.cpp:18->incircle.cpp:82]   --->   Operation 132 'fsub' 'ydb' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/3] (6.14ns)   --->   "%ydc = fsub float %data_0_7, %data_0_1" [incircle.cpp:19->incircle.cpp:82]   --->   Operation 133 'fsub' 'ydc' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/3] (6.14ns)   --->   "%xda_1 = fsub float %data_1_2, %data_1_0" [incircle.cpp:14->incircle.cpp:82]   --->   Operation 134 'fsub' 'xda_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/3] (6.14ns)   --->   "%xdb_1 = fsub float %data_1_4, %data_1_0" [incircle.cpp:15->incircle.cpp:82]   --->   Operation 135 'fsub' 'xdb_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/3] (6.14ns)   --->   "%xdc_1 = fsub float %data_1_6, %data_1_0" [incircle.cpp:16->incircle.cpp:82]   --->   Operation 136 'fsub' 'xdc_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/3] (6.14ns)   --->   "%yda_1 = fsub float %data_1_3, %data_1_1" [incircle.cpp:17->incircle.cpp:82]   --->   Operation 137 'fsub' 'yda_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/3] (6.14ns)   --->   "%ydb_1 = fsub float %data_1_5, %data_1_1" [incircle.cpp:18->incircle.cpp:82]   --->   Operation 138 'fsub' 'ydb_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/3] (6.14ns)   --->   "%ydc_1 = fsub float %data_1_7, %data_1_1" [incircle.cpp:19->incircle.cpp:82]   --->   Operation 139 'fsub' 'ydc_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.90>
ST_14 : Operation 140 [2/2] (4.90ns)   --->   "%tmp_i = fmul float %xda, %xda" [incircle.cpp:20->incircle.cpp:82]   --->   Operation 140 'fmul' 'tmp_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [2/2] (4.90ns)   --->   "%tmp_1_i = fmul float %yda, %yda" [incircle.cpp:20->incircle.cpp:82]   --->   Operation 141 'fmul' 'tmp_1_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [2/2] (4.90ns)   --->   "%tmp_2_i = fmul float %xdb, %xdb" [incircle.cpp:21->incircle.cpp:82]   --->   Operation 142 'fmul' 'tmp_2_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [2/2] (4.90ns)   --->   "%tmp_3_i = fmul float %ydb, %ydb" [incircle.cpp:21->incircle.cpp:82]   --->   Operation 143 'fmul' 'tmp_3_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [2/2] (4.90ns)   --->   "%tmp_4_i = fmul float %xdc, %xdc" [incircle.cpp:22->incircle.cpp:82]   --->   Operation 144 'fmul' 'tmp_4_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [2/2] (4.90ns)   --->   "%tmp_5_i = fmul float %ydc, %ydc" [incircle.cpp:22->incircle.cpp:82]   --->   Operation 145 'fmul' 'tmp_5_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [2/2] (4.90ns)   --->   "%tmp_6_i = fmul float %xdb, %ydc" [incircle.cpp:25->incircle.cpp:82]   --->   Operation 146 'fmul' 'tmp_6_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [2/2] (4.90ns)   --->   "%tmp_7_i = fmul float %xdc, %ydb" [incircle.cpp:25->incircle.cpp:82]   --->   Operation 147 'fmul' 'tmp_7_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [2/2] (4.90ns)   --->   "%tmp_8_i = fmul float %xda, %ydc" [incircle.cpp:26->incircle.cpp:82]   --->   Operation 148 'fmul' 'tmp_8_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [2/2] (4.90ns)   --->   "%tmp_9_i = fmul float %xdc, %yda" [incircle.cpp:26->incircle.cpp:82]   --->   Operation 149 'fmul' 'tmp_9_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [2/2] (4.90ns)   --->   "%tmp_i_9 = fmul float %xda, %ydb" [incircle.cpp:27->incircle.cpp:82]   --->   Operation 150 'fmul' 'tmp_i_9' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [2/2] (4.90ns)   --->   "%tmp_10_i = fmul float %xdb, %yda" [incircle.cpp:27->incircle.cpp:82]   --->   Operation 151 'fmul' 'tmp_10_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [2/2] (4.90ns)   --->   "%tmp_i1 = fmul float %xda_1, %xda_1" [incircle.cpp:20->incircle.cpp:82]   --->   Operation 152 'fmul' 'tmp_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [2/2] (4.90ns)   --->   "%tmp_1_i1 = fmul float %yda_1, %yda_1" [incircle.cpp:20->incircle.cpp:82]   --->   Operation 153 'fmul' 'tmp_1_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [2/2] (4.90ns)   --->   "%tmp_2_i1 = fmul float %xdb_1, %xdb_1" [incircle.cpp:21->incircle.cpp:82]   --->   Operation 154 'fmul' 'tmp_2_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [2/2] (4.90ns)   --->   "%tmp_3_i1 = fmul float %ydb_1, %ydb_1" [incircle.cpp:21->incircle.cpp:82]   --->   Operation 155 'fmul' 'tmp_3_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [2/2] (4.90ns)   --->   "%tmp_4_i1 = fmul float %xdc_1, %xdc_1" [incircle.cpp:22->incircle.cpp:82]   --->   Operation 156 'fmul' 'tmp_4_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [2/2] (4.90ns)   --->   "%tmp_5_i1 = fmul float %ydc_1, %ydc_1" [incircle.cpp:22->incircle.cpp:82]   --->   Operation 157 'fmul' 'tmp_5_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [2/2] (4.90ns)   --->   "%tmp_6_i1 = fmul float %xdb_1, %ydc_1" [incircle.cpp:25->incircle.cpp:82]   --->   Operation 158 'fmul' 'tmp_6_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [2/2] (4.90ns)   --->   "%tmp_7_i1 = fmul float %xdc_1, %ydb_1" [incircle.cpp:25->incircle.cpp:82]   --->   Operation 159 'fmul' 'tmp_7_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [2/2] (4.90ns)   --->   "%tmp_8_i1 = fmul float %xda_1, %ydc_1" [incircle.cpp:26->incircle.cpp:82]   --->   Operation 160 'fmul' 'tmp_8_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [2/2] (4.90ns)   --->   "%tmp_9_i1 = fmul float %xdc_1, %yda_1" [incircle.cpp:26->incircle.cpp:82]   --->   Operation 161 'fmul' 'tmp_9_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [2/2] (4.90ns)   --->   "%tmp_i1_10 = fmul float %xda_1, %ydb_1" [incircle.cpp:27->incircle.cpp:82]   --->   Operation 162 'fmul' 'tmp_i1_10' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [2/2] (4.90ns)   --->   "%tmp_10_i1 = fmul float %xdb_1, %yda_1" [incircle.cpp:27->incircle.cpp:82]   --->   Operation 163 'fmul' 'tmp_10_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.90>
ST_15 : Operation 164 [1/2] (4.90ns)   --->   "%tmp_i = fmul float %xda, %xda" [incircle.cpp:20->incircle.cpp:82]   --->   Operation 164 'fmul' 'tmp_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/2] (4.90ns)   --->   "%tmp_1_i = fmul float %yda, %yda" [incircle.cpp:20->incircle.cpp:82]   --->   Operation 165 'fmul' 'tmp_1_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/2] (4.90ns)   --->   "%tmp_2_i = fmul float %xdb, %xdb" [incircle.cpp:21->incircle.cpp:82]   --->   Operation 166 'fmul' 'tmp_2_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [1/2] (4.90ns)   --->   "%tmp_3_i = fmul float %ydb, %ydb" [incircle.cpp:21->incircle.cpp:82]   --->   Operation 167 'fmul' 'tmp_3_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/2] (4.90ns)   --->   "%tmp_4_i = fmul float %xdc, %xdc" [incircle.cpp:22->incircle.cpp:82]   --->   Operation 168 'fmul' 'tmp_4_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/2] (4.90ns)   --->   "%tmp_5_i = fmul float %ydc, %ydc" [incircle.cpp:22->incircle.cpp:82]   --->   Operation 169 'fmul' 'tmp_5_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/2] (4.90ns)   --->   "%tmp_6_i = fmul float %xdb, %ydc" [incircle.cpp:25->incircle.cpp:82]   --->   Operation 170 'fmul' 'tmp_6_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/2] (4.90ns)   --->   "%tmp_7_i = fmul float %xdc, %ydb" [incircle.cpp:25->incircle.cpp:82]   --->   Operation 171 'fmul' 'tmp_7_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/2] (4.90ns)   --->   "%tmp_8_i = fmul float %xda, %ydc" [incircle.cpp:26->incircle.cpp:82]   --->   Operation 172 'fmul' 'tmp_8_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/2] (4.90ns)   --->   "%tmp_9_i = fmul float %xdc, %yda" [incircle.cpp:26->incircle.cpp:82]   --->   Operation 173 'fmul' 'tmp_9_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/2] (4.90ns)   --->   "%tmp_i_9 = fmul float %xda, %ydb" [incircle.cpp:27->incircle.cpp:82]   --->   Operation 174 'fmul' 'tmp_i_9' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/2] (4.90ns)   --->   "%tmp_10_i = fmul float %xdb, %yda" [incircle.cpp:27->incircle.cpp:82]   --->   Operation 175 'fmul' 'tmp_10_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/2] (4.90ns)   --->   "%tmp_i1 = fmul float %xda_1, %xda_1" [incircle.cpp:20->incircle.cpp:82]   --->   Operation 176 'fmul' 'tmp_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/2] (4.90ns)   --->   "%tmp_1_i1 = fmul float %yda_1, %yda_1" [incircle.cpp:20->incircle.cpp:82]   --->   Operation 177 'fmul' 'tmp_1_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/2] (4.90ns)   --->   "%tmp_2_i1 = fmul float %xdb_1, %xdb_1" [incircle.cpp:21->incircle.cpp:82]   --->   Operation 178 'fmul' 'tmp_2_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [1/2] (4.90ns)   --->   "%tmp_3_i1 = fmul float %ydb_1, %ydb_1" [incircle.cpp:21->incircle.cpp:82]   --->   Operation 179 'fmul' 'tmp_3_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/2] (4.90ns)   --->   "%tmp_4_i1 = fmul float %xdc_1, %xdc_1" [incircle.cpp:22->incircle.cpp:82]   --->   Operation 180 'fmul' 'tmp_4_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/2] (4.90ns)   --->   "%tmp_5_i1 = fmul float %ydc_1, %ydc_1" [incircle.cpp:22->incircle.cpp:82]   --->   Operation 181 'fmul' 'tmp_5_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/2] (4.90ns)   --->   "%tmp_6_i1 = fmul float %xdb_1, %ydc_1" [incircle.cpp:25->incircle.cpp:82]   --->   Operation 182 'fmul' 'tmp_6_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [1/2] (4.90ns)   --->   "%tmp_7_i1 = fmul float %xdc_1, %ydb_1" [incircle.cpp:25->incircle.cpp:82]   --->   Operation 183 'fmul' 'tmp_7_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 184 [1/2] (4.90ns)   --->   "%tmp_8_i1 = fmul float %xda_1, %ydc_1" [incircle.cpp:26->incircle.cpp:82]   --->   Operation 184 'fmul' 'tmp_8_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 185 [1/2] (4.90ns)   --->   "%tmp_9_i1 = fmul float %xdc_1, %yda_1" [incircle.cpp:26->incircle.cpp:82]   --->   Operation 185 'fmul' 'tmp_9_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/2] (4.90ns)   --->   "%tmp_i1_10 = fmul float %xda_1, %ydb_1" [incircle.cpp:27->incircle.cpp:82]   --->   Operation 186 'fmul' 'tmp_i1_10' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/2] (4.90ns)   --->   "%tmp_10_i1 = fmul float %xdb_1, %yda_1" [incircle.cpp:27->incircle.cpp:82]   --->   Operation 187 'fmul' 'tmp_10_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.14>
ST_16 : Operation 188 [3/3] (6.14ns)   --->   "%da2da2 = fadd float %tmp_i, %tmp_1_i" [incircle.cpp:20->incircle.cpp:82]   --->   Operation 188 'fadd' 'da2da2' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [3/3] (6.14ns)   --->   "%db2db2 = fadd float %tmp_2_i, %tmp_3_i" [incircle.cpp:21->incircle.cpp:82]   --->   Operation 189 'fadd' 'db2db2' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 190 [3/3] (6.14ns)   --->   "%dc2dc2 = fadd float %tmp_4_i, %tmp_5_i" [incircle.cpp:22->incircle.cpp:82]   --->   Operation 190 'fadd' 'dc2dc2' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [3/3] (6.14ns)   --->   "%min1 = fsub float %tmp_6_i, %tmp_7_i" [incircle.cpp:25->incircle.cpp:82]   --->   Operation 191 'fsub' 'min1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 192 [3/3] (6.14ns)   --->   "%min2 = fsub float %tmp_8_i, %tmp_9_i" [incircle.cpp:26->incircle.cpp:82]   --->   Operation 192 'fsub' 'min2' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [3/3] (6.14ns)   --->   "%min3 = fsub float %tmp_i_9, %tmp_10_i" [incircle.cpp:27->incircle.cpp:82]   --->   Operation 193 'fsub' 'min3' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [3/3] (6.14ns)   --->   "%da2da2_1 = fadd float %tmp_i1, %tmp_1_i1" [incircle.cpp:20->incircle.cpp:82]   --->   Operation 194 'fadd' 'da2da2_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [3/3] (6.14ns)   --->   "%db2db2_1 = fadd float %tmp_2_i1, %tmp_3_i1" [incircle.cpp:21->incircle.cpp:82]   --->   Operation 195 'fadd' 'db2db2_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [3/3] (6.14ns)   --->   "%dc2dc2_1 = fadd float %tmp_4_i1, %tmp_5_i1" [incircle.cpp:22->incircle.cpp:82]   --->   Operation 196 'fadd' 'dc2dc2_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [3/3] (6.14ns)   --->   "%min1_1 = fsub float %tmp_6_i1, %tmp_7_i1" [incircle.cpp:25->incircle.cpp:82]   --->   Operation 197 'fsub' 'min1_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [3/3] (6.14ns)   --->   "%min2_1 = fsub float %tmp_8_i1, %tmp_9_i1" [incircle.cpp:26->incircle.cpp:82]   --->   Operation 198 'fsub' 'min2_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [3/3] (6.14ns)   --->   "%min3_1 = fsub float %tmp_i1_10, %tmp_10_i1" [incircle.cpp:27->incircle.cpp:82]   --->   Operation 199 'fsub' 'min3_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.14>
ST_17 : Operation 200 [2/3] (6.14ns)   --->   "%da2da2 = fadd float %tmp_i, %tmp_1_i" [incircle.cpp:20->incircle.cpp:82]   --->   Operation 200 'fadd' 'da2da2' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [2/3] (6.14ns)   --->   "%db2db2 = fadd float %tmp_2_i, %tmp_3_i" [incircle.cpp:21->incircle.cpp:82]   --->   Operation 201 'fadd' 'db2db2' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [2/3] (6.14ns)   --->   "%dc2dc2 = fadd float %tmp_4_i, %tmp_5_i" [incircle.cpp:22->incircle.cpp:82]   --->   Operation 202 'fadd' 'dc2dc2' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [2/3] (6.14ns)   --->   "%min1 = fsub float %tmp_6_i, %tmp_7_i" [incircle.cpp:25->incircle.cpp:82]   --->   Operation 203 'fsub' 'min1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 204 [2/3] (6.14ns)   --->   "%min2 = fsub float %tmp_8_i, %tmp_9_i" [incircle.cpp:26->incircle.cpp:82]   --->   Operation 204 'fsub' 'min2' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 205 [2/3] (6.14ns)   --->   "%min3 = fsub float %tmp_i_9, %tmp_10_i" [incircle.cpp:27->incircle.cpp:82]   --->   Operation 205 'fsub' 'min3' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [2/3] (6.14ns)   --->   "%da2da2_1 = fadd float %tmp_i1, %tmp_1_i1" [incircle.cpp:20->incircle.cpp:82]   --->   Operation 206 'fadd' 'da2da2_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [2/3] (6.14ns)   --->   "%db2db2_1 = fadd float %tmp_2_i1, %tmp_3_i1" [incircle.cpp:21->incircle.cpp:82]   --->   Operation 207 'fadd' 'db2db2_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [2/3] (6.14ns)   --->   "%dc2dc2_1 = fadd float %tmp_4_i1, %tmp_5_i1" [incircle.cpp:22->incircle.cpp:82]   --->   Operation 208 'fadd' 'dc2dc2_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [2/3] (6.14ns)   --->   "%min1_1 = fsub float %tmp_6_i1, %tmp_7_i1" [incircle.cpp:25->incircle.cpp:82]   --->   Operation 209 'fsub' 'min1_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [2/3] (6.14ns)   --->   "%min2_1 = fsub float %tmp_8_i1, %tmp_9_i1" [incircle.cpp:26->incircle.cpp:82]   --->   Operation 210 'fsub' 'min2_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [2/3] (6.14ns)   --->   "%min3_1 = fsub float %tmp_i1_10, %tmp_10_i1" [incircle.cpp:27->incircle.cpp:82]   --->   Operation 211 'fsub' 'min3_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.14>
ST_18 : Operation 212 [1/3] (6.14ns)   --->   "%da2da2 = fadd float %tmp_i, %tmp_1_i" [incircle.cpp:20->incircle.cpp:82]   --->   Operation 212 'fadd' 'da2da2' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/3] (6.14ns)   --->   "%db2db2 = fadd float %tmp_2_i, %tmp_3_i" [incircle.cpp:21->incircle.cpp:82]   --->   Operation 213 'fadd' 'db2db2' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/3] (6.14ns)   --->   "%dc2dc2 = fadd float %tmp_4_i, %tmp_5_i" [incircle.cpp:22->incircle.cpp:82]   --->   Operation 214 'fadd' 'dc2dc2' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/3] (6.14ns)   --->   "%min1 = fsub float %tmp_6_i, %tmp_7_i" [incircle.cpp:25->incircle.cpp:82]   --->   Operation 215 'fsub' 'min1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/3] (6.14ns)   --->   "%min2 = fsub float %tmp_8_i, %tmp_9_i" [incircle.cpp:26->incircle.cpp:82]   --->   Operation 216 'fsub' 'min2' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/3] (6.14ns)   --->   "%min3 = fsub float %tmp_i_9, %tmp_10_i" [incircle.cpp:27->incircle.cpp:82]   --->   Operation 217 'fsub' 'min3' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/3] (6.14ns)   --->   "%da2da2_1 = fadd float %tmp_i1, %tmp_1_i1" [incircle.cpp:20->incircle.cpp:82]   --->   Operation 218 'fadd' 'da2da2_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 219 [1/3] (6.14ns)   --->   "%db2db2_1 = fadd float %tmp_2_i1, %tmp_3_i1" [incircle.cpp:21->incircle.cpp:82]   --->   Operation 219 'fadd' 'db2db2_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 220 [1/3] (6.14ns)   --->   "%dc2dc2_1 = fadd float %tmp_4_i1, %tmp_5_i1" [incircle.cpp:22->incircle.cpp:82]   --->   Operation 220 'fadd' 'dc2dc2_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [1/3] (6.14ns)   --->   "%min1_1 = fsub float %tmp_6_i1, %tmp_7_i1" [incircle.cpp:25->incircle.cpp:82]   --->   Operation 221 'fsub' 'min1_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/3] (6.14ns)   --->   "%min2_1 = fsub float %tmp_8_i1, %tmp_9_i1" [incircle.cpp:26->incircle.cpp:82]   --->   Operation 222 'fsub' 'min2_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/3] (6.14ns)   --->   "%min3_1 = fsub float %tmp_i1_10, %tmp_10_i1" [incircle.cpp:27->incircle.cpp:82]   --->   Operation 223 'fsub' 'min3_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.90>
ST_19 : Operation 224 [2/2] (4.90ns)   --->   "%tmp_11_i = fmul float %da2da2, %min1" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 224 'fmul' 'tmp_11_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [2/2] (4.90ns)   --->   "%tmp_12_i = fmul float %db2db2, %min2" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 225 'fmul' 'tmp_12_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [2/2] (4.90ns)   --->   "%tmp_14_i = fmul float %dc2dc2, %min3" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 226 'fmul' 'tmp_14_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 227 [2/2] (4.90ns)   --->   "%tmp_11_i1 = fmul float %da2da2_1, %min1_1" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 227 'fmul' 'tmp_11_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 228 [2/2] (4.90ns)   --->   "%tmp_12_i1 = fmul float %db2db2_1, %min2_1" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 228 'fmul' 'tmp_12_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 229 [2/2] (4.90ns)   --->   "%tmp_14_i1 = fmul float %dc2dc2_1, %min3_1" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 229 'fmul' 'tmp_14_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.90>
ST_20 : Operation 230 [1/2] (4.90ns)   --->   "%tmp_11_i = fmul float %da2da2, %min1" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 230 'fmul' 'tmp_11_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 231 [1/2] (4.90ns)   --->   "%tmp_12_i = fmul float %db2db2, %min2" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 231 'fmul' 'tmp_12_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 232 [1/2] (4.90ns)   --->   "%tmp_14_i = fmul float %dc2dc2, %min3" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 232 'fmul' 'tmp_14_i' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 233 [1/2] (4.90ns)   --->   "%tmp_11_i1 = fmul float %da2da2_1, %min1_1" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 233 'fmul' 'tmp_11_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 234 [1/2] (4.90ns)   --->   "%tmp_12_i1 = fmul float %db2db2_1, %min2_1" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 234 'fmul' 'tmp_12_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 235 [1/2] (4.90ns)   --->   "%tmp_14_i1 = fmul float %dc2dc2_1, %min3_1" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 235 'fmul' 'tmp_14_i1' <Predicate = (!icmp_ln53)> <Delay = 4.90> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.14>
ST_21 : Operation 236 [3/3] (6.14ns)   --->   "%tmp_13_i = fsub float %tmp_11_i, %tmp_12_i" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 236 'fsub' 'tmp_13_i' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 237 [3/3] (6.14ns)   --->   "%tmp_13_i1 = fsub float %tmp_11_i1, %tmp_12_i1" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 237 'fsub' 'tmp_13_i1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.14>
ST_22 : Operation 238 [2/3] (6.14ns)   --->   "%tmp_13_i = fsub float %tmp_11_i, %tmp_12_i" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 238 'fsub' 'tmp_13_i' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 239 [2/3] (6.14ns)   --->   "%tmp_13_i1 = fsub float %tmp_11_i1, %tmp_12_i1" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 239 'fsub' 'tmp_13_i1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.14>
ST_23 : Operation 240 [1/3] (6.14ns)   --->   "%tmp_13_i = fsub float %tmp_11_i, %tmp_12_i" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 240 'fsub' 'tmp_13_i' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 241 [1/3] (6.14ns)   --->   "%tmp_13_i1 = fsub float %tmp_11_i1, %tmp_12_i1" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 241 'fsub' 'tmp_13_i1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.14>
ST_24 : Operation 242 [3/3] (6.14ns)   --->   "%det = fadd float %tmp_13_i, %tmp_14_i" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 242 'fadd' 'det' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 243 [3/3] (6.14ns)   --->   "%det_1 = fadd float %tmp_13_i1, %tmp_14_i1" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 243 'fadd' 'det_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.14>
ST_25 : Operation 244 [2/3] (6.14ns)   --->   "%det = fadd float %tmp_13_i, %tmp_14_i" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 244 'fadd' 'det' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 245 [2/3] (6.14ns)   --->   "%det_1 = fadd float %tmp_13_i1, %tmp_14_i1" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 245 'fadd' 'det_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 246 [1/1] (7.30ns)   --->   "%gmem0_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem0_addr)" [incircle.cpp:58]   --->   Operation 246 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln53)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 247 [1/1] (0.00ns)   --->   "%state_0_V = trunc i64 %gmem0_addr_read to i32" [incircle.cpp:76]   --->   Operation 247 'trunc' 'state_0_V' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%state_1_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %gmem0_addr_read, i32 32, i32 63)" [incircle.cpp:76]   --->   Operation 248 'partselect' 'state_1_V' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_26 : Operation 249 [1/3] (6.14ns)   --->   "%det = fadd float %tmp_13_i, %tmp_14_i" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 249 'fadd' 'det' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 250 [1/3] (6.14ns)   --->   "%det_1 = fadd float %tmp_13_i1, %tmp_14_i1" [incircle.cpp:29->incircle.cpp:82]   --->   Operation 250 'fadd' 'det_1' <Predicate = (!icmp_ln53)> <Delay = 6.14> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.09>
ST_27 : Operation 251 [1/1] (0.85ns)   --->   "%icmp_ln883 = icmp eq i32 %state_0_V, -1" [incircle.cpp:82]   --->   Operation 251 'icmp' 'icmp_ln883' <Predicate = (!icmp_ln53)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast float %det to i32" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 252 'bitcast' 'bitcast_ln30' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln30, i32 23, i32 30)" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 253 'partselect' 'tmp_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30 to i23" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 254 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 255 [1/1] (0.58ns)   --->   "%icmp_ln30 = icmp ne i8 %tmp_1, -1" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 255 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln53)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 256 [1/1] (0.75ns)   --->   "%icmp_ln30_1 = icmp eq i23 %trunc_ln30, 0" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 256 'icmp' 'icmp_ln30_1' <Predicate = (!icmp_ln53)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node v2_V)   --->   "%or_ln30 = or i1 %icmp_ln30_1, %icmp_ln30" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 257 'or' 'or_ln30' <Predicate = (!icmp_ln53)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 258 [1/1] (6.87ns)   --->   "%tmp_2 = fcmp ogt float %det, 0.000000e+00" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 258 'fcmp' 'tmp_2' <Predicate = (!icmp_ln53)> <Delay = 6.87> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.87> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node v2_V)   --->   "%and_ln30 = and i1 %or_ln30, %tmp_2" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 259 'and' 'and_ln30' <Predicate = (!icmp_ln53)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node v2_V)   --->   "%select_ln82 = select i1 %and_ln30, i32 %state_0_V, i32 -1" [incircle.cpp:82]   --->   Operation 260 'select' 'select_ln82' <Predicate = (!icmp_ln53)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 261 [1/1] (0.22ns) (out node of the LUT)   --->   "%v2_V = select i1 %icmp_ln883, i32 -1, i32 %select_ln82" [incircle.cpp:82]   --->   Operation 261 'select' 'v2_V' <Predicate = (!icmp_ln53)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 262 [1/1] (0.85ns)   --->   "%icmp_ln883_1 = icmp eq i32 %state_1_V, -1" [incircle.cpp:82]   --->   Operation 262 'icmp' 'icmp_ln883_1' <Predicate = (!icmp_ln53)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 263 [1/1] (0.00ns)   --->   "%bitcast_ln30_1 = bitcast float %det_1 to i32" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 263 'bitcast' 'bitcast_ln30_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln30_1, i32 23, i32 30)" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 264 'partselect' 'tmp_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i32 %bitcast_ln30_1 to i23" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 265 'trunc' 'trunc_ln30_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 266 [1/1] (0.58ns)   --->   "%icmp_ln30_2 = icmp ne i8 %tmp_3, -1" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 266 'icmp' 'icmp_ln30_2' <Predicate = (!icmp_ln53)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 267 [1/1] (0.75ns)   --->   "%icmp_ln30_3 = icmp eq i23 %trunc_ln30_1, 0" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 267 'icmp' 'icmp_ln30_3' <Predicate = (!icmp_ln53)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node v1_V)   --->   "%or_ln30_1 = or i1 %icmp_ln30_3, %icmp_ln30_2" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 268 'or' 'or_ln30_1' <Predicate = (!icmp_ln53)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 269 [1/1] (6.87ns)   --->   "%tmp_4 = fcmp ogt float %det_1, 0.000000e+00" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 269 'fcmp' 'tmp_4' <Predicate = (!icmp_ln53)> <Delay = 6.87> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.87> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node v1_V)   --->   "%and_ln30_1 = and i1 %or_ln30_1, %tmp_4" [incircle.cpp:30->incircle.cpp:82]   --->   Operation 270 'and' 'and_ln30_1' <Predicate = (!icmp_ln53)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node v1_V)   --->   "%select_ln82_1 = select i1 %and_ln30_1, i32 %state_1_V, i32 -1" [incircle.cpp:82]   --->   Operation 271 'select' 'select_ln82_1' <Predicate = (!icmp_ln53)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 272 [1/1] (0.22ns) (out node of the LUT)   --->   "%v1_V = select i1 %icmp_ln883_1, i32 -1, i32 %select_ln82_1" [incircle.cpp:82]   --->   Operation 272 'select' 'v1_V' <Predicate = (!icmp_ln53)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind" [incircle.cpp:53]   --->   Operation 273 'specloopname' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_28 : Operation 274 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str8)" [incircle.cpp:53]   --->   Operation 274 'specregionbegin' 'tmp' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_28 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [incircle.cpp:55]   --->   Operation 275 'specpipeline' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_28 : Operation 276 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %v1_V, i32 %v2_V)" [incircle.cpp:88]   --->   Operation 276 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_28 : Operation 277 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %gmem0_addr, i64 %p_Result_s, i8 -1)" [incircle.cpp:89]   --->   Operation 277 'write' <Predicate = (!icmp_ln53)> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 278 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str8, i32 %tmp)" [incircle.cpp:90]   --->   Operation 278 'specregionend' 'empty_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_28 : Operation 279 [1/1] (0.00ns)   --->   "br label %0" [incircle.cpp:53]   --->   Operation 279 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 29 <SV = 9> <Delay = 7.30>
ST_29 : Operation 280 [5/5] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem0_addr)" [incircle.cpp:89]   --->   Operation 280 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 10> <Delay = 7.30>
ST_30 : Operation 281 [4/5] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem0_addr)" [incircle.cpp:89]   --->   Operation 281 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 11> <Delay = 7.30>
ST_31 : Operation 282 [3/5] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem0_addr)" [incircle.cpp:89]   --->   Operation 282 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 12> <Delay = 7.30>
ST_32 : Operation 283 [2/5] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem0_addr)" [incircle.cpp:89]   --->   Operation 283 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 13> <Delay = 7.30>
ST_33 : Operation 284 [1/5] (7.30ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem0_addr)" [incircle.cpp:89]   --->   Operation 284 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 7.30> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 285 [1/1] (0.00ns)   --->   "ret void" [incircle.cpp:92]   --->   Operation 285 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'instate_V' [5]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr') [10]  (0 ns)
	bus request on port 'gmem1' (incircle.cpp:57) [19]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (incircle.cpp:57) [19]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (incircle.cpp:57) [19]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (incircle.cpp:57) [19]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (incircle.cpp:57) [19]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (incircle.cpp:57) [19]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem1' (incircle.cpp:57) [19]  (7.3 ns)

 <State 9>: 0.656ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', incircle.cpp:53) [26]  (0 ns)
	'icmp' operation ('icmp_ln53', incircle.cpp:53) [27]  (0.656 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem1' (incircle.cpp:57) [35]  (7.3 ns)

 <State 11>: 6.15ns
The critical path consists of the following:
	'fsub' operation ('xda', incircle.cpp:14->incircle.cpp:82) [72]  (6.15 ns)

 <State 12>: 6.15ns
The critical path consists of the following:
	'fsub' operation ('xda', incircle.cpp:14->incircle.cpp:82) [72]  (6.15 ns)

 <State 13>: 6.15ns
The critical path consists of the following:
	'fsub' operation ('xda', incircle.cpp:14->incircle.cpp:82) [72]  (6.15 ns)

 <State 14>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', incircle.cpp:20->incircle.cpp:82) [78]  (4.9 ns)

 <State 15>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('tmp_i', incircle.cpp:20->incircle.cpp:82) [78]  (4.9 ns)

 <State 16>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('da2da2', incircle.cpp:20->incircle.cpp:82) [80]  (6.15 ns)

 <State 17>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('da2da2', incircle.cpp:20->incircle.cpp:82) [80]  (6.15 ns)

 <State 18>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('da2da2', incircle.cpp:20->incircle.cpp:82) [80]  (6.15 ns)

 <State 19>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('tmp_11_i', incircle.cpp:29->incircle.cpp:82) [96]  (4.9 ns)

 <State 20>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('tmp_11_i', incircle.cpp:29->incircle.cpp:82) [96]  (4.9 ns)

 <State 21>: 6.15ns
The critical path consists of the following:
	'fsub' operation ('tmp_13_i', incircle.cpp:29->incircle.cpp:82) [98]  (6.15 ns)

 <State 22>: 6.15ns
The critical path consists of the following:
	'fsub' operation ('tmp_13_i', incircle.cpp:29->incircle.cpp:82) [98]  (6.15 ns)

 <State 23>: 6.15ns
The critical path consists of the following:
	'fsub' operation ('tmp_13_i', incircle.cpp:29->incircle.cpp:82) [98]  (6.15 ns)

 <State 24>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('det', incircle.cpp:29->incircle.cpp:82) [100]  (6.15 ns)

 <State 25>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('det', incircle.cpp:29->incircle.cpp:82) [100]  (6.15 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (incircle.cpp:58) [36]  (7.3 ns)

 <State 27>: 7.1ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', incircle.cpp:30->incircle.cpp:82) [107]  (6.87 ns)
	'and' operation ('and_ln30', incircle.cpp:30->incircle.cpp:82) [108]  (0 ns)
	'select' operation ('select_ln82', incircle.cpp:82) [109]  (0 ns)
	'select' operation ('v2.V', incircle.cpp:82) [110]  (0.227 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem0' (incircle.cpp:89) [152]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem0' (incircle.cpp:89) [156]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem0' (incircle.cpp:89) [156]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem0' (incircle.cpp:89) [156]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem0' (incircle.cpp:89) [156]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus access on port 'gmem0' (incircle.cpp:89) [156]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
