{
  "module_name": "clk-exynos7.c",
  "hash_id": "065c269e7ee4daac03493c74a8cef812acca95112ccde75c14fc246cc253705f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/samsung/clk-exynos7.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/of.h>\n\n#include \"clk.h\"\n#include <dt-bindings/clock/exynos7-clk.h>\n\n \n#define CC_PLL_LOCK\t\t0x0000\n#define BUS0_PLL_LOCK\t\t0x0004\n#define BUS1_DPLL_LOCK\t\t0x0008\n#define MFC_PLL_LOCK\t\t0x000C\n#define AUD_PLL_LOCK\t\t0x0010\n#define CC_PLL_CON0\t\t0x0100\n#define BUS0_PLL_CON0\t\t0x0110\n#define BUS1_DPLL_CON0\t\t0x0120\n#define MFC_PLL_CON0\t\t0x0130\n#define AUD_PLL_CON0\t\t0x0140\n#define MUX_SEL_TOPC0\t\t0x0200\n#define MUX_SEL_TOPC1\t\t0x0204\n#define MUX_SEL_TOPC2\t\t0x0208\n#define MUX_SEL_TOPC3\t\t0x020C\n#define DIV_TOPC0\t\t0x0600\n#define DIV_TOPC1\t\t0x0604\n#define DIV_TOPC3\t\t0x060C\n#define ENABLE_ACLK_TOPC0\t0x0800\n#define ENABLE_ACLK_TOPC1\t0x0804\n#define ENABLE_SCLK_TOPC1\t0x0A04\n\nstatic const struct samsung_fixed_factor_clock topc_fixed_factor_clks[] __initconst = {\n\tFFACTOR(0, \"ffac_topc_bus0_pll_div2\", \"mout_topc_bus0_pll\", 1, 2, 0),\n\tFFACTOR(0, \"ffac_topc_bus0_pll_div4\",\n\t\t\"ffac_topc_bus0_pll_div2\", 1, 2, 0),\n\tFFACTOR(0, \"ffac_topc_bus1_pll_div2\", \"mout_topc_bus1_pll\", 1, 2, 0),\n\tFFACTOR(0, \"ffac_topc_cc_pll_div2\", \"mout_topc_cc_pll\", 1, 2, 0),\n\tFFACTOR(0, \"ffac_topc_mfc_pll_div2\", \"mout_topc_mfc_pll\", 1, 2, 0),\n};\n\n \nPNAME(mout_topc_aud_pll_ctrl_p)\t= { \"fin_pll\", \"fout_aud_pll\" };\nPNAME(mout_topc_bus0_pll_ctrl_p)\t= { \"fin_pll\", \"fout_bus0_pll\" };\nPNAME(mout_topc_bus1_pll_ctrl_p)\t= { \"fin_pll\", \"fout_bus1_pll\" };\nPNAME(mout_topc_cc_pll_ctrl_p)\t= { \"fin_pll\", \"fout_cc_pll\" };\nPNAME(mout_topc_mfc_pll_ctrl_p)\t= { \"fin_pll\", \"fout_mfc_pll\" };\n\nPNAME(mout_topc_group2) = { \"mout_topc_bus0_pll_half\",\n\t\"mout_topc_bus1_pll_half\", \"mout_topc_cc_pll_half\",\n\t\"mout_topc_mfc_pll_half\" };\n\nPNAME(mout_topc_bus0_pll_half_p) = { \"mout_topc_bus0_pll\",\n\t\"ffac_topc_bus0_pll_div2\", \"ffac_topc_bus0_pll_div4\"};\nPNAME(mout_topc_bus1_pll_half_p) = { \"mout_topc_bus1_pll\",\n\t\"ffac_topc_bus1_pll_div2\"};\nPNAME(mout_topc_cc_pll_half_p) = { \"mout_topc_cc_pll\",\n\t\"ffac_topc_cc_pll_div2\"};\nPNAME(mout_topc_mfc_pll_half_p) = { \"mout_topc_mfc_pll\",\n\t\"ffac_topc_mfc_pll_div2\"};\n\n\nPNAME(mout_topc_bus0_pll_out_p) = {\"mout_topc_bus0_pll\",\n\t\"ffac_topc_bus0_pll_div2\"};\n\nstatic const unsigned long topc_clk_regs[] __initconst = {\n\tCC_PLL_LOCK,\n\tBUS0_PLL_LOCK,\n\tBUS1_DPLL_LOCK,\n\tMFC_PLL_LOCK,\n\tAUD_PLL_LOCK,\n\tCC_PLL_CON0,\n\tBUS0_PLL_CON0,\n\tBUS1_DPLL_CON0,\n\tMFC_PLL_CON0,\n\tAUD_PLL_CON0,\n\tMUX_SEL_TOPC0,\n\tMUX_SEL_TOPC1,\n\tMUX_SEL_TOPC2,\n\tMUX_SEL_TOPC3,\n\tDIV_TOPC0,\n\tDIV_TOPC1,\n\tDIV_TOPC3,\n};\n\nstatic const struct samsung_mux_clock topc_mux_clks[] __initconst = {\n\tMUX(0, \"mout_topc_bus0_pll\", mout_topc_bus0_pll_ctrl_p,\n\t\tMUX_SEL_TOPC0, 0, 1),\n\tMUX(0, \"mout_topc_bus1_pll\", mout_topc_bus1_pll_ctrl_p,\n\t\tMUX_SEL_TOPC0, 4, 1),\n\tMUX(0, \"mout_topc_cc_pll\", mout_topc_cc_pll_ctrl_p,\n\t\tMUX_SEL_TOPC0, 8, 1),\n\tMUX(0, \"mout_topc_mfc_pll\", mout_topc_mfc_pll_ctrl_p,\n\t\tMUX_SEL_TOPC0, 12, 1),\n\tMUX(0, \"mout_topc_bus0_pll_half\", mout_topc_bus0_pll_half_p,\n\t\tMUX_SEL_TOPC0, 16, 2),\n\tMUX(0, \"mout_topc_bus1_pll_half\", mout_topc_bus1_pll_half_p,\n\t\tMUX_SEL_TOPC0, 20, 1),\n\tMUX(0, \"mout_topc_cc_pll_half\", mout_topc_cc_pll_half_p,\n\t\tMUX_SEL_TOPC0, 24, 1),\n\tMUX(0, \"mout_topc_mfc_pll_half\", mout_topc_mfc_pll_half_p,\n\t\tMUX_SEL_TOPC0, 28, 1),\n\n\tMUX(0, \"mout_topc_aud_pll\", mout_topc_aud_pll_ctrl_p,\n\t\tMUX_SEL_TOPC1, 0, 1),\n\tMUX(0, \"mout_topc_bus0_pll_out\", mout_topc_bus0_pll_out_p,\n\t\tMUX_SEL_TOPC1, 16, 1),\n\n\tMUX(0, \"mout_aclk_ccore_133\", mout_topc_group2,\tMUX_SEL_TOPC2, 4, 2),\n\n\tMUX(0, \"mout_aclk_mscl_532\", mout_topc_group2, MUX_SEL_TOPC3, 20, 2),\n\tMUX(0, \"mout_aclk_peris_66\", mout_topc_group2, MUX_SEL_TOPC3, 24, 2),\n};\n\nstatic const struct samsung_div_clock topc_div_clks[] __initconst = {\n\tDIV(DOUT_ACLK_CCORE_133, \"dout_aclk_ccore_133\", \"mout_aclk_ccore_133\",\n\t\tDIV_TOPC0, 4, 4),\n\n\tDIV(DOUT_ACLK_MSCL_532, \"dout_aclk_mscl_532\", \"mout_aclk_mscl_532\",\n\t\tDIV_TOPC1, 20, 4),\n\tDIV(DOUT_ACLK_PERIS, \"dout_aclk_peris_66\", \"mout_aclk_peris_66\",\n\t\tDIV_TOPC1, 24, 4),\n\n\tDIV(DOUT_SCLK_BUS0_PLL, \"dout_sclk_bus0_pll\", \"mout_topc_bus0_pll_out\",\n\t\tDIV_TOPC3, 0, 4),\n\tDIV(DOUT_SCLK_BUS1_PLL, \"dout_sclk_bus1_pll\", \"mout_topc_bus1_pll\",\n\t\tDIV_TOPC3, 8, 4),\n\tDIV(DOUT_SCLK_CC_PLL, \"dout_sclk_cc_pll\", \"mout_topc_cc_pll\",\n\t\tDIV_TOPC3, 12, 4),\n\tDIV(DOUT_SCLK_MFC_PLL, \"dout_sclk_mfc_pll\", \"mout_topc_mfc_pll\",\n\t\tDIV_TOPC3, 16, 4),\n\tDIV(DOUT_SCLK_AUD_PLL, \"dout_sclk_aud_pll\", \"mout_topc_aud_pll\",\n\t\tDIV_TOPC3, 28, 4),\n};\n\nstatic const struct samsung_pll_rate_table pll1460x_24mhz_tbl[] __initconst = {\n\tPLL_36XX_RATE(24 * MHZ, 491519897, 20, 1, 0, 31457),\n\t{},\n};\n\nstatic const struct samsung_gate_clock topc_gate_clks[] __initconst = {\n\tGATE(ACLK_CCORE_133, \"aclk_ccore_133\", \"dout_aclk_ccore_133\",\n\t\tENABLE_ACLK_TOPC0, 4, CLK_IS_CRITICAL, 0),\n\n\tGATE(ACLK_MSCL_532, \"aclk_mscl_532\", \"dout_aclk_mscl_532\",\n\t\tENABLE_ACLK_TOPC1, 20, 0, 0),\n\n\tGATE(ACLK_PERIS_66, \"aclk_peris_66\", \"dout_aclk_peris_66\",\n\t\tENABLE_ACLK_TOPC1, 24, 0, 0),\n\n\tGATE(SCLK_AUD_PLL, \"sclk_aud_pll\", \"dout_sclk_aud_pll\",\n\t\tENABLE_SCLK_TOPC1, 20, 0, 0),\n\tGATE(SCLK_MFC_PLL_B, \"sclk_mfc_pll_b\", \"dout_sclk_mfc_pll\",\n\t\tENABLE_SCLK_TOPC1, 17, 0, 0),\n\tGATE(SCLK_MFC_PLL_A, \"sclk_mfc_pll_a\", \"dout_sclk_mfc_pll\",\n\t\tENABLE_SCLK_TOPC1, 16, 0, 0),\n\tGATE(SCLK_BUS1_PLL_B, \"sclk_bus1_pll_b\", \"dout_sclk_bus1_pll\",\n\t\tENABLE_SCLK_TOPC1, 13, 0, 0),\n\tGATE(SCLK_BUS1_PLL_A, \"sclk_bus1_pll_a\", \"dout_sclk_bus1_pll\",\n\t\tENABLE_SCLK_TOPC1, 12, 0, 0),\n\tGATE(SCLK_BUS0_PLL_B, \"sclk_bus0_pll_b\", \"dout_sclk_bus0_pll\",\n\t\tENABLE_SCLK_TOPC1, 5, 0, 0),\n\tGATE(SCLK_BUS0_PLL_A, \"sclk_bus0_pll_a\", \"dout_sclk_bus0_pll\",\n\t\tENABLE_SCLK_TOPC1, 4, 0, 0),\n\tGATE(SCLK_CC_PLL_B, \"sclk_cc_pll_b\", \"dout_sclk_cc_pll\",\n\t\tENABLE_SCLK_TOPC1, 1, 0, 0),\n\tGATE(SCLK_CC_PLL_A, \"sclk_cc_pll_a\", \"dout_sclk_cc_pll\",\n\t\tENABLE_SCLK_TOPC1, 0, 0, 0),\n};\n\nstatic const struct samsung_pll_clock topc_pll_clks[] __initconst = {\n\tPLL(pll_1451x, 0, \"fout_bus0_pll\", \"fin_pll\", BUS0_PLL_LOCK,\n\t\tBUS0_PLL_CON0, NULL),\n\tPLL(pll_1452x, 0, \"fout_cc_pll\", \"fin_pll\", CC_PLL_LOCK,\n\t\tCC_PLL_CON0, NULL),\n\tPLL(pll_1452x, 0, \"fout_bus1_pll\", \"fin_pll\", BUS1_DPLL_LOCK,\n\t\tBUS1_DPLL_CON0, NULL),\n\tPLL(pll_1452x, 0, \"fout_mfc_pll\", \"fin_pll\", MFC_PLL_LOCK,\n\t\tMFC_PLL_CON0, NULL),\n\tPLL(pll_1460x, FOUT_AUD_PLL, \"fout_aud_pll\", \"fin_pll\", AUD_PLL_LOCK,\n\t\tAUD_PLL_CON0, pll1460x_24mhz_tbl),\n};\n\nstatic const struct samsung_cmu_info topc_cmu_info __initconst = {\n\t.pll_clks\t\t= topc_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(topc_pll_clks),\n\t.mux_clks\t\t= topc_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(topc_mux_clks),\n\t.div_clks\t\t= topc_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(topc_div_clks),\n\t.gate_clks\t\t= topc_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(topc_gate_clks),\n\t.fixed_factor_clks\t= topc_fixed_factor_clks,\n\t.nr_fixed_factor_clks\t= ARRAY_SIZE(topc_fixed_factor_clks),\n\t.nr_clk_ids\t\t= TOPC_NR_CLK,\n\t.clk_regs\t\t= topc_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(topc_clk_regs),\n};\n\nstatic void __init exynos7_clk_topc_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &topc_cmu_info);\n}\n\nCLK_OF_DECLARE(exynos7_clk_topc, \"samsung,exynos7-clock-topc\",\n\texynos7_clk_topc_init);\n\n \n#define MUX_SEL_TOP00\t\t\t0x0200\n#define MUX_SEL_TOP01\t\t\t0x0204\n#define MUX_SEL_TOP03\t\t\t0x020C\n#define MUX_SEL_TOP0_PERIC0\t\t0x0230\n#define MUX_SEL_TOP0_PERIC1\t\t0x0234\n#define MUX_SEL_TOP0_PERIC2\t\t0x0238\n#define MUX_SEL_TOP0_PERIC3\t\t0x023C\n#define DIV_TOP03\t\t\t0x060C\n#define DIV_TOP0_PERIC0\t\t\t0x0630\n#define DIV_TOP0_PERIC1\t\t\t0x0634\n#define DIV_TOP0_PERIC2\t\t\t0x0638\n#define DIV_TOP0_PERIC3\t\t\t0x063C\n#define ENABLE_ACLK_TOP03\t\t0x080C\n#define ENABLE_SCLK_TOP0_PERIC0\t\t0x0A30\n#define ENABLE_SCLK_TOP0_PERIC1\t\t0x0A34\n#define ENABLE_SCLK_TOP0_PERIC2\t\t0x0A38\n#define ENABLE_SCLK_TOP0_PERIC3\t\t0x0A3C\n\n \nPNAME(mout_top0_bus0_pll_user_p)\t= { \"fin_pll\", \"sclk_bus0_pll_a\" };\nPNAME(mout_top0_bus1_pll_user_p)\t= { \"fin_pll\", \"sclk_bus1_pll_a\" };\nPNAME(mout_top0_cc_pll_user_p)\t= { \"fin_pll\", \"sclk_cc_pll_a\" };\nPNAME(mout_top0_mfc_pll_user_p)\t= { \"fin_pll\", \"sclk_mfc_pll_a\" };\nPNAME(mout_top0_aud_pll_user_p)\t= { \"fin_pll\", \"sclk_aud_pll\" };\n\nPNAME(mout_top0_bus0_pll_half_p) = {\"mout_top0_bus0_pll_user\",\n\t\"ffac_top0_bus0_pll_div2\"};\nPNAME(mout_top0_bus1_pll_half_p) = {\"mout_top0_bus1_pll_user\",\n\t\"ffac_top0_bus1_pll_div2\"};\nPNAME(mout_top0_cc_pll_half_p) = {\"mout_top0_cc_pll_user\",\n\t\"ffac_top0_cc_pll_div2\"};\nPNAME(mout_top0_mfc_pll_half_p) = {\"mout_top0_mfc_pll_user\",\n\t\"ffac_top0_mfc_pll_div2\"};\n\nPNAME(mout_top0_group1) = {\"mout_top0_bus0_pll_half\",\n\t\"mout_top0_bus1_pll_half\", \"mout_top0_cc_pll_half\",\n\t\"mout_top0_mfc_pll_half\"};\nPNAME(mout_top0_group3) = {\"ioclk_audiocdclk0\",\n\t\"ioclk_audiocdclk1\", \"ioclk_spdif_extclk\",\n\t\"mout_top0_aud_pll_user\", \"mout_top0_bus0_pll_half\",\n\t\"mout_top0_bus1_pll_half\"};\nPNAME(mout_top0_group4) = {\"ioclk_audiocdclk1\", \"mout_top0_aud_pll_user\",\n\t\"mout_top0_bus0_pll_half\", \"mout_top0_bus1_pll_half\"};\n\nstatic const unsigned long top0_clk_regs[] __initconst = {\n\tMUX_SEL_TOP00,\n\tMUX_SEL_TOP01,\n\tMUX_SEL_TOP03,\n\tMUX_SEL_TOP0_PERIC0,\n\tMUX_SEL_TOP0_PERIC1,\n\tMUX_SEL_TOP0_PERIC2,\n\tMUX_SEL_TOP0_PERIC3,\n\tDIV_TOP03,\n\tDIV_TOP0_PERIC0,\n\tDIV_TOP0_PERIC1,\n\tDIV_TOP0_PERIC2,\n\tDIV_TOP0_PERIC3,\n\tENABLE_SCLK_TOP0_PERIC0,\n\tENABLE_SCLK_TOP0_PERIC1,\n\tENABLE_SCLK_TOP0_PERIC2,\n\tENABLE_SCLK_TOP0_PERIC3,\n};\n\nstatic const struct samsung_mux_clock top0_mux_clks[] __initconst = {\n\tMUX(0, \"mout_top0_aud_pll_user\", mout_top0_aud_pll_user_p,\n\t\tMUX_SEL_TOP00, 0, 1),\n\tMUX(0, \"mout_top0_mfc_pll_user\", mout_top0_mfc_pll_user_p,\n\t\tMUX_SEL_TOP00, 4, 1),\n\tMUX(0, \"mout_top0_cc_pll_user\", mout_top0_cc_pll_user_p,\n\t\tMUX_SEL_TOP00, 8, 1),\n\tMUX(0, \"mout_top0_bus1_pll_user\", mout_top0_bus1_pll_user_p,\n\t\tMUX_SEL_TOP00, 12, 1),\n\tMUX(0, \"mout_top0_bus0_pll_user\", mout_top0_bus0_pll_user_p,\n\t\tMUX_SEL_TOP00, 16, 1),\n\n\tMUX(0, \"mout_top0_mfc_pll_half\", mout_top0_mfc_pll_half_p,\n\t\tMUX_SEL_TOP01, 4, 1),\n\tMUX(0, \"mout_top0_cc_pll_half\", mout_top0_cc_pll_half_p,\n\t\tMUX_SEL_TOP01, 8, 1),\n\tMUX(0, \"mout_top0_bus1_pll_half\", mout_top0_bus1_pll_half_p,\n\t\tMUX_SEL_TOP01, 12, 1),\n\tMUX(0, \"mout_top0_bus0_pll_half\", mout_top0_bus0_pll_half_p,\n\t\tMUX_SEL_TOP01, 16, 1),\n\n\tMUX(0, \"mout_aclk_peric1_66\", mout_top0_group1, MUX_SEL_TOP03, 12, 2),\n\tMUX(0, \"mout_aclk_peric0_66\", mout_top0_group1, MUX_SEL_TOP03, 20, 2),\n\n\tMUX(0, \"mout_sclk_spdif\", mout_top0_group3, MUX_SEL_TOP0_PERIC0, 4, 3),\n\tMUX(0, \"mout_sclk_pcm1\", mout_top0_group4, MUX_SEL_TOP0_PERIC0, 8, 2),\n\tMUX(0, \"mout_sclk_i2s1\", mout_top0_group4, MUX_SEL_TOP0_PERIC0, 20, 2),\n\n\tMUX(0, \"mout_sclk_spi1\", mout_top0_group1, MUX_SEL_TOP0_PERIC1, 8, 2),\n\tMUX(0, \"mout_sclk_spi0\", mout_top0_group1, MUX_SEL_TOP0_PERIC1, 20, 2),\n\n\tMUX(0, \"mout_sclk_spi3\", mout_top0_group1, MUX_SEL_TOP0_PERIC2, 8, 2),\n\tMUX(0, \"mout_sclk_spi2\", mout_top0_group1, MUX_SEL_TOP0_PERIC2, 20, 2),\n\tMUX(0, \"mout_sclk_uart3\", mout_top0_group1, MUX_SEL_TOP0_PERIC3, 4, 2),\n\tMUX(0, \"mout_sclk_uart2\", mout_top0_group1, MUX_SEL_TOP0_PERIC3, 8, 2),\n\tMUX(0, \"mout_sclk_uart1\", mout_top0_group1, MUX_SEL_TOP0_PERIC3, 12, 2),\n\tMUX(0, \"mout_sclk_uart0\", mout_top0_group1, MUX_SEL_TOP0_PERIC3, 16, 2),\n\tMUX(0, \"mout_sclk_spi4\", mout_top0_group1, MUX_SEL_TOP0_PERIC3, 20, 2),\n};\n\nstatic const struct samsung_div_clock top0_div_clks[] __initconst = {\n\tDIV(DOUT_ACLK_PERIC1, \"dout_aclk_peric1_66\", \"mout_aclk_peric1_66\",\n\t\tDIV_TOP03, 12, 6),\n\tDIV(DOUT_ACLK_PERIC0, \"dout_aclk_peric0_66\", \"mout_aclk_peric0_66\",\n\t\tDIV_TOP03, 20, 6),\n\n\tDIV(0, \"dout_sclk_spdif\", \"mout_sclk_spdif\", DIV_TOP0_PERIC0, 4, 4),\n\tDIV(0, \"dout_sclk_pcm1\", \"mout_sclk_pcm1\", DIV_TOP0_PERIC0, 8, 12),\n\tDIV(0, \"dout_sclk_i2s1\", \"mout_sclk_i2s1\", DIV_TOP0_PERIC0, 20, 10),\n\n\tDIV(0, \"dout_sclk_spi1\", \"mout_sclk_spi1\", DIV_TOP0_PERIC1, 8, 12),\n\tDIV(0, \"dout_sclk_spi0\", \"mout_sclk_spi0\", DIV_TOP0_PERIC1, 20, 12),\n\n\tDIV(0, \"dout_sclk_spi3\", \"mout_sclk_spi3\", DIV_TOP0_PERIC2, 8, 12),\n\tDIV(0, \"dout_sclk_spi2\", \"mout_sclk_spi2\", DIV_TOP0_PERIC2, 20, 12),\n\n\tDIV(0, \"dout_sclk_uart3\", \"mout_sclk_uart3\", DIV_TOP0_PERIC3, 4, 4),\n\tDIV(0, \"dout_sclk_uart2\", \"mout_sclk_uart2\", DIV_TOP0_PERIC3, 8, 4),\n\tDIV(0, \"dout_sclk_uart1\", \"mout_sclk_uart1\", DIV_TOP0_PERIC3, 12, 4),\n\tDIV(0, \"dout_sclk_uart0\", \"mout_sclk_uart0\", DIV_TOP0_PERIC3, 16, 4),\n\tDIV(0, \"dout_sclk_spi4\", \"mout_sclk_spi4\", DIV_TOP0_PERIC3, 20, 12),\n};\n\nstatic const struct samsung_gate_clock top0_gate_clks[] __initconst = {\n\tGATE(CLK_ACLK_PERIC0_66, \"aclk_peric0_66\", \"dout_aclk_peric0_66\",\n\t\tENABLE_ACLK_TOP03, 20, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_ACLK_PERIC1_66, \"aclk_peric1_66\", \"dout_aclk_peric1_66\",\n\t\tENABLE_ACLK_TOP03, 12, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(CLK_SCLK_SPDIF, \"sclk_spdif\", \"dout_sclk_spdif\",\n\t\tENABLE_SCLK_TOP0_PERIC0, 4, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_PCM1, \"sclk_pcm1\", \"dout_sclk_pcm1\",\n\t\tENABLE_SCLK_TOP0_PERIC0, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_I2S1, \"sclk_i2s1\", \"dout_sclk_i2s1\",\n\t\tENABLE_SCLK_TOP0_PERIC0, 20, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(CLK_SCLK_SPI1, \"sclk_spi1\", \"dout_sclk_spi1\",\n\t\tENABLE_SCLK_TOP0_PERIC1, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI0, \"sclk_spi0\", \"dout_sclk_spi0\",\n\t\tENABLE_SCLK_TOP0_PERIC1, 20, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(CLK_SCLK_SPI3, \"sclk_spi3\", \"dout_sclk_spi3\",\n\t\tENABLE_SCLK_TOP0_PERIC2, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI2, \"sclk_spi2\", \"dout_sclk_spi2\",\n\t\tENABLE_SCLK_TOP0_PERIC2, 20, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART3, \"sclk_uart3\", \"dout_sclk_uart3\",\n\t\tENABLE_SCLK_TOP0_PERIC3, 4, 0, 0),\n\tGATE(CLK_SCLK_UART2, \"sclk_uart2\", \"dout_sclk_uart2\",\n\t\tENABLE_SCLK_TOP0_PERIC3, 8, 0, 0),\n\tGATE(CLK_SCLK_UART1, \"sclk_uart1\", \"dout_sclk_uart1\",\n\t\tENABLE_SCLK_TOP0_PERIC3, 12, 0, 0),\n\tGATE(CLK_SCLK_UART0, \"sclk_uart0\", \"dout_sclk_uart0\",\n\t\tENABLE_SCLK_TOP0_PERIC3, 16, 0, 0),\n\tGATE(CLK_SCLK_SPI4, \"sclk_spi4\", \"dout_sclk_spi4\",\n\t\tENABLE_SCLK_TOP0_PERIC3, 20, CLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_fixed_factor_clock top0_fixed_factor_clks[] __initconst = {\n\tFFACTOR(0, \"ffac_top0_bus0_pll_div2\", \"mout_top0_bus0_pll_user\",\n\t\t1, 2, 0),\n\tFFACTOR(0, \"ffac_top0_bus1_pll_div2\", \"mout_top0_bus1_pll_user\",\n\t\t1, 2, 0),\n\tFFACTOR(0, \"ffac_top0_cc_pll_div2\", \"mout_top0_cc_pll_user\", 1, 2, 0),\n\tFFACTOR(0, \"ffac_top0_mfc_pll_div2\", \"mout_top0_mfc_pll_user\", 1, 2, 0),\n};\n\nstatic const struct samsung_cmu_info top0_cmu_info __initconst = {\n\t.mux_clks\t\t= top0_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(top0_mux_clks),\n\t.div_clks\t\t= top0_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(top0_div_clks),\n\t.gate_clks\t\t= top0_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(top0_gate_clks),\n\t.fixed_factor_clks\t= top0_fixed_factor_clks,\n\t.nr_fixed_factor_clks\t= ARRAY_SIZE(top0_fixed_factor_clks),\n\t.nr_clk_ids\t\t= TOP0_NR_CLK,\n\t.clk_regs\t\t= top0_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(top0_clk_regs),\n};\n\nstatic void __init exynos7_clk_top0_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &top0_cmu_info);\n}\n\nCLK_OF_DECLARE(exynos7_clk_top0, \"samsung,exynos7-clock-top0\",\n\texynos7_clk_top0_init);\n\n \n#define MUX_SEL_TOP10\t\t\t0x0200\n#define MUX_SEL_TOP11\t\t\t0x0204\n#define MUX_SEL_TOP13\t\t\t0x020C\n#define MUX_SEL_TOP1_FSYS0\t\t0x0224\n#define MUX_SEL_TOP1_FSYS1\t\t0x0228\n#define MUX_SEL_TOP1_FSYS11\t\t0x022C\n#define DIV_TOP13\t\t\t0x060C\n#define DIV_TOP1_FSYS0\t\t\t0x0624\n#define DIV_TOP1_FSYS1\t\t\t0x0628\n#define DIV_TOP1_FSYS11\t\t\t0x062C\n#define ENABLE_ACLK_TOP13\t\t0x080C\n#define ENABLE_SCLK_TOP1_FSYS0\t\t0x0A24\n#define ENABLE_SCLK_TOP1_FSYS1\t\t0x0A28\n#define ENABLE_SCLK_TOP1_FSYS11\t\t0x0A2C\n\n \nPNAME(mout_top1_bus0_pll_user_p)\t= { \"fin_pll\", \"sclk_bus0_pll_b\" };\nPNAME(mout_top1_bus1_pll_user_p)\t= { \"fin_pll\", \"sclk_bus1_pll_b\" };\nPNAME(mout_top1_cc_pll_user_p)\t= { \"fin_pll\", \"sclk_cc_pll_b\" };\nPNAME(mout_top1_mfc_pll_user_p)\t= { \"fin_pll\", \"sclk_mfc_pll_b\" };\n\nPNAME(mout_top1_bus0_pll_half_p) = {\"mout_top1_bus0_pll_user\",\n\t\"ffac_top1_bus0_pll_div2\"};\nPNAME(mout_top1_bus1_pll_half_p) = {\"mout_top1_bus1_pll_user\",\n\t\"ffac_top1_bus1_pll_div2\"};\nPNAME(mout_top1_cc_pll_half_p) = {\"mout_top1_cc_pll_user\",\n\t\"ffac_top1_cc_pll_div2\"};\nPNAME(mout_top1_mfc_pll_half_p) = {\"mout_top1_mfc_pll_user\",\n\t\"ffac_top1_mfc_pll_div2\"};\n\nPNAME(mout_top1_group1) = {\"mout_top1_bus0_pll_half\",\n\t\"mout_top1_bus1_pll_half\", \"mout_top1_cc_pll_half\",\n\t\"mout_top1_mfc_pll_half\"};\n\nstatic const unsigned long top1_clk_regs[] __initconst = {\n\tMUX_SEL_TOP10,\n\tMUX_SEL_TOP11,\n\tMUX_SEL_TOP13,\n\tMUX_SEL_TOP1_FSYS0,\n\tMUX_SEL_TOP1_FSYS1,\n\tMUX_SEL_TOP1_FSYS11,\n\tDIV_TOP13,\n\tDIV_TOP1_FSYS0,\n\tDIV_TOP1_FSYS1,\n\tDIV_TOP1_FSYS11,\n\tENABLE_ACLK_TOP13,\n\tENABLE_SCLK_TOP1_FSYS0,\n\tENABLE_SCLK_TOP1_FSYS1,\n\tENABLE_SCLK_TOP1_FSYS11,\n};\n\nstatic const struct samsung_mux_clock top1_mux_clks[] __initconst = {\n\tMUX(0, \"mout_top1_mfc_pll_user\", mout_top1_mfc_pll_user_p,\n\t\tMUX_SEL_TOP10, 4, 1),\n\tMUX(0, \"mout_top1_cc_pll_user\", mout_top1_cc_pll_user_p,\n\t\tMUX_SEL_TOP10, 8, 1),\n\tMUX(0, \"mout_top1_bus1_pll_user\", mout_top1_bus1_pll_user_p,\n\t\tMUX_SEL_TOP10, 12, 1),\n\tMUX(0, \"mout_top1_bus0_pll_user\", mout_top1_bus0_pll_user_p,\n\t\tMUX_SEL_TOP10, 16, 1),\n\n\tMUX(0, \"mout_top1_mfc_pll_half\", mout_top1_mfc_pll_half_p,\n\t\tMUX_SEL_TOP11, 4, 1),\n\tMUX(0, \"mout_top1_cc_pll_half\", mout_top1_cc_pll_half_p,\n\t\tMUX_SEL_TOP11, 8, 1),\n\tMUX(0, \"mout_top1_bus1_pll_half\", mout_top1_bus1_pll_half_p,\n\t\tMUX_SEL_TOP11, 12, 1),\n\tMUX(0, \"mout_top1_bus0_pll_half\", mout_top1_bus0_pll_half_p,\n\t\tMUX_SEL_TOP11, 16, 1),\n\n\tMUX(0, \"mout_aclk_fsys1_200\", mout_top1_group1, MUX_SEL_TOP13, 24, 2),\n\tMUX(0, \"mout_aclk_fsys0_200\", mout_top1_group1, MUX_SEL_TOP13, 28, 2),\n\n\tMUX(0, \"mout_sclk_phy_fsys0_26m\", mout_top1_group1,\n\t\tMUX_SEL_TOP1_FSYS0, 0, 2),\n\tMUX(0, \"mout_sclk_mmc2\", mout_top1_group1, MUX_SEL_TOP1_FSYS0, 16, 2),\n\tMUX(0, \"mout_sclk_usbdrd300\", mout_top1_group1,\n\t\tMUX_SEL_TOP1_FSYS0, 28, 2),\n\n\tMUX(0, \"mout_sclk_phy_fsys1\", mout_top1_group1,\n\t\tMUX_SEL_TOP1_FSYS1, 0, 2),\n\tMUX(0, \"mout_sclk_ufsunipro20\", mout_top1_group1,\n\t\tMUX_SEL_TOP1_FSYS1, 16, 2),\n\n\tMUX(0, \"mout_sclk_mmc1\", mout_top1_group1, MUX_SEL_TOP1_FSYS11, 0, 2),\n\tMUX(0, \"mout_sclk_mmc0\", mout_top1_group1, MUX_SEL_TOP1_FSYS11, 12, 2),\n\tMUX(0, \"mout_sclk_phy_fsys1_26m\", mout_top1_group1,\n\t\tMUX_SEL_TOP1_FSYS11, 24, 2),\n};\n\nstatic const struct samsung_div_clock top1_div_clks[] __initconst = {\n\tDIV(DOUT_ACLK_FSYS1_200, \"dout_aclk_fsys1_200\", \"mout_aclk_fsys1_200\",\n\t\tDIV_TOP13, 24, 4),\n\tDIV(DOUT_ACLK_FSYS0_200, \"dout_aclk_fsys0_200\", \"mout_aclk_fsys0_200\",\n\t\tDIV_TOP13, 28, 4),\n\n\tDIV(DOUT_SCLK_PHY_FSYS1, \"dout_sclk_phy_fsys1\",\n\t\t\"mout_sclk_phy_fsys1\", DIV_TOP1_FSYS1, 0, 6),\n\n\tDIV(DOUT_SCLK_UFSUNIPRO20, \"dout_sclk_ufsunipro20\",\n\t\t\"mout_sclk_ufsunipro20\",\n\t\tDIV_TOP1_FSYS1, 16, 6),\n\n\tDIV(DOUT_SCLK_MMC2, \"dout_sclk_mmc2\", \"mout_sclk_mmc2\",\n\t\tDIV_TOP1_FSYS0, 16, 10),\n\tDIV(0, \"dout_sclk_usbdrd300\", \"mout_sclk_usbdrd300\",\n\t\tDIV_TOP1_FSYS0, 28, 4),\n\n\tDIV(DOUT_SCLK_MMC1, \"dout_sclk_mmc1\", \"mout_sclk_mmc1\",\n\t\tDIV_TOP1_FSYS11, 0, 10),\n\tDIV(DOUT_SCLK_MMC0, \"dout_sclk_mmc0\", \"mout_sclk_mmc0\",\n\t\tDIV_TOP1_FSYS11, 12, 10),\n\n\tDIV(DOUT_SCLK_PHY_FSYS1_26M, \"dout_sclk_phy_fsys1_26m\",\n\t\t\"mout_sclk_phy_fsys1_26m\", DIV_TOP1_FSYS11, 24, 6),\n};\n\nstatic const struct samsung_gate_clock top1_gate_clks[] __initconst = {\n\tGATE(CLK_SCLK_MMC2, \"sclk_mmc2\", \"dout_sclk_mmc2\",\n\t\tENABLE_SCLK_TOP1_FSYS0, 16, CLK_SET_RATE_PARENT, 0),\n\tGATE(0, \"sclk_usbdrd300\", \"dout_sclk_usbdrd300\",\n\t\tENABLE_SCLK_TOP1_FSYS0, 28, 0, 0),\n\n\tGATE(CLK_SCLK_PHY_FSYS1, \"sclk_phy_fsys1\", \"dout_sclk_phy_fsys1\",\n\t\tENABLE_SCLK_TOP1_FSYS1, 0, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(CLK_SCLK_UFSUNIPRO20, \"sclk_ufsunipro20\", \"dout_sclk_ufsunipro20\",\n\t\tENABLE_SCLK_TOP1_FSYS1, 16, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(CLK_SCLK_MMC1, \"sclk_mmc1\", \"dout_sclk_mmc1\",\n\t\tENABLE_SCLK_TOP1_FSYS11, 0, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC0, \"sclk_mmc0\", \"dout_sclk_mmc0\",\n\t\tENABLE_SCLK_TOP1_FSYS11, 12, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(CLK_ACLK_FSYS0_200, \"aclk_fsys0_200\", \"dout_aclk_fsys0_200\",\n\t\tENABLE_ACLK_TOP13, 28, CLK_SET_RATE_PARENT |\n\t\tCLK_IS_CRITICAL, 0),\n\t \n\tGATE(CLK_ACLK_FSYS1_200, \"aclk_fsys1_200\", \"dout_aclk_fsys1_200\",\n\t\tENABLE_ACLK_TOP13, 24, CLK_SET_RATE_PARENT |\n\t\tCLK_IS_CRITICAL, 0),\n\n\tGATE(CLK_SCLK_PHY_FSYS1_26M, \"sclk_phy_fsys1_26m\",\n\t\t\"dout_sclk_phy_fsys1_26m\", ENABLE_SCLK_TOP1_FSYS11,\n\t\t24, CLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_fixed_factor_clock top1_fixed_factor_clks[] __initconst = {\n\tFFACTOR(0, \"ffac_top1_bus0_pll_div2\", \"mout_top1_bus0_pll_user\",\n\t\t1, 2, 0),\n\tFFACTOR(0, \"ffac_top1_bus1_pll_div2\", \"mout_top1_bus1_pll_user\",\n\t\t1, 2, 0),\n\tFFACTOR(0, \"ffac_top1_cc_pll_div2\", \"mout_top1_cc_pll_user\", 1, 2, 0),\n\tFFACTOR(0, \"ffac_top1_mfc_pll_div2\", \"mout_top1_mfc_pll_user\", 1, 2, 0),\n};\n\nstatic const struct samsung_cmu_info top1_cmu_info __initconst = {\n\t.mux_clks\t\t= top1_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(top1_mux_clks),\n\t.div_clks\t\t= top1_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(top1_div_clks),\n\t.gate_clks\t\t= top1_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(top1_gate_clks),\n\t.fixed_factor_clks\t= top1_fixed_factor_clks,\n\t.nr_fixed_factor_clks\t= ARRAY_SIZE(top1_fixed_factor_clks),\n\t.nr_clk_ids\t\t= TOP1_NR_CLK,\n\t.clk_regs\t\t= top1_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(top1_clk_regs),\n};\n\nstatic void __init exynos7_clk_top1_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &top1_cmu_info);\n}\n\nCLK_OF_DECLARE(exynos7_clk_top1, \"samsung,exynos7-clock-top1\",\n\texynos7_clk_top1_init);\n\n \n#define MUX_SEL_CCORE\t\t\t0x0200\n#define DIV_CCORE\t\t\t0x0600\n#define ENABLE_ACLK_CCORE0\t\t0x0800\n#define ENABLE_ACLK_CCORE1\t\t0x0804\n#define ENABLE_PCLK_CCORE\t\t0x0900\n\n \nPNAME(mout_aclk_ccore_133_user_p)\t= { \"fin_pll\", \"aclk_ccore_133\" };\n\nstatic const unsigned long ccore_clk_regs[] __initconst = {\n\tMUX_SEL_CCORE,\n\tENABLE_PCLK_CCORE,\n};\n\nstatic const struct samsung_mux_clock ccore_mux_clks[] __initconst = {\n\tMUX(0, \"mout_aclk_ccore_133_user\", mout_aclk_ccore_133_user_p,\n\t\tMUX_SEL_CCORE, 1, 1),\n};\n\nstatic const struct samsung_gate_clock ccore_gate_clks[] __initconst = {\n\tGATE(PCLK_RTC, \"pclk_rtc\", \"mout_aclk_ccore_133_user\",\n\t\tENABLE_PCLK_CCORE, 8, 0, 0),\n};\n\nstatic const struct samsung_cmu_info ccore_cmu_info __initconst = {\n\t.mux_clks\t\t= ccore_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(ccore_mux_clks),\n\t.gate_clks\t\t= ccore_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(ccore_gate_clks),\n\t.nr_clk_ids\t\t= CCORE_NR_CLK,\n\t.clk_regs\t\t= ccore_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(ccore_clk_regs),\n};\n\nstatic void __init exynos7_clk_ccore_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &ccore_cmu_info);\n}\n\nCLK_OF_DECLARE(exynos7_clk_ccore, \"samsung,exynos7-clock-ccore\",\n\texynos7_clk_ccore_init);\n\n \n#define MUX_SEL_PERIC0\t\t\t0x0200\n#define ENABLE_PCLK_PERIC0\t\t0x0900\n#define ENABLE_SCLK_PERIC0\t\t0x0A00\n\n \nPNAME(mout_aclk_peric0_66_user_p)\t= { \"fin_pll\", \"aclk_peric0_66\" };\nPNAME(mout_sclk_uart0_user_p)\t= { \"fin_pll\", \"sclk_uart0\" };\n\nstatic const unsigned long peric0_clk_regs[] __initconst = {\n\tMUX_SEL_PERIC0,\n\tENABLE_PCLK_PERIC0,\n\tENABLE_SCLK_PERIC0,\n};\n\nstatic const struct samsung_mux_clock peric0_mux_clks[] __initconst = {\n\tMUX(0, \"mout_aclk_peric0_66_user\", mout_aclk_peric0_66_user_p,\n\t\tMUX_SEL_PERIC0, 0, 1),\n\tMUX(0, \"mout_sclk_uart0_user\", mout_sclk_uart0_user_p,\n\t\tMUX_SEL_PERIC0, 16, 1),\n};\n\nstatic const struct samsung_gate_clock peric0_gate_clks[] __initconst = {\n\tGATE(PCLK_HSI2C0, \"pclk_hsi2c0\", \"mout_aclk_peric0_66_user\",\n\t\tENABLE_PCLK_PERIC0, 8, 0, 0),\n\tGATE(PCLK_HSI2C1, \"pclk_hsi2c1\", \"mout_aclk_peric0_66_user\",\n\t\tENABLE_PCLK_PERIC0, 9, 0, 0),\n\tGATE(PCLK_HSI2C4, \"pclk_hsi2c4\", \"mout_aclk_peric0_66_user\",\n\t\tENABLE_PCLK_PERIC0, 10, 0, 0),\n\tGATE(PCLK_HSI2C5, \"pclk_hsi2c5\", \"mout_aclk_peric0_66_user\",\n\t\tENABLE_PCLK_PERIC0, 11, 0, 0),\n\tGATE(PCLK_HSI2C9, \"pclk_hsi2c9\", \"mout_aclk_peric0_66_user\",\n\t\tENABLE_PCLK_PERIC0, 12, 0, 0),\n\tGATE(PCLK_HSI2C10, \"pclk_hsi2c10\", \"mout_aclk_peric0_66_user\",\n\t\tENABLE_PCLK_PERIC0, 13, 0, 0),\n\tGATE(PCLK_HSI2C11, \"pclk_hsi2c11\", \"mout_aclk_peric0_66_user\",\n\t\tENABLE_PCLK_PERIC0, 14, 0, 0),\n\tGATE(PCLK_UART0, \"pclk_uart0\", \"mout_aclk_peric0_66_user\",\n\t\tENABLE_PCLK_PERIC0, 16, 0, 0),\n\tGATE(PCLK_ADCIF, \"pclk_adcif\", \"mout_aclk_peric0_66_user\",\n\t\tENABLE_PCLK_PERIC0, 20, 0, 0),\n\tGATE(PCLK_PWM, \"pclk_pwm\", \"mout_aclk_peric0_66_user\",\n\t\tENABLE_PCLK_PERIC0, 21, 0, 0),\n\n\tGATE(SCLK_UART0, \"sclk_uart0_user\", \"mout_sclk_uart0_user\",\n\t\tENABLE_SCLK_PERIC0, 16, 0, 0),\n\tGATE(SCLK_PWM, \"sclk_pwm\", \"fin_pll\", ENABLE_SCLK_PERIC0, 21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info peric0_cmu_info __initconst = {\n\t.mux_clks\t\t= peric0_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(peric0_mux_clks),\n\t.gate_clks\t\t= peric0_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(peric0_gate_clks),\n\t.nr_clk_ids\t\t= PERIC0_NR_CLK,\n\t.clk_regs\t\t= peric0_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(peric0_clk_regs),\n};\n\nstatic void __init exynos7_clk_peric0_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &peric0_cmu_info);\n}\n\n \n#define MUX_SEL_PERIC10\t\t\t0x0200\n#define MUX_SEL_PERIC11\t\t\t0x0204\n#define MUX_SEL_PERIC12\t\t\t0x0208\n#define ENABLE_PCLK_PERIC1\t\t0x0900\n#define ENABLE_SCLK_PERIC10\t\t0x0A00\n\nCLK_OF_DECLARE(exynos7_clk_peric0, \"samsung,exynos7-clock-peric0\",\n\texynos7_clk_peric0_init);\n\n \nPNAME(mout_aclk_peric1_66_user_p)\t= { \"fin_pll\", \"aclk_peric1_66\" };\nPNAME(mout_sclk_uart1_user_p)\t= { \"fin_pll\", \"sclk_uart1\" };\nPNAME(mout_sclk_uart2_user_p)\t= { \"fin_pll\", \"sclk_uart2\" };\nPNAME(mout_sclk_uart3_user_p)\t= { \"fin_pll\", \"sclk_uart3\" };\nPNAME(mout_sclk_spi0_user_p)\t\t= { \"fin_pll\", \"sclk_spi0\" };\nPNAME(mout_sclk_spi1_user_p)\t\t= { \"fin_pll\", \"sclk_spi1\" };\nPNAME(mout_sclk_spi2_user_p)\t\t= { \"fin_pll\", \"sclk_spi2\" };\nPNAME(mout_sclk_spi3_user_p)\t\t= { \"fin_pll\", \"sclk_spi3\" };\nPNAME(mout_sclk_spi4_user_p)\t\t= { \"fin_pll\", \"sclk_spi4\" };\n\nstatic const unsigned long peric1_clk_regs[] __initconst = {\n\tMUX_SEL_PERIC10,\n\tMUX_SEL_PERIC11,\n\tMUX_SEL_PERIC12,\n\tENABLE_PCLK_PERIC1,\n\tENABLE_SCLK_PERIC10,\n};\n\nstatic const struct samsung_mux_clock peric1_mux_clks[] __initconst = {\n\tMUX(0, \"mout_aclk_peric1_66_user\", mout_aclk_peric1_66_user_p,\n\t\tMUX_SEL_PERIC10, 0, 1),\n\n\tMUX_F(0, \"mout_sclk_spi0_user\", mout_sclk_spi0_user_p,\n\t\tMUX_SEL_PERIC11, 0, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX_F(0, \"mout_sclk_spi1_user\", mout_sclk_spi1_user_p,\n\t\tMUX_SEL_PERIC11, 4, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX_F(0, \"mout_sclk_spi2_user\", mout_sclk_spi2_user_p,\n\t\tMUX_SEL_PERIC11, 8, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX_F(0, \"mout_sclk_spi3_user\", mout_sclk_spi3_user_p,\n\t\tMUX_SEL_PERIC11, 12, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX_F(0, \"mout_sclk_spi4_user\", mout_sclk_spi4_user_p,\n\t\tMUX_SEL_PERIC11, 16, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX(0, \"mout_sclk_uart1_user\", mout_sclk_uart1_user_p,\n\t\tMUX_SEL_PERIC11, 20, 1),\n\tMUX(0, \"mout_sclk_uart2_user\", mout_sclk_uart2_user_p,\n\t\tMUX_SEL_PERIC11, 24, 1),\n\tMUX(0, \"mout_sclk_uart3_user\", mout_sclk_uart3_user_p,\n\t\tMUX_SEL_PERIC11, 28, 1),\n};\n\nstatic const struct samsung_gate_clock peric1_gate_clks[] __initconst = {\n\tGATE(PCLK_HSI2C2, \"pclk_hsi2c2\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 4, 0, 0),\n\tGATE(PCLK_HSI2C3, \"pclk_hsi2c3\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 5, 0, 0),\n\tGATE(PCLK_HSI2C6, \"pclk_hsi2c6\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 6, 0, 0),\n\tGATE(PCLK_HSI2C7, \"pclk_hsi2c7\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 7, 0, 0),\n\tGATE(PCLK_HSI2C8, \"pclk_hsi2c8\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 8, 0, 0),\n\tGATE(PCLK_UART1, \"pclk_uart1\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 9, 0, 0),\n\tGATE(PCLK_UART2, \"pclk_uart2\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 10, 0, 0),\n\tGATE(PCLK_UART3, \"pclk_uart3\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 11, 0, 0),\n\tGATE(PCLK_SPI0, \"pclk_spi0\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 12, 0, 0),\n\tGATE(PCLK_SPI1, \"pclk_spi1\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 13, 0, 0),\n\tGATE(PCLK_SPI2, \"pclk_spi2\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 14, 0, 0),\n\tGATE(PCLK_SPI3, \"pclk_spi3\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 15, 0, 0),\n\tGATE(PCLK_SPI4, \"pclk_spi4\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 16, 0, 0),\n\tGATE(PCLK_I2S1, \"pclk_i2s1\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 17, CLK_SET_RATE_PARENT, 0),\n\tGATE(PCLK_PCM1, \"pclk_pcm1\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 18, 0, 0),\n\tGATE(PCLK_SPDIF, \"pclk_spdif\", \"mout_aclk_peric1_66_user\",\n\t\tENABLE_PCLK_PERIC1, 19, 0, 0),\n\n\tGATE(SCLK_UART1, \"sclk_uart1_user\", \"mout_sclk_uart1_user\",\n\t\tENABLE_SCLK_PERIC10, 9, 0, 0),\n\tGATE(SCLK_UART2, \"sclk_uart2_user\", \"mout_sclk_uart2_user\",\n\t\tENABLE_SCLK_PERIC10, 10, 0, 0),\n\tGATE(SCLK_UART3, \"sclk_uart3_user\", \"mout_sclk_uart3_user\",\n\t\tENABLE_SCLK_PERIC10, 11, 0, 0),\n\tGATE(SCLK_SPI0, \"sclk_spi0_user\", \"mout_sclk_spi0_user\",\n\t\tENABLE_SCLK_PERIC10, 12, CLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_SPI1, \"sclk_spi1_user\", \"mout_sclk_spi1_user\",\n\t\tENABLE_SCLK_PERIC10, 13, CLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_SPI2, \"sclk_spi2_user\", \"mout_sclk_spi2_user\",\n\t\tENABLE_SCLK_PERIC10, 14, CLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_SPI3, \"sclk_spi3_user\", \"mout_sclk_spi3_user\",\n\t\tENABLE_SCLK_PERIC10, 15, CLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_SPI4, \"sclk_spi4_user\", \"mout_sclk_spi4_user\",\n\t\tENABLE_SCLK_PERIC10, 16, CLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_I2S1, \"sclk_i2s1_user\", \"sclk_i2s1\",\n\t\tENABLE_SCLK_PERIC10, 17, CLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_PCM1, \"sclk_pcm1_user\", \"sclk_pcm1\",\n\t\tENABLE_SCLK_PERIC10, 18, CLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_SPDIF, \"sclk_spdif_user\", \"sclk_spdif\",\n\t\tENABLE_SCLK_PERIC10, 19, CLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_cmu_info peric1_cmu_info __initconst = {\n\t.mux_clks\t\t= peric1_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(peric1_mux_clks),\n\t.gate_clks\t\t= peric1_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(peric1_gate_clks),\n\t.nr_clk_ids\t\t= PERIC1_NR_CLK,\n\t.clk_regs\t\t= peric1_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(peric1_clk_regs),\n};\n\nstatic void __init exynos7_clk_peric1_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &peric1_cmu_info);\n}\n\nCLK_OF_DECLARE(exynos7_clk_peric1, \"samsung,exynos7-clock-peric1\",\n\texynos7_clk_peric1_init);\n\n \n#define MUX_SEL_PERIS\t\t\t0x0200\n#define ENABLE_PCLK_PERIS\t\t0x0900\n#define ENABLE_PCLK_PERIS_SECURE_CHIPID\t0x0910\n#define ENABLE_SCLK_PERIS\t\t0x0A00\n#define ENABLE_SCLK_PERIS_SECURE_CHIPID\t0x0A10\n\n \nPNAME(mout_aclk_peris_66_user_p) = { \"fin_pll\", \"aclk_peris_66\" };\n\nstatic const unsigned long peris_clk_regs[] __initconst = {\n\tMUX_SEL_PERIS,\n\tENABLE_PCLK_PERIS,\n\tENABLE_PCLK_PERIS_SECURE_CHIPID,\n\tENABLE_SCLK_PERIS,\n\tENABLE_SCLK_PERIS_SECURE_CHIPID,\n};\n\nstatic const struct samsung_mux_clock peris_mux_clks[] __initconst = {\n\tMUX(0, \"mout_aclk_peris_66_user\",\n\t\tmout_aclk_peris_66_user_p, MUX_SEL_PERIS, 0, 1),\n};\n\nstatic const struct samsung_gate_clock peris_gate_clks[] __initconst = {\n\tGATE(PCLK_WDT, \"pclk_wdt\", \"mout_aclk_peris_66_user\",\n\t\tENABLE_PCLK_PERIS, 6, 0, 0),\n\tGATE(PCLK_TMU, \"pclk_tmu_apbif\", \"mout_aclk_peris_66_user\",\n\t\tENABLE_PCLK_PERIS, 10, 0, 0),\n\n\tGATE(PCLK_CHIPID, \"pclk_chipid\", \"mout_aclk_peris_66_user\",\n\t\tENABLE_PCLK_PERIS_SECURE_CHIPID, 0, 0, 0),\n\tGATE(SCLK_CHIPID, \"sclk_chipid\", \"fin_pll\",\n\t\tENABLE_SCLK_PERIS_SECURE_CHIPID, 0, 0, 0),\n\n\tGATE(SCLK_TMU, \"sclk_tmu\", \"fin_pll\", ENABLE_SCLK_PERIS, 10, 0, 0),\n};\n\nstatic const struct samsung_cmu_info peris_cmu_info __initconst = {\n\t.mux_clks\t\t= peris_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(peris_mux_clks),\n\t.gate_clks\t\t= peris_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(peris_gate_clks),\n\t.nr_clk_ids\t\t= PERIS_NR_CLK,\n\t.clk_regs\t\t= peris_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(peris_clk_regs),\n};\n\nstatic void __init exynos7_clk_peris_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &peris_cmu_info);\n}\n\nCLK_OF_DECLARE(exynos7_clk_peris, \"samsung,exynos7-clock-peris\",\n\texynos7_clk_peris_init);\n\n \n#define MUX_SEL_FSYS00\t\t\t0x0200\n#define MUX_SEL_FSYS01\t\t\t0x0204\n#define MUX_SEL_FSYS02\t\t\t0x0208\n#define ENABLE_ACLK_FSYS00\t\t0x0800\n#define ENABLE_ACLK_FSYS01\t\t0x0804\n#define ENABLE_SCLK_FSYS01\t\t0x0A04\n#define ENABLE_SCLK_FSYS02\t\t0x0A08\n#define ENABLE_SCLK_FSYS04\t\t0x0A10\n\n \nPNAME(mout_aclk_fsys0_200_user_p)\t= { \"fin_pll\", \"aclk_fsys0_200\" };\nPNAME(mout_sclk_mmc2_user_p)\t\t= { \"fin_pll\", \"sclk_mmc2\" };\n\nPNAME(mout_sclk_usbdrd300_user_p)\t= { \"fin_pll\", \"sclk_usbdrd300\" };\nPNAME(mout_phyclk_usbdrd300_udrd30_phyclk_user_p)\t= { \"fin_pll\",\n\t\t\t\t\"phyclk_usbdrd300_udrd30_phyclock\" };\nPNAME(mout_phyclk_usbdrd300_udrd30_pipe_pclk_user_p)\t= { \"fin_pll\",\n\t\t\t\t\"phyclk_usbdrd300_udrd30_pipe_pclk\" };\n\n \nstatic const struct samsung_fixed_rate_clock fixed_rate_clks_fsys0[] __initconst = {\n\tFRATE(0, \"phyclk_usbdrd300_udrd30_phyclock\", NULL, 0, 60000000),\n\tFRATE(0, \"phyclk_usbdrd300_udrd30_pipe_pclk\", NULL, 0, 125000000),\n};\n\nstatic const unsigned long fsys0_clk_regs[] __initconst = {\n\tMUX_SEL_FSYS00,\n\tMUX_SEL_FSYS01,\n\tMUX_SEL_FSYS02,\n\tENABLE_ACLK_FSYS00,\n\tENABLE_ACLK_FSYS01,\n\tENABLE_SCLK_FSYS01,\n\tENABLE_SCLK_FSYS02,\n\tENABLE_SCLK_FSYS04,\n};\n\nstatic const struct samsung_mux_clock fsys0_mux_clks[] __initconst = {\n\tMUX(0, \"mout_aclk_fsys0_200_user\", mout_aclk_fsys0_200_user_p,\n\t\tMUX_SEL_FSYS00, 24, 1),\n\n\tMUX(0, \"mout_sclk_mmc2_user\", mout_sclk_mmc2_user_p,\n\t\tMUX_SEL_FSYS01, 24, 1),\n\tMUX(0, \"mout_sclk_usbdrd300_user\", mout_sclk_usbdrd300_user_p,\n\t\tMUX_SEL_FSYS01, 28, 1),\n\n\tMUX(0, \"mout_phyclk_usbdrd300_udrd30_pipe_pclk_user\",\n\t\tmout_phyclk_usbdrd300_udrd30_pipe_pclk_user_p,\n\t\tMUX_SEL_FSYS02, 24, 1),\n\tMUX(0, \"mout_phyclk_usbdrd300_udrd30_phyclk_user\",\n\t\tmout_phyclk_usbdrd300_udrd30_phyclk_user_p,\n\t\tMUX_SEL_FSYS02, 28, 1),\n};\n\nstatic const struct samsung_gate_clock fsys0_gate_clks[] __initconst = {\n\tGATE(ACLK_PDMA1, \"aclk_pdma1\", \"mout_aclk_fsys0_200_user\",\n\t\t\tENABLE_ACLK_FSYS00, 3, 0, 0),\n\tGATE(ACLK_PDMA0, \"aclk_pdma0\", \"mout_aclk_fsys0_200_user\",\n\t\t\tENABLE_ACLK_FSYS00, 4, 0, 0),\n\tGATE(ACLK_AXIUS_USBDRD30X_FSYS0X, \"aclk_axius_usbdrd30x_fsys0x\",\n\t\t\"mout_aclk_fsys0_200_user\",\n\t\tENABLE_ACLK_FSYS00, 19, 0, 0),\n\n\tGATE(ACLK_USBDRD300, \"aclk_usbdrd300\", \"mout_aclk_fsys0_200_user\",\n\t\tENABLE_ACLK_FSYS01, 29, 0, 0),\n\tGATE(ACLK_MMC2, \"aclk_mmc2\", \"mout_aclk_fsys0_200_user\",\n\t\tENABLE_ACLK_FSYS01, 31, 0, 0),\n\n\tGATE(SCLK_USBDRD300_SUSPENDCLK, \"sclk_usbdrd300_suspendclk\",\n\t\t\"mout_sclk_usbdrd300_user\",\n\t\tENABLE_SCLK_FSYS01, 4, 0, 0),\n\tGATE(SCLK_USBDRD300_REFCLK, \"sclk_usbdrd300_refclk\", \"fin_pll\",\n\t\tENABLE_SCLK_FSYS01, 8, 0, 0),\n\n\tGATE(PHYCLK_USBDRD300_UDRD30_PIPE_PCLK_USER,\n\t\t\"phyclk_usbdrd300_udrd30_pipe_pclk_user\",\n\t\t\"mout_phyclk_usbdrd300_udrd30_pipe_pclk_user\",\n\t\tENABLE_SCLK_FSYS02, 24, 0, 0),\n\tGATE(PHYCLK_USBDRD300_UDRD30_PHYCLK_USER,\n\t\t\"phyclk_usbdrd300_udrd30_phyclk_user\",\n\t\t\"mout_phyclk_usbdrd300_udrd30_phyclk_user\",\n\t\tENABLE_SCLK_FSYS02, 28, 0, 0),\n\n\tGATE(OSCCLK_PHY_CLKOUT_USB30_PHY, \"oscclk_phy_clkout_usb30_phy\",\n\t\t\"fin_pll\",\n\t\tENABLE_SCLK_FSYS04, 28, 0, 0),\n};\n\nstatic const struct samsung_cmu_info fsys0_cmu_info __initconst = {\n\t.fixed_clks\t\t= fixed_rate_clks_fsys0,\n\t.nr_fixed_clks\t\t= ARRAY_SIZE(fixed_rate_clks_fsys0),\n\t.mux_clks\t\t= fsys0_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(fsys0_mux_clks),\n\t.gate_clks\t\t= fsys0_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(fsys0_gate_clks),\n\t.nr_clk_ids\t\t= FSYS0_NR_CLK,\n\t.clk_regs\t\t= fsys0_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(fsys0_clk_regs),\n};\n\nstatic void __init exynos7_clk_fsys0_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &fsys0_cmu_info);\n}\n\nCLK_OF_DECLARE(exynos7_clk_fsys0, \"samsung,exynos7-clock-fsys0\",\n\texynos7_clk_fsys0_init);\n\n \n#define MUX_SEL_FSYS10\t\t\t0x0200\n#define MUX_SEL_FSYS11\t\t\t0x0204\n#define MUX_SEL_FSYS12\t\t\t0x0208\n#define DIV_FSYS1\t\t\t0x0600\n#define ENABLE_ACLK_FSYS1\t\t0x0800\n#define ENABLE_PCLK_FSYS1               0x0900\n#define ENABLE_SCLK_FSYS11              0x0A04\n#define ENABLE_SCLK_FSYS12              0x0A08\n#define ENABLE_SCLK_FSYS13              0x0A0C\n\n \nPNAME(mout_aclk_fsys1_200_user_p)\t= { \"fin_pll\", \"aclk_fsys1_200\" };\nPNAME(mout_fsys1_group_p)\t= { \"fin_pll\", \"fin_pll_26m\",\n\t\t\t\t\"sclk_phy_fsys1_26m\" };\nPNAME(mout_sclk_mmc0_user_p)\t\t= { \"fin_pll\", \"sclk_mmc0\" };\nPNAME(mout_sclk_mmc1_user_p)\t\t= { \"fin_pll\", \"sclk_mmc1\" };\nPNAME(mout_sclk_ufsunipro20_user_p)  = { \"fin_pll\", \"sclk_ufsunipro20\" };\nPNAME(mout_phyclk_ufs20_tx0_user_p) = { \"fin_pll\", \"phyclk_ufs20_tx0_symbol\" };\nPNAME(mout_phyclk_ufs20_rx0_user_p) = { \"fin_pll\", \"phyclk_ufs20_rx0_symbol\" };\nPNAME(mout_phyclk_ufs20_rx1_user_p) = { \"fin_pll\", \"phyclk_ufs20_rx1_symbol\" };\n\n \nstatic const struct samsung_fixed_rate_clock fixed_rate_clks_fsys1[] __initconst = {\n\tFRATE(PHYCLK_UFS20_TX0_SYMBOL, \"phyclk_ufs20_tx0_symbol\", NULL,\n\t\t\t0, 300000000),\n\tFRATE(PHYCLK_UFS20_RX0_SYMBOL, \"phyclk_ufs20_rx0_symbol\", NULL,\n\t\t\t0, 300000000),\n\tFRATE(PHYCLK_UFS20_RX1_SYMBOL, \"phyclk_ufs20_rx1_symbol\", NULL,\n\t\t\t0, 300000000),\n};\n\nstatic const unsigned long fsys1_clk_regs[] __initconst = {\n\tMUX_SEL_FSYS10,\n\tMUX_SEL_FSYS11,\n\tMUX_SEL_FSYS12,\n\tDIV_FSYS1,\n\tENABLE_ACLK_FSYS1,\n\tENABLE_PCLK_FSYS1,\n\tENABLE_SCLK_FSYS11,\n\tENABLE_SCLK_FSYS12,\n\tENABLE_SCLK_FSYS13,\n};\n\nstatic const struct samsung_mux_clock fsys1_mux_clks[] __initconst = {\n\tMUX(MOUT_FSYS1_PHYCLK_SEL1, \"mout_fsys1_phyclk_sel1\",\n\t\tmout_fsys1_group_p, MUX_SEL_FSYS10, 16, 2),\n\tMUX(0, \"mout_fsys1_phyclk_sel0\", mout_fsys1_group_p,\n\t\t MUX_SEL_FSYS10, 20, 2),\n\tMUX(0, \"mout_aclk_fsys1_200_user\", mout_aclk_fsys1_200_user_p,\n\t\tMUX_SEL_FSYS10, 28, 1),\n\n\tMUX(0, \"mout_sclk_mmc1_user\", mout_sclk_mmc1_user_p,\n\t\tMUX_SEL_FSYS11, 24, 1),\n\tMUX(0, \"mout_sclk_mmc0_user\", mout_sclk_mmc0_user_p,\n\t\tMUX_SEL_FSYS11, 28, 1),\n\tMUX(0, \"mout_sclk_ufsunipro20_user\", mout_sclk_ufsunipro20_user_p,\n\t\tMUX_SEL_FSYS11, 20, 1),\n\n\tMUX(0, \"mout_phyclk_ufs20_rx1_symbol_user\",\n\t\tmout_phyclk_ufs20_rx1_user_p, MUX_SEL_FSYS12, 16, 1),\n\tMUX(0, \"mout_phyclk_ufs20_rx0_symbol_user\",\n\t\tmout_phyclk_ufs20_rx0_user_p, MUX_SEL_FSYS12, 24, 1),\n\tMUX(0, \"mout_phyclk_ufs20_tx0_symbol_user\",\n\t\tmout_phyclk_ufs20_tx0_user_p, MUX_SEL_FSYS12, 28, 1),\n};\n\nstatic const struct samsung_div_clock fsys1_div_clks[] __initconst = {\n\tDIV(DOUT_PCLK_FSYS1, \"dout_pclk_fsys1\", \"mout_aclk_fsys1_200_user\",\n\t\tDIV_FSYS1, 0, 2),\n};\n\nstatic const struct samsung_gate_clock fsys1_gate_clks[] __initconst = {\n\tGATE(SCLK_UFSUNIPRO20_USER, \"sclk_ufsunipro20_user\",\n\t\t\"mout_sclk_ufsunipro20_user\",\n\t\tENABLE_SCLK_FSYS11, 20, 0, 0),\n\n\tGATE(ACLK_MMC1, \"aclk_mmc1\", \"mout_aclk_fsys1_200_user\",\n\t\tENABLE_ACLK_FSYS1, 29, 0, 0),\n\tGATE(ACLK_MMC0, \"aclk_mmc0\", \"mout_aclk_fsys1_200_user\",\n\t\tENABLE_ACLK_FSYS1, 30, 0, 0),\n\n\tGATE(ACLK_UFS20_LINK, \"aclk_ufs20_link\", \"dout_pclk_fsys1\",\n\t\tENABLE_ACLK_FSYS1, 31, 0, 0),\n\tGATE(PCLK_GPIO_FSYS1, \"pclk_gpio_fsys1\", \"mout_aclk_fsys1_200_user\",\n\t\tENABLE_PCLK_FSYS1, 30, 0, 0),\n\n\tGATE(PHYCLK_UFS20_RX1_SYMBOL_USER, \"phyclk_ufs20_rx1_symbol_user\",\n\t\t\"mout_phyclk_ufs20_rx1_symbol_user\",\n\t\tENABLE_SCLK_FSYS12, 16, 0, 0),\n\tGATE(PHYCLK_UFS20_RX0_SYMBOL_USER, \"phyclk_ufs20_rx0_symbol_user\",\n\t\t\"mout_phyclk_ufs20_rx0_symbol_user\",\n\t\tENABLE_SCLK_FSYS12, 24, 0, 0),\n\tGATE(PHYCLK_UFS20_TX0_SYMBOL_USER, \"phyclk_ufs20_tx0_symbol_user\",\n\t\t\"mout_phyclk_ufs20_tx0_symbol_user\",\n\t\tENABLE_SCLK_FSYS12, 28, 0, 0),\n\n\tGATE(OSCCLK_PHY_CLKOUT_EMBEDDED_COMBO_PHY,\n\t\t\"oscclk_phy_clkout_embedded_combo_phy\",\n\t\t\"fin_pll\",\n\t\tENABLE_SCLK_FSYS12, 4, CLK_IGNORE_UNUSED, 0),\n\n\tGATE(SCLK_COMBO_PHY_EMBEDDED_26M, \"sclk_combo_phy_embedded_26m\",\n\t\t\"mout_fsys1_phyclk_sel1\",\n\t\tENABLE_SCLK_FSYS13, 24, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info fsys1_cmu_info __initconst = {\n\t.fixed_clks\t\t= fixed_rate_clks_fsys1,\n\t.nr_fixed_clks\t\t= ARRAY_SIZE(fixed_rate_clks_fsys1),\n\t.mux_clks\t\t= fsys1_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(fsys1_mux_clks),\n\t.div_clks\t\t= fsys1_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(fsys1_div_clks),\n\t.gate_clks\t\t= fsys1_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(fsys1_gate_clks),\n\t.nr_clk_ids\t\t= FSYS1_NR_CLK,\n\t.clk_regs\t\t= fsys1_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(fsys1_clk_regs),\n};\n\nstatic void __init exynos7_clk_fsys1_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &fsys1_cmu_info);\n}\n\nCLK_OF_DECLARE(exynos7_clk_fsys1, \"samsung,exynos7-clock-fsys1\",\n\texynos7_clk_fsys1_init);\n\n#define MUX_SEL_MSCL\t\t\t0x0200\n#define DIV_MSCL\t\t\t0x0600\n#define ENABLE_ACLK_MSCL\t\t0x0800\n#define ENABLE_PCLK_MSCL\t\t0x0900\n\n \nPNAME(mout_aclk_mscl_532_user_p)\t= { \"fin_pll\", \"aclk_mscl_532\" };\n\nstatic const unsigned long mscl_clk_regs[] __initconst = {\n\tMUX_SEL_MSCL,\n\tDIV_MSCL,\n\tENABLE_ACLK_MSCL,\n\tENABLE_PCLK_MSCL,\n};\n\nstatic const struct samsung_mux_clock mscl_mux_clks[] __initconst = {\n\tMUX(USERMUX_ACLK_MSCL_532, \"usermux_aclk_mscl_532\",\n\t\tmout_aclk_mscl_532_user_p, MUX_SEL_MSCL, 0, 1),\n};\nstatic const struct samsung_div_clock mscl_div_clks[] __initconst = {\n\tDIV(DOUT_PCLK_MSCL, \"dout_pclk_mscl\", \"usermux_aclk_mscl_532\",\n\t\t\tDIV_MSCL, 0, 3),\n};\nstatic const struct samsung_gate_clock mscl_gate_clks[] __initconst = {\n\n\tGATE(ACLK_MSCL_0, \"aclk_mscl_0\", \"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 31, 0, 0),\n\tGATE(ACLK_MSCL_1, \"aclk_mscl_1\", \"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 30, 0, 0),\n\tGATE(ACLK_JPEG, \"aclk_jpeg\", \"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 29, 0, 0),\n\tGATE(ACLK_G2D, \"aclk_g2d\", \"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 28, 0, 0),\n\tGATE(ACLK_LH_ASYNC_SI_MSCL_0, \"aclk_lh_async_si_mscl_0\",\n\t\t\t\"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 27, 0, 0),\n\tGATE(ACLK_LH_ASYNC_SI_MSCL_1, \"aclk_lh_async_si_mscl_1\",\n\t\t\t\"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 26, 0, 0),\n\tGATE(ACLK_XIU_MSCLX_0, \"aclk_xiu_msclx_0\", \"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 25, 0, 0),\n\tGATE(ACLK_XIU_MSCLX_1, \"aclk_xiu_msclx_1\", \"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 24, 0, 0),\n\tGATE(ACLK_AXI2ACEL_BRIDGE, \"aclk_axi2acel_bridge\",\n\t\t\t\"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 23, 0, 0),\n\tGATE(ACLK_QE_MSCL_0, \"aclk_qe_mscl_0\", \"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 22, 0, 0),\n\tGATE(ACLK_QE_MSCL_1, \"aclk_qe_mscl_1\", \"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 21, 0, 0),\n\tGATE(ACLK_QE_JPEG, \"aclk_qe_jpeg\", \"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 20, 0, 0),\n\tGATE(ACLK_QE_G2D, \"aclk_qe_g2d\", \"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 19, 0, 0),\n\tGATE(ACLK_PPMU_MSCL_0, \"aclk_ppmu_mscl_0\", \"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 18, 0, 0),\n\tGATE(ACLK_PPMU_MSCL_1, \"aclk_ppmu_mscl_1\", \"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 17, 0, 0),\n\tGATE(ACLK_MSCLNP_133, \"aclk_msclnp_133\", \"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 16, 0, 0),\n\tGATE(ACLK_AHB2APB_MSCL0P, \"aclk_ahb2apb_mscl0p\",\n\t\t\t\"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 15, 0, 0),\n\tGATE(ACLK_AHB2APB_MSCL1P, \"aclk_ahb2apb_mscl1p\",\n\t\t\t\"usermux_aclk_mscl_532\",\n\t\t\tENABLE_ACLK_MSCL, 14, 0, 0),\n\n\tGATE(PCLK_MSCL_0, \"pclk_mscl_0\", \"dout_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 31, 0, 0),\n\tGATE(PCLK_MSCL_1, \"pclk_mscl_1\", \"dout_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 30, 0, 0),\n\tGATE(PCLK_JPEG, \"pclk_jpeg\", \"dout_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 29, 0, 0),\n\tGATE(PCLK_G2D, \"pclk_g2d\", \"dout_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 28, 0, 0),\n\tGATE(PCLK_QE_MSCL_0, \"pclk_qe_mscl_0\", \"dout_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 27, 0, 0),\n\tGATE(PCLK_QE_MSCL_1, \"pclk_qe_mscl_1\", \"dout_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 26, 0, 0),\n\tGATE(PCLK_QE_JPEG, \"pclk_qe_jpeg\", \"dout_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 25, 0, 0),\n\tGATE(PCLK_QE_G2D, \"pclk_qe_g2d\", \"dout_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 24, 0, 0),\n\tGATE(PCLK_PPMU_MSCL_0, \"pclk_ppmu_mscl_0\", \"dout_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 23, 0, 0),\n\tGATE(PCLK_PPMU_MSCL_1, \"pclk_ppmu_mscl_1\", \"dout_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 22, 0, 0),\n\tGATE(PCLK_AXI2ACEL_BRIDGE, \"pclk_axi2acel_bridge\", \"dout_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 21, 0, 0),\n\tGATE(PCLK_PMU_MSCL, \"pclk_pmu_mscl\", \"dout_pclk_mscl\",\n\t\t\tENABLE_PCLK_MSCL, 20, 0, 0),\n};\n\nstatic const struct samsung_cmu_info mscl_cmu_info __initconst = {\n\t.mux_clks\t\t= mscl_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(mscl_mux_clks),\n\t.div_clks\t\t= mscl_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(mscl_div_clks),\n\t.gate_clks\t\t= mscl_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(mscl_gate_clks),\n\t.nr_clk_ids\t\t= MSCL_NR_CLK,\n\t.clk_regs\t\t= mscl_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(mscl_clk_regs),\n};\n\nstatic void __init exynos7_clk_mscl_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &mscl_cmu_info);\n}\n\nCLK_OF_DECLARE(exynos7_clk_mscl, \"samsung,exynos7-clock-mscl\",\n\t\texynos7_clk_mscl_init);\n\n \n#define\tMUX_SEL_AUD\t\t\t0x0200\n#define\tDIV_AUD0\t\t\t0x0600\n#define\tDIV_AUD1\t\t\t0x0604\n#define\tENABLE_ACLK_AUD\t\t\t0x0800\n#define\tENABLE_PCLK_AUD\t\t\t0x0900\n#define\tENABLE_SCLK_AUD\t\t\t0x0A00\n\n \nPNAME(mout_aud_pll_user_p) = { \"fin_pll\", \"fout_aud_pll\" };\nPNAME(mout_aud_group_p) = { \"dout_aud_cdclk\", \"ioclk_audiocdclk0\" };\n\nstatic const unsigned long aud_clk_regs[] __initconst = {\n\tMUX_SEL_AUD,\n\tDIV_AUD0,\n\tDIV_AUD1,\n\tENABLE_ACLK_AUD,\n\tENABLE_PCLK_AUD,\n\tENABLE_SCLK_AUD,\n};\n\nstatic const struct samsung_mux_clock aud_mux_clks[] __initconst = {\n\tMUX(0, \"mout_sclk_i2s\", mout_aud_group_p, MUX_SEL_AUD, 12, 1),\n\tMUX(0, \"mout_sclk_pcm\", mout_aud_group_p, MUX_SEL_AUD, 16, 1),\n\tMUX(0, \"mout_aud_pll_user\", mout_aud_pll_user_p, MUX_SEL_AUD, 20, 1),\n};\n\nstatic const struct samsung_div_clock aud_div_clks[] __initconst = {\n\tDIV(0, \"dout_aud_ca5\", \"mout_aud_pll_user\", DIV_AUD0, 0, 4),\n\tDIV(0, \"dout_aclk_aud\", \"dout_aud_ca5\", DIV_AUD0, 4, 4),\n\tDIV(0, \"dout_aud_pclk_dbg\", \"dout_aud_ca5\", DIV_AUD0, 8, 4),\n\n\tDIV(0, \"dout_sclk_i2s\", \"mout_sclk_i2s\", DIV_AUD1, 0, 4),\n\tDIV(0, \"dout_sclk_pcm\", \"mout_sclk_pcm\", DIV_AUD1, 4, 8),\n\tDIV(0, \"dout_sclk_uart\", \"dout_aud_cdclk\", DIV_AUD1, 12, 4),\n\tDIV(0, \"dout_sclk_slimbus\", \"dout_aud_cdclk\", DIV_AUD1, 16, 5),\n\tDIV(0, \"dout_aud_cdclk\", \"mout_aud_pll_user\", DIV_AUD1, 24, 4),\n};\n\nstatic const struct samsung_gate_clock aud_gate_clks[] __initconst = {\n\tGATE(SCLK_PCM, \"sclk_pcm\", \"dout_sclk_pcm\",\n\t\t\tENABLE_SCLK_AUD, 27, CLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_I2S, \"sclk_i2s\", \"dout_sclk_i2s\",\n\t\t\tENABLE_SCLK_AUD, 28, CLK_SET_RATE_PARENT, 0),\n\tGATE(0, \"sclk_uart\", \"dout_sclk_uart\", ENABLE_SCLK_AUD, 29, 0, 0),\n\tGATE(0, \"sclk_slimbus\", \"dout_sclk_slimbus\",\n\t\t\tENABLE_SCLK_AUD, 30, 0, 0),\n\n\tGATE(0, \"pclk_dbg_aud\", \"dout_aud_pclk_dbg\", ENABLE_PCLK_AUD, 19, 0, 0),\n\tGATE(0, \"pclk_gpio_aud\", \"dout_aclk_aud\", ENABLE_PCLK_AUD, 20, 0, 0),\n\tGATE(0, \"pclk_wdt1\", \"dout_aclk_aud\", ENABLE_PCLK_AUD, 22, 0, 0),\n\tGATE(0, \"pclk_wdt0\", \"dout_aclk_aud\", ENABLE_PCLK_AUD, 23, 0, 0),\n\tGATE(0, \"pclk_slimbus\", \"dout_aclk_aud\", ENABLE_PCLK_AUD, 24, 0, 0),\n\tGATE(0, \"pclk_uart\", \"dout_aclk_aud\", ENABLE_PCLK_AUD, 25, 0, 0),\n\tGATE(PCLK_PCM, \"pclk_pcm\", \"dout_aclk_aud\",\n\t\t\tENABLE_PCLK_AUD, 26, CLK_SET_RATE_PARENT, 0),\n\tGATE(PCLK_I2S, \"pclk_i2s\", \"dout_aclk_aud\",\n\t\t\tENABLE_PCLK_AUD, 27, CLK_SET_RATE_PARENT, 0),\n\tGATE(0, \"pclk_timer\", \"dout_aclk_aud\", ENABLE_PCLK_AUD, 28, 0, 0),\n\tGATE(0, \"pclk_smmu_aud\", \"dout_aclk_aud\", ENABLE_PCLK_AUD, 31, 0, 0),\n\n\tGATE(0, \"aclk_smmu_aud\", \"dout_aclk_aud\", ENABLE_ACLK_AUD, 27, 0, 0),\n\tGATE(0, \"aclk_acel_lh_async_si_top\", \"dout_aclk_aud\",\n\t\t\t ENABLE_ACLK_AUD, 28, 0, 0),\n\tGATE(ACLK_ADMA, \"aclk_dmac\", \"dout_aclk_aud\", ENABLE_ACLK_AUD, 31, 0, 0),\n};\n\nstatic const struct samsung_cmu_info aud_cmu_info __initconst = {\n\t.mux_clks\t\t= aud_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(aud_mux_clks),\n\t.div_clks\t\t= aud_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(aud_div_clks),\n\t.gate_clks\t\t= aud_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(aud_gate_clks),\n\t.nr_clk_ids\t\t= AUD_NR_CLK,\n\t.clk_regs\t\t= aud_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(aud_clk_regs),\n};\n\nstatic void __init exynos7_clk_aud_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &aud_cmu_info);\n}\n\nCLK_OF_DECLARE(exynos7_clk_aud, \"samsung,exynos7-clock-aud\",\n\t\texynos7_clk_aud_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}