-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w16a16/amc_cnn_16w16a_src_SinglePortRAM_generic_block5.vhd
-- Created: 2023-08-04 11:27:08
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_src_SinglePortRAM_generic_block5
-- Source Path: amc_model_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 4/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_src_SinglePortRAM_generic_block5 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_src_SinglePortRAM_generic_block5;


ARCHITECTURE rtl OF amc_cnn_16w16a_src_SinglePortRAM_generic_block5 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"30c8", X"3fc7", X"bcaa", X"e8b7", X"ddbd", X"e2f8", X"d801", X"c6ee", X"5033", X"1016", X"26d7", X"d20e", X"0f44", X"2361",
                                                        X"c019", X"c121", X"f017", X"0482", X"e07c", X"0a99", X"d123", X"4cb3", X"f2e6", X"4123", X"cfa8", X"4e21", X"b3f2", X"c77d",
                                                        X"e6a7", X"ffd3", X"adde", X"d9e8", X"c452", X"8b0f", X"d70c", X"d0f3", X"926d", X"f134", X"2a1b", X"bc9d", X"cecf", X"c247",
                                                        X"9f00", X"246e", X"b9b8", X"b988", X"37a1", X"b373", X"e80f", X"e5b0", X"b7ff", X"ef5c", X"db1a", X"c26f", X"c21a", X"dd23",
                                                        X"b1ae", X"e73b", X"1750", X"f1fb", X"f580", X"2e23", X"f0d6", X"3fca", X"f281", X"0246", X"cba7", X"d948", X"efb3", X"c44b",
                                                        X"c614", X"ccaa", X"f6b9", X"b88c", X"948a", X"1387", X"b87e", X"c6e6", X"c8cd", X"5cad", X"c252", X"c166", X"c45f", X"b082",
                                                        X"34db", X"1a11", X"1b26", X"c36e", X"e72a", X"d766", X"1581", X"d2a1", X"ef81", X"341c", X"1613", X"fb0f", X"f697", X"0000",
                                                        X"b554", X"dddf", X"0e2e", X"f33c", X"f2f4", X"1569", X"2607", X"5b08", X"d10e", X"ff81", X"174d", X"b8ad", X"ee7c", X"bf26",
                                                        X"dee5", X"d52a", X"2549", X"f097", X"ffbb", X"ea4e", X"dfbe", X"0ea2", X"ec73", X"c479", X"348f", X"fa14", X"d899", X"d07c",
                                                        X"c4f0", X"ba28");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"ba28";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

