.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001010000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000110010000000001000000001000000000
000000000000000000000010000000001110000000000000001000
111000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
110000000000000000000000000000001000001100111100000000
010000000000000000000000000000001001110011000000000100
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100110100000100
000000000000000000000010000000001100110011000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000100000000000000000000000000000000000000000
000000000001010001000011110000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000001000000000010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000111100000000010000110000000
000000000000000000000000000000100000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000011100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000010001100000001100110000000000
000000000000000000000011010000101001110011000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000111000000000000000000000000
001000000000000000000000000000101100000001000000000000
000000000000000000000000001000000001000010000000000000
000000000000000000000000001111001110000000000000000000
000000000000000000000000000111111110000000000000000000
001000000000001101000000000011011101000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111111110000000000000000000
001000000000001101000010110011101101000100000000000000
000000000000000000000000000011111100000000000000000000
001000000000001101000010110111101010010000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000010110000000000000000000000000000
000000000000000000000000001011001101000100000000000000
001000000000001101000010111111101110000000000000000000

.logic_tile 5 4
010000000000000000000000001000000001000000000000000000
001000000000000000000010110001001101000000100000000000
111000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
111000000000000000000010100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000001101100000001100110100000000
001000000000000000000010110011000000110011000000000100
000000000000000000000010101001111001000011100000000000
001000000000000000000100000001101101000011000000000000
000000000000000000000000010001001111000000010000000000
001000000000000000000010001101111111100000010000000000

.logic_tile 6 4
010000000000001000000000001011011001010110110100000000
001000000000010001000011111011111010111001110000000100
111000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
101000000000000001000000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
001010100000000000100000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000011100101011100001111110000000000
001000000000000000000000000101011111000110100000000000
000000000000000000000000000001001000001100110000000000
001000000000000000000000000000010000110011000000000000

.logic_tile 7 4
010000000100000111000000000001001010110000000100000000
001000000100000000100000000011011011110110100000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
101000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000110001000011110000000000000000000
001000000000000000000000001001010000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110101101100000001100110100000001
001000000000000001000000000111100000110011000000000000

.logic_tile 9 4
010000000000000111000010100000000001000000001000000000
001000000000000000000110110000001011000000000000001000
000000000000000101000000000000000001000000001000000000
000000000000000111100000000000001111000000000000000000
000000000000000000000000000001000000000000001000000000
001000000000000000000000000000001001000000000000000000
000000000000000000000110100001100000000000001000000000
001000000000001101000010110000001001000000000000000000
000000000000000000000000000101100001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000001100001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
001000000000000000000010110000000000111100000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000001
001000000000000000000000000000001110000000000010000000

.logic_tile 2 5
010000000000000000000000000111000000000000001000000000
001000000000000000000000000000100000000000000000001000
000000000000000000000000010001100001000000001000000000
000000000000000000000011100000101111000000000000000000
000000100000000000000000000000000001000000001000000000
001001000000000000000000000000001111000000000000000000
000000000000000000000000010001100001000000001000000000
001000000000000000000011100000101100000000000000000000
000000000000000101000000000101100001000000001000000000
001000000000000000100000000000101101000000000000000000
000000000000000101000111000001100000000000001000000000
001000000000000000100111100000101100000000000000000000
000000000000000000000000000111100001000000001000000000
001000000000000000000010110000001001000000000000000000
000000000000000000000010100000000001000000001000000000
001000000000001101000110110000001101000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000000000000000000011110000000000000100
101000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000010
011000000000000000000000000000000000100000
000000000000000111100000000000000000000000
001000000000000000100000000000000000000000
000000000000000000000000000000000000010010
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000100001
010000000000000000000000000000000000000000
111000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000111111110000000000000000000
001000000000000000000010111011101100000000100000000000
000000000000001000000010110001101000000000000000000001
000000000000000101000110100101011011000100000000000000
000000000000001101000000011101001011000010000000000000
001000000000000101000010100001101001000000000000000000
000000000000000000000010101011101100000000000000000000
001001000000000000000000001111001111010000000000000000
000000000000000000000000000101001010100000000000000000
001000000000001101000010111111011010000000000010000000
000000000000000000000000000101001110001000000000000000
001000000000001101000010110101011011100000000000000000
000000000000000000000110000111011111010000000000000000
001000000000000000000010110011101101000000000000000000
000000000000000000000000001101100000000001000000000000
001000000000001101000010111001100000000000000000100000

.logic_tile 5 5
010000100010000101000110111001111110000000000000000000
001000000000000101100010001101111010100000000000000000
000000000000000101100010111011001110010111100000000000
000000000000000000000110101101101011000111010000000000
000000000000000001100011111001101010000110000000000000
001000000000000001000010101001010000000010000000000000
000000000000001000000110110011111000111000000000000000
001010100000000101000010100011011111110000000000000000
000000100000000001100000001101100000000010000000000000
001000000000000000100010110111001111000000000000000000
000000000000000000000000000001001011000000000000000000
001000001100001111000000000001011000000010000000000000
000000000000000101100110011111001001010111100000000000
001000000000000000000010011001111111000111010000000000
000000000000000001100110010001001111101000010000000000
001000000000000000100110000101111010010110100000000000

.logic_tile 6 5
010000100000001000000000000101001110000010000000000000
001001000000011001000011110000010000000000000000000000
111000000000000101000110101111011000000000000000000000
000000000000001111100100001001000000001000000000000000
010000000110000000000110001001111010000010000000000000
101000000000000101000000000101011000000000000000000000
000000000000000001100000010011101000101000000000000000
001000000000000000000010000111111100110100000000000000
000000000000000001100000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000001100000001011111111111000100100000000
001000000001011001000010001111001100010100100000000000
000000000000001111100000000000000001000010000100000000
001000000000000111100010111101001111000010100000000000
000000000000000101100110011011011101011110100000000000
001000000000000000000011001101101111011101000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000001000000000
001000000000000101000000000000001100000000000000001000
000000000000000101100000000011100001000000001000000000
000000000001010000000000000000101101000000000000000000
000000000000000000000000000101101001001100111000000000
001000000000000000000000000000101111110011000000000000
000000000000000000000000010001001001001100111000000000
001000000000000000000010100000001101110011000000000000
000000000000001101000000000011101001001100111000000000
001000000000001001100000000000001111110011000000000000
000000000000000101000011100111101001001100111000000000
001000000000000000100110000000101000110011000000000000
000000000000000000000000000111101001001100111000000000
001000000000000000000000000000101111110011000000000000
000000000000000000000011100111101000001100111000000000
001000000000000000000110110000101100110011000000000000

.logic_tile 8 5
010000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010110000011010010000000000000000
001000000000000000000010000000011001000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000010000100000000
001000000000000000000000000000100000000000000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001111000000000000001000
111000000000000000000000010001100000000000001000000000
000000000000000000000010100000100000000000000000000000
110000000000000000000110000000001000001100111100000000
111000001010000000000000000000001101110011000000000000
000000000000000000000000000101001000001100111100000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000010111101000001100111100000000
001000000000000000000010000000000000110011000000000000
000000001110000001100000000000001001001100111100000000
001000000000000000000000000000001100110011000000000000
000010100000000000000110000111101000001100110100000000
001000000000000000000100000000100000110011000000000000
000000000000001000000110010000000000000000000000000000
001000000000000001000110000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000000000000000000000000000000000000100
101001000000000000000000000000000000000000
000000100000000000000000000000000000000000
010000000000000000000010000000000000000010
111000000000010000000000000000000000000000
000000000000000111000000000000000000000000
001000000000000000100000000000000000000000
000000000000000000000000000000000000001000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
010000000000000000000000000000000000000000
111000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000101000010101001011000000010000000000000
000000000000001101100100000011101000000000000010000000
000000000000000101000000000000000000000010000000000001
000000000000000000100010110000001000000000000000000010
000000000000000000000000001000000000000010000000000001
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000000001001000000000100000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001001000000000010000001
000000000000000000000000000001000000000010000000000000
000000000000000101000000000000000000000000000010000001
000000000000000000000000000000001000000010000000000000
000000000000000000000000000000010000000000000000000011
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001000000000000000100001

.logic_tile 2 6
000000000000000111100010100001000000000000001000000000
000000000000000000100100000000001010000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000000101000000000101000000000000001000000000
000000000000000111100000000000000000000000000000000000
000010000000000000000111000000000000000000001000000000
000000000000000000000110110000001111000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001001000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000010
000000010000000000000000001011000000000000
111000000000000011100000001000000000000000
000000010000000000100000000001000000000000
010000000000000001000011100000000000000000
110000000000000111000000000101000000100000
000000000000000001000000000000000000000000
000000000000000000000000000101000000000000
000000000000000000000000001000000000000000
000000000000000000000011110101000000100000
000000000000000000000000000000000000000000
000000000000001111000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000100
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 4 6
000001000000001000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000000000000001000000000000001000000000000100000000000
000000000000000101000000001111001011000000000010000000
000000000000000000000000011101011010000000000010000000
000000000000000000000010100001111000000001000000000000
000010000000000000000000010011111100000000000000000000
000000000000000000000010101111101110001000000000000000
000000000000100000000000001101101010100000000000000000
000000000001000000000000000001111000000000000000000000
000000000000001000000000011001111101000000000000000000
000000001110001001000010010111011011000000010010000000
000000000000001000000000011111001111000000000000000000
000000000000001001000010010011101101000000010000000000
000000000000001000000000000001011001000000000000000000
000000000000001001000000001101001011000001000000000000

.logic_tile 5 6
000000000000000000000010100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
111000000000101101100010100001101011010111100000000000
000001000010000101000011100111011011000111010000000010
010000000000000101100110111001111110111101010110000000
100000000000000000000010101001111111111111010000000000
000000001000000101000000010011011100010100100000000000
000000000000000101000010101111001001101111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000110011101111110011100000000000000
000000000000001001000010000101001000111100000010000000
000000000000000000000000001101001010000110100000000000
000000001000001001000010000001011011001111110000000000

.logic_tile 6 6
000000000000000000000010100111101011000010000000000000
000000000000000101000110100111011001000000000000000000
111000000000000001100110011101011100101001110100000000
000000000000000000000110001001111100000000110000000000
010000000000001000000010111111001010110100010100000000
100000000000000001000110001011011011101000010000000000
000000000000001000000000011101011101011110100000000000
000000000000001001000010010001111010011101000000000000
000000000000000001100110000111101010100000000000000000
000000000000000000000011110001101001000000000000000000
000000000000000000000000000011101100101111000100000000
000000000000000111000010101111011101001111000000000000
000000000000001001100000011101101001101001000100000000
000000000000000101000011101001111101101110000000000000
000000000000000000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000

.logic_tile 7 6
000000000000000000000000010101001001001100111000000000
000000000000000000000010000000101100110011000000010000
111000000000000101000010100011101001001100111000000000
000000000000000000100100000000001010110011000000000000
010010101010000000000010110111101001001100111000000000
100001000000000000000110100000001011110011000000000000
000000000000000000000110000011101001001100111000000000
000000000000001101000010110000001001110011000000000000
000000000110000000000000000111101000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000110001000001001001100110000000000
000000000000001111000000000001001110110011000000000000
000000000000000000000010101001111000000010000000000000
000000000001000000000100001101101011000000000000000000
000000000000000000000000001001001111101001000100000000
000000000000001111000000001011111011101110000000000000

.logic_tile 8 6
000000000000001000000000011111011110011110100000000000
000000000000001111000011110111111011101110000000000000
111000000000001001100000011101011111010110110000000000
000000000000000111000011110101001111010001110000000000
010010100000000111100111101111011110001110000100000000
100001000000000000100000000101000000000110000000000000
000000000000001111100110010001111011000010100100000000
000000000000000001100010000000011110100001010000000000
000000000000000000000110010000011110010110100100000000
000000000001010000000011100111001000010000000000000000
000000000000000000000000001001111111000111010000000000
000000000000000000000000001111101011010111100000000000
000000000000101001100000010111111000001011000100000000
000000000000010001000010001011000000000011000000000000
000000000000000001000000001001011110000111010000000000
000000000000000001100010111111101101010111100000000000

.logic_tile 9 6
000000001110000000000000001001111001000111010000000000
000000000000000000000000000111101011101011010000000000
111000000000000111100011110000000000000000000000000000
000000000000000000100010010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001100000000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000001100001000010110100000000
000000000000000000000000000111101010000001010000000000

.ramt_tile 10 6
000000000000000000000111101000000000000000
000000010000000000000111100001000000000100
111000000000001000000000000000000000000000
000000010000000111000000001001000000000000
010000000000000000000000000000000000100000
010000000000000000000000001011000000000000
000000000000000000000000000000000000000000
000000000000000000000000001011000000000000
000000000000000000000110011000000000100000
000000000000000000000110010011000000000000
000000000000001001100000011000000000000000
000000000000001001100010010011000000000000
000000000000000000000000001000000000000000
000000000000000000000000001011000000000001
110000000010000011100000000000000000000000
110000000000000000100000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000001100010101011111000101001010100000000
000000000000000000000010111011001111010100100000000100
111000000000000111000000001011001111101001010100000000
000000000000000000100000000011111000101000010000000001
010001000000000000000010100111101100000000000000000000
000000100000000000000100000111011011000001000000000000
000000000000000111000000000111011011010100100100000000
000000000000000000100000001001101100101001010000000100
000000000000000000000110011011111000101001010100000100
000000000000000011000011010111001111010100100000100000
000000000000001101000000011011001111101001010100000100
000000000000001011000011000011011000101000010000000000
000000000000000001100010100001111101110000010100000000
000000000000000000000000001111001100110000110000000100
000000000000001111000000000101001001001000000000000000
000000000000000101000010100001111111000000000000000000

.logic_tile 2 7
000001000001000000000010100000001000111100001000000000
000000100000100000000100000000000000111100000000010000
111000000000001101100110000000001100000010000000000001
000000000000000001000010110000010000000000000000000001
010000000000011000000110100101011001000001000000000000
000000000000000101000000001011001001000000000000000000
000000000000000101000000000000000000000010000000000001
000000000000000000100010110011000000000000000000000001
000001000000101101000000001111101000101001010100000000
000000100001000001100010110101111111101000010000000100
000000000000000000000000001000001101000010100000000001
000000000000000000000000000111001001000010000010000000
000000000001000000000111000101100000000010000000000000
000000000000100000000000000000100000000000000000000011
000000000000000000000000001101011000000000000000000000
000000001010001101000010000001101010000000010000000000

.ramb_tile 3 7
000000001100000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000001100000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000111000000000000000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000111000111100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000000111000000000000101110000000000000000000
000000000000000000000000010101100001000000001000000000
000000000000001001000011100000101111000000000000000000
000000001110000001000000000001100001000000001000000000
000000000000001111000010000000101100000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000111110000001111000000000000000000

.logic_tile 5 7
000000000000001000000000000111001100000000000000000001
000000000000000111000010100000110000001000000000000000
111000000000001000000000001001111010111101110100000000
000000000000001001000000001011011011111100110001000000
010000000000000001100010000011001111000000000010000001
110000000000010000000010110000111010001000000000000001
000000000000100111000110001111001100110110100000000000
000000000001011101100000000101111111101001000010000001
000000000000100000000110000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000110100000001001010000000000000000
000000000000000000000000000000011111000000000000000010
000000000001000000000110010000000000000000000000000000
000000000000100000000110010000000000000000000000000000
000000000000000000000000011001001010001000000000000000
000000000000000000000011011111000000001100000000000000

.logic_tile 6 7
000000000000001000000000000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000010000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011001000000100000100001
000000000000000000000000000000101000000000000000000100
000000000010000011100000000000001100010000000000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001010000000000000000000
000000001000000000000000000001010000000010000010000000

.logic_tile 7 7
000000000000000101000010101001000000000010100000000000
000000000000000000000000000001001011000001000000000000
111000000000001111100000000101011001000010100000000000
000000000000000101000000000000101010000001000000000000
010000000000000001100110111111111100001011100000000000
100000000000000000000010000101101011101011010000000000
000000000000000101000000000111001011000010100100000000
000000000000000101000000000000101111001001010000000000
000000000000001000000000001000011110000110000100000000
000000000000000001000000000011011100000110100000000000
000000000000001001100000000000011000010110000100000000
000000001110000001000011110000001011000000000000000000
000000000000001000000110001111011000000010000010000000
000010100000000111000000001011000000000011000010100000
000000000000000000000110011111101010110000000100000000
000000000000000000000010001111111001111001010000000000

.logic_tile 8 7
000001000110001001100010000000001111010110100100000000
000000000000000001000110101011011101010000000000000000
111000000000001111100110000101111000011001110000000000
000000000000001111000010100111111010001001010000000000
010000000000000111000010100001011010010110000000000000
100000000000011111100000000101111000111111000000000000
000000000000000111000011111000011101000110000100000000
000000000000000101100110100001011110010110000000000000
000000000010000000000110011101101100001011100000000000
000000000000001001000010000001111100101011010000000000
000000000000000001100000010001001010110010110000000000
000000000000000000000011100101111000010001100000000000
000000000000001101100111010011111000100010010000000000
000010100000000001000111100111011111100001010010000000
000000000000001000000000001101111010000000100000000000
000001000000000001000000000101101101010100100000000000

.logic_tile 9 7
000000000000000011100000011111011111011110100000000000
000000000000000000100011111111001000011101000000000000
111000000000001111100110001001011011101000010000000000
000000000000001111000000001001111000001000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000001001110001011000000000000000000000000000000000000
000000000000001000000110000011000000000010110100000000
000000000000000111000000000001001010000010100000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011100
001100000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000001110000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000001000000110000101101111000000100000000000
000000000000000001000000001111111001000000000000000000
111000000000000000000010100111111101110000010100000000
000000000000000101000110101011011111110000110000000001
010001000000000000000011101011001111111000000100000000
000000000000000000000100001011101110111100000000000100
000000000000000000000010110111111101110000010100000000
000000000000001101000010001011011010110000110000000000
000000000000000001100110101000011100000000000000000000
000000000000000000000000001101011000010000000010000000
000000000000000011100110000000000000000010000000000000
000000000000000000100010001001000000000000000010000010
000000000000001000000011111011011001111000000100000000
000000000000000011000010101011111110111100000000000000
000000000000000101100000011101011000000000000000000000
000000000000000000000011010011101100000100000000000000

.logic_tile 2 8
000000000010000000000000001101001111000000000000000000
000000000000000000000010101011111001001000000000000000
111000000000000101000110110001100000000010000010100000
000000000000000000000010100000100000000000000000000000
010000000000000111100000011011011011110000010100000000
000000000000000000100011100101111111110000110000000100
000000000000000001100000011000011100010000000000000000
000000000000000000000011011011001100010000100000000100
000000000000000111000110010111011000100000000000000000
000000000000000000000010011011011001000000000000000000
000000000000001000000010011101000000000000000000000101
000000000000000001000110010001000000000001000000000100
000000000100001000000011111011011010110000010100000100
000000000000000001000010000101111111110000110000000000
000000000000000000000111000000011101000000000000000000
000000000000000000000000000011001101000010000000000101

.ramt_tile 3 8
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000001000000000111110001000000000000001000000000
000000000000000000000111110000101001000000000000010000
000000000000000000000000010101100000000000001000000000
000000000000000000000011010000000000000000000000000000
000000000000000111100000010011000000000000001000000000
000000000000000000100011110000000000000000000000000000
000000000000000111100000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011100101000001000000001000000000
000000000000000000100000000000101001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001101000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000111000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000001000000
111000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001011100000000001010000000000
000000001110000000000000001111001010000000010000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000001100000000000000000000001110000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000101001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000001100000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000001100000000100000000000
000000000000000000000000000000011110000000000000000000
000000001110001000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111100000001111010000000000000001
000000000000000000000100001101011001000000000000100000
000000000000000000000000010000000001000000100000000000
000000000000000000000010100000001111000000000000000000
000000000000000101100000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000101101110001000000000000000
000000000000000000000000000111010000000000000010000000
000000000000000000000111000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001110000000000100000000000000000000000000000000

.logic_tile 8 8
000000000000000101100000000111100000000000001000000000
000000000000000000000010110000100000000000000000001000
111000000000000000000000000011100001000000001000000000
000000000000000000000000000000101110000000000000000000
010000000000000000000011100011101001001100110000000000
110000000000000000000010110000101101110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001000000000100000000000
000000000000000101100000010011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100110010011001001010110100100000001
000000000000000000000010100011111100000110100000000000
000000000000000000000000000000001010000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000011000000000000010000000000000
000010100000000001000010000011000000000000000000000000

.logic_tile 9 8
000000000000000001100010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
111000000000000101100000000000000000000010000100000000
000000000000001101000000000001000000000000000000000001
010000000000000000000110101101001001100000000000000000
110000000000000000000010110101111000000000000000000100
000000000000000101000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000000101111000000001010000000000
000000000000000000000010110001001101000001100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000000
000000000000000000000000000000000000000000000011100111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000101110000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000001000000010100101000000000000001000000000
000000000000001011000000000000000000000000000000001000
000000000000000000000000010001100000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000000000000000000000101001000001100111000000100
000000000000000001000011100000100000110011000000000000
000000000000001000000000000001001000001100111000100000
000000000000000011000010100000000000110011000000000000
000000000010000000000010000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000100000
000000000000000000000000000101101000001100111000000000
000010000000000000000000000000000000110011000000100000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 2 9
000000000000000101000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001000000000010000000000000000001000000000
000000000000000011000011000000001011000000000000000000
000000100000001111100000010101100001000000001000000000
000000000000001011100011010000001001000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000000111000011010000001100000000000000000000
000000000000000000000010000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001100000000001100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001101000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000001101000000000000001001111100001000000000
000000000000000001100010110000001011111100000000010000
000000000000000000000000011111101001001000000000000000
000000000000000000000011010111001100010100000001000001
000000000000000001100000000011001010000010000000000000
000000000000001101000000000101001001001001000000000000
000000000000101000000010011001100000000000000000000000
000000000001011111000010001011101110000000100000000000
000000000000000101000000011011111110101100000000000000
000000000000000000000011010111001000001100000000000000
000000000000001001000111001011100000000001000000000000
000000000000001111000110100101100000000000000000000000
000000000000000101000000000001001101010101010000000000
000000000000001001000000001011001100111000000000000000
000000000000001001000000000001101111110011000000000000
000000000000001101100000000111101011110011100000000000

.logic_tile 5 9
000000000000000101000011100001001111000110000000000000
000000001110000000100110111011001110001101000000000000
000000001000000000000000000101000000000011100000000000
000000000000000000000000000001101100000011110000000100
000001000000000101000011100011001000000000000000000000
000000000000000000000100000000010000001000000000000000
000000000110000000000000001001001110000001000000000000
000000000000000000000010111011101111000001010000000000
000001000000000101000000010001001100000000000000000010
000000000000001101100010000101001100000000100010100010
000000000000000000000010000000011111010100100000000001
000000000000000000000000000000011011000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000011000010110000000000000000000000000000
000000000000000101100010100101001100000100000000000001
000000000000000000000100000001001100000000000000100000

.logic_tile 6 9
000000000000001101100110010001101000100011110100000000
000000000000000001000010010001011011110011110000100000
111000000000000011100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
010000000100001000000111110000000000000000000000000000
010000000000000101000110100000000000000000000000000000
000000000000000101000000000011111010111010100000000000
000000000000000000000000000111101000111001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111000010000100100000000
000000000000000000000010000101111011100001010000000100
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000001101010000000110000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000010
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000001100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
111000000000000000000000011001100000001100110000000000
000000000000000000000010011101100000110011000000000000
010000000000000000000000010001001011010110100100000000
010000000000000000000010000111011010001001010000000000
000000000000000101000000000101101100100000000000000000
000000000000000000000010100011011000000000000010000000
000000000000000001100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000001100000000000000000001100000000000001000000000
000000000000001111000000000000100000000000000000001000
111010000100000000000010100001000000000000001000000000
000001000000000111000100000000000000000000000000000000
010000000000000000000110100111001000001100111100000000
110000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000010000000110000111101000001100111100000000
000000000000100000000000000000000000110011000000000000
000000000000000001100110010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
010000000000001000000000000000001001001100111100000000
010000000000000001000000000000001101110011000000000000

.ramb_tile 10 9
000001000000000000000000010000000000000000
000000000000000000000011010000000000000000
101000000000001000000000000000000000000000
000000000000000111000000000000000000000000
010000001000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000111100000000000000000000000000010100000
000000000000000000100011110000000000000000000010100100
111000000000001000000000001000000000000000000000000000
000000000000000001000000000111001101000000100010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000001000010000110000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000111000110110
000000001000110100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000010100000001001001100111000100000
000000000000001101000100000000001000110011000000010000
000000000000001011100010100000001001001100111000000001
000000000000001011000100000000001110110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000010
000000000000000000000010000001101000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000000000000000000000001001001100111000000000
000000000000000001000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000001000000001011000000110011000000100000

.logic_tile 2 10
000000000000101000000000000000000000000000001000000000
000000000001001111000000000000001100000000000000010000
000000000000000101000000000001000000000000001000000000
000000000000001101100000000000001111000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000001111000010000000001000000000000000000000
000000000000000000000011100101100000000000001000000000
000000000000000000000000000000101010000000000000000000
000001000000000000000000000000000001000000001000000000
000000100000000001000000000000001000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000101000000000000001000111100001000000000
000000000000000000100000000000000000111100000000000010

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000001100110000101101000000000000000000000
000000000000000000000010110011011011000001000000000100
111000000000001101000111001011111101111111110100000001
000000000000000111000000001001101011110111110000000001
010000000000000101000010100000011011000000000010000001
010000000000000000100110100011001110010000000000000000
000000000000001000000010110000011000000100000100000000
000000000000000001000011100000000000000000000000000000
000000000000001000000000011001101011111111110100000000
000000000000000101000011001101011100101111110000000000
000000000000001000000000010111001010000010000000000000
000000000000000101000010000001011001000000000000000000
000000000000000101100000000111011110000000100000000000
000000000000000101000000001011011010000000110000000000
000000000000000001100000000000011111010000000000000100
000000000000000000000011110000001010000000000000000000

.logic_tile 5 10
000000000000000101100010100111001000000011000100000000
000000000000000000000010111001110000000111000000000000
111000000000000101000000001111101110111111110100000000
000000000000000111100000001011111101111011110000100100
110000000000001001100010000001111011011111000000000000
010000000000000101000000000111001110000110000000000000
000000000000000000000000001101011111000000000000000000
000000000001011101000000000011101010000110100000000000
000000000000000000000110000111011000000110100000000000
000000000000000000000110111001101110001111110000000000
000000000000001001100110000101011000111111110000000000
000000000000001001000000000001001010000011010000000000
000000000000000111000110011001000000000000010000000000
000000000000000000000010100001001010000000000000000110
000000000000001101000111101000011101000010000000000000
000000000000000101100000000111001000000000000000000000

.logic_tile 6 10
000000000000001000000010100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000001010010000000000000000
000000000000000000000010110111011000010110000000000000
000000000000000000000000001011100001000000010000000000
000000000000000000000000000001101101000000000000000000
000000000000000000000110000011001000000000010000000000
000000000000000000000010111011111000000110100000000000
000000000000000000000110111000011101000010000000000000
000000000000000000000010100001011101000000000000000000
000000000000100000000000000000000000000000000010000000
000000000001010000000000001011001000000010000000000000
000000000000000001100000000011100000000010000000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 7 10
000000000000000000000010110001100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000110000000000110110111000000000000001000000000
000000000000000000000010100000001001000000000000000000
110010100000000000000000000011001001001100110000000000
010001000000000000000000000000001010110011000000000000
000000000000000001100110001000000000001100110000000000
000000000000000000000000001001001111110011000000000000
000000000000000111100110001000000001000000000000000010
000000000000000000000010001001001101000000100000000000
000000000000000000000000010000011010000010000000000000
000000000000000000000010000000010000000000000000000000
000000000000000111100000010000001100000010000100000000
000000000000000000000011010000010000000000000000000010
000000000000000000000000000001000000000010000100000000
000000000000000000000000000000100000000000000000000010

.logic_tile 8 10
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000001000000110000111001000001100110100000000
000000000000001001000000000000000000110011000000010000
111000000000001000000000010101011101101111010000000000
000000000000001011000010011001101111000010100000000000
110000000000001001100111011011111111100000000000000000
110000000000000011000010010001001111000000000010000011
000000000000001001000010100001101011011101010000000000
000000000000001001000010101111111010000110100000000000
000000000000000000000010001101101110001000000000000000
000000000000000000000000001101100000000000000000000000
000000000000001011100110010101011100110110010000000001
000000000000000101100010000101011101110110100000000100
000000100000001000000110010101001110100001010000000000
000000000000000001000110011101111000010000000000000000
010000000000001001000110010111100001001100110100000000
110010000000000001000010100000001101110011000010000000

.ramt_tile 10 10
000000000000101000000000001000000000000000
000000010000010101000011111101001000001000
111000000000000000000000001000000000000000
000000010000000000000000000101000000000000
010000000000000000000000000000000000000000
010000000000000000000000001011000000001000
000000000000001111000110100000000000000000
000000000000001001000000001011000000000000
000000000000000000000110011000000000000000
000000000000000000000110010011000000000000
000000000000001001100110011000000000000000
000000000000001001100110010011000000000000
000000000000000000000000001000000000000000
000000000000000000000000001011000000000000
010000000000000000000000001000000000000000
110000000000000000000000001011000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000110001101111010111000000100100000
000000000000000000000000001101011011111100000000000000
111000000000000101000000000000000000000010000000000000
000000000000000000000000000111000000000000000000000100
010000000000000000000010000000001000000010000000000001
000000000000000000000010100000010000000000000000000010
000000000000000000000010000101101011101001010100100001
000000000000001111000010101101111010010100100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001100000010000000000000
000000000000000000000000000000000000000000000000000110
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001101101011110000010100000000
000000000000000000000000000101111000110000110000100000

.logic_tile 2 11
000000000000000011100111100101001111000110000100000000
000000000000001111000111111011101101001000000000000000
111000000000000111100110100001000001000001000000000000
000000000000000000000000001001001000000001010010000000
010000000000000000000000010001011000000000000000100000
010000000000000000000010000001100000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000010000010000000
000000000000000000000010000000010000000000000000100000
000000000000000000000000000000000000000010000010000000
000000000000000000000010000001000000000000000000000010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000001100010101000001011000000000000000100
000000000000000000100110100001001111010000000000000010
111000000000000111100000001111001100000010000000000000
000000000000000101100000001101000000000000000000000000
110000000000001101000010100111101001111011110000000000
010000000000001001000000001001111110111111110000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010110001000000000010000000000000
000010100001011000000110011011001010000010000010000000
000001000000100001000010000001101011000000000000000010
000000000000001000000000000101011000000000000000000001
000000000000000001000000000101101101000010000000100000
000000000000001101000000000001001111111100110000000000
000000000000000001000000000101001100111100010010000000
000000000000000001100110010101001010000000000000000000
000000000000000000000010001011011000000001000000000000

.logic_tile 5 11
000000000000000001100000010000000000000000100100100000
000000000000000000000011010000001001000000000000100010
111000000000001000000000001101001110101111110000000000
000010000000000001000000000101001110101101010000000000
110000000000000101000000001000001110000000000000000000
110000000000000000000000000001000000000100000010000000
000000000010001000000000000001000000000010000000000000
000000000000000101000000000001100000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001110000010000000000000
000001000000000000000000000111001010001000000000000000
000000000000000000000000000111000000000000000000000000
000000000000001001100110000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000111000000010101100000000010000000000000
000000000000000000000010100000100000000000000000000000
111000000000000000000000000000001000000000000000000001
000000000000000000000000000001010000000100000000000000
010000000000000001100010001101111011000010000000000000
110000000000000000000000001101011110000000000000000000
000000000000000000000010101111111011100000000000000000
000000000000001101000110111101011010000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000101000000000000000001000000000000000000
000000000000000000100000000101001011000000100001000000
000000000000001001100000000111001000000100000000000000
000000000000000001000000000000010000001001000010000000

.logic_tile 7 11
000000000000001000000110000011011101000100100000000000
000000000000000001000000000011011010001100110000000000
111000000000000000000010110000000000000000000000000000
000000001000000000000110000000000000000000000000000000
110010100000000000000000001011001001010111100000000000
110001000000000000000000001101011001000001000000000000
000000000000000101100111001111111010000010100000000000
000000000000000000000000001011001101000000010000000000
000000000000000001000110110000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000101100010111011111101010111110000000000
000000000001001101000110100011101111100111110000000000
000000000000000000000011101001111101110000000000000000
000000000000000000000100001111111010010000000000000000
000000000000000001100110100001001101001111100100000000
000000000000001111000010110011011110011111010010000000

.logic_tile 8 11
000000000000000000000000001000000000000000000100000000
000000000000000101000000000101000000000010000000000000
111000000000000011100000000000011010000100000100000000
000000000000000000100000000000000000000000000000000000
110000000000001000000000001101001101000001000000000000
100000000000000001000000000011001101010010100000000000
000000000000000001100000001011011101001001000000000000
000000000000000000100000000111101000001010000000000000
000000000000000001100000010000000001000000100100000000
000000000000000000000010100000001010000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000011001011101001001000000000000
000000000000000001000010101111001000000101000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000000101000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000000000000010000000000000010000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000001000000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000
000000000000000101000000000101101100000001000000100001
000000000000000000000000001011010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000001001000000000010000000000000
001000000000000101000000000101000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001101101000000000000000000
001000000000000000000000001011011111000001000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000001100111010001011110000010000100000001
001000000000000000000111010101010000000000000000000000
111000000000000101000000000011101000000000000000000000
000000000000000000000000001001010000000001000001000000
010000000000001101100110000000000000000000000000000000
111000000000000001000000000000000000000000000000000000
000000000000000000000011100111100000000000000000000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000000000000000101011001010000000000000000
001000000000000000000000000000001011000000000000000000
000000000000000000000110011000001010010100100000000000
001000000000000000000010000001001000010110100000000000

.logic_tile 6 12
010000000000000000000111010111100000000000001000000000
001000000000000000000010000000000000000000000000001000
111000000000000000000000000001100000000000001000000000
000000000000000101000000000000001001000000000000000000
110000000000000011100110000011101000001100111000000000
111000000000000101100000000000001010110011000000000000
000000000000000000000000000000001000001100110000000000
001000000000000000000000001001001010110011000000000000
000000000000000000000000010000000000000010000110000000
001000000000000000000010100000001001000000000010000000
000000000000001001100000000011100000000010000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000111100000000000000010000100000000
001000000000000000000100001101000000000000000010000000
000000000000001000000000000011000000000010000100000000
001000000000000101000000000000100000000000000010000000

.logic_tile 7 12
010000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000001000000110110000000001000000100100000000
000000000000000101000010100000001011000000000000000000
110000000000000000000000010000001011001100110000000000
101000000000000000000011010000011100110011000000000000
000000000000000000000000010000000001000000100100000000
001000000000000000000011100000001011000000000000000000
000000000000000001100000000000011000000010000000000000
001000000000000000000000000000010000000000000000000000
000001000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001111000011111110000000000
001000000000000000000000000011101001001011110000000000

.logic_tile 8 12
010010000000000000000000000111001110010101110000000000
001001000000000000000010101001101011010110110000000000
111000000000000000000000001011111010101000000000000000
000000000000000000000000000111111101110110110000000000
110000000000000000000110001011101100100100010000000000
101000000000000000000010001011001110111000110000000000
000000000000000000000110001011011101000110000000000000
001000000000000000000000001111111110000101000000000000
000000000000000101100110110000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000001100000010000000000000000100100000000
001000000000000000000011100000001011000000000000000000
000000000000001001100000010101000000000000000100000000
001000000000000111000010000000100000000001000000000000
000000000000001000000000010000000000000000100100000000
001000000000000111000010000000001011000000000000000000

.logic_tile 9 12
010000000000000000000000010000000000000000000000000000
001000001100000000000011000000000000000000000000000000
111000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
110010000000000000000000000000000000000000000100000000
101001000000000000000000001001000000000010000000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100010010
000000000100110000
001110011100000000
000001111100000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100100100000
001000000000000000000010000000001111000000000010000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000010000000000000
001000000000000000000000001101000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 5
0514054455505401540050115010500550045001500045104505450445010101
0000000000000000000000000000000000000000000004500445044404410401
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0010004544450005055005500011055005500011055005500011055005500011
0015000400150100001500400054001500555454405114444051000000515011
0015000400150055001500400051004401000010004000000514041100550041
0000440000000001000015400011400001000010004100000511041100550041
0000000000000000000000000000000000000000000000001100144100000144
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffff7ffffd55ffffffffffffffff
7fd555555fd5ffd5fd57557f57f55555ffffffffffffffffffffffffffffffff

.sym 2 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036_$glb_ce
.sym 3 $PACKER_GND_NET_$glb_clk
.sym 4 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 8 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333_$glb_ce
.sym 412 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.sym 519 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4546[3]_new_
.sym 520 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.sym 521 $auto$alumacc.cc:474:replace_alu$2893.C[1]
.sym 522 $abc$9120$add$demo.v:276$2422_Y[1]_new_inv_
.sym 523 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.sym 524 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.sym 525 $auto$alumacc.cc:474:replace_alu$2922.C[2]
.sym 526 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.sym 574 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.sym 633 delay[3]
.sym 634 delay[5]
.sym 635 $abc$9120$new_n281_
.sym 636 delay[1]
.sym 637 delay[12]
.sym 638 delay[2]
.sym 639 delay[6]
.sym 640 $abc$9120$new_n373_
.sym 746 $abc$9120$new_n372_
.sym 747 delay[15]
.sym 748 delay[8]
.sym 749 delay[4]
.sym 750 $abc$9120$new_n371_
.sym 751 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.sym 752 delay[7]
.sym 753 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4526[0]_new_
.sym 789 cb_rd_en
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 856 CLK$SB_IO_IN
.sym 857 DC$SB_IO_OUT
.sym 862 $abc$9120$add$demo.v:276$2422_Y[2]
.sym 863 $abc$9120$add$demo.v:276$2422_Y[3]
.sym 864 $abc$9120$add$demo.v:276$2422_Y[4]
.sym 865 $abc$9120$add$demo.v:276$2422_Y[5]
.sym 866 $abc$9120$add$demo.v:276$2422_Y[6]
.sym 867 $abc$9120$add$demo.v:276$2422_Y[7]
.sym 905 CLK$SB_IO_IN
.sym 906 DC$SB_IO_OUT
.sym 944 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156
.sym 963 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156
.sym 974 $abc$9120$add$demo.v:276$2422_Y[8]
.sym 975 $abc$9120$add$demo.v:276$2422_Y[9]
.sym 976 $abc$9120$add$demo.v:276$2422_Y[10]
.sym 977 $abc$9120$add$demo.v:276$2422_Y[11]
.sym 978 $abc$9120$add$demo.v:276$2422_Y[12]
.sym 979 $abc$9120$add$demo.v:276$2422_Y[13]
.sym 980 $abc$9120$add$demo.v:276$2422_Y[14]
.sym 981 $abc$9120$add$demo.v:276$2422_Y[15]
.sym 1049 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156
.sym 1088 delay[14]
.sym 1089 RST$SB_IO_OUT
.sym 1090 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.sym 1091 delay[10]
.sym 1093 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 1095 delay[13]
.sym 1234 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.sym 1246 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.sym 1318 $0\scl[0:0]
.sym 1323 SCL$SB_IO_OUT
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1420 RST$SB_IO_OUT
.sym 1421 SCL$SB_IO_OUT
.sym 1494 RST$SB_IO_OUT
.sym 1900 $abc$9120$add$demo.v:276$2422_Y[2]
.sym 2260 delay[0]
.sym 2370 $abc$9120$add$demo.v:276$2422_Y[0]
.sym 2395 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.sym 2407 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.sym 2414 delay[12]
.sym 2529 $auto$alumacc.cc:474:replace_alu$2922.C[2]
.sym 2531 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 2532 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.sym 2534 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.sym 2535 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.sym 2537 $auto$alumacc.cc:474:replace_alu$2893.C[1]
.sym 2538 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.sym 2581 delay[12]
.sym 2634 delay[12]
.sym 2656 $PACKER_VCC_NET
.sym 2666 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.sym 2673 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.sym 2680 delay[6]
.sym 2682 $abc$9120$add$demo.v:276$2422_Y[3]
.sym 2684 delay[3]
.sym 2686 $abc$9120$add$demo.v:276$2422_Y[5]
.sym 2692 delay[3]
.sym 2693 delay[5]
.sym 2695 delay[1]
.sym 2697 delay[2]
.sym 2698 delay[6]
.sym 2712 delay[0]
.sym 2725 delay[0]
.sym 2726 delay[1]
.sym 2727 delay[3]
.sym 2728 delay[2]
.sym 2733 delay[5]
.sym 2737 delay[0]
.sym 2743 delay[1]
.sym 2746 delay[0]
.sym 2751 delay[6]
.sym 2756 delay[3]
.sym 2764 delay[1]
.sym 2769 delay[2]
.sym 2774 $abc$9120$auto$alumacc.cc:491:replace_alu$2911[15]
.sym 2775 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.sym 2776 $abc$9120$new_n282_
.sym 2777 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.sym 2778 delay[0]
.sym 2779 $abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.sym 2780 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.sym 2781 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4582[3]_new_
.sym 2786 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4546[3]_new_
.sym 2788 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.sym 2790 cb_rd_addr[0]
.sym 2792 $PACKER_VCC_NET
.sym 2796 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.sym 2799 delay[0]
.sym 2800 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 2803 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.sym 2805 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.sym 2807 $auto$alumacc.cc:474:replace_alu$2922.C[2]
.sym 2808 delay[5]
.sym 2809 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.sym 2810 $abc$9120$add$demo.v:276$2422_Y[6]
.sym 2811 $abc$9120$add$demo.v:276$2422_Y[8]
.sym 2812 delay[1]
.sym 2814 delay[12]
.sym 2816 delay[2]
.sym 2819 $abc$9120$add$demo.v:276$2422_Y[12]
.sym 2828 delay[5]
.sym 2829 delay[8]
.sym 2830 $abc$9120$add$demo.v:276$2422_Y[1]_new_inv_
.sym 2832 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 2838 delay[4]
.sym 2840 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 2843 $abc$9120$add$demo.v:276$2422_Y[2]
.sym 2845 $abc$9120$add$demo.v:276$2422_Y[5]
.sym 2846 delay[1]
.sym 2847 $abc$9120$add$demo.v:276$2422_Y[6]
.sym 2848 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 2849 $abc$9120$add$demo.v:276$2422_Y[3]
.sym 2852 delay[5]
.sym 2854 $abc$9120$new_n410_
.sym 2855 delay[0]
.sym 2856 $abc$9120$add$demo.v:276$2422_Y[12]
.sym 2857 delay[9]
.sym 2860 $abc$9120$add$demo.v:276$2422_Y[3]
.sym 2861 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 2862 $abc$9120$new_n410_
.sym 2863 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 2866 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 2867 $abc$9120$add$demo.v:276$2422_Y[5]
.sym 2868 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 2869 $abc$9120$new_n410_
.sym 2872 delay[5]
.sym 2873 delay[0]
.sym 2874 delay[4]
.sym 2875 delay[1]
.sym 2878 $abc$9120$add$demo.v:276$2422_Y[1]_new_inv_
.sym 2879 $abc$9120$new_n410_
.sym 2880 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 2881 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 2884 $abc$9120$add$demo.v:276$2422_Y[12]
.sym 2885 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 2886 $abc$9120$new_n410_
.sym 2887 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 2890 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 2891 $abc$9120$add$demo.v:276$2422_Y[2]
.sym 2892 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 2893 $abc$9120$new_n410_
.sym 2896 $abc$9120$new_n410_
.sym 2897 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 2898 $abc$9120$add$demo.v:276$2422_Y[6]
.sym 2899 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 2902 delay[5]
.sym 2903 delay[4]
.sym 2904 delay[9]
.sym 2905 delay[8]
.sym 2906 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036_$glb_ce
.sym 2907 CLK$SB_IO_IN_$glb_clk
.sym 2909 $abc$9120$new_n284_
.sym 2910 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.sym 2911 delay[11]
.sym 2912 $abc$9120$new_n410_
.sym 2913 $abc$9120$auto$rtlil.cc:1835:ReduceAnd$2926_new_
.sym 2914 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 2915 delay[9]
.sym 2916 $abc$9120$procmux$2733.B_AND_S[66]_new_
.sym 2926 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.sym 2928 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 2935 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.sym 2936 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 2939 $abc$9120$add$demo.v:276$2422_Y[11]
.sym 2940 $abc$9120$procmux$2733.B_AND_S[66]_new_
.sym 2943 delay[15]
.sym 2945 delay[8]
.sym 2946 delay[14]
.sym 2947 $abc$9120$add$demo.v:276$2422_Y[15]
.sym 2952 delay[10]
.sym 2962 $abc$9120$new_n372_
.sym 2965 delay[4]
.sym 2966 delay[12]
.sym 2968 delay[6]
.sym 2969 $abc$9120$add$demo.v:276$2422_Y[7]
.sym 2973 delay[13]
.sym 2974 $abc$9120$add$demo.v:276$2422_Y[4]
.sym 2976 delay[7]
.sym 2977 $abc$9120$new_n373_
.sym 2979 delay[15]
.sym 2981 $abc$9120$new_n410_
.sym 2983 delay[14]
.sym 2984 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 2985 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4526[0]_new_
.sym 2986 $abc$9120$add$demo.v:276$2422_Y[8]
.sym 2988 delay[11]
.sym 2989 delay[10]
.sym 2991 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 2992 $abc$9120$add$demo.v:276$2422_Y[15]
.sym 2995 delay[10]
.sym 2996 delay[7]
.sym 2997 delay[6]
.sym 2998 delay[11]
.sym 3001 $abc$9120$new_n410_
.sym 3002 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 3003 $abc$9120$add$demo.v:276$2422_Y[15]
.sym 3004 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 3007 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 3008 $abc$9120$new_n410_
.sym 3009 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 3010 $abc$9120$add$demo.v:276$2422_Y[8]
.sym 3013 $abc$9120$new_n410_
.sym 3014 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 3015 $abc$9120$add$demo.v:276$2422_Y[4]
.sym 3016 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 3019 $abc$9120$new_n373_
.sym 3021 $abc$9120$new_n372_
.sym 3022 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4526[0]_new_
.sym 3025 delay[4]
.sym 3031 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 3032 $abc$9120$new_n410_
.sym 3033 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 3034 $abc$9120$add$demo.v:276$2422_Y[7]
.sym 3037 delay[14]
.sym 3038 delay[13]
.sym 3039 delay[15]
.sym 3040 delay[12]
.sym 3041 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036_$glb_ce
.sym 3042 CLK$SB_IO_IN_$glb_clk
.sym 3058 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.sym 3061 delay[13]
.sym 3062 $abc$9120$procmux$2604_CMP_new_
.sym 3065 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.sym 3066 $abc$9120$new_n371_
.sym 3068 delay[11]
.sym 3070 $abc$9120$new_n410_
.sym 3072 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.sym 3073 $abc$9120$procmux$2733.B_AND_S[67]_new_
.sym 3074 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 3075 $abc$9120$add$demo.v:276$2422_Y[9]
.sym 3076 delay[9]
.sym 3077 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.sym 3078 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 3079 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.sym 3082 delay[13]
.sym 3097 delay[3]
.sym 3100 delay[4]
.sym 3103 delay[1]
.sym 3105 delay[0]
.sym 3107 delay[2]
.sym 3109 delay[6]
.sym 3111 delay[7]
.sym 3116 delay[5]
.sym 3129 $nextpnr_ICESTORM_LC_9$O
.sym 3131 delay[0]
.sym 3135 $auto$alumacc.cc:474:replace_alu$2935.C[2]
.sym 3137 delay[1]
.sym 3141 $auto$alumacc.cc:474:replace_alu$2935.C[3]
.sym 3143 delay[2]
.sym 3145 $auto$alumacc.cc:474:replace_alu$2935.C[2]
.sym 3147 $auto$alumacc.cc:474:replace_alu$2935.C[4]
.sym 3149 delay[3]
.sym 3151 $auto$alumacc.cc:474:replace_alu$2935.C[3]
.sym 3153 $auto$alumacc.cc:474:replace_alu$2935.C[5]
.sym 3155 delay[4]
.sym 3157 $auto$alumacc.cc:474:replace_alu$2935.C[4]
.sym 3159 $auto$alumacc.cc:474:replace_alu$2935.C[6]
.sym 3162 delay[5]
.sym 3163 $auto$alumacc.cc:474:replace_alu$2935.C[5]
.sym 3165 $auto$alumacc.cc:474:replace_alu$2935.C[7]
.sym 3167 delay[6]
.sym 3169 $auto$alumacc.cc:474:replace_alu$2935.C[6]
.sym 3171 $auto$alumacc.cc:474:replace_alu$2935.C[8]
.sym 3174 delay[7]
.sym 3175 $auto$alumacc.cc:474:replace_alu$2935.C[7]
.sym 3186 $abc$9120$auto$alumacc.cc:491:replace_alu$2924[15]
.sym 3192 $PACKER_VCC_NET
.sym 3197 $PACKER_VCC_NET
.sym 3200 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 3202 $0\scl[0:0]
.sym 3212 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.sym 3214 delay[10]
.sym 3218 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 3220 $0\scl[0:0]
.sym 3226 RST$SB_IO_OUT
.sym 3227 $auto$alumacc.cc:474:replace_alu$2935.C[8]
.sym 3232 delay[14]
.sym 3235 delay[10]
.sym 3236 delay[8]
.sym 3237 delay[12]
.sym 3239 delay[13]
.sym 3251 delay[15]
.sym 3252 delay[11]
.sym 3260 delay[9]
.sym 3264 $auto$alumacc.cc:474:replace_alu$2935.C[9]
.sym 3267 delay[8]
.sym 3268 $auto$alumacc.cc:474:replace_alu$2935.C[8]
.sym 3270 $auto$alumacc.cc:474:replace_alu$2935.C[10]
.sym 3273 delay[9]
.sym 3274 $auto$alumacc.cc:474:replace_alu$2935.C[9]
.sym 3276 $auto$alumacc.cc:474:replace_alu$2935.C[11]
.sym 3278 delay[10]
.sym 3280 $auto$alumacc.cc:474:replace_alu$2935.C[10]
.sym 3282 $auto$alumacc.cc:474:replace_alu$2935.C[12]
.sym 3284 delay[11]
.sym 3286 $auto$alumacc.cc:474:replace_alu$2935.C[11]
.sym 3288 $auto$alumacc.cc:474:replace_alu$2935.C[13]
.sym 3290 delay[12]
.sym 3292 $auto$alumacc.cc:474:replace_alu$2935.C[12]
.sym 3294 $auto$alumacc.cc:474:replace_alu$2935.C[14]
.sym 3297 delay[13]
.sym 3298 $auto$alumacc.cc:474:replace_alu$2935.C[13]
.sym 3300 $auto$alumacc.cc:474:replace_alu$2935.C[15]
.sym 3303 delay[14]
.sym 3304 $auto$alumacc.cc:474:replace_alu$2935.C[14]
.sym 3307 delay[15]
.sym 3310 $auto$alumacc.cc:474:replace_alu$2935.C[15]
.sym 3314 $abc$9120$auto$ice40_ffinit.cc:141:execute$9040
.sym 3315 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6132
.sym 3316 $abc$9120$procmux$2733.B_AND_S[67]_new_
.sym 3318 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.sym 3319 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.sym 3333 $PACKER_VCC_NET
.sym 3370 delay[10]
.sym 3372 $abc$9120$add$demo.v:276$2422_Y[13]
.sym 3377 $abc$9120$add$demo.v:276$2422_Y[10]
.sym 3378 $abc$9120$new_n410_
.sym 3379 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 3381 $abc$9120$add$demo.v:276$2422_Y[14]
.sym 3382 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 3383 delay[14]
.sym 3391 $abc$9120$auto$ice40_ffinit.cc:141:execute$9040
.sym 3400 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 3401 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 3402 $abc$9120$new_n410_
.sym 3403 $abc$9120$add$demo.v:276$2422_Y[14]
.sym 3406 $abc$9120$auto$ice40_ffinit.cc:141:execute$9040
.sym 3415 delay[10]
.sym 3418 $abc$9120$add$demo.v:276$2422_Y[10]
.sym 3419 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 3420 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 3421 $abc$9120$new_n410_
.sym 3433 delay[14]
.sym 3442 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 3443 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 3444 $abc$9120$add$demo.v:276$2422_Y[13]
.sym 3445 $abc$9120$new_n410_
.sym 3446 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036_$glb_ce
.sym 3447 CLK$SB_IO_IN_$glb_clk
.sym 3461 state[1]
.sym 3467 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 3469 state[0]
.sym 3647 $0\scl[0:0]
.sym 3668 SCL$SB_IO_OUT
.sym 3684 SCL$SB_IO_OUT
.sym 3712 $0\scl[0:0]
.sym 3717 CLK$SB_IO_IN_$glb_clk
.sym 3737 $0\scl[0:0]
.sym 4421 $abc$9120$add$demo.v:276$2422_Y[0]
.sym 4675 cb_data_out[0]
.sym 4691 $PACKER_VCC_NET
.sym 4694 delay[0]
.sym 4728 delay[0]
.sym 4729 $PACKER_VCC_NET
.sym 4770 cb_data_out[0]
.sym 4772 cb_data_out[1]
.sym 4774 cb_data_out[2]
.sym 4776 cb_data_out[3]
.sym 4787 $PACKER_VCC_NET
.sym 4794 cb_data_out[7]
.sym 4795 cb_rd_addr[1]
.sym 4798 cb_rd_addr[3]
.sym 4800 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.sym 4801 cb_rd_en
.sym 4817 $PACKER_VCC_NET
.sym 4825 $PACKER_VCC_NET
.sym 4828 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.sym 4832 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.sym 4833 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.sym 4834 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.sym 4837 $auto$alumacc.cc:474:replace_alu$2893.C[1]
.sym 4839 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.sym 4841 $auto$alumacc.cc:474:replace_alu$2922.C[2]
.sym 4842 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.sym 4843 $nextpnr_ICESTORM_LC_7$O
.sym 4845 $auto$alumacc.cc:474:replace_alu$2893.C[1]
.sym 4849 $auto$alumacc.cc:474:replace_alu$2909.C[2]
.sym 4851 $PACKER_VCC_NET
.sym 4852 $auto$alumacc.cc:474:replace_alu$2922.C[2]
.sym 4855 $auto$alumacc.cc:474:replace_alu$2909.C[3]
.sym 4858 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.sym 4861 $auto$alumacc.cc:474:replace_alu$2909.C[4]
.sym 4863 $PACKER_VCC_NET
.sym 4864 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.sym 4867 $auto$alumacc.cc:474:replace_alu$2909.C[5]
.sym 4869 $PACKER_VCC_NET
.sym 4870 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.sym 4873 $auto$alumacc.cc:474:replace_alu$2909.C[6]
.sym 4875 $PACKER_VCC_NET
.sym 4876 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.sym 4879 $auto$alumacc.cc:474:replace_alu$2909.C[7]
.sym 4881 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.sym 4882 $PACKER_VCC_NET
.sym 4885 $auto$alumacc.cc:474:replace_alu$2909.C[8]
.sym 4888 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.sym 4893 cb_data_out[4]
.sym 4895 cb_data_out[5]
.sym 4897 cb_data_out[6]
.sym 4899 cb_data_out[7]
.sym 4906 cb_data_out[3]
.sym 4915 $PACKER_VCC_NET
.sym 4918 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.sym 4924 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.sym 4927 $abc$9120$add$demo.v:276$2422_Y[0]
.sym 4928 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.sym 4929 $auto$alumacc.cc:474:replace_alu$2909.C[8]
.sym 4935 $PACKER_VCC_NET
.sym 4937 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.sym 4940 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.sym 4942 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.sym 4943 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.sym 4948 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.sym 4949 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 4960 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.sym 4965 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.sym 4966 $auto$alumacc.cc:474:replace_alu$2909.C[9]
.sym 4968 $PACKER_VCC_NET
.sym 4969 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.sym 4972 $auto$alumacc.cc:474:replace_alu$2909.C[10]
.sym 4975 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.sym 4978 $auto$alumacc.cc:474:replace_alu$2909.C[11]
.sym 4980 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.sym 4984 $auto$alumacc.cc:474:replace_alu$2909.C[12]
.sym 4987 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.sym 4990 $auto$alumacc.cc:474:replace_alu$2909.C[13]
.sym 4992 $PACKER_VCC_NET
.sym 4993 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.sym 4996 $auto$alumacc.cc:474:replace_alu$2909.C[14]
.sym 4998 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.sym 5002 $auto$alumacc.cc:474:replace_alu$2909.C[15]
.sym 5004 $PACKER_VCC_NET
.sym 5005 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 5008 $nextpnr_ICESTORM_LC_8$I3
.sym 5011 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.sym 5042 $abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.sym 5050 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.sym 5052 $nextpnr_ICESTORM_LC_8$I3
.sym 5060 $abc$9120$new_n410_
.sym 5061 delay[0]
.sym 5062 delay[2]
.sym 5063 delay[9]
.sym 5064 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4582[3]_new_
.sym 5065 delay[3]
.sym 5068 delay[1]
.sym 5070 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 5071 delay[9]
.sym 5073 $abc$9120$auto$alumacc.cc:491:replace_alu$2911[15]
.sym 5074 delay[15]
.sym 5075 delay[8]
.sym 5084 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 5085 $abc$9120$new_n371_
.sym 5087 $abc$9120$add$demo.v:276$2422_Y[0]
.sym 5093 $nextpnr_ICESTORM_LC_8$I3
.sym 5099 delay[8]
.sym 5102 delay[8]
.sym 5103 delay[3]
.sym 5104 delay[9]
.sym 5105 delay[2]
.sym 5108 delay[15]
.sym 5114 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 5115 $abc$9120$add$demo.v:276$2422_Y[0]
.sym 5116 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 5117 $abc$9120$new_n410_
.sym 5120 $abc$9120$new_n371_
.sym 5122 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4582[3]_new_
.sym 5123 $abc$9120$auto$alumacc.cc:491:replace_alu$2911[15]
.sym 5127 delay[9]
.sym 5132 delay[2]
.sym 5133 delay[1]
.sym 5134 delay[3]
.sym 5135 delay[0]
.sym 5136 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036_$glb_ce
.sym 5137 CLK$SB_IO_IN_$glb_clk
.sym 5151 $auto$alumacc.cc:474:replace_alu$2922.C[2]
.sym 5153 $abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.sym 5159 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.sym 5161 $auto$alumacc.cc:474:replace_alu$2893.C[1]
.sym 5165 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 5166 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.sym 5172 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.sym 5182 $abc$9120$new_n282_
.sym 5185 $abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.sym 5186 delay[7]
.sym 5187 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4526[0]_new_
.sym 5189 $abc$9120$procmux$2604_CMP_new_
.sym 5190 delay[10]
.sym 5193 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 5194 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 5197 $abc$9120$procmux$2733.B_AND_S[67]_new_
.sym 5198 $abc$9120$new_n281_
.sym 5199 $abc$9120$new_n410_
.sym 5200 $abc$9120$auto$rtlil.cc:1835:ReduceAnd$2926_new_
.sym 5202 delay[6]
.sym 5203 $abc$9120$auto$alumacc.cc:491:replace_alu$2924[15]
.sym 5204 $abc$9120$new_n284_
.sym 5206 delay[11]
.sym 5207 $abc$9120$add$demo.v:276$2422_Y[9]
.sym 5211 $abc$9120$add$demo.v:276$2422_Y[11]
.sym 5213 delay[6]
.sym 5214 delay[10]
.sym 5215 delay[7]
.sym 5216 delay[11]
.sym 5220 delay[7]
.sym 5225 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 5226 $abc$9120$new_n410_
.sym 5227 $abc$9120$add$demo.v:276$2422_Y[11]
.sym 5228 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 5231 $abc$9120$auto$alumacc.cc:491:replace_alu$2924[15]
.sym 5233 $abc$9120$procmux$2733.B_AND_S[67]_new_
.sym 5234 $abc$9120$auto$rtlil.cc:1835:ReduceAnd$2926_new_
.sym 5237 $abc$9120$new_n281_
.sym 5238 $abc$9120$new_n284_
.sym 5239 $abc$9120$new_n282_
.sym 5240 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4526[0]_new_
.sym 5243 $abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.sym 5244 $abc$9120$procmux$2604_CMP_new_
.sym 5249 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 5250 $abc$9120$new_n410_
.sym 5251 $abc$9120$add$demo.v:276$2422_Y[9]
.sym 5252 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 5255 $abc$9120$procmux$2733.B_AND_S[67]_new_
.sym 5257 $abc$9120$auto$alumacc.cc:491:replace_alu$2924[15]
.sym 5258 $abc$9120$auto$rtlil.cc:1835:ReduceAnd$2926_new_
.sym 5259 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036_$glb_ce
.sym 5260 CLK$SB_IO_IN_$glb_clk
.sym 5275 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.sym 5276 delay[10]
.sym 5289 $abc$9120$auto$alumacc.cc:491:replace_alu$2924[15]
.sym 5296 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.sym 5297 $abc$9120$procmux$2733.B_AND_S[66]_new_
.sym 5304 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.sym 5307 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.sym 5309 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.sym 5311 $auto$alumacc.cc:474:replace_alu$2922.C[2]
.sym 5312 $PACKER_VCC_NET
.sym 5313 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.sym 5315 $PACKER_VCC_NET
.sym 5317 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.sym 5322 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.sym 5324 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.sym 5335 $nextpnr_ICESTORM_LC_5$O
.sym 5337 $auto$alumacc.cc:474:replace_alu$2922.C[2]
.sym 5341 $auto$alumacc.cc:474:replace_alu$2922.C[3]
.sym 5344 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.sym 5347 $auto$alumacc.cc:474:replace_alu$2922.C[4]
.sym 5349 $PACKER_VCC_NET
.sym 5350 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.sym 5353 $auto$alumacc.cc:474:replace_alu$2922.C[5]
.sym 5356 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.sym 5359 $auto$alumacc.cc:474:replace_alu$2922.C[6]
.sym 5361 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.sym 5365 $auto$alumacc.cc:474:replace_alu$2922.C[7]
.sym 5367 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.sym 5371 $auto$alumacc.cc:474:replace_alu$2922.C[8]
.sym 5373 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.sym 5377 $auto$alumacc.cc:474:replace_alu$2922.C[9]
.sym 5379 $PACKER_VCC_NET
.sym 5380 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.sym 5399 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 5411 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 5421 $auto$alumacc.cc:474:replace_alu$2922.C[9]
.sym 5426 $PACKER_VCC_NET
.sym 5430 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.sym 5431 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.sym 5434 $PACKER_VCC_NET
.sym 5436 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.sym 5441 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.sym 5442 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.sym 5452 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.sym 5455 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 5458 $auto$alumacc.cc:474:replace_alu$2922.C[10]
.sym 5461 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.sym 5464 $auto$alumacc.cc:474:replace_alu$2922.C[11]
.sym 5466 $PACKER_VCC_NET
.sym 5467 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.sym 5470 $auto$alumacc.cc:474:replace_alu$2922.C[12]
.sym 5472 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.sym 5473 $PACKER_VCC_NET
.sym 5476 $auto$alumacc.cc:474:replace_alu$2922.C[13]
.sym 5478 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.sym 5479 $PACKER_VCC_NET
.sym 5482 $auto$alumacc.cc:474:replace_alu$2922.C[14]
.sym 5485 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.sym 5488 $auto$alumacc.cc:474:replace_alu$2922.C[15]
.sym 5490 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 5491 $PACKER_VCC_NET
.sym 5494 $nextpnr_ICESTORM_LC_6$I3
.sym 5496 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.sym 5504 $nextpnr_ICESTORM_LC_6$I3
.sym 5524 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 5528 $abc$9120$procmux$2733.B_AND_S[66]_new_
.sym 5549 $abc$9120$new_n279_
.sym 5550 delay[11]
.sym 5551 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6132
.sym 5552 state[0]
.sym 5554 state[1]
.sym 5556 delay[13]
.sym 5559 $abc$9120$procmux$2733.B_AND_S[67]_new_
.sym 5567 $abc$9120$procmux$2733.B_AND_S[66]_new_
.sym 5571 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 5573 $abc$9120$auto$ice40_ffinit.cc:141:execute$9040
.sym 5582 $abc$9120$procmux$2733.B_AND_S[66]_new_
.sym 5583 $abc$9120$procmux$2733.B_AND_S[67]_new_
.sym 5584 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 5585 $abc$9120$auto$ice40_ffinit.cc:141:execute$9040
.sym 5588 state[0]
.sym 5589 $abc$9120$new_n279_
.sym 5590 state[1]
.sym 5594 $abc$9120$new_n279_
.sym 5595 state[0]
.sym 5597 state[1]
.sym 5609 delay[13]
.sym 5612 delay[11]
.sym 5628 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6132
.sym 5629 CLK$SB_IO_IN_$glb_clk
.sym 5643 $abc$9120$new_n279_
.sym 5647 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6132
.sym 6562 cb_rd_addr[2]
.sym 6563 cb_rd_addr[3]
.sym 6564 cb_rd_addr[4]
.sym 6662 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3340[0]_new_inv_
.sym 6663 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3160[1]_new_inv_
.sym 6664 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3551[0]_new_inv_
.sym 6666 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[0]_new_inv_
.sym 6667 $abc$9120$auto$simplemap.cc:256:simplemap_eqne$3400_new_inv_
.sym 6669 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[0]_new_inv_
.sym 6707 cb_rd_addr[3]
.sym 6712 cb_rd_addr[1]
.sym 6716 cb_rd_addr[2]
.sym 6717 cb_data_out[3]
.sym 6718 $abc$9120$auto$wreduce.cc:455:run$2874[2]_new_
.sym 6720 cb_rd_addr[4]
.sym 6725 cb_data_out[1]
.sym 6764 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3407[1]_new_inv_
.sym 6765 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[0]_new_
.sym 6766 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3503[0]_new_inv_
.sym 6767 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_
.sym 6768 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5795[1]_new_
.sym 6769 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4558_new_
.sym 6770 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 6771 $abc$9120$auto$wreduce.cc:455:run$2874[2]_new_
.sym 6818 cb_data_out[2]
.sym 6823 cb_data_out[4]
.sym 6836 $PACKER_GND_NET
.sym 6847 $PACKER_VCC_NET
.sym 6867 $abc$9120$new_n355_
.sym 6868 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 6869 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.sym 6870 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3455[1]_new_inv_
.sym 6871 $abc$9120$new_n356_
.sym 6872 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3345[0]_new_inv_
.sym 6873 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[1]_new_inv_
.sym 6893 $PACKER_GND_NET_$glb_clk
.sym 6894 $PACKER_GND_NET
.sym 6903 $PACKER_VCC_NET
.sym 6904 cb_data_out[2]
.sym 6912 $PACKER_GND_NET
.sym 6914 cb_data_out[1]
.sym 6923 $PACKER_VCC_NET
.sym 6941 cb_rd_addr[1]
.sym 6944 cb_rd_addr[3]
.sym 6945 cb_rd_addr[2]
.sym 6947 cb_rd_en
.sym 6949 cb_rd_addr[4]
.sym 6954 cb_rd_addr[0]
.sym 6956 $PACKER_VCC_NET
.sym 6984 cb_rd_addr[0]
.sym 6985 cb_rd_addr[1]
.sym 6987 cb_rd_addr[2]
.sym 6988 cb_rd_addr[3]
.sym 6989 cb_rd_addr[4]
.sym 6995 CLK$SB_IO_IN_$glb_clk
.sym 6996 cb_rd_en
.sym 6997 $PACKER_VCC_NET
.sym 7013 cb_data_out[0]
.sym 7016 cb_data_out[5]
.sym 7020 cb_data_out[6]
.sym 7021 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 7024 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.sym 7113 cb_data_out[7]
.sym 7114 cb_rd_en
.sym 7126 $abc$9120$auto$wreduce.cc:455:run$2874[2]_new_
.sym 7130 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[4]_new_
.sym 7172 $abc$9120$auto$alumacc.cc:491:replace_alu$2895[15]
.sym 7173 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 7174 $abc$9120$new_n565_
.sym 7175 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5063[1]_new_
.sym 7176 $abc$9120$procmux$2733.B_AND_S[1]_new_
.sym 7177 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5080[5]_new_
.sym 7178 $abc$9120$new_n563_
.sym 7179 $abc$9120$new_n564_
.sym 7214 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.sym 7220 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.sym 7222 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.sym 7223 $PACKER_VCC_NET
.sym 7224 DC$SB_IO_OUT
.sym 7233 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.sym 7235 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.sym 7237 $abc$9120$new_n319_
.sym 7274 $abc$9120$new_n311_
.sym 7275 state[0]
.sym 7276 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 7277 state[5]
.sym 7278 state[2]
.sym 7279 $abc$9120$new_n331_
.sym 7280 $abc$9120$new_n376_
.sym 7281 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156
.sym 7327 $abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.sym 7331 $abc$9120$procmux$2539_CMP_new_
.sym 7337 $abc$9120$new_n311_
.sym 7376 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 7377 $abc$9120$new_n377_
.sym 7378 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6000
.sym 7379 state[4]
.sym 7380 $abc$9120$new_n279_
.sym 7381 $abc$9120$new_n319_
.sym 7382 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036
.sym 7383 $abc$9120$new_n329_
.sym 7419 $PACKER_GND_NET
.sym 7423 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 7429 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 7440 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156
.sym 7479 $abc$9120$procmux$2539_CMP_new_
.sym 7481 $abc$9120$new_n332_
.sym 7484 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[2]_new_
.sym 7521 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036
.sym 7530 $PACKER_GND_NET
.sym 7531 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7393
.sym 7624 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 7630 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7362
.sym 8139 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 8296 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7654
.sym 8298 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 8409 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7654
.sym 8412 cb_rd_addr[1]
.sym 8430 $PACKER_VCC_NET
.sym 8436 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 8448 cb_rd_addr[2]
.sym 8449 cb_rd_addr[3]
.sym 8464 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 8466 cb_rd_addr[4]
.sym 8469 cb_rd_addr[1]
.sym 8475 cb_rd_addr[0]
.sym 8478 $nextpnr_ICESTORM_LC_11$O
.sym 8481 cb_rd_addr[0]
.sym 8484 $auto$alumacc.cc:474:replace_alu$2938.C[2]
.sym 8487 cb_rd_addr[1]
.sym 8490 $auto$alumacc.cc:474:replace_alu$2938.C[3]
.sym 8493 cb_rd_addr[2]
.sym 8494 $auto$alumacc.cc:474:replace_alu$2938.C[2]
.sym 8496 $auto$alumacc.cc:474:replace_alu$2938.C[4]
.sym 8499 cb_rd_addr[3]
.sym 8500 $auto$alumacc.cc:474:replace_alu$2938.C[3]
.sym 8505 cb_rd_addr[4]
.sym 8506 $auto$alumacc.cc:474:replace_alu$2938.C[4]
.sym 8525 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 8526 CLK$SB_IO_IN_$glb_clk
.sym 8528 $abc$9120$auto$simplemap.cc:256:simplemap_eqne$3520_new_inv_
.sym 8533 cb_rd_addr[0]
.sym 8534 $abc$9120$new_n570_
.sym 8535 $abc$9120$new_n571_
.sym 8555 cb_rd_addr[0]
.sym 8559 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[0]_new_
.sym 8577 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3407[1]_new_inv_
.sym 8585 cb_data_out[0]
.sym 8587 cb_data_out[1]
.sym 8589 cb_data_out[2]
.sym 8591 cb_data_out[3]
.sym 8593 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3340[0]_new_inv_
.sym 8595 cb_data_out[1]
.sym 8597 cb_data_out[2]
.sym 8599 cb_data_out[3]
.sym 8603 cb_data_out[1]
.sym 8604 cb_data_out[0]
.sym 8608 cb_data_out[3]
.sym 8610 cb_data_out[2]
.sym 8614 cb_data_out[0]
.sym 8615 cb_data_out[2]
.sym 8616 cb_data_out[1]
.sym 8617 cb_data_out[3]
.sym 8626 cb_data_out[0]
.sym 8627 cb_data_out[3]
.sym 8628 cb_data_out[1]
.sym 8629 cb_data_out[2]
.sym 8632 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3340[0]_new_inv_
.sym 8633 cb_data_out[3]
.sym 8634 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3407[1]_new_inv_
.sym 8635 cb_data_out[2]
.sym 8644 cb_data_out[3]
.sym 8645 cb_data_out[1]
.sym 8646 cb_data_out[2]
.sym 8647 cb_data_out[0]
.sym 8651 $abc$9120$new_n353_
.sym 8652 $abc$9120$new_n361_
.sym 8653 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2871_new_inv_
.sym 8654 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2869_new_
.sym 8655 $abc$9120$new_n347_
.sym 8656 $abc$9120$new_n335_
.sym 8657 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3140[0]_new_inv_
.sym 8658 $abc$9120$new_n486_
.sym 8685 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 8694 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 8696 cb_data_out[2]
.sym 8698 cb_data_out[3]
.sym 8699 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[1]_new_inv_
.sym 8700 cb_data_out[0]
.sym 8701 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3160[1]_new_inv_
.sym 8702 cb_data_out[1]
.sym 8707 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[0]_new_inv_
.sym 8708 cb_data_out[4]
.sym 8710 cb_data_out[5]
.sym 8712 cb_data_out[6]
.sym 8714 cb_data_out[7]
.sym 8718 cb_data_out[5]
.sym 8719 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_
.sym 8720 cb_data_out[6]
.sym 8722 cb_data_out[7]
.sym 8725 cb_data_out[5]
.sym 8726 cb_data_out[7]
.sym 8727 cb_data_out[4]
.sym 8728 cb_data_out[6]
.sym 8731 cb_data_out[0]
.sym 8732 cb_data_out[2]
.sym 8733 cb_data_out[1]
.sym 8734 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 8737 cb_data_out[2]
.sym 8738 cb_data_out[1]
.sym 8739 cb_data_out[3]
.sym 8740 cb_data_out[0]
.sym 8743 cb_data_out[7]
.sym 8744 cb_data_out[6]
.sym 8745 cb_data_out[5]
.sym 8746 cb_data_out[4]
.sym 8749 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_
.sym 8750 cb_data_out[0]
.sym 8751 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3160[1]_new_inv_
.sym 8752 cb_data_out[1]
.sym 8755 cb_data_out[0]
.sym 8756 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3160[1]_new_inv_
.sym 8757 cb_data_out[1]
.sym 8758 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_
.sym 8761 cb_data_out[4]
.sym 8762 cb_data_out[5]
.sym 8763 cb_data_out[7]
.sym 8764 cb_data_out[6]
.sym 8767 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[1]_new_inv_
.sym 8768 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[0]_new_inv_
.sym 8775 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[7]_new_inv_
.sym 8776 params_left[1]
.sym 8777 $abc$9120$procmux$2473_Y[1]_new_inv_
.sym 8780 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[4]_new_
.sym 8781 $abc$9120$new_n354_
.sym 8796 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5795[1]_new_
.sym 8803 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.sym 8804 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.sym 8815 cb_data_out[4]
.sym 8819 cb_data_out[6]
.sym 8825 cb_data_out[5]
.sym 8829 cb_data_out[7]
.sym 8835 cb_data_out[2]
.sym 8837 cb_data_out[3]
.sym 8839 cb_data_out[0]
.sym 8841 cb_data_out[1]
.sym 8843 cb_data_out[2]
.sym 8854 cb_data_out[1]
.sym 8855 cb_data_out[4]
.sym 8856 cb_data_out[5]
.sym 8860 cb_data_out[6]
.sym 8861 cb_data_out[5]
.sym 8862 cb_data_out[4]
.sym 8863 cb_data_out[7]
.sym 8866 cb_data_out[1]
.sym 8867 cb_data_out[3]
.sym 8868 cb_data_out[0]
.sym 8869 cb_data_out[2]
.sym 8872 cb_data_out[6]
.sym 8873 cb_data_out[7]
.sym 8874 cb_data_out[4]
.sym 8875 cb_data_out[5]
.sym 8878 cb_data_out[2]
.sym 8879 cb_data_out[6]
.sym 8880 cb_data_out[7]
.sym 8881 cb_data_out[3]
.sym 8884 cb_data_out[2]
.sym 8885 cb_data_out[1]
.sym 8886 cb_data_out[3]
.sym 8887 cb_data_out[0]
.sym 8890 cb_data_out[5]
.sym 8891 cb_data_out[4]
.sym 8892 cb_data_out[7]
.sym 8893 cb_data_out[6]
.sym 8897 $abc$9120$procmux$2478_Y[13]_new_
.sym 8898 cb_rd_en
.sym 8899 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 8900 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 8902 $abc$9120$new_n489_
.sym 8904 $abc$9120$new_n455_
.sym 8909 cb_data_out[3]
.sym 8910 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[4]_new_
.sym 8911 $abc$9120$new_n356_
.sym 8913 $abc$9120$new_n355_
.sym 8919 cb_data_out[1]
.sym 8920 params_left[1]
.sym 8921 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 8927 $PACKER_VCC_NET
.sym 8930 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 8945 $PACKER_VCC_NET
.sym 8953 $PACKER_VCC_NET
.sym 8954 $auto$alumacc.cc:474:replace_alu$2893.C[1]
.sym 8958 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.sym 8960 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.sym 8962 $auto$alumacc.cc:474:replace_alu$2922.C[2]
.sym 8963 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.sym 8964 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.sym 8968 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.sym 8969 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.sym 8970 $nextpnr_ICESTORM_LC_0$O
.sym 8973 $auto$alumacc.cc:474:replace_alu$2893.C[1]
.sym 8976 $auto$alumacc.cc:474:replace_alu$2893.C[2]
.sym 8979 $auto$alumacc.cc:474:replace_alu$2922.C[2]
.sym 8982 $auto$alumacc.cc:474:replace_alu$2893.C[3]
.sym 8985 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.sym 8988 $auto$alumacc.cc:474:replace_alu$2893.C[4]
.sym 8990 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.sym 8994 $auto$alumacc.cc:474:replace_alu$2893.C[5]
.sym 8996 $PACKER_VCC_NET
.sym 8997 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.sym 9000 $auto$alumacc.cc:474:replace_alu$2893.C[6]
.sym 9002 $PACKER_VCC_NET
.sym 9003 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.sym 9006 $auto$alumacc.cc:474:replace_alu$2893.C[7]
.sym 9008 $PACKER_VCC_NET
.sym 9009 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.sym 9012 $auto$alumacc.cc:474:replace_alu$2893.C[8]
.sym 9015 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.sym 9020 DC$SB_IO_OUT
.sym 9021 cb_valid
.sym 9022 $abc$9120$procmux$2595.B_AND_S[2]_new_
.sym 9024 pb_valid
.sym 9033 cb_data_out[2]
.sym 9034 cb_data_out[4]
.sym 9043 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 9044 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.sym 9045 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4546[3]_new_
.sym 9046 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_
.sym 9055 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.sym 9056 $auto$alumacc.cc:474:replace_alu$2893.C[8]
.sym 9063 $PACKER_VCC_NET
.sym 9064 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.sym 9067 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.sym 9070 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.sym 9071 $PACKER_VCC_NET
.sym 9074 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.sym 9078 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.sym 9080 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.sym 9081 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 9090 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.sym 9093 $auto$alumacc.cc:474:replace_alu$2893.C[9]
.sym 9095 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.sym 9096 $PACKER_VCC_NET
.sym 9099 $auto$alumacc.cc:474:replace_alu$2893.C[10]
.sym 9101 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.sym 9105 $auto$alumacc.cc:474:replace_alu$2893.C[11]
.sym 9107 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.sym 9111 $auto$alumacc.cc:474:replace_alu$2893.C[12]
.sym 9113 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.sym 9117 $auto$alumacc.cc:474:replace_alu$2893.C[13]
.sym 9119 $PACKER_VCC_NET
.sym 9120 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.sym 9123 $auto$alumacc.cc:474:replace_alu$2893.C[14]
.sym 9126 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.sym 9129 $auto$alumacc.cc:474:replace_alu$2893.C[15]
.sym 9131 $PACKER_VCC_NET
.sym 9132 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 9135 $nextpnr_ICESTORM_LC_1$I3
.sym 9137 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.sym 9143 $abc$9120$new_n458_
.sym 9144 $abc$9120$auto$ice40_ffinit.cc:140:execute$9043
.sym 9145 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.sym 9146 $abc$9120$new_n568_
.sym 9147 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 9148 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7602
.sym 9150 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_
.sym 9166 $PACKER_VCC_NET
.sym 9167 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 9168 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 9173 state[1]
.sym 9174 state[0]
.sym 9175 $abc$9120$new_n279_
.sym 9176 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 9177 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 9178 $abc$9120$auto$ice40_ffinit.cc:140:execute$9043
.sym 9179 $nextpnr_ICESTORM_LC_1$I3
.sym 9184 $abc$9120$auto$alumacc.cc:491:replace_alu$2895[15]
.sym 9185 state[0]
.sym 9186 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 9190 $abc$9120$auto$wreduce.cc:455:run$2874[2]_new_
.sym 9192 $abc$9120$new_n311_
.sym 9193 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 9196 $abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.sym 9198 $abc$9120$new_n563_
.sym 9199 $PACKER_VCC_NET
.sym 9201 state[1]
.sym 9202 $abc$9120$new_n319_
.sym 9204 $0\scl[0:0]
.sym 9205 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4546[3]_new_
.sym 9206 $abc$9120$procmux$2604_CMP_new_
.sym 9207 $abc$9120$procmux$2539_CMP_new_
.sym 9208 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 9209 state[1]
.sym 9212 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 9213 $abc$9120$new_n371_
.sym 9216 $nextpnr_ICESTORM_LC_1$COUT
.sym 9219 $PACKER_VCC_NET
.sym 9220 $nextpnr_ICESTORM_LC_1$I3
.sym 9223 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 9224 $abc$9120$new_n371_
.sym 9225 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4546[3]_new_
.sym 9226 $nextpnr_ICESTORM_LC_1$COUT
.sym 9229 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 9230 state[1]
.sym 9231 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 9232 $abc$9120$new_n311_
.sym 9235 $abc$9120$procmux$2539_CMP_new_
.sym 9236 $abc$9120$auto$wreduce.cc:455:run$2874[2]_new_
.sym 9237 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 9241 $abc$9120$new_n371_
.sym 9242 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4546[3]_new_
.sym 9243 $abc$9120$auto$alumacc.cc:491:replace_alu$2895[15]
.sym 9244 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 9247 $abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.sym 9248 $abc$9120$procmux$2604_CMP_new_
.sym 9253 $abc$9120$new_n319_
.sym 9254 state[0]
.sym 9255 $0\scl[0:0]
.sym 9256 state[1]
.sym 9259 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 9260 $abc$9120$auto$wreduce.cc:455:run$2874[2]_new_
.sym 9261 $abc$9120$new_n563_
.sym 9262 state[1]
.sym 9266 state[3]
.sym 9267 state[1]
.sym 9268 $abc$9120$new_n567_
.sym 9269 $abc$9120$new_n380_
.sym 9270 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[3]_new_inv_
.sym 9271 $abc$9120$new_n389_
.sym 9272 $abc$9120$procmux$2604_CMP_new_
.sym 9273 $abc$9120$new_n390_
.sym 9294 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 9295 $abc$9120$procmux$2604_CMP_new_
.sym 9299 $abc$9120$new_n371_
.sym 9300 state[0]
.sym 9301 state[1]
.sym 9308 state[0]
.sym 9309 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6000
.sym 9310 state[5]
.sym 9311 $PACKER_GND_NET
.sym 9312 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5080[5]_new_
.sym 9314 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[4]_new_
.sym 9316 $abc$9120$new_n377_
.sym 9317 $abc$9120$new_n565_
.sym 9318 state[4]
.sym 9319 state[2]
.sym 9321 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 9322 $abc$9120$new_n564_
.sym 9323 state[3]
.sym 9325 $abc$9120$procmux$2539_CMP_new_
.sym 9327 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[3]_new_inv_
.sym 9329 $abc$9120$new_n376_
.sym 9331 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 9332 state[1]
.sym 9336 $abc$9120$new_n331_
.sym 9337 $abc$9120$procmux$2733.B_AND_S[66]_new_
.sym 9340 state[3]
.sym 9341 state[2]
.sym 9342 state[4]
.sym 9343 state[5]
.sym 9346 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[4]_new_
.sym 9347 $abc$9120$new_n376_
.sym 9348 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 9349 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[3]_new_inv_
.sym 9352 state[3]
.sym 9354 $abc$9120$new_n331_
.sym 9355 state[2]
.sym 9361 $PACKER_GND_NET
.sym 9364 $abc$9120$new_n564_
.sym 9365 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5080[5]_new_
.sym 9366 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[3]_new_inv_
.sym 9367 $abc$9120$new_n565_
.sym 9370 state[0]
.sym 9371 state[1]
.sym 9372 state[5]
.sym 9373 state[4]
.sym 9376 $abc$9120$procmux$2539_CMP_new_
.sym 9377 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 9378 $abc$9120$new_n377_
.sym 9379 $abc$9120$procmux$2733.B_AND_S[66]_new_
.sym 9384 state[2]
.sym 9385 $abc$9120$new_n331_
.sym 9386 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6000
.sym 9387 CLK$SB_IO_IN_$glb_clk
.sym 9389 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 9390 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2859_new_inv_
.sym 9391 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 9392 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6138
.sym 9393 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4017[0]_new_inv_
.sym 9394 $abc$9120$procmux$2677_CMP_new_
.sym 9407 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6219
.sym 9415 $abc$9120$new_n319_
.sym 9418 $0\scl[0:0]
.sym 9420 $abc$9120$procmux$2539_CMP_new_
.sym 9424 $0\scl[0:0]
.sym 9431 state[1]
.sym 9432 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 9433 $abc$9120$new_n332_
.sym 9434 state[2]
.sym 9435 $PACKER_GND_NET
.sym 9438 state[3]
.sym 9439 state[0]
.sym 9441 state[5]
.sym 9444 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[2]_new_
.sym 9446 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 9448 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6000
.sym 9449 state[4]
.sym 9450 $abc$9120$new_n279_
.sym 9454 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 9455 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 9459 $abc$9120$new_n319_
.sym 9460 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036
.sym 9461 $abc$9120$new_n329_
.sym 9463 state[2]
.sym 9465 $abc$9120$new_n329_
.sym 9466 state[3]
.sym 9469 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[2]_new_
.sym 9470 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 9472 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 9475 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 9476 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036
.sym 9477 $abc$9120$new_n319_
.sym 9478 $abc$9120$new_n332_
.sym 9481 $PACKER_GND_NET
.sym 9487 state[2]
.sym 9488 state[4]
.sym 9489 state[5]
.sym 9490 state[3]
.sym 9493 state[3]
.sym 9494 state[5]
.sym 9495 state[4]
.sym 9496 state[2]
.sym 9499 state[0]
.sym 9500 state[1]
.sym 9501 $abc$9120$new_n279_
.sym 9502 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 9505 state[4]
.sym 9506 state[0]
.sym 9507 state[1]
.sym 9508 state[5]
.sym 9509 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6000
.sym 9510 CLK$SB_IO_IN_$glb_clk
.sym 9512 $abc$9120$auto$ice40_ffinit.cc:141:execute$9052
.sym 9513 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 9515 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6150
.sym 9518 $abc$9120$procmux$2672.B_AND_S[1]_new_
.sym 9519 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6150
.sym 9553 $abc$9120$new_n311_
.sym 9558 $abc$9120$new_n319_
.sym 9565 $abc$9120$new_n279_
.sym 9566 $abc$9120$new_n319_
.sym 9571 state[1]
.sym 9572 state[0]
.sym 9584 $0\scl[0:0]
.sym 9592 state[0]
.sym 9593 $abc$9120$new_n319_
.sym 9595 state[1]
.sym 9604 $abc$9120$new_n279_
.sym 9605 $abc$9120$new_n311_
.sym 9622 state[1]
.sym 9623 $abc$9120$new_n319_
.sym 9624 $0\scl[0:0]
.sym 9625 state[0]
.sym 9647 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 10365 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 10538 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 10554 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 10556 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7654
.sym 10559 cb_rd_addr[0]
.sym 10585 cb_rd_addr[1]
.sym 10612 cb_rd_addr[0]
.sym 10613 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 10630 cb_rd_addr[1]
.sym 10633 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7654
.sym 10634 CLK$SB_IO_IN_$glb_clk
.sym 10636 params_left[0]
.sym 10642 $abc$9120$new_n494_
.sym 10643 $abc$9120$sub$demo.v:601$2455_Y[0]
.sym 10652 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7654
.sym 10662 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[7]_new_inv_
.sym 10669 params_left[0]
.sym 10679 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2871_new_inv_
.sym 10681 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[0]_new_inv_
.sym 10682 $abc$9120$auto$simplemap.cc:256:simplemap_eqne$3400_new_inv_
.sym 10684 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[0]_new_inv_
.sym 10687 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3551[0]_new_inv_
.sym 10688 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 10690 $PACKER_VCC_NET
.sym 10698 cb_rd_addr[0]
.sym 10699 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 10704 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_
.sym 10707 $abc$9120$new_n570_
.sym 10710 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[0]_new_inv_
.sym 10712 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 10740 cb_rd_addr[0]
.sym 10741 $PACKER_VCC_NET
.sym 10746 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[0]_new_inv_
.sym 10747 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[0]_new_inv_
.sym 10748 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 10749 $abc$9120$auto$simplemap.cc:256:simplemap_eqne$3400_new_inv_
.sym 10752 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3551[0]_new_inv_
.sym 10753 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2871_new_inv_
.sym 10754 $abc$9120$new_n570_
.sym 10755 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_
.sym 10756 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 10757 CLK$SB_IO_IN_$glb_clk
.sym 10759 $abc$9120$auto$simplemap.cc:168:logic_reduce$3198[0]_new_inv_
.sym 10760 $abc$9120$new_n363_
.sym 10761 $abc$9120$new_n384_
.sym 10762 $abc$9120$new_n484_
.sym 10764 params_left[5]
.sym 10765 params_left[2]
.sym 10766 $abc$9120$new_n483_
.sym 10785 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7602
.sym 10790 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 10793 $abc$9120$new_n489_
.sym 10800 $abc$9120$auto$simplemap.cc:256:simplemap_eqne$3520_new_inv_
.sym 10801 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[7]_new_inv_
.sym 10802 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2871_new_inv_
.sym 10803 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_
.sym 10805 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4558_new_
.sym 10806 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 10807 $abc$9120$new_n354_
.sym 10808 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 10809 $abc$9120$new_n361_
.sym 10810 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3503[0]_new_inv_
.sym 10811 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[0]_new_
.sym 10812 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5795[1]_new_
.sym 10814 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 10815 $abc$9120$auto$wreduce.cc:455:run$2874[2]_new_
.sym 10817 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3160[1]_new_inv_
.sym 10818 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 10820 cb_data_out[1]
.sym 10825 $abc$9120$new_n363_
.sym 10826 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3551[0]_new_inv_
.sym 10827 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2869_new_
.sym 10829 $abc$9120$auto$simplemap.cc:256:simplemap_eqne$3400_new_inv_
.sym 10830 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3140[0]_new_inv_
.sym 10831 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[0]_new_inv_
.sym 10833 $abc$9120$auto$wreduce.cc:455:run$2874[2]_new_
.sym 10834 $abc$9120$new_n354_
.sym 10835 $abc$9120$new_n361_
.sym 10836 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3140[0]_new_inv_
.sym 10839 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 10840 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 10841 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3503[0]_new_inv_
.sym 10842 $abc$9120$new_n363_
.sym 10845 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 10846 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4558_new_
.sym 10848 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3503[0]_new_inv_
.sym 10851 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3160[1]_new_inv_
.sym 10852 cb_data_out[1]
.sym 10853 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3551[0]_new_inv_
.sym 10854 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 10857 $abc$9120$auto$simplemap.cc:256:simplemap_eqne$3400_new_inv_
.sym 10858 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5795[1]_new_
.sym 10859 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2869_new_
.sym 10863 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[7]_new_inv_
.sym 10864 $abc$9120$auto$simplemap.cc:256:simplemap_eqne$3520_new_inv_
.sym 10865 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4558_new_
.sym 10866 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[0]_new_
.sym 10869 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 10870 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3551[0]_new_inv_
.sym 10871 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[0]_new_inv_
.sym 10872 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_
.sym 10875 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 10876 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2871_new_inv_
.sym 10877 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5795[1]_new_
.sym 10878 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2869_new_
.sym 10882 $abc$9120$new_n386_
.sym 10883 params_left[7]
.sym 10884 params_left[8]
.sym 10885 $abc$9120$new_n480_
.sym 10886 $abc$9120$auto$simplemap.cc:168:logic_reduce$3213_new_inv_
.sym 10887 params_left[4]
.sym 10888 params_left[6]
.sym 10895 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 10903 $PACKER_VCC_NET
.sym 10911 $abc$9120$procmux$2478_Y[13]_new_
.sym 10914 $PACKER_VCC_NET
.sym 10915 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 10923 $abc$9120$new_n353_
.sym 10926 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 10927 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3455[1]_new_inv_
.sym 10928 $abc$9120$new_n356_
.sym 10929 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 10930 $abc$9120$new_n486_
.sym 10932 $abc$9120$new_n355_
.sym 10933 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 10934 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.sym 10935 $abc$9120$new_n347_
.sym 10936 $abc$9120$new_n335_
.sym 10937 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3345[0]_new_inv_
.sym 10939 params_left[0]
.sym 10943 $abc$9120$auto$simplemap.cc:168:logic_reduce$3213_new_inv_
.sym 10947 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3407[1]_new_inv_
.sym 10949 params_left[1]
.sym 10950 $abc$9120$procmux$2473_Y[1]_new_inv_
.sym 10951 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 10953 $abc$9120$new_n489_
.sym 10962 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3407[1]_new_inv_
.sym 10963 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3455[1]_new_inv_
.sym 10964 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3345[0]_new_inv_
.sym 10965 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.sym 10968 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 10969 $abc$9120$new_n486_
.sym 10970 $abc$9120$procmux$2473_Y[1]_new_inv_
.sym 10971 $abc$9120$new_n489_
.sym 10974 params_left[1]
.sym 10975 params_left[0]
.sym 10976 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 10977 $abc$9120$auto$simplemap.cc:168:logic_reduce$3213_new_inv_
.sym 10992 $abc$9120$new_n335_
.sym 10993 $abc$9120$new_n347_
.sym 10994 $abc$9120$new_n353_
.sym 10995 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 10998 $abc$9120$new_n356_
.sym 10999 $abc$9120$new_n355_
.sym 11000 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 11001 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.sym 11002 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156_$glb_ce
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11008 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 11009 $abc$9120$new_n468_
.sym 11012 $abc$9120$new_n436_
.sym 11023 $PACKER_VCC_NET
.sym 11037 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 11046 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 11048 params_left[1]
.sym 11050 $abc$9120$auto$simplemap.cc:168:logic_reduce$3213_new_inv_
.sym 11055 cb_rd_en
.sym 11056 $abc$9120$procmux$2595.B_AND_S[2]_new_
.sym 11057 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7602
.sym 11058 pb_valid
.sym 11059 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 11061 $abc$9120$new_n455_
.sym 11064 $abc$9120$logic_and$demo.v:576$2449_Y_new_
.sym 11065 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.sym 11069 $abc$9120$new_n436_
.sym 11072 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 11073 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.sym 11076 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_
.sym 11080 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 11082 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.sym 11085 $abc$9120$new_n436_
.sym 11086 $abc$9120$auto$simplemap.cc:168:logic_reduce$3213_new_inv_
.sym 11087 $abc$9120$procmux$2595.B_AND_S[2]_new_
.sym 11088 $abc$9120$new_n455_
.sym 11092 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.sym 11093 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 11094 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 11097 pb_valid
.sym 11098 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.sym 11099 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 11100 $abc$9120$logic_and$demo.v:576$2449_Y_new_
.sym 11111 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_
.sym 11112 params_left[1]
.sym 11121 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_
.sym 11122 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 11124 cb_rd_en
.sym 11125 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7602
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 11130 $abc$9120$logic_and$demo.v:576$2449_Y_new_
.sym 11133 $abc$9120$new_n463_
.sym 11145 $abc$9120$new_n436_
.sym 11146 $abc$9120$new_n434_
.sym 11147 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 11148 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 11150 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 11153 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 11154 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 11155 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 11156 b1_rd_en
.sym 11178 cb_rd_en
.sym 11189 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 11190 $abc$9120$procmux$2604_CMP_new_
.sym 11198 pb_rd_en
.sym 11200 $abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.sym 11202 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 11211 cb_rd_en
.sym 11214 $abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.sym 11215 $abc$9120$procmux$2604_CMP_new_
.sym 11216 cb_rd_en
.sym 11228 pb_rd_en
.sym 11249 CLK$SB_IO_IN_$glb_clk
.sym 11251 b1_rd_en
.sym 11254 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5585_new_inv_
.sym 11256 pb_rd_en
.sym 11258 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7717
.sym 11275 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 11276 $abc$9120$procmux$2604_CMP_new_
.sym 11277 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7602
.sym 11278 pb_rd_en
.sym 11281 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_
.sym 11286 $abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.sym 11293 state[1]
.sym 11294 $abc$9120$new_n567_
.sym 11295 $abc$9120$new_n319_
.sym 11301 cb_valid
.sym 11303 $abc$9120$new_n319_
.sym 11306 $abc$9120$procmux$2604_CMP_new_
.sym 11308 $abc$9120$new_n311_
.sym 11309 state[0]
.sym 11310 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.sym 11315 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 11316 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 11317 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 11318 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 11321 pb_rd_en
.sym 11323 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156
.sym 11325 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.sym 11326 state[1]
.sym 11327 pb_rd_en
.sym 11328 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 11331 state[1]
.sym 11332 $abc$9120$new_n319_
.sym 11333 state[0]
.sym 11338 state[0]
.sym 11340 $abc$9120$new_n319_
.sym 11343 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 11344 $abc$9120$new_n567_
.sym 11345 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 11346 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 11349 cb_valid
.sym 11350 state[1]
.sym 11351 $abc$9120$new_n311_
.sym 11352 state[0]
.sym 11357 $abc$9120$procmux$2604_CMP_new_
.sym 11358 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156
.sym 11367 state[1]
.sym 11368 cb_valid
.sym 11369 state[0]
.sym 11370 $abc$9120$new_n311_
.sym 11376 $abc$9120$procmux$2778_Y[3]_new_inv_
.sym 11377 $abc$9120$auto$wreduce.cc:455:run$2880[1]_new_inv_
.sym 11378 $abc$9120$procmux$2733.B_AND_S[43]_new_
.sym 11379 $abc$9120$auto$wreduce.cc:455:run$2880[3]_new_inv_
.sym 11380 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6219
.sym 11381 bit_counter[0]
.sym 11387 $PACKER_VCC_NET
.sym 11391 $abc$9120$new_n319_
.sym 11394 $abc$9120$procmux$2539_CMP_new_
.sym 11396 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 11400 $PACKER_VCC_NET
.sym 11403 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 11406 $PACKER_VCC_NET
.sym 11416 state[0]
.sym 11417 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 11418 $abc$9120$new_n568_
.sym 11419 $abc$9120$new_n279_
.sym 11420 $abc$9120$procmux$2677_CMP_new_
.sym 11423 $abc$9120$new_n311_
.sym 11424 state[1]
.sym 11426 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 11427 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4017[0]_new_inv_
.sym 11433 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6000
.sym 11434 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5063[1]_new_
.sym 11435 $abc$9120$procmux$2733.B_AND_S[1]_new_
.sym 11436 $abc$9120$new_n389_
.sym 11438 $abc$9120$new_n390_
.sym 11440 $0\scl[0:0]
.sym 11441 $abc$9120$procmux$2778_Y[3]_new_inv_
.sym 11442 $abc$9120$new_n380_
.sym 11443 $abc$9120$procmux$2733.B_AND_S[43]_new_
.sym 11444 $abc$9120$new_n319_
.sym 11446 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 11448 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 11449 $abc$9120$procmux$2778_Y[3]_new_inv_
.sym 11451 $abc$9120$new_n568_
.sym 11454 $abc$9120$new_n390_
.sym 11455 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 11456 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5063[1]_new_
.sym 11457 $abc$9120$new_n380_
.sym 11460 $0\scl[0:0]
.sym 11461 $abc$9120$procmux$2677_CMP_new_
.sym 11462 $abc$9120$new_n319_
.sym 11463 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4017[0]_new_inv_
.sym 11466 $abc$9120$new_n389_
.sym 11467 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 11468 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4017[0]_new_inv_
.sym 11469 $abc$9120$new_n319_
.sym 11472 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 11473 $abc$9120$procmux$2778_Y[3]_new_inv_
.sym 11474 $0\scl[0:0]
.sym 11475 $abc$9120$procmux$2677_CMP_new_
.sym 11478 state[0]
.sym 11479 state[1]
.sym 11480 $abc$9120$new_n311_
.sym 11481 $abc$9120$new_n279_
.sym 11484 $abc$9120$new_n279_
.sym 11485 state[0]
.sym 11486 state[1]
.sym 11490 $abc$9120$procmux$2733.B_AND_S[43]_new_
.sym 11492 $abc$9120$procmux$2677_CMP_new_
.sym 11493 $abc$9120$procmux$2733.B_AND_S[1]_new_
.sym 11494 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6000
.sym 11495 CLK$SB_IO_IN_$glb_clk
.sym 11497 pixel_bit_counter[3]
.sym 11498 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7362
.sym 11499 $abc$9120$auto$wreduce.cc:455:run$2882[3]_new_inv_
.sym 11500 $abc$9120$auto$wreduce.cc:455:run$2882[1]_new_inv_
.sym 11501 pixel_bit_counter[1]
.sym 11502 $0\pixel_bit_counter[3:0][1]
.sym 11503 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7393
.sym 11504 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6144
.sym 11520 $PACKER_VCC_NET
.sym 11526 $abc$9120$auto$ice40_ffinit.cc:141:execute$9052
.sym 11539 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2859_new_inv_
.sym 11540 $abc$9120$auto$ice40_ffinit.cc:140:execute$9043
.sym 11542 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4017[0]_new_inv_
.sym 11547 state[1]
.sym 11550 $abc$9120$new_n279_
.sym 11562 $abc$9120$new_n311_
.sym 11563 state[0]
.sym 11565 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6138
.sym 11573 $abc$9120$auto$ice40_ffinit.cc:140:execute$9043
.sym 11577 $abc$9120$new_n279_
.sym 11578 state[1]
.sym 11579 $abc$9120$new_n311_
.sym 11580 state[0]
.sym 11583 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4017[0]_new_inv_
.sym 11586 $abc$9120$new_n311_
.sym 11589 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2859_new_inv_
.sym 11590 $abc$9120$auto$ice40_ffinit.cc:140:execute$9043
.sym 11595 state[1]
.sym 11597 state[0]
.sym 11601 $abc$9120$new_n311_
.sym 11602 state[0]
.sym 11604 state[1]
.sym 11617 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6138
.sym 11618 CLK$SB_IO_IN_$glb_clk
.sym 11622 $0\pixel_bit_counter[3:0][2]
.sym 11623 $0\pixel_bit_counter[3:0][3]
.sym 11624 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 11625 pixel_bit_counter[2]
.sym 11626 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 11627 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 11637 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6144
.sym 11638 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 11662 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 11663 state[1]
.sym 11664 state[0]
.sym 11666 $abc$9120$procmux$2677_CMP_new_
.sym 11669 $abc$9120$auto$ice40_ffinit.cc:141:execute$9052
.sym 11670 $abc$9120$procmux$2539_CMP_new_
.sym 11672 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6150
.sym 11676 $0\scl[0:0]
.sym 11681 $abc$9120$new_n279_
.sym 11691 $abc$9120$procmux$2672.B_AND_S[1]_new_
.sym 11692 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6150
.sym 11694 $abc$9120$procmux$2539_CMP_new_
.sym 11695 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 11697 $abc$9120$procmux$2672.B_AND_S[1]_new_
.sym 11700 state[0]
.sym 11701 $abc$9120$new_n279_
.sym 11703 state[1]
.sym 11713 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6150
.sym 11731 $abc$9120$auto$ice40_ffinit.cc:141:execute$9052
.sym 11732 $0\scl[0:0]
.sym 11733 $abc$9120$procmux$2677_CMP_new_
.sym 11736 $abc$9120$procmux$2677_CMP_new_
.sym 11738 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 11739 $abc$9120$procmux$2539_CMP_new_
.sym 11740 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6150
.sym 11741 CLK$SB_IO_IN_$glb_clk
.sym 11756 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 11760 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 12517 $abc$9120$new_n434_
.sym 12745 params_left[3]
.sym 12771 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 12786 params_left[0]
.sym 12788 $PACKER_VCC_NET
.sym 12793 $abc$9120$new_n571_
.sym 12794 params_left[0]
.sym 12795 $abc$9120$new_n434_
.sym 12799 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 12805 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[7]_new_inv_
.sym 12808 $abc$9120$new_n494_
.sym 12809 $abc$9120$sub$demo.v:601$2455_Y[0]
.sym 12813 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 12819 $abc$9120$new_n494_
.sym 12820 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[7]_new_inv_
.sym 12821 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 12822 $abc$9120$new_n571_
.sym 12855 $abc$9120$new_n434_
.sym 12856 params_left[0]
.sym 12857 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 12858 $abc$9120$sub$demo.v:601$2455_Y[0]
.sym 12862 params_left[0]
.sym 12864 $PACKER_VCC_NET
.sym 12865 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156_$glb_ce
.sym 12866 CLK$SB_IO_IN_$glb_clk
.sym 12870 $abc$9120$sub$demo.v:601$2455_Y[2]
.sym 12871 $abc$9120$sub$demo.v:601$2455_Y[3]
.sym 12872 $abc$9120$sub$demo.v:601$2455_Y[4]
.sym 12873 $abc$9120$sub$demo.v:601$2455_Y[5]
.sym 12874 $abc$9120$sub$demo.v:601$2455_Y[6]
.sym 12875 $abc$9120$sub$demo.v:601$2455_Y[7]
.sym 12884 $PACKER_VCC_NET
.sym 12909 params_left[3]
.sym 12911 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 12913 cb_data_out[3]
.sym 12914 params_left[4]
.sym 12916 cb_data_out[2]
.sym 12917 params_left[0]
.sym 12920 $abc$9120$new_n484_
.sym 12922 params_left[5]
.sym 12923 params_left[2]
.sym 12926 $abc$9120$new_n363_
.sym 12927 $abc$9120$sub$demo.v:601$2455_Y[2]
.sym 12929 $abc$9120$new_n434_
.sym 12930 params_left[5]
.sym 12931 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 12933 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5795[1]_new_
.sym 12934 cb_data_out[1]
.sym 12935 params_left[1]
.sym 12938 $abc$9120$sub$demo.v:601$2455_Y[5]
.sym 12939 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 12940 $abc$9120$new_n483_
.sym 12943 params_left[0]
.sym 12945 params_left[1]
.sym 12948 cb_data_out[2]
.sym 12949 cb_data_out[1]
.sym 12951 cb_data_out[3]
.sym 12954 params_left[5]
.sym 12955 params_left[4]
.sym 12956 params_left[3]
.sym 12957 params_left[2]
.sym 12960 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5795[1]_new_
.sym 12961 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 12962 $abc$9120$new_n363_
.sym 12963 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 12972 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 12973 $abc$9120$new_n434_
.sym 12974 params_left[5]
.sym 12975 $abc$9120$sub$demo.v:601$2455_Y[5]
.sym 12978 $abc$9120$new_n484_
.sym 12980 $abc$9120$new_n483_
.sym 12984 params_left[2]
.sym 12985 $abc$9120$sub$demo.v:601$2455_Y[2]
.sym 12986 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 12987 $abc$9120$new_n434_
.sym 12988 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156_$glb_ce
.sym 12989 CLK$SB_IO_IN_$glb_clk
.sym 12991 $abc$9120$sub$demo.v:601$2455_Y[8]
.sym 12992 $abc$9120$sub$demo.v:601$2455_Y[9]
.sym 12993 $abc$9120$sub$demo.v:601$2455_Y[10]
.sym 12994 $abc$9120$sub$demo.v:601$2455_Y[11]
.sym 12995 $abc$9120$sub$demo.v:601$2455_Y[12]
.sym 12996 $abc$9120$sub$demo.v:601$2455_Y[13]
.sym 12997 $abc$9120$new_n385_
.sym 12998 params_left[10]
.sym 13003 $PACKER_VCC_NET
.sym 13007 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 13009 cb_data_out[3]
.sym 13015 $abc$9120$new_n434_
.sym 13026 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 13032 $abc$9120$auto$simplemap.cc:168:logic_reduce$3198[0]_new_inv_
.sym 13034 $abc$9120$new_n384_
.sym 13035 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 13037 params_left[4]
.sym 13038 params_left[6]
.sym 13039 $abc$9120$sub$demo.v:601$2455_Y[7]
.sym 13040 $abc$9120$new_n386_
.sym 13042 params_left[8]
.sym 13043 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 13044 $abc$9120$sub$demo.v:601$2455_Y[4]
.sym 13046 $abc$9120$sub$demo.v:601$2455_Y[6]
.sym 13049 params_left[7]
.sym 13050 $abc$9120$new_n355_
.sym 13051 $abc$9120$new_n480_
.sym 13052 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 13054 $abc$9120$new_n434_
.sym 13056 $abc$9120$sub$demo.v:601$2455_Y[8]
.sym 13057 params_left[7]
.sym 13058 $abc$9120$new_n356_
.sym 13060 params_left[9]
.sym 13062 $abc$9120$new_n385_
.sym 13065 params_left[7]
.sym 13066 params_left[9]
.sym 13067 params_left[6]
.sym 13068 params_left[8]
.sym 13071 $abc$9120$sub$demo.v:601$2455_Y[7]
.sym 13072 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 13073 params_left[7]
.sym 13074 $abc$9120$new_n434_
.sym 13077 $abc$9120$new_n434_
.sym 13078 $abc$9120$sub$demo.v:601$2455_Y[8]
.sym 13079 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 13080 params_left[8]
.sym 13083 params_left[4]
.sym 13084 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 13085 $abc$9120$sub$demo.v:601$2455_Y[4]
.sym 13086 $abc$9120$new_n434_
.sym 13089 $abc$9120$auto$simplemap.cc:168:logic_reduce$3198[0]_new_inv_
.sym 13090 $abc$9120$new_n385_
.sym 13091 $abc$9120$new_n384_
.sym 13092 $abc$9120$new_n386_
.sym 13095 $abc$9120$new_n356_
.sym 13096 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 13097 $abc$9120$new_n480_
.sym 13098 $abc$9120$new_n355_
.sym 13101 params_left[6]
.sym 13102 $abc$9120$sub$demo.v:601$2455_Y[6]
.sym 13103 $abc$9120$new_n434_
.sym 13104 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 13111 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156_$glb_ce
.sym 13112 CLK$SB_IO_IN_$glb_clk
.sym 13114 $abc$9120$new_n474_
.sym 13115 $abc$9120$new_n470_
.sym 13116 $abc$9120$new_n467_
.sym 13117 params_left[12]
.sym 13118 params_left[9]
.sym 13119 params_left[13]
.sym 13120 $abc$9120$new_n434_
.sym 13121 params_left[11]
.sym 13128 pb_data_out[0]
.sym 13144 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.sym 13155 $abc$9120$procmux$2478_Y[13]_new_
.sym 13159 $abc$9120$auto$simplemap.cc:168:logic_reduce$3213_new_inv_
.sym 13160 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 13166 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 13172 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 13207 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 13208 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 13209 $abc$9120$auto$simplemap.cc:168:logic_reduce$3213_new_inv_
.sym 13214 $abc$9120$procmux$2478_Y[13]_new_
.sym 13215 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 13230 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 13233 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 13238 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.sym 13239 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7717
.sym 13240 b1_valid
.sym 13242 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333
.sym 13249 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_
.sym 13250 $abc$9120$new_n434_
.sym 13251 pb_data_out[4]
.sym 13258 pb_rd_en
.sym 13263 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 13278 b1_rd_en
.sym 13296 $abc$9120$logic_and$demo.v:576$2449_Y_new_
.sym 13297 b1_valid
.sym 13302 $abc$9120$procmux$2478_Y[13]_new_
.sym 13323 b1_rd_en
.sym 13324 b1_valid
.sym 13343 $abc$9120$procmux$2478_Y[13]_new_
.sym 13344 $abc$9120$logic_and$demo.v:576$2449_Y_new_
.sym 13363 bit_counter[1]
.sym 13365 $0\bit_counter[2:0][1]
.sym 13374 $abc$9120$procmux$2478_Y[13]_new_
.sym 13383 $PACKER_VCC_NET
.sym 13386 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7393
.sym 13390 $abc$9120$shiftx$demo.v:427$2436.buffer[0]_new_inv_
.sym 13401 b1_rd_en
.sym 13402 $abc$9120$auto$ice40_ffinit.cc:140:execute$9043
.sym 13403 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7717
.sym 13404 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5585_new_inv_
.sym 13406 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 13407 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 13409 $abc$9120$new_n458_
.sym 13411 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.sym 13412 $abc$9120$procmux$2539_CMP_new_
.sym 13414 $abc$9120$new_n463_
.sym 13423 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 13425 b1_rd_en
.sym 13434 b1_rd_en
.sym 13435 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 13436 $abc$9120$procmux$2539_CMP_new_
.sym 13437 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5585_new_inv_
.sym 13452 b1_rd_en
.sym 13453 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 13454 $abc$9120$auto$ice40_ffinit.cc:140:execute$9043
.sym 13455 $abc$9120$new_n463_
.sym 13464 $abc$9120$new_n458_
.sym 13465 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 13466 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.sym 13467 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 13476 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.sym 13479 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 13480 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7717
.sym 13481 CLK$SB_IO_IN_$glb_clk
.sym 13485 $0\bit_counter[2:0][2]
.sym 13486 $0\bit_counter[2:0][0]
.sym 13487 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6250
.sym 13488 bit_counter[2]
.sym 13489 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 13490 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 13501 $abc$9120$auto$ice40_ffinit.cc:141:execute$9052
.sym 13514 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7362
.sym 13518 $PACKER_VCC_NET
.sym 13524 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 13527 $abc$9120$auto$wreduce.cc:455:run$2882[1]_new_inv_
.sym 13529 $0\bit_counter[2:0][1]
.sym 13534 $abc$9120$auto$wreduce.cc:455:run$2882[3]_new_inv_
.sym 13542 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 13543 $abc$9120$auto$wreduce.cc:455:run$2880[1]_new_inv_
.sym 13546 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 13547 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 13553 $abc$9120$auto$wreduce.cc:455:run$2880[3]_new_inv_
.sym 13569 $abc$9120$auto$wreduce.cc:455:run$2880[3]_new_inv_
.sym 13571 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 13572 $abc$9120$auto$wreduce.cc:455:run$2882[3]_new_inv_
.sym 13575 $0\bit_counter[2:0][1]
.sym 13576 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 13577 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 13581 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 13582 $abc$9120$auto$wreduce.cc:455:run$2880[1]_new_inv_
.sym 13583 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 13584 $abc$9120$auto$wreduce.cc:455:run$2882[1]_new_inv_
.sym 13587 $0\bit_counter[2:0][1]
.sym 13589 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 13590 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 13593 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 13595 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 13600 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 13606 $abc$9120$new_n579_
.sym 13608 $abc$9120$new_n559_
.sym 13609 $abc$9120$new_n300_
.sym 13611 $abc$9120$new_n302_
.sym 13612 $abc$9120$new_n297_
.sym 13613 $abc$9120$auto$ice40_ffinit.cc:141:execute$9048
.sym 13621 b1_rd_en
.sym 13648 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 13649 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 13656 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7362
.sym 13658 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7393
.sym 13659 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 13661 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 13662 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 13672 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 13675 pixel_bit_counter[1]
.sym 13676 $0\pixel_bit_counter[3:0][1]
.sym 13681 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 13686 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 13689 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 13692 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 13693 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 13694 $0\pixel_bit_counter[3:0][1]
.sym 13695 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 13698 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 13699 $0\pixel_bit_counter[3:0][1]
.sym 13700 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 13701 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 13704 $0\pixel_bit_counter[3:0][1]
.sym 13712 pixel_bit_counter[1]
.sym 13716 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7362
.sym 13718 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 13723 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 13725 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 13726 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7393
.sym 13727 CLK$SB_IO_IN_$glb_clk
.sym 13730 pixel_data[8]
.sym 13731 $0\pixel_bit_counter[3:0][0]
.sym 13732 pixel_data[0]
.sym 13733 pixel_bit_counter[0]
.sym 13736 $abc$9120$new_n299_
.sym 13746 $abc$9120$auto$ice40_ffinit.cc:141:execute$9048
.sym 13772 $0\pixel_bit_counter[3:0][2]
.sym 13773 $PACKER_VCC_NET
.sym 13774 pixel_bit_counter[1]
.sym 13778 pixel_bit_counter[3]
.sym 13779 $PACKER_VCC_NET
.sym 13781 $0\pixel_bit_counter[3:0][3]
.sym 13788 $0\pixel_bit_counter[3:0][0]
.sym 13790 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 13791 pixel_bit_counter[2]
.sym 13797 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7362
.sym 13798 pixel_bit_counter[0]
.sym 13802 $nextpnr_ICESTORM_LC_2$O
.sym 13804 pixel_bit_counter[0]
.sym 13808 $auto$alumacc.cc:474:replace_alu$2947.C[2]
.sym 13810 pixel_bit_counter[1]
.sym 13811 $PACKER_VCC_NET
.sym 13814 $auto$alumacc.cc:474:replace_alu$2947.C[3]
.sym 13816 pixel_bit_counter[2]
.sym 13817 $PACKER_VCC_NET
.sym 13818 $auto$alumacc.cc:474:replace_alu$2947.C[2]
.sym 13821 $PACKER_VCC_NET
.sym 13823 pixel_bit_counter[3]
.sym 13824 $auto$alumacc.cc:474:replace_alu$2947.C[3]
.sym 13829 $0\pixel_bit_counter[3:0][2]
.sym 13834 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 13839 $0\pixel_bit_counter[3:0][3]
.sym 13846 $0\pixel_bit_counter[3:0][0]
.sym 13849 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7362
.sym 13850 CLK$SB_IO_IN_$glb_clk
.sym 13869 $0\pixel_data[15:0][0]
.sym 13874 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 13876 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036
.sym 14369 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036
.sym 14742 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6250
.sym 14857 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781
.sym 14861 pb_rd_addr[0]
.sym 14880 params_left[1]
.sym 14896 $abc$9120$new_n434_
.sym 14905 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 14906 $abc$9120$sub$demo.v:601$2455_Y[3]
.sym 14911 params_left[3]
.sym 14928 params_left[3]
.sym 14929 $abc$9120$new_n434_
.sym 14930 $abc$9120$sub$demo.v:601$2455_Y[3]
.sym 14931 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 14974 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156_$glb_ce
.sym 14975 CLK$SB_IO_IN_$glb_clk
.sym 14980 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7867
.sym 14983 pb_rd_addr[1]
.sym 14990 $abc$9120$new_n434_
.sym 14991 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 15018 params_left[3]
.sym 15023 params_left[5]
.sym 15032 params_left[2]
.sym 15034 params_left[0]
.sym 15035 params_left[7]
.sym 15039 params_left[4]
.sym 15040 params_left[1]
.sym 15041 $PACKER_VCC_NET
.sym 15048 params_left[6]
.sym 15049 $PACKER_VCC_NET
.sym 15050 $nextpnr_ICESTORM_LC_14$O
.sym 15053 params_left[0]
.sym 15056 $auto$alumacc.cc:474:replace_alu$2953.C[2]
.sym 15058 params_left[1]
.sym 15059 $PACKER_VCC_NET
.sym 15062 $auto$alumacc.cc:474:replace_alu$2953.C[3]
.sym 15064 params_left[2]
.sym 15065 $PACKER_VCC_NET
.sym 15066 $auto$alumacc.cc:474:replace_alu$2953.C[2]
.sym 15068 $auto$alumacc.cc:474:replace_alu$2953.C[4]
.sym 15070 params_left[3]
.sym 15071 $PACKER_VCC_NET
.sym 15072 $auto$alumacc.cc:474:replace_alu$2953.C[3]
.sym 15074 $auto$alumacc.cc:474:replace_alu$2953.C[5]
.sym 15076 params_left[4]
.sym 15077 $PACKER_VCC_NET
.sym 15078 $auto$alumacc.cc:474:replace_alu$2953.C[4]
.sym 15080 $auto$alumacc.cc:474:replace_alu$2953.C[6]
.sym 15082 $PACKER_VCC_NET
.sym 15083 params_left[5]
.sym 15084 $auto$alumacc.cc:474:replace_alu$2953.C[5]
.sym 15086 $auto$alumacc.cc:474:replace_alu$2953.C[7]
.sym 15088 params_left[6]
.sym 15089 $PACKER_VCC_NET
.sym 15090 $auto$alumacc.cc:474:replace_alu$2953.C[6]
.sym 15092 $auto$alumacc.cc:474:replace_alu$2953.C[8]
.sym 15094 $PACKER_VCC_NET
.sym 15095 params_left[7]
.sym 15096 $auto$alumacc.cc:474:replace_alu$2953.C[7]
.sym 15100 $abc$9120$new_n438_
.sym 15101 $abc$9120$new_n448_
.sym 15102 data[1]
.sym 15103 data[5]
.sym 15104 data[6]
.sym 15105 $abc$9120$new_n433_
.sym 15106 data[0]
.sym 15107 $abc$9120$new_n446_
.sym 15120 $PACKER_GND_NET
.sym 15136 $auto$alumacc.cc:474:replace_alu$2953.C[8]
.sym 15143 $abc$9120$sub$demo.v:601$2455_Y[10]
.sym 15146 params_left[13]
.sym 15148 params_left[11]
.sym 15151 params_left[8]
.sym 15152 params_left[12]
.sym 15153 params_left[9]
.sym 15155 $abc$9120$new_n434_
.sym 15156 params_left[10]
.sym 15161 $PACKER_VCC_NET
.sym 15164 params_left[10]
.sym 15168 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 15169 $PACKER_VCC_NET
.sym 15173 $auto$alumacc.cc:474:replace_alu$2953.C[9]
.sym 15175 params_left[8]
.sym 15176 $PACKER_VCC_NET
.sym 15177 $auto$alumacc.cc:474:replace_alu$2953.C[8]
.sym 15179 $auto$alumacc.cc:474:replace_alu$2953.C[10]
.sym 15181 $PACKER_VCC_NET
.sym 15182 params_left[9]
.sym 15183 $auto$alumacc.cc:474:replace_alu$2953.C[9]
.sym 15185 $auto$alumacc.cc:474:replace_alu$2953.C[11]
.sym 15187 $PACKER_VCC_NET
.sym 15188 params_left[10]
.sym 15189 $auto$alumacc.cc:474:replace_alu$2953.C[10]
.sym 15191 $auto$alumacc.cc:474:replace_alu$2953.C[12]
.sym 15193 $PACKER_VCC_NET
.sym 15194 params_left[11]
.sym 15195 $auto$alumacc.cc:474:replace_alu$2953.C[11]
.sym 15197 $auto$alumacc.cc:474:replace_alu$2953.C[13]
.sym 15199 $PACKER_VCC_NET
.sym 15200 params_left[12]
.sym 15201 $auto$alumacc.cc:474:replace_alu$2953.C[12]
.sym 15204 params_left[13]
.sym 15206 $PACKER_VCC_NET
.sym 15207 $auto$alumacc.cc:474:replace_alu$2953.C[13]
.sym 15210 params_left[10]
.sym 15211 params_left[11]
.sym 15212 params_left[12]
.sym 15213 params_left[13]
.sym 15216 params_left[10]
.sym 15217 $abc$9120$sub$demo.v:601$2455_Y[10]
.sym 15218 $abc$9120$new_n434_
.sym 15219 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 15220 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156_$glb_ce
.sym 15221 CLK$SB_IO_IN_$glb_clk
.sym 15223 data[4]
.sym 15224 $abc$9120$new_n561_
.sym 15225 $abc$9120$new_n444_
.sym 15226 data[7]
.sym 15227 $abc$9120$new_n450_
.sym 15228 $abc$9120$new_n562_
.sym 15229 $abc$9120$shiftx$demo.v:427$2436.buffer[0]_new_inv_
.sym 15230 $abc$9120$new_n308_
.sym 15236 pb_data_out[5]
.sym 15238 cb_data_out[0]
.sym 15241 cb_data_out[6]
.sym 15242 pb_data_out[6]
.sym 15244 cb_data_out[5]
.sym 15245 pb_data_out[1]
.sym 15254 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.sym 15257 $0\bit_counter[2:0][1]
.sym 15265 $abc$9120$sub$demo.v:601$2455_Y[9]
.sym 15267 $abc$9120$sub$demo.v:601$2455_Y[11]
.sym 15268 $abc$9120$new_n468_
.sym 15269 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_
.sym 15273 $abc$9120$new_n470_
.sym 15274 $abc$9120$new_n467_
.sym 15275 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 15276 $abc$9120$sub$demo.v:601$2455_Y[12]
.sym 15277 $abc$9120$sub$demo.v:601$2455_Y[13]
.sym 15280 $abc$9120$new_n474_
.sym 15284 params_left[9]
.sym 15285 params_left[13]
.sym 15286 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 15288 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 15291 params_left[12]
.sym 15294 $abc$9120$new_n434_
.sym 15295 params_left[11]
.sym 15297 $abc$9120$new_n468_
.sym 15298 $abc$9120$sub$demo.v:601$2455_Y[9]
.sym 15299 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 15304 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 15305 $abc$9120$sub$demo.v:601$2455_Y[12]
.sym 15306 $abc$9120$new_n468_
.sym 15309 $abc$9120$sub$demo.v:601$2455_Y[13]
.sym 15310 $abc$9120$new_n434_
.sym 15311 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 15312 params_left[13]
.sym 15316 params_left[12]
.sym 15317 $abc$9120$new_n434_
.sym 15318 $abc$9120$new_n470_
.sym 15321 params_left[9]
.sym 15323 $abc$9120$new_n474_
.sym 15324 $abc$9120$new_n434_
.sym 15329 $abc$9120$new_n467_
.sym 15330 $abc$9120$new_n468_
.sym 15333 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 15334 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 15336 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_
.sym 15339 $abc$9120$new_n434_
.sym 15340 params_left[11]
.sym 15341 $abc$9120$sub$demo.v:601$2455_Y[11]
.sym 15342 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 15343 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156_$glb_ce
.sym 15344 CLK$SB_IO_IN_$glb_clk
.sym 15348 $abc$9120$sub$demo.v:640$2461_Y[2]
.sym 15349 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7545
.sym 15350 bw_pxls_ptr[1]
.sym 15351 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 15352 bw_pxls_ptr[0]
.sym 15353 bw_pxls_ptr[2]
.sym 15358 pb_data_out[7]
.sym 15359 $abc$9120$shiftx$demo.v:427$2436.buffer[0]_new_inv_
.sym 15369 cb_data_out[7]
.sym 15381 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6219
.sym 15394 $abc$9120$procmux$2478_Y[13]_new_
.sym 15397 $abc$9120$logic_and$demo.v:576$2449_Y_new_
.sym 15400 $abc$9120$new_n463_
.sym 15411 b1_rd_en
.sym 15414 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 15418 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7717
.sym 15426 $abc$9120$logic_and$demo.v:576$2449_Y_new_
.sym 15428 $abc$9120$procmux$2478_Y[13]_new_
.sym 15429 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 15434 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7717
.sym 15440 b1_rd_en
.sym 15450 b1_rd_en
.sym 15451 $abc$9120$new_n463_
.sym 15453 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 15467 CLK$SB_IO_IN_$glb_clk
.sym 15470 $abc$9120$sub$demo.v:640$2461_Y[0]
.sym 15471 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 15472 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276
.sym 15483 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333
.sym 15487 $PACKER_VCC_NET
.sym 15494 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 15496 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 15501 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 15515 $0\bit_counter[2:0][1]
.sym 15521 bit_counter[1]
.sym 15537 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6250
.sym 15561 $0\bit_counter[2:0][1]
.sym 15576 bit_counter[1]
.sym 15589 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6250
.sym 15590 CLK$SB_IO_IN_$glb_clk
.sym 15592 pixel_data[12]
.sym 15613 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.sym 15617 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 15635 $0\bit_counter[2:0][2]
.sym 15636 bit_counter[1]
.sym 15639 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6219
.sym 15640 bit_counter[0]
.sym 15646 bit_counter[2]
.sym 15648 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 15650 $PACKER_VCC_NET
.sym 15651 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6219
.sym 15652 $0\bit_counter[2:0][0]
.sym 15655 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 15658 $PACKER_VCC_NET
.sym 15659 $PACKER_VCC_NET
.sym 15665 $nextpnr_ICESTORM_LC_10$O
.sym 15667 bit_counter[0]
.sym 15671 $auto$alumacc.cc:474:replace_alu$2950.C[2]
.sym 15673 $PACKER_VCC_NET
.sym 15674 bit_counter[1]
.sym 15679 $PACKER_VCC_NET
.sym 15680 bit_counter[2]
.sym 15681 $auto$alumacc.cc:474:replace_alu$2950.C[2]
.sym 15684 bit_counter[0]
.sym 15686 $PACKER_VCC_NET
.sym 15690 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6219
.sym 15692 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 15699 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 15705 $0\bit_counter[2:0][0]
.sym 15709 $0\bit_counter[2:0][2]
.sym 15712 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6219
.sym 15713 CLK$SB_IO_IN_$glb_clk
.sym 15715 pixel_data[6]
.sym 15716 pixel_data[5]
.sym 15717 $abc$9120$new_n291_
.sym 15718 $abc$9120$new_n301_
.sym 15719 pixel_data[15]
.sym 15720 pixel_data[3]
.sym 15721 pixel_data[11]
.sym 15722 $abc$9120$new_n298_
.sym 15729 $PACKER_GND_NET
.sym 15756 $abc$9120$new_n579_
.sym 15759 $abc$9120$new_n300_
.sym 15762 $abc$9120$new_n297_
.sym 15763 $abc$9120$new_n299_
.sym 15769 $0\pixel_bit_counter[3:0][1]
.sym 15771 $abc$9120$shiftx$demo.v:427$2436.buffer[0]_new_inv_
.sym 15772 $abc$9120$new_n578_
.sym 15773 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 15774 $abc$9120$new_n559_
.sym 15775 $abc$9120$new_n301_
.sym 15776 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 15777 pixel_data[3]
.sym 15778 pixel_data[11]
.sym 15779 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 15783 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6144
.sym 15784 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 15785 $abc$9120$new_n302_
.sym 15786 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 15787 $abc$9120$new_n298_
.sym 15789 $abc$9120$new_n578_
.sym 15790 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 15791 $0\pixel_bit_counter[3:0][1]
.sym 15792 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 15801 $abc$9120$shiftx$demo.v:427$2436.buffer[0]_new_inv_
.sym 15802 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 15803 $abc$9120$new_n297_
.sym 15804 $abc$9120$new_n300_
.sym 15807 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 15808 $abc$9120$new_n302_
.sym 15809 $abc$9120$new_n301_
.sym 15810 $0\pixel_bit_counter[3:0][1]
.sym 15819 pixel_data[3]
.sym 15820 pixel_data[11]
.sym 15821 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 15822 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 15825 $abc$9120$new_n298_
.sym 15826 $abc$9120$new_n299_
.sym 15827 $0\pixel_bit_counter[3:0][1]
.sym 15828 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 15831 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 15832 $abc$9120$new_n579_
.sym 15833 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 15834 $abc$9120$new_n559_
.sym 15835 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6144
.sym 15836 CLK$SB_IO_IN_$glb_clk
.sym 15838 $abc$9120$new_n578_
.sym 15839 $abc$9120$new_n575_
.sym 15840 $abc$9120$new_n576_
.sym 15841 $abc$9120$new_n290_
.sym 15843 pixel_data[1]
.sym 15844 pixel_data[13]
.sym 15845 pixel_data[2]
.sym 15860 $PACKER_GND_NET
.sym 15882 pixel_data[0]
.sym 15883 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 15885 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 15886 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 15889 $PACKER_VCC_NET
.sym 15893 $0\pixel_data[15:0][0]
.sym 15896 pixel_data[8]
.sym 15899 pixel_bit_counter[0]
.sym 15920 $0\pixel_data[15:0][0]
.sym 15926 pixel_bit_counter[0]
.sym 15927 $PACKER_VCC_NET
.sym 15932 $0\pixel_data[15:0][0]
.sym 15939 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 15954 pixel_data[8]
.sym 15955 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 15956 pixel_data[0]
.sym 15957 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 15958 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333_$glb_ce
.sym 15959 CLK$SB_IO_IN_$glb_clk
.sym 16497 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036
.sym 16519 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036
.sym 16869 $PACKER_VCC_NET
.sym 16872 $PACKER_VCC_NET
.sym 16970 $abc$9120$auto$alumacc.cc:491:replace_alu$2906[6]
.sym 16988 pb_rd_addr[1]
.sym 16993 pb_rd_addr[0]
.sym 17011 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 17015 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781
.sym 17019 pb_rd_addr[0]
.sym 17032 $PACKER_VCC_NET
.sym 17035 $abc$9120$auto$alumacc.cc:491:replace_alu$2906[6]
.sym 17055 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 17058 $abc$9120$auto$alumacc.cc:491:replace_alu$2906[6]
.sym 17079 $PACKER_VCC_NET
.sym 17080 pb_rd_addr[0]
.sym 17083 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781
.sym 17084 CLK$SB_IO_IN_$glb_clk
.sym 17088 pb_rd_addr[2]
.sym 17089 pb_rd_addr[3]
.sym 17090 pb_rd_addr[4]
.sym 17091 pb_rd_addr[5]
.sym 17092 pb_rd_addr[6]
.sym 17118 $abc$9120$new_n436_
.sym 17121 $abc$9120$new_n434_
.sym 17130 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781
.sym 17138 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7867
.sym 17141 pb_rd_addr[1]
.sym 17142 pb_rd_addr[0]
.sym 17180 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781
.sym 17181 pb_rd_addr[0]
.sym 17197 pb_rd_addr[1]
.sym 17206 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7867
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17209 $abc$9120$new_n442_
.sym 17216 data[3]
.sym 17250 pb_data_out[6]
.sym 17252 cb_data_out[5]
.sym 17254 pb_data_out[5]
.sym 17255 $abc$9120$new_n433_
.sym 17256 cb_data_out[0]
.sym 17259 cb_data_out[6]
.sym 17261 cb_data_out[1]
.sym 17262 data[6]
.sym 17263 pb_data_out[1]
.sym 17264 data[0]
.sym 17265 $abc$9120$new_n446_
.sym 17268 pb_data_out[0]
.sym 17269 data[5]
.sym 17274 $abc$9120$new_n438_
.sym 17275 $abc$9120$new_n448_
.sym 17276 data[1]
.sym 17278 $abc$9120$new_n436_
.sym 17279 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 17280 $abc$9120$new_n434_
.sym 17283 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 17284 data[1]
.sym 17285 cb_data_out[1]
.sym 17286 $abc$9120$new_n434_
.sym 17289 data[6]
.sym 17290 cb_data_out[6]
.sym 17291 $abc$9120$new_n434_
.sym 17292 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 17295 pb_data_out[1]
.sym 17296 $abc$9120$new_n438_
.sym 17298 $abc$9120$new_n436_
.sym 17302 pb_data_out[5]
.sym 17303 $abc$9120$new_n436_
.sym 17304 $abc$9120$new_n446_
.sym 17307 $abc$9120$new_n448_
.sym 17309 pb_data_out[6]
.sym 17310 $abc$9120$new_n436_
.sym 17313 $abc$9120$new_n434_
.sym 17314 cb_data_out[0]
.sym 17315 data[0]
.sym 17316 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 17319 pb_data_out[0]
.sym 17320 $abc$9120$new_n436_
.sym 17322 $abc$9120$new_n433_
.sym 17325 $abc$9120$new_n434_
.sym 17326 cb_data_out[5]
.sym 17327 data[5]
.sym 17328 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 17329 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156_$glb_ce
.sym 17330 CLK$SB_IO_IN_$glb_clk
.sym 17332 $abc$9120$new_n440_
.sym 17333 $abc$9120$new_n307_
.sym 17339 data[2]
.sym 17347 cb_data_out[1]
.sym 17354 cb_data_out[3]
.sym 17356 $PACKER_VCC_NET
.sym 17365 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 17373 data[4]
.sym 17374 $abc$9120$new_n561_
.sym 17375 data[1]
.sym 17376 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 17377 cb_data_out[7]
.sym 17378 pb_data_out[7]
.sym 17379 data[0]
.sym 17380 $abc$9120$new_n308_
.sym 17381 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 17382 cb_data_out[4]
.sym 17384 data[5]
.sym 17385 data[6]
.sym 17386 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 17387 $abc$9120$new_n434_
.sym 17388 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 17389 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 17391 $abc$9120$new_n444_
.sym 17392 data[7]
.sym 17394 $abc$9120$new_n562_
.sym 17395 $abc$9120$new_n436_
.sym 17397 data[4]
.sym 17398 $abc$9120$new_n307_
.sym 17399 pb_data_out[4]
.sym 17400 $0\bit_counter[2:0][1]
.sym 17401 $abc$9120$new_n450_
.sym 17406 $abc$9120$new_n444_
.sym 17408 $abc$9120$new_n436_
.sym 17409 pb_data_out[4]
.sym 17412 data[4]
.sym 17413 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 17414 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 17415 data[0]
.sym 17418 cb_data_out[4]
.sym 17419 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 17420 data[4]
.sym 17421 $abc$9120$new_n434_
.sym 17424 pb_data_out[7]
.sym 17426 $abc$9120$new_n450_
.sym 17427 $abc$9120$new_n436_
.sym 17430 cb_data_out[7]
.sym 17431 $abc$9120$new_n434_
.sym 17432 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 17433 data[7]
.sym 17436 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 17437 data[1]
.sym 17438 $abc$9120$new_n561_
.sym 17439 data[5]
.sym 17442 $abc$9120$new_n307_
.sym 17443 $abc$9120$new_n562_
.sym 17444 $0\bit_counter[2:0][1]
.sym 17445 $abc$9120$new_n308_
.sym 17448 data[6]
.sym 17449 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 17450 data[7]
.sym 17451 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 17452 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156_$glb_ce
.sym 17453 CLK$SB_IO_IN_$glb_clk
.sym 17456 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 17457 $abc$9120$new_n324_
.sym 17459 $abc$9120$new_n512_
.sym 17461 $PACKER_VCC_NET
.sym 17467 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 17468 cb_data_out[4]
.sym 17474 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 17476 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 17478 cb_data_out[2]
.sym 17480 $abc$9120$new_n512_
.sym 17481 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 17484 $PACKER_VCC_NET
.sym 17487 $abc$9120$auto$rtlil.cc:1969:NotGate$9100
.sym 17497 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.sym 17498 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 17506 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 17507 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.sym 17513 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 17514 $abc$9120$sub$demo.v:640$2461_Y[2]
.sym 17517 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 17518 $PACKER_VCC_NET
.sym 17519 bw_pxls_ptr[2]
.sym 17524 bw_pxls_ptr[1]
.sym 17526 bw_pxls_ptr[0]
.sym 17528 $nextpnr_ICESTORM_LC_15$O
.sym 17530 bw_pxls_ptr[0]
.sym 17534 $auto$alumacc.cc:474:replace_alu$2956.C[2]
.sym 17536 $PACKER_VCC_NET
.sym 17537 bw_pxls_ptr[1]
.sym 17542 bw_pxls_ptr[2]
.sym 17543 $PACKER_VCC_NET
.sym 17544 $auto$alumacc.cc:474:replace_alu$2956.C[2]
.sym 17547 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 17549 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.sym 17554 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 17559 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 17560 $abc$9120$sub$demo.v:640$2461_Y[2]
.sym 17561 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 17562 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 17568 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 17571 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 17575 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.sym 17576 CLK$SB_IO_IN_$glb_clk
.sym 17580 b1_rd_addr[2]
.sym 17581 b1_rd_addr[3]
.sym 17582 b1_rd_addr[4]
.sym 17583 b1_rd_addr[5]
.sym 17584 b1_rd_addr[6]
.sym 17585 b1_rd_addr[7]
.sym 17591 $PACKER_VCC_NET
.sym 17602 $abc$9120$new_n324_
.sym 17620 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 17621 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.sym 17625 $PACKER_VCC_NET
.sym 17629 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 17632 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 17633 bw_pxls_ptr[0]
.sym 17636 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.sym 17637 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 17644 $abc$9120$sub$demo.v:640$2461_Y[0]
.sym 17658 bw_pxls_ptr[0]
.sym 17659 $PACKER_VCC_NET
.sym 17664 $abc$9120$sub$demo.v:640$2461_Y[0]
.sym 17665 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 17666 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 17667 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 17670 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.sym 17671 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 17672 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 17673 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 17698 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.sym 17699 CLK$SB_IO_IN_$glb_clk
.sym 17701 b1_rd_addr[8]
.sym 17702 $abc$9120$new_n574_
.sym 17703 $abc$9120$auto$rtlil.cc:1969:NotGate$9100
.sym 17704 $abc$9120$new_n573_
.sym 17705 $abc$9120$new_n323_
.sym 17706 $0\pixel_data[15:0][0]
.sym 17707 $abc$9120$new_n511_
.sym 17708 b1_rd_addr[0]
.sym 17721 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276
.sym 17725 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 17727 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 17728 $0\pixel_data[15:0][0]
.sym 17763 $0\pixel_data[15:0][0]
.sym 17776 $0\pixel_data[15:0][0]
.sym 17821 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333_$glb_ce
.sym 17822 CLK$SB_IO_IN_$glb_clk
.sym 17826 pixel_data[7]
.sym 17830 pixel_data[4]
.sym 17831 MOSI$SB_IO_OUT
.sym 17841 b1_rd_addr[0]
.sym 17849 b1_rd_addr[1]
.sym 17865 pixel_data[12]
.sym 17870 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 17873 pixel_data[6]
.sym 17878 $0\pixel_data[15:0][0]
.sym 17882 pixel_data[5]
.sym 17883 pixel_data[7]
.sym 17885 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 17887 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 17893 pixel_data[15]
.sym 17895 pixel_data[4]
.sym 17898 $0\pixel_data[15:0][0]
.sym 17907 $0\pixel_data[15:0][0]
.sym 17910 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 17911 pixel_data[6]
.sym 17912 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 17913 pixel_data[5]
.sym 17916 pixel_data[15]
.sym 17917 pixel_data[7]
.sym 17918 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 17919 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 17924 $0\pixel_data[15:0][0]
.sym 17931 $0\pixel_data[15:0][0]
.sym 17936 $0\pixel_data[15:0][0]
.sym 17940 pixel_data[4]
.sym 17941 pixel_data[12]
.sym 17942 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 17943 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 17944 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333_$glb_ce
.sym 17945 CLK$SB_IO_IN_$glb_clk
.sym 17948 pixel_data[9]
.sym 17949 pixel_data[14]
.sym 17950 pixel_data[10]
.sym 17964 MOSI$SB_IO_OUT
.sym 17990 $abc$9120$new_n291_
.sym 17998 $0\pixel_data[15:0][0]
.sym 17999 $abc$9120$new_n290_
.sym 18003 pixel_data[2]
.sym 18005 pixel_data[9]
.sym 18006 pixel_data[14]
.sym 18007 pixel_data[10]
.sym 18009 pixel_data[1]
.sym 18010 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 18012 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 18013 $abc$9120$new_n575_
.sym 18014 $abc$9120$new_n576_
.sym 18016 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 18018 pixel_data[13]
.sym 18021 $abc$9120$new_n291_
.sym 18022 $abc$9120$new_n576_
.sym 18023 $abc$9120$new_n290_
.sym 18024 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 18027 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 18028 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 18029 pixel_data[10]
.sym 18030 pixel_data[2]
.sym 18033 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 18034 pixel_data[1]
.sym 18035 $abc$9120$new_n575_
.sym 18036 pixel_data[9]
.sym 18039 pixel_data[13]
.sym 18040 pixel_data[14]
.sym 18041 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 18042 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 18053 $0\pixel_data[15:0][0]
.sym 18058 $0\pixel_data[15:0][0]
.sym 18065 $0\pixel_data[15:0][0]
.sym 18067 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333_$glb_ce
.sym 18068 CLK$SB_IO_IN_$glb_clk
.sym 19099 pb_data_out[0]
.sym 19113 $PACKER_VCC_NET
.sym 19114 pb_rd_addr[2]
.sym 19115 pb_rd_addr[3]
.sym 19116 $PACKER_VCC_NET
.sym 19117 pb_rd_addr[5]
.sym 19124 pb_rd_addr[4]
.sym 19126 pb_rd_addr[6]
.sym 19127 pb_rd_addr[0]
.sym 19142 pb_rd_addr[1]
.sym 19144 $nextpnr_ICESTORM_LC_3$O
.sym 19147 pb_rd_addr[0]
.sym 19150 $auto$alumacc.cc:474:replace_alu$2904.C[2]
.sym 19153 pb_rd_addr[1]
.sym 19156 $auto$alumacc.cc:474:replace_alu$2904.C[3]
.sym 19158 $PACKER_VCC_NET
.sym 19159 pb_rd_addr[2]
.sym 19162 $auto$alumacc.cc:474:replace_alu$2904.C[4]
.sym 19164 $PACKER_VCC_NET
.sym 19165 pb_rd_addr[3]
.sym 19168 $auto$alumacc.cc:474:replace_alu$2904.C[5]
.sym 19170 pb_rd_addr[4]
.sym 19171 $PACKER_VCC_NET
.sym 19174 $auto$alumacc.cc:474:replace_alu$2904.C[6]
.sym 19176 $PACKER_VCC_NET
.sym 19177 pb_rd_addr[5]
.sym 19180 $nextpnr_ICESTORM_LC_4$I3
.sym 19182 pb_rd_addr[6]
.sym 19190 $nextpnr_ICESTORM_LC_4$I3
.sym 19194 pb_data_out[0]
.sym 19196 pb_data_out[1]
.sym 19198 pb_data_out[2]
.sym 19200 pb_data_out[3]
.sym 19219 pb_data_out[2]
.sym 19222 pb_data_out[4]
.sym 19224 pb_rd_en
.sym 19241 pb_rd_addr[1]
.sym 19246 pb_rd_addr[3]
.sym 19253 pb_rd_addr[2]
.sym 19256 pb_rd_addr[5]
.sym 19262 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781
.sym 19263 pb_rd_addr[4]
.sym 19265 pb_rd_addr[6]
.sym 19266 pb_rd_addr[0]
.sym 19267 $nextpnr_ICESTORM_LC_12$O
.sym 19270 pb_rd_addr[0]
.sym 19273 $auto$alumacc.cc:474:replace_alu$2941.C[2]
.sym 19275 pb_rd_addr[1]
.sym 19279 $auto$alumacc.cc:474:replace_alu$2941.C[3]
.sym 19282 pb_rd_addr[2]
.sym 19283 $auto$alumacc.cc:474:replace_alu$2941.C[2]
.sym 19285 $auto$alumacc.cc:474:replace_alu$2941.C[4]
.sym 19287 pb_rd_addr[3]
.sym 19289 $auto$alumacc.cc:474:replace_alu$2941.C[3]
.sym 19291 $auto$alumacc.cc:474:replace_alu$2941.C[5]
.sym 19293 pb_rd_addr[4]
.sym 19295 $auto$alumacc.cc:474:replace_alu$2941.C[4]
.sym 19297 $auto$alumacc.cc:474:replace_alu$2941.C[6]
.sym 19300 pb_rd_addr[5]
.sym 19301 $auto$alumacc.cc:474:replace_alu$2941.C[5]
.sym 19305 pb_rd_addr[6]
.sym 19307 $auto$alumacc.cc:474:replace_alu$2941.C[6]
.sym 19314 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781
.sym 19315 CLK$SB_IO_IN_$glb_clk
.sym 19317 pb_data_out[4]
.sym 19319 pb_data_out[5]
.sym 19321 pb_data_out[6]
.sym 19323 pb_data_out[7]
.sym 19363 cb_data_out[3]
.sym 19364 pb_data_out[3]
.sym 19365 $abc$9120$new_n434_
.sym 19370 $abc$9120$new_n436_
.sym 19373 data[3]
.sym 19382 $abc$9120$new_n442_
.sym 19387 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 19391 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 19392 $abc$9120$new_n434_
.sym 19393 data[3]
.sym 19394 cb_data_out[3]
.sym 19433 $abc$9120$new_n442_
.sym 19434 pb_data_out[3]
.sym 19435 $abc$9120$new_n436_
.sym 19437 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156_$glb_ce
.sym 19438 CLK$SB_IO_IN_$glb_clk
.sym 19453 pb_rd_addr[0]
.sym 19460 pb_rd_addr[1]
.sym 19465 $PACKER_VCC_NET
.sym 19475 $PACKER_GND_NET
.sym 19482 $abc$9120$new_n436_
.sym 19483 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 19485 cb_data_out[2]
.sym 19486 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 19488 data[2]
.sym 19489 pb_data_out[2]
.sym 19496 data[3]
.sym 19497 $abc$9120$new_n440_
.sym 19505 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 19509 $abc$9120$new_n434_
.sym 19512 data[2]
.sym 19514 data[2]
.sym 19515 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 19516 cb_data_out[2]
.sym 19517 $abc$9120$new_n434_
.sym 19520 data[2]
.sym 19521 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 19522 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 19523 data[3]
.sym 19556 $abc$9120$new_n436_
.sym 19557 $abc$9120$new_n440_
.sym 19558 pb_data_out[2]
.sym 19560 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156_$glb_ce
.sym 19561 CLK$SB_IO_IN_$glb_clk
.sym 19588 b1_data_out[4]
.sym 19591 $abc$9120$auto$rtlil.cc:1969:NotGate$9100
.sym 19592 b1_data_out[5]
.sym 19597 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 19604 b1_data_out[4]
.sym 19605 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 19607 b1_rd_addr[3]
.sym 19608 b1_rd_addr[4]
.sym 19609 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 19614 b1_rd_addr[2]
.sym 19615 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7545
.sym 19616 b1_data_out[5]
.sym 19617 b1_rd_addr[5]
.sym 19622 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 19643 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 19649 b1_rd_addr[5]
.sym 19650 b1_rd_addr[2]
.sym 19651 b1_rd_addr[4]
.sym 19652 b1_rd_addr[3]
.sym 19661 b1_data_out[4]
.sym 19662 b1_data_out[5]
.sym 19663 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 19664 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 19683 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7545
.sym 19684 CLK$SB_IO_IN_$glb_clk
.sym 19686 b1_data_out[0]
.sym 19688 b1_data_out[1]
.sym 19690 b1_data_out[2]
.sym 19692 b1_data_out[3]
.sym 19719 $PACKER_VCC_NET
.sym 19727 b1_rd_addr[1]
.sym 19731 $abc$9120$auto$rtlil.cc:1969:NotGate$9100
.sym 19734 b1_rd_addr[0]
.sym 19738 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276
.sym 19746 b1_rd_addr[3]
.sym 19748 b1_rd_addr[5]
.sym 19749 b1_rd_addr[6]
.sym 19750 b1_rd_addr[7]
.sym 19753 b1_rd_addr[2]
.sym 19755 b1_rd_addr[4]
.sym 19759 $nextpnr_ICESTORM_LC_13$O
.sym 19761 b1_rd_addr[0]
.sym 19765 $auto$alumacc.cc:474:replace_alu$2944.C[2]
.sym 19767 b1_rd_addr[1]
.sym 19771 $auto$alumacc.cc:474:replace_alu$2944.C[3]
.sym 19773 b1_rd_addr[2]
.sym 19775 $auto$alumacc.cc:474:replace_alu$2944.C[2]
.sym 19777 $auto$alumacc.cc:474:replace_alu$2944.C[4]
.sym 19780 b1_rd_addr[3]
.sym 19781 $auto$alumacc.cc:474:replace_alu$2944.C[3]
.sym 19783 $auto$alumacc.cc:474:replace_alu$2944.C[5]
.sym 19785 b1_rd_addr[4]
.sym 19787 $auto$alumacc.cc:474:replace_alu$2944.C[4]
.sym 19789 $auto$alumacc.cc:474:replace_alu$2944.C[6]
.sym 19792 b1_rd_addr[5]
.sym 19793 $auto$alumacc.cc:474:replace_alu$2944.C[5]
.sym 19795 $auto$alumacc.cc:474:replace_alu$2944.C[7]
.sym 19798 b1_rd_addr[6]
.sym 19799 $auto$alumacc.cc:474:replace_alu$2944.C[6]
.sym 19801 $auto$alumacc.cc:474:replace_alu$2944.C[8]
.sym 19804 b1_rd_addr[7]
.sym 19805 $auto$alumacc.cc:474:replace_alu$2944.C[7]
.sym 19806 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276
.sym 19807 CLK$SB_IO_IN_$glb_clk
.sym 19808 $abc$9120$auto$rtlil.cc:1969:NotGate$9100
.sym 19809 b1_data_out[4]
.sym 19811 b1_data_out[5]
.sym 19813 b1_data_out[6]
.sym 19815 b1_data_out[7]
.sym 19821 b1_rd_addr[1]
.sym 19822 $PACKER_VCC_NET
.sym 19835 $0\pixel_data[15:0][0]
.sym 19845 $auto$alumacc.cc:474:replace_alu$2944.C[8]
.sym 19850 b1_data_out[0]
.sym 19853 $abc$9120$new_n573_
.sym 19854 $abc$9120$new_n324_
.sym 19856 b1_data_out[3]
.sym 19858 $abc$9120$new_n512_
.sym 19859 $abc$9120$new_n574_
.sym 19860 b1_data_out[1]
.sym 19861 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 19862 b1_data_out[2]
.sym 19863 $abc$9120$auto$rtlil.cc:1969:NotGate$9100
.sym 19864 b1_rd_addr[6]
.sym 19865 b1_rd_addr[7]
.sym 19869 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 19870 b1_data_out[6]
.sym 19871 b1_rd_addr[1]
.sym 19872 $abc$9120$new_n511_
.sym 19873 b1_rd_addr[0]
.sym 19874 b1_rd_addr[8]
.sym 19876 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 19877 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276
.sym 19878 $abc$9120$new_n323_
.sym 19879 $PACKER_VCC_NET
.sym 19880 b1_data_out[7]
.sym 19881 b1_rd_addr[0]
.sym 19884 b1_rd_addr[8]
.sym 19886 $auto$alumacc.cc:474:replace_alu$2944.C[8]
.sym 19889 $abc$9120$new_n573_
.sym 19890 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 19891 b1_data_out[7]
.sym 19892 b1_data_out[6]
.sym 19895 $abc$9120$new_n324_
.sym 19896 b1_rd_addr[1]
.sym 19897 b1_rd_addr[0]
.sym 19898 $abc$9120$new_n323_
.sym 19901 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 19902 b1_data_out[3]
.sym 19903 b1_data_out[2]
.sym 19904 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 19907 b1_rd_addr[7]
.sym 19908 b1_rd_addr[6]
.sym 19910 b1_rd_addr[8]
.sym 19913 $abc$9120$new_n512_
.sym 19914 $abc$9120$new_n574_
.sym 19915 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 19916 $abc$9120$new_n511_
.sym 19919 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 19920 b1_data_out[1]
.sym 19921 b1_data_out[0]
.sym 19922 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 19926 $PACKER_VCC_NET
.sym 19927 b1_rd_addr[0]
.sym 19929 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276
.sym 19930 CLK$SB_IO_IN_$glb_clk
.sym 19931 $abc$9120$auto$rtlil.cc:1969:NotGate$9100
.sym 19950 $abc$9120$auto$rtlil.cc:1969:NotGate$9100
.sym 19957 $abc$9120$auto$rtlil.cc:1969:NotGate$9100
.sym 19986 $0\pixel_data[15:0][0]
.sym 19995 $abc$9120$auto$ice40_ffinit.cc:141:execute$9048
.sym 20018 $0\pixel_data[15:0][0]
.sym 20042 $0\pixel_data[15:0][0]
.sym 20051 $abc$9120$auto$ice40_ffinit.cc:141:execute$9048
.sym 20052 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333_$glb_ce
.sym 20053 CLK$SB_IO_IN_$glb_clk
.sym 20098 $0\pixel_data[15:0][0]
.sym 20138 $0\pixel_data[15:0][0]
.sym 20141 $0\pixel_data[15:0][0]
.sym 20148 $0\pixel_data[15:0][0]
.sym 20175 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333_$glb_ce
.sym 20176 CLK$SB_IO_IN_$glb_clk
.sym 21040 $PACKER_GND_NET
.sym 21149 pb_data_out[1]
.sym 21243 pb_data_out[7]
.sym 21269 $PACKER_GND_NET
.sym 21271 $PACKER_VCC_NET
.sym 21317 $PACKER_GND_NET_$glb_clk
.sym 21318 $PACKER_GND_NET
.sym 21327 $PACKER_VCC_NET
.sym 21339 $PACKER_VCC_NET
.sym 21362 pb_rd_en
.sym 21363 pb_rd_addr[1]
.sym 21364 pb_rd_addr[0]
.sym 21378 pb_rd_addr[2]
.sym 21379 pb_rd_addr[3]
.sym 21380 pb_rd_addr[4]
.sym 21381 pb_rd_addr[5]
.sym 21382 pb_rd_addr[6]
.sym 21389 $PACKER_VCC_NET
.sym 21408 pb_rd_addr[0]
.sym 21409 pb_rd_addr[1]
.sym 21411 pb_rd_addr[2]
.sym 21412 pb_rd_addr[3]
.sym 21413 pb_rd_addr[4]
.sym 21414 pb_rd_addr[5]
.sym 21415 pb_rd_addr[6]
.sym 21419 CLK$SB_IO_IN_$glb_clk
.sym 21420 pb_rd_en
.sym 21421 $PACKER_VCC_NET
.sym 21447 $PACKER_GND_NET
.sym 21552 $PACKER_GND_NET
.sym 21596 $PACKER_GND_NET
.sym 21597 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8364
.sym 21600 b1_rd_addr[1]
.sym 21601 CS$SB_IO_OUT
.sym 21659 $PACKER_GND_NET
.sym 21668 $PACKER_GND_NET
.sym 21670 $PACKER_VCC_NET
.sym 21725 $PACKER_GND_NET_$glb_clk
.sym 21726 $PACKER_GND_NET
.sym 21735 $PACKER_VCC_NET
.sym 21740 $abc$9120$auto$rtlil.cc:1969:NotGate$9100
.sym 21746 $abc$9120$auto$ice40_ffinit.cc:141:execute$9052
.sym 21747 $PACKER_GND_NET
.sym 21768 b1_rd_addr[8]
.sym 21770 b1_rd_en
.sym 21780 b1_rd_addr[1]
.sym 21781 $PACKER_VCC_NET
.sym 21783 b1_rd_addr[0]
.sym 21786 b1_rd_addr[2]
.sym 21787 b1_rd_addr[3]
.sym 21788 b1_rd_addr[4]
.sym 21789 b1_rd_addr[5]
.sym 21790 b1_rd_addr[6]
.sym 21791 b1_rd_addr[7]
.sym 21816 b1_rd_addr[0]
.sym 21817 b1_rd_addr[1]
.sym 21819 b1_rd_addr[2]
.sym 21820 b1_rd_addr[3]
.sym 21821 b1_rd_addr[4]
.sym 21822 b1_rd_addr[5]
.sym 21823 b1_rd_addr[6]
.sym 21824 b1_rd_addr[7]
.sym 21825 b1_rd_addr[8]
.sym 21827 CLK$SB_IO_IN_$glb_clk
.sym 21828 b1_rd_en
.sym 21829 $PACKER_VCC_NET
.sym 21846 b1_rd_en
.sym 23476 b1_rd_addr[0]
.sym 23581 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333
.sym 23609 $abc$9120$auto$ice40_ffinit.cc:141:execute$9052
.sym 23610 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8364
.sym 23612 b1_rd_addr[1]
.sym 23621 $abc$9120$auto$rtlil.cc:1969:NotGate$9100
.sym 23627 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276
.sym 23636 b1_rd_addr[0]
.sym 23647 b1_rd_addr[0]
.sym 23649 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276
.sym 23667 b1_rd_addr[1]
.sym 23673 $abc$9120$auto$ice40_ffinit.cc:141:execute$9052
.sym 23687 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8364
.sym 23688 CLK$SB_IO_IN_$glb_clk
.sym 23689 $abc$9120$auto$rtlil.cc:1969:NotGate$9100
.sym 23702 $PACKER_GND_NET
.sym 23704 CS$SB_IO_OUT
.sym 23706 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8364
.sym 26342 MOSI$SB_IO_OUT
.sym 27429 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333
.sym 27446 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333
.sym 27459 $PACKER_GND_NET
.sym 27460 CS$SB_IO_OUT
.sym 27474 $PACKER_GND_NET
.sym 27484 CS$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27539 MOSI$SB_IO_OUT
.sym 27838 delay[12]
.sym 27842 delay[1]
.sym 27843 delay[0]
.sym 27844 delay[2]
.sym 27845 delay[3]
.sym 27846 delay[5]
.sym 27850 delay[0]
.sym 27854 delay[1]
.sym 27855 delay[0]
.sym 27858 delay[6]
.sym 27862 delay[3]
.sym 27866 delay[1]
.sym 27870 delay[2]
.sym 27874 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 27875 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 27876 $abc$9120$new_n410_
.sym 27877 $abc$9120$add$demo.v:276$2422_Y[3]
.sym 27878 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 27879 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 27880 $abc$9120$new_n410_
.sym 27881 $abc$9120$add$demo.v:276$2422_Y[5]
.sym 27882 delay[1]
.sym 27883 delay[4]
.sym 27884 delay[5]
.sym 27885 delay[0]
.sym 27886 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 27887 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 27888 $abc$9120$new_n410_
.sym 27889 $abc$9120$add$demo.v:276$2422_Y[1]_new_inv_
.sym 27890 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 27891 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 27892 $abc$9120$new_n410_
.sym 27893 $abc$9120$add$demo.v:276$2422_Y[12]
.sym 27894 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 27895 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 27896 $abc$9120$new_n410_
.sym 27897 $abc$9120$add$demo.v:276$2422_Y[2]
.sym 27898 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 27899 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 27900 $abc$9120$new_n410_
.sym 27901 $abc$9120$add$demo.v:276$2422_Y[6]
.sym 27902 delay[9]
.sym 27903 delay[5]
.sym 27904 delay[8]
.sym 27905 delay[4]
.sym 27906 delay[7]
.sym 27907 delay[10]
.sym 27908 delay[11]
.sym 27909 delay[6]
.sym 27910 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 27911 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 27912 $abc$9120$new_n410_
.sym 27913 $abc$9120$add$demo.v:276$2422_Y[15]
.sym 27914 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 27915 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 27916 $abc$9120$new_n410_
.sym 27917 $abc$9120$add$demo.v:276$2422_Y[8]
.sym 27918 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 27919 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 27920 $abc$9120$new_n410_
.sym 27921 $abc$9120$add$demo.v:276$2422_Y[4]
.sym 27922 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4526[0]_new_
.sym 27923 $abc$9120$new_n372_
.sym 27924 $abc$9120$new_n373_
.sym 27926 delay[4]
.sym 27930 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 27931 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 27932 $abc$9120$new_n410_
.sym 27933 $abc$9120$add$demo.v:276$2422_Y[7]
.sym 27934 delay[15]
.sym 27935 delay[13]
.sym 27936 delay[12]
.sym 27937 delay[14]
.sym 27939 delay[0]
.sym 27944 delay[1]
.sym 27948 delay[2]
.sym 27949 $auto$alumacc.cc:474:replace_alu$2935.C[2]
.sym 27952 delay[3]
.sym 27953 $auto$alumacc.cc:474:replace_alu$2935.C[3]
.sym 27956 delay[4]
.sym 27957 $auto$alumacc.cc:474:replace_alu$2935.C[4]
.sym 27960 delay[5]
.sym 27961 $auto$alumacc.cc:474:replace_alu$2935.C[5]
.sym 27964 delay[6]
.sym 27965 $auto$alumacc.cc:474:replace_alu$2935.C[6]
.sym 27968 delay[7]
.sym 27969 $auto$alumacc.cc:474:replace_alu$2935.C[7]
.sym 27972 delay[8]
.sym 27973 $auto$alumacc.cc:474:replace_alu$2935.C[8]
.sym 27976 delay[9]
.sym 27977 $auto$alumacc.cc:474:replace_alu$2935.C[9]
.sym 27980 delay[10]
.sym 27981 $auto$alumacc.cc:474:replace_alu$2935.C[10]
.sym 27984 delay[11]
.sym 27985 $auto$alumacc.cc:474:replace_alu$2935.C[11]
.sym 27988 delay[12]
.sym 27989 $auto$alumacc.cc:474:replace_alu$2935.C[12]
.sym 27992 delay[13]
.sym 27993 $auto$alumacc.cc:474:replace_alu$2935.C[13]
.sym 27996 delay[14]
.sym 27997 $auto$alumacc.cc:474:replace_alu$2935.C[14]
.sym 28000 delay[15]
.sym 28001 $auto$alumacc.cc:474:replace_alu$2935.C[15]
.sym 28002 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 28003 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 28004 $abc$9120$new_n410_
.sym 28005 $abc$9120$add$demo.v:276$2422_Y[14]
.sym 28006 $abc$9120$auto$ice40_ffinit.cc:141:execute$9040
.sym 28010 delay[10]
.sym 28014 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 28015 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 28016 $abc$9120$new_n410_
.sym 28017 $abc$9120$add$demo.v:276$2422_Y[10]
.sym 28022 delay[14]
.sym 28030 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 28031 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 28032 $abc$9120$new_n410_
.sym 28033 $abc$9120$add$demo.v:276$2422_Y[13]
.sym 28074 SCL$SB_IO_OUT
.sym 28094 $0\scl[0:0]
.sym 28295 $PACKER_VCC_NET
.sym 28296 delay[0]
.sym 28323 $auto$alumacc.cc:474:replace_alu$2893.C[1]
.sym 28327 $PACKER_VCC_NET
.sym 28328 $auto$alumacc.cc:474:replace_alu$2922.C[2]
.sym 28332 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.sym 28335 $PACKER_VCC_NET
.sym 28336 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.sym 28339 $PACKER_VCC_NET
.sym 28340 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.sym 28343 $PACKER_VCC_NET
.sym 28344 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.sym 28347 $PACKER_VCC_NET
.sym 28348 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.sym 28352 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.sym 28355 $PACKER_VCC_NET
.sym 28356 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.sym 28360 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.sym 28364 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.sym 28368 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.sym 28371 $PACKER_VCC_NET
.sym 28372 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.sym 28376 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.sym 28379 $PACKER_VCC_NET
.sym 28380 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 28384 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.sym 28389 $nextpnr_ICESTORM_LC_8$I3
.sym 28390 delay[8]
.sym 28394 delay[2]
.sym 28395 delay[9]
.sym 28396 delay[8]
.sym 28397 delay[3]
.sym 28398 delay[15]
.sym 28402 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 28403 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 28404 $abc$9120$new_n410_
.sym 28405 $abc$9120$add$demo.v:276$2422_Y[0]
.sym 28406 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4582[3]_new_
.sym 28407 $abc$9120$new_n371_
.sym 28408 $abc$9120$auto$alumacc.cc:491:replace_alu$2911[15]
.sym 28410 delay[9]
.sym 28414 delay[0]
.sym 28415 delay[2]
.sym 28416 delay[1]
.sym 28417 delay[3]
.sym 28418 delay[6]
.sym 28419 delay[7]
.sym 28420 delay[10]
.sym 28421 delay[11]
.sym 28422 delay[7]
.sym 28426 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 28427 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 28428 $abc$9120$new_n410_
.sym 28429 $abc$9120$add$demo.v:276$2422_Y[11]
.sym 28430 $abc$9120$auto$alumacc.cc:491:replace_alu$2924[15]
.sym 28431 $abc$9120$auto$rtlil.cc:1835:ReduceAnd$2926_new_
.sym 28432 $abc$9120$procmux$2733.B_AND_S[67]_new_
.sym 28434 $abc$9120$new_n281_
.sym 28435 $abc$9120$new_n282_
.sym 28436 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4526[0]_new_
.sym 28437 $abc$9120$new_n284_
.sym 28438 $abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.sym 28439 $abc$9120$procmux$2604_CMP_new_
.sym 28442 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 28443 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 28444 $abc$9120$new_n410_
.sym 28445 $abc$9120$add$demo.v:276$2422_Y[9]
.sym 28446 $abc$9120$auto$rtlil.cc:1835:ReduceAnd$2926_new_
.sym 28447 $abc$9120$auto$alumacc.cc:491:replace_alu$2924[15]
.sym 28448 $abc$9120$procmux$2733.B_AND_S[67]_new_
.sym 28451 $auto$alumacc.cc:474:replace_alu$2922.C[2]
.sym 28456 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.sym 28459 $PACKER_VCC_NET
.sym 28460 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.sym 28464 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.sym 28468 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.sym 28472 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.sym 28476 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.sym 28479 $PACKER_VCC_NET
.sym 28480 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.sym 28484 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.sym 28487 $PACKER_VCC_NET
.sym 28488 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.sym 28491 $PACKER_VCC_NET
.sym 28492 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.sym 28495 $PACKER_VCC_NET
.sym 28496 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.sym 28500 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.sym 28503 $PACKER_VCC_NET
.sym 28504 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 28508 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.sym 28513 $nextpnr_ICESTORM_LC_6$I3
.sym 28514 $abc$9120$auto$ice40_ffinit.cc:141:execute$9040
.sym 28515 $abc$9120$procmux$2733.B_AND_S[67]_new_
.sym 28516 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 28517 $abc$9120$procmux$2733.B_AND_S[66]_new_
.sym 28518 state[0]
.sym 28519 state[1]
.sym 28520 $abc$9120$new_n279_
.sym 28522 state[0]
.sym 28523 state[1]
.sym 28524 $abc$9120$new_n279_
.sym 28530 delay[13]
.sym 28534 delay[11]
.sym 28771 cb_rd_addr[0]
.sym 28776 cb_rd_addr[1]
.sym 28780 cb_rd_addr[2]
.sym 28781 $auto$alumacc.cc:474:replace_alu$2938.C[2]
.sym 28784 cb_rd_addr[3]
.sym 28785 $auto$alumacc.cc:474:replace_alu$2938.C[3]
.sym 28788 cb_rd_addr[4]
.sym 28789 $auto$alumacc.cc:474:replace_alu$2938.C[4]
.sym 28802 cb_data_out[0]
.sym 28803 cb_data_out[1]
.sym 28806 cb_data_out[3]
.sym 28807 cb_data_out[2]
.sym 28810 cb_data_out[0]
.sym 28811 cb_data_out[1]
.sym 28812 cb_data_out[3]
.sym 28813 cb_data_out[2]
.sym 28818 cb_data_out[1]
.sym 28819 cb_data_out[3]
.sym 28820 cb_data_out[0]
.sym 28821 cb_data_out[2]
.sym 28822 cb_data_out[3]
.sym 28823 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3407[1]_new_inv_
.sym 28824 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3340[0]_new_inv_
.sym 28825 cb_data_out[2]
.sym 28830 cb_data_out[1]
.sym 28831 cb_data_out[3]
.sym 28832 cb_data_out[2]
.sym 28833 cb_data_out[0]
.sym 28834 cb_data_out[6]
.sym 28835 cb_data_out[7]
.sym 28836 cb_data_out[5]
.sym 28837 cb_data_out[4]
.sym 28838 cb_data_out[1]
.sym 28839 cb_data_out[2]
.sym 28840 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 28841 cb_data_out[0]
.sym 28842 cb_data_out[0]
.sym 28843 cb_data_out[1]
.sym 28844 cb_data_out[3]
.sym 28845 cb_data_out[2]
.sym 28846 cb_data_out[6]
.sym 28847 cb_data_out[4]
.sym 28848 cb_data_out[5]
.sym 28849 cb_data_out[7]
.sym 28850 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3160[1]_new_inv_
.sym 28851 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_
.sym 28852 cb_data_out[0]
.sym 28853 cb_data_out[1]
.sym 28854 cb_data_out[0]
.sym 28855 cb_data_out[1]
.sym 28856 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3160[1]_new_inv_
.sym 28857 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_
.sym 28858 cb_data_out[5]
.sym 28859 cb_data_out[4]
.sym 28860 cb_data_out[6]
.sym 28861 cb_data_out[7]
.sym 28862 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[0]_new_inv_
.sym 28863 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[1]_new_inv_
.sym 28870 cb_data_out[4]
.sym 28871 cb_data_out[1]
.sym 28872 cb_data_out[5]
.sym 28874 cb_data_out[4]
.sym 28875 cb_data_out[6]
.sym 28876 cb_data_out[7]
.sym 28877 cb_data_out[5]
.sym 28878 cb_data_out[0]
.sym 28879 cb_data_out[1]
.sym 28880 cb_data_out[3]
.sym 28881 cb_data_out[2]
.sym 28882 cb_data_out[5]
.sym 28883 cb_data_out[4]
.sym 28884 cb_data_out[6]
.sym 28885 cb_data_out[7]
.sym 28886 cb_data_out[3]
.sym 28887 cb_data_out[2]
.sym 28888 cb_data_out[6]
.sym 28889 cb_data_out[7]
.sym 28890 cb_data_out[0]
.sym 28891 cb_data_out[2]
.sym 28892 cb_data_out[3]
.sym 28893 cb_data_out[1]
.sym 28894 cb_data_out[5]
.sym 28895 cb_data_out[6]
.sym 28896 cb_data_out[7]
.sym 28897 cb_data_out[4]
.sym 28899 $auto$alumacc.cc:474:replace_alu$2893.C[1]
.sym 28904 $auto$alumacc.cc:474:replace_alu$2922.C[2]
.sym 28908 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.sym 28912 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.sym 28915 $PACKER_VCC_NET
.sym 28916 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.sym 28919 $PACKER_VCC_NET
.sym 28920 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.sym 28923 $PACKER_VCC_NET
.sym 28924 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.sym 28928 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.sym 28931 $PACKER_VCC_NET
.sym 28932 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.sym 28936 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.sym 28940 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.sym 28944 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.sym 28947 $PACKER_VCC_NET
.sym 28948 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.sym 28952 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.sym 28955 $PACKER_VCC_NET
.sym 28956 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.sym 28960 $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.sym 28963 $PACKER_VCC_NET
.sym 28965 $nextpnr_ICESTORM_LC_1$I3
.sym 28966 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4546[3]_new_
.sym 28967 $abc$9120$new_n371_
.sym 28968 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 28969 $nextpnr_ICESTORM_LC_1$COUT
.sym 28970 $abc$9120$new_n311_
.sym 28971 state[1]
.sym 28972 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 28973 $abc$9120$procmux$2733.B_AND_S[2]_new_
.sym 28974 $abc$9120$auto$wreduce.cc:455:run$2874[2]_new_
.sym 28975 $abc$9120$procmux$2539_CMP_new_
.sym 28976 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 28978 $abc$9120$new_n371_
.sym 28979 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4546[3]_new_
.sym 28980 $abc$9120$auto$alumacc.cc:491:replace_alu$2895[15]
.sym 28981 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 28982 $abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.sym 28983 $abc$9120$procmux$2604_CMP_new_
.sym 28986 $0\scl[0:0]
.sym 28987 $abc$9120$new_n319_
.sym 28988 state[0]
.sym 28989 state[1]
.sym 28990 $abc$9120$auto$wreduce.cc:455:run$2874[2]_new_
.sym 28991 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 28992 $abc$9120$new_n563_
.sym 28993 state[1]
.sym 28994 state[3]
.sym 28995 state[4]
.sym 28996 state[5]
.sym 28997 state[2]
.sym 28998 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[4]_new_
.sym 28999 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 29000 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[3]_new_inv_
.sym 29001 $abc$9120$new_n376_
.sym 29002 $abc$9120$new_n331_
.sym 29003 state[3]
.sym 29004 state[2]
.sym 29006 $PACKER_GND_NET
.sym 29010 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5080[5]_new_
.sym 29011 $abc$9120$new_n565_
.sym 29012 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[3]_new_inv_
.sym 29013 $abc$9120$new_n564_
.sym 29014 state[1]
.sym 29015 state[0]
.sym 29016 state[4]
.sym 29017 state[5]
.sym 29018 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 29019 $abc$9120$procmux$2539_CMP_new_
.sym 29020 $abc$9120$procmux$2733.B_AND_S[66]_new_
.sym 29021 $abc$9120$new_n377_
.sym 29022 $abc$9120$new_n331_
.sym 29023 state[2]
.sym 29026 $abc$9120$new_n329_
.sym 29027 state[3]
.sym 29028 state[2]
.sym 29030 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 29031 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 29032 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[2]_new_
.sym 29034 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036
.sym 29035 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 29036 $abc$9120$new_n319_
.sym 29037 $abc$9120$new_n332_
.sym 29038 $PACKER_GND_NET
.sym 29042 state[3]
.sym 29043 state[2]
.sym 29044 state[4]
.sym 29045 state[5]
.sym 29046 state[2]
.sym 29047 state[4]
.sym 29048 state[5]
.sym 29049 state[3]
.sym 29050 state[1]
.sym 29051 state[0]
.sym 29052 $abc$9120$new_n279_
.sym 29053 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 29054 state[1]
.sym 29055 state[4]
.sym 29056 state[5]
.sym 29057 state[0]
.sym 29062 state[1]
.sym 29063 $abc$9120$new_n319_
.sym 29064 state[0]
.sym 29070 $abc$9120$new_n279_
.sym 29071 $abc$9120$new_n311_
.sym 29082 $0\scl[0:0]
.sym 29083 state[1]
.sym 29084 state[0]
.sym 29085 $abc$9120$new_n319_
.sym 29298 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 29299 cb_rd_addr[0]
.sym 29310 cb_rd_addr[1]
.sym 29314 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 29315 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[0]_new_inv_
.sym 29335 $PACKER_VCC_NET
.sym 29336 cb_rd_addr[0]
.sym 29338 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[0]_new_inv_
.sym 29339 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[0]_new_inv_
.sym 29340 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 29341 $abc$9120$auto$simplemap.cc:256:simplemap_eqne$3400_new_inv_
.sym 29342 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3551[0]_new_inv_
.sym 29343 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_
.sym 29344 $abc$9120$new_n570_
.sym 29345 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2871_new_inv_
.sym 29346 $abc$9120$auto$wreduce.cc:455:run$2874[2]_new_
.sym 29347 $abc$9120$new_n354_
.sym 29348 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3140[0]_new_inv_
.sym 29349 $abc$9120$new_n361_
.sym 29350 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3503[0]_new_inv_
.sym 29351 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 29352 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 29353 $abc$9120$new_n363_
.sym 29354 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3503[0]_new_inv_
.sym 29355 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 29356 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4558_new_
.sym 29358 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3160[1]_new_inv_
.sym 29359 cb_data_out[1]
.sym 29360 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3551[0]_new_inv_
.sym 29361 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 29362 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2869_new_
.sym 29363 $abc$9120$auto$simplemap.cc:256:simplemap_eqne$3400_new_inv_
.sym 29364 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5795[1]_new_
.sym 29366 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4558_new_
.sym 29367 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[0]_new_
.sym 29368 $abc$9120$auto$simplemap.cc:256:simplemap_eqne$3520_new_inv_
.sym 29369 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[7]_new_inv_
.sym 29370 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_
.sym 29371 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3551[0]_new_inv_
.sym 29372 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.sym 29373 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[0]_new_inv_
.sym 29374 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2869_new_
.sym 29375 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5795[1]_new_
.sym 29376 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2871_new_inv_
.sym 29377 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 29382 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3407[1]_new_inv_
.sym 29383 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3345[0]_new_inv_
.sym 29384 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.sym 29385 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3455[1]_new_inv_
.sym 29386 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 29387 $abc$9120$procmux$2473_Y[1]_new_inv_
.sym 29388 $abc$9120$new_n489_
.sym 29389 $abc$9120$new_n486_
.sym 29390 $abc$9120$auto$simplemap.cc:168:logic_reduce$3213_new_inv_
.sym 29391 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 29392 params_left[0]
.sym 29393 params_left[1]
.sym 29402 $abc$9120$new_n335_
.sym 29403 $abc$9120$new_n347_
.sym 29404 $abc$9120$new_n353_
.sym 29405 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 29406 $abc$9120$new_n355_
.sym 29407 $abc$9120$new_n356_
.sym 29408 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.sym 29409 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 29410 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.sym 29411 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 29414 $abc$9120$auto$simplemap.cc:168:logic_reduce$3213_new_inv_
.sym 29415 $abc$9120$new_n436_
.sym 29416 $abc$9120$new_n455_
.sym 29417 $abc$9120$procmux$2595.B_AND_S[2]_new_
.sym 29418 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 29419 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 29420 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.sym 29422 $abc$9120$logic_and$demo.v:576$2449_Y_new_
.sym 29423 pb_valid
.sym 29424 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.sym 29425 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 29430 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_
.sym 29431 params_left[1]
.sym 29438 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_
.sym 29439 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 29440 cb_rd_en
.sym 29442 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 29446 cb_rd_en
.sym 29450 cb_rd_en
.sym 29451 $abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.sym 29452 $abc$9120$procmux$2604_CMP_new_
.sym 29458 pb_rd_en
.sym 29474 state[1]
.sym 29475 $abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.sym 29476 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.sym 29477 pb_rd_en
.sym 29478 $abc$9120$new_n319_
.sym 29479 state[1]
.sym 29480 state[0]
.sym 29482 $abc$9120$new_n319_
.sym 29483 state[0]
.sym 29486 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 29487 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 29488 $abc$9120$procmux$2733.B_AND_S[3]_new_
.sym 29489 $abc$9120$new_n567_
.sym 29490 state[1]
.sym 29491 state[0]
.sym 29492 $abc$9120$new_n311_
.sym 29493 cb_valid
.sym 29494 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156
.sym 29495 $abc$9120$procmux$2604_CMP_new_
.sym 29502 state[1]
.sym 29503 state[0]
.sym 29504 cb_valid
.sym 29505 $abc$9120$new_n311_
.sym 29506 $abc$9120$procmux$2778_Y[3]_new_inv_
.sym 29507 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 29508 $abc$9120$new_n568_
.sym 29510 $abc$9120$procmux$2733.B_AND_S[61]_new_
.sym 29511 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5063[1]_new_
.sym 29512 $abc$9120$new_n390_
.sym 29513 $abc$9120$new_n380_
.sym 29514 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4017[0]_new_inv_
.sym 29515 $abc$9120$new_n319_
.sym 29516 $0\scl[0:0]
.sym 29517 $abc$9120$procmux$2677_CMP_new_
.sym 29518 $abc$9120$new_n319_
.sym 29519 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4017[0]_new_inv_
.sym 29520 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 29521 $abc$9120$new_n389_
.sym 29522 $abc$9120$procmux$2677_CMP_new_
.sym 29523 $0\scl[0:0]
.sym 29524 $abc$9120$procmux$2778_Y[3]_new_inv_
.sym 29525 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 29526 $abc$9120$new_n311_
.sym 29527 $abc$9120$new_n279_
.sym 29528 state[1]
.sym 29529 state[0]
.sym 29530 $abc$9120$new_n279_
.sym 29531 state[1]
.sym 29532 state[0]
.sym 29534 $abc$9120$procmux$2733.B_AND_S[1]_new_
.sym 29535 $abc$9120$procmux$2733.B_AND_S[43]_new_
.sym 29536 $abc$9120$procmux$2677_CMP_new_
.sym 29538 $abc$9120$auto$ice40_ffinit.cc:140:execute$9043
.sym 29542 $abc$9120$new_n311_
.sym 29543 $abc$9120$new_n279_
.sym 29544 state[1]
.sym 29545 state[0]
.sym 29546 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4017[0]_new_inv_
.sym 29547 $abc$9120$new_n311_
.sym 29550 $abc$9120$auto$ice40_ffinit.cc:140:execute$9043
.sym 29551 $abc$9120$auto$opt_reduce.cc:132:opt_mux$2859_new_inv_
.sym 29554 state[0]
.sym 29555 state[1]
.sym 29558 $abc$9120$new_n311_
.sym 29559 state[1]
.sym 29560 state[0]
.sym 29570 $abc$9120$procmux$2672.B_AND_S[1]_new_
.sym 29571 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 29572 $abc$9120$procmux$2539_CMP_new_
.sym 29574 state[1]
.sym 29575 state[0]
.sym 29576 $abc$9120$new_n279_
.sym 29585 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6150
.sym 29594 $abc$9120$auto$ice40_ffinit.cc:141:execute$9052
.sym 29595 $abc$9120$procmux$2677_CMP_new_
.sym 29596 $0\scl[0:0]
.sym 29598 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 29599 $abc$9120$procmux$2539_CMP_new_
.sym 29600 $abc$9120$procmux$2677_CMP_new_
.sym 29826 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[7]_new_inv_
.sym 29827 $abc$9120$new_n571_
.sym 29828 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 29829 $abc$9120$new_n494_
.sym 29850 $abc$9120$new_n434_
.sym 29851 params_left[0]
.sym 29852 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 29853 $abc$9120$sub$demo.v:601$2455_Y[0]
.sym 29855 params_left[0]
.sym 29857 $PACKER_VCC_NET
.sym 29858 params_left[0]
.sym 29859 params_left[1]
.sym 29862 cb_data_out[2]
.sym 29863 cb_data_out[3]
.sym 29864 cb_data_out[1]
.sym 29866 params_left[2]
.sym 29867 params_left[3]
.sym 29868 params_left[4]
.sym 29869 params_left[5]
.sym 29870 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.sym 29871 $abc$9120$new_n363_
.sym 29872 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5795[1]_new_
.sym 29873 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 29878 $abc$9120$new_n434_
.sym 29879 params_left[5]
.sym 29880 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 29881 $abc$9120$sub$demo.v:601$2455_Y[5]
.sym 29882 $abc$9120$new_n484_
.sym 29883 $abc$9120$new_n483_
.sym 29886 $abc$9120$new_n434_
.sym 29887 params_left[2]
.sym 29888 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 29889 $abc$9120$sub$demo.v:601$2455_Y[2]
.sym 29890 params_left[6]
.sym 29891 params_left[7]
.sym 29892 params_left[8]
.sym 29893 params_left[9]
.sym 29894 $abc$9120$new_n434_
.sym 29895 params_left[7]
.sym 29896 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 29897 $abc$9120$sub$demo.v:601$2455_Y[7]
.sym 29898 $abc$9120$new_n434_
.sym 29899 params_left[8]
.sym 29900 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 29901 $abc$9120$sub$demo.v:601$2455_Y[8]
.sym 29902 $abc$9120$new_n434_
.sym 29903 params_left[4]
.sym 29904 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 29905 $abc$9120$sub$demo.v:601$2455_Y[4]
.sym 29906 $abc$9120$auto$simplemap.cc:168:logic_reduce$3198[0]_new_inv_
.sym 29907 $abc$9120$new_n384_
.sym 29908 $abc$9120$new_n385_
.sym 29909 $abc$9120$new_n386_
.sym 29910 $abc$9120$new_n356_
.sym 29911 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 29912 $abc$9120$new_n355_
.sym 29913 $abc$9120$new_n480_
.sym 29914 $abc$9120$new_n434_
.sym 29915 params_left[6]
.sym 29916 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 29917 $abc$9120$sub$demo.v:601$2455_Y[6]
.sym 29934 $abc$9120$auto$simplemap.cc:168:logic_reduce$3213_new_inv_
.sym 29935 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 29936 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 29938 $abc$9120$procmux$2478_Y[13]_new_
.sym 29939 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 29950 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 29951 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 29962 b1_valid
.sym 29963 b1_rd_en
.sym 29974 $abc$9120$logic_and$demo.v:576$2449_Y_new_
.sym 29975 $abc$9120$procmux$2478_Y[13]_new_
.sym 29986 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 29987 b1_rd_en
.sym 29988 $abc$9120$procmux$2539_CMP_new_
.sym 29989 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$5585_new_inv_
.sym 29998 b1_rd_en
.sym 29999 $abc$9120$auto$ice40_ffinit.cc:140:execute$9043
.sym 30000 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 30001 $abc$9120$new_n463_
.sym 30006 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 30007 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 30008 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.sym 30009 $abc$9120$new_n458_
.sym 30014 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.sym 30015 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 30026 $abc$9120$auto$wreduce.cc:455:run$2880[3]_new_inv_
.sym 30027 $abc$9120$auto$wreduce.cc:455:run$2882[3]_new_inv_
.sym 30028 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 30030 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 30031 $0\bit_counter[2:0][1]
.sym 30032 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 30034 $abc$9120$auto$wreduce.cc:455:run$2882[1]_new_inv_
.sym 30035 $abc$9120$auto$wreduce.cc:455:run$2880[1]_new_inv_
.sym 30036 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 30037 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 30038 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 30039 $0\bit_counter[2:0][1]
.sym 30040 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 30042 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 30043 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 30046 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 30050 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 30054 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 30055 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 30058 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 30059 $0\pixel_bit_counter[3:0][1]
.sym 30060 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 30061 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 30062 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 30063 $0\pixel_bit_counter[3:0][1]
.sym 30064 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 30065 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 30066 $0\pixel_bit_counter[3:0][1]
.sym 30070 pixel_bit_counter[1]
.sym 30074 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7362
.sym 30075 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 30078 $abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.sym 30079 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 30083 pixel_bit_counter[0]
.sym 30087 pixel_bit_counter[1]
.sym 30088 $PACKER_VCC_NET
.sym 30091 pixel_bit_counter[2]
.sym 30092 $PACKER_VCC_NET
.sym 30093 $auto$alumacc.cc:474:replace_alu$2947.C[2]
.sym 30095 pixel_bit_counter[3]
.sym 30096 $PACKER_VCC_NET
.sym 30097 $auto$alumacc.cc:474:replace_alu$2947.C[3]
.sym 30098 $0\pixel_bit_counter[3:0][2]
.sym 30102 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 30106 $0\pixel_bit_counter[3:0][3]
.sym 30110 $0\pixel_bit_counter[3:0][0]
.sym 30338 $abc$9120$new_n434_
.sym 30339 params_left[3]
.sym 30340 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 30341 $abc$9120$sub$demo.v:601$2455_Y[3]
.sym 30371 params_left[0]
.sym 30375 params_left[1]
.sym 30376 $PACKER_VCC_NET
.sym 30379 params_left[2]
.sym 30380 $PACKER_VCC_NET
.sym 30381 $auto$alumacc.cc:474:replace_alu$2953.C[2]
.sym 30383 params_left[3]
.sym 30384 $PACKER_VCC_NET
.sym 30385 $auto$alumacc.cc:474:replace_alu$2953.C[3]
.sym 30387 params_left[4]
.sym 30388 $PACKER_VCC_NET
.sym 30389 $auto$alumacc.cc:474:replace_alu$2953.C[4]
.sym 30391 params_left[5]
.sym 30392 $PACKER_VCC_NET
.sym 30393 $auto$alumacc.cc:474:replace_alu$2953.C[5]
.sym 30395 params_left[6]
.sym 30396 $PACKER_VCC_NET
.sym 30397 $auto$alumacc.cc:474:replace_alu$2953.C[6]
.sym 30399 params_left[7]
.sym 30400 $PACKER_VCC_NET
.sym 30401 $auto$alumacc.cc:474:replace_alu$2953.C[7]
.sym 30403 params_left[8]
.sym 30404 $PACKER_VCC_NET
.sym 30405 $auto$alumacc.cc:474:replace_alu$2953.C[8]
.sym 30407 params_left[9]
.sym 30408 $PACKER_VCC_NET
.sym 30409 $auto$alumacc.cc:474:replace_alu$2953.C[9]
.sym 30411 params_left[10]
.sym 30412 $PACKER_VCC_NET
.sym 30413 $auto$alumacc.cc:474:replace_alu$2953.C[10]
.sym 30415 params_left[11]
.sym 30416 $PACKER_VCC_NET
.sym 30417 $auto$alumacc.cc:474:replace_alu$2953.C[11]
.sym 30419 params_left[12]
.sym 30420 $PACKER_VCC_NET
.sym 30421 $auto$alumacc.cc:474:replace_alu$2953.C[12]
.sym 30423 params_left[13]
.sym 30424 $PACKER_VCC_NET
.sym 30425 $auto$alumacc.cc:474:replace_alu$2953.C[13]
.sym 30426 params_left[10]
.sym 30427 params_left[11]
.sym 30428 params_left[12]
.sym 30429 params_left[13]
.sym 30430 $abc$9120$new_n434_
.sym 30431 params_left[10]
.sym 30432 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 30433 $abc$9120$sub$demo.v:601$2455_Y[10]
.sym 30434 $abc$9120$sub$demo.v:601$2455_Y[9]
.sym 30435 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 30436 $abc$9120$new_n468_
.sym 30438 $abc$9120$sub$demo.v:601$2455_Y[12]
.sym 30439 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 30440 $abc$9120$new_n468_
.sym 30442 $abc$9120$new_n434_
.sym 30443 params_left[13]
.sym 30444 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 30445 $abc$9120$sub$demo.v:601$2455_Y[13]
.sym 30446 $abc$9120$new_n434_
.sym 30447 params_left[12]
.sym 30448 $abc$9120$new_n470_
.sym 30450 $abc$9120$new_n434_
.sym 30451 params_left[9]
.sym 30452 $abc$9120$new_n474_
.sym 30454 $abc$9120$new_n468_
.sym 30455 $abc$9120$new_n467_
.sym 30458 $abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.sym 30459 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 30460 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_
.sym 30462 $abc$9120$new_n434_
.sym 30463 params_left[11]
.sym 30464 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 30465 $abc$9120$sub$demo.v:601$2455_Y[11]
.sym 30470 $abc$9120$logic_and$demo.v:576$2449_Y_new_
.sym 30471 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 30472 $abc$9120$procmux$2478_Y[13]_new_
.sym 30477 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7717
.sym 30478 b1_rd_en
.sym 30486 $abc$9120$new_n463_
.sym 30487 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.sym 30488 b1_rd_en
.sym 30510 $0\bit_counter[2:0][1]
.sym 30518 bit_counter[1]
.sym 30531 bit_counter[0]
.sym 30535 bit_counter[1]
.sym 30536 $PACKER_VCC_NET
.sym 30539 bit_counter[2]
.sym 30540 $PACKER_VCC_NET
.sym 30541 $auto$alumacc.cc:474:replace_alu$2950.C[2]
.sym 30543 bit_counter[0]
.sym 30545 $PACKER_VCC_NET
.sym 30546 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6219
.sym 30547 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 30550 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 30554 $0\bit_counter[2:0][0]
.sym 30558 $0\bit_counter[2:0][2]
.sym 30562 $abc$9120$new_n578_
.sym 30563 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 30564 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 30565 $0\pixel_bit_counter[3:0][1]
.sym 30570 $abc$9120$new_n300_
.sym 30571 $abc$9120$new_n297_
.sym 30572 $abc$9120$shiftx$demo.v:427$2436.buffer[0]_new_inv_
.sym 30573 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 30574 $abc$9120$new_n302_
.sym 30575 $abc$9120$new_n301_
.sym 30576 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 30577 $0\pixel_bit_counter[3:0][1]
.sym 30582 pixel_data[11]
.sym 30583 pixel_data[3]
.sym 30584 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 30585 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 30586 $abc$9120$new_n299_
.sym 30587 $abc$9120$new_n298_
.sym 30588 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 30589 $0\pixel_bit_counter[3:0][1]
.sym 30590 $abc$9120$new_n579_
.sym 30591 $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.sym 30592 $abc$9120$new_n559_
.sym 30593 $abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.sym 30598 $0\pixel_data[15:0][0]
.sym 30603 pixel_bit_counter[0]
.sym 30605 $PACKER_VCC_NET
.sym 30606 $0\pixel_data[15:0][0]
.sym 30610 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 30622 pixel_data[8]
.sym 30623 pixel_data[0]
.sym 30624 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 30625 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 30862 $abc$9120$auto$alumacc.cc:491:replace_alu$2906[6]
.sym 30863 $abc$9120$procmux$2733.B_AND_S[7]_new_
.sym 30879 $PACKER_VCC_NET
.sym 30880 pb_rd_addr[0]
.sym 30894 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781
.sym 30895 pb_rd_addr[0]
.sym 30906 pb_rd_addr[1]
.sym 30914 cb_data_out[1]
.sym 30915 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 30916 $abc$9120$new_n434_
.sym 30917 data[1]
.sym 30918 cb_data_out[6]
.sym 30919 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 30920 $abc$9120$new_n434_
.sym 30921 data[6]
.sym 30922 $abc$9120$new_n436_
.sym 30923 pb_data_out[1]
.sym 30924 $abc$9120$new_n438_
.sym 30926 $abc$9120$new_n436_
.sym 30927 pb_data_out[5]
.sym 30928 $abc$9120$new_n446_
.sym 30930 $abc$9120$new_n436_
.sym 30931 pb_data_out[6]
.sym 30932 $abc$9120$new_n448_
.sym 30934 cb_data_out[0]
.sym 30935 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 30936 $abc$9120$new_n434_
.sym 30937 data[0]
.sym 30938 $abc$9120$new_n436_
.sym 30939 pb_data_out[0]
.sym 30940 $abc$9120$new_n433_
.sym 30942 cb_data_out[5]
.sym 30943 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 30944 $abc$9120$new_n434_
.sym 30945 data[5]
.sym 30946 $abc$9120$new_n436_
.sym 30947 pb_data_out[4]
.sym 30948 $abc$9120$new_n444_
.sym 30950 data[4]
.sym 30951 data[0]
.sym 30952 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 30953 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 30954 cb_data_out[4]
.sym 30955 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 30956 $abc$9120$new_n434_
.sym 30957 data[4]
.sym 30958 $abc$9120$new_n436_
.sym 30959 pb_data_out[7]
.sym 30960 $abc$9120$new_n450_
.sym 30962 cb_data_out[7]
.sym 30963 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 30964 $abc$9120$new_n434_
.sym 30965 data[7]
.sym 30966 data[5]
.sym 30967 data[1]
.sym 30968 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 30969 $abc$9120$new_n561_
.sym 30970 $abc$9120$new_n307_
.sym 30971 $abc$9120$new_n308_
.sym 30972 $abc$9120$new_n562_
.sym 30973 $0\bit_counter[2:0][1]
.sym 30974 data[7]
.sym 30975 data[6]
.sym 30976 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 30977 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 30979 bw_pxls_ptr[0]
.sym 30983 bw_pxls_ptr[1]
.sym 30984 $PACKER_VCC_NET
.sym 30987 bw_pxls_ptr[2]
.sym 30988 $PACKER_VCC_NET
.sym 30989 $auto$alumacc.cc:474:replace_alu$2956.C[2]
.sym 30990 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.sym 30991 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 30994 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 30998 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 30999 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 31000 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 31001 $abc$9120$sub$demo.v:640$2461_Y[2]
.sym 31002 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 31006 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 31015 bw_pxls_ptr[0]
.sym 31017 $PACKER_VCC_NET
.sym 31018 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 31019 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 31020 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 31021 $abc$9120$sub$demo.v:640$2461_Y[0]
.sym 31022 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.sym 31023 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 31024 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 31025 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 31042 $0\pixel_data[15:0][0]
.sym 31074 $0\pixel_data[15:0][0]
.sym 31078 $0\pixel_data[15:0][0]
.sym 31082 pixel_data[5]
.sym 31083 pixel_data[6]
.sym 31084 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 31085 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 31086 pixel_data[15]
.sym 31087 pixel_data[7]
.sym 31088 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 31089 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 31090 $0\pixel_data[15:0][0]
.sym 31094 $0\pixel_data[15:0][0]
.sym 31098 $0\pixel_data[15:0][0]
.sym 31102 pixel_data[12]
.sym 31103 pixel_data[4]
.sym 31104 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 31105 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 31106 $abc$9120$new_n290_
.sym 31107 $abc$9120$new_n291_
.sym 31108 $abc$9120$new_n576_
.sym 31109 $abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.sym 31110 pixel_data[10]
.sym 31111 pixel_data[2]
.sym 31112 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 31113 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 31114 pixel_data[9]
.sym 31115 pixel_data[1]
.sym 31116 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 31117 $abc$9120$new_n575_
.sym 31118 pixel_data[13]
.sym 31119 pixel_data[14]
.sym 31120 $abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.sym 31121 $abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.sym 31126 $0\pixel_data[15:0][0]
.sym 31130 $0\pixel_data[15:0][0]
.sym 31134 $0\pixel_data[15:0][0]
.sym 31363 pb_rd_addr[0]
.sym 31367 pb_rd_addr[1]
.sym 31371 pb_rd_addr[2]
.sym 31372 $PACKER_VCC_NET
.sym 31375 pb_rd_addr[3]
.sym 31376 $PACKER_VCC_NET
.sym 31379 pb_rd_addr[4]
.sym 31380 $PACKER_VCC_NET
.sym 31383 pb_rd_addr[5]
.sym 31384 $PACKER_VCC_NET
.sym 31387 pb_rd_addr[6]
.sym 31393 $nextpnr_ICESTORM_LC_4$I3
.sym 31395 pb_rd_addr[0]
.sym 31400 pb_rd_addr[1]
.sym 31404 pb_rd_addr[2]
.sym 31405 $auto$alumacc.cc:474:replace_alu$2941.C[2]
.sym 31408 pb_rd_addr[3]
.sym 31409 $auto$alumacc.cc:474:replace_alu$2941.C[3]
.sym 31412 pb_rd_addr[4]
.sym 31413 $auto$alumacc.cc:474:replace_alu$2941.C[4]
.sym 31416 pb_rd_addr[5]
.sym 31417 $auto$alumacc.cc:474:replace_alu$2941.C[5]
.sym 31420 pb_rd_addr[6]
.sym 31421 $auto$alumacc.cc:474:replace_alu$2941.C[6]
.sym 31426 cb_data_out[3]
.sym 31427 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 31428 $abc$9120$new_n434_
.sym 31429 data[3]
.sym 31454 $abc$9120$new_n436_
.sym 31455 pb_data_out[3]
.sym 31456 $abc$9120$new_n442_
.sym 31458 cb_data_out[2]
.sym 31459 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.sym 31460 $abc$9120$new_n434_
.sym 31461 data[2]
.sym 31462 data[3]
.sym 31463 data[2]
.sym 31464 $abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.sym 31465 $abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.sym 31486 $abc$9120$new_n436_
.sym 31487 pb_data_out[2]
.sym 31488 $abc$9120$new_n440_
.sym 31494 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 31498 b1_rd_addr[2]
.sym 31499 b1_rd_addr[3]
.sym 31500 b1_rd_addr[4]
.sym 31501 b1_rd_addr[5]
.sym 31506 b1_data_out[5]
.sym 31507 b1_data_out[4]
.sym 31508 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 31509 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 31523 b1_rd_addr[0]
.sym 31528 b1_rd_addr[1]
.sym 31532 b1_rd_addr[2]
.sym 31533 $auto$alumacc.cc:474:replace_alu$2944.C[2]
.sym 31536 b1_rd_addr[3]
.sym 31537 $auto$alumacc.cc:474:replace_alu$2944.C[3]
.sym 31540 b1_rd_addr[4]
.sym 31541 $auto$alumacc.cc:474:replace_alu$2944.C[4]
.sym 31544 b1_rd_addr[5]
.sym 31545 $auto$alumacc.cc:474:replace_alu$2944.C[5]
.sym 31548 b1_rd_addr[6]
.sym 31549 $auto$alumacc.cc:474:replace_alu$2944.C[6]
.sym 31552 b1_rd_addr[7]
.sym 31553 $auto$alumacc.cc:474:replace_alu$2944.C[7]
.sym 31556 b1_rd_addr[8]
.sym 31557 $auto$alumacc.cc:474:replace_alu$2944.C[8]
.sym 31558 b1_data_out[7]
.sym 31559 b1_data_out[6]
.sym 31560 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 31561 $abc$9120$new_n573_
.sym 31562 $abc$9120$new_n323_
.sym 31563 $abc$9120$new_n324_
.sym 31564 b1_rd_addr[0]
.sym 31565 b1_rd_addr[1]
.sym 31566 b1_data_out[3]
.sym 31567 b1_data_out[2]
.sym 31568 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 31569 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 31570 b1_rd_addr[6]
.sym 31571 b1_rd_addr[7]
.sym 31572 b1_rd_addr[8]
.sym 31574 $abc$9120$new_n511_
.sym 31575 $abc$9120$new_n512_
.sym 31576 $abc$9120$new_n574_
.sym 31577 $abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.sym 31578 b1_data_out[1]
.sym 31579 b1_data_out[0]
.sym 31580 $abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.sym 31581 $abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.sym 31583 $PACKER_VCC_NET
.sym 31584 b1_rd_addr[0]
.sym 31594 $0\pixel_data[15:0][0]
.sym 31610 $0\pixel_data[15:0][0]
.sym 31614 $abc$9120$auto$ice40_ffinit.cc:141:execute$9048
.sym 31622 $0\pixel_data[15:0][0]
.sym 31626 $0\pixel_data[15:0][0]
.sym 31630 $0\pixel_data[15:0][0]
.sym 32038 b1_rd_addr[0]
.sym 32039 $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276
.sym 32050 b1_rd_addr[1]
.sym 32054 $abc$9120$auto$ice40_ffinit.cc:141:execute$9052
