\hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def}{}\section{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def}\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}


S\+M\+A\+R\+T\+C\+A\+RD handle Structure definition.  




{\ttfamily \#include $<$stm32f0xx\+\_\+hal\+\_\+smartcard.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def} $\ast$ \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a2b30b6d22df80fbebd8ceefc6f162310}{Instance}
\item 
\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def} \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a39d2878266054c3b9cf945ef6416a2ca}{Init}
\item 
\hyperlink{struct_s_m_a_r_t_c_a_r_d___adv_feature_init_type_def}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Adv\+Feature\+Init\+Type\+Def} \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a061d77764f1e674b0dde9823245948ee}{Advanced\+Init}
\item 
uint8\+\_\+t $\ast$ \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a5cc31f7c52dafd32f27f8f2756dbf343}{p\+Tx\+Buff\+Ptr}
\item 
uint16\+\_\+t \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b}{Tx\+Xfer\+Size}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a1823437fbed80bdd1510782ced4e5532}{Tx\+Xfer\+Count}
\item 
uint8\+\_\+t $\ast$ \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a7cee540cb21048ac48ba17355440e668}{p\+Rx\+Buff\+Ptr}
\item 
uint16\+\_\+t \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb}{Rx\+Xfer\+Size}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2}{Rx\+Xfer\+Count}
\item 
\hyperlink{group___d_m_a___exported___types_ga92b907d56a9c29b93d46782a7a04f91e}{D\+M\+A\+\_\+\+Handle\+Type\+Def} $\ast$ \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}{hdmatx}
\item 
\hyperlink{group___d_m_a___exported___types_ga92b907d56a9c29b93d46782a7a04f91e}{D\+M\+A\+\_\+\+Handle\+Type\+Def} $\ast$ \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_abd0aeec20298a55d89a440320e35634f}{hdmarx}
\item 
\hyperlink{stm32f0xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{H\+A\+L\+\_\+\+Lock\+Type\+Def} \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{group___s_m_a_r_t_c_a_r_d___exported___types_ga79d6a3b95636861dcfd70913746e087e}{H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+State\+Type\+Def} \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_ab83dd4a85483f5c160a277aeaae6d5df}{g\+State}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{group___s_m_a_r_t_c_a_r_d___exported___types_ga79d6a3b95636861dcfd70913746e087e}{H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+State\+Type\+Def} \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a62906a4946a18afa45ff4c374152dd28}{Rx\+State}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{Error\+Code}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+M\+A\+R\+T\+C\+A\+RD handle Structure definition. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a061d77764f1e674b0dde9823245948ee}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a061d77764f1e674b0dde9823245948ee}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!Advanced\+Init@{Advanced\+Init}}
\index{Advanced\+Init@{Advanced\+Init}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{Advanced\+Init}{AdvancedInit}}
{\footnotesize\ttfamily \hyperlink{struct_s_m_a_r_t_c_a_r_d___adv_feature_init_type_def}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Adv\+Feature\+Init\+Type\+Def} Advanced\+Init}

Smart\+Card advanced features initialization parameters \mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!Error\+Code@{Error\+Code}}
\index{Error\+Code@{Error\+Code}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{Error\+Code}{ErrorCode}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t Error\+Code}

Smart\+Card Error code This parameter can be a value of \hyperlink{group___s_m_a_r_t_c_a_r_d___error}{S\+M\+A\+R\+T\+C\+A\+RD Error} \mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_ab83dd4a85483f5c160a277aeaae6d5df}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_ab83dd4a85483f5c160a277aeaae6d5df}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!g\+State@{g\+State}}
\index{g\+State@{g\+State}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{g\+State}{gState}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{group___s_m_a_r_t_c_a_r_d___exported___types_ga79d6a3b95636861dcfd70913746e087e}{H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+State\+Type\+Def} g\+State}

Smart\+Card state information related to global Handle management and also related to Tx operations. This parameter can be a value of \hyperlink{group___s_m_a_r_t_c_a_r_d___exported___types_ga79d6a3b95636861dcfd70913746e087e}{H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+State\+Type\+Def} \mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_abd0aeec20298a55d89a440320e35634f}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_abd0aeec20298a55d89a440320e35634f}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!hdmarx@{hdmarx}}
\index{hdmarx@{hdmarx}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{hdmarx}{hdmarx}}
{\footnotesize\ttfamily \hyperlink{group___d_m_a___exported___types_ga92b907d56a9c29b93d46782a7a04f91e}{D\+M\+A\+\_\+\+Handle\+Type\+Def}$\ast$ hdmarx}

Smart\+Card Rx D\+MA Handle parameters \mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!hdmatx@{hdmatx}}
\index{hdmatx@{hdmatx}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{hdmatx}{hdmatx}}
{\footnotesize\ttfamily \hyperlink{group___d_m_a___exported___types_ga92b907d56a9c29b93d46782a7a04f91e}{D\+M\+A\+\_\+\+Handle\+Type\+Def}$\ast$ hdmatx}

Smart\+Card Tx D\+MA Handle parameters \mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a39d2878266054c3b9cf945ef6416a2ca}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a39d2878266054c3b9cf945ef6416a2ca}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!Init@{Init}}
\index{Init@{Init}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Init\+Type\+Def} Init}

Smart\+Card communication parameters \mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a2b30b6d22df80fbebd8ceefc6f162310}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a2b30b6d22df80fbebd8ceefc6f162310}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!Instance@{Instance}}
\index{Instance@{Instance}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}$\ast$ Instance}

U\+S\+A\+RT registers base address \mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!Lock@{Lock}}
\index{Lock@{Lock}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \hyperlink{stm32f0xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{H\+A\+L\+\_\+\+Lock\+Type\+Def} Lock}

Locking object \mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a7cee540cb21048ac48ba17355440e668}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a7cee540cb21048ac48ba17355440e668}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!p\+Rx\+Buff\+Ptr@{p\+Rx\+Buff\+Ptr}}
\index{p\+Rx\+Buff\+Ptr@{p\+Rx\+Buff\+Ptr}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{p\+Rx\+Buff\+Ptr}{pRxBuffPtr}}
{\footnotesize\ttfamily uint8\+\_\+t$\ast$ p\+Rx\+Buff\+Ptr}

Pointer to Smart\+Card Rx transfer Buffer \mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a5cc31f7c52dafd32f27f8f2756dbf343}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a5cc31f7c52dafd32f27f8f2756dbf343}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!p\+Tx\+Buff\+Ptr@{p\+Tx\+Buff\+Ptr}}
\index{p\+Tx\+Buff\+Ptr@{p\+Tx\+Buff\+Ptr}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{p\+Tx\+Buff\+Ptr}{pTxBuffPtr}}
{\footnotesize\ttfamily uint8\+\_\+t$\ast$ p\+Tx\+Buff\+Ptr}

Pointer to Smart\+Card Tx transfer Buffer \mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a62906a4946a18afa45ff4c374152dd28}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a62906a4946a18afa45ff4c374152dd28}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!Rx\+State@{Rx\+State}}
\index{Rx\+State@{Rx\+State}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{Rx\+State}{RxState}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{group___s_m_a_r_t_c_a_r_d___exported___types_ga79d6a3b95636861dcfd70913746e087e}{H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+State\+Type\+Def} Rx\+State}

Smart\+Card state information related to Rx operations. This parameter can be a value of \hyperlink{group___s_m_a_r_t_c_a_r_d___exported___types_ga79d6a3b95636861dcfd70913746e087e}{H\+A\+L\+\_\+\+S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+State\+Type\+Def} \mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!Rx\+Xfer\+Count@{Rx\+Xfer\+Count}}
\index{Rx\+Xfer\+Count@{Rx\+Xfer\+Count}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{Rx\+Xfer\+Count}{RxXferCount}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t Rx\+Xfer\+Count}

Smart\+Card Rx Transfer Counter \mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!Rx\+Xfer\+Size@{Rx\+Xfer\+Size}}
\index{Rx\+Xfer\+Size@{Rx\+Xfer\+Size}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{Rx\+Xfer\+Size}{RxXferSize}}
{\footnotesize\ttfamily uint16\+\_\+t Rx\+Xfer\+Size}

Smart\+Card Rx Transfer size \mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a1823437fbed80bdd1510782ced4e5532}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a1823437fbed80bdd1510782ced4e5532}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!Tx\+Xfer\+Count@{Tx\+Xfer\+Count}}
\index{Tx\+Xfer\+Count@{Tx\+Xfer\+Count}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{Tx\+Xfer\+Count}{TxXferCount}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t Tx\+Xfer\+Count}

Smart\+Card Tx Transfer Counter \mbox{\Hypertarget{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b}\label{struct_s_m_a_r_t_c_a_r_d___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}!Tx\+Xfer\+Size@{Tx\+Xfer\+Size}}
\index{Tx\+Xfer\+Size@{Tx\+Xfer\+Size}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+Handle\+Type\+Def}}
\subsubsection{\texorpdfstring{Tx\+Xfer\+Size}{TxXferSize}}
{\footnotesize\ttfamily uint16\+\_\+t Tx\+Xfer\+Size}

Smart\+Card Tx Transfer size 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
H\+A\+L\+\_\+\+Driver/\+Inc/\hyperlink{stm32f0xx__hal__smartcard_8h}{stm32f0xx\+\_\+hal\+\_\+smartcard.\+h}\end{DoxyCompactItemize}
