{"Source Block": ["hdl/library/jesd204/jesd204_common/sync_header_align.v@79:95@HdlStmProcess", "reg [LOG2_RX_THRESH_SH_ERR:0] header_icnt = 'h0;\n\nwire valid_header;\nassign valid_header = ^o_header;\n\nalways @(posedge clk) begin\n  if (reset | ~valid_header) begin\n    header_vcnt <= 'b0;\n  end else if (state[BIT_SH_HUNT] & ~header_vcnt[7]) begin\n    header_vcnt <= header_vcnt + 'b1;\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset | valid_header) begin\n    header_icnt <= 'b0;\n  end else if (state[BIT_SH_LOCK] & ~header_icnt[LOG2_RX_THRESH_SH_ERR]) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[84, "always @(posedge clk) begin\n"], [85, "  if (reset | ~valid_header) begin\n"], [86, "    header_vcnt <= 'b0;\n"], [87, "  end else if (state[BIT_SH_HUNT] & ~header_vcnt[7]) begin\n"], [88, "    header_vcnt <= header_vcnt + 'b1;\n"], [90, "end\n"]], "Add": [[88, "  always @(posedge clk) begin\n"], [88, "    if (reset | ~valid_header) begin\n"], [88, "      header_vcnt <= 'b0;\n"], [88, "    end else if (state[BIT_SH_HUNT] & ~header_vcnt[7]) begin\n"], [88, "      header_vcnt <= header_vcnt + 'b1;\n"], [88, "    end\n"]]}}