Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 05 14:09:12 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: btnL (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btnR (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/clock_divider_0/U0/internal_clock_reg[26]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.077        0.000                      0                  125        0.197        0.000                      0                  125        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.077        0.000                      0                  125        0.197        0.000                      0                  125        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 1.596ns (27.189%)  route 4.274ns (72.811%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y79         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.518     5.840 f  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/Q
                         net (fo=10, routed)          1.588     7.428    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]
    SLICE_X85Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.578 f  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14/O
                         net (fo=3, routed)           0.606     8.184    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14_n_0
    SLICE_X87Y77         LUT6 (Prop_lut6_I0_O)        0.326     8.510 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_7/O
                         net (fo=3, routed)           1.080     9.589    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_7_n_0
    SLICE_X84Y76         LUT3 (Prop_lut3_I0_O)        0.150     9.739 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/nothing2_i_2/O
                         net (fo=3, routed)           0.675    10.414    design_1_i/Get2DigitsN_0/U0/keypad/dec/nothing2_i_2_n_0
    SLICE_X85Y76         LUT6 (Prop_lut6_I3_O)        0.328    10.742 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[1]_i_2/O
                         net (fo=1, routed)           0.325    11.068    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[1]_i_2_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.192 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[1]_i_1/O
                         net (fo=1, routed)           0.000    11.192    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[1]_i_1_n_0
    SLICE_X85Y74         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.593    15.016    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X85Y74         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X85Y74         FDRE (Setup_fdre_C_D)        0.029    15.268    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.242ns (23.348%)  route 4.077ns (76.652%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y79         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/Q
                         net (fo=10, routed)          1.588     7.428    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]
    SLICE_X85Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.578 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14/O
                         net (fo=3, routed)           0.446     8.024    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14_n_0
    SLICE_X86Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.350 f  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5/O
                         net (fo=5, routed)           0.668     9.018    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5_n_0
    SLICE_X85Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.142 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4/O
                         net (fo=3, routed)           0.433     9.574    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.698 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.943    10.641    design_1_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X88Y78         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.600    15.023    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y78         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[10]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X88Y78         FDRE (Setup_fdre_C_R)       -0.524    14.738    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[10]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.242ns (23.348%)  route 4.077ns (76.652%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y79         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/Q
                         net (fo=10, routed)          1.588     7.428    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]
    SLICE_X85Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.578 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14/O
                         net (fo=3, routed)           0.446     8.024    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14_n_0
    SLICE_X86Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.350 f  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5/O
                         net (fo=5, routed)           0.668     9.018    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5_n_0
    SLICE_X85Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.142 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4/O
                         net (fo=3, routed)           0.433     9.574    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.698 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.943    10.641    design_1_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X88Y78         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.600    15.023    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y78         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[11]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X88Y78         FDRE (Setup_fdre_C_R)       -0.524    14.738    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[11]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.242ns (23.348%)  route 4.077ns (76.652%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y79         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/Q
                         net (fo=10, routed)          1.588     7.428    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]
    SLICE_X85Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.578 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14/O
                         net (fo=3, routed)           0.446     8.024    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14_n_0
    SLICE_X86Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.350 f  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5/O
                         net (fo=5, routed)           0.668     9.018    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5_n_0
    SLICE_X85Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.142 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4/O
                         net (fo=3, routed)           0.433     9.574    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.698 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.943    10.641    design_1_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X88Y78         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.600    15.023    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y78         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[8]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X88Y78         FDRE (Setup_fdre_C_R)       -0.524    14.738    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[8]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.242ns (23.348%)  route 4.077ns (76.652%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y79         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/Q
                         net (fo=10, routed)          1.588     7.428    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]
    SLICE_X85Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.578 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14/O
                         net (fo=3, routed)           0.446     8.024    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14_n_0
    SLICE_X86Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.350 f  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5/O
                         net (fo=5, routed)           0.668     9.018    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5_n_0
    SLICE_X85Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.142 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4/O
                         net (fo=3, routed)           0.433     9.574    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.698 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.943    10.641    design_1_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X88Y78         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.600    15.023    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y78         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[9]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X88Y78         FDRE (Setup_fdre_C_R)       -0.524    14.738    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[9]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.242ns (23.388%)  route 4.068ns (76.612%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y79         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/Q
                         net (fo=10, routed)          1.588     7.428    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]
    SLICE_X85Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.578 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14/O
                         net (fo=3, routed)           0.446     8.024    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14_n_0
    SLICE_X86Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.350 f  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5/O
                         net (fo=5, routed)           0.668     9.018    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5_n_0
    SLICE_X85Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.142 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4/O
                         net (fo=3, routed)           0.433     9.574    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.698 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.934    10.632    design_1_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X88Y80         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.601    15.024    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y80         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[16]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y80         FDRE (Setup_fdre_C_R)       -0.524    14.739    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[16]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.242ns (23.388%)  route 4.068ns (76.612%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y79         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/Q
                         net (fo=10, routed)          1.588     7.428    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]
    SLICE_X85Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.578 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14/O
                         net (fo=3, routed)           0.446     8.024    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14_n_0
    SLICE_X86Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.350 f  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5/O
                         net (fo=5, routed)           0.668     9.018    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5_n_0
    SLICE_X85Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.142 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4/O
                         net (fo=3, routed)           0.433     9.574    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.698 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.934    10.632    design_1_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X88Y80         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.601    15.024    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y80         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[17]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y80         FDRE (Setup_fdre_C_R)       -0.524    14.739    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[17]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.242ns (23.388%)  route 4.068ns (76.612%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y79         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/Q
                         net (fo=10, routed)          1.588     7.428    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]
    SLICE_X85Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.578 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14/O
                         net (fo=3, routed)           0.446     8.024    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14_n_0
    SLICE_X86Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.350 f  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5/O
                         net (fo=5, routed)           0.668     9.018    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5_n_0
    SLICE_X85Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.142 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4/O
                         net (fo=3, routed)           0.433     9.574    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.698 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.934    10.632    design_1_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X88Y80         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.601    15.024    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y80         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y80         FDRE (Setup_fdre_C_R)       -0.524    14.739    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.242ns (23.388%)  route 4.068ns (76.612%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y79         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/Q
                         net (fo=10, routed)          1.588     7.428    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]
    SLICE_X85Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.578 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14/O
                         net (fo=3, routed)           0.446     8.024    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_14_n_0
    SLICE_X86Y77         LUT6 (Prop_lut6_I5_O)        0.326     8.350 f  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5/O
                         net (fo=5, routed)           0.668     9.018    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_5_n_0
    SLICE_X85Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.142 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4/O
                         net (fo=3, routed)           0.433     9.574    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[3]_i_4_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.698 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.934    10.632    design_1_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X88Y80         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.601    15.024    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y80         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y80         FDRE (Setup_fdre_C_R)       -0.524    14.739    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 1.368ns (23.505%)  route 4.452ns (76.495%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X88Y79         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.518     5.840 f  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[12]/Q
                         net (fo=7, routed)           1.177     7.016    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[12]
    SLICE_X86Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.140 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[1]_i_2/O
                         net (fo=5, routed)           0.938     8.078    design_1_i/Get2DigitsN_0/U0/keypad/dec/Col[1]_i_2_n_0
    SLICE_X87Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.202 f  design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_3/O
                         net (fo=9, routed)           1.042     9.244    design_1_i/Get2DigitsN_0/U0/keypad/dec/eqOp9_in
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.152     9.396 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[2]_i_7/O
                         net (fo=1, routed)           0.441     9.837    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[2]_i_7_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I2_O)        0.326    10.163 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[2]_i_3/O
                         net (fo=1, routed)           0.855    11.018    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[2]_i_3_n_0
    SLICE_X87Y75         LUT6 (Prop_lut6_I2_O)        0.124    11.142 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[2]_i_1/O
                         net (fo=1, routed)           0.000    11.142    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[2]_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.595    15.018    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X87Y75         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y75         FDRE (Setup_fdre_C_D)        0.029    15.286    design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  4.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Get2DigitsN_0/U0/keypad/digits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X85Y74         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]/Q
                         net (fo=4, routed)           0.128     1.782    design_1_i/Get2DigitsN_0/U0/keypad/Decode[1]
    SLICE_X84Y74         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/digits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     2.027    design_1_i/Get2DigitsN_0/U0/keypad/clk
    SLICE_X84Y74         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/digits_reg[1]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X84Y74         FDRE (Hold_fdre_C_D)         0.059     1.584    design_1_i/Get2DigitsN_0/U0/keypad/digits_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/Get2DigitsN_0/U0/keypad/dec/nothing3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Get2DigitsN_0/U0/keypad/saved_digit_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.138%)  route 0.163ns (43.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    design_1_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X84Y75         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/dec/nothing3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  design_1_i/Get2DigitsN_0/U0/keypad/dec/nothing3_reg/Q
                         net (fo=4, routed)           0.163     1.840    design_1_i/Get2DigitsN_0/U0/keypad/dec_n_1
    SLICE_X84Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.885 r  design_1_i/Get2DigitsN_0/U0/keypad/saved_digit[4]_i_1/O
                         net (fo=1, routed)           0.000     1.885    design_1_i/Get2DigitsN_0/U0/keypad/saved_digit[4]_i_1_n_0
    SLICE_X84Y73         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/saved_digit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     2.028    design_1_i/Get2DigitsN_0/U0/keypad/clk
    SLICE_X84Y73         FDRE                                         r  design_1_i/Get2DigitsN_0/U0/keypad/saved_digit_reg[4]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X84Y73         FDRE (Hold_fdre_C_D)         0.121     1.669    design_1_i/Get2DigitsN_0/U0/keypad/saved_digit_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.596     1.515    design_1_i/clock_divider_0/U0/clk
    SLICE_X83Y71         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  design_1_i/clock_divider_0/U0/internal_clock_reg[11]/Q
                         net (fo=1, routed)           0.108     1.765    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[11]
    SLICE_X83Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_4
    SLICE_X83Y71         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.866     2.031    design_1_i/clock_divider_0/U0/clk
    SLICE_X83Y71         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[11]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X83Y71         FDRE (Hold_fdre_C_D)         0.105     1.620    design_1_i/clock_divider_0/U0/internal_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.596     1.515    design_1_i/clock_divider_0/U0/clk
    SLICE_X83Y72         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y72         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  design_1_i/clock_divider_0/U0/internal_clock_reg[15]/Q
                         net (fo=1, routed)           0.108     1.765    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[15]
    SLICE_X83Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    design_1_i/clock_divider_0/U0/internal_clock_reg[12]_i_1_n_4
    SLICE_X83Y72         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.865     2.030    design_1_i/clock_divider_0/U0/clk
    SLICE_X83Y72         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[15]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X83Y72         FDRE (Hold_fdre_C_D)         0.105     1.620    design_1_i/clock_divider_0/U0/internal_clock_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.512    design_1_i/clock_divider_0/U0/clk
    SLICE_X83Y74         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  design_1_i/clock_divider_0/U0/internal_clock_reg[23]/Q
                         net (fo=1, routed)           0.108     1.762    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[23]
    SLICE_X83Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    design_1_i/clock_divider_0/U0/internal_clock_reg[20]_i_1_n_4
    SLICE_X83Y74         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     2.027    design_1_i/clock_divider_0/U0/clk
    SLICE_X83Y74         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[23]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X83Y74         FDRE (Hold_fdre_C_D)         0.105     1.617    design_1_i/clock_divider_0/U0/internal_clock_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.598     1.517    design_1_i/clock_divider_0/U0/clk
    SLICE_X83Y69         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  design_1_i/clock_divider_0/U0/internal_clock_reg[3]/Q
                         net (fo=1, routed)           0.108     1.767    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[3]
    SLICE_X83Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_4
    SLICE_X83Y69         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.868     2.033    design_1_i/clock_divider_0/U0/clk
    SLICE_X83Y69         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[3]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X83Y69         FDRE (Hold_fdre_C_D)         0.105     1.622    design_1_i/clock_divider_0/U0/internal_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.597     1.516    design_1_i/clock_divider_0/U0/clk
    SLICE_X83Y70         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  design_1_i/clock_divider_0/U0/internal_clock_reg[7]/Q
                         net (fo=1, routed)           0.108     1.766    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[7]
    SLICE_X83Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_4
    SLICE_X83Y70         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.867     2.032    design_1_i/clock_divider_0/U0/clk
    SLICE_X83Y70         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[7]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X83Y70         FDRE (Hold_fdre_C_D)         0.105     1.621    design_1_i/clock_divider_0/U0/internal_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.594     1.513    design_1_i/clock_divider_0/U0/clk
    SLICE_X83Y73         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  design_1_i/clock_divider_0/U0/internal_clock_reg[19]/Q
                         net (fo=1, routed)           0.108     1.763    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[19]
    SLICE_X83Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    design_1_i/clock_divider_0/U0/internal_clock_reg[16]_i_1_n_4
    SLICE_X83Y73         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     2.028    design_1_i/clock_divider_0/U0/clk
    SLICE_X83Y73         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[19]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X83Y73         FDRE (Hold_fdre_C_D)         0.105     1.618    design_1_i/clock_divider_0/U0/internal_clock_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.587     1.506    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X78Y75         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y75         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  design_1_i/EightDisplayControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.785    design_1_i/EightDisplayControl_0/U0/div_reg_n_0_[10]
    SLICE_X78Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  design_1_i/EightDisplayControl_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    design_1_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_5
    SLICE_X78Y75         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     2.021    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X78Y75         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X78Y75         FDRE (Hold_fdre_C_D)         0.134     1.640    design_1_i/EightDisplayControl_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.587     1.506    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X78Y74         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y74         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  design_1_i/EightDisplayControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.785    design_1_i/EightDisplayControl_0/U0/div_reg_n_0_[6]
    SLICE_X78Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  design_1_i/EightDisplayControl_0/U0/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    design_1_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_5
    SLICE_X78Y74         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     2.021    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X78Y74         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[6]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X78Y74         FDRE (Hold_fdre_C_D)         0.134     1.640    design_1_i/EightDisplayControl_0/U0/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y73    design_1_i/EightDisplayControl_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y75    design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y75    design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y76    design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y76    design_1_i/EightDisplayControl_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y76    design_1_i/EightDisplayControl_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y76    design_1_i/EightDisplayControl_0/U0/div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y73    design_1_i/EightDisplayControl_0/U0/div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y73    design_1_i/EightDisplayControl_0/U0/div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y73    design_1_i/Get2DigitsN_0/U0/keypad/digits_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y73    design_1_i/Get2DigitsN_0/U0/keypad/digits_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y73    design_1_i/EightDisplayControl_0/U0/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y76    design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y76    design_1_i/EightDisplayControl_0/U0/div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y76    design_1_i/EightDisplayControl_0/U0/div_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y76    design_1_i/EightDisplayControl_0/U0/div_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y73    design_1_i/EightDisplayControl_0/U0/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y73    design_1_i/EightDisplayControl_0/U0/div_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y73    design_1_i/EightDisplayControl_0/U0/div_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    design_1_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y69    design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y69    design_1_i/clock_divider_0/U0/internal_clock_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y69    design_1_i/clock_divider_0/U0/internal_clock_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y69    design_1_i/clock_divider_0/U0/internal_clock_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y70    design_1_i/clock_divider_0/U0/internal_clock_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y70    design_1_i/clock_divider_0/U0/internal_clock_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y70    design_1_i/clock_divider_0/U0/internal_clock_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y70    design_1_i/clock_divider_0/U0/internal_clock_reg[7]/C



