Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7bb6b5ff47a2406f81afecac6b84e4fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_single_cycle_tb_behav xil_defaultlib.riscv_single_cycle_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.typePack
Compiling module xil_defaultlib.riscv_simple_datapath
Compiling module xil_defaultlib.riscv_single_cycle
Compiling module xil_defaultlib.riscv_single_cycle_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_single_cycle_tb_behav
