

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Thu Dec 26 20:23:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  3377|  26017|  3377|  26017|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------+------------+-----------+-----------+---------+----------+
        |                 |    Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    |  min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+------+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  3376|  26016| 422 ~ 1626 |          -|          -|  8 ~ 16 |    no    |
        | + Loop 1.1      |   420|   1624|   30 ~ 58  |          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    28|     56|           2|          -|          -| 14 ~ 28 |    no    |
        +-----------------+------+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    261|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     78|    -|
|Register         |        -|      -|     146|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     146|    339|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp1_cast_fu_246_p2   |     *    |      0|  0|  41|           8|           5|
    |tmp3_fu_261_p2        |     *    |      0|  0|  51|           9|           6|
    |add_ln19_1_fu_305_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln19_fu_291_p2    |     +    |      0|  0|  12|          12|          12|
    |next_mul5_fu_186_p2   |     +    |      0|  0|  15|           9|           9|
    |next_mul_fu_191_p2    |     +    |      0|  0|  15|           8|           8|
    |out_d_fu_201_p2       |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_212_p2       |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_271_p2       |     +    |      0|  0|  15|           5|           1|
    |tmp2_fu_251_p2        |     +    |      0|  0|  15|           9|           9|
    |tmp_fu_236_p2         |     +    |      0|  0|  15|           8|           8|
    |icmp_ln14_fu_196_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln15_fu_207_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln17_fu_266_p2   |   icmp   |      0|  0|  11|           5|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 261|         107|          89|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |out_d_0_reg_101   |   9|          2|    5|         10|
    |out_h_0_reg_136   |   9|          2|    5|         10|
    |out_w_0_reg_147   |   9|          2|    5|         10|
    |phi_mul4_reg_124  |   9|          2|    9|         18|
    |phi_mul_reg_112   |   9|          2|    8|         16|
    +------------------+----+-----------+-----+-----------+
    |Total             |  78|         16|   33|         70|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln19_1_reg_398        |  14|   0|   14|          0|
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |empty_7_reg_334           |   5|   0|    5|          0|
    |empty_8_reg_339           |   5|   0|    5|          0|
    |empty_9_reg_344           |   5|   0|   12|          7|
    |empty_reg_329             |   5|   0|    5|          0|
    |next_mul5_reg_349         |   9|   0|    9|          0|
    |next_mul_reg_354          |   8|   0|    8|          0|
    |out_d_0_reg_101           |   5|   0|    5|          0|
    |out_d_reg_362             |   5|   0|    5|          0|
    |out_h_0_reg_136           |   5|   0|    5|          0|
    |out_h_reg_370             |   5|   0|    5|          0|
    |out_w_0_reg_147           |   5|   0|    5|          0|
    |out_w_reg_388             |   5|   0|    5|          0|
    |phi_mul4_reg_124          |   9|   0|    9|          0|
    |phi_mul_reg_112           |   8|   0|    8|          0|
    |tmp1_cast_reg_375         |  12|   0|   12|          0|
    |tmp3_reg_380              |  14|   0|   14|          0|
    |zext_ln19_1_reg_319       |   6|   0|    9|          3|
    |zext_ln19_3_cast_reg_324  |   6|   0|   14|          8|
    |zext_ln19_reg_314         |   5|   0|    8|          3|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 146|   0|  167|         21|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|input_height       |  in |    5|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    5|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    6|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    6|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

