// Auto-generated by UVM-AI
interface {{ name }} (input logic clk, input logic rst_n);

  {% for sig in signals %}
  {{ sig.sv_type }} {{ sig.name }};
  {% endfor %}

  // Clocking blocks
  clocking driver_cb @(posedge clk);
    default input #1 output #1;
    {% for sig in signals %}
    {% if sig.direction == 'input' %}
    output {{ sig.name }};
    {% elif sig.direction == 'output' %}
    input  {{ sig.name }};
    {% else %}
    inout  {{ sig.name }};
    {% endif %}
    {% endfor %}
  endclocking

  clocking monitor_cb @(posedge clk);
    default input #1;
    {% for sig in signals %}
    input {{ sig.name }};
    {% endfor %}
  endclocking

  modport driver_mp  (clocking driver_cb, input clk, input rst_n);
  modport monitor_mp (clocking monitor_cb, input clk, input rst_n);

endinterface
