/**
 * Copyright (c) 2026 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

#ifndef QKV_RMS_NORM_ROPE_CACHE_WITH_K_SCALE_VF_H_
#define QKV_RMS_NORM_ROPE_CACHE_WITH_K_SCALE_VF_H_

#include <type_traits>

#include "kernel_operator.h"
#include "qkv_rms_norm_rope_cache_with_k_scale_common.h"

namespace QkvRmsNormRopeCacheWithKScale {
namespace Reg = AscendC::Reg;

constexpr uint32_t QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE = 64U;
constexpr uint32_t QKV_K_SCALE_D128_HALF_SIZE = 64U;
constexpr uint32_t QKV_K_SCALE_D128_FULL_SIZE = QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE * 2U;
constexpr float QKV_K_SCALE_D128_RECIP = 1.0F / static_cast<float>(QKV_K_SCALE_HEAD_DIM_D128);
constexpr float QKV_K_SCALE_FP8_E4M3FN_MAX = 448.0F;
constexpr float QKV_K_SCALE_INT8_MAX = 127.0F;

constexpr Reg::CastTrait QKV_K_SCALE_CAST_F32_TO_BF16 = {
    Reg::RegLayout::ZERO,
    Reg::SatMode::NO_SAT,
    Reg::MaskMergeMode::ZEROING,
    RoundMode::CAST_RINT,
};

constexpr Reg::CastTrait QKV_K_SCALE_CAST_BF16_TO_F32 = {
    Reg::RegLayout::ZERO,
    Reg::SatMode::UNKNOWN,
    Reg::MaskMergeMode::ZEROING,
    RoundMode::UNKNOWN,
};

constexpr Reg::CastTrait QKV_K_SCALE_CAST_F32_TO_FP8_E4M3FN = {
    Reg::RegLayout::ZERO,
    Reg::SatMode::SAT,
    Reg::MaskMergeMode::ZEROING,
    RoundMode::CAST_RINT,
};

constexpr Reg::CastTrait QKV_K_SCALE_CAST_F32_TO_FP16 = {
    Reg::RegLayout::ZERO,
    Reg::SatMode::NO_SAT,
    Reg::MaskMergeMode::ZEROING,
    RoundMode::CAST_RINT,
};

constexpr Reg::CastTrait QKV_K_SCALE_CAST_FP16_TO_INT8 = {
    Reg::RegLayout::ZERO,
    Reg::SatMode::SAT,
    Reg::MaskMergeMode::ZEROING,
    RoundMode::CAST_RINT,
};

template <bool APPLY_GAMMA = true>
__simd_callee__ inline void RmsNormBf16ToFp32D128(Reg::RegTensor<float> &outLow, Reg::RegTensor<float> &outHigh,
                                                  Reg::RegTensor<bfloat16_t> &inLowBf16,
                                                  Reg::RegTensor<bfloat16_t> &inHighBf16,
                                                  Reg::RegTensor<float> &gammaLow, Reg::RegTensor<float> &gammaHigh,
                                                  float epsilon, Reg::MaskReg mask64, Reg::MaskReg maskFirst)
{
    Reg::RegTensor<float> squareLow;
    Reg::RegTensor<float> squareHigh;
    Reg::RegTensor<float> squareSum;
    Reg::RegTensor<float> reduceSum;
    Reg::RegTensor<float> divisor;
    Reg::RegTensor<float> rms;

    Reg::Cast<float, bfloat16_t, QKV_K_SCALE_CAST_BF16_TO_F32>(outLow, inLowBf16, mask64);
    Reg::Cast<float, bfloat16_t, QKV_K_SCALE_CAST_BF16_TO_F32>(outHigh, inHighBf16, mask64);
    Reg::Mul(squareLow, outLow, outLow, mask64);
    Reg::Mul(squareHigh, outHigh, outHigh, mask64);
    Reg::Add(squareSum, squareLow, squareHigh, mask64);
    Reg::Reduce<Reg::ReduceType::SUM, float, float, Reg::MaskMergeMode::ZEROING>(reduceSum, squareSum, mask64);
    Reg::Muls<float, float, Reg::MaskMergeMode::ZEROING>(reduceSum, reduceSum, QKV_K_SCALE_D128_RECIP, maskFirst);
    Reg::Adds<float, float, Reg::MaskMergeMode::ZEROING>(reduceSum, reduceSum, epsilon, maskFirst);
    Reg::Sqrt(rms, reduceSum, maskFirst);
    Reg::Duplicate<float, Reg::HighLowPart::LOWEST, Reg::MaskMergeMode::ZEROING>(divisor, rms, mask64);

    Reg::Div(outLow, outLow, divisor, mask64);
    Reg::Div(outHigh, outHigh, divisor, mask64);
    if constexpr (APPLY_GAMMA) {
        Reg::Mul(outLow, outLow, gammaLow, mask64);
        Reg::Mul(outHigh, outHigh, gammaHigh, mask64);
    }
}

__simd_callee__ inline void RopeCastBf16D128(Reg::RegTensor<bfloat16_t> &outLowBf16,
                                             Reg::RegTensor<bfloat16_t> &outHighBf16, Reg::RegTensor<float> &xLow,
                                             Reg::RegTensor<float> &xHigh, Reg::RegTensor<float> &cosValue,
                                             Reg::RegTensor<float> &sinValue, Reg::MaskReg maskHalf)
{
    Reg::RegTensor<float> outLow;
    Reg::RegTensor<float> outHigh;
    Reg::RegTensor<float> tmpLow;
    Reg::RegTensor<float> tmpHigh;

    Reg::Mul(outLow, xLow, cosValue, maskHalf);
    Reg::Mul(tmpLow, xHigh, sinValue, maskHalf);
    Reg::Sub(outLow, outLow, tmpLow, maskHalf);

    Reg::Mul(outHigh, xHigh, cosValue, maskHalf);
    Reg::Mul(tmpHigh, xLow, sinValue, maskHalf);
    Reg::Add(outHigh, outHigh, tmpHigh, maskHalf);

    Reg::Cast<bfloat16_t, float, QKV_K_SCALE_CAST_F32_TO_BF16>(outLowBf16, outLow, maskHalf);
    Reg::Cast<bfloat16_t, float, QKV_K_SCALE_CAST_F32_TO_BF16>(outHighBf16, outHigh, maskHalf);
}

__simd_callee__ inline void ScatterNzBf16D128(__ubuf__ bfloat16_t *outBf16Nz, Reg::RegTensor<bfloat16_t> &outLowBf16,
                                              Reg::RegTensor<bfloat16_t> &outHighBf16,
                                              Reg::RegTensor<uint16_t> &nzIndex, uint16_t tokenIdx, uint16_t headIdx,
                                              uint32_t outputTokenStride, uint32_t outputHeadStride,
                                              uint32_t halfDOffset, Reg::MaskReg bf16HighBitMask)
{
    const uint32_t rowOutOffset =
        (static_cast<uint32_t>(tokenIdx) * outputTokenStride + static_cast<uint32_t>(headIdx) * outputHeadStride) *
        QKV_K_SCALE_NZ_C0;
    Reg::Scatter<bfloat16_t, uint16_t>(outBf16Nz + rowOutOffset, outLowBf16, nzIndex, bf16HighBitMask);
    Reg::Scatter<bfloat16_t, uint16_t>(outBf16Nz + rowOutOffset + halfDOffset, outHighBf16, nzIndex, bf16HighBitMask);
}

__simd_callee__ inline void ScaleBf16ToFp8D128(Reg::RegTensor<fp8_e4m3fn_t> &outLowFp8,
                                               Reg::RegTensor<fp8_e4m3fn_t> &outHighFp8,
                                               Reg::RegTensor<bfloat16_t> &inLowBf16,
                                               Reg::RegTensor<bfloat16_t> &inHighBf16, Reg::RegTensor<float> &scaleLow,
                                               Reg::RegTensor<float> &scaleHigh, Reg::MaskReg mask64)
{
    Reg::RegTensor<float> inLow;
    Reg::RegTensor<float> inHigh;

    Reg::Cast<float, bfloat16_t, QKV_K_SCALE_CAST_BF16_TO_F32>(inLow, inLowBf16, mask64);
    Reg::Cast<float, bfloat16_t, QKV_K_SCALE_CAST_BF16_TO_F32>(inHigh, inHighBf16, mask64);
    Reg::Mul(inLow, inLow, scaleLow, mask64);
    Reg::Mul(inHigh, inHigh, scaleHigh, mask64);
    Reg::Cast<fp8_e4m3fn_t, float, QKV_K_SCALE_CAST_F32_TO_FP8_E4M3FN>(outLowFp8, inLow, mask64);
    Reg::Cast<fp8_e4m3fn_t, float, QKV_K_SCALE_CAST_F32_TO_FP8_E4M3FN>(outHighFp8, inHigh, mask64);
}

template <typename QuantT>
__simd_callee__ inline void DynamicQuantD128(Reg::RegTensor<QuantT> &qkLowQuant, Reg::RegTensor<QuantT> &qkHighQuant,
                                             Reg::RegTensor<float> &scale, Reg::RegTensor<float> &qkLow,
                                             Reg::RegTensor<float> &qkHigh, Reg::RegTensor<float> &quantMax,
                                             Reg::MaskReg mask64, Reg::MaskReg maskFirst)
{
    Reg::RegTensor<float> absLow;
    Reg::RegTensor<float> absHigh;
    Reg::RegTensor<float> maxAbs;
    Reg::RegTensor<float> scaleBroadcast;

    Reg::Abs(absLow, qkLow, mask64);
    Reg::Abs(absHigh, qkHigh, mask64);
    Reg::Max(maxAbs, absLow, absHigh, mask64);
    Reg::ReduceMax(maxAbs, maxAbs, mask64);
    Reg::Div(scale, maxAbs, quantMax, maskFirst);
    Reg::Duplicate<float, Reg::HighLowPart::LOWEST, Reg::MaskMergeMode::ZEROING>(scaleBroadcast, scale, mask64);
    Reg::Div(qkLow, qkLow, scaleBroadcast, mask64);
    Reg::Div(qkHigh, qkHigh, scaleBroadcast, mask64);
    if constexpr (std::is_same<QuantT, int8_t>::value) {
        Reg::RegTensor<half> lowHalf;
        Reg::RegTensor<half> highHalf;
        Reg::Cast<half, float, QKV_K_SCALE_CAST_F32_TO_FP16>(lowHalf, qkLow, mask64);
        Reg::Cast<half, float, QKV_K_SCALE_CAST_F32_TO_FP16>(highHalf, qkHigh, mask64);
        Reg::Cast<int8_t, half, QKV_K_SCALE_CAST_FP16_TO_INT8>(qkLowQuant, lowHalf, mask64);
        Reg::Cast<int8_t, half, QKV_K_SCALE_CAST_FP16_TO_INT8>(qkHighQuant, highHalf, mask64);
    } else {
        static_assert(std::is_same<QuantT, fp8_e4m3fn_t>::value, "DynamicQuantD128 only supports INT8 and FP8");
        Reg::Cast<fp8_e4m3fn_t, float, QKV_K_SCALE_CAST_F32_TO_FP8_E4M3FN>(qkLowQuant, qkLow, mask64);
        Reg::Cast<fp8_e4m3fn_t, float, QKV_K_SCALE_CAST_F32_TO_FP8_E4M3FN>(qkHighQuant, qkHigh, mask64);
    }
}

__simd_vf__ inline void QkRmsNormRopeD128SegmentNzVfImpl(__ubuf__ bfloat16_t *inputBf16, __ubuf__ float *gamma,
                                                         __ubuf__ float *cosSin, __ubuf__ bfloat16_t *outBf16Nz,
                                                         __ubuf__ uint16_t *nzScatterIndex, uint16_t tokenSize,
                                                         uint16_t headSize, uint32_t inputTokenStride,
                                                         uint32_t inputHeadStride, uint32_t outputTokenStride,
                                                         uint32_t outputHeadStride, uint32_t outputRowStride,
                                                         float epsilon)
{
    Reg::RegTensor<float> gammaLow;
    Reg::RegTensor<float> gammaHigh;
    Reg::RegTensor<uint16_t> nzIndex;
    Reg::MaskReg mask64 = Reg::CreateMask<float, Reg::MaskPattern::ALL>();
    Reg::MaskReg maskFirst = Reg::CreateMask<float, Reg::MaskPattern::VL1>();
    uint32_t fp32HalfMaskValue = QKV_K_SCALE_D128_HALF_SIZE;
    Reg::MaskReg maskHalf = Reg::UpdateMask<float>(fp32HalfMaskValue);
    Reg::MaskReg bf16HighBitMask = Reg::CreateMask<uint32_t, Reg::MaskPattern::ALL>();

    Reg::LoadAlign<float, Reg::LoadDist::DIST_NORM>(gammaLow, gamma);
    Reg::LoadAlign<float, Reg::LoadDist::DIST_NORM>(gammaHigh, gamma + QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE);
    Reg::LoadAlign<uint16_t>(nzIndex, nzScatterIndex);
    const uint32_t halfDOffset = (QKV_K_SCALE_D128_HALF_SIZE / QKV_K_SCALE_NZ_C0) * outputRowStride * QKV_K_SCALE_NZ_C0;

    for (uint16_t tokenIdx = 0U; tokenIdx < tokenSize; ++tokenIdx) {
        Reg::RegTensor<float> cosValue;
        Reg::RegTensor<float> sinValue;
        Reg::AddrReg cosSinAddrReg = Reg::CreateAddrReg<float>(tokenIdx, QKV_K_SCALE_D128_FULL_SIZE);
        Reg::LoadAlign<float, Reg::LoadDist::DIST_NORM>(cosValue, cosSin, cosSinAddrReg);
        Reg::LoadAlign<float, Reg::LoadDist::DIST_NORM>(sinValue, cosSin + QKV_K_SCALE_D128_HALF_SIZE, cosSinAddrReg);

        for (uint16_t headIdx = 0U; headIdx < headSize; ++headIdx) {
            Reg::RegTensor<bfloat16_t> xLowBf16;
            Reg::RegTensor<bfloat16_t> xHighBf16;
            Reg::RegTensor<float> xLow;
            Reg::RegTensor<float> xHigh;

            Reg::AddrReg inputAddrReg =
                Reg::CreateAddrReg<bfloat16_t>(tokenIdx, inputTokenStride, headIdx, inputHeadStride);
            Reg::LoadAlign<bfloat16_t, Reg::LoadDist::DIST_UNPACK_B16>(xLowBf16, inputBf16, inputAddrReg);
            Reg::LoadAlign<bfloat16_t, Reg::LoadDist::DIST_UNPACK_B16>(
                xHighBf16, inputBf16 + QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE, inputAddrReg);
            RmsNormBf16ToFp32D128(xLow, xHigh, xLowBf16, xHighBf16, gammaLow, gammaHigh, epsilon, mask64, maskFirst);

            Reg::RegTensor<bfloat16_t> outLowBf16;
            Reg::RegTensor<bfloat16_t> outHighBf16;
            RopeCastBf16D128(outLowBf16, outHighBf16, xLow, xHigh, cosValue, sinValue, maskHalf);
            ScatterNzBf16D128(outBf16Nz, outLowBf16, outHighBf16, nzIndex, tokenIdx, headIdx, outputTokenStride,
                              outputHeadStride, halfDOffset, bf16HighBitMask);
        }
    }
}

// M-RoPE uses a token-major raw T/H/W table.  The gather index contains
// element offsets for the selected axis of each half-dimension lane; the same
// index is reused for cos and sin, with the latter starting at D/2.
__simd_vf__ inline void QkRmsNormMropeD128SegmentNzVfImpl(
    __ubuf__ bfloat16_t *inputBf16, __ubuf__ float *gamma, __ubuf__ float *rawCosSin, __ubuf__ uint32_t *gatherIndex,
    __ubuf__ bfloat16_t *outBf16Nz, __ubuf__ uint16_t *nzScatterIndex, uint16_t tokenSize, uint16_t headSize,
    uint32_t inputTokenStride, uint32_t inputHeadStride, uint32_t outputTokenStride, uint32_t outputHeadStride,
    uint32_t outputRowStride, float epsilon)
{
    Reg::RegTensor<float> gammaLow;
    Reg::RegTensor<float> gammaHigh;
    Reg::RegTensor<uint16_t> nzIndex;
    Reg::RegTensor<uint32_t> mropeIndex;
    Reg::MaskReg mask64 = Reg::CreateMask<float, Reg::MaskPattern::ALL>();
    Reg::MaskReg maskFirst = Reg::CreateMask<float, Reg::MaskPattern::VL1>();
    uint32_t fp32HalfMaskValue = QKV_K_SCALE_D128_HALF_SIZE;
    Reg::MaskReg maskHalf = Reg::UpdateMask<float>(fp32HalfMaskValue);
    Reg::MaskReg bf16HighBitMask = Reg::CreateMask<uint32_t, Reg::MaskPattern::ALL>();

    Reg::LoadAlign<float, Reg::LoadDist::DIST_NORM>(gammaLow, gamma);
    Reg::LoadAlign<float, Reg::LoadDist::DIST_NORM>(gammaHigh, gamma + QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE);
    Reg::LoadAlign<uint16_t>(nzIndex, nzScatterIndex);
    Reg::LoadAlign<uint32_t, Reg::LoadDist::DIST_NORM>(mropeIndex, gatherIndex);
    const uint32_t halfDOffset = (QKV_K_SCALE_D128_HALF_SIZE / QKV_K_SCALE_NZ_C0) * outputRowStride * QKV_K_SCALE_NZ_C0;

    for (uint16_t tokenIdx = 0U; tokenIdx < tokenSize; ++tokenIdx) {
        Reg::RegTensor<float> cosValue;
        Reg::RegTensor<float> sinValue;
        __ubuf__ float *rawToken = rawCosSin + static_cast<uint32_t>(tokenIdx) * 3U * QKV_K_SCALE_D128_FULL_SIZE;
        Reg::Gather(cosValue, rawToken, mropeIndex, mask64);
        Reg::Gather(sinValue, rawToken + QKV_K_SCALE_D128_HALF_SIZE, mropeIndex, mask64);

        for (uint16_t headIdx = 0U; headIdx < headSize; ++headIdx) {
            Reg::RegTensor<bfloat16_t> xLowBf16;
            Reg::RegTensor<bfloat16_t> xHighBf16;
            Reg::RegTensor<float> xLow;
            Reg::RegTensor<float> xHigh;
            Reg::AddrReg inputAddrReg =
                Reg::CreateAddrReg<bfloat16_t>(tokenIdx, inputTokenStride, headIdx, inputHeadStride);
            Reg::LoadAlign<bfloat16_t, Reg::LoadDist::DIST_UNPACK_B16>(xLowBf16, inputBf16, inputAddrReg);
            Reg::LoadAlign<bfloat16_t, Reg::LoadDist::DIST_UNPACK_B16>(
                xHighBf16, inputBf16 + QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE, inputAddrReg);
            RmsNormBf16ToFp32D128(xLow, xHigh, xLowBf16, xHighBf16, gammaLow, gammaHigh, epsilon, mask64, maskFirst);

            Reg::RegTensor<bfloat16_t> outLowBf16;
            Reg::RegTensor<bfloat16_t> outHighBf16;
            RopeCastBf16D128(outLowBf16, outHighBf16, xLow, xHigh, cosValue, sinValue, maskHalf);
            ScatterNzBf16D128(outBf16Nz, outLowBf16, outHighBf16, nzIndex, tokenIdx, headIdx, outputTokenStride,
                              outputHeadStride, halfDOffset, bf16HighBitMask);
        }
    }
}

template <bool V_SCALE_PER_CHANNEL>
__simd_vf__ inline void VScaleFp8D128ToNtdVfImpl(__ubuf__ bfloat16_t *inputBf16, __ubuf__ float *vScale,
                                                 __ubuf__ fp8_e4m3fn_t *vOutFp8Ntd, uint16_t tokenSize,
                                                 uint16_t vHeadSize, uint32_t inputTokenStride,
                                                 uint32_t inputHeadStride)
{
    Reg::MaskReg mask64 = Reg::CreateMask<float, Reg::MaskPattern::ALL>();
    const uint32_t outputHeadStride = tokenSize * QKV_K_SCALE_D128_FULL_SIZE;
    const uint32_t outputTokenStride = QKV_K_SCALE_D128_FULL_SIZE;
    for (uint16_t headIdx = 0U; headIdx < vHeadSize; ++headIdx) {
        Reg::RegTensor<float> scaleLow;
        Reg::RegTensor<float> scaleHigh;
        if constexpr (V_SCALE_PER_CHANNEL) {
            Reg::AddrReg vScaleAddrReg = Reg::CreateAddrReg<float>(headIdx, QKV_K_SCALE_D128_FULL_SIZE);
            Reg::LoadAlign<float, Reg::LoadDist::DIST_NORM>(scaleLow, vScale, vScaleAddrReg);
            Reg::LoadAlign<float, Reg::LoadDist::DIST_NORM>(scaleHigh, vScale + QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE,
                                                            vScaleAddrReg);
        } else {
            Reg::AddrReg vScaleAddrReg = Reg::CreateAddrReg<float>(headIdx, 1U);
            Reg::LoadAlign<float, Reg::LoadDist::DIST_BRC_B32>(scaleLow, vScale, vScaleAddrReg);
        }

        for (uint16_t tokenIdx = 0U; tokenIdx < tokenSize; ++tokenIdx) {
            Reg::RegTensor<bfloat16_t> vLowBf16;
            Reg::RegTensor<bfloat16_t> vHighBf16;
            Reg::RegTensor<fp8_e4m3fn_t> vLowFp8;
            Reg::RegTensor<fp8_e4m3fn_t> vHighFp8;

            Reg::AddrReg inputAddrReg =
                Reg::CreateAddrReg<bfloat16_t>(headIdx, inputHeadStride, tokenIdx, inputTokenStride);
            Reg::LoadAlign<bfloat16_t, Reg::LoadDist::DIST_UNPACK_B16>(vLowBf16, inputBf16, inputAddrReg);
            Reg::LoadAlign<bfloat16_t, Reg::LoadDist::DIST_UNPACK_B16>(
                vHighBf16, inputBf16 + QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE, inputAddrReg);
            if constexpr (V_SCALE_PER_CHANNEL) {
                ScaleBf16ToFp8D128(vLowFp8, vHighFp8, vLowBf16, vHighBf16, scaleLow, scaleHigh, mask64);
            } else {
                ScaleBf16ToFp8D128(vLowFp8, vHighFp8, vLowBf16, vHighBf16, scaleLow, scaleLow, mask64);
            }
            Reg::AddrReg outputLowAddrReg =
                Reg::CreateAddrReg<uint8_t>(headIdx, outputHeadStride, tokenIdx, outputTokenStride);
            Reg::StoreAlign<uint8_t, Reg::StoreDist::DIST_PACK4_B32>(
                (__ubuf__ uint8_t *&)vOutFp8Ntd, (Reg::RegTensor<uint8_t> &)vLowFp8, outputLowAddrReg, mask64);
            Reg::StoreAlign<uint8_t, Reg::StoreDist::DIST_PACK4_B32>(
                (__ubuf__ uint8_t *&)vOutFp8Ntd + QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE,
                (Reg::RegTensor<uint8_t> &)vHighFp8, outputLowAddrReg, mask64);
        }
    }
}

__simd_vf__ inline void QDynamicQuantD128NtdVfImpl(__ubuf__ float *qFp32, __ubuf__ fp8_e4m3fn_t *qFp8,
                                                   __ubuf__ float *qScale, uint16_t tokenSize, uint16_t qHeadSize,
                                                   uint32_t qkUbTokenCapacity)
{
    Reg::MaskReg mask64 = Reg::CreateMask<float, Reg::MaskPattern::ALL>();
    Reg::MaskReg maskFirst = Reg::CreateMask<float, Reg::MaskPattern::VL1>();
    Reg::RegTensor<float> fp8Max;
    Reg::Duplicate(fp8Max, QKV_K_SCALE_FP8_E4M3FN_MAX);
    const uint32_t scaleHeadStride =
        ((tokenSize + QKV_K_SCALE_QK_SCALE_MTE3_ALIGN_ELEMENTS - 1U) / QKV_K_SCALE_QK_SCALE_MTE3_ALIGN_ELEMENTS) *
        QKV_K_SCALE_QK_SCALE_MTE3_ALIGN_ELEMENTS;
    for (uint16_t headIdx = 0U; headIdx < qHeadSize; ++headIdx) {
        for (uint16_t tokenIdx = 0U; tokenIdx < tokenSize; ++tokenIdx) {
            Reg::RegTensor<float> qkLow;
            Reg::RegTensor<float> qkHigh;
            Reg::RegTensor<float> scale;
            Reg::RegTensor<fp8_e4m3fn_t> qkLowFp8;
            Reg::RegTensor<fp8_e4m3fn_t> qkHighFp8;

            Reg::AddrReg qkAddrReg = Reg::CreateAddrReg<float>(headIdx, qkUbTokenCapacity * QKV_K_SCALE_D128_FULL_SIZE,
                                                               tokenIdx, QKV_K_SCALE_D128_FULL_SIZE);
            Reg::LoadAlign<float, Reg::LoadDist::DIST_NORM>(qkLow, qFp32, qkAddrReg);
            Reg::LoadAlign<float, Reg::LoadDist::DIST_NORM>(qkHigh, qFp32 + QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE,
                                                            qkAddrReg);
            DynamicQuantD128(qkLowFp8, qkHighFp8, scale, qkLow, qkHigh, fp8Max, mask64, maskFirst);

            const uint32_t qFp8Offset = (static_cast<uint32_t>(headIdx) * tokenSize + static_cast<uint32_t>(tokenIdx)) *
                                        QKV_K_SCALE_D128_FULL_SIZE;
            Reg::StoreAlign<uint8_t, Reg::StoreDist::DIST_PACK4_B32>((__ubuf__ uint8_t *&)qFp8 + qFp8Offset,
                                                                     (Reg::RegTensor<uint8_t> &)qkLowFp8, mask64);
            Reg::StoreAlign<uint8_t, Reg::StoreDist::DIST_PACK4_B32>(
                (__ubuf__ uint8_t *&)qFp8 + qFp8Offset + QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE,
                (Reg::RegTensor<uint8_t> &)qkHighFp8, mask64);
            Reg::AddrReg qScaleAddrReg = Reg::CreateAddrReg<float>(headIdx, scaleHeadStride, tokenIdx, 1U);
            Reg::StoreAlign<float, Reg::StoreDist::DIST_FIRST_ELEMENT_B32>(qScale, scale, qScaleAddrReg, maskFirst);
        }
    }
}

__simd_vf__ inline void QDynamicQuantD128TndVfImpl(__ubuf__ float *qFp32, __ubuf__ fp8_e4m3fn_t *qFp8,
                                                   __ubuf__ float *qScale, uint16_t tokenSize, uint16_t qHeadSize)
{
    Reg::MaskReg mask64 = Reg::CreateMask<float, Reg::MaskPattern::ALL>();
    Reg::MaskReg maskFirst = Reg::CreateMask<float, Reg::MaskPattern::VL1>();
    Reg::RegTensor<float> fp8Max;
    Reg::Duplicate(fp8Max, QKV_K_SCALE_FP8_E4M3FN_MAX);
    for (uint16_t tokenIdx = 0U; tokenIdx < tokenSize; ++tokenIdx) {
        for (uint16_t headIdx = 0U; headIdx < qHeadSize; ++headIdx) {
            Reg::RegTensor<float> qkLow;
            Reg::RegTensor<float> qkHigh;
            Reg::RegTensor<float> scale;
            Reg::RegTensor<fp8_e4m3fn_t> qkLowFp8;
            Reg::RegTensor<fp8_e4m3fn_t> qkHighFp8;

            Reg::AddrReg qkAddrReg = Reg::CreateAddrReg<float>(tokenIdx, qHeadSize * QKV_K_SCALE_D128_FULL_SIZE,
                                                               headIdx, QKV_K_SCALE_D128_FULL_SIZE);
            Reg::LoadAlign<float, Reg::LoadDist::DIST_NORM>(qkLow, qFp32, qkAddrReg);
            Reg::LoadAlign<float, Reg::LoadDist::DIST_NORM>(qkHigh, qFp32 + QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE,
                                                            qkAddrReg);
            DynamicQuantD128(qkLowFp8, qkHighFp8, scale, qkLow, qkHigh, fp8Max, mask64, maskFirst);

            const uint32_t qFp8Offset = (static_cast<uint32_t>(tokenIdx) * qHeadSize + static_cast<uint32_t>(headIdx)) *
                                        QKV_K_SCALE_D128_FULL_SIZE;
            Reg::StoreAlign<uint8_t, Reg::StoreDist::DIST_PACK4_B32>((__ubuf__ uint8_t *&)qFp8 + qFp8Offset,
                                                                     (Reg::RegTensor<uint8_t> &)qkLowFp8, mask64);
            Reg::StoreAlign<uint8_t, Reg::StoreDist::DIST_PACK4_B32>(
                (__ubuf__ uint8_t *&)qFp8 + qFp8Offset + QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE,
                (Reg::RegTensor<uint8_t> &)qkHighFp8, mask64);
            Reg::StoreAlign<float, Reg::StoreDist::DIST_FIRST_ELEMENT_B32>(
                qScale + static_cast<uint32_t>(tokenIdx) * qHeadSize + static_cast<uint32_t>(headIdx), scale,
                maskFirst);
        }
    }
}

template <typename QuantT>
__simd_vf__ inline void KDynamicQuantD128VfImpl(__ubuf__ float *kFp32, __ubuf__ QuantT *kQuant,
                                                __ubuf__ float *kScaleStaging, uint16_t tokenSize, uint16_t kHeadSize,
                                                uint32_t inputHeadStride, uint32_t inputTokenStride,
                                                uint32_t outputHeadStrideBytes, uint32_t outputTokenStrideBytes)
{
    static_assert(std::is_same<QuantT, int8_t>::value || std::is_same<QuantT, fp8_e4m3fn_t>::value,
                  "KDynamicQuantD128VfImpl only supports INT8 and FP8");
    constexpr bool IS_INT8 = std::is_same<QuantT, int8_t>::value;
    Reg::MaskReg mask64 = Reg::CreateMask<float, Reg::MaskPattern::ALL>();
    Reg::MaskReg maskFirst = Reg::CreateMask<float, Reg::MaskPattern::VL1>();
    Reg::RegTensor<float> quantMax;
    if constexpr (IS_INT8) {
        Reg::Duplicate(quantMax, QKV_K_SCALE_INT8_MAX);
    } else {
        Reg::Duplicate(quantMax, QKV_K_SCALE_FP8_E4M3FN_MAX);
    }
    const uint32_t scaleTokenStride = kHeadSize * QKV_K_SCALE_QK_SCALE_MTE3_ALIGN_ELEMENTS;
    const uint16_t outerSize = IS_INT8 ? tokenSize : kHeadSize;
    const uint16_t innerSize = IS_INT8 ? kHeadSize : tokenSize;
    const uint32_t inputOuterStride = IS_INT8 ? inputTokenStride : inputHeadStride;
    const uint32_t inputInnerStride = IS_INT8 ? inputHeadStride : inputTokenStride;
    const uint32_t outputOuterStrideBytes = IS_INT8 ? outputTokenStrideBytes : outputHeadStrideBytes;
    const uint32_t outputInnerStrideBytes = IS_INT8 ? outputHeadStrideBytes : outputTokenStrideBytes;
    const uint32_t scaleOuterStride = IS_INT8 ? scaleTokenStride : QKV_K_SCALE_QK_SCALE_MTE3_ALIGN_ELEMENTS;
    const uint32_t scaleInnerStride = IS_INT8 ? QKV_K_SCALE_QK_SCALE_MTE3_ALIGN_ELEMENTS : scaleTokenStride;

    // INT8 follows the TND physical row order; FP8 keeps the original head-major traversal.
    for (uint16_t outerIdx = 0U; outerIdx < outerSize; ++outerIdx) {
        for (uint16_t innerIdx = 0U; innerIdx < innerSize; ++innerIdx) {
            Reg::RegTensor<float> kLow;
            Reg::RegTensor<float> kHigh;
            Reg::RegTensor<float> scale;
            Reg::RegTensor<QuantT> kLowQuant;
            Reg::RegTensor<QuantT> kHighQuant;

            Reg::AddrReg srcAddrReg = Reg::CreateAddrReg<float>(outerIdx, inputOuterStride, innerIdx, inputInnerStride);
            Reg::LoadAlign<float, Reg::LoadDist::DIST_NORM>(kLow, kFp32, srcAddrReg);
            Reg::LoadAlign<float, Reg::LoadDist::DIST_NORM>(kHigh, kFp32 + QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE,
                                                            srcAddrReg);
            DynamicQuantD128(kLowQuant, kHighQuant, scale, kLow, kHigh, quantMax, mask64, maskFirst);

            if constexpr (IS_INT8) {
                Reg::AddrReg dstAddrReg =
                    Reg::CreateAddrReg<int8_t>(outerIdx, outputOuterStrideBytes, innerIdx, outputInnerStrideBytes);
                Reg::StoreAlign<int8_t, Reg::StoreDist::DIST_PACK4_B32>(kQuant, kLowQuant, dstAddrReg, mask64);
                Reg::StoreAlign<int8_t, Reg::StoreDist::DIST_PACK4_B32>(kQuant + QKV_K_SCALE_D128_HALF_SIZE, kHighQuant,
                                                                        dstAddrReg, mask64);
            } else {
                Reg::AddrReg dstAddrReg =
                    Reg::CreateAddrReg<uint8_t>(outerIdx, outputOuterStrideBytes, innerIdx, outputInnerStrideBytes);
                Reg::StoreAlign<uint8_t, Reg::StoreDist::DIST_PACK4_B32>(
                    (__ubuf__ uint8_t *&)kQuant, (Reg::RegTensor<uint8_t> &)kLowQuant, dstAddrReg, mask64);
                Reg::StoreAlign<uint8_t, Reg::StoreDist::DIST_PACK4_B32>(
                    (__ubuf__ uint8_t *&)kQuant + QKV_K_SCALE_D128_FLOAT_REPEAT_SIZE,
                    (Reg::RegTensor<uint8_t> &)kHighQuant, dstAddrReg, mask64);
            }
            Reg::AddrReg scaleAddrReg =
                Reg::CreateAddrReg<float>(outerIdx, scaleOuterStride, innerIdx, scaleInnerStride);
            Reg::StoreAlign<float, Reg::StoreDist::DIST_FIRST_ELEMENT_B32>(kScaleStaging, scale, scaleAddrReg,
                                                                           maskFirst);
        }
    }
}

} // namespace QkvRmsNormRopeCacheWithKScale

#endif // QKV_RMS_NORM_ROPE_CACHE_WITH_K_SCALE_VF_H_
