-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spfph_mu2trk_dptvals is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mu_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_0_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_1_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_10_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_11_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_12_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_13_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of spfph_mu2trk_dptvals is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv12_835 : STD_LOGIC_VECTOR (11 downto 0) := "100000110101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal grp_dr2_int_cap_12_s_fu_402_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_482 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal grp_dr2_int_cap_12_s_fu_414_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_486 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_490 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_494 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal reg_498 : STD_LOGIC_VECTOR (11 downto 0);
    signal track_4_hwPhi_V_rea_6_reg_1597 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_3_hwPhi_V_rea_6_reg_1603 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_2_hwPhi_V_rea_6_reg_1609 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_1_hwPhi_V_rea_6_reg_1615 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_0_hwPhi_V_rea_6_reg_1621 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_4_hwEta_V_rea_6_reg_1627 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_3_hwEta_V_rea_6_reg_1633 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_2_hwEta_V_rea_6_reg_1639 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_1_hwEta_V_rea_6_reg_1645 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_0_hwEta_V_rea_6_reg_1651 : STD_LOGIC_VECTOR (9 downto 0);
    signal mu_0_hwPhi_V_read_1_reg_1657 : STD_LOGIC_VECTOR (9 downto 0);
    signal mu_0_hwEta_V_read_1_reg_1666 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_9_hwPhi_V_rea_6_reg_1675 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_8_hwPhi_V_rea_6_reg_1681 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_7_hwPhi_V_rea_6_reg_1687 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_6_hwPhi_V_rea_6_reg_1693 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_5_hwPhi_V_rea_6_reg_1699 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_9_hwEta_V_rea_6_reg_1705 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_8_hwEta_V_rea_6_reg_1711 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_7_hwEta_V_rea_6_reg_1717 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_6_hwEta_V_rea_6_reg_1723 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_5_hwEta_V_rea_6_reg_1729 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_13_hwPhi_V_re_6_reg_1735 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_12_hwPhi_V_re_6_reg_1741 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_11_hwPhi_V_re_6_reg_1747 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_10_hwPhi_V_re_6_reg_1753 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_13_hwEta_V_re_6_reg_1759 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_12_hwEta_V_re_6_reg_1765 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_11_hwEta_V_re_6_reg_1771 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_10_hwEta_V_re_6_reg_1777 : STD_LOGIC_VECTOR (9 downto 0);
    signal mu_1_hwPhi_V_read_1_reg_1783 : STD_LOGIC_VECTOR (9 downto 0);
    signal mu_1_hwEta_V_read_1_reg_1792 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_1801 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_1_reg_1806 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_2_reg_1811 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_3_reg_1816 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_4_reg_1821 : STD_LOGIC_VECTOR (0 downto 0);
    signal track_13_hwPt_V_rea_6_reg_1826 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_12_hwPt_V_rea_6_reg_1832 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_11_hwPt_V_rea_6_reg_1838 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_10_hwPt_V_rea_6_reg_1844 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_9_hwPt_V_read_7_reg_1850 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_8_hwPt_V_read_7_reg_1856 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_7_hwPt_V_read_7_reg_1862 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPt_V_read_7_reg_1868 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPt_V_read_7_reg_1874 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPt_V_read_7_reg_1880 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPt_V_read_7_reg_1886 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPt_V_read_7_reg_1892 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPt_V_read_7_reg_1898 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPt_V_read_7_reg_1904 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_1_hwPt_V_read_3_reg_1910 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_0_hwPt_V_read_3_reg_1928 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1946 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_47_0_5_reg_1951 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_6_reg_1956 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_7_reg_1961 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_8_reg_1966 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_9_reg_1971 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_reg_1976 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_47_0_s_reg_1981 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_10_reg_1986 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_11_reg_1991 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_12_reg_1996 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_reg_2001 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_1_reg_2006 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_2_reg_2011 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_3_reg_2016 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_4_reg_2021 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_5_reg_2026 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_6_reg_2031 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_7_reg_2036 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_8_reg_2041 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_9_reg_2046 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_s_reg_2051 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_port_reg_mu_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_mu_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_mu_1_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_mu_1_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_7_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_8_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_9_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_10_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_11_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_12_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_13_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_6_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_7_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_8_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_9_hwEta_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_10_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_11_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_12_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_13_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_5_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_6_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_7_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_8_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_9_hwPhi_V_rea : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_10_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_11_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_12_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_13_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_402_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_414_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_414_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_414_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_414_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_414_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_426_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_426_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_438_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_438_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_450_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_450_ap_ce : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal dpt_V_fu_552_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_562_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_fu_568_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_576_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_1_fu_586_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_1_fu_590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_1_fu_596_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_1_fu_602_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_2_fu_617_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_2_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_2_fu_627_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_2_fu_633_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_3_fu_648_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_3_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_3_fu_658_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_3_fu_664_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_4_fu_679_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_4_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_4_fu_689_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_4_fu_695_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_5_fu_710_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_5_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_5_fu_720_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_5_fu_726_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_6_fu_741_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_6_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_6_fu_751_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_6_fu_757_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_7_fu_772_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_7_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_7_fu_782_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_7_fu_788_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_8_fu_803_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_8_fu_807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_8_fu_813_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_8_fu_819_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_9_fu_834_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_9_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_9_fu_844_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_9_fu_850_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_s_fu_865_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_s_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_s_fu_875_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_s_fu_881_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_10_fu_896_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_10_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_10_fu_906_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_10_fu_912_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_11_fu_927_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_11_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_11_fu_937_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_11_fu_943_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_12_fu_958_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_12_fu_962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_12_fu_968_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_12_fu_974_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_s_fu_989_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_fu_993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_fu_999_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_fu_1005_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_1013_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_1_fu_1023_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_1_fu_1027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_1_fu_1033_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_1_fu_1039_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_2_fu_1054_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_2_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_2_fu_1064_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_2_fu_1070_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_3_fu_1085_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_3_fu_1089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_3_fu_1095_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_3_fu_1101_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_4_fu_1116_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_4_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_4_fu_1126_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_4_fu_1132_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_5_fu_1147_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_5_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_5_fu_1157_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_5_fu_1163_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_6_fu_1178_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_6_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_6_fu_1188_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_6_fu_1194_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_7_fu_1209_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_7_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_7_fu_1219_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_7_fu_1225_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_8_fu_1240_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_8_fu_1244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_8_fu_1250_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_8_fu_1256_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_9_fu_1271_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_9_fu_1275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_9_fu_1281_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_9_fu_1287_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_s_fu_1302_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_s_fu_1306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_s_fu_1312_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_s_fu_1318_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_10_fu_1333_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_10_fu_1337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_10_fu_1343_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_10_fu_1349_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_11_fu_1365_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_11_fu_1369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_11_fu_1375_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_11_fu_1381_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_12_fu_1397_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_12_fu_1401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_12_fu_1407_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_12_fu_1413_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_0_fu_579_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_fu_610_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_2_fu_641_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_3_fu_672_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_4_fu_703_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_5_fu_734_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_6_fu_765_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_7_fu_796_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_8_fu_827_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_9_fu_858_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_1_fu_889_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_2_fu_920_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_3_fu_951_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_4_fu_982_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_0_fu_1016_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_fu_1047_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_2_fu_1078_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_3_fu_1109_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_4_fu_1140_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_5_fu_1171_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_6_fu_1202_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_7_fu_1233_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_8_fu_1264_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_9_fu_1295_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_1_fu_1326_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_2_fu_1357_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_3_fu_1389_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_4_fu_1421_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;

    component dr2_int_cap_12_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        eta1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        eta2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_dr2_int_cap_12_s_fu_402 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_402_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_402_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_402_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_402_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_402_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_402_ap_ce);

    grp_dr2_int_cap_12_s_fu_414 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_414_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_414_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_414_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_414_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_414_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_414_ap_ce);

    grp_dr2_int_cap_12_s_fu_426 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_426_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_426_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_426_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_426_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_426_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_426_ap_ce);

    grp_dr2_int_cap_12_s_fu_438 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_438_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_438_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_438_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_438_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_438_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_438_ap_ce);

    grp_dr2_int_cap_12_s_fu_450 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_450_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_450_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_450_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_450_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_450_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_450_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_port_reg_mu_0_hwPt_V_read <= mu_0_hwPt_V_read;
                ap_port_reg_mu_1_hwEta_V_read <= mu_1_hwEta_V_read;
                ap_port_reg_mu_1_hwPhi_V_read <= mu_1_hwPhi_V_read;
                ap_port_reg_mu_1_hwPt_V_read <= mu_1_hwPt_V_read;
                ap_port_reg_track_0_hwPt_V_read <= track_0_hwPt_V_read;
                ap_port_reg_track_10_hwEta_V_re <= track_10_hwEta_V_re;
                ap_port_reg_track_10_hwPhi_V_re <= track_10_hwPhi_V_re;
                ap_port_reg_track_10_hwPt_V_rea <= track_10_hwPt_V_rea;
                ap_port_reg_track_11_hwEta_V_re <= track_11_hwEta_V_re;
                ap_port_reg_track_11_hwPhi_V_re <= track_11_hwPhi_V_re;
                ap_port_reg_track_11_hwPt_V_rea <= track_11_hwPt_V_rea;
                ap_port_reg_track_12_hwEta_V_re <= track_12_hwEta_V_re;
                ap_port_reg_track_12_hwPhi_V_re <= track_12_hwPhi_V_re;
                ap_port_reg_track_12_hwPt_V_rea <= track_12_hwPt_V_rea;
                ap_port_reg_track_13_hwEta_V_re <= track_13_hwEta_V_re;
                ap_port_reg_track_13_hwPhi_V_re <= track_13_hwPhi_V_re;
                ap_port_reg_track_13_hwPt_V_rea <= track_13_hwPt_V_rea;
                ap_port_reg_track_1_hwPt_V_read <= track_1_hwPt_V_read;
                ap_port_reg_track_2_hwPt_V_read <= track_2_hwPt_V_read;
                ap_port_reg_track_3_hwPt_V_read <= track_3_hwPt_V_read;
                ap_port_reg_track_4_hwPt_V_read <= track_4_hwPt_V_read;
                ap_port_reg_track_5_hwEta_V_rea <= track_5_hwEta_V_rea;
                ap_port_reg_track_5_hwPhi_V_rea <= track_5_hwPhi_V_rea;
                ap_port_reg_track_5_hwPt_V_read <= track_5_hwPt_V_read;
                ap_port_reg_track_6_hwEta_V_rea <= track_6_hwEta_V_rea;
                ap_port_reg_track_6_hwPhi_V_rea <= track_6_hwPhi_V_rea;
                ap_port_reg_track_6_hwPt_V_read <= track_6_hwPt_V_read;
                ap_port_reg_track_7_hwEta_V_rea <= track_7_hwEta_V_rea;
                ap_port_reg_track_7_hwPhi_V_rea <= track_7_hwPhi_V_rea;
                ap_port_reg_track_7_hwPt_V_read <= track_7_hwPt_V_read;
                ap_port_reg_track_8_hwEta_V_rea <= track_8_hwEta_V_rea;
                ap_port_reg_track_8_hwPhi_V_rea <= track_8_hwPhi_V_rea;
                ap_port_reg_track_8_hwPt_V_read <= track_8_hwPt_V_read;
                ap_port_reg_track_9_hwEta_V_rea <= track_9_hwEta_V_rea;
                ap_port_reg_track_9_hwPhi_V_rea <= track_9_hwPhi_V_rea;
                ap_port_reg_track_9_hwPt_V_read <= track_9_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mu_0_hwEta_V_read_1_reg_1666 <= mu_0_hwEta_V_read;
                mu_0_hwPhi_V_read_1_reg_1657 <= mu_0_hwPhi_V_read;
                track_0_hwEta_V_rea_6_reg_1651 <= track_0_hwEta_V_rea;
                track_0_hwPhi_V_rea_6_reg_1621 <= track_0_hwPhi_V_rea;
                track_1_hwEta_V_rea_6_reg_1645 <= track_1_hwEta_V_rea;
                track_1_hwPhi_V_rea_6_reg_1615 <= track_1_hwPhi_V_rea;
                track_2_hwEta_V_rea_6_reg_1639 <= track_2_hwEta_V_rea;
                track_2_hwPhi_V_rea_6_reg_1609 <= track_2_hwPhi_V_rea;
                track_3_hwEta_V_rea_6_reg_1633 <= track_3_hwEta_V_rea;
                track_3_hwPhi_V_rea_6_reg_1603 <= track_3_hwPhi_V_rea;
                track_4_hwEta_V_rea_6_reg_1627 <= track_4_hwEta_V_rea;
                track_4_hwPhi_V_rea_6_reg_1597 <= track_4_hwPhi_V_rea;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                mu_0_hwPt_V_read_3_reg_1928 <= ap_port_reg_mu_0_hwPt_V_read;
                mu_1_hwPt_V_read_3_reg_1910 <= ap_port_reg_mu_1_hwPt_V_read;
                tmp_57_reg_1976 <= ap_port_reg_mu_1_hwPt_V_read(15 downto 1);
                tmp_s_reg_1946 <= ap_port_reg_mu_0_hwPt_V_read(15 downto 1);
                track_0_hwPt_V_read_7_reg_1904 <= ap_port_reg_track_0_hwPt_V_read;
                track_10_hwPt_V_rea_6_reg_1844 <= ap_port_reg_track_10_hwPt_V_rea;
                track_11_hwPt_V_rea_6_reg_1838 <= ap_port_reg_track_11_hwPt_V_rea;
                track_12_hwPt_V_rea_6_reg_1832 <= ap_port_reg_track_12_hwPt_V_rea;
                track_13_hwPt_V_rea_6_reg_1826 <= ap_port_reg_track_13_hwPt_V_rea;
                track_1_hwPt_V_read_7_reg_1898 <= ap_port_reg_track_1_hwPt_V_read;
                track_2_hwPt_V_read_7_reg_1892 <= ap_port_reg_track_2_hwPt_V_read;
                track_3_hwPt_V_read_7_reg_1886 <= ap_port_reg_track_3_hwPt_V_read;
                track_4_hwPt_V_read_7_reg_1880 <= ap_port_reg_track_4_hwPt_V_read;
                track_5_hwPt_V_read_7_reg_1874 <= ap_port_reg_track_5_hwPt_V_read;
                track_6_hwPt_V_read_7_reg_1868 <= ap_port_reg_track_6_hwPt_V_read;
                track_7_hwPt_V_read_7_reg_1862 <= ap_port_reg_track_7_hwPt_V_read;
                track_8_hwPt_V_read_7_reg_1856 <= ap_port_reg_track_8_hwPt_V_read;
                track_9_hwPt_V_read_7_reg_1850 <= ap_port_reg_track_9_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                mu_1_hwEta_V_read_1_reg_1792 <= ap_port_reg_mu_1_hwEta_V_read;
                mu_1_hwPhi_V_read_1_reg_1783 <= ap_port_reg_mu_1_hwPhi_V_read;
                track_10_hwEta_V_re_6_reg_1777 <= ap_port_reg_track_10_hwEta_V_re;
                track_10_hwPhi_V_re_6_reg_1753 <= ap_port_reg_track_10_hwPhi_V_re;
                track_11_hwEta_V_re_6_reg_1771 <= ap_port_reg_track_11_hwEta_V_re;
                track_11_hwPhi_V_re_6_reg_1747 <= ap_port_reg_track_11_hwPhi_V_re;
                track_12_hwEta_V_re_6_reg_1765 <= ap_port_reg_track_12_hwEta_V_re;
                track_12_hwPhi_V_re_6_reg_1741 <= ap_port_reg_track_12_hwPhi_V_re;
                track_13_hwEta_V_re_6_reg_1759 <= ap_port_reg_track_13_hwEta_V_re;
                track_13_hwPhi_V_re_6_reg_1735 <= ap_port_reg_track_13_hwPhi_V_re;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then
                reg_482 <= grp_dr2_int_cap_12_s_fu_402_ap_return;
                reg_486 <= grp_dr2_int_cap_12_s_fu_414_ap_return;
                reg_490 <= grp_dr2_int_cap_12_s_fu_426_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then
                reg_494 <= grp_dr2_int_cap_12_s_fu_438_ap_return;
                reg_498 <= grp_dr2_int_cap_12_s_fu_450_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_47_0_10_reg_1986 <= grp_fu_508_p2;
                tmp_47_0_11_reg_1991 <= grp_fu_514_p2;
                tmp_47_0_12_reg_1996 <= grp_fu_520_p2;
                tmp_47_0_s_reg_1981 <= grp_fu_502_p2;
                tmp_47_1_reg_2001 <= grp_fu_526_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                tmp_47_0_1_reg_1806 <= grp_fu_508_p2;
                tmp_47_0_2_reg_1811 <= grp_fu_514_p2;
                tmp_47_0_3_reg_1816 <= grp_fu_520_p2;
                tmp_47_0_4_reg_1821 <= grp_fu_526_p2;
                tmp_47_reg_1801 <= grp_fu_502_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                tmp_47_0_5_reg_1951 <= grp_fu_502_p2;
                tmp_47_0_6_reg_1956 <= grp_fu_508_p2;
                tmp_47_0_7_reg_1961 <= grp_fu_514_p2;
                tmp_47_0_8_reg_1966 <= grp_fu_520_p2;
                tmp_47_0_9_reg_1971 <= grp_fu_526_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_47_1_1_reg_2006 <= grp_fu_502_p2;
                tmp_47_1_2_reg_2011 <= grp_fu_508_p2;
                tmp_47_1_3_reg_2016 <= grp_fu_514_p2;
                tmp_47_1_4_reg_2021 <= grp_fu_520_p2;
                tmp_47_1_5_reg_2026 <= grp_fu_526_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                tmp_47_1_6_reg_2031 <= grp_fu_502_p2;
                tmp_47_1_7_reg_2036 <= grp_fu_508_p2;
                tmp_47_1_8_reg_2041 <= grp_fu_514_p2;
                tmp_47_1_9_reg_2046 <= grp_fu_520_p2;
                tmp_47_1_s_reg_2051 <= grp_fu_526_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                track_5_hwEta_V_rea_6_reg_1729 <= ap_port_reg_track_5_hwEta_V_rea;
                track_5_hwPhi_V_rea_6_reg_1699 <= ap_port_reg_track_5_hwPhi_V_rea;
                track_6_hwEta_V_rea_6_reg_1723 <= ap_port_reg_track_6_hwEta_V_rea;
                track_6_hwPhi_V_rea_6_reg_1693 <= ap_port_reg_track_6_hwPhi_V_rea;
                track_7_hwEta_V_rea_6_reg_1717 <= ap_port_reg_track_7_hwEta_V_rea;
                track_7_hwPhi_V_rea_6_reg_1687 <= ap_port_reg_track_7_hwPhi_V_rea;
                track_8_hwEta_V_rea_6_reg_1711 <= ap_port_reg_track_8_hwEta_V_rea;
                track_8_hwPhi_V_rea_6_reg_1681 <= ap_port_reg_track_8_hwPhi_V_rea;
                track_9_hwEta_V_rea_6_reg_1705 <= ap_port_reg_track_9_hwEta_V_rea;
                track_9_hwPhi_V_rea_6_reg_1675 <= ap_port_reg_track_9_hwPhi_V_rea;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_reset_idle_pp0, ap_block_pp0_stage4_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= mu_track_dptval_0_0_fu_579_p3;
    ap_return_1 <= mu_track_dptval_0_1_fu_610_p3;
    ap_return_10 <= mu_track_dptval_0_1_1_fu_889_p3;
    ap_return_11 <= mu_track_dptval_0_1_2_fu_920_p3;
    ap_return_12 <= mu_track_dptval_0_1_3_fu_951_p3;
    ap_return_13 <= mu_track_dptval_0_1_4_fu_982_p3;
    ap_return_14 <= mu_track_dptval_1_0_fu_1016_p3;
    ap_return_15 <= mu_track_dptval_1_1_fu_1047_p3;
    ap_return_16 <= mu_track_dptval_1_2_fu_1078_p3;
    ap_return_17 <= mu_track_dptval_1_3_fu_1109_p3;
    ap_return_18 <= mu_track_dptval_1_4_fu_1140_p3;
    ap_return_19 <= mu_track_dptval_1_5_fu_1171_p3;
    ap_return_2 <= mu_track_dptval_0_2_fu_641_p3;
    ap_return_20 <= mu_track_dptval_1_6_fu_1202_p3;
    ap_return_21 <= mu_track_dptval_1_7_fu_1233_p3;
    ap_return_22 <= mu_track_dptval_1_8_fu_1264_p3;
    ap_return_23 <= mu_track_dptval_1_9_fu_1295_p3;
    ap_return_24 <= mu_track_dptval_1_1_1_fu_1326_p3;
    ap_return_25 <= mu_track_dptval_1_1_2_fu_1357_p3;
    ap_return_26 <= mu_track_dptval_1_1_3_fu_1389_p3;
    ap_return_27 <= mu_track_dptval_1_1_4_fu_1421_p3;
    ap_return_3 <= mu_track_dptval_0_3_fu_672_p3;
    ap_return_4 <= mu_track_dptval_0_4_fu_703_p3;
    ap_return_5 <= mu_track_dptval_0_5_fu_734_p3;
    ap_return_6 <= mu_track_dptval_0_6_fu_765_p3;
    ap_return_7 <= mu_track_dptval_0_7_fu_796_p3;
    ap_return_8 <= mu_track_dptval_0_8_fu_827_p3;
    ap_return_9 <= mu_track_dptval_0_9_fu_858_p3;
    dpt_V_0_10_fu_896_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1928) - unsigned(track_11_hwPt_V_rea_6_reg_1838));
    dpt_V_0_11_fu_927_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1928) - unsigned(track_12_hwPt_V_rea_6_reg_1832));
    dpt_V_0_12_fu_958_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1928) - unsigned(track_13_hwPt_V_rea_6_reg_1826));
    dpt_V_0_1_fu_586_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1928) - unsigned(track_1_hwPt_V_read_7_reg_1898));
    dpt_V_0_2_fu_617_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1928) - unsigned(track_2_hwPt_V_read_7_reg_1892));
    dpt_V_0_3_fu_648_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1928) - unsigned(track_3_hwPt_V_read_7_reg_1886));
    dpt_V_0_4_fu_679_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1928) - unsigned(track_4_hwPt_V_read_7_reg_1880));
    dpt_V_0_5_fu_710_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1928) - unsigned(track_5_hwPt_V_read_7_reg_1874));
    dpt_V_0_6_fu_741_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1928) - unsigned(track_6_hwPt_V_read_7_reg_1868));
    dpt_V_0_7_fu_772_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1928) - unsigned(track_7_hwPt_V_read_7_reg_1862));
    dpt_V_0_8_fu_803_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1928) - unsigned(track_8_hwPt_V_read_7_reg_1856));
    dpt_V_0_9_fu_834_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1928) - unsigned(track_9_hwPt_V_read_7_reg_1850));
    dpt_V_0_s_fu_865_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1928) - unsigned(track_10_hwPt_V_rea_6_reg_1844));
    dpt_V_13_10_fu_1333_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1910) - unsigned(track_11_hwPt_V_rea_6_reg_1838));
    dpt_V_13_11_fu_1365_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1910) - unsigned(track_12_hwPt_V_rea_6_reg_1832));
    dpt_V_13_12_fu_1397_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1910) - unsigned(track_13_hwPt_V_rea_6_reg_1826));
    dpt_V_13_1_fu_1023_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1910) - unsigned(track_1_hwPt_V_read_7_reg_1898));
    dpt_V_13_2_fu_1054_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1910) - unsigned(track_2_hwPt_V_read_7_reg_1892));
    dpt_V_13_3_fu_1085_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1910) - unsigned(track_3_hwPt_V_read_7_reg_1886));
    dpt_V_13_4_fu_1116_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1910) - unsigned(track_4_hwPt_V_read_7_reg_1880));
    dpt_V_13_5_fu_1147_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1910) - unsigned(track_5_hwPt_V_read_7_reg_1874));
    dpt_V_13_6_fu_1178_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1910) - unsigned(track_6_hwPt_V_read_7_reg_1868));
    dpt_V_13_7_fu_1209_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1910) - unsigned(track_7_hwPt_V_read_7_reg_1862));
    dpt_V_13_8_fu_1240_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1910) - unsigned(track_8_hwPt_V_read_7_reg_1856));
    dpt_V_13_9_fu_1271_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1910) - unsigned(track_9_hwPt_V_read_7_reg_1850));
    dpt_V_13_s_fu_1302_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1910) - unsigned(track_10_hwPt_V_rea_6_reg_1844));
    dpt_V_1_0_10_fu_912_p3 <= 
        dpt_V_0_10_fu_896_p2 when (tmp_48_0_10_fu_900_p2(0) = '1') else 
        tmp_49_0_10_fu_906_p2;
    dpt_V_1_0_11_fu_943_p3 <= 
        dpt_V_0_11_fu_927_p2 when (tmp_48_0_11_fu_931_p2(0) = '1') else 
        tmp_49_0_11_fu_937_p2;
    dpt_V_1_0_12_fu_974_p3 <= 
        dpt_V_0_12_fu_958_p2 when (tmp_48_0_12_fu_962_p2(0) = '1') else 
        tmp_49_0_12_fu_968_p2;
    dpt_V_1_0_1_fu_602_p3 <= 
        dpt_V_0_1_fu_586_p2 when (tmp_48_0_1_fu_590_p2(0) = '1') else 
        tmp_49_0_1_fu_596_p2;
    dpt_V_1_0_2_fu_633_p3 <= 
        dpt_V_0_2_fu_617_p2 when (tmp_48_0_2_fu_621_p2(0) = '1') else 
        tmp_49_0_2_fu_627_p2;
    dpt_V_1_0_3_fu_664_p3 <= 
        dpt_V_0_3_fu_648_p2 when (tmp_48_0_3_fu_652_p2(0) = '1') else 
        tmp_49_0_3_fu_658_p2;
    dpt_V_1_0_4_fu_695_p3 <= 
        dpt_V_0_4_fu_679_p2 when (tmp_48_0_4_fu_683_p2(0) = '1') else 
        tmp_49_0_4_fu_689_p2;
    dpt_V_1_0_5_fu_726_p3 <= 
        dpt_V_0_5_fu_710_p2 when (tmp_48_0_5_fu_714_p2(0) = '1') else 
        tmp_49_0_5_fu_720_p2;
    dpt_V_1_0_6_fu_757_p3 <= 
        dpt_V_0_6_fu_741_p2 when (tmp_48_0_6_fu_745_p2(0) = '1') else 
        tmp_49_0_6_fu_751_p2;
    dpt_V_1_0_7_fu_788_p3 <= 
        dpt_V_0_7_fu_772_p2 when (tmp_48_0_7_fu_776_p2(0) = '1') else 
        tmp_49_0_7_fu_782_p2;
    dpt_V_1_0_8_fu_819_p3 <= 
        dpt_V_0_8_fu_803_p2 when (tmp_48_0_8_fu_807_p2(0) = '1') else 
        tmp_49_0_8_fu_813_p2;
    dpt_V_1_0_9_fu_850_p3 <= 
        dpt_V_0_9_fu_834_p2 when (tmp_48_0_9_fu_838_p2(0) = '1') else 
        tmp_49_0_9_fu_844_p2;
    dpt_V_1_0_s_fu_881_p3 <= 
        dpt_V_0_s_fu_865_p2 when (tmp_48_0_s_fu_869_p2(0) = '1') else 
        tmp_49_0_s_fu_875_p2;
    dpt_V_1_1_10_fu_1349_p3 <= 
        dpt_V_13_10_fu_1333_p2 when (tmp_48_1_10_fu_1337_p2(0) = '1') else 
        tmp_49_1_10_fu_1343_p2;
    dpt_V_1_1_11_fu_1381_p3 <= 
        dpt_V_13_11_fu_1365_p2 when (tmp_48_1_11_fu_1369_p2(0) = '1') else 
        tmp_49_1_11_fu_1375_p2;
    dpt_V_1_1_12_fu_1413_p3 <= 
        dpt_V_13_12_fu_1397_p2 when (tmp_48_1_12_fu_1401_p2(0) = '1') else 
        tmp_49_1_12_fu_1407_p2;
    dpt_V_1_1_1_fu_1039_p3 <= 
        dpt_V_13_1_fu_1023_p2 when (tmp_48_1_1_fu_1027_p2(0) = '1') else 
        tmp_49_1_1_fu_1033_p2;
    dpt_V_1_1_2_fu_1070_p3 <= 
        dpt_V_13_2_fu_1054_p2 when (tmp_48_1_2_fu_1058_p2(0) = '1') else 
        tmp_49_1_2_fu_1064_p2;
    dpt_V_1_1_3_fu_1101_p3 <= 
        dpt_V_13_3_fu_1085_p2 when (tmp_48_1_3_fu_1089_p2(0) = '1') else 
        tmp_49_1_3_fu_1095_p2;
    dpt_V_1_1_4_fu_1132_p3 <= 
        dpt_V_13_4_fu_1116_p2 when (tmp_48_1_4_fu_1120_p2(0) = '1') else 
        tmp_49_1_4_fu_1126_p2;
    dpt_V_1_1_5_fu_1163_p3 <= 
        dpt_V_13_5_fu_1147_p2 when (tmp_48_1_5_fu_1151_p2(0) = '1') else 
        tmp_49_1_5_fu_1157_p2;
    dpt_V_1_1_6_fu_1194_p3 <= 
        dpt_V_13_6_fu_1178_p2 when (tmp_48_1_6_fu_1182_p2(0) = '1') else 
        tmp_49_1_6_fu_1188_p2;
    dpt_V_1_1_7_fu_1225_p3 <= 
        dpt_V_13_7_fu_1209_p2 when (tmp_48_1_7_fu_1213_p2(0) = '1') else 
        tmp_49_1_7_fu_1219_p2;
    dpt_V_1_1_8_fu_1256_p3 <= 
        dpt_V_13_8_fu_1240_p2 when (tmp_48_1_8_fu_1244_p2(0) = '1') else 
        tmp_49_1_8_fu_1250_p2;
    dpt_V_1_1_9_fu_1287_p3 <= 
        dpt_V_13_9_fu_1271_p2 when (tmp_48_1_9_fu_1275_p2(0) = '1') else 
        tmp_49_1_9_fu_1281_p2;
    dpt_V_1_1_fu_1005_p3 <= 
        dpt_V_s_fu_989_p2 when (tmp_48_1_fu_993_p2(0) = '1') else 
        tmp_49_1_fu_999_p2;
    dpt_V_1_1_s_fu_1318_p3 <= 
        dpt_V_13_s_fu_1302_p2 when (tmp_48_1_s_fu_1306_p2(0) = '1') else 
        tmp_49_1_s_fu_1312_p2;
    dpt_V_1_fu_568_p3 <= 
        dpt_V_fu_552_p2 when (tmp_48_fu_556_p2(0) = '1') else 
        tmp_49_fu_562_p2;
    dpt_V_fu_552_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_1928) - unsigned(track_0_hwPt_V_read_7_reg_1904));
    dpt_V_s_fu_989_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_1910) - unsigned(track_0_hwPt_V_read_7_reg_1904));

    grp_dr2_int_cap_12_s_fu_402_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            grp_dr2_int_cap_12_s_fu_402_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_402_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_402_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, mu_0_hwEta_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwEta_V_read_1_reg_1666, mu_1_hwEta_V_read_1_reg_1792, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_402_eta1_V <= mu_1_hwEta_V_read_1_reg_1792;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_402_eta1_V <= mu_0_hwEta_V_read_1_reg_1666;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_402_eta1_V <= mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_402_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_402_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwEta_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_1_hwEta_V_rea_6_reg_1645, track_6_hwEta_V_rea_6_reg_1723, track_11_hwEta_V_re_6_reg_1771, ap_port_reg_track_5_hwEta_V_rea, ap_port_reg_track_10_hwEta_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= track_11_hwEta_V_re_6_reg_1771;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= track_6_hwEta_V_rea_6_reg_1723;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= track_1_hwEta_V_rea_6_reg_1645;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= ap_port_reg_track_10_hwEta_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= ap_port_reg_track_5_hwEta_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_402_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_402_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_402_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, mu_0_hwPhi_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwPhi_V_read_1_reg_1657, mu_1_hwPhi_V_read_1_reg_1783, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_402_phi1_V <= mu_1_hwPhi_V_read_1_reg_1783;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_402_phi1_V <= mu_0_hwPhi_V_read_1_reg_1657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_402_phi1_V <= mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_402_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_402_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_0_hwPhi_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_1_hwPhi_V_rea_6_reg_1615, track_6_hwPhi_V_rea_6_reg_1693, track_11_hwPhi_V_re_6_reg_1747, ap_port_reg_track_5_hwPhi_V_rea, ap_port_reg_track_10_hwPhi_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= track_11_hwPhi_V_re_6_reg_1747;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= track_6_hwPhi_V_rea_6_reg_1693;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= track_1_hwPhi_V_rea_6_reg_1615;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= ap_port_reg_track_10_hwPhi_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= ap_port_reg_track_5_hwPhi_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_402_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_402_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            grp_dr2_int_cap_12_s_fu_414_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_414_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, mu_0_hwEta_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwEta_V_read_1_reg_1666, mu_1_hwEta_V_read_1_reg_1792, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_414_eta1_V <= mu_1_hwEta_V_read_1_reg_1792;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_414_eta1_V <= mu_0_hwEta_V_read_1_reg_1666;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_414_eta1_V <= mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_414_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwEta_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_2_hwEta_V_rea_6_reg_1639, track_7_hwEta_V_rea_6_reg_1717, track_12_hwEta_V_re_6_reg_1765, ap_port_reg_track_6_hwEta_V_rea, ap_port_reg_track_11_hwEta_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= track_12_hwEta_V_re_6_reg_1765;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= track_7_hwEta_V_rea_6_reg_1717;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= track_2_hwEta_V_rea_6_reg_1639;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= ap_port_reg_track_11_hwEta_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= ap_port_reg_track_6_hwEta_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_414_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_414_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, mu_0_hwPhi_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwPhi_V_read_1_reg_1657, mu_1_hwPhi_V_read_1_reg_1783, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_414_phi1_V <= mu_1_hwPhi_V_read_1_reg_1783;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_414_phi1_V <= mu_0_hwPhi_V_read_1_reg_1657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_414_phi1_V <= mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_414_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_414_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_1_hwPhi_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_2_hwPhi_V_rea_6_reg_1609, track_7_hwPhi_V_rea_6_reg_1687, track_12_hwPhi_V_re_6_reg_1741, ap_port_reg_track_6_hwPhi_V_rea, ap_port_reg_track_11_hwPhi_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= track_12_hwPhi_V_re_6_reg_1741;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= track_7_hwPhi_V_rea_6_reg_1687;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= track_2_hwPhi_V_rea_6_reg_1609;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= ap_port_reg_track_11_hwPhi_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= ap_port_reg_track_6_hwPhi_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_414_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_414_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            grp_dr2_int_cap_12_s_fu_426_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_426_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, mu_0_hwEta_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwEta_V_read_1_reg_1666, mu_1_hwEta_V_read_1_reg_1792, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_426_eta1_V <= mu_1_hwEta_V_read_1_reg_1792;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_426_eta1_V <= mu_0_hwEta_V_read_1_reg_1666;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_426_eta1_V <= mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_426_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_2_hwEta_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_3_hwEta_V_rea_6_reg_1633, track_8_hwEta_V_rea_6_reg_1711, track_13_hwEta_V_re_6_reg_1759, ap_port_reg_track_7_hwEta_V_rea, ap_port_reg_track_12_hwEta_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= track_13_hwEta_V_re_6_reg_1759;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= track_8_hwEta_V_rea_6_reg_1711;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= track_3_hwEta_V_rea_6_reg_1633;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= ap_port_reg_track_12_hwEta_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= ap_port_reg_track_7_hwEta_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_426_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_426_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, mu_0_hwPhi_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwPhi_V_read_1_reg_1657, mu_1_hwPhi_V_read_1_reg_1783, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_426_phi1_V <= mu_1_hwPhi_V_read_1_reg_1783;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_426_phi1_V <= mu_0_hwPhi_V_read_1_reg_1657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_426_phi1_V <= mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_426_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_426_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage5, track_2_hwPhi_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_3_hwPhi_V_rea_6_reg_1603, track_8_hwPhi_V_rea_6_reg_1681, track_13_hwPhi_V_re_6_reg_1735, ap_port_reg_track_7_hwPhi_V_rea, ap_port_reg_track_12_hwPhi_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= track_13_hwPhi_V_re_6_reg_1735;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= track_8_hwPhi_V_rea_6_reg_1681;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= track_3_hwPhi_V_rea_6_reg_1603;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= ap_port_reg_track_12_hwPhi_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= ap_port_reg_track_7_hwPhi_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_426_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_426_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            grp_dr2_int_cap_12_s_fu_438_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_438_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, mu_0_hwEta_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwEta_V_read_1_reg_1666, mu_1_hwEta_V_read_1_reg_1792, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_438_eta1_V <= mu_1_hwEta_V_read_1_reg_1792;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_438_eta1_V <= mu_0_hwEta_V_read_1_reg_1666;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_438_eta1_V <= mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_438_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_3_hwEta_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_4_hwEta_V_rea_6_reg_1627, track_9_hwEta_V_rea_6_reg_1705, ap_port_reg_track_8_hwEta_V_rea, ap_port_reg_track_13_hwEta_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= track_9_hwEta_V_rea_6_reg_1705;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= track_4_hwEta_V_rea_6_reg_1627;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= ap_port_reg_track_13_hwEta_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= ap_port_reg_track_8_hwEta_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_438_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_438_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, mu_0_hwPhi_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwPhi_V_read_1_reg_1657, mu_1_hwPhi_V_read_1_reg_1783, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_438_phi1_V <= mu_1_hwPhi_V_read_1_reg_1783;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_dr2_int_cap_12_s_fu_438_phi1_V <= mu_0_hwPhi_V_read_1_reg_1657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_438_phi1_V <= mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_438_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_438_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_3_hwPhi_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_4_hwPhi_V_rea_6_reg_1597, track_9_hwPhi_V_rea_6_reg_1675, ap_port_reg_track_8_hwPhi_V_rea, ap_port_reg_track_13_hwPhi_V_re, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= track_9_hwPhi_V_rea_6_reg_1675;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= track_4_hwPhi_V_rea_6_reg_1597;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= ap_port_reg_track_13_hwPhi_V_re;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= ap_port_reg_track_8_hwPhi_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_438_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_438_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            grp_dr2_int_cap_12_s_fu_450_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_450_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, mu_0_hwEta_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwEta_V_read_1_reg_1666, mu_1_hwEta_V_read_1_reg_1792, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_450_eta1_V <= mu_1_hwEta_V_read_1_reg_1792;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_dr2_int_cap_12_s_fu_450_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_dr2_int_cap_12_s_fu_450_eta1_V <= mu_0_hwEta_V_read_1_reg_1666;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_450_eta1_V <= mu_0_hwEta_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_450_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_4_hwEta_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_0_hwEta_V_rea_6_reg_1651, track_5_hwEta_V_rea_6_reg_1729, track_10_hwEta_V_re_6_reg_1777, ap_port_reg_track_9_hwEta_V_rea, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= track_10_hwEta_V_re_6_reg_1777;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= track_5_hwEta_V_rea_6_reg_1729;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= track_0_hwEta_V_rea_6_reg_1651;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= ap_port_reg_track_9_hwEta_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_450_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_450_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, mu_0_hwPhi_V_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, mu_0_hwPhi_V_read_1_reg_1657, mu_1_hwPhi_V_read_1_reg_1783, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_dr2_int_cap_12_s_fu_450_phi1_V <= mu_1_hwPhi_V_read_1_reg_1783;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_dr2_int_cap_12_s_fu_450_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_dr2_int_cap_12_s_fu_450_phi1_V <= mu_0_hwPhi_V_read_1_reg_1657;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_int_cap_12_s_fu_450_phi1_V <= mu_0_hwPhi_V_read;
        else 
            grp_dr2_int_cap_12_s_fu_450_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_450_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, track_4_hwPhi_V_rea, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, track_0_hwPhi_V_rea_6_reg_1621, track_5_hwPhi_V_rea_6_reg_1699, track_10_hwPhi_V_re_6_reg_1753, ap_port_reg_track_9_hwPhi_V_rea, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= track_10_hwPhi_V_re_6_reg_1753;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= track_5_hwPhi_V_rea_6_reg_1699;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= track_0_hwPhi_V_rea_6_reg_1621;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= ap_port_reg_track_9_hwPhi_V_rea;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_450_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_450_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;

    grp_fu_502_p2 <= "1" when (unsigned(reg_482) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_508_p2 <= "1" when (unsigned(reg_486) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_514_p2 <= "1" when (unsigned(reg_490) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_520_p2 <= "1" when (unsigned(reg_494) < unsigned(ap_const_lv12_835)) else "0";
    grp_fu_526_p2 <= "1" when (unsigned(reg_498) < unsigned(ap_const_lv12_835)) else "0";
    mu_track_dptval_0_0_fu_579_p3 <= 
        dpt_V_1_fu_568_p3 when (tmp_47_reg_1801(0) = '1') else 
        r_V_fu_576_p1;
    mu_track_dptval_0_1_1_fu_889_p3 <= 
        dpt_V_1_0_s_fu_881_p3 when (tmp_47_0_s_reg_1981(0) = '1') else 
        r_V_fu_576_p1;
    mu_track_dptval_0_1_2_fu_920_p3 <= 
        dpt_V_1_0_10_fu_912_p3 when (tmp_47_0_10_reg_1986(0) = '1') else 
        r_V_fu_576_p1;
    mu_track_dptval_0_1_3_fu_951_p3 <= 
        dpt_V_1_0_11_fu_943_p3 when (tmp_47_0_11_reg_1991(0) = '1') else 
        r_V_fu_576_p1;
    mu_track_dptval_0_1_4_fu_982_p3 <= 
        dpt_V_1_0_12_fu_974_p3 when (tmp_47_0_12_reg_1996(0) = '1') else 
        r_V_fu_576_p1;
    mu_track_dptval_0_1_fu_610_p3 <= 
        dpt_V_1_0_1_fu_602_p3 when (tmp_47_0_1_reg_1806(0) = '1') else 
        r_V_fu_576_p1;
    mu_track_dptval_0_2_fu_641_p3 <= 
        dpt_V_1_0_2_fu_633_p3 when (tmp_47_0_2_reg_1811(0) = '1') else 
        r_V_fu_576_p1;
    mu_track_dptval_0_3_fu_672_p3 <= 
        dpt_V_1_0_3_fu_664_p3 when (tmp_47_0_3_reg_1816(0) = '1') else 
        r_V_fu_576_p1;
    mu_track_dptval_0_4_fu_703_p3 <= 
        dpt_V_1_0_4_fu_695_p3 when (tmp_47_0_4_reg_1821(0) = '1') else 
        r_V_fu_576_p1;
    mu_track_dptval_0_5_fu_734_p3 <= 
        dpt_V_1_0_5_fu_726_p3 when (tmp_47_0_5_reg_1951(0) = '1') else 
        r_V_fu_576_p1;
    mu_track_dptval_0_6_fu_765_p3 <= 
        dpt_V_1_0_6_fu_757_p3 when (tmp_47_0_6_reg_1956(0) = '1') else 
        r_V_fu_576_p1;
    mu_track_dptval_0_7_fu_796_p3 <= 
        dpt_V_1_0_7_fu_788_p3 when (tmp_47_0_7_reg_1961(0) = '1') else 
        r_V_fu_576_p1;
    mu_track_dptval_0_8_fu_827_p3 <= 
        dpt_V_1_0_8_fu_819_p3 when (tmp_47_0_8_reg_1966(0) = '1') else 
        r_V_fu_576_p1;
    mu_track_dptval_0_9_fu_858_p3 <= 
        dpt_V_1_0_9_fu_850_p3 when (tmp_47_0_9_reg_1971(0) = '1') else 
        r_V_fu_576_p1;
    mu_track_dptval_1_0_fu_1016_p3 <= 
        dpt_V_1_1_fu_1005_p3 when (tmp_47_1_reg_2001(0) = '1') else 
        r_V_1_fu_1013_p1;
    mu_track_dptval_1_1_1_fu_1326_p3 <= 
        dpt_V_1_1_s_fu_1318_p3 when (tmp_47_1_s_reg_2051(0) = '1') else 
        r_V_1_fu_1013_p1;
    mu_track_dptval_1_1_2_fu_1357_p3 <= 
        dpt_V_1_1_10_fu_1349_p3 when (grp_fu_502_p2(0) = '1') else 
        r_V_1_fu_1013_p1;
    mu_track_dptval_1_1_3_fu_1389_p3 <= 
        dpt_V_1_1_11_fu_1381_p3 when (grp_fu_508_p2(0) = '1') else 
        r_V_1_fu_1013_p1;
    mu_track_dptval_1_1_4_fu_1421_p3 <= 
        dpt_V_1_1_12_fu_1413_p3 when (grp_fu_514_p2(0) = '1') else 
        r_V_1_fu_1013_p1;
    mu_track_dptval_1_1_fu_1047_p3 <= 
        dpt_V_1_1_1_fu_1039_p3 when (tmp_47_1_1_reg_2006(0) = '1') else 
        r_V_1_fu_1013_p1;
    mu_track_dptval_1_2_fu_1078_p3 <= 
        dpt_V_1_1_2_fu_1070_p3 when (tmp_47_1_2_reg_2011(0) = '1') else 
        r_V_1_fu_1013_p1;
    mu_track_dptval_1_3_fu_1109_p3 <= 
        dpt_V_1_1_3_fu_1101_p3 when (tmp_47_1_3_reg_2016(0) = '1') else 
        r_V_1_fu_1013_p1;
    mu_track_dptval_1_4_fu_1140_p3 <= 
        dpt_V_1_1_4_fu_1132_p3 when (tmp_47_1_4_reg_2021(0) = '1') else 
        r_V_1_fu_1013_p1;
    mu_track_dptval_1_5_fu_1171_p3 <= 
        dpt_V_1_1_5_fu_1163_p3 when (tmp_47_1_5_reg_2026(0) = '1') else 
        r_V_1_fu_1013_p1;
    mu_track_dptval_1_6_fu_1202_p3 <= 
        dpt_V_1_1_6_fu_1194_p3 when (tmp_47_1_6_reg_2031(0) = '1') else 
        r_V_1_fu_1013_p1;
    mu_track_dptval_1_7_fu_1233_p3 <= 
        dpt_V_1_1_7_fu_1225_p3 when (tmp_47_1_7_reg_2036(0) = '1') else 
        r_V_1_fu_1013_p1;
    mu_track_dptval_1_8_fu_1264_p3 <= 
        dpt_V_1_1_8_fu_1256_p3 when (tmp_47_1_8_reg_2041(0) = '1') else 
        r_V_1_fu_1013_p1;
    mu_track_dptval_1_9_fu_1295_p3 <= 
        dpt_V_1_1_9_fu_1287_p3 when (tmp_47_1_9_reg_2046(0) = '1') else 
        r_V_1_fu_1013_p1;
        r_V_1_fu_1013_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_57_reg_1976),16));

        r_V_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_reg_1946),16));

    tmp_48_0_10_fu_900_p2 <= "1" when (signed(dpt_V_0_10_fu_896_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_11_fu_931_p2 <= "1" when (signed(dpt_V_0_11_fu_927_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_12_fu_962_p2 <= "1" when (signed(dpt_V_0_12_fu_958_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_1_fu_590_p2 <= "1" when (signed(dpt_V_0_1_fu_586_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_2_fu_621_p2 <= "1" when (signed(dpt_V_0_2_fu_617_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_3_fu_652_p2 <= "1" when (signed(dpt_V_0_3_fu_648_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_4_fu_683_p2 <= "1" when (signed(dpt_V_0_4_fu_679_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_5_fu_714_p2 <= "1" when (signed(dpt_V_0_5_fu_710_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_6_fu_745_p2 <= "1" when (signed(dpt_V_0_6_fu_741_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_7_fu_776_p2 <= "1" when (signed(dpt_V_0_7_fu_772_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_8_fu_807_p2 <= "1" when (signed(dpt_V_0_8_fu_803_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_9_fu_838_p2 <= "1" when (signed(dpt_V_0_9_fu_834_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_s_fu_869_p2 <= "1" when (signed(dpt_V_0_s_fu_865_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_10_fu_1337_p2 <= "1" when (signed(dpt_V_13_10_fu_1333_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_11_fu_1369_p2 <= "1" when (signed(dpt_V_13_11_fu_1365_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_12_fu_1401_p2 <= "1" when (signed(dpt_V_13_12_fu_1397_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_1_fu_1027_p2 <= "1" when (signed(dpt_V_13_1_fu_1023_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_2_fu_1058_p2 <= "1" when (signed(dpt_V_13_2_fu_1054_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_3_fu_1089_p2 <= "1" when (signed(dpt_V_13_3_fu_1085_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_4_fu_1120_p2 <= "1" when (signed(dpt_V_13_4_fu_1116_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_5_fu_1151_p2 <= "1" when (signed(dpt_V_13_5_fu_1147_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_6_fu_1182_p2 <= "1" when (signed(dpt_V_13_6_fu_1178_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_7_fu_1213_p2 <= "1" when (signed(dpt_V_13_7_fu_1209_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_8_fu_1244_p2 <= "1" when (signed(dpt_V_13_8_fu_1240_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_9_fu_1275_p2 <= "1" when (signed(dpt_V_13_9_fu_1271_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_fu_993_p2 <= "1" when (signed(dpt_V_s_fu_989_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_s_fu_1306_p2 <= "1" when (signed(dpt_V_13_s_fu_1302_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_fu_556_p2 <= "1" when (signed(dpt_V_fu_552_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_49_0_10_fu_906_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_10_fu_896_p2));
    tmp_49_0_11_fu_937_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_11_fu_927_p2));
    tmp_49_0_12_fu_968_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_12_fu_958_p2));
    tmp_49_0_1_fu_596_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_1_fu_586_p2));
    tmp_49_0_2_fu_627_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_2_fu_617_p2));
    tmp_49_0_3_fu_658_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_3_fu_648_p2));
    tmp_49_0_4_fu_689_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_4_fu_679_p2));
    tmp_49_0_5_fu_720_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_5_fu_710_p2));
    tmp_49_0_6_fu_751_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_6_fu_741_p2));
    tmp_49_0_7_fu_782_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_7_fu_772_p2));
    tmp_49_0_8_fu_813_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_8_fu_803_p2));
    tmp_49_0_9_fu_844_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_9_fu_834_p2));
    tmp_49_0_s_fu_875_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_s_fu_865_p2));
    tmp_49_1_10_fu_1343_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_10_fu_1333_p2));
    tmp_49_1_11_fu_1375_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_11_fu_1365_p2));
    tmp_49_1_12_fu_1407_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_12_fu_1397_p2));
    tmp_49_1_1_fu_1033_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_1_fu_1023_p2));
    tmp_49_1_2_fu_1064_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_2_fu_1054_p2));
    tmp_49_1_3_fu_1095_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_3_fu_1085_p2));
    tmp_49_1_4_fu_1126_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_4_fu_1116_p2));
    tmp_49_1_5_fu_1157_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_5_fu_1147_p2));
    tmp_49_1_6_fu_1188_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_6_fu_1178_p2));
    tmp_49_1_7_fu_1219_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_7_fu_1209_p2));
    tmp_49_1_8_fu_1250_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_8_fu_1240_p2));
    tmp_49_1_9_fu_1281_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_9_fu_1271_p2));
    tmp_49_1_fu_999_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_s_fu_989_p2));
    tmp_49_1_s_fu_1312_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_s_fu_1302_p2));
    tmp_49_fu_562_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_fu_552_p2));
end behav;
