Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: SPI.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SPI.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SPI"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : SPI
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\D.H.ERAM\Desktop\project\thermometerSPI\SPI.vhd" into library work
Parsing entity <SPI>.
Parsing architecture <Behavioral> of entity <spi>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SPI> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\D.H.ERAM\Desktop\project\thermometerSPI\SPI.vhd" Line 131: ce_int should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SPI>.
    Related source file is "C:\Users\D.H.ERAM\Desktop\project\thermometerSPI\SPI.vhd".
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <state[2]_CLK_SYS_DFF_5_q>.
    Found 1-bit register for signal <SDO_int_CLK_SYS_DFF_6_q>.
    Found 8-bit register for signal <add_byte_int>.
    Found 1-bit register for signal <start_int>.
    Found 4-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <data_byte_int>.
    Found 1-bit register for signal <reset_int_CLK_SYS_DFF_20>.
    Found 1-bit register for signal <GND_8_o_CLK_SYS_DFF_21>.
    Found 1-bit register for signal <CE_int>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK_SYS (rising_edge)                          |
    | Reset              | reset_int (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_4_o_GND_4_o_sub_17_OUT<3:0>> created at line 1308.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_add_byte_int[7]_Mux_1_o> created at line 73.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_data_byte_int[7]_Mux_14_o> created at line 113.
    Found 1-bit tristate buffer for signal <SDI_int> created at line 45
    Found 1-bit tristate buffer for signal <SDO_int> created at line 45
    Found 1-bit tristate buffer for signal <SCK_int> created at line 45
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
	inferred   3 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <SPI> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Registers                                            : 9
 1-bit register                                        : 6
 4-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 8-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 3
 1-bit tristate buffer                                 : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <GND_8_o_CLK_SYS_DFF_21> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <add_byte_int_0> (without init value) has a constant value of 1 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <add_byte_int_2> (without init value) has a constant value of 1 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <add_byte_int_5> (without init value) has a constant value of 1 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <add_byte_int_7> (without init value) has a constant value of 1 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <add_byte_int_1> of sequential type is unconnected in block <SPI>.
WARNING:Xst:2677 - Node <add_byte_int_3> of sequential type is unconnected in block <SPI>.
WARNING:Xst:2677 - Node <add_byte_int_4> of sequential type is unconnected in block <SPI>.
WARNING:Xst:2677 - Node <add_byte_int_6> of sequential type is unconnected in block <SPI>.
WARNING:Xst:2677 - Node <SDO_int> of sequential type is unconnected in block <SPI>.
WARNING:Xst:2677 - Node <add_byte_int_1> of sequential type is unconnected in block <SPI>.
WARNING:Xst:2677 - Node <add_byte_int_3> of sequential type is unconnected in block <SPI>.
WARNING:Xst:2677 - Node <add_byte_int_4> of sequential type is unconnected in block <SPI>.
WARNING:Xst:2677 - Node <add_byte_int_6> of sequential type is unconnected in block <SPI>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Registers                                            : 22
 Flip-Flops                                            : 22
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 8-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <GND_8_o_CLK_SYS_DFF_21> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <add_byte_int_0> (without init value) has a constant value of 1 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <add_byte_int_2> (without init value) has a constant value of 1 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <add_byte_int_5> (without init value) has a constant value of 1 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <add_byte_int_7> (without init value) has a constant value of 1 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <SDO_int> of sequential type is unconnected in block <SPI>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 000
 starter     | 001
 starter_dly | 010
 read_data   | 011
 write_data  | 100
 rw_dly      | 101
-------------------------
WARNING:Xst:2041 - Unit SPI: 1 internal tristate is replaced by logic (pull-up yes): N3.

Optimizing unit <SPI> ...
WARNING:Xst:1710 - FF/Latch <data_byte_int_1> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_byte_int_3> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_byte_int_5> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_byte_int_7> (without init value) has a constant value of 0 in block <SPI>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_byte_int_0> in Unit <SPI> is equivalent to the following 3 FFs/Latches, which will be removed : <data_byte_int_2> <data_byte_int_4> <data_byte_int_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SPI, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SPI.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 23
#      INV                         : 3
#      LUT2                        : 1
#      LUT3                        : 3
#      LUT4                        : 2
#      LUT5                        : 9
#      LUT6                        : 5
# FlipFlops/Latches                : 12
#      FD                          : 2
#      FDE                         : 5
#      FDR                         : 5
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 7
#      IBUF                        : 4
#      OBUF                        : 1
#      OBUFT                       : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              12  out of  126800     0%  
 Number of Slice LUTs:                   23  out of  63400     0%  
    Number used as Logic:                23  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     24
   Number with an unused Flip Flop:      12  out of     24    50%  
   Number with an unused LUT:             1  out of     24     4%  
   Number of fully used LUT-FF pairs:    11  out of     24    45%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    210     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_SYS                            | IBUF+BUFG              | 12    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.654ns (Maximum Frequency: 604.741MHz)
   Minimum input arrival time before clock: 1.444ns
   Maximum output required time after clock: 1.298ns
   Maximum combinational path delay: 0.673ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_SYS'
  Clock period: 1.654ns (frequency: 604.741MHz)
  Total number of paths / destination ports: 90 / 11
-------------------------------------------------------------------------
Delay:               1.654ns (Levels of Logic = 2)
  Source:            bit_cnt_2 (FF)
  Destination:       SDI_int (FF)
  Source Clock:      CLK_SYS rising
  Destination Clock: CLK_SYS rising

  Data Path: bit_cnt_2 to SDI_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.361   0.711  bit_cnt_2 (bit_cnt_2)
     LUT6:I1->O            1   0.097   0.379  Mmux_SDI_int_state[2]_MUX_38_o15_SW0 (N0)
     LUT6:I4->O            1   0.097   0.000  Mmux_SDI_int_state[2]_MUX_38_o15 (SDI_int_state[2]_MUX_38_o)
     FDR:D                     0.008          SDI_int
    ----------------------------------------
    Total                      1.654ns (0.563ns logic, 1.091ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_SYS'
  Total number of paths / destination ports: 17 / 14
-------------------------------------------------------------------------
Offset:              1.444ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       SDI_int (FF)
  Destination Clock: CLK_SYS rising

  Data Path: reset to SDI_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.730  reset_IBUF (reset_IBUF)
     LUT5:I0->O            1   0.097   0.511  Mmux_SDI_int_state[2]_MUX_38_o15_SW3 (N3)
     LUT6:I3->O            1   0.097   0.000  Mmux_SDI_int_state[2]_MUX_38_o15 (SDI_int_state[2]_MUX_38_o)
     FDR:D                     0.008          SDI_int
    ----------------------------------------
    Total                      1.444ns (0.203ns logic, 1.241ns route)
                                       (14.1% logic, 85.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_SYS'
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Offset:              1.298ns (Levels of Logic = 2)
  Source:            CE_int (FF)
  Destination:       SCK (PAD)
  Source Clock:      CLK_SYS rising

  Data Path: CE_int to SCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.561  CE_int (CE_int)
     LUT4:I0->O            1   0.097   0.279  CE_int_GND_4_o_AND_16_o_inv1 (CE_int_GND_4_o_AND_16_o_inv)
     OBUFT:T->O                0.000          SCK_OBUFT (SCK)
    ----------------------------------------
    Total                      1.298ns (0.458ns logic, 0.840ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.673ns (Levels of Logic = 3)
  Source:            CLK_SYS (PAD)
  Destination:       SCK (PAD)

  Data Path: CLK_SYS to SCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  CLK_SYS_IBUF (CLK_SYS_IBUF)
     INV:I->O              1   0.113   0.279  CLK_SYS_INV_16_o1_INV_0 (SCK_OBUFT)
     OBUFT:I->O                0.000          SCK_OBUFT (SCK)
    ----------------------------------------
    Total                      0.673ns (0.114ns logic, 0.559ns route)
                                       (16.9% logic, 83.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_SYS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_SYS        |    1.654|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.56 secs
 
--> 

Total memory usage is 4616936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    1 (   0 filtered)

