# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

impl_lib: DCC_INTERPOLATOR
impl_cell: dcc_interpolator
root_dir: gen_outputs/ip_blocks/dcc_interpolator

lay_class: bag.layout.util.IPMarginTemplate

params:
  cls_name: xbase.layout.mos.top.GenericWrapper
  params:
    cls_name: aib_ams.layout.phase_interp.PhaseInterpolatorWithDelay
    params:
      pinfo:
        tiles:
          - name: ptap_tile
          - name: logic_tile
          - name: ntap_tile
          - name: logic_tile
            flip: True
          - name: ptap_tile
          - name: logic_tile
          - name: ntap_tile
          - name: logic_tile
            flip: True
          - name: ptap_tile
        tile_specs:
          arr_info:
            lch: 36
            top_layer: 3
            tr_widths:
              sup: {2: 2, 3: 2, 4: 2}
              sig: {2: 1, 3: 1, 4: 1}
            tr_spaces:
              !!python/tuple ['sup', '']: {3: 0, 4: 1}
            ridx_n: 0
            ridx_p: -1

          place_info:
            ptap_tile:
              priority: 2
              bot_mirror: False
              top_mirror: False
              row_specs:
                - mos_type: ptap
                  width: 2
                  threshold: standard
                  bot_wires: []
                  top_wires:
                    data: [sup]
                    align: CENTER_COMPACT
            logic_tile:
              priority: 1
              bot_mirror: False
              top_mirror: False
              row_specs:
                - mos_type: nch
                  width: 4
                  threshold: standard
                  bot_wires: ['sig<0:1>']
                  top_wires: ['sig<0:1>']
                  flip: True
                - mos_type: pch
                  width: 4
                  threshold: standard
                  bot_wires: ['sig<0:1>']
                  top_wires: ['sig<0:1>']
            ntap_tile:
              priority: 2
              bot_mirror: False
              top_mirror: False
              row_specs:
                - mos_type: ntap
                  width: 2
                  threshold: standard
                  bot_wires: []
                  top_wires:
                    data: [sup]
                    align: CENTER_COMPACT

          abut_list:
            - [[ptap_tile, 1], [logic_tile, 0]]
            - [[logic_tile, 1], [ntap_tile, 0]]
            - [[ntap_tile, 1], [logic_tile, 1]]
            - [[logic_tile, 0], [ptap_tile, 0]]

      pi_params:
        unit_params:
          seg: 2
          stack_n: 1
          stack_p: 1
        inv_params:
          seg: 42
        abut_tristates: True
      dc_params:
        seg_dict:
          in: 28
          out: 28
          sr: 14
        substrate_row: True
        tile0: 1
        tile1: 3
      inv_params:
        seg: 7
      nand_params:
        seg: 56
      num_core: 1
      nbits: 7
      export_dc_out: True
      export_dc_in: True
      draw_sub: True
      pi_tile: 0
      dc_tile: 4

model_params:
  XDC:
    XNAND_SR0: {view_name: '', delay: 20}
    XNAND_SR1: {view_name: '', delay: 20}
    XNAND_in: {view_name: '', delay: 20}
    XNAND_out: {view_name: '', delay: 20}
  XINT:
    view_name: ''
    intrinsic: 100
    steps: [0, 0.143, 0.286, 0.429, 0.571, 0.714, 0.857, 1]
  XINVH: {view_name: ''}
  XINVL: {view_name: ''}
  XNANDH: {view_name: ''}
  XNANDL: {view_name: ''}
