{
    "CA5U_IB_DBG_TCK": 57, 
    "CA5U_IB_DBG_TDI": 59, 
    "CA5U_IB_DBG_TMS": 58, 
    "CA5U_IB_DBG_nTRST": 60, 
    "CA5U_OB_DBG_TDO": 61, 
    "EQOSC_IB_COL": 55, 
    "EQOSC_IB_CRS": 56, 
    "EQOSC_IB_RXDV": 43, 
    "EQOSC_IB_RXD_0": 44, 
    "EQOSC_IB_RXD_1": 45, 
    "EQOSC_IB_RXD_2": 46, 
    "EQOSC_IB_RXD_3": 47, 
    "EQOSC_IB_RXER": 42, 
    "EQOSC_IB_RX_CLK": 99, 
    "EQOSC_IB_TX_CLK": 100, 
    "EQOSC_IO_MD": 54, 
    "EQOSC_OB_MDC": 53, 
    "EQOSC_OB_TXD_0": 49, 
    "EQOSC_OB_TXD_1": 50, 
    "EQOSC_OB_TXD_2": 51, 
    "EQOSC_OB_TXD_3": 52, 
    "EQOSC_OB_TXEN": 48, 
    "EQOSC_O_REF_CLK": 102, 
    "EQOSC_O_TX_CLK": 101, 
    "GPIOC_0_IO_DATA_0": 0, 
    "GPIOC_0_IO_DATA_1": 1, 
    "GPIOC_0_IO_DATA_10": 10, 
    "GPIOC_0_IO_DATA_11": 11, 
    "GPIOC_0_IO_DATA_12": 12, 
    "GPIOC_0_IO_DATA_13": 13, 
    "GPIOC_0_IO_DATA_14": 14, 
    "GPIOC_0_IO_DATA_15": 15, 
    "GPIOC_0_IO_DATA_16": 16, 
    "GPIOC_0_IO_DATA_17": 17, 
    "GPIOC_0_IO_DATA_18": 18, 
    "GPIOC_0_IO_DATA_2": 2, 
    "GPIOC_0_IO_DATA_3": 3, 
    "GPIOC_0_IO_DATA_4": 4, 
    "GPIOC_0_IO_DATA_5": 5, 
    "GPIOC_0_IO_DATA_6": 6, 
    "GPIOC_0_IO_DATA_7": 7, 
    "GPIOC_0_IO_DATA_8": 8, 
    "GPIOC_0_IO_DATA_9": 9, 
    "I2CC_0_IO_SCL": 104, 
    "I2CC_0_IO_SDA": 105, 
    "I2SSC_IO_TX_BCLK": 107, 
    "I2SSC_IO_TX_WS": 110, 
    "I2SSC_I_RXD": 111, 
    "I2SSC_I_RX_BCLK": 108, 
    "I2SSC_I_RX_WS": 109, 
    "I2SSC_O_MCLK": 112, 
    "I2SSC_O_TXD": 106, 
    "IRDAC_IB_SDA": 19, 
    "MM3101_I_DBG_TCK": 63, 
    "MM3101_I_DBG_TDI": 64, 
    "MM3101_I_DBG_TMS": 65, 
    "MM3101_I_DBG_nRST": 62, 
    "MM3101_O_DBG_TDO": 66, 
    "MSHC_0_IB_CARD_WRITE_PRT": 21, 
    "MSHC_0_IB_CARD_nDETECT": 20, 
    "MSHC_0_IO_CMD": 22, 
    "MSHC_0_IO_DATA_0": 23, 
    "MSHC_0_IO_DATA_1": 24, 
    "MSHC_0_IO_DATA_2": 25, 
    "MSHC_0_IO_DATA_3": 26, 
    "MSHC_0_O_TX_CLK": 97, 
    "MSHC_1_IO_CMD": 27, 
    "MSHC_1_IO_DATA_0": 28, 
    "MSHC_1_IO_DATA_1": 29, 
    "MSHC_1_IO_DATA_2": 30, 
    "MSHC_1_IO_DATA_3": 31, 
    "MSHC_1_O_TX_CLK": 98, 
    "SSIC_0_I_RXD": 71, 
    "SSIC_0_O_BCLK": 70, 
    "SSIC_0_O_TXD": 69, 
    "SSIC_0_O_nSEL_0": 68, 
    "SSIC_0_O_nSEL_1": 67, 
    "SSIC_1_I_RXD": 76, 
    "SSIC_1_O_BCLK": 75, 
    "SSIC_1_O_TXD": 74, 
    "SSIC_1_O_nSEL_0": 73, 
    "SSIC_1_O_nSEL_1": 72, 
    "SYS_I_OSC_CLK": 113, 
    "SYS_O_BASE_CLK": 115, 
    "SYS_O_MON_CLK": 96, 
    "SYS_O_OSC_FEBCLK": 114, 
    "UARTC_0_IB_SDA": 32, 
    "UARTC_0_OB_SDA": 33, 
    "UARTC_1_IB_SDA": 36, 
    "UARTC_1_OB_SDA": 37, 
    "UARTC_2_IB_SDA": 34, 
    "UARTC_2_OB_SDA": 35, 
    "UARTC_3_IB_SDA": 38, 
    "UARTC_3_OB_SDA": 39, 
    "UARTC_4_IB_SDA": 40, 
    "UARTC_4_OB_SDA": 41, 
    "VIC_IB_DEV_0_CLK": 87, 
    "VIC_IB_DEV_0_DATA_0": 79, 
    "VIC_IB_DEV_0_DATA_1": 80, 
    "VIC_IB_DEV_0_DATA_10": 90, 
    "VIC_IB_DEV_0_DATA_11": 91, 
    "VIC_IB_DEV_0_DATA_12": 92, 
    "VIC_IB_DEV_0_DATA_13": 93, 
    "VIC_IB_DEV_0_DATA_14": 94, 
    "VIC_IB_DEV_0_DATA_15": 95, 
    "VIC_IB_DEV_0_DATA_2": 81, 
    "VIC_IB_DEV_0_DATA_3": 82, 
    "VIC_IB_DEV_0_DATA_4": 83, 
    "VIC_IB_DEV_0_DATA_5": 84, 
    "VIC_IB_DEV_0_DATA_6": 85, 
    "VIC_IB_DEV_0_DATA_7": 86, 
    "VIC_IB_DEV_0_DATA_8": 88, 
    "VIC_IB_DEV_0_DATA_9": 89, 
    "VIC_IB_DEV_0_HSYNC": 77, 
    "VIC_IB_DEV_0_VSYNC": 78, 
    "VIC_O_REF_CLK": 103
}
