###############################################################
#  Generated by:      Cadence Innovus 23.32-s091_1
#  OS:                Linux x86_64(Host ID cadmicro-inf-el8-623207)
#  Generated on:      Mon Apr  7 17:50:48 2025
#  Design:            carry_select_adder_8888_32bits
#  Command:           report_timing > reports/report_timing.rpt
###############################################################
Path 1: VIOLATED Path Delay Check
Endpoint:   S[31] (^)
Beginpoint: B[24] (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default_emulate_view
- External Delay                0.000
+ Path Delay                    1.830
= Required Time                 1.830
- Arrival Time                  1.964
= Slack Time                   -0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |            Cell            | Delay | Arrival | Required | 
     |                                                    |                |                            |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------------------------+-------+---------+----------| 
     |                                                    | B[24] v        |                            |       |   0.000 |   -0.134 | 
     | CSA_BLOCKS[3].RCA_C0/F1A/g2                        | A v -> COUT v  | sky130_fd_sc_hd__ha_4      | 0.539 |   0.539 |    0.404 | 
     | CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g123__3 | A v -> Y ^     | sky130_fd_sc_hd__nand2_2   | 0.063 |   0.601 |    0.467 | 
     | 680                                                |                |                            |       |         |          | 
     | CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g121__5 | A ^ -> Y v     | sky130_fd_sc_hd__nand2_2   | 0.058 |   0.659 |    0.525 | 
     | 526                                                |                |                            |       |         |          | 
     | CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g62__82 | A v -> Y ^     | sky130_fd_sc_hd__nand2_2   | 0.066 |   0.725 |    0.590 | 
     | 46                                                 |                |                            |       |         |          | 
     | CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g60__51 | A ^ -> Y v     | sky130_fd_sc_hd__nand2_2   | 0.052 |   0.777 |    0.643 | 
     | 22                                                 |                |                            |       |         |          | 
     | CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g62__47 | A v -> Y ^     | sky130_fd_sc_hd__nand2_2   | 0.066 |   0.843 |    0.709 | 
     | 33                                                 |                |                            |       |         |          | 
     | CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g60__74 | A ^ -> Y v     | sky130_fd_sc_hd__nand2_2   | 0.056 |   0.900 |    0.765 | 
     | 82                                                 |                |                            |       |         |          | 
     | CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/fopt1   | A v -> Y ^     | sky130_fd_sc_hd__clkinv_2  | 0.055 |   0.955 |    0.820 | 
     | CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g28     | B2 ^ -> Y v    | sky130_fd_sc_hd__o2bb2ai_2 | 0.063 |   1.018 |    0.884 | 
     | CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g59__23 | B1 v -> Y ^    | sky130_fd_sc_hd__o21ai_2   | 0.072 |   1.091 |    0.956 | 
     | 98                                                 |                |                            |       |         |          | 
     | CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g57__54 | B ^ -> Y v     | sky130_fd_sc_hd__nand2b_2  | 0.088 |   1.179 |    1.044 | 
     | 77                                                 |                |                            |       |         |          | 
     | CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g57__43 | CI v -> COUT v | sky130_fd_sc_hd__fah_1     | 0.252 |   1.431 |    1.297 | 
     | 19                                                 |                |                            |       |         |          | 
     | CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g57__84 | CI v -> SUM ^  | sky130_fd_sc_hd__fah_1     | 0.321 |   1.752 |    1.617 | 
     | 28                                                 |                |                            |       |         |          | 
     | g17                                                | A ^ -> Y v     | sky130_fd_sc_hd__nand2_2   | 0.092 |   1.844 |    1.710 | 
     | g16                                                | A v -> Y ^     | sky130_fd_sc_hd__nand2_8   | 0.119 |   1.963 |    1.828 | 
     |                                                    | S[31] ^        |                            | 0.002 |   1.964 |    1.830 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 

