# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../alu_project1.srcs/sources_1/new/Addc.vhd" \
"../../../../alu_project1.srcs/sources_1/new/full_add.vhd" \
"../../../../alu_project1.srcs/sim_1/new/Addc_tb.vhd" \

# Do not sort compile order
nosort
