
*** Running vivado
    with args -log Neander.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Neander.tcl -notrace


****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Neander.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1316.930 ; gain = 0.023 ; free physical = 7054 ; free virtual = 12658
Command: link_design -top Neander -part xa7a12tcpg238-2I
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xa7a12tcpg238-2I
INFO: [Project 1-454] Reading design checkpoint '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'datapath/bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1638.773 ; gain = 0.000 ; free physical = 6564 ; free virtual = 12179
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1764.551 ; gain = 0.000 ; free physical = 6509 ; free virtual = 12125
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a12t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1858.270 ; gain = 93.684 ; free physical = 6487 ; free virtual = 12103

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ca8babe3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2232.059 ; gain = 373.789 ; free physical = 6154 ; free virtual = 11785

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: ca8babe3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.777 ; gain = 0.000 ; free physical = 5845 ; free virtual = 11475

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: ca8babe3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.777 ; gain = 0.000 ; free physical = 5845 ; free virtual = 11475
Phase 1 Initialization | Checksum: ca8babe3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.777 ; gain = 0.000 ; free physical = 5845 ; free virtual = 11475

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: ca8babe3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.777 ; gain = 0.000 ; free physical = 5845 ; free virtual = 11475

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: ca8babe3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2547.777 ; gain = 0.000 ; free physical = 5845 ; free virtual = 11475
Phase 2 Timer Update And Timing Data Collection | Checksum: ca8babe3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2547.777 ; gain = 0.000 ; free physical = 5845 ; free virtual = 11475

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: ca8babe3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2547.777 ; gain = 0.000 ; free physical = 5845 ; free virtual = 11475
Retarget | Checksum: ca8babe3
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: ca8babe3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2547.777 ; gain = 0.000 ; free physical = 5844 ; free virtual = 11475
Constant propagation | Checksum: ca8babe3
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 8f0c040d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2547.777 ; gain = 0.000 ; free physical = 5845 ; free virtual = 11475
Sweep | Checksum: 8f0c040d
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 8f0c040d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2579.793 ; gain = 32.016 ; free physical = 5845 ; free virtual = 11475
BUFG optimization | Checksum: 8f0c040d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 8f0c040d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2579.793 ; gain = 32.016 ; free physical = 5845 ; free virtual = 11475
Shift Register Optimization | Checksum: 8f0c040d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: fdbc13c2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2579.793 ; gain = 32.016 ; free physical = 5845 ; free virtual = 11475
Post Processing Netlist | Checksum: fdbc13c2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: a529e564

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2579.793 ; gain = 32.016 ; free physical = 5845 ; free virtual = 11475

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.793 ; gain = 0.000 ; free physical = 5845 ; free virtual = 11475
Phase 9.2 Verifying Netlist Connectivity | Checksum: a529e564

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2579.793 ; gain = 32.016 ; free physical = 5845 ; free virtual = 11475
Phase 9 Finalization | Checksum: a529e564

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2579.793 ; gain = 32.016 ; free physical = 5845 ; free virtual = 11475
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a529e564

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2579.793 ; gain = 32.016 ; free physical = 5845 ; free virtual = 11475
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.793 ; gain = 0.000 ; free physical = 5845 ; free virtual = 11475

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: a529e564

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5772 ; free virtual = 11408
Ending Power Optimization Task | Checksum: a529e564

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2820.754 ; gain = 240.961 ; free physical = 5772 ; free virtual = 11408

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a529e564

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5772 ; free virtual = 11408

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5772 ; free virtual = 11408
Ending Netlist Obfuscation Task | Checksum: a529e564

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5772 ; free virtual = 11408
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2820.754 ; gain = 1056.168 ; free physical = 5772 ; free virtual = 11408
INFO: [runtcl-4] Executing : report_drc -file Neander_drc_opted.rpt -pb Neander_drc_opted.pb -rpx Neander_drc_opted.rpx
Command: report_drc -file Neander_drc_opted.rpt -pb Neander_drc_opted.pb -rpx Neander_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.runs/impl_1/Neander_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5765 ; free virtual = 11403
INFO: [Common 17-1381] The checkpoint '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.runs/impl_1/Neander_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a12t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5758 ; free virtual = 11396
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 08112bf8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5758 ; free virtual = 11396
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5758 ; free virtual = 11396

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16c547497

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5754 ; free virtual = 11396

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ce4b89c6

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5753 ; free virtual = 11396

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ce4b89c6

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5753 ; free virtual = 11396
Phase 1 Placer Initialization | Checksum: 1ce4b89c6

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5753 ; free virtual = 11396

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ce4b89c6

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5753 ; free virtual = 11396

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ce4b89c6

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5753 ; free virtual = 11396

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ce4b89c6

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5753 ; free virtual = 11396

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 18a0487e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5722 ; free virtual = 11366
Phase 2 Global Placement | Checksum: 18a0487e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5722 ; free virtual = 11366

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18a0487e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5722 ; free virtual = 11366

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23e8b1d35

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5724 ; free virtual = 11367

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c675fab7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5732 ; free virtual = 11376

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c675fab7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5732 ; free virtual = 11376

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1521b0804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11386

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1521b0804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11385

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1521b0804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11385
Phase 3 Detail Placement | Checksum: 1521b0804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11385

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1521b0804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11385

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1521b0804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11385

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1521b0804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11385
Phase 4.3 Placer Reporting | Checksum: 1521b0804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11385

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11385

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11385
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e57a5791

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11385
Ending Placer Task | Checksum: 70e3b170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11385
47 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file Neander_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5739 ; free virtual = 11383
INFO: [runtcl-4] Executing : report_utilization -file Neander_utilization_placed.rpt -pb Neander_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Neander_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5744 ; free virtual = 11389
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5744 ; free virtual = 11389
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5744 ; free virtual = 11389
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5744 ; free virtual = 11389
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11386
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11386
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11386
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11386
INFO: [Common 17-1381] The checkpoint '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.runs/impl_1/Neander_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a12t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5743 ; free virtual = 11388
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5743 ; free virtual = 11388
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5742 ; free virtual = 11387
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5742 ; free virtual = 11387
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5741 ; free virtual = 11386
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5740 ; free virtual = 11385
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5740 ; free virtual = 11386
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5740 ; free virtual = 11386
INFO: [Common 17-1381] The checkpoint '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.runs/impl_1/Neander_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xa7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xa7a12t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4fb00bd3 ConstDB: 0 ShapeSum: 2133a59d RouteDB: 0
Post Restoration Checksum: NetGraph: 51dffa03 | NumContArr: 6570c4ff | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23ca2b43c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5682 ; free virtual = 11328

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23ca2b43c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5679 ; free virtual = 11325

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23ca2b43c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5679 ; free virtual = 11325
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 153
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 153
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19fd3b58a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11318

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19fd3b58a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11318

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 25e6e0524

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11318
Phase 3 Initial Routing | Checksum: 25e6e0524

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11318

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2152c250d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11318
Phase 4 Rip-up And Reroute | Checksum: 2152c250d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11318

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2152c250d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11318

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2152c250d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11318
Phase 6 Post Hold Fix | Checksum: 2152c250d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11318

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.154576 %
  Global Horizontal Routing Utilization  = 0.0998452 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 30.6306%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 24.3243%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2152c250d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11318

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2152c250d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11317

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20e1fdeb7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11317
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1236a0469

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11317
Ending Routing Task | Checksum: 1236a0469

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11317

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.754 ; gain = 0.000 ; free physical = 5671 ; free virtual = 11317
INFO: [runtcl-4] Executing : report_drc -file Neander_drc_routed.rpt -pb Neander_drc_routed.pb -rpx Neander_drc_routed.rpx
Command: report_drc -file Neander_drc_routed.rpt -pb Neander_drc_routed.pb -rpx Neander_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.runs/impl_1/Neander_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Neander_methodology_drc_routed.rpt -pb Neander_methodology_drc_routed.pb -rpx Neander_methodology_drc_routed.rpx
Command: report_methodology -file Neander_methodology_drc_routed.rpt -pb Neander_methodology_drc_routed.pb -rpx Neander_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.runs/impl_1/Neander_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Neander_power_routed.rpt -pb Neander_power_summary_routed.pb -rpx Neander_power_routed.rpx
Command: report_power -file Neander_power_routed.rpt -pb Neander_power_summary_routed.pb -rpx Neander_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Neander_route_status.rpt -pb Neander_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Neander_timing_summary_routed.rpt -pb Neander_timing_summary_routed.pb -rpx Neander_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Neander_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Neander_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Neander_bus_skew_routed.rpt -pb Neander_bus_skew_routed.pb -rpx Neander_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.801 ; gain = 0.000 ; free physical = 5619 ; free virtual = 11267
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.801 ; gain = 0.000 ; free physical = 5619 ; free virtual = 11267
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.801 ; gain = 0.000 ; free physical = 5619 ; free virtual = 11267
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2878.801 ; gain = 0.000 ; free physical = 5622 ; free virtual = 11271
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.801 ; gain = 0.000 ; free physical = 5622 ; free virtual = 11270
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.801 ; gain = 0.000 ; free physical = 5622 ; free virtual = 11271
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2878.801 ; gain = 0.000 ; free physical = 5622 ; free virtual = 11271
INFO: [Common 17-1381] The checkpoint '/home/pllima0909/Documents/Git/INF01175-Digital-Systems/T01_-_Neander/T01_-_Neander.runs/impl_1/Neander_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Aug  2 22:24:28 2024...
