Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug 10 23:38:37 2019
| Host         : DESKTOP-BUGDRN4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_calc_top_timing_summary_routed.rpt -pb UART_calc_top_timing_summary_routed.pb -rpx UART_calc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_calc_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: display_controller/tdm/divider/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.197        0.000                      0                  369        0.092        0.000                      0                  369        4.500        0.000                       0                   177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.197        0.000                      0                  369        0.092        0.000                      0                  369        4.500        0.000                       0                   177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 2.876ns (39.512%)  route 4.403ns (60.488%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.647     5.250    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/Q
                         net (fo=8, routed)           0.777     6.544    UART_RX_CTRL_MOD_inst0/operando2[1]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.668 r  UART_RX_CTRL_MOD_inst0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.668    display_controller/alu/display_reg[0]_i_2_0[1]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.311 r  display_controller/alu/result0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.581     7.892    UART_RX_CTRL_MOD_inst0/data1[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.307     8.199 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2/O
                         net (fo=9, routed)           0.496     8.695    UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     8.819 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_1/O
                         net (fo=3, routed)           1.054     9.873    UART_RX_CTRL_MOD_inst0/D[3]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     9.997 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_3/O
                         net (fo=1, routed)           0.000     9.997    display_controller/S[1]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    display_controller/trigger_conversion_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.704 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.790    11.494    display_controller/DDr/CO[0]
    SLICE_X4Y101         LUT4 (Prop_lut4_I3_O)        0.329    11.823 r  display_controller/DDr/r_BCD[19]_i_1/O
                         net (fo=4, routed)           0.706    12.529    display_controller/DDr/r_BCD[19]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  display_controller/DDr/r_BCD_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.588    15.010    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  display_controller/DDr/r_BCD_reg[18]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    14.726    display_controller/DDr/r_BCD_reg[18]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 2.876ns (39.535%)  route 4.399ns (60.465%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.647     5.250    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/Q
                         net (fo=8, routed)           0.777     6.544    UART_RX_CTRL_MOD_inst0/operando2[1]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.668 r  UART_RX_CTRL_MOD_inst0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.668    display_controller/alu/display_reg[0]_i_2_0[1]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.311 r  display_controller/alu/result0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.581     7.892    UART_RX_CTRL_MOD_inst0/data1[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.307     8.199 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2/O
                         net (fo=9, routed)           0.496     8.695    UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     8.819 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_1/O
                         net (fo=3, routed)           1.054     9.873    UART_RX_CTRL_MOD_inst0/D[3]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     9.997 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_3/O
                         net (fo=1, routed)           0.000     9.997    display_controller/S[1]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    display_controller/trigger_conversion_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.704 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.790    11.494    display_controller/DDr/CO[0]
    SLICE_X4Y101         LUT4 (Prop_lut4_I3_O)        0.329    11.823 r  display_controller/DDr/r_BCD[19]_i_1/O
                         net (fo=4, routed)           0.701    12.524    display_controller/DDr/r_BCD[19]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  display_controller/DDr/r_BCD_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.588    15.010    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  display_controller/DDr/r_BCD_reg[16]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y100         FDRE (Setup_fdre_C_R)       -0.429    14.726    display_controller/DDr/r_BCD_reg[16]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -12.524    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 2.876ns (40.505%)  route 4.224ns (59.495%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.647     5.250    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/Q
                         net (fo=8, routed)           0.777     6.544    UART_RX_CTRL_MOD_inst0/operando2[1]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.668 r  UART_RX_CTRL_MOD_inst0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.668    display_controller/alu/display_reg[0]_i_2_0[1]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.311 r  display_controller/alu/result0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.581     7.892    UART_RX_CTRL_MOD_inst0/data1[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.307     8.199 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2/O
                         net (fo=9, routed)           0.496     8.695    UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     8.819 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_1/O
                         net (fo=3, routed)           1.054     9.873    UART_RX_CTRL_MOD_inst0/D[3]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     9.997 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_3/O
                         net (fo=1, routed)           0.000     9.997    display_controller/S[1]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    display_controller/trigger_conversion_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.704 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.790    11.494    display_controller/DDr/CO[0]
    SLICE_X4Y101         LUT4 (Prop_lut4_I3_O)        0.329    11.823 r  display_controller/DDr/r_BCD[19]_i_1/O
                         net (fo=4, routed)           0.527    12.350    display_controller/DDr/r_BCD[19]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  display_controller/DDr/r_BCD_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.590    15.012    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  display_controller/DDr/r_BCD_reg[17]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y101         FDRE (Setup_fdre_C_R)       -0.524    14.633    display_controller/DDr/r_BCD_reg[17]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 2.876ns (40.505%)  route 4.224ns (59.495%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.647     5.250    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/Q
                         net (fo=8, routed)           0.777     6.544    UART_RX_CTRL_MOD_inst0/operando2[1]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.668 r  UART_RX_CTRL_MOD_inst0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.668    display_controller/alu/display_reg[0]_i_2_0[1]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.311 r  display_controller/alu/result0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.581     7.892    UART_RX_CTRL_MOD_inst0/data1[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.307     8.199 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2/O
                         net (fo=9, routed)           0.496     8.695    UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     8.819 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_1/O
                         net (fo=3, routed)           1.054     9.873    UART_RX_CTRL_MOD_inst0/D[3]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     9.997 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_3/O
                         net (fo=1, routed)           0.000     9.997    display_controller/S[1]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    display_controller/trigger_conversion_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.704 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.790    11.494    display_controller/DDr/CO[0]
    SLICE_X4Y101         LUT4 (Prop_lut4_I3_O)        0.329    11.823 r  display_controller/DDr/r_BCD[19]_i_1/O
                         net (fo=4, routed)           0.527    12.350    display_controller/DDr/r_BCD[19]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  display_controller/DDr/r_BCD_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.590    15.012    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  display_controller/DDr/r_BCD_reg[19]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y101         FDRE (Setup_fdre_C_R)       -0.524    14.633    display_controller/DDr/r_BCD_reg[19]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 2.876ns (40.213%)  route 4.276ns (59.787%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.647     5.250    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/Q
                         net (fo=8, routed)           0.777     6.544    UART_RX_CTRL_MOD_inst0/operando2[1]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.668 r  UART_RX_CTRL_MOD_inst0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.668    display_controller/alu/display_reg[0]_i_2_0[1]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.311 r  display_controller/alu/result0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.581     7.892    UART_RX_CTRL_MOD_inst0/data1[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.307     8.199 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2/O
                         net (fo=9, routed)           0.496     8.695    UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     8.819 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_1/O
                         net (fo=3, routed)           1.054     9.873    UART_RX_CTRL_MOD_inst0/D[3]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     9.997 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_3/O
                         net (fo=1, routed)           0.000     9.997    display_controller/S[1]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    display_controller/trigger_conversion_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.704 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.793    11.497    display_controller/DDr/CO[0]
    SLICE_X4Y101         LUT4 (Prop_lut4_I3_O)        0.329    11.826 r  display_controller/DDr/r_BCD[7]_i_1/O
                         net (fo=4, routed)           0.576    12.402    display_controller/DDr/r_BCD[7]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  display_controller/DDr/r_BCD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.590    15.012    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  display_controller/DDr/r_BCD_reg[5]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    14.728    display_controller/DDr/r_BCD_reg[5]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 2.876ns (40.213%)  route 4.276ns (59.787%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.647     5.250    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/Q
                         net (fo=8, routed)           0.777     6.544    UART_RX_CTRL_MOD_inst0/operando2[1]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.668 r  UART_RX_CTRL_MOD_inst0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.668    display_controller/alu/display_reg[0]_i_2_0[1]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.311 r  display_controller/alu/result0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.581     7.892    UART_RX_CTRL_MOD_inst0/data1[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.307     8.199 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2/O
                         net (fo=9, routed)           0.496     8.695    UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     8.819 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_1/O
                         net (fo=3, routed)           1.054     9.873    UART_RX_CTRL_MOD_inst0/D[3]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     9.997 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_3/O
                         net (fo=1, routed)           0.000     9.997    display_controller/S[1]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    display_controller/trigger_conversion_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.704 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.793    11.497    display_controller/DDr/CO[0]
    SLICE_X4Y101         LUT4 (Prop_lut4_I3_O)        0.329    11.826 r  display_controller/DDr/r_BCD[7]_i_1/O
                         net (fo=4, routed)           0.576    12.402    display_controller/DDr/r_BCD[7]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  display_controller/DDr/r_BCD_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.590    15.012    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  display_controller/DDr/r_BCD_reg[7]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    14.728    display_controller/DDr/r_BCD_reg[7]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 2.876ns (40.397%)  route 4.243ns (59.603%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.647     5.250    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/Q
                         net (fo=8, routed)           0.777     6.544    UART_RX_CTRL_MOD_inst0/operando2[1]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.668 r  UART_RX_CTRL_MOD_inst0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.668    display_controller/alu/display_reg[0]_i_2_0[1]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.311 r  display_controller/alu/result0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.581     7.892    UART_RX_CTRL_MOD_inst0/data1[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.307     8.199 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2/O
                         net (fo=9, routed)           0.496     8.695    UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     8.819 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_1/O
                         net (fo=3, routed)           1.054     9.873    UART_RX_CTRL_MOD_inst0/D[3]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     9.997 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_3/O
                         net (fo=1, routed)           0.000     9.997    display_controller/S[1]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    display_controller/trigger_conversion_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.704 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.793    11.497    display_controller/DDr/CO[0]
    SLICE_X4Y101         LUT4 (Prop_lut4_I3_O)        0.329    11.826 r  display_controller/DDr/r_BCD[7]_i_1/O
                         net (fo=4, routed)           0.543    12.369    display_controller/DDr/r_BCD[7]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  display_controller/DDr/r_BCD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.588    15.010    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  display_controller/DDr/r_BCD_reg[6]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429    14.726    display_controller/DDr/r_BCD_reg[6]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 2.876ns (40.422%)  route 4.239ns (59.578%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.647     5.250    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/Q
                         net (fo=8, routed)           0.777     6.544    UART_RX_CTRL_MOD_inst0/operando2[1]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.668 r  UART_RX_CTRL_MOD_inst0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.668    display_controller/alu/display_reg[0]_i_2_0[1]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.311 r  display_controller/alu/result0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.581     7.892    UART_RX_CTRL_MOD_inst0/data1[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.307     8.199 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2/O
                         net (fo=9, routed)           0.496     8.695    UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     8.819 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_1/O
                         net (fo=3, routed)           1.054     9.873    UART_RX_CTRL_MOD_inst0/D[3]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     9.997 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_3/O
                         net (fo=1, routed)           0.000     9.997    display_controller/S[1]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    display_controller/trigger_conversion_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.704 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.793    11.497    display_controller/DDr/CO[0]
    SLICE_X4Y101         LUT4 (Prop_lut4_I3_O)        0.329    11.826 r  display_controller/DDr/r_BCD[7]_i_1/O
                         net (fo=4, routed)           0.539    12.365    display_controller/DDr/r_BCD[7]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  display_controller/DDr/r_BCD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.588    15.010    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  display_controller/DDr/r_BCD_reg[4]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X5Y101         FDRE (Setup_fdre_C_R)       -0.429    14.726    display_controller/DDr/r_BCD_reg[4]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.876ns (40.887%)  route 4.158ns (59.113%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.647     5.250    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/Q
                         net (fo=8, routed)           0.777     6.544    UART_RX_CTRL_MOD_inst0/operando2[1]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.668 r  UART_RX_CTRL_MOD_inst0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.668    display_controller/alu/display_reg[0]_i_2_0[1]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.311 r  display_controller/alu/result0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.581     7.892    UART_RX_CTRL_MOD_inst0/data1[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.307     8.199 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2/O
                         net (fo=9, routed)           0.496     8.695    UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     8.819 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_1/O
                         net (fo=3, routed)           1.054     9.873    UART_RX_CTRL_MOD_inst0/D[3]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     9.997 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_3/O
                         net (fo=1, routed)           0.000     9.997    display_controller/S[1]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    display_controller/trigger_conversion_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.704 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.617    11.321    display_controller/DDr/CO[0]
    SLICE_X5Y98          LUT4 (Prop_lut4_I3_O)        0.329    11.650 r  display_controller/DDr/r_BCD[3]_i_1/O
                         net (fo=4, routed)           0.634    12.284    display_controller/DDr/r_BCD[3]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  display_controller/DDr/r_BCD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.604    15.027    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  display_controller/DDr/r_BCD_reg[1]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.429    14.821    display_controller/DDr/r_BCD_reg[1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.876ns (40.887%)  route 4.158ns (59.113%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.647     5.250    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     5.768 r  UART_RX_CTRL_MOD_inst0/operando2_reg[1]/Q
                         net (fo=8, routed)           0.777     6.544    UART_RX_CTRL_MOD_inst0/operando2[1]
    SLICE_X12Y95         LUT2 (Prop_lut2_I0_O)        0.124     6.668 r  UART_RX_CTRL_MOD_inst0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.668    display_controller/alu/display_reg[0]_i_2_0[1]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.311 r  display_controller/alu/result0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.581     7.892    UART_RX_CTRL_MOD_inst0/data1[3]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.307     8.199 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2/O
                         net (fo=9, routed)           0.496     8.695    UART_RX_CTRL_MOD_inst0/display_reg[3]_i_2_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.124     8.819 r  UART_RX_CTRL_MOD_inst0/display_reg[3]_i_1/O
                         net (fo=3, routed)           1.054     9.873    UART_RX_CTRL_MOD_inst0/D[3]
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     9.997 r  UART_RX_CTRL_MOD_inst0/trigger_conversion_carry_i_3/O
                         net (fo=1, routed)           0.000     9.997    display_controller/S[1]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.547 r  display_controller/trigger_conversion_carry/CO[3]
                         net (fo=1, routed)           0.000    10.547    display_controller/trigger_conversion_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.704 r  display_controller/trigger_conversion_carry__0/CO[1]
                         net (fo=12, routed)          0.617    11.321    display_controller/DDr/CO[0]
    SLICE_X5Y98          LUT4 (Prop_lut4_I3_O)        0.329    11.650 r  display_controller/DDr/r_BCD[3]_i_1/O
                         net (fo=4, routed)           0.634    12.284    display_controller/DDr/r_BCD[3]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  display_controller/DDr/r_BCD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.604    15.027    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  display_controller/DDr/r_BCD_reg[2]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.429    14.821    display_controller/DDr/r_BCD_reg[2]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 reset_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_CTRL_MOD_inst0/operando2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.366%)  route 0.178ns (54.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.569     1.488    clk_100M_IBUF_BUFG
    SLICE_X12Y104        FDRE                                         r  reset_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.148     1.636 r  reset_sr_reg[1]/Q
                         net (fo=65, routed)          0.178     1.815    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[0]_0[0]
    SLICE_X12Y98         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.847     2.012    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[13]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X12Y98         FDRE (Hold_fdre_C_R)        -0.044     1.722    UART_RX_CTRL_MOD_inst0/operando2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 reset_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_CTRL_MOD_inst0/operando2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.366%)  route 0.178ns (54.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.569     1.488    clk_100M_IBUF_BUFG
    SLICE_X12Y104        FDRE                                         r  reset_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.148     1.636 r  reset_sr_reg[1]/Q
                         net (fo=65, routed)          0.178     1.815    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[0]_0[0]
    SLICE_X12Y98         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.847     2.012    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[14]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X12Y98         FDRE (Hold_fdre_C_R)        -0.044     1.722    UART_RX_CTRL_MOD_inst0/operando2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 reset_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_CTRL_MOD_inst0/operando2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.366%)  route 0.178ns (54.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.569     1.488    clk_100M_IBUF_BUFG
    SLICE_X12Y104        FDRE                                         r  reset_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.148     1.636 r  reset_sr_reg[1]/Q
                         net (fo=65, routed)          0.178     1.815    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[0]_0[0]
    SLICE_X12Y98         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.847     2.012    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  UART_RX_CTRL_MOD_inst0/operando2_reg[15]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X12Y98         FDRE (Hold_fdre_C_R)        -0.044     1.722    UART_RX_CTRL_MOD_inst0/operando2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 display_controller/DDr/r_BCD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.468%)  route 0.298ns (61.532%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.604     1.523    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  display_controller/DDr/r_BCD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  display_controller/DDr/r_BCD_reg[3]/Q
                         net (fo=9, routed)           0.298     1.962    display_controller/DDr/r_BCD_reg_n_0_[3]
    SLICE_X5Y101         LUT5 (Prop_lut5_I4_O)        0.045     2.007 r  display_controller/DDr/r_BCD[4]_i_1/O
                         net (fo=1, routed)           0.000     2.007    display_controller/DDr/r_BCD[4]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  display_controller/DDr/r_BCD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.868     2.034    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  display_controller/DDr/r_BCD_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.092     1.880    display_controller/DDr/r_BCD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_basic_inst0/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst0/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.574     1.493    uart_basic_inst0/uart_rx_blk/rx_sync_inst/CLK
    SLICE_X13Y92         FDRE                                         r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.098     1.733    uart_basic_inst0/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.048     1.781 r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.781    uart_basic_inst0/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1_n_0
    SLICE_X12Y92         FDRE                                         r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.845     2.010    uart_basic_inst0/uart_rx_blk/rx_sync_inst/CLK
    SLICE_X12Y92         FDRE                                         r  uart_basic_inst0/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X12Y92         FDRE (Hold_fdre_C_D)         0.131     1.637    uart_basic_inst0/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 reset_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.984%)  route 0.232ns (61.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.569     1.488    clk_100M_IBUF_BUFG
    SLICE_X12Y104        FDRE                                         r  reset_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.148     1.636 r  reset_sr_reg[1]/Q
                         net (fo=65, routed)          0.232     1.868    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[0]_0[0]
    SLICE_X12Y99         FDSE                                         r  UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.847     2.012    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X12Y99         FDSE                                         r  UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X12Y99         FDSE (Hold_fdse_C_S)        -0.044     1.722    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 reset_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.984%)  route 0.232ns (61.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.569     1.488    clk_100M_IBUF_BUFG
    SLICE_X12Y104        FDRE                                         r  reset_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.148     1.636 r  reset_sr_reg[1]/Q
                         net (fo=65, routed)          0.232     1.868    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[0]_0[0]
    SLICE_X12Y99         FDRE                                         r  UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.847     2.012    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X12Y99         FDRE (Hold_fdre_C_R)        -0.044     1.722    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 reset_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.984%)  route 0.232ns (61.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.569     1.488    clk_100M_IBUF_BUFG
    SLICE_X12Y104        FDRE                                         r  reset_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.148     1.636 r  reset_sr_reg[1]/Q
                         net (fo=65, routed)          0.232     1.868    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[0]_0[0]
    SLICE_X12Y99         FDRE                                         r  UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.847     2.012    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[11]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X12Y99         FDRE (Hold_fdre_C_R)        -0.044     1.722    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 reset_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.984%)  route 0.232ns (61.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.569     1.488    clk_100M_IBUF_BUFG
    SLICE_X12Y104        FDRE                                         r  reset_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.148     1.636 r  reset_sr_reg[1]/Q
                         net (fo=65, routed)          0.232     1.868    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[0]_0[0]
    SLICE_X12Y99         FDRE                                         r  UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.847     2.012    UART_RX_CTRL_MOD_inst0/clk_100M_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X12Y99         FDRE (Hold_fdre_C_R)        -0.044     1.722    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 display_controller/DDr/r_Digit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/DDr/r_BCD_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.227ns (41.518%)  route 0.320ns (58.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.598     1.517    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  display_controller/DDr/r_Digit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.128     1.645 f  display_controller/DDr/r_Digit_Index_reg[2]/Q
                         net (fo=38, routed)          0.320     1.965    display_controller/DDr/r_Digit_Index_reg_n_0_[2]
    SLICE_X6Y99          LUT6 (Prop_lut6_I3_O)        0.099     2.064 r  display_controller/DDr/r_BCD[11]_i_3/O
                         net (fo=1, routed)           0.000     2.064    display_controller/DDr/r_BCD[11]_i_3_n_0
    SLICE_X6Y99          FDRE                                         r  display_controller/DDr/r_BCD_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.875     2.040    display_controller/DDr/clk_100M_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  display_controller/DDr/r_BCD_reg[11]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.121     1.915    display_controller/DDr/r_BCD_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y95    UART_RX_CTRL_MOD_inst0/ALU_ctrl_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y95    UART_RX_CTRL_MOD_inst0/ALU_ctrl_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y96    UART_RX_CTRL_MOD_inst0/operando2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y96    UART_RX_CTRL_MOD_inst0/operando2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y96    UART_RX_CTRL_MOD_inst0/operando2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y96    UART_RX_CTRL_MOD_inst0/operando2_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y96    UART_RX_CTRL_MOD_inst0/operando2_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y97    UART_RX_CTRL_MOD_inst0/operando2_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y95    UART_RX_CTRL_MOD_inst0/operando2_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    UART_RX_CTRL_MOD_inst0/operando2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y91    uart_basic_inst0/baud8_tick_blk/acc_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y92    uart_basic_inst0/baud8_tick_blk/acc_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y92    uart_basic_inst0/baud8_tick_blk/acc_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y92    uart_basic_inst0/baud8_tick_blk/acc_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y92    uart_basic_inst0/baud8_tick_blk/acc_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y91    uart_basic_inst0/baud8_tick_blk/acc_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y91    uart_basic_inst0/baud8_tick_blk/acc_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y91    uart_basic_inst0/baud8_tick_blk/acc_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y92    uart_basic_inst0/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    UART_RX_CTRL_MOD_inst0/operando2_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y99    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y99    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y99    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y99    UART_RX_CTRL_MOD_inst0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97    UART_RX_CTRL_MOD_inst0/operando1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97    UART_RX_CTRL_MOD_inst0/operando1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y97    UART_RX_CTRL_MOD_inst0/operando1_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y97    UART_RX_CTRL_MOD_inst0/operando1_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     UART_RX_CTRL_MOD_inst0/display_ctrl_reg[0]/C



