{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556012502326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556012502327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 11:41:42 2019 " "Processing started: Tue Apr 23 11:41:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556012502327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556012502327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_Master -c SPI_Master " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_Master -c SPI_Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556012502327 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556012502774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Master-logic " "Found design unit 1: SPI_Master-logic" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556012503375 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master " "Found entity 1: SPI_Master" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556012503375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556012503375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_Master " "Elaborating entity \"SPI_Master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556012503413 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 44 -1 0 } } { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1556012504551 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1556012504552 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1556012505053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556012505685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505685 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[5\] " "No output dependent on input pin \"addr\[5\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[6\] " "No output dependent on input pin \"addr\[6\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[7\] " "No output dependent on input pin \"addr\[7\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[8\] " "No output dependent on input pin \"addr\[8\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[9\] " "No output dependent on input pin \"addr\[9\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[10\] " "No output dependent on input pin \"addr\[10\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[11\] " "No output dependent on input pin \"addr\[11\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[12\] " "No output dependent on input pin \"addr\[12\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[13\] " "No output dependent on input pin \"addr\[13\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[14\] " "No output dependent on input pin \"addr\[14\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[15\] " "No output dependent on input pin \"addr\[15\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[16\] " "No output dependent on input pin \"addr\[16\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[17\] " "No output dependent on input pin \"addr\[17\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[18\] " "No output dependent on input pin \"addr\[18\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[19\] " "No output dependent on input pin \"addr\[19\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[20\] " "No output dependent on input pin \"addr\[20\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[21\] " "No output dependent on input pin \"addr\[21\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[22\] " "No output dependent on input pin \"addr\[22\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[23\] " "No output dependent on input pin \"addr\[23\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[24\] " "No output dependent on input pin \"addr\[24\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[25\] " "No output dependent on input pin \"addr\[25\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[26\] " "No output dependent on input pin \"addr\[26\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[27\] " "No output dependent on input pin \"addr\[27\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[28\] " "No output dependent on input pin \"addr\[28\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[29\] " "No output dependent on input pin \"addr\[29\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[30\] " "No output dependent on input pin \"addr\[30\]\"" {  } { { "SPI_Master.vhd" "" { Text "C:/altera/13.1/projects/SPI_Master/SPI_Master.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556012505843 "|SPI_Master|addr[30]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1556012505843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "95 " "Implemented 95 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556012505845 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556012505845 ""} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Implemented 257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556012505845 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556012505845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556012505900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 11:41:45 2019 " "Processing ended: Tue Apr 23 11:41:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556012505900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556012505900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556012505900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556012505900 ""}
