{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 11:38:58 2018 " "Info: Processing started: Sat Jan 06 11:38:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_single -c CPU_single " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_single -c CPU_single" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_single.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU_single.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_single " "Info: Found entity 1: CPU_single" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_single " "Info: Elaborating entity \"CPU_single\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.vhd 2 1 " "Warning: Using design file ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Info: Found design unit 1: ALU-ALU_arch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst1 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst1\"" {  } { { "CPU_single.bdf" "inst1" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 520 1016 1168 840 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_bus ALU.vhd(20) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"data_bus\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[0\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[0\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[1\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[1\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[2\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[2\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[3\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[3\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[4\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[4\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[5\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[5\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[6\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[6\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[7\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[7\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bus\[8\] ALU.vhd(20) " "Info (10041): Inferred latch for \"data_bus\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_comm.vhd 2 1 " "Warning: Using design file decoder_comm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_comm-decoder_comm_arch " "Info: Found design unit 1: decoder_comm-decoder_comm_arch" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_comm " "Info: Found entity 1: decoder_comm" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_comm decoder_comm:inst32 " "Info: Elaborating entity \"decoder_comm\" for hierarchy \"decoder_comm:inst32\"" {  } { { "CPU_single.bdf" "inst32" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 552 752 896 872 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "RAM.vhd 2 1 " "Warning: Using design file RAM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-RAM_arch " "Info: Found design unit 1: RAM-RAM_arch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst21 " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:inst21\"" {  } { { "CPU_single.bdf" "inst21" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 336 1024 1184 496 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s RAM.vhd(34) " "Warning (10492): VHDL Process Statement warning at RAM.vhd(34): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s RAM.vhd(39) " "Warning (10492): VHDL Process Statement warning at RAM.vhd(39): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s RAM.vhd(17) " "Warning (10631): VHDL Process Statement warning at RAM.vhd(17): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] RAM.vhd(17) " "Info (10041): Inferred latch for \"s\[0\]\" at RAM.vhd(17)" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] RAM.vhd(17) " "Info (10041): Inferred latch for \"s\[1\]\" at RAM.vhd(17)" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] RAM.vhd(17) " "Info (10041): Inferred latch for \"s\[2\]\" at RAM.vhd(17)" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] RAM.vhd(17) " "Info (10041): Inferred latch for \"s\[3\]\" at RAM.vhd(17)" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] RAM.vhd(17) " "Info (10041): Inferred latch for \"s\[4\]\" at RAM.vhd(17)" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] RAM.vhd(17) " "Info (10041): Inferred latch for \"s\[5\]\" at RAM.vhd(17)" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] RAM.vhd(17) " "Info (10041): Inferred latch for \"s\[6\]\" at RAM.vhd(17)" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] RAM.vhd(17) " "Info (10041): Inferred latch for \"s\[7\]\" at RAM.vhd(17)" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "console.vhd 2 1 " "Warning: Using design file console.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 console-console_arch " "Info: Found design unit 1: console-console_arch" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 console " "Info: Found entity 1: console" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "console console:inst2 " "Info: Elaborating entity \"console\" for hierarchy \"console:inst2\"" {  } { { "CPU_single.bdf" "inst2" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 568 1376 1528 888 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux3_1.vhd 2 1 " "Warning: Using design file mux3_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1-mux3_1_arch " "Info: Found design unit 1: mux3_1-mux3_1_arch" {  } { { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Info: Found entity 1: mux3_1" {  } { { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:inst6 " "Info: Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:inst6\"" {  } { { "CPU_single.bdf" "inst6" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 336 816 960 464 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "PC.vhd 2 1 " "Warning: Using design file PC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-pc_arch " "Info: Found design unit 1: PC-pc_arch" {  } { { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst\"" {  } { { "CPU_single.bdf" "inst" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 336 592 736 464 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "GPR_group.bdf 1 1 " "Warning: Using design file GPR_group.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_group " "Info: Found entity 1: GPR_group" {  } { { "GPR_group.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR_group GPR_group:inst11 " "Info: Elaborating entity \"GPR_group\" for hierarchy \"GPR_group:inst11\"" {  } { { "CPU_single.bdf" "inst11" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 336 1344 1536 496 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux4_3_1.vhd 2 1 " "Warning: Using design file mux4_3_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_3_1-mux4_3_1_arch " "Info: Found design unit 1: mux4_3_1-mux4_3_1_arch" {  } { { "mux4_3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux4_3_1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4_3_1 " "Info: Found entity 1: mux4_3_1" {  } { { "mux4_3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux4_3_1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_3_1 GPR_group:inst11\|mux4_3_1:inst5 " "Info: Elaborating entity \"mux4_3_1\" for hierarchy \"GPR_group:inst11\|mux4_3_1:inst5\"" {  } { { "GPR_group.bdf" "inst5" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group.bdf" { { 224 1888 2032 352 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg.vhd 2 1 " "Warning: Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-reg_arch " "Info: Found design unit 1: reg-reg_arch" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg GPR_group:inst11\|reg:A " "Info: Elaborating entity \"reg\" for hierarchy \"GPR_group:inst11\|reg:A\"" {  } { { "GPR_group.bdf" "A" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group.bdf" { { 176 896 1056 336 "A" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dreset reg.vhd(21) " "Warning (10492): VHDL Process Statement warning at reg.vhd(21): signal \"dreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "GPR.vhd 2 1 " "Warning: Using design file GPR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPR-GPR_arch " "Info: Found design unit 1: GPR-GPR_arch" {  } { { "GPR.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Info: Found entity 1: GPR" {  } { { "GPR.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR GPR_group:inst11\|GPR:inst " "Info: Elaborating entity \"GPR\" for hierarchy \"GPR_group:inst11\|GPR:inst\"" {  } { { "GPR_group.bdf" "inst" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/GPR_group.bdf" { { 336 560 728 560 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "temp.vhd 2 1 " "Warning: Using design file temp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp-temp_arch " "Info: Found design unit 1: temp-temp_arch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 temp " "Info: Found entity 1: temp" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp temp:temp_A " "Info: Elaborating entity \"temp\" for hierarchy \"temp:temp_A\"" {  } { { "CPU_single.bdf" "temp_A" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 368 1680 1840 496 "temp_A" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dreset temp.vhd(20) " "Warning (10492): VHDL Process Statement warning at temp.vhd(20): signal \"dreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din temp.vhd(22) " "Warning (10492): VHDL Process Statement warning at temp.vhd(22): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s temp.vhd(17) " "Warning (10631): VHDL Process Statement warning at temp.vhd(17): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[0\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[1\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[2\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[3\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[4\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[5\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[6\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] temp.vhd(17) " "Info (10041): Inferred latch for \"s\[7\]\" at temp.vhd(17)" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl_in.vhd 2 1 " "Warning: Using design file ctrl_in.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_in-ctrl_in_arch " "Info: Found design unit 1: ctrl_in-ctrl_in_arch" {  } { { "ctrl_in.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ctrl_in.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_in " "Info: Found entity 1: ctrl_in" {  } { { "ctrl_in.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ctrl_in.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_in ctrl_in:inst19 " "Info: Elaborating entity \"ctrl_in\" for hierarchy \"ctrl_in:inst19\"" {  } { { "CPU_single.bdf" "inst19" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 152 1360 1552 248 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl_out.vhd 2 1 " "Warning: Using design file ctrl_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_out-ctrl_out_arch " "Info: Found design unit 1: ctrl_out-ctrl_out_arch" {  } { { "ctrl_out.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ctrl_out.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_out " "Info: Found entity 1: ctrl_out" {  } { { "ctrl_out.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ctrl_out.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_out ctrl_out:inst24 " "Info: Elaborating entity \"ctrl_out\" for hierarchy \"ctrl_out:inst24\"" {  } { { "CPU_single.bdf" "inst24" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 128 1896 2104 224 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:C\|dout\[0\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:C\|dout\[0\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:C\|dout\[1\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:C\|dout\[1\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:C\|dout\[2\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:C\|dout\[2\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:C\|dout\[3\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:C\|dout\[3\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:C\|dout\[4\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:C\|dout\[4\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:C\|dout\[5\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:C\|dout\[5\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:C\|dout\[6\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:C\|dout\[6\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:C\|dout\[7\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:C\|dout\[7\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:B\|dout\[0\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:B\|dout\[0\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:B\|dout\[1\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:B\|dout\[1\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:B\|dout\[2\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:B\|dout\[2\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:B\|dout\[3\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:B\|dout\[3\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:B\|dout\[4\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:B\|dout\[4\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:B\|dout\[5\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:B\|dout\[5\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:B\|dout\[6\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:B\|dout\[6\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:B\|dout\[7\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:B\|dout\[7\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:A\|dout\[0\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:A\|dout\[0\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:A\|dout\[1\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:A\|dout\[1\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:A\|dout\[2\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:A\|dout\[2\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:A\|dout\[3\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:A\|dout\[3\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:A\|dout\[4\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:A\|dout\[4\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:A\|dout\[5\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:A\|dout\[5\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:A\|dout\[6\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:A\|dout\[6\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "GPR_group:inst11\|reg:A\|dout\[7\] " "Warning: Converted tri-state buffer \"GPR_group:inst11\|reg:A\|dout\[7\]\" feeding internal logic into a wire" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 12 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|dout\[7\] decoder_comm:inst32\|Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|dout\[7\]\" to the node \"decoder_comm:inst32\|Equal0\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|dout\[6\] decoder_comm:inst32\|Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|dout\[6\]\" to the node \"decoder_comm:inst32\|Equal0\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|dout\[5\] decoder_comm:inst32\|Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|dout\[5\]\" to the node \"decoder_comm:inst32\|Equal0\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|dout\[4\] decoder_comm:inst32\|Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|dout\[4\]\" to the node \"decoder_comm:inst32\|Equal0\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|dout\[3\] GPR_group:inst11\|mux4_3_1:inst4\|Equal1 " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|dout\[3\]\" to the node \"GPR_group:inst11\|mux4_3_1:inst4\|Equal1\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|dout\[2\] GPR_group:inst11\|mux4_3_1:inst4\|Equal1 " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|dout\[2\]\" to the node \"GPR_group:inst11\|mux4_3_1:inst4\|Equal1\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|dout\[1\] decoder_comm:inst32\|Equal8 " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|dout\[1\]\" to the node \"decoder_comm:inst32\|Equal8\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|dout\[0\] decoder_comm:inst32\|Equal8 " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|dout\[0\]\" to the node \"decoder_comm:inst32\|Equal8\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst1\|to_bus\[7\] decoder_comm:inst32\|JZ " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst1\|to_bus\[7\]\" to the node \"decoder_comm:inst32\|JZ\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst1\|to_bus\[6\] decoder_comm:inst32\|JZ " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst1\|to_bus\[6\]\" to the node \"decoder_comm:inst32\|JZ\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst1\|to_bus\[5\] decoder_comm:inst32\|JZ " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst1\|to_bus\[5\]\" to the node \"decoder_comm:inst32\|JZ\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst1\|to_bus\[4\] decoder_comm:inst32\|JZ " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst1\|to_bus\[4\]\" to the node \"decoder_comm:inst32\|JZ\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst1\|to_bus\[3\] decoder_comm:inst32\|JZ " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst1\|to_bus\[3\]\" to the node \"decoder_comm:inst32\|JZ\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst1\|to_bus\[2\] decoder_comm:inst32\|JZ " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst1\|to_bus\[2\]\" to the node \"decoder_comm:inst32\|JZ\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst1\|to_bus\[1\] decoder_comm:inst32\|JZ " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst1\|to_bus\[1\]\" to the node \"decoder_comm:inst32\|JZ\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ALU:inst1\|to_bus\[0\] decoder_comm:inst32\|JZ " "Warning: Converted the fan-out from the tri-state buffer \"ALU:inst1\|to_bus\[0\]\" to the node \"decoder_comm:inst32\|JZ\" into an OR gate" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 11 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|to_bus\[7\] GPR_group:inst11\|reg:C\|s\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|to_bus\[7\]\" to the node \"GPR_group:inst11\|reg:C\|s\[7\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|to_bus\[6\] GPR_group:inst11\|reg:C\|s\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|to_bus\[6\]\" to the node \"GPR_group:inst11\|reg:C\|s\[6\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|to_bus\[5\] GPR_group:inst11\|reg:C\|s\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|to_bus\[5\]\" to the node \"GPR_group:inst11\|reg:C\|s\[5\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|to_bus\[4\] GPR_group:inst11\|reg:C\|s\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|to_bus\[4\]\" to the node \"GPR_group:inst11\|reg:C\|s\[4\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|to_bus\[3\] GPR_group:inst11\|reg:C\|s\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|to_bus\[3\]\" to the node \"GPR_group:inst11\|reg:C\|s\[3\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|to_bus\[2\] GPR_group:inst11\|reg:C\|s\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|to_bus\[2\]\" to the node \"GPR_group:inst11\|reg:C\|s\[2\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|to_bus\[1\] GPR_group:inst11\|reg:C\|s\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|to_bus\[1\]\" to the node \"GPR_group:inst11\|reg:C\|s\[1\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "RAM:inst21\|to_bus\[0\] GPR_group:inst11\|reg:C\|s\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"RAM:inst21\|to_bus\[0\]\" to the node \"GPR_group:inst11\|reg:C\|s\[0\]\" into an OR gate" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_A\|s\[7\] " "Warning: Latch temp:temp_A\|s\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_A\|s\[6\] " "Warning: Latch temp:temp_A\|s\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_A\|s\[5\] " "Warning: Latch temp:temp_A\|s\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_A\|s\[4\] " "Warning: Latch temp:temp_A\|s\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_A\|s\[3\] " "Warning: Latch temp:temp_A\|s\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_A\|s\[2\] " "Warning: Latch temp:temp_A\|s\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_A\|s\[1\] " "Warning: Latch temp:temp_A\|s\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_A\|s\[0\] " "Warning: Latch temp:temp_A\|s\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_B\|s\[7\] " "Warning: Latch temp:temp_B\|s\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_B\|s\[6\] " "Warning: Latch temp:temp_B\|s\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_B\|s\[5\] " "Warning: Latch temp:temp_B\|s\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_B\|s\[4\] " "Warning: Latch temp:temp_B\|s\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_B\|s\[3\] " "Warning: Latch temp:temp_B\|s\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_B\|s\[2\] " "Warning: Latch temp:temp_B\|s\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_B\|s\[1\] " "Warning: Latch temp:temp_B\|s\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp:temp_B\|s\[0\] " "Warning: Latch temp:temp_B\|s\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Warning: Ports D and ENA on the latch are fed by the same signal reset" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|data_bus\[8\] " "Warning: Latch ALU:inst1\|data_bus\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:inst21\|s\[0\]_10365 " "Warning: Ports D and ENA on the latch are fed by the same signal RAM:inst21\|s\[0\]_10365" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR decoder_comm:inst32\|JC " "Warning: Ports ENA and CLR on the latch are fed by the same signal decoder_comm:inst32\|JC" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RAM:inst21\|s\[7\] " "Warning: Latch RAM:inst21\|s\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR console:inst2\|cnt\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal console:inst2\|cnt\[0\]" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RAM:inst21\|s\[0\]_10365 " "Warning: Latch RAM:inst21\|s\[0\]_10365 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR console:inst2\|cnt\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal console:inst2\|cnt\[0\]" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RAM:inst21\|s\[6\] " "Warning: Latch RAM:inst21\|s\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR console:inst2\|cnt\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal console:inst2\|cnt\[0\]" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RAM:inst21\|s\[5\] " "Warning: Latch RAM:inst21\|s\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR console:inst2\|cnt\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal console:inst2\|cnt\[0\]" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RAM:inst21\|s\[4\] " "Warning: Latch RAM:inst21\|s\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR console:inst2\|cnt\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal console:inst2\|cnt\[0\]" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RAM:inst21\|s\[3\] " "Warning: Latch RAM:inst21\|s\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR console:inst2\|cnt\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal console:inst2\|cnt\[0\]" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RAM:inst21\|s\[2\] " "Warning: Latch RAM:inst21\|s\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR console:inst2\|cnt\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal console:inst2\|cnt\[0\]" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RAM:inst21\|s\[1\] " "Warning: Latch RAM:inst21\|s\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR console:inst2\|cnt\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal console:inst2\|cnt\[0\]" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RAM:inst21\|s\[0\] " "Warning: Latch RAM:inst21\|s\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR console:inst2\|cnt\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal console:inst2\|cnt\[0\]" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|data_bus\[7\] " "Warning: Latch ALU:inst1\|data_bus\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:inst21\|s\[0\]_10365 " "Warning: Ports D and ENA on the latch are fed by the same signal RAM:inst21\|s\[0\]_10365" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR decoder_comm:inst32\|JC " "Warning: Ports ENA and CLR on the latch are fed by the same signal decoder_comm:inst32\|JC" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|data_bus\[0\]_239 " "Warning: Latch ALU:inst1\|data_bus\[0\]_239 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR decoder_comm:inst32\|JC " "Warning: Ports ENA and CLR on the latch are fed by the same signal decoder_comm:inst32\|JC" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|data_bus\[6\] " "Warning: Latch ALU:inst1\|data_bus\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:inst21\|s\[0\]_10365 " "Warning: Ports D and ENA on the latch are fed by the same signal RAM:inst21\|s\[0\]_10365" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR decoder_comm:inst32\|JC " "Warning: Ports ENA and CLR on the latch are fed by the same signal decoder_comm:inst32\|JC" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|data_bus\[5\] " "Warning: Latch ALU:inst1\|data_bus\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:inst21\|s\[0\]_10365 " "Warning: Ports D and ENA on the latch are fed by the same signal RAM:inst21\|s\[0\]_10365" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR decoder_comm:inst32\|JC " "Warning: Ports ENA and CLR on the latch are fed by the same signal decoder_comm:inst32\|JC" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|data_bus\[4\] " "Warning: Latch ALU:inst1\|data_bus\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:inst21\|s\[0\]_10365 " "Warning: Ports D and ENA on the latch are fed by the same signal RAM:inst21\|s\[0\]_10365" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR decoder_comm:inst32\|JC " "Warning: Ports ENA and CLR on the latch are fed by the same signal decoder_comm:inst32\|JC" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|data_bus\[3\] " "Warning: Latch ALU:inst1\|data_bus\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:inst21\|s\[0\]_10365 " "Warning: Ports D and ENA on the latch are fed by the same signal RAM:inst21\|s\[0\]_10365" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR decoder_comm:inst32\|JC " "Warning: Ports ENA and CLR on the latch are fed by the same signal decoder_comm:inst32\|JC" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|data_bus\[2\] " "Warning: Latch ALU:inst1\|data_bus\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:inst21\|s\[0\]_10365 " "Warning: Ports D and ENA on the latch are fed by the same signal RAM:inst21\|s\[0\]_10365" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR decoder_comm:inst32\|JC " "Warning: Ports ENA and CLR on the latch are fed by the same signal decoder_comm:inst32\|JC" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|data_bus\[1\] " "Warning: Latch ALU:inst1\|data_bus\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:inst21\|s\[0\]_10365 " "Warning: Ports D and ENA on the latch are fed by the same signal RAM:inst21\|s\[0\]_10365" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR decoder_comm:inst32\|JC " "Warning: Ports ENA and CLR on the latch are fed by the same signal decoder_comm:inst32\|JC" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|data_bus\[0\] " "Warning: Latch ALU:inst1\|data_bus\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:inst21\|s\[0\]_10365 " "Warning: Ports D and ENA on the latch are fed by the same signal RAM:inst21\|s\[0\]_10365" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR decoder_comm:inst32\|JC " "Warning: Ports ENA and CLR on the latch are fed by the same signal decoder_comm:inst32\|JC" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } } { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 20 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5535 " "Info: Implemented 5535 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Info: Implemented 81 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5444 " "Info: Implemented 5444 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 11:39:27 2018 " "Info: Processing ended: Sat Jan 06 11:39:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Info: Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
