# 1x1 spacing, Vertical edges (east + west)
# Slot: 0p5x0p5, Density: spc, Edges: ver
# Total pads: 46 (signal: 38, power: 6)
#
# Floorplanning
FP_SIZING: absolute
DIE_AREA: [0, 0, 1936, 2531]
CORE_AREA: [442, 130, 1494, 2401]

VERILOG_DEFINES: ['SLOT_0P5X0P5', 'MAX_IO_CONFIG', 'NUM_BIDIR_PADS_OVERRIDE=38', 'NUM_DVDD_PADS_OVERRIDE=3', 'NUM_DVSS_PADS_OVERRIDE=3']

# PDN configuration for partial padring
# Custom PDN creates ring-to-pad connections only on edges with pads
PDN_CFG: dir::pdn_partial.tcl
PAD_EDGE_NORTH: False
PAD_EDGE_SOUTH: False
PAD_EDGE_EAST: True
PAD_EDGE_WEST: True

# Pad instances for the padring
PAD_SOUTH: []

PAD_EAST: [
    "bidir\\[0\\].pad",
    "bidir\\[1\\].pad",
    "bidir\\[2\\].pad",
    "bidir\\[3\\].pad",
    "bidir\\[4\\].pad",
    "dvss_pads\\[0\\].pad",
    "bidir\\[5\\].pad",
    "bidir\\[6\\].pad",
    "bidir\\[7\\].pad",
    "bidir\\[8\\].pad",
    "bidir\\[9\\].pad",
    "dvdd_pads\\[0\\].pad",
    "bidir\\[10\\].pad",
    "bidir\\[11\\].pad",
    "bidir\\[12\\].pad",
    "bidir\\[13\\].pad",
    "bidir\\[14\\].pad",
    "dvss_pads\\[1\\].pad",
    "bidir\\[15\\].pad",
    "bidir\\[16\\].pad",
    "bidir\\[17\\].pad",
    "bidir\\[18\\].pad",
    "bidir\\[19\\].pad"
]

PAD_NORTH: []

PAD_WEST: [
    clk_pad,
    rst_n_pad,
    "bidir\\[37\\].pad",
    "bidir\\[36\\].pad",
    "bidir\\[35\\].pad",
    "bidir\\[34\\].pad",
    "bidir\\[33\\].pad",
    "bidir\\[32\\].pad",
    "dvdd_pads\\[2\\].pad",
    "bidir\\[31\\].pad",
    "bidir\\[30\\].pad",
    "bidir\\[29\\].pad",
    "bidir\\[28\\].pad",
    "dvss_pads\\[2\\].pad",
    "bidir\\[27\\].pad",
    "bidir\\[26\\].pad",
    "bidir\\[25\\].pad",
    "bidir\\[24\\].pad",
    "dvdd_pads\\[1\\].pad",
    "bidir\\[23\\].pad",
    "bidir\\[22\\].pad",
    "bidir\\[21\\].pad",
    "bidir\\[20\\].pad"
]

