Real time: Nov/23/2014 16:47:57

Profiler Stats
--------------
Elapsed_time_in_seconds: 607
Elapsed_time_in_minutes: 10.1167
Elapsed_time_in_hours: 0.168611
Elapsed_time_in_days: 0.00702546

Virtual_time_in_seconds: 605.14
Virtual_time_in_minutes: 10.0857
Virtual_time_in_hours:   0.168094
Virtual_time_in_days:    0.168094

Ruby_current_time: 43513614
Ruby_start_time: 1
Ruby_cycles: 43513613

mbytes_resident: 91.2344
mbytes_total: 128.148
resident_ratio: 0.711943

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 4.35136e+07 [ 4.35136e+07 4.35136e+07 4.35136e+07 4.35136e+07 4.35136e+07 4.35136e+07 4.35136e+07 4.35136e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3923447
  L1D_cache_total_misses: 18953	(0.48307%)
  L1D_cache_total_demand_misses: 18953
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 18953
  L1D_cache_misses_per_instruction: 18953
  L1D_cache_instructions_per_misses: 5.27621e-05

  L1D_cache_request_type_LD:   3326596	(84.7876)%
  L1D_cache_request_type_ST:   596851	(15.2124)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3923447 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3923447 ]

  L1D_cache_miss_type_LD:   6332	(33.409)%
  L1D_cache_miss_type_ST:   12621	(66.591)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 3546911
  L1T_cache_total_misses: 776728	(21.8987%)
  L1T_cache_total_demand_misses: 776728
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 776728
  L1T_cache_misses_per_instruction: 776728
  L1T_cache_instructions_per_misses: 1.28745e-06

  L1T_cache_request_type_LD:   2476997	(69.8353)%
  L1T_cache_request_type_ST:   1069914	(30.1647)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 3546911 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3546911 ]

  L1T_cache_miss_type_LD:   149381	(19.2321)%
  L1T_cache_miss_type_ST:   627347	(80.7679)%

L2_cache cache stats: 
  L2_cache_total_requests: 26471
  L2_cache_total_misses: 15395	(58.158%)
  L2_cache_total_demand_misses: 15395
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 15395
  L2_cache_misses_per_instruction: 15395
  L2_cache_instructions_per_misses: 6.49562e-05

  L2_cache_request_type_LD:   6332	(23.9205)%
  L2_cache_request_type_ST:   20139	(76.0795)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 26471 average:     8 | standard deviation: 0 | 0 0 0 0 26471 ]

  L2_cache_miss_type_LD:   2809	(18.2462)%
  L2_cache_miss_type_ST:   12586	(81.7538)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 1219295
  L2T_cache_total_misses: 7518	(0.616586%)
  L2T_cache_total_demand_misses: 7518
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 7518
  L2T_cache_misses_per_instruction: 7518
  L2T_cache_instructions_per_misses: 0.000133014

  L2T_cache_request_type_LD:   149381	(12.2514)%
  L2T_cache_request_type_ST:   1069914	(87.7486)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 1219295 average: 29.0597 | standard deviation: 7.86909 | 0 0 0 0 149381 0 1069914 ]

  L2T_cache_miss_type_LD:   4058	(53.9771)%
  L2T_cache_miss_type_ST:   3460	(46.0229)%


TBE Queries: 1279205
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:10  L1TCache-1:1  L1TCache-2:4  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 63 count: 1279205 average: 0.545447 | standard deviation: 2.06828 | 1169937 105874 972 68 55 47 54 55 46 59 69 59 50 54 60 62 54 52 54 65 74 87 72 67 74 85 92 107 148 184 141 328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 64 count: 7470358 average: 2.34155 | standard deviation: 1.16751 | 1468232 5020952 972576 7172 70 31 21 31 38 29 26 38 32 21 22 29 25 22 29 24 22 34 38 30 40 39 45 51 52 66 114 127 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 914 count: 7470358 average: 9.23501 | standard deviation: 18.5507 | 6232108 1 1 1094293 116862 285 3835 11 5454 17 12 10 8 8 53 258 264 17 818 15 11 12 8 9 11 13 13 11 12 13 13 105 74 47 875 7 663 3126 5 2713 1023 2 51 1597 4 4678 273 16 13 9 9 12 14 12 16 19 19 13 9 22 26 20 11 21 35 27 18 24 34 25 15 16 15 16 13 9 9 10 3 8 8 6 7 2 5 21 12 14 5 6 4 3 2 2 3 2 3 0 2 1 1 0 2 2 2 1 0 1 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 914 count: 5803593 average: 5.14454 | standard deviation: 13.1028 | 5796110 532 6342 243 277 70 17 2 ]
miss_latency_ST: [binsize: 128 max: 714 count: 1666765 average: 23.4778 | standard deviation: 26.1432 | 1657106 813 8812 2 0 32 0 0 ]
miss_latency_NULL: [binsize: 8 max: 914 count: 7470358 average: 9.23501 | standard deviation: 18.5507 | 6232108 1 1 1094293 116862 285 3835 11 5454 17 12 10 8 8 53 258 264 17 818 15 11 12 8 9 11 13 13 11 12 13 13 105 74 47 875 7 663 3126 5 2713 1023 2 51 1597 4 4678 273 16 13 9 9 12 14 12 16 19 19 13 9 22 26 20 11 21 35 27 18 24 34 25 15 16 15 16 13 9 9 10 3 8 8 6 7 2 5 21 12 14 5 6 4 3 2 2 3 2 3 0 2 1 1 0 2 2 2 1 0 1 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 64 count: 7470358 average: 2.34155 | standard deviation: 1.16751 | 1468232 5020952 972576 7172 70 31 21 31 38 29 26 38 32 21 22 29 25 22 29 24 22 34 38 30 40 39 45 51 52 66 114 127 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 8 count: 3923447 average: 2.42249 | standard deviation: 0.875801 | 0 481254 1829477 1105133 489052 18494 30 5 2 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 2998263 average: 2.33719 | standard deviation: 1.13382 | 634836 1941454 418154 3464 22 14 8 7 6 6 6 9 13 6 6 6 10 8 8 7 6 10 10 7 6 7 9 10 7 6 8 9 118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 2 max: 64 count: 177166 average: 1.89508 | standard deviation: 2.76666 | 104154 52188 17409 2957 18 5 6 4 8 11 8 17 11 6 6 8 9 8 8 8 6 9 8 10 11 13 20 21 20 15 31 44 109 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_2: [binsize: 2 max: 64 count: 371482 average: 1.73478 | standard deviation: 2.17969 | 247988 92700 29467 716 28 12 7 20 24 12 12 12 8 9 10 15 6 6 13 9 10 15 20 13 23 19 16 20 25 45 75 74 53 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 8 max: 301 count: 122451 average: 22.4031 | standard deviation: 9.19027 | 0 23003 47634 49728 305 1093 152 96 67 45 35 31 21 27 25 23 9 27 16 18 18 22 11 9 8 7 4 7 2 5 0 2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 8 max: 253 count: 52327 average: 22.6637 | standard deviation: 7.61499 | 0 6655 21751 22782 74 936 25 23 18 7 7 6 3 7 4 1 4 9 4 3 0 3 0 2 0 0 0 0 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 8 max: 301 count: 70124 average: 22.2086 | standard deviation: 10.2043 | 0 16348 25883 26946 231 157 127 73 49 38 28 25 18 20 21 22 5 18 12 15 18 19 11 7 8 7 4 7 1 5 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 21 count: 216 average: 11.8796 | standard deviation: 2.8391 | 0 0 0 0 0 0 0 0 0 0 0 197 0 0 0 0 0 0 0 0 0 19 ]
  virtual_network_3_delay_cycles: [binsize: 8 max: 253 count: 52111 average: 22.7084 | standard deviation: 7.59678 | 0 6458 21732 22782 74 936 25 23 18 7 7 6 3 7 4 1 4 9 4 3 0 3 0 2 0 0 0 0 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 594
system_time: 10
page_reclaims: 23652
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 712

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 76975
L2_TO_L2T_MSG = 1142
L2_DATA_GX = 59085
L2T_TO_L1T_DATA = 597524
L1_DATA_GX = 0
L2_TO_L2T_ACK = 1142
L2T_TO_L1T_MSG = 1069914
L2_DATA_S = 35680
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 3085
L1_MSG = 0
L2_COHMSG_FWD = 216
L1_DATA_F = 0
L1_DATA_PX = 73390
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 4279656
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 16902
L2_ATOMIC = 0
L2_TO_L2T_DATA = 37590
L1_DATA = 0
L1_COHMSG = 53222
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 149381
----------------------
total_flits_messages = 6454904
----------------------

DMA = 0
DATA_GX_OW = 50484
DATA_PX_C = 58712
DATA_PX_D = 14678
DATA_GX_C = 12621
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:3923447 full:0 size:[binsize: 1 max: 4 count: 3923447 average: 2.28356 | standard deviation: 0.850482 | 0 639450 1912967 990061 380969 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=2781505 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=582459 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=1065073 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=68413 [L2TCache]=0 [L2Cache]=2168 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=191209 [L2TCache]=0 [L2Cache]=7064 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=88253 [L2TCache]=0 [L2Cache]=8460 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=1319563 [L2TCache]=0 [L2Cache]=1930 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=3881 [L2Cache]=0 [L1Cache]=43990 [Directory]=4077 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=15145 [L2Cache]=0 [L1Cache]=2764 [Directory]=2931 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=15233 [L2Cache]=0 [L1Cache]=24502 [Directory]=4312 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=4535 [L2Cache]=0 [L1Cache]=40627 [Directory]=4075 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=1080 [L2Cache]=110076 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=19245 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=19250 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=19240 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=19240 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00469063 flits/cycle
total_flits_on_link = 13471003
-------------
Total VC Load [0] = 69838 flits
Total VC Load [1] = 99074 flits
Total VC Load [2] = 70257 flits
Total VC Load [3] = 88317 flits
Total VC Load [4] = 1254 flits
Total VC Load [5] = 1267 flits
Total VC Load [6] = 1261 flits
Total VC Load [7] = 1256 flits
Total VC Load [8] = 13461 flits
Total VC Load [9] = 13492 flits
Total VC Load [10] = 13474 flits
Total VC Load [11] = 13465 flits
Total VC Load [12] = 200342 flits
Total VC Load [13] = 200853 flits
Total VC Load [14] = 199303 flits
Total VC Load [15] = 200192 flits
Total VC Load [16] = 22720 flits
Total VC Load [17] = 22743 flits
Total VC Load [18] = 22743 flits
Total VC Load [19] = 22741 flits
Total VC Load [20] = 2215405 flits
Total VC Load [21] = 2216016 flits
Total VC Load [22] = 2214588 flits
Total VC Load [23] = 2212065 flits
Total VC Load [24] = 834037 flits
Total VC Load [25] = 833631 flits
Total VC Load [26] = 833224 flits
Total VC Load [27] = 833984 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00160497 flits/cycle 
Average VC Load [1] = 0.00227685 flits/cycle 
Average VC Load [2] = 0.0016146 flits/cycle 
Average VC Load [3] = 0.00202964 flits/cycle 
Average VC Load [4] = 2.88186e-05 flits/cycle 
Average VC Load [5] = 2.91173e-05 flits/cycle 
Average VC Load [6] = 2.89794e-05 flits/cycle 
Average VC Load [7] = 2.88645e-05 flits/cycle 
Average VC Load [8] = 0.000309351 flits/cycle 
Average VC Load [9] = 0.000310064 flits/cycle 
Average VC Load [10] = 0.00030965 flits/cycle 
Average VC Load [11] = 0.000309443 flits/cycle 
Average VC Load [12] = 0.00460412 flits/cycle 
Average VC Load [13] = 0.00461587 flits/cycle 
Average VC Load [14] = 0.00458024 flits/cycle 
Average VC Load [15] = 0.00460068 flits/cycle 
Average VC Load [16] = 0.000522135 flits/cycle 
Average VC Load [17] = 0.000522664 flits/cycle 
Average VC Load [18] = 0.000522664 flits/cycle 
Average VC Load [19] = 0.000522618 flits/cycle 
Average VC Load [20] = 0.0509129 flits/cycle 
Average VC Load [21] = 0.050927 flits/cycle 
Average VC Load [22] = 0.0508941 flits/cycle 
Average VC Load [23] = 0.0508362 flits/cycle 
Average VC Load [24] = 0.0191673 flits/cycle 
Average VC Load [25] = 0.0191579 flits/cycle 
Average VC Load [26] = 0.0191486 flits/cycle 
Average VC Load [27] = 0.019166 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.17749
-------------
Dynamic_Link_Power = 0.0343043
Static_Link_Power = 0.733365
Total_Link_Power = 0.76767
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00149185, Crossbar: 0.00269102, VC allocator: 0.000292527, SW allocator: 0.000831356, Clock: 0.153216, Total: 0.158523
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69743
Dynamic_Router_Power = 0.158523
Static_Router_Power = 1.53891
Total_Router_Power = 1.69743
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.192827
Total_Static_Power = 2.27227
Total_Power = 2.4651
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  2476997
L1_WThru  1069914
L1_Atomic  0
L1_Replacement  4476
Data  0
Data_Done  149381
Ack  0
Ack_Done  1069914
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  149381
I  L1_WThru  627347
I  L1_Atomic  0 <-- 
I  L1_Replacement  4408

S  Load  2327616
S  L1_WThru  442567
S  L1_Atomic  0 <-- 
S  L1_Replacement  68

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  149381

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  648338
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  421576

 --- L2TCache ---
 - Event Counts -
L1_GETS  149381
L1_Write  627347
L1_Upgrade_T  429169
L1_Upgrade_NT  13398
L2_Atomic  0
L2_Expire  0
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  7518
Ack  0
Ack_all  0
WB_Ack  1142
Fwd_GETX  804
Fwd_GETS  338
Inv  0

 - Transitions -
NP  L1_GETS  4058
NP  L1_Write  3460
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  145268
E  L1_Write  623887
E  L1_Upgrade_NT  13398
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  804
E  Fwd_GETS  338
E  Inv  0 <-- 

S  L1_GETS  55
S  L1_Upgrade_T  429169
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  4058
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  3460
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  1142
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  6332
L1_GETX  20139
L1_UPGRADE  0
L1_PUTX  16902
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  15395
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  26470
PUTX_ACC  281
DATA_ACC  861

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  2809
NP  L1_GETX  12586
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  3185
M  L1_GETX  6533
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  338
MT  L1_GETX  1020
MT  L1_PUTX  16902
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  2809

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  12586

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  26470
MT_MB  PUTX_ACC  4
MT_MB  DATA_ACC  800

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  277
MT_IIB  DATA_ACC  61

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  3326596
Ifetch  0
Store  596851
Inv  0
L1_Replacement  16902
Fwd_GETX  216
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  7136
DataS_fromL1  0
Data_all_Acks  11817
Ack  0
Ack_all  0
WB_Ack  16902

 - Transitions -
NP  Load  6332
NP  Ifetch  0 <-- 
NP  Store  12618
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  0 <-- 
I  Ifetch  0 <-- 
I  Store  3
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  389927
E  Ifetch  0 <-- 
E  Store  14
E  Inv  0 <-- 
E  L1_Replacement  5302
E  Fwd_GETX  201
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  2930337
M  Ifetch  0 <-- 
M  Store  584216
M  Inv  0 <-- 
M  L1_Replacement  11600
M  Fwd_GETX  15
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  6332
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  804
IM  Data_all_Acks  11817
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  16902

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  15395
Data  0

 - Transitions -
I  Fetch  15395
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:801310 full:0 size:[binsize: 2 max: 60 count: 801310 average: 1.11303 | standard deviation: 0.647166 | 718120 82944 21 10 8 6 8 8 7 10 9 7 8 10 7 12 10 8 10 12 10 8 9 11 8 6 6 6 5 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:146934 full:0 size:[binsize: 2 max: 64 count: 146934 average: 1.05756 | standard deviation: 1.13967 | 143713 2981 32 22 19 12 13 13 12 8 7 6 5 6 5 5 6 5 6 6 7 6 5 4 4 4 4 4 4 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:271051 full:0 size:[binsize: 2 max: 60 count: 271051 average: 1.04477 | standard deviation: 0.888654 | 264936 5824 57 29 23 13 13 11 13 7 6 6 6 6 6 8 6 7 6 6 6 7 6 10 7 8 6 6 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:801310 full:0 size:[binsize: 1 max: 2 count: 801310 average: 1.00644 | standard deviation: 0.0800127 | 0 796147 5163 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:146934 full:0 size:[binsize: 1 max: 2 count: 146934 average: 1.00105 | standard deviation: 0.0324793 | 0 146779 155 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:271051 full:0 size:[binsize: 1 max: 2 count: 271051 average: 1.00147 | standard deviation: 0.0383673 | 0 270652 399 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:23590 full:0 size:[binsize: 2 max: 56 count: 23590 average: 1.54807 | standard deviation: 5.03686 | 23150 115 10 8 7 5 8 8 6 8 7 7 8 5 7 8 8 6 8 9 6 8 7 5 8 8 6 8 136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:72373 full:0 size:[binsize: 1 max: 3 count: 72373 average: 1.03235 | standard deviation: 0.177416 | 0 70038 2329 6 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:28595 full:0 size:[binsize: 1 max: 44 count: 28595 average: 1.09365 | standard deviation: 1.55733 | 0 28435 19 11 8 3 2 5 2 5 3 3 4 3 5 3 4 3 2 5 3 4 3 4 4 4 2 5 3 2 6 2 4 3 4 2 2 1 2 2 1 2 2 2 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:1094737 full:0 size:[binsize: 1 max: 4 count: 1094737 average: 1.12524 | standard deviation: 0.334901 | 0 959049 134281 1398 9 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:23590 full:0 size:[binsize: 1 max: 2 count: 23590 average: 1.00598 | standard deviation: 0.0773134 | 0 23449 141 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:72373 full:0 size:[binsize: 1 max: 2 count: 72373 average: 1.00072 | standard deviation: 0.026805 | 0 72321 52 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:28595 full:0 size:[binsize: 1 max: 2 count: 28595 average: 1.00252 | standard deviation: 0.0501798 | 0 28523 72 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:1094737 full:0 size:[binsize: 1 max: 3 count: 1094737 average: 1.00976 | standard deviation: 0.0983496 | 0 1084050 10685 2 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:975 full:0 size:[binsize: 1 max: 36 count: 975 average: 2.54359 | standard deviation: 5.66266 | 0 890 5 3 1 1 1 4 2 1 1 1 1 2 2 2 2 1 2 4 8 7 6 4 2 4 2 2 2 2 2 1 2 2 1 1 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:2938 full:0 size:[binsize: 1 max: 13 count: 2938 average: 1.1273 | standard deviation: 0.895454 | 0 2824 54 19 11 1 1 3 6 4 7 4 3 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:2829 full:0 size:[binsize: 1 max: 3 count: 2829 average: 1.00177 | standard deviation: 0.0497519 | 0 2825 3 1 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:1057 full:0 size:[binsize: 1 max: 36 count: 1057 average: 4.71996 | standard deviation: 7.75037 | 0 674 83 47 16 15 16 19 18 14 5 5 4 6 7 12 9 6 4 6 11 10 3 3 5 8 5 5 5 5 8 7 5 3 4 2 2 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:51 full:0 size:[binsize: 1 max: 1 count: 51 average:     1 | standard deviation: 0 | 0 51 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:238 full:0 size:[binsize: 1 max: 1 count: 238 average:     1 | standard deviation: 0 | 0 238 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:561 full:0 size:[binsize: 1 max: 1 count: 561 average:     1 | standard deviation: 0 | 0 561 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:11 full:0 size:[binsize: 1 max: 2 count: 11 average: 1.09091 | standard deviation: 0.316228 | 0 10 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:938 full:0 size:[binsize: 1 max: 2 count: 938 average: 1.00853 | standard deviation: 0.0924007 | 0 930 8 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:2936 full:0 size:[binsize: 1 max: 2 count: 2936 average: 1.00307 | standard deviation: 0.0553754 | 0 2927 9 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:2826 full:0 size:[binsize: 1 max: 1 count: 2826 average:     1 | standard deviation: 0 | 0 2826 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:818 full:0 size:[binsize: 1 max: 2 count: 818 average: 1.03667 | standard deviation: 0.188403 | 0 788 30 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:88 full:0 size:[binsize: 1 max: 1 count: 88 average:     1 | standard deviation: 0 | 0 88 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:240 full:0 size:[binsize: 1 max: 2 count: 240 average: 1.00417 | standard deviation: 0.0646846 | 0 239 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:564 full:0 size:[binsize: 1 max: 1 count: 564 average:     1 | standard deviation: 0 | 0 564 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:250 full:0 size:[binsize: 1 max: 2 count: 250 average: 1.004 | standard deviation: 0.0633724 | 0 249 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:1026 full:0 size:[binsize: 1 max: 2 count: 1026 average: 1.00487 | standard deviation: 0.069843 | 0 1021 5 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:3176 full:0 size:[binsize: 1 max: 2 count: 3176 average: 1.00063 | standard deviation: 0.0250982 | 0 3174 2 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:3390 full:0 size:[binsize: 1 max: 1 count: 3390 average:     1 | standard deviation: 0 | 0 3390 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:1068 full:0 size:[binsize: 1 max: 2 count: 1068 average: 1.00655 | standard deviation: 0.0809966 | 0 1061 7 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:4077 full:0 size:[binsize: 1 max: 3 count: 4077 average: 1.0054 | standard deviation: 0.0828823 | 0 4058 16 3 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:2931 full:0 size:[binsize: 1 max: 3 count: 2931 average: 1.02286 | standard deviation: 0.16316 | 0 2870 55 6 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:4312 full:0 size:[binsize: 1 max: 2 count: 4312 average: 1.0007 | standard deviation: 0.0263798 | 0 4309 3 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:4075 full:0 size:[binsize: 1 max: 3 count: 4075 average: 1.02847 | standard deviation: 0.182036 | 0 3970 94 11 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:285 full:0 size:[binsize: 1 max: 1 count: 285 average:     1 | standard deviation: 0 | 0 285 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:243 full:0 size:[binsize: 1 max: 2 count: 243 average: 1.00412 | standard deviation: 0.0642824 | 0 242 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:569 full:0 size:[binsize: 1 max: 3 count: 569 average: 1.00527 | standard deviation: 0.0938233 | 0 567 1 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:261 full:0 size:[binsize: 1 max: 2 count: 261 average: 1.00383 | standard deviation: 0.0620174 | 0 260 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:14754 full:0 size:[binsize: 1 max: 19 count: 14754 average: 1.17012 | standard deviation: 0.700582 | 0 12735 1946 8 6 6 9 5 5 5 6 4 3 2 4 3 4 1 1 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:4090 full:0 size:[binsize: 1 max: 17 count: 4090 average: 1.32396 | standard deviation: 1.6427 | 0 3698 260 14 17 8 9 8 8 8 6 8 16 1 6 9 9 5 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:11446 full:0 size:[binsize: 1 max: 3 count: 11446 average: 1.09864 | standard deviation: 0.298533 | 0 10318 1127 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:14009 full:0 size:[binsize: 2 max: 50 count: 14009 average: 1.57749 | standard deviation: 3.90771 | 13022 594 31 35 45 29 27 30 36 24 7 8 8 11 7 7 4 4 5 5 8 16 15 17 13 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:8405 full:0 size:[binsize: 1 max: 2 count: 8405 average: 1.00119 | standard deviation: 0.0344951 | 0 8395 10 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:3397 full:0 size:[binsize: 1 max: 2 count: 3397 average: 1.00854 | standard deviation: 0.0924092 | 0 3368 29 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:6935 full:0 size:[binsize: 1 max: 1 count: 6935 average:     1 | standard deviation: 0 | 0 6935 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:7733 full:0 size:[binsize: 1 max: 2 count: 7733 average: 1.00905 | standard deviation: 0.0951488 | 0 7663 70 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:14900 full:0 size:[binsize: 1 max: 2 count: 14900 average: 1.00295 | standard deviation: 0.0543435 | 0 14856 44 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:3855 full:0 size:[binsize: 1 max: 2 count: 3855 average: 1.00908 | standard deviation: 0.0952968 | 0 3820 35 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:10890 full:0 size:[binsize: 1 max: 2 count: 10890 average: 1.00055 | standard deviation: 0.0234737 | 0 10884 6 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:14009 full:0 size:[binsize: 1 max: 2 count: 14009 average: 1.05111 | standard deviation: 0.220326 | 0 13293 716 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:4128 full:0 size:[binsize: 1 max: 2 count: 4128 average: 1.00024 | standard deviation: 0.0155662 | 0 4127 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:3169 full:0 size:[binsize: 1 max: 2 count: 3169 average: 1.00442 | standard deviation: 0.066477 | 0 3155 14 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:4873 full:0 size:[binsize: 1 max: 1 count: 4873 average:     1 | standard deviation: 0 | 0 4873 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:4086 full:0 size:[binsize: 1 max: 2 count: 4086 average: 1.00587 | standard deviation: 0.0766495 | 0 4062 24 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:35855 full:0 size:[binsize: 1 max: 6 count: 35855 average: 1.47324 | standard deviation: 0.503544 | 0 18934 16895 11 11 2 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:216 full:0 size:[binsize: 1 max: 3 count: 216 average: 1.02778 | standard deviation: 0.215666 | 0 212 2 2 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:18953 full:0 size:[binsize: 1 max: 2 count: 18953 average: 1.00005 | standard deviation: 0.00726394 | 0 18952 1 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:216 full:0 size:[binsize: 1 max: 2 count: 216 average: 1.00463 | standard deviation: 0.0681994 | 0 215 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:35855 full:0 size:[binsize: 1 max: 2 count: 35855 average: 1.00067 | standard deviation: 0.0258724 | 0 35831 24 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:3849 full:0 size:[binsize: 1 max: 1 count: 3849 average:     1 | standard deviation: 0 | 0 3849 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:3850 full:0 size:[binsize: 1 max: 2 count: 3850 average: 1.00026 | standard deviation: 0.0161186 | 0 3849 1 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:3848 full:0 size:[binsize: 1 max: 2 count: 3848 average: 1.00026 | standard deviation: 0.0161227 | 0 3847 1 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:3848 full:0 size:[binsize: 1 max: 2 count: 3848 average: 1.00052 | standard deviation: 0.022801 | 0 3846 2 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:3849 full:0 size:[binsize: 1 max: 12 count: 3849 average: 1.16888 | standard deviation: 1.08704 | 0 3737 6 9 12 16 13 11 8 11 11 13 2 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:3850 full:0 size:[binsize: 1 max: 12 count: 3850 average: 1.16649 | standard deviation: 1.07898 | 0 3740 5 8 15 15 10 10 11 13 10 9 4 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:3848 full:0 size:[binsize: 1 max: 12 count: 3848 average: 1.17152 | standard deviation: 1.09338 | 0 3734 8 8 10 14 15 14 11 11 10 7 6 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:3848 full:0 size:[binsize: 1 max: 12 count: 3848 average: 1.16658 | standard deviation: 1.08287 | 0 3738 6 8 11 19 11 10 10 10 8 14 3 ]
