$date
	Fri Nov 19 04:48:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # read $end
$var reg 1 $ reset $end
$scope module sr1 $end
$var wire 1 " clk $end
$var wire 1 # read $end
$var wire 1 $ reset $end
$var reg 1 % data $end
$var reg 4 & out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
0$
0#
0"
bx !
$end
#5000
b0xxx !
b0xxx &
1"
#10000
0"
1$
#15000
b0 !
b0 &
1"
#20000
0"
0$
#25000
1"
#30000
b1000 !
b1000 &
0"
1#
#35000
b100 !
b100 &
1"
0#
#40000
0"
#45000
b10 !
b10 &
1"
#50000
0"
#55000
b1 !
b1 &
1"
#60000
0"
#65000
b0 !
b0 &
1"
#70000
0"
#75000
