Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 89 dtrace files:

===========================================================================
..tick():::ENTER
trap == mem_valid
trap == mem_wstrb
trap == pcpi_valid
trap == eoi
trap == trace_valid
trap == irq_delay
trap == irq_active
trap == timer
trap == pcpi_int_wr
trap == pcpi_int_wait
trap == pcpi_int_ready
trap == mem_state
trap == mem_wordsize
trap == mem_do_prefetch
trap == mem_do_rinst
trap == mem_do_rdata
trap == mem_la_secondword
trap == mem_la_firstword_reg
trap == last_mem_valid
trap == prefetched_high_word
trap == clear_prefetched_high_word
trap == instr_lui
trap == instr_auipc
trap == instr_jalr
trap == instr_beq
trap == instr_bne
trap == instr_blt
trap == instr_bge
trap == instr_bltu
trap == instr_bgeu
trap == instr_lb
trap == instr_lh
trap == instr_lw
trap == instr_lbu
trap == instr_lhu
trap == instr_sb
trap == instr_sh
trap == instr_slti
trap == instr_sltiu
trap == instr_xori
trap == instr_ori
trap == instr_andi
trap == instr_slli
trap == instr_srli
trap == instr_srai
trap == instr_add
trap == instr_sub
trap == instr_sll
trap == instr_slt
trap == instr_sltu
trap == instr_xor
trap == instr_srl
trap == instr_sra
trap == instr_or
trap == instr_and
trap == instr_rdcycle
trap == instr_rdcycleh
trap == instr_rdinstr
trap == instr_rdinstrh
trap == instr_ecall_ebreak
trap == instr_getq
trap == instr_setq
trap == instr_retirq
trap == instr_maskirq
trap == instr_waitirq
trap == instr_timer
trap == decoder_trigger_q
trap == decoder_pseudo_trigger_q
trap == compressed_instr
trap == is_lui_auipc_jal
trap == is_lb_lh_lw_lbu_lhu
trap == is_slli_srli_srai
trap == is_sb_sh_sw
trap == is_sll_srl_sra
trap == is_slti_blt_slt
trap == is_sltiu_bltu_sltu
trap == is_beq_bne_blt_bge_bltu_bgeu
trap == is_lbu_lhu_lw
trap == is_alu_reg_reg
trap == is_compare
trap == dbg_insn_imm
trap == q_insn_imm
trap == dbg_next
trap == irq_state
trap == set_mem_do_rinst
trap == set_mem_do_rdata
trap == latched_stalu
trap == latched_branch
trap == latched_compr
trap == latched_trace
trap == latched_is_lh
trap == latched_is_lb
trap == pcpi_timeout
trap == do_waitirq
trap == alu_wait
trap == alu_wait_2
trap == clear_prefetched_high_word_q
mem_instr == mem_do_wdata
mem_instr == instr_jal
mem_instr == instr_sw
mem_instr == dbg_rs2val_valid
mem_instr == set_mem_do_wdata
mem_la_wdata == reg_op2
mem_la_wdata == dbg_rs2val
pcpi_insn == trace_data
pcpi_insn == reg_sh
pcpi_insn == irq_pending
pcpi_insn == pcpi_int_rd
pcpi_insn == mem_16bit_buffer
pcpi_insn == current_pc
pcpi_insn == pcpi_timeout_counter
pcpi_insn == next_irq_pending
pcpi_insn == alu_out
pcpi_insn == alu_out_q
pcpi_insn == alu_out_0
pcpi_insn == alu_out_0_q
pcpi_insn == decoded_rs
reg_pc == dbg_insn_addr
reg_op1 == dbg_rs1val
reg_out == cpuregs_wrdata
next_insn_opcode == mem_rdata_word
next_insn_opcode == mem_rdata_q
dbg_insn_opcode == q_insn_opcode
instr_addi == decoded_imm
instr_addi == decoder_pseudo_trigger
instr_addi == is_jalr_addi_slti_sltiu_xori_ori_andi
instr_addi == is_lui_auipc_jal_jalr_addi_add_sub
instr_addi == is_alu_reg_imm
instr_addi == cached_insn_imm
instr_addi == latched_store
instr_addi == latched_is_lu
instr_addi == cpuregs_write
decoded_rd == dbg_insn_rd
decoded_rd == q_insn_rd
decoded_rd == cached_insn_rd
decoded_rd == latched_rd
decoder_trigger == dbg_insn_rs1
decoder_trigger == dbg_rs1val_valid
decoder_trigger == q_insn_rs1
decoder_trigger == dbg_valid_insn
new_ascii_instr == cached_ascii_instr
dbg_ascii_instr == q_ascii_instr
dbg_insn_rs2 == q_insn_rs2
alu_eq == alu_ltu
alu_eq == alu_lts
trap == 0
mem_instr one of { 0, 1 }
mem_addr one of { 20, 1020 }
mem_la_wdata >= -1
mem_la_wstrb == 15
pcpi_insn == -1
reg_pc one of { 8, 16 }
reg_next_pc one of { 12, 20 }
reg_op1 == 1020
reg_out >= -1
dbg_insn_opcode one of { 41219, 2138147 }
irq_mask == 4294967295L
instr_addi one of { 0, 1 }
decoded_rd one of { 0, 2 }
decoded_rs1 one of { 2, 31 }
decoded_rs2 one of { 1, 21 }
decoded_imm_j one of { 67584, 4294967284L }
decoder_trigger == 1
new_ascii_instr one of { 29559, 1633969257 }
dbg_ascii_instr one of { 27767, 29559 }
dbg_insn_rs2 one of { 0, 2 }
cached_insn_opcode one of { 1114387, 2138147 }
cached_insn_rs1 one of { 1, 2 }
cached_insn_rs2 one of { 1, 2 }
cpu_state one of { 2, 64 }
dbg_ascii_state one of { 439788790632L, 495874565485L }
alu_add_sub >= -1
alu_shl >= -1
alu_shr >= -1
alu_eq one of { -1, 0 }
cpuregs_rs1 >= -1
cpuregs_rs2 one of { -1, 1020 }
trap <= mem_instr
trap < mem_addr
trap <= mem_wdata
trap != mem_la_wdata
trap < count_cycle
trap < count_instr
trap < reg_pc
trap < reg_next_pc
trap <= next_insn_opcode
trap < dbg_insn_opcode
trap <= instr_addi
trap <= decoded_rd
trap < decoded_rs1
trap < decoded_rs2
trap < decoded_imm_j
trap < new_ascii_instr
trap < dbg_ascii_instr
trap <= dbg_insn_rs2
trap < cached_insn_opcode
trap < cached_insn_rs1
trap < cached_insn_rs2
trap < cpu_state
trap < dbg_ascii_state
trap != alu_add_sub
trap >= alu_eq
trap != cpuregs_rs1
trap != cpuregs_rs2
mem_instr < mem_addr
mem_instr < mem_la_wstrb
mem_instr > pcpi_insn
mem_instr < count_cycle
mem_instr < count_instr
mem_instr < reg_pc
mem_instr < reg_next_pc
mem_instr < reg_op1
mem_instr <= next_insn_opcode
mem_instr < dbg_insn_opcode
mem_instr < irq_mask
mem_instr != instr_addi
mem_instr != decoded_rd
mem_instr < decoded_rs1
mem_instr < decoded_rs2
mem_instr < decoded_imm_j
mem_instr <= decoder_trigger
mem_instr < new_ascii_instr
mem_instr < dbg_ascii_instr
mem_instr <= dbg_insn_rs2
mem_instr < cached_insn_opcode
mem_instr <= cached_insn_rs1
mem_instr < cached_insn_rs2
mem_instr < cpu_state
mem_instr < dbg_ascii_state
mem_instr != alu_add_sub
mem_instr != alu_shl
mem_instr > alu_eq
mem_instr != cpuregs_rs1
mem_instr % cpuregs_rs1 == 0
mem_instr != cpuregs_rs2
mem_addr > mem_la_wstrb
mem_addr > pcpi_insn
mem_addr != count_cycle
mem_addr != count_instr
mem_addr > reg_pc
mem_addr >= reg_next_pc
mem_addr <= reg_op1
mem_addr > reg_out
mem_addr != next_insn_opcode
mem_addr < dbg_insn_opcode
mem_addr < irq_mask
mem_addr > instr_addi
mem_addr > decoded_rd
mem_addr != decoded_rs1
mem_addr != decoded_rs2
mem_addr < decoded_imm_j
mem_addr > decoder_trigger
mem_addr < new_ascii_instr
mem_addr < dbg_ascii_instr
mem_addr > dbg_insn_rs2
mem_addr < cached_insn_opcode
mem_addr > cached_insn_rs1
mem_addr > cached_insn_rs2
mem_addr > cpu_state
mem_addr < dbg_ascii_state
mem_addr != alu_add_sub
mem_addr != alu_shl
mem_addr != alu_shr
mem_addr > alu_eq
mem_addr > cpuregs_rs1
mem_addr >= cpuregs_rs2
mem_wdata != mem_la_wdata
mem_wdata > pcpi_insn
mem_wdata < count_cycle
mem_wdata < count_instr
mem_wdata < reg_op1
mem_wdata >= reg_out
mem_wdata <= next_insn_opcode
mem_wdata < dbg_insn_opcode
mem_wdata < irq_mask
mem_wdata < decoded_imm_j
mem_wdata < new_ascii_instr
mem_wdata < dbg_ascii_instr
mem_wdata < cached_insn_opcode
mem_wdata < dbg_ascii_state
mem_wdata != alu_add_sub
mem_wdata != alu_shl
mem_wdata != alu_shr
mem_wdata >= alu_eq
mem_wdata % cpuregs_rs1 == 0
mem_wdata >= cpuregs_rs1
mem_wdata != cpuregs_rs2
mem_la_wdata >= pcpi_insn
mem_la_wdata < count_cycle
mem_la_wdata < count_instr
mem_la_wdata < reg_op1
mem_la_wdata != reg_out
mem_la_wdata < next_insn_opcode
mem_la_wdata < dbg_insn_opcode
mem_la_wdata < irq_mask
instr_addi % mem_la_wdata == 0
mem_la_wdata != instr_addi
decoded_rd % mem_la_wdata == 0
mem_la_wdata != decoded_rd
mem_la_wdata < decoded_imm_j
mem_la_wdata < new_ascii_instr
mem_la_wdata < dbg_ascii_instr
mem_la_wdata < cached_insn_opcode
mem_la_wdata < dbg_ascii_state
mem_la_wdata <= alu_add_sub
alu_eq % mem_la_wdata == 0
mem_la_wdata >= alu_eq
mem_la_wdata != cpuregs_rs2
mem_la_wstrb < count_cycle
mem_la_wstrb != reg_pc
mem_la_wstrb != reg_next_pc
mem_la_wstrb < dbg_insn_opcode
mem_la_wstrb > instr_addi
mem_la_wstrb > decoded_rd
mem_la_wstrb != decoded_rs1
mem_la_wstrb != decoded_rs2
mem_la_wstrb < decoded_imm_j
mem_la_wstrb < new_ascii_instr
mem_la_wstrb < dbg_ascii_instr
mem_la_wstrb > dbg_insn_rs2
mem_la_wstrb < cached_insn_opcode
mem_la_wstrb > cached_insn_rs1
mem_la_wstrb > cached_insn_rs2
mem_la_wstrb != cpu_state
mem_la_wstrb < dbg_ascii_state
mem_la_wstrb != alu_add_sub
mem_la_wstrb != alu_shl
mem_la_wstrb > alu_eq
mem_la_wstrb != cpuregs_rs2
pcpi_insn < count_cycle
pcpi_insn < count_instr
pcpi_insn < reg_pc
pcpi_insn < reg_next_pc
pcpi_insn <= reg_out
pcpi_insn < next_insn_opcode
pcpi_insn < dbg_insn_opcode
pcpi_insn < instr_addi
pcpi_insn < decoded_rd
pcpi_insn < decoded_rs1
pcpi_insn < decoded_rs2
pcpi_insn < decoded_imm_j
pcpi_insn < new_ascii_instr
pcpi_insn < dbg_ascii_instr
pcpi_insn < dbg_insn_rs2
pcpi_insn < cached_insn_opcode
pcpi_insn < cached_insn_rs1
pcpi_insn < cached_insn_rs2
pcpi_insn < cpu_state
pcpi_insn < dbg_ascii_state
pcpi_insn <= alu_add_sub
pcpi_insn <= alu_shl
pcpi_insn <= alu_shr
pcpi_insn <= alu_eq
pcpi_insn <= cpuregs_rs1
pcpi_insn <= cpuregs_rs2
count_cycle > count_instr
count_cycle > reg_pc
count_cycle > reg_next_pc
count_cycle < reg_op1
count_cycle > reg_out
count_cycle != next_insn_opcode
count_cycle < dbg_insn_opcode
count_cycle < irq_mask
count_cycle > instr_addi
count_cycle > decoded_rd
count_cycle != decoded_rs1
count_cycle > decoded_rs2
count_cycle < decoded_imm_j
count_cycle > decoder_trigger
count_cycle < new_ascii_instr
count_cycle < dbg_ascii_instr
count_cycle > dbg_insn_rs2
count_cycle < cached_insn_opcode
count_cycle % cached_insn_rs1 == 0
count_cycle > cached_insn_rs1
count_cycle % cached_insn_rs2 == 0
count_cycle > cached_insn_rs2
count_cycle != cpu_state
count_cycle < dbg_ascii_state
count_cycle != alu_add_sub
count_cycle != alu_shl
count_cycle != alu_shr
count_cycle > alu_eq
count_cycle > cpuregs_rs1
count_cycle != cpuregs_rs2
count_instr != reg_pc
count_instr != reg_next_pc
count_instr < reg_op1
count_instr > reg_out
count_instr != next_insn_opcode
count_instr < dbg_insn_opcode
count_instr < irq_mask
count_instr > instr_addi
count_instr > decoded_rd
count_instr != decoded_rs1
count_instr < decoded_imm_j
count_instr > decoder_trigger
count_instr < new_ascii_instr
count_instr < dbg_ascii_instr
count_instr > dbg_insn_rs2
count_instr < cached_insn_opcode
count_instr > cached_insn_rs1
count_instr > cached_insn_rs2
count_instr != cpu_state
count_instr < dbg_ascii_state
count_instr != alu_add_sub
count_instr != alu_shl
count_instr != alu_shr
count_instr > alu_eq
count_instr > cpuregs_rs1
count_instr != cpuregs_rs2
reg_pc < reg_next_pc
reg_pc < reg_op1
reg_pc < dbg_insn_opcode
reg_pc < irq_mask
reg_pc > instr_addi
reg_pc > decoded_rd
reg_pc != decoded_rs1
reg_pc != decoded_rs2
reg_pc < decoded_imm_j
reg_pc > decoder_trigger
reg_pc < new_ascii_instr
reg_pc < dbg_ascii_instr
reg_pc > dbg_insn_rs2
reg_pc < cached_insn_opcode
reg_pc > cached_insn_rs1
reg_pc > cached_insn_rs2
reg_pc != cpu_state
reg_pc < dbg_ascii_state
reg_pc != alu_add_sub
reg_pc != alu_shl
reg_pc != alu_shr
reg_pc > alu_eq
reg_pc != cpuregs_rs2
reg_next_pc < reg_op1
reg_next_pc < dbg_insn_opcode
reg_next_pc < irq_mask
reg_next_pc > instr_addi
reg_next_pc > decoded_rd
reg_next_pc != decoded_rs1
reg_next_pc != decoded_rs2
reg_next_pc < decoded_imm_j
reg_next_pc > decoder_trigger
reg_next_pc < new_ascii_instr
reg_next_pc < dbg_ascii_instr
reg_next_pc > dbg_insn_rs2
reg_next_pc < cached_insn_opcode
reg_next_pc > cached_insn_rs1
reg_next_pc > cached_insn_rs2
reg_next_pc != cpu_state
reg_next_pc < dbg_ascii_state
reg_next_pc != alu_add_sub
reg_next_pc != alu_shl
reg_next_pc != alu_shr
reg_next_pc > alu_eq
reg_next_pc != cpuregs_rs2
reg_op1 > reg_out
reg_op1 != next_insn_opcode
reg_op1 < dbg_insn_opcode
reg_op1 > instr_addi
reg_op1 > decoded_rd
reg_op1 > decoded_rs1
reg_op1 > decoded_rs2
reg_op1 < decoded_imm_j
reg_op1 < new_ascii_instr
reg_op1 < dbg_ascii_instr
reg_op1 > dbg_insn_rs2
reg_op1 < cached_insn_opcode
reg_op1 > cached_insn_rs1
reg_op1 > cached_insn_rs2
reg_op1 > cpu_state
reg_op1 < dbg_ascii_state
reg_op1 != alu_add_sub
reg_op1 >= alu_shr
reg_op1 > alu_eq
reg_op1 > cpuregs_rs1
reg_op1 >= cpuregs_rs2
reg_out <= next_insn_opcode
reg_out < dbg_insn_opcode
reg_out < irq_mask
reg_out < decoded_imm_j
reg_out < new_ascii_instr
reg_out < dbg_ascii_instr
reg_out < cached_insn_opcode
reg_out < cpu_state
reg_out < dbg_ascii_state
reg_out != alu_add_sub
reg_out != alu_shl
reg_out != alu_shr
reg_out != alu_eq
reg_out % cpuregs_rs1 == 0
reg_out >= cpuregs_rs1
reg_out <= cpuregs_rs2
next_insn_opcode != dbg_insn_opcode
next_insn_opcode < irq_mask
next_insn_opcode < decoded_imm_j
next_insn_opcode != new_ascii_instr
next_insn_opcode != dbg_ascii_instr
next_insn_opcode >= dbg_insn_rs2
next_insn_opcode != cached_insn_opcode
next_insn_opcode != cpu_state
next_insn_opcode < dbg_ascii_state
next_insn_opcode > alu_add_sub
next_insn_opcode > alu_shl
next_insn_opcode > alu_shr
next_insn_opcode > alu_eq
next_insn_opcode % cpuregs_rs1 == 0
next_insn_opcode >= cpuregs_rs1
next_insn_opcode != cpuregs_rs2
dbg_insn_opcode < irq_mask
dbg_insn_opcode > instr_addi
dbg_insn_opcode > decoded_rd
dbg_insn_opcode > decoded_rs1
dbg_insn_opcode > decoded_rs2
dbg_insn_opcode < decoded_imm_j
dbg_insn_opcode > decoder_trigger
dbg_insn_opcode != new_ascii_instr
dbg_insn_opcode > dbg_ascii_instr
dbg_insn_opcode > dbg_insn_rs2
dbg_insn_opcode <= cached_insn_opcode
dbg_insn_opcode > cached_insn_rs1
dbg_insn_opcode > cached_insn_rs2
dbg_insn_opcode > cpu_state
dbg_insn_opcode < dbg_ascii_state
dbg_insn_opcode > alu_add_sub
dbg_insn_opcode != alu_shl
dbg_insn_opcode > alu_shr
dbg_insn_opcode > alu_eq
dbg_insn_opcode > cpuregs_rs1
dbg_insn_opcode > cpuregs_rs2
irq_mask > instr_addi
irq_mask > decoded_rd
irq_mask > decoded_rs1
irq_mask > decoded_rs2
irq_mask > decoded_imm_j
irq_mask > new_ascii_instr
irq_mask > dbg_ascii_instr
irq_mask > dbg_insn_rs2
irq_mask > cached_insn_opcode
irq_mask > cached_insn_rs1
irq_mask > cached_insn_rs2
irq_mask > cpu_state
irq_mask < dbg_ascii_state
irq_mask > alu_add_sub
irq_mask > alu_shl
irq_mask > alu_shr
irq_mask > alu_eq
irq_mask > cpuregs_rs1
irq_mask > cpuregs_rs2
instr_addi <= decoded_rd
instr_addi < decoded_rs1
instr_addi <= decoded_rs2
instr_addi < decoded_imm_j
instr_addi <= decoder_trigger
instr_addi < new_ascii_instr
instr_addi < dbg_ascii_instr
instr_addi != dbg_insn_rs2
instr_addi < cached_insn_opcode
instr_addi < cached_insn_rs1
instr_addi <= cached_insn_rs2
instr_addi < cpu_state
instr_addi < dbg_ascii_state
instr_addi != alu_add_sub
instr_addi % alu_add_sub == 0
instr_addi >= alu_eq
instr_addi != cpuregs_rs2
decoded_rd <= decoded_rs1
decoded_rd != decoded_rs2
decoded_rd < decoded_imm_j
decoded_rd != decoder_trigger
decoded_rd < new_ascii_instr
decoded_rd < dbg_ascii_instr
decoded_rd != dbg_insn_rs2
decoded_rd < cached_insn_opcode
decoded_rd <= cached_insn_rs1
decoded_rd != cached_insn_rs2
decoded_rd < cpu_state
decoded_rd < dbg_ascii_state
decoded_rd != alu_add_sub
decoded_rd % alu_add_sub == 0
decoded_rd >= alu_eq
decoded_rd != cpuregs_rs2
decoded_rs1 > decoded_rs2
decoded_rs1 < decoded_imm_j
decoded_rs1 > decoder_trigger
decoded_rs1 < new_ascii_instr
decoded_rs1 < dbg_ascii_instr
decoded_rs1 > dbg_insn_rs2
decoded_rs1 < cached_insn_opcode
decoded_rs1 >= cached_insn_rs1
decoded_rs1 > cached_insn_rs2
decoded_rs1 != cpu_state
decoded_rs1 < dbg_ascii_state
decoded_rs1 != alu_add_sub
decoded_rs1 != alu_shl
decoded_rs1 > alu_eq
decoded_rs1 != cpuregs_rs2
decoded_rs2 < decoded_imm_j
decoded_rs2 >= decoder_trigger
decoded_rs2 < new_ascii_instr
decoded_rs2 < dbg_ascii_instr
decoded_rs2 > dbg_insn_rs2
decoded_rs2 < cached_insn_opcode
decoded_rs2 != cached_insn_rs1
decoded_rs2 >= cached_insn_rs2
decoded_rs2 != cpu_state
decoded_rs2 < dbg_ascii_state
decoded_rs2 != alu_add_sub
decoded_rs2 != alu_shl
decoded_rs2 != alu_shr
decoded_rs2 > alu_eq
decoded_rs2 != cpuregs_rs2
decoded_imm_j > decoder_trigger
decoded_imm_j != new_ascii_instr
decoded_imm_j > dbg_ascii_instr
decoded_imm_j > dbg_insn_rs2
decoded_imm_j != cached_insn_opcode
decoded_imm_j > cached_insn_rs1
decoded_imm_j > cached_insn_rs2
decoded_imm_j > cpu_state
decoded_imm_j < dbg_ascii_state
decoded_imm_j > alu_add_sub
decoded_imm_j > alu_shl
decoded_imm_j > alu_shr
decoded_imm_j > alu_eq
decoded_imm_j > cpuregs_rs1
decoded_imm_j > cpuregs_rs2
decoder_trigger < new_ascii_instr
decoder_trigger < dbg_ascii_instr
decoder_trigger != dbg_insn_rs2
decoder_trigger < cached_insn_opcode
decoder_trigger <= cached_insn_rs1
decoder_trigger <= cached_insn_rs2
decoder_trigger < cpu_state
decoder_trigger < dbg_ascii_state
decoder_trigger != alu_add_sub
decoder_trigger != alu_shl
decoder_trigger > alu_eq
decoder_trigger != cpuregs_rs2
new_ascii_instr >= dbg_ascii_instr
new_ascii_instr > dbg_insn_rs2
new_ascii_instr != cached_insn_opcode
new_ascii_instr > cached_insn_rs1
new_ascii_instr > cached_insn_rs2
new_ascii_instr > cpu_state
new_ascii_instr < dbg_ascii_state
new_ascii_instr > alu_add_sub
new_ascii_instr != alu_shl
new_ascii_instr > alu_shr
new_ascii_instr > alu_eq
new_ascii_instr > cpuregs_rs1
new_ascii_instr > cpuregs_rs2
dbg_ascii_instr > dbg_insn_rs2
dbg_ascii_instr < cached_insn_opcode
dbg_ascii_instr > cached_insn_rs1
dbg_ascii_instr > cached_insn_rs2
dbg_ascii_instr > cpu_state
dbg_ascii_instr < dbg_ascii_state
dbg_ascii_instr > alu_add_sub
dbg_ascii_instr != alu_shl
dbg_ascii_instr > alu_shr
dbg_ascii_instr > alu_eq
dbg_ascii_instr > cpuregs_rs1
dbg_ascii_instr > cpuregs_rs2
dbg_insn_rs2 < cached_insn_opcode
dbg_insn_rs2 != cached_insn_rs1
dbg_insn_rs2 <= cached_insn_rs2
dbg_insn_rs2 <= cpu_state
dbg_insn_rs2 < dbg_ascii_state
dbg_insn_rs2 != alu_add_sub
dbg_insn_rs2 != alu_shl
dbg_insn_rs2 != alu_shr
dbg_insn_rs2 > alu_eq
dbg_insn_rs2 != cpuregs_rs1
dbg_insn_rs2 % cpuregs_rs1 == 0
dbg_insn_rs2 != cpuregs_rs2
cached_insn_opcode > cached_insn_rs1
cached_insn_opcode > cached_insn_rs2
cached_insn_opcode > cpu_state
cached_insn_opcode < dbg_ascii_state
cached_insn_opcode > alu_add_sub
cached_insn_opcode != alu_shl
cached_insn_opcode > alu_shr
cached_insn_opcode > alu_eq
cached_insn_opcode > cpuregs_rs1
cached_insn_opcode > cpuregs_rs2
cached_insn_rs1 != cached_insn_rs2
cached_insn_rs1 < cpu_state
cached_insn_rs1 < dbg_ascii_state
cached_insn_rs1 != alu_add_sub
cached_insn_rs1 != alu_shl
cached_insn_rs1 > alu_eq
cached_insn_rs1 != cpuregs_rs2
cached_insn_rs2 <= cpu_state
cached_insn_rs2 < dbg_ascii_state
cached_insn_rs2 != alu_add_sub
alu_shl % cached_insn_rs2 == 0
cached_insn_rs2 != alu_shl
cached_insn_rs2 != alu_shr
cached_insn_rs2 > alu_eq
cached_insn_rs2 != cpuregs_rs2
cpu_state < dbg_ascii_state
cpu_state != alu_add_sub
cpu_state != alu_shl
cpu_state != alu_shr
cpu_state > alu_eq
cpu_state > cpuregs_rs1
cpu_state != cpuregs_rs2
dbg_ascii_state > alu_add_sub
dbg_ascii_state > alu_shl
dbg_ascii_state > alu_shr
dbg_ascii_state > alu_eq
dbg_ascii_state > cpuregs_rs1
dbg_ascii_state > cpuregs_rs2
alu_add_sub >= alu_shr
alu_add_sub >= alu_eq
alu_eq % alu_add_sub == 0
alu_add_sub != cpuregs_rs2
alu_shl >= alu_shr
alu_shl >= alu_eq
alu_shl != cpuregs_rs2
alu_shr >= alu_eq
alu_shr != cpuregs_rs2
alu_eq != cpuregs_rs2
cpuregs_rs1 <= cpuregs_rs2
8 * mem_instr + 22 * mem_wdata - count_cycle + 22 == 0
2 * mem_instr + 4 * mem_wdata - count_instr + 3 == 0
1020 * mem_instr + mem_la_wdata - alu_add_sub == 0
6 * mem_instr + 2 * count_cycle - 11 * count_instr - 11 == 0
4.284477552E9 * mem_instr + reg_out - next_insn_opcode == 0
mem_addr - 2750 * mem_wdata + 125 * count_cycle - 3770 == 0
mem_addr - 2000 * mem_wdata + 500 * count_instr - 2520 == 0
51 * mem_addr - 50 * mem_la_wdata + 50 * alu_add_sub - 52020 == 0
3 * mem_addr - 1000 * count_cycle + 5500 * count_instr + 2440 == 0
4.7129253057E10 * mem_addr - 500 * count_cycle + 11000 * next_insn_opcode - 4.807183810714E13 == 0
8.568955101E9 * mem_addr - 500 * count_instr + 2000 * next_insn_opcode - 8.74033420152E12 == 0
535559694 * mem_addr - 125 * reg_out + 125 * next_insn_opcode - 5.4627088788E11 == 0
4.284477551E9 * mem_addr + 1000 * next_insn_opcode - 750 * cpuregs_rs1 - 4.37016710277E12 == 0
6 * mem_wdata - count_cycle + 4 * count_instr + 10 == 0
22 * mem_wdata - count_cycle + reg_pc + 14 == 0
22 * mem_wdata - count_cycle + reg_next_pc + 10 == 0
9.4258506114E10 * mem_wdata - 4.284477551E9 * count_cycle + 8 * next_insn_opcode + 9.4258506122E10 == 0
5766552 * mem_wdata - 262116 * count_cycle + dbg_insn_opcode + 5725333 == 0
22 * mem_wdata - count_cycle - 8 * instr_addi + 30 == 0
22 * mem_wdata - count_cycle - 4 * decoded_rd + 30 == 0
638 * mem_wdata - 29 * count_cycle + 8 * decoded_rs1 + 622 == 0
110 * mem_wdata - 5 * count_cycle + 2 * decoded_rs2 + 108 == 0
2.362194835E10 * mem_wdata - 1073724925 * count_cycle + 2 * decoded_imm_j + 2.3621813182E10 == 0
1.7973336678E10 * mem_wdata - 816969849 * count_cycle - 4 * new_ascii_instr + 2.4509213706E10 == 0
4928 * mem_wdata - 224 * count_cycle + dbg_ascii_instr - 22839 == 0
22 * mem_wdata - count_cycle + 4 * dbg_insn_rs2 + 22 == 0
2815340 * mem_wdata - 127970 * count_cycle + cached_insn_opcode + 1700953 == 0
22 * mem_wdata - count_cycle - 8 * cached_insn_rs1 + 38 == 0
22 * mem_wdata - count_cycle + 8 * cached_insn_rs2 + 14 == 0
682 * mem_wdata - 31 * count_cycle - 4 * cpu_state + 938 == 0
1.233887046766E12 * mem_wdata - 5.6085774853E10 * count_cycle + 8 * dbg_ascii_state - 2.28442327829E12 == 0
22 * mem_wdata - count_cycle + 8 * alu_eq + 30 == 0
22462 * mem_wdata - 1021 * count_cycle - 8 * cpuregs_rs2 + 30622 == 0
16 * mem_wdata - 4 * count_instr + reg_pc + 4 == 0
16 * mem_wdata - 4 * count_instr + reg_next_pc == 0
1.7137910202E10 * mem_wdata - 4.284477551E9 * count_instr + 2 * next_insn_opcode + 1.2853432653E10 == 0
4193856 * mem_wdata - 1048464 * count_instr + dbg_insn_opcode + 3104173 == 0
4 * mem_wdata - count_instr - 2 * instr_addi + 5 == 0
4 * mem_wdata - count_instr - decoded_rd + 5 == 0
116 * mem_wdata - 29 * count_instr + 2 * decoded_rs1 + 83 == 0
40 * mem_wdata - 10 * count_instr + decoded_rs2 + 29 == 0
8.5897994E9 * mem_wdata - 2147449850 * count_instr + decoded_imm_j + 6.442281966E9 == 0
3.267879396E9 * mem_wdata - 816969849 * count_instr - new_ascii_instr + 4.084878804E9 == 0
3584 * mem_wdata - 896 * count_instr + dbg_ascii_instr - 25079 == 0
4 * mem_wdata - count_instr + dbg_insn_rs2 + 3 == 0
2047520 * mem_wdata - 511880 * count_instr + cached_insn_opcode + 421253 == 0
4 * mem_wdata - count_instr - 2 * cached_insn_rs1 + 7 == 0
4 * mem_wdata - count_instr + 2 * cached_insn_rs2 + 1 == 0
124 * mem_wdata - 31 * count_instr - cpu_state + 157 == 0
2.24343099412E11 * mem_wdata - 5.6085774853E10 * count_instr + 2 * dbg_ascii_state - 7.11320256705E11 == 0
4 * mem_wdata - count_instr + 2 * alu_eq + 5 == 0
4084 * mem_wdata - 1021 * count_instr - 2 * cpuregs_rs2 + 5103 == 0
2 * mem_la_wdata + 255 * reg_pc - 2 * alu_add_sub - 2040 == 0
2 * mem_la_wdata + 255 * reg_next_pc - 2 * alu_add_sub - 3060 == 0
174744 * mem_la_wdata + 85 * dbg_insn_opcode - 174744 * alu_add_sub - 3503615 == 0
mem_la_wdata - 1020 * instr_addi - alu_add_sub + 1020 == 0
mem_la_wdata - 510 * decoded_rd - alu_add_sub + 1020 == 0
29 * mem_la_wdata + 1020 * decoded_rs1 - 29 * alu_add_sub - 2040 == 0
mem_la_wdata + 51 * decoded_rs2 - alu_add_sub - 51 == 0
214744985 * mem_la_wdata + 51 * decoded_imm_j - 214744985 * alu_add_sub - 3446784 == 0
272323283 * mem_la_wdata - 170 * new_ascii_instr - 272323283 * alu_add_sub + 2.7777477369E11 == 0
448 * mem_la_wdata + 255 * dbg_ascii_instr - 448 * alu_add_sub - 7080585 == 0
mem_la_wdata + 510 * dbg_insn_rs2 - alu_add_sub == 0
51188 * mem_la_wdata + 51 * cached_insn_opcode - 51188 * alu_add_sub - 56833737 == 0
mem_la_wdata - 1020 * cached_insn_rs1 - alu_add_sub + 2040 == 0
mem_la_wdata + 1020 * cached_insn_rs2 - alu_add_sub - 1020 == 0
31 * mem_la_wdata - 510 * cpu_state - 31 * alu_add_sub + 32640 == 0
5.6085774853E10 * mem_la_wdata + 1020 * dbg_ascii_state - 5.6085774853E10 * alu_add_sub - 4.4858456644464E14 == 0
mem_la_wdata - alu_add_sub + 1020 * alu_eq + 1020 == 0
1021 * mem_la_wdata - 1021 * alu_add_sub - 1020 * cpuregs_rs2 + 1040400 == 0
8 * count_cycle - 44 * count_instr + 3 * reg_pc - 68 == 0
8 * count_cycle - 44 * count_instr + 3 * reg_next_pc - 80 == 0
2.856318367E9 * count_cycle - 1.5709751019E10 * count_instr + 2 * next_insn_opcode - 1.5709751017E10 == 0
698976 * count_cycle - 3844368 * count_instr + dbg_insn_opcode - 3885587 == 0
2 * count_cycle - 11 * count_instr - 6 * instr_addi - 5 == 0
2 * count_cycle - 11 * count_instr - 3 * decoded_rd - 5 == 0
58 * count_cycle - 319 * count_instr + 6 * decoded_rs1 - 331 == 0
20 * count_cycle - 110 * count_instr + 3 * decoded_rs2 - 113 == 0
4.2948997E9 * count_cycle - 2.362194835E10 * count_instr + 3 * decoded_imm_j - 2.3622151102E10 == 0
544646566 * count_cycle - 2.995556113E9 * count_instr - new_ascii_instr - 1361586856 == 0
1792 * count_cycle - 9856 * count_instr + 3 * dbg_ascii_instr - 93157 == 0
2 * count_cycle - 11 * count_instr + 3 * dbg_insn_rs2 - 11 == 0
1023760 * count_cycle - 5630680 * count_instr + 3 * cached_insn_opcode - 8973841 == 0
2 * count_cycle - 11 * count_instr - 6 * cached_insn_rs1 + 1 == 0
2 * count_cycle - 11 * count_instr + 6 * cached_insn_rs2 - 17 == 0
62 * count_cycle - 341 * count_instr - 3 * cpu_state - 149 == 0
1.12171549706E11 * count_cycle - 6.16943523383E11 * count_instr + 6 * dbg_ascii_state - 3.255676267175E12 == 0
2 * count_cycle - 11 * count_instr + 6 * alu_eq - 5 == 0
2042 * count_cycle - 11231 * count_instr - 6 * cpuregs_rs2 - 5111 == 0
4 * count_cycle + 4.7129253057E10 * reg_pc - 88 * next_insn_opcode - 3.77034024544E11 == 0
4 * count_cycle + 4.7129253057E10 * reg_next_pc - 88 * next_insn_opcode - 5.65551036772E11 == 0
38832 * count_cycle - 854304 * next_insn_opcode + 1745527891 * dbg_insn_opcode - 7.1948914993433E13 == 0
count_cycle - 22 * next_insn_opcode - 9.4258506114E10 * instr_addi + 9.4258506092E10 == 0
count_cycle - 22 * next_insn_opcode - 4.7129253057E10 * decoded_rd + 9.4258506092E10 == 0
29 * count_cycle - 638 * next_insn_opcode + 9.4258506114E10 * decoded_rs1 - 1.88517012866E11 == 0
10 * count_cycle - 220 * next_insn_opcode + 4.7129253057E10 * decoded_rs2 - 4.7129253277E10 == 0
896 * count_cycle - 19712 * next_insn_opcode + 4.7129253057E10 * dbg_ascii_instr - 1.308637969653431E15 == 0
511880 * count_cycle - 11261360 * next_insn_opcode + 4.7129253057E10 * cached_insn_opcode - 5.2520226937692416E16 == 0
count_cycle - 22 * next_insn_opcode - 9.4258506114E10 * cached_insn_rs1 + 1.88517012206E11 == 0
count_cycle - 22 * next_insn_opcode + 9.4258506114E10 * cached_insn_rs2 - 9.4258506136E10 == 0
31 * count_cycle - 682 * next_insn_opcode - 4.7129253057E10 * cpu_state + 3.016272194966E12 == 0
count_cycle - 22 * next_insn_opcode + 9.4258506114E10 * alu_eq + 9.4258506092E10 == 0
1021 * count_cycle - 22462 * next_insn_opcode - 9.4258506114E10 * cpuregs_rs2 + 9.6143676213818E13 == 0
4 * count_instr + 8.568955101E9 * reg_pc - 16 * next_insn_opcode - 6.855164082E10 == 0
4 * count_instr + 8.568955101E9 * reg_next_pc - 16 * next_insn_opcode - 1.02827461224E11 == 0
349488 * count_instr - 1397952 * next_insn_opcode + 2.856318367E9 * dbg_insn_opcode - 1.17734587817837E14 == 0
count_instr - 4 * next_insn_opcode - 1.7137910202E10 * instr_addi + 1.7137910199E10 == 0
count_instr - 4 * next_insn_opcode - 8.568955101E9 * decoded_rd + 1.7137910199E10 == 0
29 * count_instr - 116 * next_insn_opcode + 1.7137910202E10 * decoded_rs1 - 3.4275820491E10 == 0
10 * count_instr - 40 * next_insn_opcode + 8.568955101E9 * decoded_rs2 - 8.568955131E9 == 0
128 * count_instr - 512 * next_insn_opcode + 1224136443 * dbg_ascii_instr - 3.3990596613165E13 == 0
511880 * count_instr - 2047520 * next_insn_opcode + 8.568955101E9 * cached_insn_opcode - 9.549132169673728E15 == 0
count_instr - 4 * next_insn_opcode - 1.7137910202E10 * cached_insn_rs1 + 3.4275820401E10 == 0
count_instr - 4 * next_insn_opcode + 1.7137910202E10 * cached_insn_rs2 - 1.7137910205E10 == 0
31 * count_instr - 124 * next_insn_opcode - 8.568955101E9 * cpu_state + 5.48413126371E11 == 0
count_instr - 4 * next_insn_opcode + 1.7137910202E10 * alu_eq + 1.7137910199E10 == 0
1021 * count_instr - 4084 * next_insn_opcode - 1.7137910202E10 * cpuregs_rs2 + 1.7480668402977E13 == 0
535559694 * reg_pc + reg_out - next_insn_opcode - 4.284477552E9 == 0
4.284477551E9 * reg_pc - 8 * next_insn_opcode + 6 * cpuregs_rs1 - 3.4275820402E10 == 0
535559694 * reg_next_pc + reg_out - next_insn_opcode - 6.426716328E9 == 0
4.284477551E9 * reg_next_pc - 8 * next_insn_opcode + 6 * cpuregs_rs1 - 5.1413730606E10 == 0
43686 * reg_out - 43686 * next_insn_opcode + 89259949 * dbg_insn_opcode - 3.679205837831E12 == 0
reg_out - next_insn_opcode - 4.284477552E9 * instr_addi + 4.284477552E9 == 0
reg_out - next_insn_opcode - 2142238776 * decoded_rd + 4.284477552E9 == 0
29 * reg_out - 29 * next_insn_opcode + 4.284477552E9 * decoded_rs1 - 8.568955104E9 == 0
5 * reg_out - 5 * next_insn_opcode + 1071119388 * decoded_rs2 - 1071119388 == 0
1073724925 * reg_out - 1073724925 * next_insn_opcode + 1071119388 * decoded_imm_j - 7.2390532718592E13 == 0
112 * reg_out - 112 * next_insn_opcode + 267779847 * dbg_ascii_instr - 7.435443011649E12 == 0
reg_out - next_insn_opcode + 2142238776 * dbg_insn_rs2 == 0
63985 * reg_out - 63985 * next_insn_opcode + 267779847 * cached_insn_opcode - 2.98410380358789E14 == 0
reg_out - next_insn_opcode - 4.284477552E9 * cached_insn_rs1 + 8.568955104E9 == 0
reg_out - next_insn_opcode + 4.284477552E9 * cached_insn_rs2 - 4.284477552E9 == 0
31 * reg_out - 31 * next_insn_opcode - 2142238776 * cpu_state + 1.37103281664E11 == 0
reg_out - next_insn_opcode + 4.284477552E9 * alu_eq + 4.284477552E9 == 0
1021 * reg_out - 1021 * next_insn_opcode - 4.284477552E9 * cpuregs_rs2 + 4.37016710304E12 == 0
2096928 * next_insn_opcode - 4.284477551E9 * dbg_insn_opcode - 1572696 * cpuregs_rs1 + 1.76601878601973E14 == 0
4 * next_insn_opcode + 1.7137910204E10 * instr_addi - 3 * cpuregs_rs1 - 1.7137910207E10 == 0
4 * next_insn_opcode + 8.568955102E9 * decoded_rd - 3 * cpuregs_rs1 - 1.7137910207E10 == 0
116 * next_insn_opcode - 1.7137910204E10 * decoded_rs1 - 87 * cpuregs_rs1 + 3.4275820321E10 == 0
20 * next_insn_opcode - 4.284477551E9 * decoded_rs2 - 15 * cpuregs_rs1 + 4.284477536E9 == 0
1792 * next_insn_opcode - 4.284477551E9 * dbg_ascii_instr - 1344 * cpuregs_rs1 + 1.18967088157273E14 == 0
1023760 * next_insn_opcode - 4.284477551E9 * cached_insn_opcode - 767820 * cpuregs_rs1 + 4.774566083858417E15 == 0
4 * next_insn_opcode + 1.7137910204E10 * cached_insn_rs1 - 3 * cpuregs_rs1 - 3.4275820411E10 == 0
4 * next_insn_opcode - 1.7137910204E10 * cached_insn_rs2 - 3 * cpuregs_rs1 + 1.7137910201E10 == 0
124 * next_insn_opcode + 8.568955102E9 * cpu_state - 93 * cpuregs_rs1 - 5.48413126621E11 == 0
4 * next_insn_opcode - 1.7137910204E10 * alu_eq - 3 * cpuregs_rs1 - 1.7137910207E10 == 0
4084 * next_insn_opcode - 3063 * cpuregs_rs1 + 1.7137910204E10 * cpuregs_rs2 - 1.7480668411143E13 == 0
===========================================================================
..tick():::EXIT
trap == mem_instr
trap == pcpi_valid
trap == eoi
trap == trace_valid
trap == irq_delay
trap == irq_active
trap == timer
trap == pcpi_int_wr
trap == pcpi_int_wait
trap == pcpi_int_ready
trap == mem_wordsize
trap == mem_do_rinst
trap == mem_do_rdata
trap == mem_la_secondword
trap == mem_la_firstword_reg
trap == last_mem_valid
trap == prefetched_high_word
trap == clear_prefetched_high_word
trap == instr_lui
trap == instr_auipc
trap == instr_jalr
trap == instr_beq
trap == instr_bne
trap == instr_blt
trap == instr_bge
trap == instr_bltu
trap == instr_bgeu
trap == instr_lb
trap == instr_lh
trap == instr_lw
trap == instr_lbu
trap == instr_lhu
trap == instr_sb
trap == instr_sh
trap == instr_sw
trap == instr_slti
trap == instr_sltiu
trap == instr_xori
trap == instr_ori
trap == instr_andi
trap == instr_slli
trap == instr_srli
trap == instr_srai
trap == instr_add
trap == instr_sub
trap == instr_sll
trap == instr_slt
trap == instr_sltu
trap == instr_xor
trap == instr_srl
trap == instr_sra
trap == instr_or
trap == instr_and
trap == instr_rdcycle
trap == instr_rdcycleh
trap == instr_rdinstr
trap == instr_rdinstrh
trap == instr_ecall_ebreak
trap == instr_getq
trap == instr_setq
trap == instr_retirq
trap == instr_maskirq
trap == instr_waitirq
trap == instr_timer
trap == decoder_trigger
trap == decoder_pseudo_trigger
trap == compressed_instr
trap == is_lb_lh_lw_lbu_lhu
trap == is_slli_srli_srai
trap == is_sb_sh_sw
trap == is_sll_srl_sra
trap == is_slti_blt_slt
trap == is_sltiu_bltu_sltu
trap == is_beq_bne_blt_bge_bltu_bgeu
trap == is_lbu_lhu_lw
trap == is_alu_reg_reg
trap == is_compare
trap == q_insn_imm
trap == irq_state
trap == set_mem_do_rinst
trap == set_mem_do_rdata
trap == set_mem_do_wdata
trap == latched_store
trap == latched_stalu
trap == latched_branch
trap == latched_compr
trap == latched_trace
trap == latched_is_lu
trap == latched_is_lh
trap == latched_is_lb
trap == pcpi_timeout
trap == do_waitirq
trap == alu_wait
trap == alu_wait_2
trap == clear_prefetched_high_word_q
trap == cpuregs_write
trap == orig(trap)
trap == orig(mem_valid)
trap == orig(mem_wstrb)
trap == orig(pcpi_valid)
trap == orig(eoi)
trap == orig(trace_valid)
trap == orig(irq_delay)
trap == orig(irq_active)
trap == orig(timer)
trap == orig(pcpi_int_wr)
trap == orig(pcpi_int_wait)
trap == orig(pcpi_int_ready)
trap == orig(mem_state)
trap == orig(mem_wordsize)
trap == orig(mem_do_prefetch)
trap == orig(mem_do_rinst)
trap == orig(mem_do_rdata)
trap == orig(mem_la_secondword)
trap == orig(mem_la_firstword_reg)
trap == orig(last_mem_valid)
trap == orig(prefetched_high_word)
trap == orig(clear_prefetched_high_word)
trap == orig(instr_lui)
trap == orig(instr_auipc)
trap == orig(instr_jalr)
trap == orig(instr_beq)
trap == orig(instr_bne)
trap == orig(instr_blt)
trap == orig(instr_bge)
trap == orig(instr_bltu)
trap == orig(instr_bgeu)
trap == orig(instr_lb)
trap == orig(instr_lh)
trap == orig(instr_lw)
trap == orig(instr_lbu)
trap == orig(instr_lhu)
trap == orig(instr_sb)
trap == orig(instr_sh)
trap == orig(instr_slti)
trap == orig(instr_sltiu)
trap == orig(instr_xori)
trap == orig(instr_ori)
trap == orig(instr_andi)
trap == orig(instr_slli)
trap == orig(instr_srli)
trap == orig(instr_srai)
trap == orig(instr_add)
trap == orig(instr_sub)
trap == orig(instr_sll)
trap == orig(instr_slt)
trap == orig(instr_sltu)
trap == orig(instr_xor)
trap == orig(instr_srl)
trap == orig(instr_sra)
trap == orig(instr_or)
trap == orig(instr_and)
trap == orig(instr_rdcycle)
trap == orig(instr_rdcycleh)
trap == orig(instr_rdinstr)
trap == orig(instr_rdinstrh)
trap == orig(instr_ecall_ebreak)
trap == orig(instr_getq)
trap == orig(instr_setq)
trap == orig(instr_retirq)
trap == orig(instr_maskirq)
trap == orig(instr_waitirq)
trap == orig(instr_timer)
trap == orig(decoder_trigger_q)
trap == orig(decoder_pseudo_trigger_q)
trap == orig(compressed_instr)
trap == orig(is_lui_auipc_jal)
trap == orig(is_lb_lh_lw_lbu_lhu)
trap == orig(is_slli_srli_srai)
trap == orig(is_sb_sh_sw)
trap == orig(is_sll_srl_sra)
trap == orig(is_slti_blt_slt)
trap == orig(is_sltiu_bltu_sltu)
trap == orig(is_beq_bne_blt_bge_bltu_bgeu)
trap == orig(is_lbu_lhu_lw)
trap == orig(is_alu_reg_reg)
trap == orig(is_compare)
trap == orig(dbg_insn_imm)
trap == orig(q_insn_imm)
trap == orig(dbg_next)
trap == orig(irq_state)
trap == orig(set_mem_do_rinst)
trap == orig(set_mem_do_rdata)
trap == orig(latched_stalu)
trap == orig(latched_branch)
trap == orig(latched_compr)
trap == orig(latched_trace)
trap == orig(latched_is_lh)
trap == orig(latched_is_lb)
trap == orig(pcpi_timeout)
trap == orig(do_waitirq)
trap == orig(alu_wait)
trap == orig(alu_wait_2)
trap == orig(clear_prefetched_high_word_q)
mem_valid == mem_do_wdata
mem_valid == instr_jal
mem_valid == is_lui_auipc_jal
mem_valid == dbg_rs1val_valid
mem_valid == dbg_rs2val_valid
mem_valid == orig(mem_instr)
mem_valid == orig(mem_do_wdata)
mem_valid == orig(instr_jal)
mem_valid == orig(instr_sw)
mem_valid == orig(dbg_rs2val_valid)
mem_valid == orig(set_mem_do_wdata)
mem_addr == reg_op1
mem_addr == orig(reg_op1)
mem_addr == orig(dbg_rs1val)
mem_la_wdata == reg_op2
mem_la_wdata == dbg_rs2val
mem_la_wdata == orig(mem_la_wdata)
mem_la_wdata == orig(reg_op2)
mem_la_wdata == orig(dbg_rs2val)
mem_la_wstrb == orig(mem_la_wstrb)
pcpi_insn == trace_data
pcpi_insn == reg_out
pcpi_insn == reg_sh
pcpi_insn == irq_pending
pcpi_insn == pcpi_int_rd
pcpi_insn == mem_16bit_buffer
pcpi_insn == current_pc
pcpi_insn == pcpi_timeout_counter
pcpi_insn == next_irq_pending
pcpi_insn == alu_out
pcpi_insn == alu_out_q
pcpi_insn == alu_out_0
pcpi_insn == alu_out_0_q
pcpi_insn == cpuregs_wrdata
pcpi_insn == decoded_rs
pcpi_insn == orig(pcpi_insn)
pcpi_insn == orig(trace_data)
pcpi_insn == orig(reg_sh)
pcpi_insn == orig(irq_pending)
pcpi_insn == orig(pcpi_int_rd)
pcpi_insn == orig(mem_16bit_buffer)
pcpi_insn == orig(current_pc)
pcpi_insn == orig(pcpi_timeout_counter)
pcpi_insn == orig(next_irq_pending)
pcpi_insn == orig(alu_out)
pcpi_insn == orig(alu_out_q)
pcpi_insn == orig(alu_out_0)
pcpi_insn == orig(alu_out_0_q)
pcpi_insn == orig(decoded_rs)
reg_pc == dbg_insn_addr
next_insn_opcode == mem_rdata_word
next_insn_opcode == mem_rdata_q
next_insn_opcode == orig(next_insn_opcode)
next_insn_opcode == orig(mem_rdata_word)
next_insn_opcode == orig(mem_rdata_q)
dbg_insn_opcode == cached_insn_opcode
dbg_insn_opcode == orig(cached_insn_opcode)
irq_mask == orig(irq_mask)
mem_state == q_insn_rs2
mem_state == orig(dbg_insn_rs2)
mem_state == orig(q_insn_rs2)
mem_do_prefetch == instr_addi
mem_do_prefetch == decoder_pseudo_trigger_q
mem_do_prefetch == is_jalr_addi_slti_sltiu_xori_ori_andi
mem_do_prefetch == is_lui_auipc_jal_jalr_addi_add_sub
mem_do_prefetch == is_alu_reg_imm
mem_do_prefetch == dbg_insn_imm
mem_do_prefetch == dbg_next
mem_do_prefetch == cached_insn_imm
mem_do_prefetch == orig(instr_addi)
mem_do_prefetch == orig(decoded_imm)
mem_do_prefetch == orig(decoder_pseudo_trigger)
mem_do_prefetch == orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
mem_do_prefetch == orig(is_lui_auipc_jal_jalr_addi_add_sub)
mem_do_prefetch == orig(is_alu_reg_imm)
mem_do_prefetch == orig(cached_insn_imm)
mem_do_prefetch == orig(latched_store)
mem_do_prefetch == orig(latched_is_lu)
mem_do_prefetch == orig(cpuregs_write)
decoded_rd == dbg_insn_rd
decoded_rd == q_insn_rd
decoded_rd == cached_insn_rd
decoded_rd == latched_rd
decoded_rd == orig(decoded_rd)
decoded_rd == orig(dbg_insn_rd)
decoded_rd == orig(q_insn_rd)
decoded_rd == orig(cached_insn_rd)
decoded_rd == orig(latched_rd)
decoded_rs1 == orig(decoded_rs1)
decoded_rs2 == orig(decoded_rs2)
decoded_imm_j == orig(decoded_imm_j)
decoder_trigger_q == q_insn_rs1
decoder_trigger_q == dbg_valid_insn
decoder_trigger_q == orig(decoder_trigger)
decoder_trigger_q == orig(dbg_insn_rs1)
decoder_trigger_q == orig(dbg_rs1val_valid)
decoder_trigger_q == orig(q_insn_rs1)
decoder_trigger_q == orig(dbg_valid_insn)
dbg_ascii_instr == cached_ascii_instr
dbg_ascii_instr == orig(new_ascii_instr)
dbg_ascii_instr == orig(cached_ascii_instr)
dbg_insn_rs1 == cached_insn_rs1
dbg_insn_rs1 == orig(cached_insn_rs1)
dbg_insn_rs2 == cached_insn_rs2
dbg_insn_rs2 == orig(cached_insn_rs2)
q_ascii_instr == orig(dbg_ascii_instr)
q_ascii_instr == orig(q_ascii_instr)
q_insn_opcode == orig(dbg_insn_opcode)
q_insn_opcode == orig(q_insn_opcode)
alu_add_sub == orig(alu_add_sub)
alu_shl == orig(alu_shl)
alu_shr == orig(alu_shr)
alu_eq == alu_ltu
alu_eq == alu_lts
alu_eq == orig(alu_eq)
alu_eq == orig(alu_ltu)
alu_eq == orig(alu_lts)
cpuregs_rs1 == orig(reg_out)
cpuregs_rs1 == orig(cpuregs_wrdata)
cpuregs_rs2 == orig(cpuregs_rs2)
trap == 0
mem_valid one of { 0, 1 }
mem_addr == 1020
mem_wstrb one of { 0, 15 }
mem_la_wdata >= -1
mem_la_wstrb == 15
pcpi_insn == -1
reg_pc one of { 12, 16 }
reg_next_pc one of { 16, 20 }
dbg_insn_opcode one of { 1114387, 2138147 }
irq_mask == 4294967295L
mem_state one of { 0, 2 }
mem_do_prefetch one of { 0, 1 }
decoded_rd one of { 0, 2 }
decoded_rs1 one of { 2, 31 }
decoded_rs2 one of { 1, 21 }
decoded_imm one of { 1, 4294967284L }
decoded_imm_j one of { 67584, 4294967284L }
decoder_trigger_q == 1
new_ascii_instr one of { 6971756, 1633969257 }
dbg_ascii_instr one of { 29559, 1633969257 }
dbg_insn_rs1 one of { 1, 2 }
dbg_insn_rs2 one of { 1, 2 }
dbg_rs1val one of { -1, 1020 }
q_ascii_instr one of { 27767, 29559 }
q_insn_opcode one of { 41219, 2138147 }
cpu_state one of { 2, 32 }
dbg_ascii_state one of { 495874565485L, 119178353865521L }
alu_add_sub >= -1
alu_shl >= -1
alu_shr >= -1
alu_eq one of { -1, 0 }
cpuregs_rs1 >= -1
cpuregs_rs2 one of { -1, 1020 }
trap <= mem_valid
trap <= mem_wdata
trap <= mem_wstrb
trap != mem_la_wdata
trap < count_cycle
trap < count_instr
trap < reg_pc
trap < reg_next_pc
trap <= next_insn_opcode
trap < dbg_insn_opcode
trap <= mem_state
trap <= mem_do_prefetch
trap <= decoded_rd
trap < decoded_rs1
trap < decoded_rs2
trap < decoded_imm
trap < decoded_imm_j
trap < new_ascii_instr
trap < dbg_ascii_instr
trap < dbg_insn_rs1
trap < dbg_insn_rs2
trap != dbg_rs1val
trap < q_ascii_instr
trap < q_insn_opcode
trap < cpu_state
trap < dbg_ascii_state
trap != alu_add_sub
trap >= alu_eq
trap != cpuregs_rs2
trap < orig(mem_addr)
trap <= orig(mem_wdata)
trap < orig(count_cycle)
trap < orig(count_instr)
trap < orig(reg_pc)
trap < orig(reg_next_pc)
trap < orig(cpu_state)
trap < orig(dbg_ascii_state)
trap != orig(cpuregs_rs1)
mem_valid < mem_addr
mem_valid <= mem_wdata
mem_valid <= mem_wstrb
mem_valid < mem_la_wstrb
mem_valid > pcpi_insn
mem_valid < count_cycle
mem_valid < count_instr
mem_valid < reg_pc
mem_valid < reg_next_pc
mem_valid <= next_insn_opcode
mem_valid < dbg_insn_opcode
mem_valid < irq_mask
mem_valid <= mem_state
mem_valid != mem_do_prefetch
mem_valid != decoded_rd
mem_valid < decoded_rs1
mem_valid < decoded_rs2
mem_valid < decoded_imm
mem_valid < decoded_imm_j
mem_valid <= decoder_trigger_q
mem_valid < new_ascii_instr
mem_valid < dbg_ascii_instr
mem_valid <= dbg_insn_rs1
mem_valid < dbg_insn_rs2
mem_valid != dbg_rs1val
mem_valid < q_ascii_instr
mem_valid < q_insn_opcode
mem_valid < cpu_state
mem_valid < dbg_ascii_state
mem_valid != alu_add_sub
mem_valid != alu_shl
mem_valid > alu_eq
mem_valid != cpuregs_rs2
mem_valid < orig(mem_addr)
mem_valid < orig(count_cycle)
mem_valid < orig(count_instr)
mem_valid < orig(reg_pc)
mem_valid < orig(reg_next_pc)
mem_valid < orig(cpu_state)
mem_valid < orig(dbg_ascii_state)
mem_valid != orig(cpuregs_rs1)
mem_valid % orig(cpuregs_rs1) == 0
mem_addr > mem_wdata
mem_addr > mem_wstrb
mem_addr > mem_la_wdata
mem_addr > count_cycle
mem_addr > count_instr
mem_addr > reg_pc
mem_addr > reg_next_pc
mem_addr != next_insn_opcode
mem_addr < dbg_insn_opcode
mem_addr > mem_state
mem_addr > mem_do_prefetch
mem_addr > decoded_rd
mem_addr > decoded_rs1
mem_addr > decoded_rs2
mem_addr != decoded_imm
mem_addr < decoded_imm_j
mem_addr < new_ascii_instr
mem_addr < dbg_ascii_instr
mem_addr > dbg_insn_rs1
mem_addr > dbg_insn_rs2
mem_addr >= dbg_rs1val
mem_addr < q_ascii_instr
mem_addr < q_insn_opcode
mem_addr > cpu_state
mem_addr < dbg_ascii_state
mem_addr != alu_add_sub
mem_addr >= alu_shr
mem_addr > alu_eq
mem_addr > cpuregs_rs1
mem_addr >= cpuregs_rs2
mem_addr >= orig(mem_addr)
mem_addr > orig(mem_wdata)
mem_addr > orig(count_cycle)
mem_addr > orig(count_instr)
mem_addr > orig(reg_pc)
mem_addr > orig(reg_next_pc)
mem_addr > orig(cpu_state)
mem_addr < orig(dbg_ascii_state)
mem_addr > orig(cpuregs_rs1)
mem_wdata % mem_la_wdata == 0
mem_wdata >= mem_la_wdata
mem_wdata > pcpi_insn
mem_wdata < count_cycle
mem_wdata < count_instr
mem_wdata <= next_insn_opcode
mem_wdata < dbg_insn_opcode
mem_wdata < irq_mask
mem_wdata < decoded_imm_j
mem_wdata < new_ascii_instr
mem_wdata < dbg_ascii_instr
mem_wdata != dbg_rs1val
mem_wdata < q_ascii_instr
mem_wdata < q_insn_opcode
mem_wdata < dbg_ascii_state
mem_wdata != alu_add_sub
mem_wdata != alu_shl
mem_wdata > alu_eq
mem_wdata >= cpuregs_rs1
mem_wdata != cpuregs_rs2
mem_wdata >= orig(mem_wdata)
mem_wdata < orig(count_cycle)
mem_wdata < orig(count_instr)
mem_wdata < orig(dbg_ascii_state)
mem_wdata % orig(cpuregs_rs1) == 0
mem_wdata >= orig(cpuregs_rs1)
mem_wstrb <= mem_la_wstrb
mem_wstrb > pcpi_insn
mem_wstrb < count_cycle
mem_wstrb != count_instr
mem_wstrb < reg_pc
mem_wstrb < reg_next_pc
mem_wstrb <= next_insn_opcode
mem_wstrb < dbg_insn_opcode
mem_wstrb < irq_mask
mem_wstrb >= mem_state
mem_wstrb != mem_do_prefetch
mem_wstrb != decoded_rd
mem_wstrb < decoded_rs1
mem_wstrb < decoded_rs2
mem_wstrb < decoded_imm
mem_wstrb < decoded_imm_j
mem_wstrb != decoder_trigger_q
mem_wstrb < new_ascii_instr
mem_wstrb < dbg_ascii_instr
mem_wstrb != dbg_insn_rs1
mem_wstrb != dbg_insn_rs2
mem_wstrb != dbg_rs1val
mem_wstrb < q_ascii_instr
mem_wstrb < q_insn_opcode
mem_wstrb != cpu_state
mem_wstrb < dbg_ascii_state
mem_wstrb != alu_add_sub
mem_wstrb != alu_shl
mem_wstrb > alu_eq
mem_wstrb != cpuregs_rs2
mem_wstrb < orig(mem_addr)
mem_wstrb < orig(count_cycle)
mem_wstrb != orig(count_instr)
mem_wstrb < orig(reg_pc)
mem_wstrb < orig(reg_next_pc)
mem_wstrb != orig(cpu_state)
mem_wstrb < orig(dbg_ascii_state)
mem_wstrb != orig(cpuregs_rs1)
mem_wstrb % orig(cpuregs_rs1) == 0
mem_la_wdata >= pcpi_insn
mem_la_wdata < count_cycle
mem_la_wdata < count_instr
mem_la_wdata < next_insn_opcode
mem_la_wdata < dbg_insn_opcode
mem_la_wdata < irq_mask
mem_do_prefetch % mem_la_wdata == 0
mem_la_wdata != mem_do_prefetch
decoded_rd % mem_la_wdata == 0
mem_la_wdata != decoded_rd
mem_la_wdata < decoded_imm
mem_la_wdata < decoded_imm_j
mem_la_wdata < new_ascii_instr
mem_la_wdata < dbg_ascii_instr
mem_la_wdata <= dbg_rs1val
mem_la_wdata < q_ascii_instr
mem_la_wdata < q_insn_opcode
mem_la_wdata < dbg_ascii_state
mem_la_wdata <= alu_add_sub
alu_eq % mem_la_wdata == 0
mem_la_wdata >= alu_eq
mem_la_wdata != cpuregs_rs1
mem_la_wdata != cpuregs_rs2
mem_la_wdata != orig(mem_wdata)
mem_la_wdata < orig(count_cycle)
mem_la_wdata < orig(count_instr)
mem_la_wdata < orig(dbg_ascii_state)
mem_la_wstrb < count_cycle
mem_la_wstrb != count_instr
mem_la_wstrb != reg_pc
mem_la_wstrb < reg_next_pc
mem_la_wstrb < dbg_insn_opcode
mem_la_wstrb > mem_state
mem_la_wstrb > mem_do_prefetch
mem_la_wstrb > decoded_rd
mem_la_wstrb != decoded_rs1
mem_la_wstrb != decoded_rs2
mem_la_wstrb != decoded_imm
mem_la_wstrb < decoded_imm_j
mem_la_wstrb < new_ascii_instr
mem_la_wstrb < dbg_ascii_instr
mem_la_wstrb > dbg_insn_rs1
mem_la_wstrb > dbg_insn_rs2
mem_la_wstrb != dbg_rs1val
mem_la_wstrb < q_ascii_instr
mem_la_wstrb < q_insn_opcode
mem_la_wstrb != cpu_state
mem_la_wstrb < dbg_ascii_state
mem_la_wstrb != alu_add_sub
mem_la_wstrb != alu_shl
mem_la_wstrb > alu_eq
mem_la_wstrb != cpuregs_rs2
mem_la_wstrb < orig(mem_addr)
mem_la_wstrb < orig(count_cycle)
mem_la_wstrb != orig(reg_pc)
mem_la_wstrb != orig(reg_next_pc)
mem_la_wstrb != orig(cpu_state)
mem_la_wstrb < orig(dbg_ascii_state)
pcpi_insn < count_cycle
pcpi_insn < count_instr
pcpi_insn < reg_pc
pcpi_insn < reg_next_pc
pcpi_insn < next_insn_opcode
pcpi_insn < dbg_insn_opcode
pcpi_insn < mem_state
pcpi_insn < mem_do_prefetch
pcpi_insn < decoded_rd
pcpi_insn < decoded_rs1
pcpi_insn < decoded_rs2
pcpi_insn < decoded_imm
pcpi_insn < decoded_imm_j
pcpi_insn < new_ascii_instr
pcpi_insn < dbg_ascii_instr
pcpi_insn < dbg_insn_rs1
pcpi_insn < dbg_insn_rs2
pcpi_insn <= dbg_rs1val
pcpi_insn < q_ascii_instr
pcpi_insn < q_insn_opcode
pcpi_insn < cpu_state
pcpi_insn < dbg_ascii_state
pcpi_insn <= alu_add_sub
pcpi_insn <= alu_shl
pcpi_insn <= alu_shr
pcpi_insn <= alu_eq
pcpi_insn <= cpuregs_rs1
pcpi_insn <= cpuregs_rs2
pcpi_insn < orig(mem_addr)
pcpi_insn < orig(mem_wdata)
pcpi_insn < orig(count_cycle)
pcpi_insn < orig(count_instr)
pcpi_insn < orig(reg_pc)
pcpi_insn < orig(reg_next_pc)
pcpi_insn < orig(cpu_state)
pcpi_insn < orig(dbg_ascii_state)
pcpi_insn <= orig(cpuregs_rs1)
count_cycle > count_instr
count_cycle > reg_pc
count_cycle > reg_next_pc
count_cycle != next_insn_opcode
count_cycle < dbg_insn_opcode
count_cycle < irq_mask
count_cycle > mem_state
count_cycle > mem_do_prefetch
count_cycle > decoded_rd
count_cycle >= decoded_rs1
count_cycle > decoded_rs2
count_cycle != decoded_imm
count_cycle < decoded_imm_j
count_cycle > decoder_trigger_q
count_cycle < new_ascii_instr
count_cycle < dbg_ascii_instr
count_cycle > dbg_insn_rs1
count_cycle > dbg_insn_rs2
count_cycle != dbg_rs1val
count_cycle < q_ascii_instr
count_cycle < q_insn_opcode
count_cycle != cpu_state
count_cycle < dbg_ascii_state
count_cycle != alu_add_sub
count_cycle != alu_shl
count_cycle != alu_shr
count_cycle > alu_eq
count_cycle > cpuregs_rs1
count_cycle != cpuregs_rs2
count_cycle != orig(mem_addr)
count_cycle > orig(mem_wdata)
count_cycle - orig(count_cycle) - 1 == 0
count_cycle > orig(count_instr)
count_cycle > orig(reg_pc)
count_cycle > orig(reg_next_pc)
count_cycle != orig(cpu_state)
count_cycle < orig(dbg_ascii_state)
count_cycle > orig(cpuregs_rs1)
count_instr != next_insn_opcode
count_instr < dbg_insn_opcode
count_instr < irq_mask
count_instr > mem_state
count_instr > mem_do_prefetch
count_instr > decoded_rd
count_instr != decoded_rs1
count_instr != decoded_imm
count_instr < decoded_imm_j
count_instr > decoder_trigger_q
count_instr < new_ascii_instr
count_instr < dbg_ascii_instr
count_instr % dbg_insn_rs1 == 0
count_instr > dbg_insn_rs1
count_instr > dbg_insn_rs2
count_instr != dbg_rs1val
count_instr < q_ascii_instr
count_instr < q_insn_opcode
count_instr < dbg_ascii_state
count_instr != alu_add_sub
count_instr != alu_shl
count_instr != alu_shr
count_instr > alu_eq
count_instr > cpuregs_rs1
count_instr != cpuregs_rs2
count_instr != orig(mem_addr)
count_instr > orig(mem_wdata)
count_instr < orig(count_cycle)
count_instr >= orig(count_instr)
count_instr < orig(dbg_ascii_state)
count_instr > orig(cpuregs_rs1)
reg_pc < reg_next_pc
reg_pc < dbg_insn_opcode
reg_pc < irq_mask
reg_pc > mem_state
reg_pc > mem_do_prefetch
reg_pc > decoded_rd
reg_pc != decoded_rs1
reg_pc != decoded_rs2
reg_pc != decoded_imm
reg_pc < decoded_imm_j
reg_pc > decoder_trigger_q
reg_pc < new_ascii_instr
reg_pc < dbg_ascii_instr
reg_pc > dbg_insn_rs1
reg_pc > dbg_insn_rs2
reg_pc != dbg_rs1val
reg_pc < q_ascii_instr
reg_pc < q_insn_opcode
reg_pc != cpu_state
reg_pc < dbg_ascii_state
reg_pc != alu_add_sub
reg_pc != alu_shl
reg_pc != alu_shr
reg_pc > alu_eq
reg_pc != cpuregs_rs2
reg_pc < orig(mem_addr)
reg_pc < orig(count_cycle)
reg_pc != orig(count_instr)
reg_pc >= orig(reg_pc)
reg_pc <= orig(reg_next_pc)
reg_pc != orig(cpu_state)
reg_pc < orig(dbg_ascii_state)
reg_next_pc < dbg_insn_opcode
reg_next_pc < irq_mask
reg_next_pc > mem_state
reg_next_pc > mem_do_prefetch
reg_next_pc > decoded_rd
reg_next_pc != decoded_rs1
reg_next_pc != decoded_rs2
reg_next_pc != decoded_imm
reg_next_pc < decoded_imm_j
reg_next_pc > decoder_trigger_q
reg_next_pc < new_ascii_instr
reg_next_pc < dbg_ascii_instr
reg_next_pc > dbg_insn_rs1
reg_next_pc > dbg_insn_rs2
reg_next_pc != dbg_rs1val
reg_next_pc < q_ascii_instr
reg_next_pc < q_insn_opcode
reg_next_pc != cpu_state
reg_next_pc < dbg_ascii_state
reg_next_pc != alu_add_sub
reg_next_pc != alu_shl
reg_next_pc != alu_shr
reg_next_pc > alu_eq
reg_next_pc != cpuregs_rs2
reg_next_pc <= orig(mem_addr)
reg_next_pc < orig(count_cycle)
reg_next_pc != orig(count_instr)
reg_next_pc > orig(reg_pc)
reg_next_pc >= orig(reg_next_pc)
reg_next_pc != orig(cpu_state)
reg_next_pc < orig(dbg_ascii_state)
next_insn_opcode != dbg_insn_opcode
next_insn_opcode < irq_mask
next_insn_opcode >= mem_state
next_insn_opcode < decoded_imm_j
next_insn_opcode != new_ascii_instr
next_insn_opcode != dbg_ascii_instr
next_insn_opcode > dbg_rs1val
next_insn_opcode != q_ascii_instr
next_insn_opcode != q_insn_opcode
next_insn_opcode < dbg_ascii_state
next_insn_opcode > alu_add_sub
next_insn_opcode > alu_shl
next_insn_opcode > alu_shr
next_insn_opcode > alu_eq
next_insn_opcode >= cpuregs_rs1
next_insn_opcode != cpuregs_rs2
next_insn_opcode != orig(mem_addr)
next_insn_opcode >= orig(mem_wdata)
next_insn_opcode != orig(count_cycle)
next_insn_opcode != orig(count_instr)
next_insn_opcode != orig(cpu_state)
next_insn_opcode < orig(dbg_ascii_state)
next_insn_opcode % orig(cpuregs_rs1) == 0
next_insn_opcode >= orig(cpuregs_rs1)
dbg_insn_opcode < irq_mask
dbg_insn_opcode > mem_state
dbg_insn_opcode > mem_do_prefetch
dbg_insn_opcode > decoded_rd
dbg_insn_opcode > decoded_rs1
dbg_insn_opcode > decoded_rs2
dbg_insn_opcode != decoded_imm
dbg_insn_opcode != decoded_imm_j
dbg_insn_opcode > decoder_trigger_q
dbg_insn_opcode < new_ascii_instr
dbg_insn_opcode != dbg_ascii_instr
dbg_insn_opcode > dbg_insn_rs1
dbg_insn_opcode > dbg_insn_rs2
dbg_insn_opcode > dbg_rs1val
dbg_insn_opcode > q_ascii_instr
dbg_insn_opcode >= q_insn_opcode
dbg_insn_opcode > cpu_state
dbg_insn_opcode < dbg_ascii_state
dbg_insn_opcode > alu_add_sub
dbg_insn_opcode != alu_shl
dbg_insn_opcode > alu_shr
dbg_insn_opcode > alu_eq
dbg_insn_opcode > cpuregs_rs1
dbg_insn_opcode > cpuregs_rs2
dbg_insn_opcode > orig(mem_addr)
dbg_insn_opcode > orig(mem_wdata)
dbg_insn_opcode > orig(count_cycle)
dbg_insn_opcode > orig(count_instr)
dbg_insn_opcode > orig(reg_pc)
dbg_insn_opcode > orig(reg_next_pc)
dbg_insn_opcode > orig(cpu_state)
dbg_insn_opcode < orig(dbg_ascii_state)
dbg_insn_opcode > orig(cpuregs_rs1)
irq_mask > mem_state
irq_mask > mem_do_prefetch
irq_mask > decoded_rd
irq_mask > decoded_rs1
irq_mask > decoded_rs2
irq_mask > decoded_imm
irq_mask > decoded_imm_j
irq_mask > new_ascii_instr
irq_mask > dbg_ascii_instr
irq_mask > dbg_insn_rs1
irq_mask > dbg_insn_rs2
irq_mask > dbg_rs1val
irq_mask > q_ascii_instr
irq_mask > q_insn_opcode
irq_mask > cpu_state
irq_mask < dbg_ascii_state
irq_mask > alu_add_sub
irq_mask > alu_shl
irq_mask > alu_shr
irq_mask > alu_eq
irq_mask > cpuregs_rs1
irq_mask > cpuregs_rs2
irq_mask > orig(mem_addr)
irq_mask > orig(mem_wdata)
irq_mask > orig(count_cycle)
irq_mask > orig(count_instr)
irq_mask > orig(reg_pc)
irq_mask > orig(reg_next_pc)
irq_mask > orig(cpu_state)
irq_mask < orig(dbg_ascii_state)
irq_mask > orig(cpuregs_rs1)
mem_state != mem_do_prefetch
mem_state != decoded_rd
mem_state < decoded_rs1
mem_state < decoded_rs2
mem_state < decoded_imm
mem_state < decoded_imm_j
mem_state != decoder_trigger_q
mem_state < new_ascii_instr
mem_state < dbg_ascii_instr
mem_state != dbg_insn_rs1
mem_state <= dbg_insn_rs2
mem_state != dbg_rs1val
mem_state < q_ascii_instr
mem_state < q_insn_opcode
mem_state <= cpu_state
mem_state < dbg_ascii_state
mem_state != alu_add_sub
mem_state != alu_shl
mem_state != alu_shr
mem_state > alu_eq
mem_state != cpuregs_rs2
mem_state < orig(mem_addr)
mem_state < orig(count_cycle)
mem_state < orig(count_instr)
mem_state < orig(reg_pc)
mem_state < orig(reg_next_pc)
mem_state <= orig(cpu_state)
mem_state < orig(dbg_ascii_state)
mem_state != orig(cpuregs_rs1)
mem_state % orig(cpuregs_rs1) == 0
mem_do_prefetch <= decoded_rd
mem_do_prefetch < decoded_rs1
mem_do_prefetch <= decoded_rs2
mem_do_prefetch <= decoded_imm
mem_do_prefetch < decoded_imm_j
mem_do_prefetch <= decoder_trigger_q
mem_do_prefetch < new_ascii_instr
mem_do_prefetch < dbg_ascii_instr
mem_do_prefetch < dbg_insn_rs1
mem_do_prefetch <= dbg_insn_rs2
mem_do_prefetch != dbg_rs1val
mem_do_prefetch < q_ascii_instr
mem_do_prefetch < q_insn_opcode
mem_do_prefetch < cpu_state
mem_do_prefetch < dbg_ascii_state
mem_do_prefetch != alu_add_sub
mem_do_prefetch % alu_add_sub == 0
mem_do_prefetch >= alu_eq
mem_do_prefetch != cpuregs_rs2
mem_do_prefetch < orig(mem_addr)
mem_do_prefetch < orig(count_cycle)
mem_do_prefetch < orig(count_instr)
mem_do_prefetch < orig(reg_pc)
mem_do_prefetch < orig(reg_next_pc)
mem_do_prefetch < orig(cpu_state)
mem_do_prefetch < orig(dbg_ascii_state)
decoded_rd <= decoded_rs1
decoded_rd != decoded_rs2
decoded_rd != decoded_imm
decoded_rd < decoded_imm_j
decoded_rd != decoder_trigger_q
decoded_rd < new_ascii_instr
decoded_rd < dbg_ascii_instr
decoded_rd <= dbg_insn_rs1
decoded_rd != dbg_insn_rs2
decoded_rd != dbg_rs1val
decoded_rd < q_ascii_instr
decoded_rd < q_insn_opcode
decoded_rd < cpu_state
decoded_rd < dbg_ascii_state
decoded_rd != alu_add_sub
decoded_rd % alu_add_sub == 0
decoded_rd >= alu_eq
decoded_rd != cpuregs_rs2
decoded_rd < orig(mem_addr)
decoded_rd < orig(count_cycle)
decoded_rd < orig(count_instr)
decoded_rd < orig(reg_pc)
decoded_rd < orig(reg_next_pc)
decoded_rd < orig(cpu_state)
decoded_rd < orig(dbg_ascii_state)
decoded_rs1 > decoded_rs2
decoded_rs1 != decoded_imm
decoded_rs1 < decoded_imm_j
decoded_rs1 > decoder_trigger_q
decoded_rs1 < new_ascii_instr
decoded_rs1 < dbg_ascii_instr
decoded_rs1 >= dbg_insn_rs1
decoded_rs1 > dbg_insn_rs2
decoded_rs1 != dbg_rs1val
decoded_rs1 < q_ascii_instr
decoded_rs1 < q_insn_opcode
decoded_rs1 != cpu_state
decoded_rs1 < dbg_ascii_state
decoded_rs1 != alu_add_sub
decoded_rs1 != alu_shl
decoded_rs1 > alu_eq
decoded_rs1 != cpuregs_rs2
decoded_rs1 != orig(mem_addr)
decoded_rs1 != orig(count_cycle)
decoded_rs1 != orig(count_instr)
decoded_rs1 != orig(reg_pc)
decoded_rs1 != orig(reg_next_pc)
decoded_rs1 != orig(cpu_state)
decoded_rs1 < orig(dbg_ascii_state)
decoded_rs2 <= decoded_imm
decoded_rs2 < decoded_imm_j
decoded_rs2 >= decoder_trigger_q
decoded_rs2 < new_ascii_instr
decoded_rs2 < dbg_ascii_instr
decoded_rs2 != dbg_insn_rs1
decoded_rs2 >= dbg_insn_rs2
decoded_rs2 != dbg_rs1val
decoded_rs2 < q_ascii_instr
decoded_rs2 < q_insn_opcode
decoded_rs2 != cpu_state
decoded_rs2 < dbg_ascii_state
decoded_rs2 != alu_add_sub
decoded_rs2 != alu_shl
decoded_rs2 != alu_shr
decoded_rs2 > alu_eq
decoded_rs2 != cpuregs_rs2
decoded_rs2 != orig(mem_addr)
decoded_rs2 < orig(count_cycle)
decoded_rs2 != orig(reg_pc)
decoded_rs2 != orig(reg_next_pc)
decoded_rs2 != orig(cpu_state)
decoded_rs2 < orig(dbg_ascii_state)
decoded_imm <= decoded_imm_j
decoded_imm >= decoder_trigger_q
decoded_imm != new_ascii_instr
decoded_imm != dbg_ascii_instr
decoded_imm != dbg_insn_rs1
decoded_imm >= dbg_insn_rs2
decoded_imm > dbg_rs1val
decoded_imm != q_ascii_instr
decoded_imm != q_insn_opcode
decoded_imm != cpu_state
decoded_imm < dbg_ascii_state
decoded_imm > alu_add_sub
decoded_imm > alu_shl
decoded_imm > alu_shr
decoded_imm > alu_eq
decoded_imm != cpuregs_rs2
decoded_imm != orig(mem_addr)
decoded_imm != orig(count_cycle)
decoded_imm != orig(count_instr)
decoded_imm != orig(reg_pc)
decoded_imm != orig(reg_next_pc)
decoded_imm != orig(cpu_state)
decoded_imm < orig(dbg_ascii_state)
decoded_imm_j > decoder_trigger_q
decoded_imm_j != new_ascii_instr
decoded_imm_j != dbg_ascii_instr
decoded_imm_j > dbg_insn_rs1
decoded_imm_j > dbg_insn_rs2
decoded_imm_j > dbg_rs1val
decoded_imm_j > q_ascii_instr
decoded_imm_j > q_insn_opcode
decoded_imm_j > cpu_state
decoded_imm_j < dbg_ascii_state
decoded_imm_j > alu_add_sub
decoded_imm_j > alu_shl
decoded_imm_j > alu_shr
decoded_imm_j > alu_eq
decoded_imm_j > cpuregs_rs1
decoded_imm_j > cpuregs_rs2
decoded_imm_j > orig(mem_addr)
decoded_imm_j > orig(mem_wdata)
decoded_imm_j > orig(count_cycle)
decoded_imm_j > orig(count_instr)
decoded_imm_j > orig(reg_pc)
decoded_imm_j > orig(reg_next_pc)
decoded_imm_j > orig(cpu_state)
decoded_imm_j < orig(dbg_ascii_state)
decoded_imm_j > orig(cpuregs_rs1)
decoder_trigger_q < new_ascii_instr
decoder_trigger_q < dbg_ascii_instr
decoder_trigger_q <= dbg_insn_rs1
decoder_trigger_q <= dbg_insn_rs2
decoder_trigger_q != dbg_rs1val
decoder_trigger_q < q_ascii_instr
decoder_trigger_q < q_insn_opcode
decoder_trigger_q < cpu_state
decoder_trigger_q < dbg_ascii_state
decoder_trigger_q != alu_add_sub
decoder_trigger_q != alu_shl
decoder_trigger_q > alu_eq
decoder_trigger_q != cpuregs_rs2
decoder_trigger_q < orig(mem_addr)
decoder_trigger_q < orig(count_cycle)
decoder_trigger_q < orig(count_instr)
decoder_trigger_q < orig(reg_pc)
decoder_trigger_q < orig(reg_next_pc)
decoder_trigger_q < orig(cpu_state)
decoder_trigger_q < orig(dbg_ascii_state)
new_ascii_instr >= dbg_ascii_instr
new_ascii_instr > dbg_insn_rs1
new_ascii_instr > dbg_insn_rs2
new_ascii_instr > dbg_rs1val
new_ascii_instr > q_ascii_instr
new_ascii_instr > q_insn_opcode
new_ascii_instr > cpu_state
new_ascii_instr < dbg_ascii_state
new_ascii_instr > alu_add_sub
new_ascii_instr != alu_shl
new_ascii_instr > alu_shr
new_ascii_instr > alu_eq
new_ascii_instr > cpuregs_rs1
new_ascii_instr > cpuregs_rs2
new_ascii_instr > orig(mem_addr)
new_ascii_instr > orig(mem_wdata)
new_ascii_instr > orig(count_cycle)
new_ascii_instr > orig(count_instr)
new_ascii_instr > orig(reg_pc)
new_ascii_instr > orig(reg_next_pc)
new_ascii_instr > orig(cpu_state)
new_ascii_instr < orig(dbg_ascii_state)
new_ascii_instr > orig(cpuregs_rs1)
dbg_ascii_instr > dbg_insn_rs1
dbg_ascii_instr > dbg_insn_rs2
dbg_ascii_instr > dbg_rs1val
dbg_ascii_instr >= q_ascii_instr
dbg_ascii_instr != q_insn_opcode
dbg_ascii_instr > cpu_state
dbg_ascii_instr < dbg_ascii_state
dbg_ascii_instr > alu_add_sub
dbg_ascii_instr != alu_shl
dbg_ascii_instr > alu_shr
dbg_ascii_instr > alu_eq
dbg_ascii_instr > cpuregs_rs1
dbg_ascii_instr > cpuregs_rs2
dbg_ascii_instr > orig(mem_addr)
dbg_ascii_instr > orig(mem_wdata)
dbg_ascii_instr > orig(count_cycle)
dbg_ascii_instr > orig(count_instr)
dbg_ascii_instr > orig(reg_pc)
dbg_ascii_instr > orig(reg_next_pc)
dbg_ascii_instr > orig(cpu_state)
dbg_ascii_instr < orig(dbg_ascii_state)
dbg_ascii_instr > orig(cpuregs_rs1)
dbg_insn_rs1 != dbg_insn_rs2
dbg_insn_rs1 != dbg_rs1val
dbg_insn_rs1 < q_ascii_instr
dbg_insn_rs1 < q_insn_opcode
dbg_insn_rs1 < cpu_state
dbg_insn_rs1 < dbg_ascii_state
dbg_insn_rs1 != alu_add_sub
dbg_insn_rs1 != alu_shl
dbg_insn_rs1 > alu_eq
dbg_insn_rs1 != cpuregs_rs2
dbg_insn_rs1 < orig(mem_addr)
dbg_insn_rs1 < orig(count_cycle)
orig(count_cycle) % dbg_insn_rs1 == 0
dbg_insn_rs1 < orig(count_instr)
dbg_insn_rs1 < orig(reg_pc)
dbg_insn_rs1 < orig(reg_next_pc)
dbg_insn_rs1 < orig(cpu_state)
dbg_insn_rs1 < orig(dbg_ascii_state)
dbg_insn_rs2 != dbg_rs1val
dbg_insn_rs2 < q_ascii_instr
dbg_insn_rs2 < q_insn_opcode
dbg_insn_rs2 <= cpu_state
dbg_insn_rs2 < dbg_ascii_state
dbg_insn_rs2 != alu_add_sub
alu_shl % dbg_insn_rs2 == 0
dbg_insn_rs2 != alu_shl
dbg_insn_rs2 != alu_shr
dbg_insn_rs2 > alu_eq
dbg_insn_rs2 != cpuregs_rs2
dbg_insn_rs2 < orig(mem_addr)
dbg_insn_rs2 < orig(count_cycle)
orig(count_cycle) % dbg_insn_rs2 == 0
dbg_insn_rs2 < orig(count_instr)
dbg_insn_rs2 < orig(reg_pc)
dbg_insn_rs2 < orig(reg_next_pc)
dbg_insn_rs2 <= orig(cpu_state)
dbg_insn_rs2 < orig(dbg_ascii_state)
dbg_rs1val < q_ascii_instr
dbg_rs1val < q_insn_opcode
dbg_rs1val != cpu_state
dbg_rs1val < dbg_ascii_state
dbg_rs1val <= alu_add_sub
dbg_rs1val >= alu_shr
dbg_rs1val >= alu_eq
dbg_rs1val != cpuregs_rs1
dbg_rs1val != cpuregs_rs2
dbg_rs1val != orig(mem_addr)
dbg_rs1val != orig(mem_wdata)
dbg_rs1val != orig(count_cycle)
dbg_rs1val != orig(count_instr)
dbg_rs1val != orig(reg_pc)
dbg_rs1val != orig(reg_next_pc)
dbg_rs1val != orig(cpu_state)
dbg_rs1val < orig(dbg_ascii_state)
q_ascii_instr < q_insn_opcode
q_ascii_instr > cpu_state
q_ascii_instr < dbg_ascii_state
q_ascii_instr > alu_add_sub
q_ascii_instr != alu_shl
q_ascii_instr > alu_shr
q_ascii_instr > alu_eq
q_ascii_instr > cpuregs_rs1
q_ascii_instr > cpuregs_rs2
q_ascii_instr > orig(mem_addr)
q_ascii_instr > orig(mem_wdata)
q_ascii_instr > orig(count_cycle)
q_ascii_instr > orig(count_instr)
q_ascii_instr > orig(reg_pc)
q_ascii_instr > orig(reg_next_pc)
q_ascii_instr > orig(cpu_state)
q_ascii_instr < orig(dbg_ascii_state)
q_ascii_instr > orig(cpuregs_rs1)
q_insn_opcode > cpu_state
q_insn_opcode < dbg_ascii_state
q_insn_opcode > alu_add_sub
q_insn_opcode != alu_shl
q_insn_opcode > alu_shr
q_insn_opcode > alu_eq
q_insn_opcode > cpuregs_rs1
q_insn_opcode > cpuregs_rs2
q_insn_opcode > orig(mem_addr)
q_insn_opcode > orig(mem_wdata)
q_insn_opcode > orig(count_cycle)
q_insn_opcode > orig(count_instr)
q_insn_opcode > orig(reg_pc)
q_insn_opcode > orig(reg_next_pc)
q_insn_opcode > orig(cpu_state)
q_insn_opcode < orig(dbg_ascii_state)
q_insn_opcode > orig(cpuregs_rs1)
cpu_state < dbg_ascii_state
cpu_state != alu_add_sub
cpu_state != alu_shl
cpu_state != alu_shr
cpu_state > alu_eq
cpu_state != cpuregs_rs2
cpu_state < orig(mem_addr)
cpu_state != orig(count_cycle)
cpu_state != orig(count_instr)
cpu_state != orig(reg_pc)
cpu_state != orig(reg_next_pc)
cpu_state <= orig(cpu_state)
cpu_state < orig(dbg_ascii_state)
dbg_ascii_state > alu_add_sub
dbg_ascii_state > alu_shl
dbg_ascii_state > alu_shr
dbg_ascii_state > alu_eq
dbg_ascii_state > cpuregs_rs1
dbg_ascii_state > cpuregs_rs2
dbg_ascii_state > orig(mem_addr)
dbg_ascii_state > orig(mem_wdata)
dbg_ascii_state > orig(count_cycle)
dbg_ascii_state > orig(count_instr)
dbg_ascii_state > orig(reg_pc)
dbg_ascii_state > orig(reg_next_pc)
dbg_ascii_state > orig(cpu_state)
dbg_ascii_state >= orig(dbg_ascii_state)
dbg_ascii_state > orig(cpuregs_rs1)
alu_add_sub >= alu_shr
alu_add_sub >= alu_eq
alu_eq % alu_add_sub == 0
alu_add_sub != cpuregs_rs1
alu_add_sub != cpuregs_rs2
alu_add_sub != orig(mem_addr)
alu_add_sub != orig(mem_wdata)
alu_add_sub != orig(count_cycle)
alu_add_sub != orig(count_instr)
alu_add_sub != orig(reg_pc)
alu_add_sub != orig(reg_next_pc)
alu_add_sub != orig(cpu_state)
alu_add_sub < orig(dbg_ascii_state)
alu_shl >= alu_shr
alu_shl >= alu_eq
alu_shl != cpuregs_rs1
alu_shl != cpuregs_rs2
alu_shl != orig(mem_addr)
alu_shl != orig(mem_wdata)
alu_shl != orig(count_cycle)
alu_shl != orig(count_instr)
alu_shl != orig(reg_pc)
alu_shl != orig(reg_next_pc)
alu_shl != orig(cpu_state)
alu_shl < orig(dbg_ascii_state)
alu_shr >= alu_eq
alu_shr != cpuregs_rs1
alu_shr != cpuregs_rs2
alu_shr != orig(mem_addr)
alu_shr != orig(mem_wdata)
alu_shr != orig(count_cycle)
alu_shr != orig(count_instr)
alu_shr != orig(reg_pc)
alu_shr != orig(reg_next_pc)
alu_shr != orig(cpu_state)
alu_shr < orig(dbg_ascii_state)
alu_eq != cpuregs_rs1
alu_eq != cpuregs_rs2
alu_eq < orig(mem_addr)
alu_eq <= orig(mem_wdata)
alu_eq < orig(count_cycle)
alu_eq < orig(count_instr)
alu_eq < orig(reg_pc)
alu_eq < orig(reg_next_pc)
alu_eq < orig(cpu_state)
alu_eq < orig(dbg_ascii_state)
cpuregs_rs1 <= cpuregs_rs2
cpuregs_rs1 < orig(mem_addr)
cpuregs_rs1 <= orig(mem_wdata)
cpuregs_rs1 < orig(count_cycle)
cpuregs_rs1 < orig(count_instr)
cpuregs_rs1 < orig(cpu_state)
cpuregs_rs1 < orig(dbg_ascii_state)
cpuregs_rs1 % orig(cpuregs_rs1) == 0
cpuregs_rs1 >= orig(cpuregs_rs1)
cpuregs_rs2 <= orig(mem_addr)
cpuregs_rs2 != orig(mem_wdata)
cpuregs_rs2 != orig(count_cycle)
cpuregs_rs2 != orig(count_instr)
cpuregs_rs2 != orig(reg_pc)
cpuregs_rs2 != orig(reg_next_pc)
cpuregs_rs2 != orig(cpu_state)
cpuregs_rs2 < orig(dbg_ascii_state)
cpuregs_rs2 >= orig(cpuregs_rs1)
14 * mem_valid - 22 * mem_wdata + count_cycle - 23 == 0
3 * mem_valid - 4 * mem_wdata + count_instr - 4 == 0
mem_valid - mem_wdata + orig(mem_wdata) == 0
14 * mem_valid - 22 * mem_wdata + orig(count_cycle) - 22 == 0
2 * mem_valid - 4 * mem_wdata + orig(count_instr) - 3 == 0
1020 * mem_valid + mem_la_wdata - alu_add_sub == 0
5 * mem_valid - 2 * count_cycle + 11 * count_instr + 2 == 0
8 * mem_valid - count_cycle + 22 * orig(mem_wdata) + 23 == 0
6 * mem_valid + 2 * count_cycle - 11 * orig(count_instr) - 13 == 0
mem_valid - count_instr + 4 * orig(mem_wdata) + 4 == 0
5 * mem_valid + 11 * count_instr - 2 * orig(count_cycle) == 0
mem_valid + count_instr - orig(count_instr) - 1 == 0
4.284477552E9 * mem_valid - next_insn_opcode + cpuregs_rs1 == 0
8 * mem_valid + 22 * orig(mem_wdata) - orig(count_cycle) + 22 == 0
2 * mem_valid + 4 * orig(mem_wdata) - orig(count_instr) + 3 == 0
6 * mem_valid + 2 * orig(count_cycle) - 11 * orig(count_instr) - 11 == 0
330 * mem_wdata - 14 * mem_wstrb - 15 * count_cycle + 345 == 0
20 * mem_wdata - mem_wstrb - 5 * count_instr + 20 == 0
15 * mem_wdata - mem_wstrb - 15 * orig(mem_wdata) == 0
330 * mem_wdata - 14 * mem_wstrb - 15 * orig(count_cycle) + 330 == 0
60 * mem_wdata - 2 * mem_wstrb - 15 * orig(count_instr) + 45 == 0
mem_wdata - mem_la_wdata - cpuregs_rs1 - 1 == 0
10 * mem_wdata - 3 * count_cycle + 14 * count_instr + 13 == 0
44 * mem_wdata - 2 * count_cycle - 7 * reg_pc + 130 == 0
44 * mem_wdata - 2 * count_cycle - 7 * reg_next_pc + 158 == 0
4.7129253057E10 * mem_wdata - 2142238775 * count_cycle - 7 * next_insn_opcode + 4.9271491825E10 == 0
11261360 * mem_wdata - 511880 * count_cycle - 7 * dbg_insn_opcode + 19573949 == 0
22 * mem_wdata - count_cycle - 7 * mem_state + 23 == 0
22 * mem_wdata - count_cycle + 14 * mem_do_prefetch + 9 == 0
22 * mem_wdata - count_cycle + 7 * decoded_rd + 9 == 0
638 * mem_wdata - 29 * count_cycle - 14 * decoded_rs1 + 695 == 0
220 * mem_wdata - 10 * count_cycle - 7 * decoded_rs2 + 237 == 0
9.4489280226E10 * mem_wdata - 4.294967283E9 * count_cycle - 14 * decoded_imm + 9.8784247523E10 == 0
6.7491281E9 * mem_wdata - 306778550 * count_cycle - decoded_imm_j + 7.055974234E9 == 0
3.5793945022E10 * mem_wdata - 1626997501 * count_cycle + 14 * new_ascii_instr + 1.4545372925E10 == 0
1.7973336678E10 * mem_wdata - 816969849 * count_cycle + 7 * dbg_ascii_instr + 7.352521728E9 == 0
22 * mem_wdata - count_cycle + 14 * dbg_insn_rs1 - 5 == 0
22 * mem_wdata - count_cycle - 14 * dbg_insn_rs2 + 37 == 0
22462 * mem_wdata - 1021 * count_cycle - 14 * dbg_rs1val + 23469 == 0
2816 * mem_wdata - 128 * count_cycle - q_ascii_instr + 30711 == 0
23066208 * mem_wdata - 1048464 * count_cycle - 7 * q_insn_opcode + 24403205 == 0
330 * mem_wdata - 15 * count_cycle + 7 * cpu_state + 121 == 0
1.305507272300396E15 * mem_wdata - 5.9341239650018E13 * count_cycle + 7 * dbg_ascii_state + 5.30600034891767E14 == 0
22 * mem_wdata - count_cycle - 14 * alu_eq + 9 == 0
22462 * mem_wdata - 1021 * count_cycle + 14 * cpuregs_rs2 + 9203 == 0
11000 * mem_wdata - 500 * count_cycle + 7 * orig(mem_addr) + 4360 == 0
8 * mem_wdata - count_cycle + 14 * orig(mem_wdata) + 23 == 0
6 * mem_wdata + count_cycle - 7 * orig(count_instr) - 2 == 0
88 * mem_wdata - 4 * count_cycle - 7 * orig(reg_pc) + 148 == 0
88 * mem_wdata - 4 * count_cycle - 7 * orig(reg_next_pc) + 176 == 0
682 * mem_wdata - 31 * count_cycle + 7 * orig(cpu_state) + 265 == 0
1.233887046766E12 * mem_wdata - 5.6085774853E10 * count_cycle - 14 * orig(dbg_ascii_state) + 7.447015890467E12 == 0
16 * mem_wdata - 4 * count_instr - 3 * reg_pc + 52 == 0
16 * mem_wdata - 4 * count_instr - 3 * reg_next_pc + 64 == 0
1.7137910203E10 * mem_wdata - 4.28447755E9 * count_instr - 3 * next_insn_opcode + 1.71379102E10 == 0
4095040 * mem_wdata - 1023760 * count_instr - 3 * dbg_insn_opcode + 7438201 == 0
8 * mem_wdata - 2 * count_instr - 3 * mem_state + 8 == 0
4 * mem_wdata - count_instr + 3 * mem_do_prefetch + 1 == 0
8 * mem_wdata - 2 * count_instr + 3 * decoded_rd + 2 == 0
116 * mem_wdata - 29 * count_instr - 3 * decoded_rs1 + 122 == 0
80 * mem_wdata - 20 * count_instr - 3 * decoded_rs2 + 83 == 0
5.726623044E9 * mem_wdata - 1431655761 * count_instr - decoded_imm + 5.726623045E9 == 0
1.71795988E10 * mem_wdata - 4.2948997E9 * count_instr - 3 * decoded_imm_j + 1.7179801552E10 == 0
6.507990004E9 * mem_wdata - 1626997501 * count_instr + 3 * new_ascii_instr + 1606082233 == 0
2.178586264E9 * mem_wdata - 544646566 * count_instr + dbg_ascii_instr + 544617007 == 0
4 * mem_wdata - count_instr + 3 * dbg_insn_rs1 - 2 == 0
4 * mem_wdata - count_instr - 3 * dbg_insn_rs2 + 7 == 0
4084 * mem_wdata - 1021 * count_instr - 3 * dbg_rs1val + 4081 == 0
7168 * mem_wdata - 1792 * count_instr - 3 * q_ascii_instr + 90469 == 0
2795904 * mem_wdata - 698976 * count_instr - q_insn_opcode + 2837123 == 0
40 * mem_wdata - 10 * count_instr + cpu_state + 8 == 0
4.74729917200144E14 * mem_wdata - 1.18682479300036E14 * count_instr + 3 * dbg_ascii_state + 1.17194855603581E14 == 0
4 * mem_wdata - count_instr - 3 * alu_eq + 1 == 0
4084 * mem_wdata - 1021 * count_instr + 3 * cpuregs_rs2 + 1024 == 0
4000 * mem_wdata - 1000 * count_instr + 3 * orig(mem_addr) + 940 == 0
mem_wdata - count_instr + 3 * orig(mem_wdata) + 4 == 0
10 * mem_wdata + 14 * count_instr - 3 * orig(count_cycle) + 10 == 0
4 * mem_wdata + 2 * count_instr - 3 * orig(count_instr) + 1 == 0
32 * mem_wdata - 8 * count_instr - 3 * orig(reg_pc) + 56 == 0
32 * mem_wdata - 8 * count_instr - 3 * orig(reg_next_pc) + 68 == 0
248 * mem_wdata - 62 * count_instr + 3 * orig(cpu_state) + 56 == 0
2.24343099412E11 * mem_wdata - 5.6085774853E10 * count_instr - 3 * orig(dbg_ascii_state) + 1.543709471308E12 == 0
4 * mem_wdata - reg_pc - 4 * orig(mem_wdata) + 12 == 0
44 * mem_wdata - 7 * reg_pc - 2 * orig(count_cycle) + 128 == 0
8 * mem_wdata - reg_pc - 2 * orig(count_instr) + 18 == 0
4 * mem_wdata - reg_next_pc - 4 * orig(mem_wdata) + 16 == 0
44 * mem_wdata - 7 * reg_next_pc - 2 * orig(count_cycle) + 156 == 0
8 * mem_wdata - reg_next_pc - 2 * orig(count_instr) + 22 == 0
4.7129253057E10 * mem_wdata - 7 * next_insn_opcode - 2142238775 * orig(count_cycle) + 4.712925305E10 == 0
8.568955101E9 * mem_wdata - next_insn_opcode - 2142238775 * orig(count_instr) + 6.426716325E9 == 0
1023760 * mem_wdata - dbg_insn_opcode - 1023760 * orig(mem_wdata) + 1114387 == 0
11261360 * mem_wdata - 7 * dbg_insn_opcode - 511880 * orig(count_cycle) + 19062069 == 0
2047520 * mem_wdata - dbg_insn_opcode - 511880 * orig(count_instr) + 2650027 == 0
2 * mem_wdata - mem_state - 2 * orig(mem_wdata) == 0
22 * mem_wdata - 7 * mem_state - orig(count_cycle) + 22 == 0
4 * mem_wdata - mem_state - orig(count_instr) + 3 == 0
mem_wdata + mem_do_prefetch - orig(mem_wdata) - 1 == 0
22 * mem_wdata + 14 * mem_do_prefetch - orig(count_cycle) + 8 == 0
4 * mem_wdata + 2 * mem_do_prefetch - orig(count_instr) + 1 == 0
2 * mem_wdata + decoded_rd - 2 * orig(mem_wdata) - 2 == 0
22 * mem_wdata + 7 * decoded_rd - orig(count_cycle) + 8 == 0
4 * mem_wdata + decoded_rd - orig(count_instr) + 1 == 0
29 * mem_wdata - decoded_rs1 - 29 * orig(mem_wdata) + 2 == 0
638 * mem_wdata - 14 * decoded_rs1 - 29 * orig(count_cycle) + 666 == 0
116 * mem_wdata - 2 * decoded_rs1 - 29 * orig(count_instr) + 91 == 0
20 * mem_wdata - decoded_rs2 - 20 * orig(mem_wdata) + 1 == 0
220 * mem_wdata - 7 * decoded_rs2 - 10 * orig(count_cycle) + 227 == 0
40 * mem_wdata - decoded_rs2 - 10 * orig(count_instr) + 31 == 0
4.294967283E9 * mem_wdata - decoded_imm - 4.294967283E9 * orig(mem_wdata) + 1 == 0
9.4489280226E10 * mem_wdata - 14 * decoded_imm - 4.294967283E9 * orig(count_cycle) + 9.448928024E10 == 0
1.7179869132E10 * mem_wdata - 2 * decoded_imm - 4.294967283E9 * orig(count_instr) + 1.2884901851E10 == 0
4.2948997E9 * mem_wdata - decoded_imm_j - 4.2948997E9 * orig(mem_wdata) + 67584 == 0
6.7491281E9 * mem_wdata - decoded_imm_j - 306778550 * orig(count_cycle) + 6.749195684E9 == 0
8.5897994E9 * mem_wdata - decoded_imm_j - 2147449850 * orig(count_instr) + 6.442417134E9 == 0
1626997501 * mem_wdata + new_ascii_instr - 1626997501 * orig(mem_wdata) - 1633969257 == 0
3.5793945022E10 * mem_wdata + 14 * new_ascii_instr - 1626997501 * orig(count_cycle) + 1.2918375424E10 == 0
6.507990004E9 * mem_wdata + 2 * new_ascii_instr - 1626997501 * orig(count_instr) + 1613053989 == 0
1633939698 * mem_wdata + dbg_ascii_instr - 1633939698 * orig(mem_wdata) - 1633969257 == 0
1.7973336678E10 * mem_wdata + 7 * dbg_ascii_instr - 816969849 * orig(count_cycle) + 6.535551879E9 == 0
3.267879396E9 * mem_wdata + dbg_ascii_instr - 816969849 * orig(count_instr) + 816940290 == 0
mem_wdata + dbg_insn_rs1 - orig(mem_wdata) - 2 == 0
22 * mem_wdata + 14 * dbg_insn_rs1 - orig(count_cycle) - 6 == 0
4 * mem_wdata + 2 * dbg_insn_rs1 - orig(count_instr) - 1 == 0
mem_wdata - dbg_insn_rs2 - orig(mem_wdata) + 1 == 0
22 * mem_wdata - 14 * dbg_insn_rs2 - orig(count_cycle) + 36 == 0
4 * mem_wdata - 2 * dbg_insn_rs2 - orig(count_instr) + 5 == 0
1021 * mem_wdata - dbg_rs1val - 1021 * orig(mem_wdata) - 1 == 0
22462 * mem_wdata - 14 * dbg_rs1val - 1021 * orig(count_cycle) + 22448 == 0
4084 * mem_wdata - 2 * dbg_rs1val - 1021 * orig(count_instr) + 3061 == 0
1792 * mem_wdata - q_ascii_instr - 1792 * orig(mem_wdata) + 27767 == 0
2816 * mem_wdata - q_ascii_instr - 128 * orig(count_cycle) + 30583 == 0
3584 * mem_wdata - q_ascii_instr - 896 * orig(count_instr) + 30455 == 0
2096928 * mem_wdata - q_insn_opcode - 2096928 * orig(mem_wdata) + 41219 == 0
23066208 * mem_wdata - 7 * q_insn_opcode - 1048464 * orig(count_cycle) + 23354741 == 0
4193856 * mem_wdata - q_insn_opcode - 1048464 * orig(count_instr) + 3186611 == 0
30 * mem_wdata + cpu_state - 30 * orig(mem_wdata) - 32 == 0
330 * mem_wdata + 7 * cpu_state - 15 * orig(count_cycle) + 106 == 0
60 * mem_wdata + cpu_state - 15 * orig(count_instr) + 13 == 0
1.18682479300036E14 * mem_wdata + dbg_ascii_state - 1.18682479300036E14 * orig(mem_wdata) - 1.19178353865521E14 == 0
1.305507272300396E15 * mem_wdata + 7 * dbg_ascii_state - 5.9341239650018E13 * orig(count_cycle) + 4.71258795241749E14 == 0
2.37364958600072E14 * mem_wdata + dbg_ascii_state - 5.9341239650018E13 * orig(count_instr) + 5.8845365084533E13 == 0
mem_wdata - alu_eq - orig(mem_wdata) - 1 == 0
22 * mem_wdata - 14 * alu_eq - orig(count_cycle) + 8 == 0
4 * mem_wdata - 2 * alu_eq - orig(count_instr) + 1 == 0
1021 * mem_wdata + cpuregs_rs2 - 1021 * orig(mem_wdata) - 1020 == 0
22462 * mem_wdata + 14 * cpuregs_rs2 - 1021 * orig(count_cycle) + 8182 == 0
4084 * mem_wdata + 2 * cpuregs_rs2 - 1021 * orig(count_instr) + 1023 == 0
1000 * mem_wdata + orig(mem_addr) - 1000 * orig(mem_wdata) - 1020 == 0
11000 * mem_wdata + 7 * orig(mem_addr) - 500 * orig(count_cycle) + 3860 == 0
2000 * mem_wdata + orig(mem_addr) - 500 * orig(count_instr) + 480 == 0
8 * mem_wdata + 14 * orig(mem_wdata) - orig(count_cycle) + 22 == 0
2 * mem_wdata + 2 * orig(mem_wdata) - orig(count_instr) + 3 == 0
8 * mem_wdata - 8 * orig(mem_wdata) - orig(reg_pc) + 8 == 0
8 * mem_wdata - 8 * orig(mem_wdata) - orig(reg_next_pc) + 12 == 0
62 * mem_wdata - 62 * orig(mem_wdata) + orig(cpu_state) - 64 == 0
5.6085774853E10 * mem_wdata - 5.6085774853E10 * orig(mem_wdata) - orig(dbg_ascii_state) + 4.39788790632E11 == 0
6 * mem_wdata + orig(count_cycle) - 7 * orig(count_instr) - 1 == 0
88 * mem_wdata - 4 * orig(count_cycle) - 7 * orig(reg_pc) + 144 == 0
88 * mem_wdata - 4 * orig(count_cycle) - 7 * orig(reg_next_pc) + 172 == 0
682 * mem_wdata - 31 * orig(count_cycle) + 7 * orig(cpu_state) + 234 == 0
1.233887046766E12 * mem_wdata - 5.6085774853E10 * orig(count_cycle) - 14 * orig(dbg_ascii_state) + 7.390930115614E12 == 0
16 * mem_wdata - 4 * orig(count_instr) - orig(reg_pc) + 20 == 0
16 * mem_wdata - 4 * orig(count_instr) - orig(reg_next_pc) + 24 == 0
124 * mem_wdata - 31 * orig(count_instr) + orig(cpu_state) + 29 == 0
2.24343099412E11 * mem_wdata - 5.6085774853E10 * orig(count_instr) - 2 * orig(dbg_ascii_state) + 1.047834905823E12 == 0
68 * mem_wstrb + mem_la_wdata - alu_add_sub == 0
mem_wstrb - 6 * count_cycle + 33 * count_instr + 6 == 0
8 * mem_wstrb - 15 * count_cycle + 330 * orig(mem_wdata) + 345 == 0
2 * mem_wstrb + 10 * count_cycle - 55 * orig(count_instr) - 65 == 0
mem_wstrb - 15 * count_instr + 60 * orig(mem_wdata) + 60 == 0
mem_wstrb + 33 * count_instr - 6 * orig(count_cycle) == 0
mem_wstrb + 15 * count_instr - 15 * orig(count_instr) - 15 == 0
1428159184 * mem_wstrb - 5 * next_insn_opcode + 5 * cpuregs_rs1 == 0
8 * mem_wstrb + 330 * orig(mem_wdata) - 15 * orig(count_cycle) + 330 == 0
2 * mem_wstrb + 60 * orig(mem_wdata) - 15 * orig(count_instr) + 45 == 0
2 * mem_wstrb + 10 * orig(count_cycle) - 55 * orig(count_instr) - 55 == 0
mem_la_wdata + 255 * reg_pc - alu_add_sub - 3060 == 0
mem_la_wdata + 255 * reg_next_pc - alu_add_sub - 4080 == 0
51188 * mem_la_wdata + 51 * dbg_insn_opcode - 51188 * alu_add_sub - 56833737 == 0
mem_la_wdata + 510 * mem_state - alu_add_sub == 0
mem_la_wdata - 1020 * mem_do_prefetch - alu_add_sub + 1020 == 0
mem_la_wdata - 510 * decoded_rd - alu_add_sub + 1020 == 0
29 * mem_la_wdata + 1020 * decoded_rs1 - 29 * alu_add_sub - 2040 == 0
mem_la_wdata + 51 * decoded_rs2 - alu_add_sub - 51 == 0
1431655761 * mem_la_wdata + 340 * decoded_imm - 1431655761 * alu_add_sub - 340 == 0
214744985 * mem_la_wdata + 51 * decoded_imm_j - 214744985 * alu_add_sub - 3446784 == 0
1626997501 * mem_la_wdata - 1020 * new_ascii_instr - 1626997501 * alu_add_sub + 1.66664864214E12 == 0
272323283 * mem_la_wdata - 170 * dbg_ascii_instr - 272323283 * alu_add_sub + 2.7777477369E11 == 0
mem_la_wdata - 1020 * dbg_insn_rs1 - alu_add_sub + 2040 == 0
mem_la_wdata + 1020 * dbg_insn_rs2 - alu_add_sub - 1020 == 0
1021 * mem_la_wdata + 1020 * dbg_rs1val - 1021 * alu_add_sub + 1020 == 0
448 * mem_la_wdata + 255 * q_ascii_instr - 448 * alu_add_sub - 7080585 == 0
174744 * mem_la_wdata + 85 * q_insn_opcode - 174744 * alu_add_sub - 3503615 == 0
mem_la_wdata - 34 * cpu_state - alu_add_sub + 1088 == 0
2.9670619825009E13 * mem_la_wdata - 255 * dbg_ascii_state - 2.9670619825009E13 * alu_add_sub + 3.0390480235707856E16 == 0
mem_la_wdata - alu_add_sub + 1020 * alu_eq + 1020 == 0
1021 * mem_la_wdata - 1021 * alu_add_sub - 1020 * cpuregs_rs2 + 1040400 == 0
50 * mem_la_wdata - 50 * alu_add_sub - 51 * orig(mem_addr) + 52020 == 0
2 * mem_la_wdata - 2 * alu_add_sub + 255 * orig(reg_pc) - 2040 == 0
2 * mem_la_wdata - 2 * alu_add_sub + 255 * orig(reg_next_pc) - 3060 == 0
31 * mem_la_wdata - 31 * alu_add_sub - 510 * orig(cpu_state) + 32640 == 0
5.6085774853E10 * mem_la_wdata - 5.6085774853E10 * alu_add_sub + 1020 * orig(dbg_ascii_state) - 4.4858456644464E14 == 0
8 * count_cycle - 44 * count_instr - 5 * reg_pc + 52 == 0
8 * count_cycle - 44 * count_instr - 5 * reg_next_pc + 72 == 0
1.7137910203E10 * count_cycle - 9.4258506114E10 * count_instr - 10 * next_insn_opcode - 1.7137910213E10 == 0
409504 * count_cycle - 2252272 * count_instr - dbg_insn_opcode + 704883 == 0
4 * count_cycle - 22 * count_instr - 5 * mem_state - 4 == 0
2 * count_cycle - 11 * count_instr + 5 * mem_do_prefetch - 7 == 0
4 * count_cycle - 22 * count_instr + 5 * decoded_rd - 14 == 0
58 * count_cycle - 319 * count_instr - 5 * decoded_rs1 - 48 == 0
8 * count_cycle - 44 * count_instr - decoded_rs2 - 7 == 0
8.589934566E9 * count_cycle - 4.7244640113E10 * count_instr - 5 * decoded_imm - 8.589934561E9 == 0
1717959880 * count_cycle - 9.44877934E9 * count_instr - decoded_imm_j - 1717892296 == 0
3.253995002E9 * count_cycle - 1.7896972511E10 * count_instr + 5 * new_ascii_instr - 1.1423841287E10 == 0
3.267879396E9 * count_cycle - 1.7973336678E10 * count_instr + 5 * dbg_ascii_instr - 1.1437725681E10 == 0
2 * count_cycle - 11 * count_instr + 5 * dbg_insn_rs1 - 12 == 0
2 * count_cycle - 11 * count_instr - 5 * dbg_insn_rs2 + 3 == 0
2042 * count_cycle - 11231 * count_instr - 5 * dbg_rs1val - 2047 == 0
3584 * count_cycle - 19712 * count_instr - 5 * q_ascii_instr + 135251 == 0
4193856 * count_cycle - 23066208 * count_instr - 5 * q_insn_opcode - 3987761 == 0
12 * count_cycle - 66 * count_instr + cpu_state - 44 == 0
2.37364958600072E14 * count_cycle - 1.305507272300396E15 * count_instr + 5 * dbg_ascii_state - 8.33256727927677E14 == 0
2 * count_cycle - 11 * count_instr - 5 * alu_eq - 7 == 0
2042 * count_cycle - 11231 * count_instr + 5 * cpuregs_rs2 - 7142 == 0
400 * count_cycle - 2200 * count_instr + orig(mem_addr) - 1420 == 0
count_cycle - 8 * count_instr + 10 * orig(mem_wdata) + 9 == 0
2 * count_cycle - 6 * count_instr - 5 * orig(count_instr) - 7 == 0
16 * count_cycle - 88 * count_instr - 5 * orig(reg_pc) + 24 == 0
16 * count_cycle - 88 * count_instr - 5 * orig(reg_next_pc) + 44 == 0
124 * count_cycle - 682 * count_instr + 5 * orig(cpu_state) - 444 == 0
1.12171549706E11 * count_cycle - 6.16943523383E11 * count_instr - 5 * orig(dbg_ascii_state) + 2.086772403454E12 == 0
2 * count_cycle + 4.7129253057E10 * reg_pc - 44 * next_insn_opcode - 5.6555103673E11 == 0
count_cycle - 2 * reg_pc - 22 * orig(mem_wdata) + 1 == 0
4 * count_cycle + 3 * reg_pc - 22 * orig(count_instr) - 62 == 0
2 * count_cycle + 4.7129253057E10 * reg_next_pc - 44 * next_insn_opcode - 7.54068048958E11 == 0
count_cycle - 2 * reg_next_pc - 22 * orig(mem_wdata) + 9 == 0
4 * count_cycle + 3 * reg_next_pc - 22 * orig(count_instr) - 74 == 0
511880 * count_cycle - 11261360 * next_insn_opcode + 4.7129253057E10 * dbg_insn_opcode - 5.2520226938204296E16 == 0
count_cycle - 22 * next_insn_opcode - 9.4258506114E10 * mem_do_prefetch + 9.4258506091E10 == 0
count_cycle - 22 * next_insn_opcode - 4.7129253057E10 * decoded_rd + 9.4258506091E10 == 0
29 * count_cycle - 638 * next_insn_opcode + 9.4258506114E10 * decoded_rs1 - 1.88517012895E11 == 0
10 * count_cycle - 220 * next_insn_opcode + 4.7129253057E10 * decoded_rs2 - 4.7129253287E10 == 0
count_cycle - 22 * next_insn_opcode - 9.4258506114E10 * dbg_insn_rs1 + 1.88517012205E11 == 0
count_cycle - 22 * next_insn_opcode + 9.4258506114E10 * dbg_insn_rs2 - 9.4258506137E10 == 0
1021 * count_cycle - 22462 * next_insn_opcode + 9.4258506114E10 * dbg_rs1val + 9.4258482631E10 == 0
896 * count_cycle - 19712 * next_insn_opcode + 4.7129253057E10 * q_ascii_instr - 1.308637969654327E15 == 0
38832 * count_cycle - 854304 * next_insn_opcode + 1745527891 * q_insn_opcode - 7.1948915032265E13 == 0
5 * count_cycle - 110 * next_insn_opcode - 1.5709751019E10 * cpu_state + 5.02712032493E11 == 0
count_cycle - 22 * next_insn_opcode + 9.4258506114E10 * alu_eq + 9.4258506091E10 == 0
1021 * count_cycle - 22462 * next_insn_opcode - 9.4258506114E10 * cpuregs_rs2 + 9.6143676212797E13 == 0
500 * count_cycle - 11000 * next_insn_opcode - 4.7129253057E10 * orig(mem_addr) + 4.807183810664E13 == 0
4.284477551E9 * count_cycle - 8 * next_insn_opcode - 9.4258506114E10 * orig(mem_wdata) - 9.8542983673E10 == 0
2.856318367E9 * count_cycle + 2 * next_insn_opcode - 1.5709751019E10 * orig(count_instr) - 1.8566069384E10 == 0
4 * count_cycle - 88 * next_insn_opcode + 4.7129253057E10 * orig(reg_pc) - 3.77034024548E11 == 0
4 * count_cycle - 88 * next_insn_opcode + 4.7129253057E10 * orig(reg_next_pc) - 5.65551036776E11 == 0
31 * count_cycle - 682 * next_insn_opcode - 4.7129253057E10 * orig(cpu_state) + 3.016272194935E12 == 0
127970 * count_cycle - dbg_insn_opcode - 2815340 * orig(mem_wdata) - 1828923 == 0
1023760 * count_cycle + 3 * dbg_insn_opcode - 5630680 * orig(count_instr) - 9997601 == 0
count_cycle - 4 * mem_state - 22 * orig(mem_wdata) - 23 == 0
2 * count_cycle + 3 * mem_state - 11 * orig(count_instr) - 13 == 0
count_cycle + 8 * mem_do_prefetch - 22 * orig(mem_wdata) - 31 == 0
2 * count_cycle - 6 * mem_do_prefetch - 11 * orig(count_instr) - 7 == 0
count_cycle + 4 * decoded_rd - 22 * orig(mem_wdata) - 31 == 0
2 * count_cycle - 3 * decoded_rd - 11 * orig(count_instr) - 7 == 0
29 * count_cycle - 8 * decoded_rs1 - 638 * orig(mem_wdata) - 651 == 0
58 * count_cycle + 6 * decoded_rs1 - 319 * orig(count_instr) - 389 == 0
5 * count_cycle - 2 * decoded_rs2 - 110 * orig(mem_wdata) - 113 == 0
20 * count_cycle + 3 * decoded_rs2 - 110 * orig(count_instr) - 133 == 0
4.294967283E9 * count_cycle - 8 * decoded_imm - 9.4489280226E10 * orig(mem_wdata) - 9.8784247501E10 == 0
2.863311522E9 * count_cycle + 2 * decoded_imm - 1.5748213371E10 * orig(count_instr) - 1.8611524895E10 == 0
1073724925 * count_cycle - 2 * decoded_imm_j - 2.362194835E10 * orig(mem_wdata) - 2.4695538107E10 == 0
4.2948997E9 * count_cycle + 3 * decoded_imm_j - 2.362194835E10 * orig(count_instr) - 2.7917050802E10 == 0
1626997501 * count_cycle + 8 * new_ascii_instr - 3.5793945022E10 * orig(mem_wdata) - 5.0492696579E10 == 0
3.253995002E9 * count_cycle - 6 * new_ascii_instr - 1.7896972511E10 * orig(count_instr) - 1.1347151971E10 == 0
816969849 * count_cycle + 4 * dbg_ascii_instr - 1.7973336678E10 * orig(mem_wdata) - 2.5326183555E10 == 0
544646566 * count_cycle - dbg_ascii_instr - 2.995556113E9 * orig(count_instr) - 1906233422 == 0
count_cycle + 8 * dbg_insn_rs1 - 22 * orig(mem_wdata) - 39 == 0
2 * count_cycle - 6 * dbg_insn_rs1 - 11 * orig(count_instr) - 1 == 0
count_cycle - 8 * dbg_insn_rs2 - 22 * orig(mem_wdata) - 15 == 0
2 * count_cycle + 6 * dbg_insn_rs2 - 11 * orig(count_instr) - 19 == 0
1021 * count_cycle - 8 * dbg_rs1val - 22462 * orig(mem_wdata) - 23491 == 0
2042 * count_cycle + 6 * dbg_rs1val - 11231 * orig(count_instr) - 13267 == 0
224 * count_cycle - q_ascii_instr - 4928 * orig(mem_wdata) + 22615 == 0
1792 * count_cycle + 3 * q_ascii_instr - 9856 * orig(count_instr) - 94949 == 0
262116 * count_cycle - q_insn_opcode - 5766552 * orig(mem_wdata) - 5987449 == 0
698976 * count_cycle + q_insn_opcode - 3844368 * orig(count_instr) - 4584563 == 0
15 * count_cycle + 4 * cpu_state - 330 * orig(mem_wdata) - 473 == 0
10 * count_cycle - cpu_state - 55 * orig(count_instr) - 33 == 0
2.9670619825009E13 * count_cycle + 2 * dbg_ascii_state - 6.52753636150198E14 * orig(mem_wdata) - 9.20780963706249E14 == 0
1.18682479300036E14 * count_cycle - 3 * dbg_ascii_state - 6.52753636150198E14 * orig(count_instr) - 4.13901053853671E14 == 0
count_cycle - 8 * alu_eq - 22 * orig(mem_wdata) - 31 == 0
2 * count_cycle + 6 * alu_eq - 11 * orig(count_instr) - 7 == 0
1021 * count_cycle + 8 * cpuregs_rs2 - 22462 * orig(mem_wdata) - 31643 == 0
2042 * count_cycle - 6 * cpuregs_rs2 - 11231 * orig(count_instr) - 7153 == 0
125 * count_cycle + orig(mem_addr) - 2750 * orig(mem_wdata) - 3895 == 0
1000 * count_cycle - 3 * orig(mem_addr) - 5500 * orig(count_instr) - 3440 == 0
count_cycle - 6 * orig(mem_wdata) - 4 * orig(count_instr) - 11 == 0
count_cycle - 22 * orig(mem_wdata) - orig(reg_pc) - 15 == 0
count_cycle - 22 * orig(mem_wdata) - orig(reg_next_pc) - 11 == 0
31 * count_cycle - 682 * orig(mem_wdata) + 4 * orig(cpu_state) - 969 == 0
5.6085774853E10 * count_cycle - 1.233887046766E12 * orig(mem_wdata) - 8 * orig(dbg_ascii_state) + 2.228337503437E12 == 0
8 * count_cycle - 44 * orig(count_instr) + 3 * orig(reg_pc) - 76 == 0
8 * count_cycle - 44 * orig(count_instr) + 3 * orig(reg_next_pc) - 88 == 0
62 * count_cycle - 341 * orig(count_instr) - 3 * orig(cpu_state) - 211 == 0
1.12171549706E11 * count_cycle - 6.16943523383E11 * orig(count_instr) + 6 * orig(dbg_ascii_state) - 3.367847816881E12 == 0
4 * count_instr + 1.7137910203E10 * reg_pc - 16 * next_insn_opcode - 2.05654922452E11 == 0
4 * count_instr - reg_pc - 16 * orig(mem_wdata) - 4 == 0
44 * count_instr + 5 * reg_pc - 8 * orig(count_cycle) - 60 == 0
4 * count_instr + reg_pc - 4 * orig(count_instr) - 16 == 0
4 * count_instr + 1.7137910203E10 * reg_next_pc - 16 * next_insn_opcode - 2.74206563264E11 == 0
4 * count_instr - reg_next_pc - 16 * orig(mem_wdata) == 0
44 * count_instr + 5 * reg_next_pc - 8 * orig(count_cycle) - 80 == 0
4 * count_instr + reg_next_pc - 4 * orig(count_instr) - 20 == 0
1023760 * count_instr - 4095040 * next_insn_opcode + 1.7137910203E10 * dbg_insn_opcode - 1.90982643414856E16 == 0
count_instr - 4 * next_insn_opcode - 1.7137910203E10 * mem_do_prefetch + 1.7137910199E10 == 0
2 * count_instr - 8 * next_insn_opcode - 1.7137910203E10 * decoded_rd + 3.4275820398E10 == 0
29 * count_instr - 116 * next_insn_opcode + 1.7137910203E10 * decoded_rs1 - 3.4275820522E10 == 0
20 * count_instr - 80 * next_insn_opcode + 1.7137910203E10 * decoded_rs2 - 1.7137910283E10 == 0
count_instr - 4 * next_insn_opcode - 1.7137910203E10 * dbg_insn_rs1 + 3.4275820402E10 == 0
count_instr - 4 * next_insn_opcode + 1.7137910203E10 * dbg_insn_rs2 - 1.7137910207E10 == 0
1021 * count_instr - 4084 * next_insn_opcode + 1.7137910203E10 * dbg_rs1val + 1.7137906119E10 == 0
1792 * count_instr - 7168 * next_insn_opcode + 1.7137910203E10 * q_ascii_instr - 4.75868352613869E14 == 0
2592 * count_instr - 10368 * next_insn_opcode + 21184067 * q_insn_opcode - 8.73186068041E11 == 0
30 * count_instr - 120 * next_insn_opcode - 1.7137910203E10 * cpu_state + 5.48413126376E11 == 0
count_instr - 4 * next_insn_opcode + 1.7137910203E10 * alu_eq + 1.7137910199E10 == 0
1021 * count_instr - 4084 * next_insn_opcode - 1.7137910203E10 * cpuregs_rs2 + 1.7480668402976E13 == 0
1000 * count_instr - 4000 * next_insn_opcode - 1.7137910203E10 * orig(mem_addr) + 1.748066840306E13 == 0
4.284477551E9 * count_instr - next_insn_opcode - 1.7137910203E10 * orig(mem_wdata) - 1.7137910204E10 == 0
1.7137910202E10 * count_instr + 4 * next_insn_opcode - 1.7137910203E10 * orig(count_instr) - 1.7137910199E10 == 0
8 * count_instr - 32 * next_insn_opcode + 1.7137910203E10 * orig(reg_pc) - 1.37103281656E11 == 0
8 * count_instr - 32 * next_insn_opcode + 1.7137910203E10 * orig(reg_next_pc) - 2.05654922468E11 == 0
2 * count_instr - 8 * next_insn_opcode - 552835813 * orig(cpu_state) + 3.5381492024E10 == 0
1023760 * count_instr - dbg_insn_opcode - 4095040 * orig(mem_wdata) - 2980653 == 0
2252272 * count_instr + dbg_insn_opcode - 409504 * orig(count_cycle) - 1114387 == 0
1023760 * count_instr + dbg_insn_opcode - 1023760 * orig(count_instr) - 2138147 == 0
2 * count_instr - mem_state - 8 * orig(mem_wdata) - 8 == 0
22 * count_instr + 5 * mem_state - 4 * orig(count_cycle) == 0
2 * count_instr + mem_state - 2 * orig(count_instr) - 2 == 0
count_instr + mem_do_prefetch - 4 * orig(mem_wdata) - 5 == 0
11 * count_instr - 5 * mem_do_prefetch - 2 * orig(count_cycle) + 5 == 0
count_instr - mem_do_prefetch - orig(count_instr) == 0
2 * count_instr + decoded_rd - 8 * orig(mem_wdata) - 10 == 0
22 * count_instr - 5 * decoded_rd - 4 * orig(count_cycle) + 10 == 0
2 * count_instr - decoded_rd - 2 * orig(count_instr) == 0
29 * count_instr - decoded_rs1 - 116 * orig(mem_wdata) - 114 == 0
319 * count_instr + 5 * decoded_rs1 - 58 * orig(count_cycle) - 10 == 0
29 * count_instr + decoded_rs1 - 29 * orig(count_instr) - 31 == 0
20 * count_instr - decoded_rs2 - 80 * orig(mem_wdata) - 79 == 0
44 * count_instr + decoded_rs2 - 8 * orig(count_cycle) - 1 == 0
20 * count_instr + decoded_rs2 - 20 * orig(count_instr) - 21 == 0
4.294967283E9 * count_instr - decoded_imm - 1.7179869132E10 * orig(mem_wdata) - 1.7179869131E10 == 0
4.7244640113E10 * count_instr + 5 * decoded_imm - 8.589934566E9 * orig(count_cycle) - 5 == 0
4.294967283E9 * count_instr + decoded_imm - 4.294967283E9 * orig(count_instr) - 4.294967284E9 == 0
4.2948997E9 * count_instr - decoded_imm_j - 1.71795988E10 * orig(mem_wdata) - 1.7179531216E10 == 0
9.44877934E9 * count_instr + decoded_imm_j - 1717959880 * orig(count_cycle) - 67584 == 0
4.2948997E9 * count_instr + decoded_imm_j - 4.2948997E9 * orig(count_instr) - 4.294967284E9 == 0
1626997501 * count_instr + new_ascii_instr - 6.507990004E9 * orig(mem_wdata) - 8.141959261E9 == 0
1.7896972511E10 * count_instr - 5 * new_ascii_instr - 3.253995002E9 * orig(count_cycle) + 8.169846285E9 == 0
1626997501 * count_instr - new_ascii_instr - 1626997501 * orig(count_instr) + 6971756 == 0
1633939698 * count_instr + dbg_ascii_instr - 6.535758792E9 * orig(mem_wdata) - 8.169728049E9 == 0
1.7973336678E10 * count_instr - 5 * dbg_ascii_instr - 3.267879396E9 * orig(count_cycle) + 8.169846285E9 == 0
1633939698 * count_instr - dbg_ascii_instr - 1633939698 * orig(count_instr) + 29559 == 0
count_instr + dbg_insn_rs1 - 4 * orig(mem_wdata) - 6 == 0
11 * count_instr - 5 * dbg_insn_rs1 - 2 * orig(count_cycle) + 10 == 0
count_instr - dbg_insn_rs1 - orig(count_instr) + 1 == 0
count_instr - dbg_insn_rs2 - 4 * orig(mem_wdata) - 3 == 0
11 * count_instr + 5 * dbg_insn_rs2 - 2 * orig(count_cycle) - 5 == 0
count_instr + dbg_insn_rs2 - orig(count_instr) - 2 == 0
1021 * count_instr - dbg_rs1val - 4084 * orig(mem_wdata) - 4085 == 0
11231 * count_instr + 5 * dbg_rs1val - 2042 * orig(count_cycle) + 5 == 0
1021 * count_instr + dbg_rs1val - 1021 * orig(count_instr) - 1020 == 0
1792 * count_instr - q_ascii_instr - 7168 * orig(mem_wdata) + 20599 == 0
19712 * count_instr + 5 * q_ascii_instr - 3584 * orig(count_cycle) - 138835 == 0
1792 * count_instr + q_ascii_instr - 1792 * orig(count_instr) - 29559 == 0
2096928 * count_instr - q_insn_opcode - 8387712 * orig(mem_wdata) - 8346493 == 0
23066208 * count_instr + 5 * q_insn_opcode - 4193856 * orig(count_cycle) - 206095 == 0
2096928 * count_instr + q_insn_opcode - 2096928 * orig(count_instr) - 2138147 == 0
30 * count_instr + cpu_state - 120 * orig(mem_wdata) - 152 == 0
66 * count_instr - cpu_state - 12 * orig(count_cycle) + 32 == 0
30 * count_instr - cpu_state - 30 * orig(count_instr) + 2 == 0
1.18682479300036E14 * count_instr + dbg_ascii_state - 4.74729917200144E14 * orig(mem_wdata) - 5.93908271065665E14 == 0
1.305507272300396E15 * count_instr - 5 * dbg_ascii_state - 2.37364958600072E14 * orig(count_cycle) + 5.95891769327605E14 == 0
1.18682479300036E14 * count_instr - dbg_ascii_state - 1.18682479300036E14 * orig(count_instr) + 4.95874565485E11 == 0
count_instr - alu_eq - 4 * orig(mem_wdata) - 5 == 0
11 * count_instr + 5 * alu_eq - 2 * orig(count_cycle) + 5 == 0
count_instr + alu_eq - orig(count_instr) == 0
1021 * count_instr + cpuregs_rs2 - 4084 * orig(mem_wdata) - 5104 == 0
11231 * count_instr - 5 * cpuregs_rs2 - 2042 * orig(count_cycle) + 5100 == 0
1021 * count_instr - cpuregs_rs2 - 1021 * orig(count_instr) - 1 == 0
1000 * count_instr + orig(mem_addr) - 4000 * orig(mem_wdata) - 5020 == 0
2200 * count_instr - orig(mem_addr) - 400 * orig(count_cycle) + 1020 == 0
1000 * count_instr - orig(mem_addr) - 1000 * orig(count_instr) + 20 == 0
8 * count_instr - 10 * orig(mem_wdata) - orig(count_cycle) - 10 == 0
2 * count_instr - 4 * orig(mem_wdata) - orig(count_instr) - 5 == 0
8 * count_instr - 32 * orig(mem_wdata) - orig(reg_pc) - 24 == 0
8 * count_instr - 32 * orig(mem_wdata) - orig(reg_next_pc) - 20 == 0
62 * count_instr - 248 * orig(mem_wdata) + orig(cpu_state) - 312 == 0
5.6085774853E10 * count_instr - 2.24343099412E11 * orig(mem_wdata) - orig(dbg_ascii_state) + 2.1544569122E11 == 0
6 * count_instr - 2 * orig(count_cycle) + 5 * orig(count_instr) + 5 == 0
88 * count_instr - 16 * orig(count_cycle) + 5 * orig(reg_pc) - 40 == 0
88 * count_instr - 16 * orig(count_cycle) + 5 * orig(reg_next_pc) - 60 == 0
682 * count_instr - 124 * orig(count_cycle) - 5 * orig(cpu_state) + 320 == 0
6.16943523383E11 * count_instr - 1.12171549706E11 * orig(count_cycle) + 5 * orig(dbg_ascii_state) - 2.19894395316E12 == 0
8 * count_instr - 8 * orig(count_instr) + orig(reg_pc) - 16 == 0
8 * count_instr - 8 * orig(count_instr) + orig(reg_next_pc) - 20 == 0
62 * count_instr - 62 * orig(count_instr) - orig(cpu_state) + 2 == 0
5.6085774853E10 * count_instr - 5.6085774853E10 * orig(count_instr) + orig(dbg_ascii_state) - 4.95874565485E11 == 0
1071119388 * reg_pc - next_insn_opcode + cpuregs_rs1 - 1.2853432656E10 == 0
4.7129253057E10 * reg_pc - 44 * next_insn_opcode + 2 * orig(count_cycle) - 5.65551036728E11 == 0
8.568955101E9 * reg_pc - 8 * next_insn_opcode + 2 * orig(count_instr) - 1.02827461218E11 == 0
4.284477551E9 * reg_pc - 4 * next_insn_opcode + 3 * orig(cpuregs_rs1) - 5.1413730609E10 == 0
2 * reg_pc + 22 * orig(mem_wdata) - orig(count_cycle) - 2 == 0
reg_pc + 8 * orig(mem_wdata) - 2 * orig(count_instr) - 6 == 0
3 * reg_pc + 4 * orig(count_cycle) - 22 * orig(count_instr) - 58 == 0
1071119388 * reg_next_pc - next_insn_opcode + cpuregs_rs1 - 1.7137910208E10 == 0
4.7129253057E10 * reg_next_pc - 44 * next_insn_opcode + 2 * orig(count_cycle) - 7.54068048956E11 == 0
8.568955101E9 * reg_next_pc - 8 * next_insn_opcode + 2 * orig(count_instr) - 1.37103281622E11 == 0
4.284477551E9 * reg_next_pc - 4 * next_insn_opcode + 3 * orig(cpuregs_rs1) - 6.8551640813E10 == 0
2 * reg_next_pc + 22 * orig(mem_wdata) - orig(count_cycle) - 10 == 0
reg_next_pc + 8 * orig(mem_wdata) - 2 * orig(count_instr) - 10 == 0
3 * reg_next_pc + 4 * orig(count_cycle) - 22 * orig(count_instr) - 70 == 0
63985 * next_insn_opcode - 267779847 * dbg_insn_opcode - 63985 * cpuregs_rs1 + 2.98410380358789E14 == 0
11261360 * next_insn_opcode - 4.7129253057E10 * dbg_insn_opcode - 511880 * orig(count_cycle) + 5.2520226937692416E16 == 0
2047520 * next_insn_opcode - 8.568955101E9 * dbg_insn_opcode - 511880 * orig(count_instr) + 9.549132169673728E15 == 0
1023760 * next_insn_opcode - 4.284477551E9 * dbg_insn_opcode - 767820 * orig(cpuregs_rs1) + 4.774566083858417E15 == 0
next_insn_opcode - 2142238776 * mem_state - cpuregs_rs1 == 0
next_insn_opcode + 4.284477552E9 * mem_do_prefetch - cpuregs_rs1 - 4.284477552E9 == 0
22 * next_insn_opcode + 9.4258506114E10 * mem_do_prefetch - orig(count_cycle) - 9.4258506092E10 == 0
4 * next_insn_opcode + 1.7137910202E10 * mem_do_prefetch - orig(count_instr) - 1.7137910199E10 == 0
4 * next_insn_opcode + 1.7137910204E10 * mem_do_prefetch - 3 * orig(cpuregs_rs1) - 1.7137910207E10 == 0
next_insn_opcode + 2142238776 * decoded_rd - cpuregs_rs1 - 4.284477552E9 == 0
22 * next_insn_opcode + 4.7129253057E10 * decoded_rd - orig(count_cycle) - 9.4258506092E10 == 0
4 * next_insn_opcode + 8.568955101E9 * decoded_rd - orig(count_instr) - 1.7137910199E10 == 0
4 * next_insn_opcode + 8.568955102E9 * decoded_rd - 3 * orig(cpuregs_rs1) - 1.7137910207E10 == 0
29 * next_insn_opcode - 4.284477552E9 * decoded_rs1 - 29 * cpuregs_rs1 + 8.568955104E9 == 0
638 * next_insn_opcode - 9.4258506114E10 * decoded_rs1 - 29 * orig(count_cycle) + 1.88517012866E11 == 0
116 * next_insn_opcode - 1.7137910202E10 * decoded_rs1 - 29 * orig(count_instr) + 3.4275820491E10 == 0
116 * next_insn_opcode - 1.7137910204E10 * decoded_rs1 - 87 * orig(cpuregs_rs1) + 3.4275820321E10 == 0
5 * next_insn_opcode - 1071119388 * decoded_rs2 - 5 * cpuregs_rs1 + 1071119388 == 0
220 * next_insn_opcode - 4.7129253057E10 * decoded_rs2 - 10 * orig(count_cycle) + 4.7129253277E10 == 0
40 * next_insn_opcode - 8.568955101E9 * decoded_rs2 - 10 * orig(count_instr) + 8.568955131E9 == 0
20 * next_insn_opcode - 4.284477551E9 * decoded_rs2 - 15 * orig(cpuregs_rs1) + 4.284477536E9 == 0
1431655761 * next_insn_opcode - 1428159184 * decoded_imm - 1431655761 * cpuregs_rs1 + 1428159184 == 0
1073724925 * next_insn_opcode - 1071119388 * decoded_imm_j - 1073724925 * cpuregs_rs1 + 7.2390532718592E13 == 0
next_insn_opcode + 4.284477552E9 * dbg_insn_rs1 - cpuregs_rs1 - 8.568955104E9 == 0
22 * next_insn_opcode + 9.4258506114E10 * dbg_insn_rs1 - orig(count_cycle) - 1.88517012206E11 == 0
4 * next_insn_opcode + 1.7137910202E10 * dbg_insn_rs1 - orig(count_instr) - 3.4275820401E10 == 0
4 * next_insn_opcode + 1.7137910204E10 * dbg_insn_rs1 - 3 * orig(cpuregs_rs1) - 3.4275820411E10 == 0
next_insn_opcode - 4.284477552E9 * dbg_insn_rs2 - cpuregs_rs1 + 4.284477552E9 == 0
22 * next_insn_opcode - 9.4258506114E10 * dbg_insn_rs2 - orig(count_cycle) + 9.4258506136E10 == 0
4 * next_insn_opcode - 1.7137910202E10 * dbg_insn_rs2 - orig(count_instr) + 1.7137910205E10 == 0
4 * next_insn_opcode - 1.7137910204E10 * dbg_insn_rs2 - 3 * orig(cpuregs_rs1) + 1.7137910201E10 == 0
1021 * next_insn_opcode - 4.284477552E9 * dbg_rs1val - 1021 * cpuregs_rs1 - 4.284477552E9 == 0
22462 * next_insn_opcode - 9.4258506114E10 * dbg_rs1val - 1021 * orig(count_cycle) - 9.4258483652E10 == 0
4084 * next_insn_opcode - 1.7137910202E10 * dbg_rs1val - 1021 * orig(count_instr) - 1.7137907139E10 == 0
4084 * next_insn_opcode - 1.7137910204E10 * dbg_rs1val - 3063 * orig(cpuregs_rs1) - 1.7137913267E10 == 0
112 * next_insn_opcode - 267779847 * q_ascii_instr - 112 * cpuregs_rs1 + 7.435443011649E12 == 0
19712 * next_insn_opcode - 4.7129253057E10 * q_ascii_instr - 896 * orig(count_cycle) + 1.308637969653431E15 == 0
512 * next_insn_opcode - 1224136443 * q_ascii_instr - 128 * orig(count_instr) + 3.3990596613165E13 == 0
1792 * next_insn_opcode - 4.284477551E9 * q_ascii_instr - 1344 * orig(cpuregs_rs1) + 1.18967088157273E14 == 0
43686 * next_insn_opcode - 89259949 * q_insn_opcode - 43686 * cpuregs_rs1 + 3.679205837831E12 == 0
854304 * next_insn_opcode - 1745527891 * q_insn_opcode - 38832 * orig(count_cycle) + 7.1948914993433E13 == 0
1397952 * next_insn_opcode - 2.856318367E9 * q_insn_opcode - 349488 * orig(count_instr) + 1.17734587817837E14 == 0
2096928 * next_insn_opcode - 4.284477551E9 * q_insn_opcode - 1572696 * orig(cpuregs_rs1) + 1.76601878601973E14 == 0
5 * next_insn_opcode + 714079592 * cpu_state - 5 * cpuregs_rs1 - 2.2850546944E10 == 0
110 * next_insn_opcode + 1.5709751019E10 * cpu_state - 5 * orig(count_cycle) - 5.02712032498E11 == 0
20 * next_insn_opcode + 2.856318367E9 * cpu_state - 5 * orig(count_instr) - 9.1402187729E10 == 0
60 * next_insn_opcode + 8.568955102E9 * cpu_state - 45 * orig(cpuregs_rs1) - 2.74206563309E11 == 0
next_insn_opcode - 4.284477552E9 * alu_eq - cpuregs_rs1 - 4.284477552E9 == 0
22 * next_insn_opcode - 9.4258506114E10 * alu_eq - orig(count_cycle) - 9.4258506092E10 == 0
4 * next_insn_opcode - 1.7137910202E10 * alu_eq - orig(count_instr) - 1.7137910199E10 == 0
4 * next_insn_opcode - 1.7137910204E10 * alu_eq - 3 * orig(cpuregs_rs1) - 1.7137910207E10 == 0
1021 * next_insn_opcode - 1021 * cpuregs_rs1 + 4.284477552E9 * cpuregs_rs2 - 4.37016710304E12 == 0
125 * next_insn_opcode - 125 * cpuregs_rs1 + 535559694 * orig(mem_addr) - 5.4627088788E11 == 0
next_insn_opcode - cpuregs_rs1 - 535559694 * orig(reg_pc) + 4.284477552E9 == 0
next_insn_opcode - cpuregs_rs1 - 535559694 * orig(reg_next_pc) + 6.426716328E9 == 0
31 * next_insn_opcode - 31 * cpuregs_rs1 + 2142238776 * orig(cpu_state) - 1.37103281664E11 == 0
22462 * next_insn_opcode + 9.4258506114E10 * cpuregs_rs2 - 1021 * orig(count_cycle) - 9.6143676213818E13 == 0
4084 * next_insn_opcode + 1.7137910202E10 * cpuregs_rs2 - 1021 * orig(count_instr) - 1.7480668402977E13 == 0
4084 * next_insn_opcode + 1.7137910204E10 * cpuregs_rs2 - 3063 * orig(cpuregs_rs1) - 1.7480668411143E13 == 0
11000 * next_insn_opcode + 4.7129253057E10 * orig(mem_addr) - 500 * orig(count_cycle) - 4.807183810714E13 == 0
2000 * next_insn_opcode + 8.568955101E9 * orig(mem_addr) - 500 * orig(count_instr) - 8.74033420152E12 == 0
1000 * next_insn_opcode + 4.284477551E9 * orig(mem_addr) - 750 * orig(cpuregs_rs1) - 4.37016710277E12 == 0
8 * next_insn_opcode + 9.4258506114E10 * orig(mem_wdata) - 4.284477551E9 * orig(count_cycle) + 9.4258506122E10 == 0
2 * next_insn_opcode + 1.7137910202E10 * orig(mem_wdata) - 4.284477551E9 * orig(count_instr) + 1.2853432653E10 == 0
2 * next_insn_opcode + 2.856318367E9 * orig(count_cycle) - 1.5709751019E10 * orig(count_instr) - 1.5709751017E10 == 0
88 * next_insn_opcode - 4 * orig(count_cycle) - 4.7129253057E10 * orig(reg_pc) + 3.77034024544E11 == 0
88 * next_insn_opcode - 4 * orig(count_cycle) - 4.7129253057E10 * orig(reg_next_pc) + 5.65551036772E11 == 0
682 * next_insn_opcode - 31 * orig(count_cycle) + 4.7129253057E10 * orig(cpu_state) - 3.016272194966E12 == 0
16 * next_insn_opcode - 4 * orig(count_instr) - 8.568955101E9 * orig(reg_pc) + 6.855164082E10 == 0
16 * next_insn_opcode - 4 * orig(count_instr) - 8.568955101E9 * orig(reg_next_pc) + 1.02827461224E11 == 0
124 * next_insn_opcode - 31 * orig(count_instr) + 8.568955101E9 * orig(cpu_state) - 5.48413126371E11 == 0
8 * next_insn_opcode - 4.284477551E9 * orig(reg_pc) - 6 * orig(cpuregs_rs1) + 3.4275820402E10 == 0
8 * next_insn_opcode - 4.284477551E9 * orig(reg_next_pc) - 6 * orig(cpuregs_rs1) + 5.1413730606E10 == 0
124 * next_insn_opcode + 8.568955102E9 * orig(cpu_state) - 93 * orig(cpuregs_rs1) - 5.48413126621E11 == 0
dbg_insn_opcode + 2815340 * orig(mem_wdata) - 127970 * orig(count_cycle) + 1700953 == 0
dbg_insn_opcode + 2047520 * orig(mem_wdata) - 511880 * orig(count_instr) + 421253 == 0
3 * dbg_insn_opcode + 1023760 * orig(count_cycle) - 5630680 * orig(count_instr) - 8973841 == 0
4 * mem_state + 22 * orig(mem_wdata) - orig(count_cycle) + 22 == 0
mem_state + 4 * orig(mem_wdata) - orig(count_instr) + 3 == 0
3 * mem_state + 2 * orig(count_cycle) - 11 * orig(count_instr) - 11 == 0
8 * mem_do_prefetch - 22 * orig(mem_wdata) + orig(count_cycle) - 30 == 0
2 * mem_do_prefetch - 4 * orig(mem_wdata) + orig(count_instr) - 5 == 0
6 * mem_do_prefetch - 2 * orig(count_cycle) + 11 * orig(count_instr) + 5 == 0
4 * decoded_rd - 22 * orig(mem_wdata) + orig(count_cycle) - 30 == 0
decoded_rd - 4 * orig(mem_wdata) + orig(count_instr) - 5 == 0
3 * decoded_rd - 2 * orig(count_cycle) + 11 * orig(count_instr) + 5 == 0
8 * decoded_rs1 + 638 * orig(mem_wdata) - 29 * orig(count_cycle) + 622 == 0
2 * decoded_rs1 + 116 * orig(mem_wdata) - 29 * orig(count_instr) + 83 == 0
6 * decoded_rs1 + 58 * orig(count_cycle) - 319 * orig(count_instr) - 331 == 0
2 * decoded_rs2 + 110 * orig(mem_wdata) - 5 * orig(count_cycle) + 108 == 0
decoded_rs2 + 40 * orig(mem_wdata) - 10 * orig(count_instr) + 29 == 0
3 * decoded_rs2 + 20 * orig(count_cycle) - 110 * orig(count_instr) - 113 == 0
8 * decoded_imm + 9.4489280226E10 * orig(mem_wdata) - 4.294967283E9 * orig(count_cycle) + 9.4489280218E10 == 0
2 * decoded_imm + 1.7179869132E10 * orig(mem_wdata) - 4.294967283E9 * orig(count_instr) + 1.2884901847E10 == 0
2 * decoded_imm + 2.863311522E9 * orig(count_cycle) - 1.5748213371E10 * orig(count_instr) - 1.5748213373E10 == 0
2 * decoded_imm_j + 2.362194835E10 * orig(mem_wdata) - 1073724925 * orig(count_cycle) + 2.3621813182E10 == 0
decoded_imm_j + 8.5897994E9 * orig(mem_wdata) - 2147449850 * orig(count_instr) + 6.442281966E9 == 0
3 * decoded_imm_j + 4.2948997E9 * orig(count_cycle) - 2.362194835E10 * orig(count_instr) - 2.3622151102E10 == 0
8 * new_ascii_instr - 3.5793945022E10 * orig(mem_wdata) + 1626997501 * orig(count_cycle) - 4.8865699078E10 == 0
2 * new_ascii_instr - 6.507990004E9 * orig(mem_wdata) + 1626997501 * orig(count_instr) - 8.148931017E9 == 0
6 * new_ascii_instr - 3.253995002E9 * orig(count_cycle) + 1.7896972511E10 * orig(count_instr) + 8.093156969E9 == 0
4 * dbg_ascii_instr - 1.7973336678E10 * orig(mem_wdata) + 816969849 * orig(count_cycle) - 2.4509213706E10 == 0
dbg_ascii_instr - 3.267879396E9 * orig(mem_wdata) + 816969849 * orig(count_instr) - 4.084878804E9 == 0
dbg_ascii_instr - 544646566 * orig(count_cycle) + 2.995556113E9 * orig(count_instr) + 1361586856 == 0
8 * dbg_insn_rs1 - 22 * orig(mem_wdata) + orig(count_cycle) - 38 == 0
2 * dbg_insn_rs1 - 4 * orig(mem_wdata) + orig(count_instr) - 7 == 0
6 * dbg_insn_rs1 - 2 * orig(count_cycle) + 11 * orig(count_instr) - 1 == 0
8 * dbg_insn_rs2 + 22 * orig(mem_wdata) - orig(count_cycle) + 14 == 0
2 * dbg_insn_rs2 + 4 * orig(mem_wdata) - orig(count_instr) + 1 == 0
6 * dbg_insn_rs2 + 2 * orig(count_cycle) - 11 * orig(count_instr) - 17 == 0
8 * dbg_rs1val + 22462 * orig(mem_wdata) - 1021 * orig(count_cycle) + 22470 == 0
2 * dbg_rs1val + 4084 * orig(mem_wdata) - 1021 * orig(count_instr) + 3065 == 0
6 * dbg_rs1val + 2042 * orig(count_cycle) - 11231 * orig(count_instr) - 11225 == 0
q_ascii_instr + 4928 * orig(mem_wdata) - 224 * orig(count_cycle) - 22839 == 0
q_ascii_instr + 3584 * orig(mem_wdata) - 896 * orig(count_instr) - 25079 == 0
3 * q_ascii_instr + 1792 * orig(count_cycle) - 9856 * orig(count_instr) - 93157 == 0
q_insn_opcode + 5766552 * orig(mem_wdata) - 262116 * orig(count_cycle) + 5725333 == 0
q_insn_opcode + 4193856 * orig(mem_wdata) - 1048464 * orig(count_instr) + 3104173 == 0
q_insn_opcode + 698976 * orig(count_cycle) - 3844368 * orig(count_instr) - 3885587 == 0
4 * cpu_state - 330 * orig(mem_wdata) + 15 * orig(count_cycle) - 458 == 0
cpu_state - 60 * orig(mem_wdata) + 15 * orig(count_instr) - 77 == 0
cpu_state - 10 * orig(count_cycle) + 55 * orig(count_instr) + 23 == 0
2 * dbg_ascii_state - 6.52753636150198E14 * orig(mem_wdata) + 2.9670619825009E13 * orig(count_cycle) - 8.9111034388124E14 == 0
dbg_ascii_state - 2.37364958600072E14 * orig(mem_wdata) + 5.9341239650018E13 * orig(count_instr) - 2.97202072815575E14 == 0
3 * dbg_ascii_state - 1.18682479300036E14 * orig(count_cycle) + 6.52753636150198E14 * orig(count_instr) + 2.95218574553635E14 == 0
8 * alu_eq + 22 * orig(mem_wdata) - orig(count_cycle) + 30 == 0
2 * alu_eq + 4 * orig(mem_wdata) - orig(count_instr) + 5 == 0
6 * alu_eq + 2 * orig(count_cycle) - 11 * orig(count_instr) - 5 == 0
8 * cpuregs_rs2 - 22462 * orig(mem_wdata) + 1021 * orig(count_cycle) - 30622 == 0
2 * cpuregs_rs2 - 4084 * orig(mem_wdata) + 1021 * orig(count_instr) - 5103 == 0
6 * cpuregs_rs2 - 2042 * orig(count_cycle) + 11231 * orig(count_instr) + 5111 == 0
Exiting Daikon.
