
UARTTTTTT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dfdc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f8  0800e1b0  0800e1b0  0001e1b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e7a8  0800e7a8  00020a30  2**0
                  CONTENTS
  4 .ARM          00000008  0800e7a8  0800e7a8  0001e7a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e7b0  0800e7b0  00020a30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800e7b0  0800e7b0  0001e7b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e7b8  0800e7b8  0001e7b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000a30  20000000  0800e7bc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  20000a30  0800f1ec  00020a30  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c84  0800f1ec  00020c84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020a30  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015932  00000000  00000000  00020a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a05  00000000  00000000  00036392  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe8  00000000  00000000  00038d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ee0  00000000  00000000  00039d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028a2d  00000000  00000000  0003ac60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000139cd  00000000  00000000  0006368d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fa0c0  00000000  00000000  0007705a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017111a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005de0  00000000  00000000  00171170  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000a30 	.word	0x20000a30
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e194 	.word	0x0800e194

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000a34 	.word	0x20000a34
 800020c:	0800e194 	.word	0x0800e194

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strcmp>:
 80002c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002c8:	2a01      	cmp	r2, #1
 80002ca:	bf28      	it	cs
 80002cc:	429a      	cmpcs	r2, r3
 80002ce:	d0f7      	beq.n	80002c0 <strcmp>
 80002d0:	1ad0      	subs	r0, r2, r3
 80002d2:	4770      	bx	lr

080002d4 <__aeabi_drsub>:
 80002d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d8:	e002      	b.n	80002e0 <__adddf3>
 80002da:	bf00      	nop

080002dc <__aeabi_dsub>:
 80002dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002e0 <__adddf3>:
 80002e0:	b530      	push	{r4, r5, lr}
 80002e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ea:	ea94 0f05 	teq	r4, r5
 80002ee:	bf08      	it	eq
 80002f0:	ea90 0f02 	teqeq	r0, r2
 80002f4:	bf1f      	itttt	ne
 80002f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000302:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000306:	f000 80e2 	beq.w	80004ce <__adddf3+0x1ee>
 800030a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000312:	bfb8      	it	lt
 8000314:	426d      	neglt	r5, r5
 8000316:	dd0c      	ble.n	8000332 <__adddf3+0x52>
 8000318:	442c      	add	r4, r5
 800031a:	ea80 0202 	eor.w	r2, r0, r2
 800031e:	ea81 0303 	eor.w	r3, r1, r3
 8000322:	ea82 0000 	eor.w	r0, r2, r0
 8000326:	ea83 0101 	eor.w	r1, r3, r1
 800032a:	ea80 0202 	eor.w	r2, r0, r2
 800032e:	ea81 0303 	eor.w	r3, r1, r3
 8000332:	2d36      	cmp	r5, #54	; 0x36
 8000334:	bf88      	it	hi
 8000336:	bd30      	pophi	{r4, r5, pc}
 8000338:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800033c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000340:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000344:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x70>
 800034a:	4240      	negs	r0, r0
 800034c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000350:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000354:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000358:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800035c:	d002      	beq.n	8000364 <__adddf3+0x84>
 800035e:	4252      	negs	r2, r2
 8000360:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000364:	ea94 0f05 	teq	r4, r5
 8000368:	f000 80a7 	beq.w	80004ba <__adddf3+0x1da>
 800036c:	f1a4 0401 	sub.w	r4, r4, #1
 8000370:	f1d5 0e20 	rsbs	lr, r5, #32
 8000374:	db0d      	blt.n	8000392 <__adddf3+0xb2>
 8000376:	fa02 fc0e 	lsl.w	ip, r2, lr
 800037a:	fa22 f205 	lsr.w	r2, r2, r5
 800037e:	1880      	adds	r0, r0, r2
 8000380:	f141 0100 	adc.w	r1, r1, #0
 8000384:	fa03 f20e 	lsl.w	r2, r3, lr
 8000388:	1880      	adds	r0, r0, r2
 800038a:	fa43 f305 	asr.w	r3, r3, r5
 800038e:	4159      	adcs	r1, r3
 8000390:	e00e      	b.n	80003b0 <__adddf3+0xd0>
 8000392:	f1a5 0520 	sub.w	r5, r5, #32
 8000396:	f10e 0e20 	add.w	lr, lr, #32
 800039a:	2a01      	cmp	r2, #1
 800039c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003a0:	bf28      	it	cs
 80003a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	18c0      	adds	r0, r0, r3
 80003ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b4:	d507      	bpl.n	80003c6 <__adddf3+0xe6>
 80003b6:	f04f 0e00 	mov.w	lr, #0
 80003ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80003be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ca:	d31b      	bcc.n	8000404 <__adddf3+0x124>
 80003cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003d0:	d30c      	bcc.n	80003ec <__adddf3+0x10c>
 80003d2:	0849      	lsrs	r1, r1, #1
 80003d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003dc:	f104 0401 	add.w	r4, r4, #1
 80003e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e8:	f080 809a 	bcs.w	8000520 <__adddf3+0x240>
 80003ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003f0:	bf08      	it	eq
 80003f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f6:	f150 0000 	adcs.w	r0, r0, #0
 80003fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fe:	ea41 0105 	orr.w	r1, r1, r5
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000408:	4140      	adcs	r0, r0
 800040a:	eb41 0101 	adc.w	r1, r1, r1
 800040e:	3c01      	subs	r4, #1
 8000410:	bf28      	it	cs
 8000412:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000416:	d2e9      	bcs.n	80003ec <__adddf3+0x10c>
 8000418:	f091 0f00 	teq	r1, #0
 800041c:	bf04      	itt	eq
 800041e:	4601      	moveq	r1, r0
 8000420:	2000      	moveq	r0, #0
 8000422:	fab1 f381 	clz	r3, r1
 8000426:	bf08      	it	eq
 8000428:	3320      	addeq	r3, #32
 800042a:	f1a3 030b 	sub.w	r3, r3, #11
 800042e:	f1b3 0220 	subs.w	r2, r3, #32
 8000432:	da0c      	bge.n	800044e <__adddf3+0x16e>
 8000434:	320c      	adds	r2, #12
 8000436:	dd08      	ble.n	800044a <__adddf3+0x16a>
 8000438:	f102 0c14 	add.w	ip, r2, #20
 800043c:	f1c2 020c 	rsb	r2, r2, #12
 8000440:	fa01 f00c 	lsl.w	r0, r1, ip
 8000444:	fa21 f102 	lsr.w	r1, r1, r2
 8000448:	e00c      	b.n	8000464 <__adddf3+0x184>
 800044a:	f102 0214 	add.w	r2, r2, #20
 800044e:	bfd8      	it	le
 8000450:	f1c2 0c20 	rsble	ip, r2, #32
 8000454:	fa01 f102 	lsl.w	r1, r1, r2
 8000458:	fa20 fc0c 	lsr.w	ip, r0, ip
 800045c:	bfdc      	itt	le
 800045e:	ea41 010c 	orrle.w	r1, r1, ip
 8000462:	4090      	lslle	r0, r2
 8000464:	1ae4      	subs	r4, r4, r3
 8000466:	bfa2      	ittt	ge
 8000468:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800046c:	4329      	orrge	r1, r5
 800046e:	bd30      	popge	{r4, r5, pc}
 8000470:	ea6f 0404 	mvn.w	r4, r4
 8000474:	3c1f      	subs	r4, #31
 8000476:	da1c      	bge.n	80004b2 <__adddf3+0x1d2>
 8000478:	340c      	adds	r4, #12
 800047a:	dc0e      	bgt.n	800049a <__adddf3+0x1ba>
 800047c:	f104 0414 	add.w	r4, r4, #20
 8000480:	f1c4 0220 	rsb	r2, r4, #32
 8000484:	fa20 f004 	lsr.w	r0, r0, r4
 8000488:	fa01 f302 	lsl.w	r3, r1, r2
 800048c:	ea40 0003 	orr.w	r0, r0, r3
 8000490:	fa21 f304 	lsr.w	r3, r1, r4
 8000494:	ea45 0103 	orr.w	r1, r5, r3
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	f1c4 040c 	rsb	r4, r4, #12
 800049e:	f1c4 0220 	rsb	r2, r4, #32
 80004a2:	fa20 f002 	lsr.w	r0, r0, r2
 80004a6:	fa01 f304 	lsl.w	r3, r1, r4
 80004aa:	ea40 0003 	orr.w	r0, r0, r3
 80004ae:	4629      	mov	r1, r5
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	fa21 f004 	lsr.w	r0, r1, r4
 80004b6:	4629      	mov	r1, r5
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	f094 0f00 	teq	r4, #0
 80004be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004c2:	bf06      	itte	eq
 80004c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c8:	3401      	addeq	r4, #1
 80004ca:	3d01      	subne	r5, #1
 80004cc:	e74e      	b.n	800036c <__adddf3+0x8c>
 80004ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004d2:	bf18      	it	ne
 80004d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d8:	d029      	beq.n	800052e <__adddf3+0x24e>
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	d005      	beq.n	80004f2 <__adddf3+0x212>
 80004e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ea:	bf04      	itt	eq
 80004ec:	4619      	moveq	r1, r3
 80004ee:	4610      	moveq	r0, r2
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	ea91 0f03 	teq	r1, r3
 80004f6:	bf1e      	ittt	ne
 80004f8:	2100      	movne	r1, #0
 80004fa:	2000      	movne	r0, #0
 80004fc:	bd30      	popne	{r4, r5, pc}
 80004fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000502:	d105      	bne.n	8000510 <__adddf3+0x230>
 8000504:	0040      	lsls	r0, r0, #1
 8000506:	4149      	adcs	r1, r1
 8000508:	bf28      	it	cs
 800050a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000514:	bf3c      	itt	cc
 8000516:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800051a:	bd30      	popcc	{r4, r5, pc}
 800051c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000520:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000524:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000528:	f04f 0000 	mov.w	r0, #0
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000532:	bf1a      	itte	ne
 8000534:	4619      	movne	r1, r3
 8000536:	4610      	movne	r0, r2
 8000538:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800053c:	bf1c      	itt	ne
 800053e:	460b      	movne	r3, r1
 8000540:	4602      	movne	r2, r0
 8000542:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000546:	bf06      	itte	eq
 8000548:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800054c:	ea91 0f03 	teqeq	r1, r3
 8000550:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	bf00      	nop

08000558 <__aeabi_ui2d>:
 8000558:	f090 0f00 	teq	r0, #0
 800055c:	bf04      	itt	eq
 800055e:	2100      	moveq	r1, #0
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000568:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056c:	f04f 0500 	mov.w	r5, #0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e750      	b.n	8000418 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_i2d>:
 8000578:	f090 0f00 	teq	r0, #0
 800057c:	bf04      	itt	eq
 800057e:	2100      	moveq	r1, #0
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000588:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800058c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000590:	bf48      	it	mi
 8000592:	4240      	negmi	r0, r0
 8000594:	f04f 0100 	mov.w	r1, #0
 8000598:	e73e      	b.n	8000418 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_f2d>:
 800059c:	0042      	lsls	r2, r0, #1
 800059e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005aa:	bf1f      	itttt	ne
 80005ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b8:	4770      	bxne	lr
 80005ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005be:	bf08      	it	eq
 80005c0:	4770      	bxeq	lr
 80005c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c6:	bf04      	itt	eq
 80005c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005dc:	e71c      	b.n	8000418 <__adddf3+0x138>
 80005de:	bf00      	nop

080005e0 <__aeabi_ul2d>:
 80005e0:	ea50 0201 	orrs.w	r2, r0, r1
 80005e4:	bf08      	it	eq
 80005e6:	4770      	bxeq	lr
 80005e8:	b530      	push	{r4, r5, lr}
 80005ea:	f04f 0500 	mov.w	r5, #0
 80005ee:	e00a      	b.n	8000606 <__aeabi_l2d+0x16>

080005f0 <__aeabi_l2d>:
 80005f0:	ea50 0201 	orrs.w	r2, r0, r1
 80005f4:	bf08      	it	eq
 80005f6:	4770      	bxeq	lr
 80005f8:	b530      	push	{r4, r5, lr}
 80005fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fe:	d502      	bpl.n	8000606 <__aeabi_l2d+0x16>
 8000600:	4240      	negs	r0, r0
 8000602:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000606:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800060a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000612:	f43f aed8 	beq.w	80003c6 <__adddf3+0xe6>
 8000616:	f04f 0203 	mov.w	r2, #3
 800061a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061e:	bf18      	it	ne
 8000620:	3203      	addne	r2, #3
 8000622:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000626:	bf18      	it	ne
 8000628:	3203      	addne	r2, #3
 800062a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062e:	f1c2 0320 	rsb	r3, r2, #32
 8000632:	fa00 fc03 	lsl.w	ip, r0, r3
 8000636:	fa20 f002 	lsr.w	r0, r0, r2
 800063a:	fa01 fe03 	lsl.w	lr, r1, r3
 800063e:	ea40 000e 	orr.w	r0, r0, lr
 8000642:	fa21 f102 	lsr.w	r1, r1, r2
 8000646:	4414      	add	r4, r2
 8000648:	e6bd      	b.n	80003c6 <__adddf3+0xe6>
 800064a:	bf00      	nop

0800064c <__aeabi_dmul>:
 800064c:	b570      	push	{r4, r5, r6, lr}
 800064e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000652:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000656:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800065a:	bf1d      	ittte	ne
 800065c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000660:	ea94 0f0c 	teqne	r4, ip
 8000664:	ea95 0f0c 	teqne	r5, ip
 8000668:	f000 f8de 	bleq	8000828 <__aeabi_dmul+0x1dc>
 800066c:	442c      	add	r4, r5
 800066e:	ea81 0603 	eor.w	r6, r1, r3
 8000672:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000676:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800067a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067e:	bf18      	it	ne
 8000680:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800068c:	d038      	beq.n	8000700 <__aeabi_dmul+0xb4>
 800068e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000692:	f04f 0500 	mov.w	r5, #0
 8000696:	fbe1 e502 	umlal	lr, r5, r1, r2
 800069a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069e:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006a2:	f04f 0600 	mov.w	r6, #0
 80006a6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006aa:	f09c 0f00 	teq	ip, #0
 80006ae:	bf18      	it	ne
 80006b0:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006bc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006c0:	d204      	bcs.n	80006cc <__aeabi_dmul+0x80>
 80006c2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c6:	416d      	adcs	r5, r5
 80006c8:	eb46 0606 	adc.w	r6, r6, r6
 80006cc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006d0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006dc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006e0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e4:	bf88      	it	hi
 80006e6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ea:	d81e      	bhi.n	800072a <__aeabi_dmul+0xde>
 80006ec:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006f0:	bf08      	it	eq
 80006f2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f6:	f150 0000 	adcs.w	r0, r0, #0
 80006fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000704:	ea46 0101 	orr.w	r1, r6, r1
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000714:	bfc2      	ittt	gt
 8000716:	ebd4 050c 	rsbsgt	r5, r4, ip
 800071a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071e:	bd70      	popgt	{r4, r5, r6, pc}
 8000720:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000724:	f04f 0e00 	mov.w	lr, #0
 8000728:	3c01      	subs	r4, #1
 800072a:	f300 80ab 	bgt.w	8000884 <__aeabi_dmul+0x238>
 800072e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000732:	bfde      	ittt	le
 8000734:	2000      	movle	r0, #0
 8000736:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800073a:	bd70      	pople	{r4, r5, r6, pc}
 800073c:	f1c4 0400 	rsb	r4, r4, #0
 8000740:	3c20      	subs	r4, #32
 8000742:	da35      	bge.n	80007b0 <__aeabi_dmul+0x164>
 8000744:	340c      	adds	r4, #12
 8000746:	dc1b      	bgt.n	8000780 <__aeabi_dmul+0x134>
 8000748:	f104 0414 	add.w	r4, r4, #20
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f305 	lsl.w	r3, r0, r5
 8000754:	fa20 f004 	lsr.w	r0, r0, r4
 8000758:	fa01 f205 	lsl.w	r2, r1, r5
 800075c:	ea40 0002 	orr.w	r0, r0, r2
 8000760:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000764:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	fa21 f604 	lsr.w	r6, r1, r4
 8000770:	eb42 0106 	adc.w	r1, r2, r6
 8000774:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000778:	bf08      	it	eq
 800077a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077e:	bd70      	pop	{r4, r5, r6, pc}
 8000780:	f1c4 040c 	rsb	r4, r4, #12
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f304 	lsl.w	r3, r0, r4
 800078c:	fa20 f005 	lsr.w	r0, r0, r5
 8000790:	fa01 f204 	lsl.w	r2, r1, r4
 8000794:	ea40 0002 	orr.w	r0, r0, r2
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007a0:	f141 0100 	adc.w	r1, r1, #0
 80007a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a8:	bf08      	it	eq
 80007aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ae:	bd70      	pop	{r4, r5, r6, pc}
 80007b0:	f1c4 0520 	rsb	r5, r4, #32
 80007b4:	fa00 f205 	lsl.w	r2, r0, r5
 80007b8:	ea4e 0e02 	orr.w	lr, lr, r2
 80007bc:	fa20 f304 	lsr.w	r3, r0, r4
 80007c0:	fa01 f205 	lsl.w	r2, r1, r5
 80007c4:	ea43 0302 	orr.w	r3, r3, r2
 80007c8:	fa21 f004 	lsr.w	r0, r1, r4
 80007cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d0:	fa21 f204 	lsr.w	r2, r1, r4
 80007d4:	ea20 0002 	bic.w	r0, r0, r2
 80007d8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e0:	bf08      	it	eq
 80007e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e6:	bd70      	pop	{r4, r5, r6, pc}
 80007e8:	f094 0f00 	teq	r4, #0
 80007ec:	d10f      	bne.n	800080e <__aeabi_dmul+0x1c2>
 80007ee:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007f2:	0040      	lsls	r0, r0, #1
 80007f4:	eb41 0101 	adc.w	r1, r1, r1
 80007f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007fc:	bf08      	it	eq
 80007fe:	3c01      	subeq	r4, #1
 8000800:	d0f7      	beq.n	80007f2 <__aeabi_dmul+0x1a6>
 8000802:	ea41 0106 	orr.w	r1, r1, r6
 8000806:	f095 0f00 	teq	r5, #0
 800080a:	bf18      	it	ne
 800080c:	4770      	bxne	lr
 800080e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000812:	0052      	lsls	r2, r2, #1
 8000814:	eb43 0303 	adc.w	r3, r3, r3
 8000818:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800081c:	bf08      	it	eq
 800081e:	3d01      	subeq	r5, #1
 8000820:	d0f7      	beq.n	8000812 <__aeabi_dmul+0x1c6>
 8000822:	ea43 0306 	orr.w	r3, r3, r6
 8000826:	4770      	bx	lr
 8000828:	ea94 0f0c 	teq	r4, ip
 800082c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000830:	bf18      	it	ne
 8000832:	ea95 0f0c 	teqne	r5, ip
 8000836:	d00c      	beq.n	8000852 <__aeabi_dmul+0x206>
 8000838:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083c:	bf18      	it	ne
 800083e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000842:	d1d1      	bne.n	80007e8 <__aeabi_dmul+0x19c>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000856:	bf06      	itte	eq
 8000858:	4610      	moveq	r0, r2
 800085a:	4619      	moveq	r1, r3
 800085c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000860:	d019      	beq.n	8000896 <__aeabi_dmul+0x24a>
 8000862:	ea94 0f0c 	teq	r4, ip
 8000866:	d102      	bne.n	800086e <__aeabi_dmul+0x222>
 8000868:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800086c:	d113      	bne.n	8000896 <__aeabi_dmul+0x24a>
 800086e:	ea95 0f0c 	teq	r5, ip
 8000872:	d105      	bne.n	8000880 <__aeabi_dmul+0x234>
 8000874:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000878:	bf1c      	itt	ne
 800087a:	4610      	movne	r0, r2
 800087c:	4619      	movne	r1, r3
 800087e:	d10a      	bne.n	8000896 <__aeabi_dmul+0x24a>
 8000880:	ea81 0103 	eor.w	r1, r1, r3
 8000884:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000888:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800088c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000890:	f04f 0000 	mov.w	r0, #0
 8000894:	bd70      	pop	{r4, r5, r6, pc}
 8000896:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800089a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089e:	bd70      	pop	{r4, r5, r6, pc}

080008a0 <__aeabi_ddiv>:
 80008a0:	b570      	push	{r4, r5, r6, lr}
 80008a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ae:	bf1d      	ittte	ne
 80008b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b4:	ea94 0f0c 	teqne	r4, ip
 80008b8:	ea95 0f0c 	teqne	r5, ip
 80008bc:	f000 f8a7 	bleq	8000a0e <__aeabi_ddiv+0x16e>
 80008c0:	eba4 0405 	sub.w	r4, r4, r5
 80008c4:	ea81 0e03 	eor.w	lr, r1, r3
 80008c8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008d0:	f000 8088 	beq.w	80009e4 <__aeabi_ddiv+0x144>
 80008d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008dc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008e0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008ec:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008f0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f8:	429d      	cmp	r5, r3
 80008fa:	bf08      	it	eq
 80008fc:	4296      	cmpeq	r6, r2
 80008fe:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000902:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000906:	d202      	bcs.n	800090e <__aeabi_ddiv+0x6e>
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	1ab6      	subs	r6, r6, r2
 8000910:	eb65 0503 	sbc.w	r5, r5, r3
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000922:	ebb6 0e02 	subs.w	lr, r6, r2
 8000926:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092a:	bf22      	ittt	cs
 800092c:	1ab6      	subcs	r6, r6, r2
 800092e:	4675      	movcs	r5, lr
 8000930:	ea40 000c 	orrcs.w	r0, r0, ip
 8000934:	085b      	lsrs	r3, r3, #1
 8000936:	ea4f 0232 	mov.w	r2, r2, rrx
 800093a:	ebb6 0e02 	subs.w	lr, r6, r2
 800093e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000942:	bf22      	ittt	cs
 8000944:	1ab6      	subcs	r6, r6, r2
 8000946:	4675      	movcs	r5, lr
 8000948:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800094c:	085b      	lsrs	r3, r3, #1
 800094e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000952:	ebb6 0e02 	subs.w	lr, r6, r2
 8000956:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095a:	bf22      	ittt	cs
 800095c:	1ab6      	subcs	r6, r6, r2
 800095e:	4675      	movcs	r5, lr
 8000960:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000964:	085b      	lsrs	r3, r3, #1
 8000966:	ea4f 0232 	mov.w	r2, r2, rrx
 800096a:	ebb6 0e02 	subs.w	lr, r6, r2
 800096e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000972:	bf22      	ittt	cs
 8000974:	1ab6      	subcs	r6, r6, r2
 8000976:	4675      	movcs	r5, lr
 8000978:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800097c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000980:	d018      	beq.n	80009b4 <__aeabi_ddiv+0x114>
 8000982:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000986:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800098a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000992:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000996:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800099a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099e:	d1c0      	bne.n	8000922 <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	d10b      	bne.n	80009be <__aeabi_ddiv+0x11e>
 80009a6:	ea41 0100 	orr.w	r1, r1, r0
 80009aa:	f04f 0000 	mov.w	r0, #0
 80009ae:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009b2:	e7b6      	b.n	8000922 <__aeabi_ddiv+0x82>
 80009b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b8:	bf04      	itt	eq
 80009ba:	4301      	orreq	r1, r0
 80009bc:	2000      	moveq	r0, #0
 80009be:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009c2:	bf88      	it	hi
 80009c4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c8:	f63f aeaf 	bhi.w	800072a <__aeabi_dmul+0xde>
 80009cc:	ebb5 0c03 	subs.w	ip, r5, r3
 80009d0:	bf04      	itt	eq
 80009d2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009da:	f150 0000 	adcs.w	r0, r0, #0
 80009de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009e2:	bd70      	pop	{r4, r5, r6, pc}
 80009e4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009ec:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009f0:	bfc2      	ittt	gt
 80009f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009fa:	bd70      	popgt	{r4, r5, r6, pc}
 80009fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a00:	f04f 0e00 	mov.w	lr, #0
 8000a04:	3c01      	subs	r4, #1
 8000a06:	e690      	b.n	800072a <__aeabi_dmul+0xde>
 8000a08:	ea45 0e06 	orr.w	lr, r5, r6
 8000a0c:	e68d      	b.n	800072a <__aeabi_dmul+0xde>
 8000a0e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a12:	ea94 0f0c 	teq	r4, ip
 8000a16:	bf08      	it	eq
 8000a18:	ea95 0f0c 	teqeq	r5, ip
 8000a1c:	f43f af3b 	beq.w	8000896 <__aeabi_dmul+0x24a>
 8000a20:	ea94 0f0c 	teq	r4, ip
 8000a24:	d10a      	bne.n	8000a3c <__aeabi_ddiv+0x19c>
 8000a26:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a2a:	f47f af34 	bne.w	8000896 <__aeabi_dmul+0x24a>
 8000a2e:	ea95 0f0c 	teq	r5, ip
 8000a32:	f47f af25 	bne.w	8000880 <__aeabi_dmul+0x234>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e72c      	b.n	8000896 <__aeabi_dmul+0x24a>
 8000a3c:	ea95 0f0c 	teq	r5, ip
 8000a40:	d106      	bne.n	8000a50 <__aeabi_ddiv+0x1b0>
 8000a42:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a46:	f43f aefd 	beq.w	8000844 <__aeabi_dmul+0x1f8>
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	e722      	b.n	8000896 <__aeabi_dmul+0x24a>
 8000a50:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a54:	bf18      	it	ne
 8000a56:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a5a:	f47f aec5 	bne.w	80007e8 <__aeabi_dmul+0x19c>
 8000a5e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a62:	f47f af0d 	bne.w	8000880 <__aeabi_dmul+0x234>
 8000a66:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a6a:	f47f aeeb 	bne.w	8000844 <__aeabi_dmul+0x1f8>
 8000a6e:	e712      	b.n	8000896 <__aeabi_dmul+0x24a>

08000a70 <__gedf2>:
 8000a70:	f04f 3cff 	mov.w	ip, #4294967295
 8000a74:	e006      	b.n	8000a84 <__cmpdf2+0x4>
 8000a76:	bf00      	nop

08000a78 <__ledf2>:
 8000a78:	f04f 0c01 	mov.w	ip, #1
 8000a7c:	e002      	b.n	8000a84 <__cmpdf2+0x4>
 8000a7e:	bf00      	nop

08000a80 <__cmpdf2>:
 8000a80:	f04f 0c01 	mov.w	ip, #1
 8000a84:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	bf18      	it	ne
 8000a96:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a9a:	d01b      	beq.n	8000ad4 <__cmpdf2+0x54>
 8000a9c:	b001      	add	sp, #4
 8000a9e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aa2:	bf0c      	ite	eq
 8000aa4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa8:	ea91 0f03 	teqne	r1, r3
 8000aac:	bf02      	ittt	eq
 8000aae:	ea90 0f02 	teqeq	r0, r2
 8000ab2:	2000      	moveq	r0, #0
 8000ab4:	4770      	bxeq	lr
 8000ab6:	f110 0f00 	cmn.w	r0, #0
 8000aba:	ea91 0f03 	teq	r1, r3
 8000abe:	bf58      	it	pl
 8000ac0:	4299      	cmppl	r1, r3
 8000ac2:	bf08      	it	eq
 8000ac4:	4290      	cmpeq	r0, r2
 8000ac6:	bf2c      	ite	cs
 8000ac8:	17d8      	asrcs	r0, r3, #31
 8000aca:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ace:	f040 0001 	orr.w	r0, r0, #1
 8000ad2:	4770      	bx	lr
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__cmpdf2+0x64>
 8000ade:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ae2:	d107      	bne.n	8000af4 <__cmpdf2+0x74>
 8000ae4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d1d6      	bne.n	8000a9c <__cmpdf2+0x1c>
 8000aee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000af2:	d0d3      	beq.n	8000a9c <__cmpdf2+0x1c>
 8000af4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_cdrcmple>:
 8000afc:	4684      	mov	ip, r0
 8000afe:	4610      	mov	r0, r2
 8000b00:	4662      	mov	r2, ip
 8000b02:	468c      	mov	ip, r1
 8000b04:	4619      	mov	r1, r3
 8000b06:	4663      	mov	r3, ip
 8000b08:	e000      	b.n	8000b0c <__aeabi_cdcmpeq>
 8000b0a:	bf00      	nop

08000b0c <__aeabi_cdcmpeq>:
 8000b0c:	b501      	push	{r0, lr}
 8000b0e:	f7ff ffb7 	bl	8000a80 <__cmpdf2>
 8000b12:	2800      	cmp	r0, #0
 8000b14:	bf48      	it	mi
 8000b16:	f110 0f00 	cmnmi.w	r0, #0
 8000b1a:	bd01      	pop	{r0, pc}

08000b1c <__aeabi_dcmpeq>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff fff4 	bl	8000b0c <__aeabi_cdcmpeq>
 8000b24:	bf0c      	ite	eq
 8000b26:	2001      	moveq	r0, #1
 8000b28:	2000      	movne	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmplt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffea 	bl	8000b0c <__aeabi_cdcmpeq>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmple>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffe0 	bl	8000b0c <__aeabi_cdcmpeq>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpge>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffce 	bl	8000afc <__aeabi_cdrcmple>
 8000b60:	bf94      	ite	ls
 8000b62:	2001      	movls	r0, #1
 8000b64:	2000      	movhi	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpgt>:
 8000b6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b70:	f7ff ffc4 	bl	8000afc <__aeabi_cdrcmple>
 8000b74:	bf34      	ite	cc
 8000b76:	2001      	movcc	r0, #1
 8000b78:	2000      	movcs	r0, #0
 8000b7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7e:	bf00      	nop

08000b80 <__aeabi_dcmpun>:
 8000b80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b88:	d102      	bne.n	8000b90 <__aeabi_dcmpun+0x10>
 8000b8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8e:	d10a      	bne.n	8000ba6 <__aeabi_dcmpun+0x26>
 8000b90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b98:	d102      	bne.n	8000ba0 <__aeabi_dcmpun+0x20>
 8000b9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_dcmpun+0x26>
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0001 	mov.w	r0, #1
 8000baa:	4770      	bx	lr

08000bac <__aeabi_d2iz>:
 8000bac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb4:	d215      	bcs.n	8000be2 <__aeabi_d2iz+0x36>
 8000bb6:	d511      	bpl.n	8000bdc <__aeabi_d2iz+0x30>
 8000bb8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bbc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc0:	d912      	bls.n	8000be8 <__aeabi_d2iz+0x3c>
 8000bc2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bce:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bd2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd6:	bf18      	it	ne
 8000bd8:	4240      	negne	r0, r0
 8000bda:	4770      	bx	lr
 8000bdc:	f04f 0000 	mov.w	r0, #0
 8000be0:	4770      	bx	lr
 8000be2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be6:	d105      	bne.n	8000bf4 <__aeabi_d2iz+0x48>
 8000be8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	bf08      	it	eq
 8000bee:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bf2:	4770      	bx	lr
 8000bf4:	f04f 0000 	mov.w	r0, #0
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop

08000bfc <__aeabi_uldivmod>:
 8000bfc:	b953      	cbnz	r3, 8000c14 <__aeabi_uldivmod+0x18>
 8000bfe:	b94a      	cbnz	r2, 8000c14 <__aeabi_uldivmod+0x18>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bf08      	it	eq
 8000c04:	2800      	cmpeq	r0, #0
 8000c06:	bf1c      	itt	ne
 8000c08:	f04f 31ff 	movne.w	r1, #4294967295
 8000c0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c10:	f000 b96e 	b.w	8000ef0 <__aeabi_idiv0>
 8000c14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c1c:	f000 f806 	bl	8000c2c <__udivmoddi4>
 8000c20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c28:	b004      	add	sp, #16
 8000c2a:	4770      	bx	lr

08000c2c <__udivmoddi4>:
 8000c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c30:	9d08      	ldr	r5, [sp, #32]
 8000c32:	4604      	mov	r4, r0
 8000c34:	468c      	mov	ip, r1
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	f040 8083 	bne.w	8000d42 <__udivmoddi4+0x116>
 8000c3c:	428a      	cmp	r2, r1
 8000c3e:	4617      	mov	r7, r2
 8000c40:	d947      	bls.n	8000cd2 <__udivmoddi4+0xa6>
 8000c42:	fab2 f282 	clz	r2, r2
 8000c46:	b142      	cbz	r2, 8000c5a <__udivmoddi4+0x2e>
 8000c48:	f1c2 0020 	rsb	r0, r2, #32
 8000c4c:	fa24 f000 	lsr.w	r0, r4, r0
 8000c50:	4091      	lsls	r1, r2
 8000c52:	4097      	lsls	r7, r2
 8000c54:	ea40 0c01 	orr.w	ip, r0, r1
 8000c58:	4094      	lsls	r4, r2
 8000c5a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5e:	0c23      	lsrs	r3, r4, #16
 8000c60:	fbbc f6f8 	udiv	r6, ip, r8
 8000c64:	fa1f fe87 	uxth.w	lr, r7
 8000c68:	fb08 c116 	mls	r1, r8, r6, ip
 8000c6c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c70:	fb06 f10e 	mul.w	r1, r6, lr
 8000c74:	4299      	cmp	r1, r3
 8000c76:	d909      	bls.n	8000c8c <__udivmoddi4+0x60>
 8000c78:	18fb      	adds	r3, r7, r3
 8000c7a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7e:	f080 8119 	bcs.w	8000eb4 <__udivmoddi4+0x288>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 8116 	bls.w	8000eb4 <__udivmoddi4+0x288>
 8000c88:	3e02      	subs	r6, #2
 8000c8a:	443b      	add	r3, r7
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c94:	fb08 3310 	mls	r3, r8, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ca0:	45a6      	cmp	lr, r4
 8000ca2:	d909      	bls.n	8000cb8 <__udivmoddi4+0x8c>
 8000ca4:	193c      	adds	r4, r7, r4
 8000ca6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000caa:	f080 8105 	bcs.w	8000eb8 <__udivmoddi4+0x28c>
 8000cae:	45a6      	cmp	lr, r4
 8000cb0:	f240 8102 	bls.w	8000eb8 <__udivmoddi4+0x28c>
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	443c      	add	r4, r7
 8000cb8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbc:	eba4 040e 	sub.w	r4, r4, lr
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	b11d      	cbz	r5, 8000ccc <__udivmoddi4+0xa0>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000ccc:	4631      	mov	r1, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	b902      	cbnz	r2, 8000cd6 <__udivmoddi4+0xaa>
 8000cd4:	deff      	udf	#255	; 0xff
 8000cd6:	fab2 f282 	clz	r2, r2
 8000cda:	2a00      	cmp	r2, #0
 8000cdc:	d150      	bne.n	8000d80 <__udivmoddi4+0x154>
 8000cde:	1bcb      	subs	r3, r1, r7
 8000ce0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce4:	fa1f f887 	uxth.w	r8, r7
 8000ce8:	2601      	movs	r6, #1
 8000cea:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cee:	0c21      	lsrs	r1, r4, #16
 8000cf0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf8:	fb08 f30c 	mul.w	r3, r8, ip
 8000cfc:	428b      	cmp	r3, r1
 8000cfe:	d907      	bls.n	8000d10 <__udivmoddi4+0xe4>
 8000d00:	1879      	adds	r1, r7, r1
 8000d02:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d06:	d202      	bcs.n	8000d0e <__udivmoddi4+0xe2>
 8000d08:	428b      	cmp	r3, r1
 8000d0a:	f200 80e9 	bhi.w	8000ee0 <__udivmoddi4+0x2b4>
 8000d0e:	4684      	mov	ip, r0
 8000d10:	1ac9      	subs	r1, r1, r3
 8000d12:	b2a3      	uxth	r3, r4
 8000d14:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d18:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d1c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d20:	fb08 f800 	mul.w	r8, r8, r0
 8000d24:	45a0      	cmp	r8, r4
 8000d26:	d907      	bls.n	8000d38 <__udivmoddi4+0x10c>
 8000d28:	193c      	adds	r4, r7, r4
 8000d2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2e:	d202      	bcs.n	8000d36 <__udivmoddi4+0x10a>
 8000d30:	45a0      	cmp	r8, r4
 8000d32:	f200 80d9 	bhi.w	8000ee8 <__udivmoddi4+0x2bc>
 8000d36:	4618      	mov	r0, r3
 8000d38:	eba4 0408 	sub.w	r4, r4, r8
 8000d3c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d40:	e7bf      	b.n	8000cc2 <__udivmoddi4+0x96>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0x12e>
 8000d46:	2d00      	cmp	r5, #0
 8000d48:	f000 80b1 	beq.w	8000eae <__udivmoddi4+0x282>
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d52:	4630      	mov	r0, r6
 8000d54:	4631      	mov	r1, r6
 8000d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5a:	fab3 f683 	clz	r6, r3
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d14a      	bne.n	8000df8 <__udivmoddi4+0x1cc>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d302      	bcc.n	8000d6c <__udivmoddi4+0x140>
 8000d66:	4282      	cmp	r2, r0
 8000d68:	f200 80b8 	bhi.w	8000edc <__udivmoddi4+0x2b0>
 8000d6c:	1a84      	subs	r4, r0, r2
 8000d6e:	eb61 0103 	sbc.w	r1, r1, r3
 8000d72:	2001      	movs	r0, #1
 8000d74:	468c      	mov	ip, r1
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	d0a8      	beq.n	8000ccc <__udivmoddi4+0xa0>
 8000d7a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7e:	e7a5      	b.n	8000ccc <__udivmoddi4+0xa0>
 8000d80:	f1c2 0320 	rsb	r3, r2, #32
 8000d84:	fa20 f603 	lsr.w	r6, r0, r3
 8000d88:	4097      	lsls	r7, r2
 8000d8a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d92:	40d9      	lsrs	r1, r3
 8000d94:	4330      	orrs	r0, r6
 8000d96:	0c03      	lsrs	r3, r0, #16
 8000d98:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d9c:	fa1f f887 	uxth.w	r8, r7
 8000da0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f108 	mul.w	r1, r6, r8
 8000dac:	4299      	cmp	r1, r3
 8000dae:	fa04 f402 	lsl.w	r4, r4, r2
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x19c>
 8000db4:	18fb      	adds	r3, r7, r3
 8000db6:	f106 3cff 	add.w	ip, r6, #4294967295
 8000dba:	f080 808d 	bcs.w	8000ed8 <__udivmoddi4+0x2ac>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 808a 	bls.w	8000ed8 <__udivmoddi4+0x2ac>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	443b      	add	r3, r7
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b281      	uxth	r1, r0
 8000dcc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dd0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd8:	fb00 f308 	mul.w	r3, r0, r8
 8000ddc:	428b      	cmp	r3, r1
 8000dde:	d907      	bls.n	8000df0 <__udivmoddi4+0x1c4>
 8000de0:	1879      	adds	r1, r7, r1
 8000de2:	f100 3cff 	add.w	ip, r0, #4294967295
 8000de6:	d273      	bcs.n	8000ed0 <__udivmoddi4+0x2a4>
 8000de8:	428b      	cmp	r3, r1
 8000dea:	d971      	bls.n	8000ed0 <__udivmoddi4+0x2a4>
 8000dec:	3802      	subs	r0, #2
 8000dee:	4439      	add	r1, r7
 8000df0:	1acb      	subs	r3, r1, r3
 8000df2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df6:	e778      	b.n	8000cea <__udivmoddi4+0xbe>
 8000df8:	f1c6 0c20 	rsb	ip, r6, #32
 8000dfc:	fa03 f406 	lsl.w	r4, r3, r6
 8000e00:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e04:	431c      	orrs	r4, r3
 8000e06:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e0a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e12:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e16:	431f      	orrs	r7, r3
 8000e18:	0c3b      	lsrs	r3, r7, #16
 8000e1a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1e:	fa1f f884 	uxth.w	r8, r4
 8000e22:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e26:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e2a:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	fa02 f206 	lsl.w	r2, r2, r6
 8000e34:	fa00 f306 	lsl.w	r3, r0, r6
 8000e38:	d908      	bls.n	8000e4c <__udivmoddi4+0x220>
 8000e3a:	1861      	adds	r1, r4, r1
 8000e3c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e40:	d248      	bcs.n	8000ed4 <__udivmoddi4+0x2a8>
 8000e42:	458a      	cmp	sl, r1
 8000e44:	d946      	bls.n	8000ed4 <__udivmoddi4+0x2a8>
 8000e46:	f1a9 0902 	sub.w	r9, r9, #2
 8000e4a:	4421      	add	r1, r4
 8000e4c:	eba1 010a 	sub.w	r1, r1, sl
 8000e50:	b2bf      	uxth	r7, r7
 8000e52:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e56:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e5a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5e:	fb00 f808 	mul.w	r8, r0, r8
 8000e62:	45b8      	cmp	r8, r7
 8000e64:	d907      	bls.n	8000e76 <__udivmoddi4+0x24a>
 8000e66:	19e7      	adds	r7, r4, r7
 8000e68:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e6c:	d22e      	bcs.n	8000ecc <__udivmoddi4+0x2a0>
 8000e6e:	45b8      	cmp	r8, r7
 8000e70:	d92c      	bls.n	8000ecc <__udivmoddi4+0x2a0>
 8000e72:	3802      	subs	r0, #2
 8000e74:	4427      	add	r7, r4
 8000e76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e7a:	eba7 0708 	sub.w	r7, r7, r8
 8000e7e:	fba0 8902 	umull	r8, r9, r0, r2
 8000e82:	454f      	cmp	r7, r9
 8000e84:	46c6      	mov	lr, r8
 8000e86:	4649      	mov	r1, r9
 8000e88:	d31a      	bcc.n	8000ec0 <__udivmoddi4+0x294>
 8000e8a:	d017      	beq.n	8000ebc <__udivmoddi4+0x290>
 8000e8c:	b15d      	cbz	r5, 8000ea6 <__udivmoddi4+0x27a>
 8000e8e:	ebb3 020e 	subs.w	r2, r3, lr
 8000e92:	eb67 0701 	sbc.w	r7, r7, r1
 8000e96:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e9a:	40f2      	lsrs	r2, r6
 8000e9c:	ea4c 0202 	orr.w	r2, ip, r2
 8000ea0:	40f7      	lsrs	r7, r6
 8000ea2:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea6:	2600      	movs	r6, #0
 8000ea8:	4631      	mov	r1, r6
 8000eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eae:	462e      	mov	r6, r5
 8000eb0:	4628      	mov	r0, r5
 8000eb2:	e70b      	b.n	8000ccc <__udivmoddi4+0xa0>
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	e6e9      	b.n	8000c8c <__udivmoddi4+0x60>
 8000eb8:	4618      	mov	r0, r3
 8000eba:	e6fd      	b.n	8000cb8 <__udivmoddi4+0x8c>
 8000ebc:	4543      	cmp	r3, r8
 8000ebe:	d2e5      	bcs.n	8000e8c <__udivmoddi4+0x260>
 8000ec0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec4:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec8:	3801      	subs	r0, #1
 8000eca:	e7df      	b.n	8000e8c <__udivmoddi4+0x260>
 8000ecc:	4608      	mov	r0, r1
 8000ece:	e7d2      	b.n	8000e76 <__udivmoddi4+0x24a>
 8000ed0:	4660      	mov	r0, ip
 8000ed2:	e78d      	b.n	8000df0 <__udivmoddi4+0x1c4>
 8000ed4:	4681      	mov	r9, r0
 8000ed6:	e7b9      	b.n	8000e4c <__udivmoddi4+0x220>
 8000ed8:	4666      	mov	r6, ip
 8000eda:	e775      	b.n	8000dc8 <__udivmoddi4+0x19c>
 8000edc:	4630      	mov	r0, r6
 8000ede:	e74a      	b.n	8000d76 <__udivmoddi4+0x14a>
 8000ee0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee4:	4439      	add	r1, r7
 8000ee6:	e713      	b.n	8000d10 <__udivmoddi4+0xe4>
 8000ee8:	3802      	subs	r0, #2
 8000eea:	443c      	add	r4, r7
 8000eec:	e724      	b.n	8000d38 <__udivmoddi4+0x10c>
 8000eee:	bf00      	nop

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000efc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f00:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000f04:	f003 0301 	and.w	r3, r3, #1
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d013      	beq.n	8000f34 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f0c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f10:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000f14:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d00b      	beq.n	8000f34 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000f1c:	e000      	b.n	8000f20 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000f1e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000f20:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d0f9      	beq.n	8000f1e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000f2a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	b2d2      	uxtb	r2, r2
 8000f32:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000f34:	687b      	ldr	r3, [r7, #4]
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr

08000f42 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//   
int _write(int file, char *ptr,int len){
 8000f42:	b580      	push	{r7, lr}
 8000f44:	b086      	sub	sp, #24
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	60f8      	str	r0, [r7, #12]
 8000f4a:	60b9      	str	r1, [r7, #8]
 8000f4c:	607a      	str	r2, [r7, #4]
	int i=0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	617b      	str	r3, [r7, #20]
	for(i=0;i<len;i++)
 8000f52:	2300      	movs	r3, #0
 8000f54:	617b      	str	r3, [r7, #20]
 8000f56:	e009      	b.n	8000f6c <_write+0x2a>
		ITM_SendChar((*ptr++));
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	1c5a      	adds	r2, r3, #1
 8000f5c:	60ba      	str	r2, [r7, #8]
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff ffc7 	bl	8000ef4 <ITM_SendChar>
	for(i=0;i<len;i++)
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	617b      	str	r3, [r7, #20]
 8000f6c:	697a      	ldr	r2, [r7, #20]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	dbf1      	blt.n	8000f58 <_write+0x16>
	return len;
 8000f74:	687b      	ldr	r3, [r7, #4]
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3718      	adds	r7, #24
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
	...

08000f80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f80:	b590      	push	{r4, r7, lr}
 8000f82:	b0b3      	sub	sp, #204	; 0xcc
 8000f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	// ZDA-38;RMC-68
	 // ZDA
	 char MESZDA[]={0xB5, 0x62, 0x06, 0x01, 0x08, 0x00, 0xF0, 0x08, 0x01, 0x01, 0x00, 0x01, 0x01, 0x00, 0x0B, 0x6B};
 8000f86:	4b82      	ldr	r3, [pc, #520]	; (8001190 <main+0x210>)
 8000f88:	f107 04b8 	add.w	r4, r7, #184	; 0xb8
 8000f8c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f8e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	 char CONZDA[]={0xB5, 0x62, 0x06, 0x01, 0x02, 0x00, 0xF0, 0x08, 0x01, 0x19};
 8000f92:	4a80      	ldr	r2, [pc, #512]	; (8001194 <main+0x214>)
 8000f94:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000f98:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f9a:	c303      	stmia	r3!, {r0, r1}
 8000f9c:	801a      	strh	r2, [r3, #0]
	 // ZDA
	 //char MESZDA[]={0xB5, 0x62, 0x06, 0x01, 0x08, 0x00, 0xF0, 0x08, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x07, 0x5B};
	 //char CONZDA[]={0xB5, 0x62, 0x06, 0x01, 0x02, 0x00, 0xF0, 0x08, 0x01, 0x19};

	 // 
	 char MESGGA[]={0xB5, 0x62, 0x06, 0x01, 0x08, 0x00, 0xF0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0x23};
 8000f9e:	4b7e      	ldr	r3, [pc, #504]	; (8001198 <main+0x218>)
 8000fa0:	f107 049c 	add.w	r4, r7, #156	; 0x9c
 8000fa4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fa6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	 char CONGGA[]={0xB5, 0x62, 0x06, 0x01, 0x02, 0x00, 0xF0, 0x00, 0xF9, 0x11};
 8000faa:	4a7c      	ldr	r2, [pc, #496]	; (800119c <main+0x21c>)
 8000fac:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000fb0:	ca07      	ldmia	r2, {r0, r1, r2}
 8000fb2:	c303      	stmia	r3!, {r0, r1}
 8000fb4:	801a      	strh	r2, [r3, #0]

	 char MESGLL[]={0xB5, 0x62, 0x06, 0x01, 0x08, 0x00, 0xF0, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x2A};
 8000fb6:	4b7a      	ldr	r3, [pc, #488]	; (80011a0 <main+0x220>)
 8000fb8:	f107 0480 	add.w	r4, r7, #128	; 0x80
 8000fbc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fbe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	 char CONGLL[]={0xB5, 0x62, 0x06, 0x01, 0x02, 0x00, 0xF0, 0x01, 0xFA, 0x12};
 8000fc2:	4a78      	ldr	r2, [pc, #480]	; (80011a4 <main+0x224>)
 8000fc4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000fc8:	ca07      	ldmia	r2, {r0, r1, r2}
 8000fca:	c303      	stmia	r3!, {r0, r1}
 8000fcc:	801a      	strh	r2, [r3, #0]

	 char MESGSA[]={0xB5, 0x62, 0x06, 0x01, 0x08, 0x00, 0xF0, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x31};
 8000fce:	4b76      	ldr	r3, [pc, #472]	; (80011a8 <main+0x228>)
 8000fd0:	f107 0464 	add.w	r4, r7, #100	; 0x64
 8000fd4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fd6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	 char CONGSA[]={0xB5, 0x62, 0x06, 0x01, 0x02, 0x00, 0xF0, 0x02, 0xFB, 0x13};
 8000fda:	4a74      	ldr	r2, [pc, #464]	; (80011ac <main+0x22c>)
 8000fdc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000fe0:	ca07      	ldmia	r2, {r0, r1, r2}
 8000fe2:	c303      	stmia	r3!, {r0, r1}
 8000fe4:	801a      	strh	r2, [r3, #0]

	 char MESGSV[]={0xB5, 0x62, 0x06, 0x01, 0x08, 0x00, 0xF0, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x38};
 8000fe6:	4b72      	ldr	r3, [pc, #456]	; (80011b0 <main+0x230>)
 8000fe8:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8000fec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	 char CONGSV[]={0xB5, 0x62, 0x06, 0x01, 0x02, 0x00, 0xF0, 0x03, 0xFC, 0x14};
 8000ff2:	4a70      	ldr	r2, [pc, #448]	; (80011b4 <main+0x234>)
 8000ff4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000ff8:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ffa:	c303      	stmia	r3!, {r0, r1}
 8000ffc:	801a      	strh	r2, [r3, #0]

	 char MESVTG[]={0xB5, 0x62, 0x06, 0x01, 0x08, 0x00, 0xF0, 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x04, 0x46};
 8000ffe:	4b6e      	ldr	r3, [pc, #440]	; (80011b8 <main+0x238>)
 8001000:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8001004:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001006:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	 char CONVTG[]={0xB5, 0x62, 0x06, 0x01, 0x02, 0x00, 0xF0, 0x05, 0xFE, 0x16};
 800100a:	4a6c      	ldr	r2, [pc, #432]	; (80011bc <main+0x23c>)
 800100c:	f107 0320 	add.w	r3, r7, #32
 8001010:	ca07      	ldmia	r2, {r0, r1, r2}
 8001012:	c303      	stmia	r3!, {r0, r1}
 8001014:	801a      	strh	r2, [r3, #0]
	 // RMC  
	 //char MESRMC[]={0xB5, 0x62, 0x06, 0x01, 0x08, 0x00, 0xF0, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x3F};
	 //char CONRMC[]={0xB5, 0x62, 0x06, 0x01, 0x02, 0x00, 0xF0, 0x04, 0xFD, 0x15};

	 // RMC
	 char MESRMC[]={0xB5, 0x62, 0x06, 0x01, 0x08, 0x00, 0xF0, 0x04, 0x01, 0x01, 0x00, 0x01, 0x01, 0x00, 0x07, 0x4F};
 8001016:	4b6a      	ldr	r3, [pc, #424]	; (80011c0 <main+0x240>)
 8001018:	f107 0410 	add.w	r4, r7, #16
 800101c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800101e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	 char CONRMC[]={0xB5, 0x62, 0x06, 0x01, 0x02, 0x00, 0xF0, 0x04, 0xFD, 0x15};
 8001022:	4a68      	ldr	r2, [pc, #416]	; (80011c4 <main+0x244>)
 8001024:	1d3b      	adds	r3, r7, #4
 8001026:	ca07      	ldmia	r2, {r0, r1, r2}
 8001028:	c303      	stmia	r3!, {r0, r1}
 800102a:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800102c:	f001 fc99 	bl	8002962 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001030:	f000 f8ce 	bl	80011d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001034:	f000 fa34 	bl	80014a0 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 8001038:	f000 f9f0 	bl	800141c <MX_USART6_UART_Init>
  MX_UART7_Init();
 800103c:	f000 f9be 	bl	80013bc <MX_UART7_Init>
  MX_RTC_Init();
 8001040:	f000 f960 	bl	8001304 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  //ON ZDA
  HAL_UART_Transmit(&huart7,(uint8_t*) MESZDA, 16, 1000);
 8001044:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001048:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800104c:	2210      	movs	r2, #16
 800104e:	485e      	ldr	r0, [pc, #376]	; (80011c8 <main+0x248>)
 8001050:	f003 ff72 	bl	8004f38 <HAL_UART_Transmit>
  HAL_Delay(100);
 8001054:	2064      	movs	r0, #100	; 0x64
 8001056:	f001 fcb1 	bl	80029bc <HAL_Delay>
  HAL_UART_Transmit(&huart7,(uint8_t*) CONZDA, 10, 1000);
 800105a:	f107 01ac 	add.w	r1, r7, #172	; 0xac
 800105e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001062:	220a      	movs	r2, #10
 8001064:	4858      	ldr	r0, [pc, #352]	; (80011c8 <main+0x248>)
 8001066:	f003 ff67 	bl	8004f38 <HAL_UART_Transmit>
  HAL_Delay(100);
 800106a:	2064      	movs	r0, #100	; 0x64
 800106c:	f001 fca6 	bl	80029bc <HAL_Delay>

  // OFF protokol
  HAL_UART_Transmit(&huart7,(uint8_t*) MESGGA, 16, 1000);
 8001070:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 8001074:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001078:	2210      	movs	r2, #16
 800107a:	4853      	ldr	r0, [pc, #332]	; (80011c8 <main+0x248>)
 800107c:	f003 ff5c 	bl	8004f38 <HAL_UART_Transmit>
  HAL_Delay(100);
 8001080:	2064      	movs	r0, #100	; 0x64
 8001082:	f001 fc9b 	bl	80029bc <HAL_Delay>
  HAL_UART_Transmit(&huart7,(uint8_t*) CONGGA, 10, 1000);
 8001086:	f107 0190 	add.w	r1, r7, #144	; 0x90
 800108a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800108e:	220a      	movs	r2, #10
 8001090:	484d      	ldr	r0, [pc, #308]	; (80011c8 <main+0x248>)
 8001092:	f003 ff51 	bl	8004f38 <HAL_UART_Transmit>
  HAL_Delay(100);
 8001096:	2064      	movs	r0, #100	; 0x64
 8001098:	f001 fc90 	bl	80029bc <HAL_Delay>

  HAL_UART_Transmit(&huart7,(uint8_t*) MESGLL, 16, 1000);
 800109c:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80010a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010a4:	2210      	movs	r2, #16
 80010a6:	4848      	ldr	r0, [pc, #288]	; (80011c8 <main+0x248>)
 80010a8:	f003 ff46 	bl	8004f38 <HAL_UART_Transmit>
  HAL_Delay(100);
 80010ac:	2064      	movs	r0, #100	; 0x64
 80010ae:	f001 fc85 	bl	80029bc <HAL_Delay>
  HAL_UART_Transmit(&huart7,(uint8_t*) CONGLL, 10, 1000);
 80010b2:	f107 0174 	add.w	r1, r7, #116	; 0x74
 80010b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ba:	220a      	movs	r2, #10
 80010bc:	4842      	ldr	r0, [pc, #264]	; (80011c8 <main+0x248>)
 80010be:	f003 ff3b 	bl	8004f38 <HAL_UART_Transmit>
  HAL_Delay(100);
 80010c2:	2064      	movs	r0, #100	; 0x64
 80010c4:	f001 fc7a 	bl	80029bc <HAL_Delay>

  HAL_UART_Transmit(&huart7,(uint8_t*) MESGSA, 16, 1000);
 80010c8:	f107 0164 	add.w	r1, r7, #100	; 0x64
 80010cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010d0:	2210      	movs	r2, #16
 80010d2:	483d      	ldr	r0, [pc, #244]	; (80011c8 <main+0x248>)
 80010d4:	f003 ff30 	bl	8004f38 <HAL_UART_Transmit>
  HAL_Delay(100);
 80010d8:	2064      	movs	r0, #100	; 0x64
 80010da:	f001 fc6f 	bl	80029bc <HAL_Delay>
  HAL_UART_Transmit(&huart7,(uint8_t*) CONGSA, 10, 1000);
 80010de:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80010e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010e6:	220a      	movs	r2, #10
 80010e8:	4837      	ldr	r0, [pc, #220]	; (80011c8 <main+0x248>)
 80010ea:	f003 ff25 	bl	8004f38 <HAL_UART_Transmit>
  HAL_Delay(100);
 80010ee:	2064      	movs	r0, #100	; 0x64
 80010f0:	f001 fc64 	bl	80029bc <HAL_Delay>

  HAL_UART_Transmit(&huart7,(uint8_t*) MESGSV, 16, 1000);
 80010f4:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80010f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010fc:	2210      	movs	r2, #16
 80010fe:	4832      	ldr	r0, [pc, #200]	; (80011c8 <main+0x248>)
 8001100:	f003 ff1a 	bl	8004f38 <HAL_UART_Transmit>
  HAL_Delay(100);
 8001104:	2064      	movs	r0, #100	; 0x64
 8001106:	f001 fc59 	bl	80029bc <HAL_Delay>
  HAL_UART_Transmit(&huart7,(uint8_t*) CONGSV, 10, 1000);
 800110a:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800110e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001112:	220a      	movs	r2, #10
 8001114:	482c      	ldr	r0, [pc, #176]	; (80011c8 <main+0x248>)
 8001116:	f003 ff0f 	bl	8004f38 <HAL_UART_Transmit>
  HAL_Delay(100);
 800111a:	2064      	movs	r0, #100	; 0x64
 800111c:	f001 fc4e 	bl	80029bc <HAL_Delay>

  HAL_UART_Transmit(&huart7,(uint8_t*) MESVTG, 16, 1000);
 8001120:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001124:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001128:	2210      	movs	r2, #16
 800112a:	4827      	ldr	r0, [pc, #156]	; (80011c8 <main+0x248>)
 800112c:	f003 ff04 	bl	8004f38 <HAL_UART_Transmit>
  HAL_Delay(100);
 8001130:	2064      	movs	r0, #100	; 0x64
 8001132:	f001 fc43 	bl	80029bc <HAL_Delay>
  HAL_UART_Transmit(&huart7,(uint8_t*) CONVTG, 10, 1000);
 8001136:	f107 0120 	add.w	r1, r7, #32
 800113a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800113e:	220a      	movs	r2, #10
 8001140:	4821      	ldr	r0, [pc, #132]	; (80011c8 <main+0x248>)
 8001142:	f003 fef9 	bl	8004f38 <HAL_UART_Transmit>
  HAL_Delay(100);
 8001146:	2064      	movs	r0, #100	; 0x64
 8001148:	f001 fc38 	bl	80029bc <HAL_Delay>

  //   RMC  
  HAL_UART_Transmit(&huart7,(uint8_t*) MESRMC, 16, 1000);
 800114c:	f107 0110 	add.w	r1, r7, #16
 8001150:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001154:	2210      	movs	r2, #16
 8001156:	481c      	ldr	r0, [pc, #112]	; (80011c8 <main+0x248>)
 8001158:	f003 feee 	bl	8004f38 <HAL_UART_Transmit>
  HAL_Delay(100);
 800115c:	2064      	movs	r0, #100	; 0x64
 800115e:	f001 fc2d 	bl	80029bc <HAL_Delay>
  HAL_UART_Transmit(&huart7,(uint8_t*) CONRMC, 10, 1000);
 8001162:	1d39      	adds	r1, r7, #4
 8001164:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001168:	220a      	movs	r2, #10
 800116a:	4817      	ldr	r0, [pc, #92]	; (80011c8 <main+0x248>)
 800116c:	f003 fee4 	bl	8004f38 <HAL_UART_Transmit>
  HAL_Delay(100);
 8001170:	2064      	movs	r0, #100	; 0x64
 8001172:	f001 fc23 	bl	80029bc <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_UART_Receive_IT (&huart7, (uint8_t*)&buff, 1);
 8001176:	2201      	movs	r2, #1
 8001178:	4914      	ldr	r1, [pc, #80]	; (80011cc <main+0x24c>)
 800117a:	4813      	ldr	r0, [pc, #76]	; (80011c8 <main+0x248>)
 800117c:	f003 ffde 	bl	800513c <HAL_UART_Receive_IT>

	  //HAL_UART_Receive(&huart7, (uint8_t*)RXstr, MESsize, 1000);
	  //HAL_UART_Transmit(&huart6, (uint8_t*)str, 8, 1000);
	  HAL_Delay(1000);
 8001180:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001184:	f001 fc1a 	bl	80029bc <HAL_Delay>
	  rtc_read();
 8001188:	f001 f940 	bl	800240c <rtc_read>
	  HAL_UART_Receive_IT (&huart7, (uint8_t*)&buff, 1);
 800118c:	e7f3      	b.n	8001176 <main+0x1f6>
 800118e:	bf00      	nop
 8001190:	0800e1b0 	.word	0x0800e1b0
 8001194:	0800e1c0 	.word	0x0800e1c0
 8001198:	0800e1cc 	.word	0x0800e1cc
 800119c:	0800e1dc 	.word	0x0800e1dc
 80011a0:	0800e1e8 	.word	0x0800e1e8
 80011a4:	0800e1f8 	.word	0x0800e1f8
 80011a8:	0800e204 	.word	0x0800e204
 80011ac:	0800e214 	.word	0x0800e214
 80011b0:	0800e220 	.word	0x0800e220
 80011b4:	0800e230 	.word	0x0800e230
 80011b8:	0800e23c 	.word	0x0800e23c
 80011bc:	0800e24c 	.word	0x0800e24c
 80011c0:	0800e258 	.word	0x0800e258
 80011c4:	0800e268 	.word	0x0800e268
 80011c8:	20000af8 	.word	0x20000af8
 80011cc:	20000a80 	.word	0x20000a80

080011d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b0b4      	sub	sp, #208	; 0xd0
 80011d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011d6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80011da:	2230      	movs	r2, #48	; 0x30
 80011dc:	2100      	movs	r1, #0
 80011de:	4618      	mov	r0, r3
 80011e0:	f005 fa84 	bl	80066ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011e4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	605a      	str	r2, [r3, #4]
 80011ee:	609a      	str	r2, [r3, #8]
 80011f0:	60da      	str	r2, [r3, #12]
 80011f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011f4:	f107 0308 	add.w	r3, r7, #8
 80011f8:	2284      	movs	r2, #132	; 0x84
 80011fa:	2100      	movs	r1, #0
 80011fc:	4618      	mov	r0, r3
 80011fe:	f005 fa75 	bl	80066ec <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001202:	f001 ff39 	bl	8003078 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001206:	4b3d      	ldr	r3, [pc, #244]	; (80012fc <SystemClock_Config+0x12c>)
 8001208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120a:	4a3c      	ldr	r2, [pc, #240]	; (80012fc <SystemClock_Config+0x12c>)
 800120c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001210:	6413      	str	r3, [r2, #64]	; 0x40
 8001212:	4b3a      	ldr	r3, [pc, #232]	; (80012fc <SystemClock_Config+0x12c>)
 8001214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800121a:	607b      	str	r3, [r7, #4]
 800121c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800121e:	4b38      	ldr	r3, [pc, #224]	; (8001300 <SystemClock_Config+0x130>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a37      	ldr	r2, [pc, #220]	; (8001300 <SystemClock_Config+0x130>)
 8001224:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001228:	6013      	str	r3, [r2, #0]
 800122a:	4b35      	ldr	r3, [pc, #212]	; (8001300 <SystemClock_Config+0x130>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001232:	603b      	str	r3, [r7, #0]
 8001234:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001236:	2309      	movs	r3, #9
 8001238:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800123c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001240:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001244:	2301      	movs	r3, #1
 8001246:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800124a:	2302      	movs	r3, #2
 800124c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001250:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001254:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001258:	2319      	movs	r3, #25
 800125a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 400;
 800125e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001262:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001266:	2302      	movs	r3, #2
 8001268:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800126c:	2309      	movs	r3, #9
 800126e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001272:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001276:	4618      	mov	r0, r3
 8001278:	f001 ff5e 	bl	8003138 <HAL_RCC_OscConfig>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001282:	f001 f91d 	bl	80024c0 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001286:	f001 ff07 	bl	8003098 <HAL_PWREx_EnableOverDrive>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001290:	f001 f916 	bl	80024c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001294:	230f      	movs	r3, #15
 8001296:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800129a:	2302      	movs	r3, #2
 800129c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a0:	2300      	movs	r3, #0
 80012a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012a6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80012aa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80012b6:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80012ba:	2106      	movs	r1, #6
 80012bc:	4618      	mov	r0, r3
 80012be:	f002 f9df 	bl	8003680 <HAL_RCC_ClockConfig>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <SystemClock_Config+0xfc>
  {
    Error_Handler();
 80012c8:	f001 f8fa 	bl	80024c0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART6
 80012cc:	f44f 53c1 	mov.w	r3, #6176	; 0x1820
 80012d0:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_UART7;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80012d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012d6:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 80012d8:	2300      	movs	r3, #0
 80012da:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 80012dc:	2300      	movs	r3, #0
 80012de:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012e0:	f107 0308 	add.w	r3, r7, #8
 80012e4:	4618      	mov	r0, r3
 80012e6:	f002 fbd3 	bl	8003a90 <HAL_RCCEx_PeriphCLKConfig>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <SystemClock_Config+0x124>
  {
    Error_Handler();
 80012f0:	f001 f8e6 	bl	80024c0 <Error_Handler>
  }
}
 80012f4:	bf00      	nop
 80012f6:	37d0      	adds	r7, #208	; 0xd0
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40023800 	.word	0x40023800
 8001300:	40007000 	.word	0x40007000

08001304 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b088      	sub	sp, #32
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800130a:	f107 0308 	add.w	r3, r7, #8
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
 8001318:	611a      	str	r2, [r3, #16]
 800131a:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 800131c:	2300      	movs	r3, #0
 800131e:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001320:	4b24      	ldr	r3, [pc, #144]	; (80013b4 <MX_RTC_Init+0xb0>)
 8001322:	4a25      	ldr	r2, [pc, #148]	; (80013b8 <MX_RTC_Init+0xb4>)
 8001324:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001326:	4b23      	ldr	r3, [pc, #140]	; (80013b4 <MX_RTC_Init+0xb0>)
 8001328:	2200      	movs	r2, #0
 800132a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800132c:	4b21      	ldr	r3, [pc, #132]	; (80013b4 <MX_RTC_Init+0xb0>)
 800132e:	227f      	movs	r2, #127	; 0x7f
 8001330:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001332:	4b20      	ldr	r3, [pc, #128]	; (80013b4 <MX_RTC_Init+0xb0>)
 8001334:	22ff      	movs	r2, #255	; 0xff
 8001336:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001338:	4b1e      	ldr	r3, [pc, #120]	; (80013b4 <MX_RTC_Init+0xb0>)
 800133a:	2200      	movs	r2, #0
 800133c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800133e:	4b1d      	ldr	r3, [pc, #116]	; (80013b4 <MX_RTC_Init+0xb0>)
 8001340:	2200      	movs	r2, #0
 8001342:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001344:	4b1b      	ldr	r3, [pc, #108]	; (80013b4 <MX_RTC_Init+0xb0>)
 8001346:	2200      	movs	r2, #0
 8001348:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800134a:	481a      	ldr	r0, [pc, #104]	; (80013b4 <MX_RTC_Init+0xb0>)
 800134c:	f002 ff90 	bl	8004270 <HAL_RTC_Init>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001356:	f001 f8b3 	bl	80024c0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x23;
 800135a:	2323      	movs	r3, #35	; 0x23
 800135c:	723b      	strb	r3, [r7, #8]
  sTime.Minutes = 0x59;
 800135e:	2359      	movs	r3, #89	; 0x59
 8001360:	727b      	strb	r3, [r7, #9]
  sTime.Seconds = 0x0;
 8001362:	2300      	movs	r3, #0
 8001364:	72bb      	strb	r3, [r7, #10]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001366:	2300      	movs	r3, #0
 8001368:	61bb      	str	r3, [r7, #24]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800136a:	2300      	movs	r3, #0
 800136c:	61fb      	str	r3, [r7, #28]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800136e:	f107 0308 	add.w	r3, r7, #8
 8001372:	2201      	movs	r2, #1
 8001374:	4619      	mov	r1, r3
 8001376:	480f      	ldr	r0, [pc, #60]	; (80013b4 <MX_RTC_Init+0xb0>)
 8001378:	f003 f80c 	bl	8004394 <HAL_RTC_SetTime>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8001382:	f001 f89d 	bl	80024c0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001386:	2301      	movs	r3, #1
 8001388:	713b      	strb	r3, [r7, #4]
  sDate.Month = RTC_MONTH_DECEMBER;
 800138a:	2312      	movs	r3, #18
 800138c:	717b      	strb	r3, [r7, #5]
  sDate.Date = 0x31;
 800138e:	2331      	movs	r3, #49	; 0x31
 8001390:	71bb      	strb	r3, [r7, #6]
  sDate.Year = 0x0;
 8001392:	2300      	movs	r3, #0
 8001394:	71fb      	strb	r3, [r7, #7]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001396:	1d3b      	adds	r3, r7, #4
 8001398:	2201      	movs	r2, #1
 800139a:	4619      	mov	r1, r3
 800139c:	4805      	ldr	r0, [pc, #20]	; (80013b4 <MX_RTC_Init+0xb0>)
 800139e:	f003 f915 	bl	80045cc <HAL_RTC_SetDate>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80013a8:	f001 f88a 	bl	80024c0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80013ac:	bf00      	nop
 80013ae:	3720      	adds	r7, #32
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	20000b80 	.word	0x20000b80
 80013b8:	40002800 	.word	0x40002800

080013bc <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 80013c0:	4b14      	ldr	r3, [pc, #80]	; (8001414 <MX_UART7_Init+0x58>)
 80013c2:	4a15      	ldr	r2, [pc, #84]	; (8001418 <MX_UART7_Init+0x5c>)
 80013c4:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 9600;
 80013c6:	4b13      	ldr	r3, [pc, #76]	; (8001414 <MX_UART7_Init+0x58>)
 80013c8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80013cc:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80013ce:	4b11      	ldr	r3, [pc, #68]	; (8001414 <MX_UART7_Init+0x58>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80013d4:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <MX_UART7_Init+0x58>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80013da:	4b0e      	ldr	r3, [pc, #56]	; (8001414 <MX_UART7_Init+0x58>)
 80013dc:	2200      	movs	r2, #0
 80013de:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80013e0:	4b0c      	ldr	r3, [pc, #48]	; (8001414 <MX_UART7_Init+0x58>)
 80013e2:	220c      	movs	r2, #12
 80013e4:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013e6:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <MX_UART7_Init+0x58>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80013ec:	4b09      	ldr	r3, [pc, #36]	; (8001414 <MX_UART7_Init+0x58>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013f2:	4b08      	ldr	r3, [pc, #32]	; (8001414 <MX_UART7_Init+0x58>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013f8:	4b06      	ldr	r3, [pc, #24]	; (8001414 <MX_UART7_Init+0x58>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80013fe:	4805      	ldr	r0, [pc, #20]	; (8001414 <MX_UART7_Init+0x58>)
 8001400:	f003 fd4c 	bl	8004e9c <HAL_UART_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_UART7_Init+0x52>
  {
    Error_Handler();
 800140a:	f001 f859 	bl	80024c0 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000af8 	.word	0x20000af8
 8001418:	40007800 	.word	0x40007800

0800141c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */
	__HAL_UART_ENABLE_IT(&huart7, UART_IT_RXNE);
 8001420:	4b1c      	ldr	r3, [pc, #112]	; (8001494 <MX_USART6_UART_Init+0x78>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	4b1b      	ldr	r3, [pc, #108]	; (8001494 <MX_USART6_UART_Init+0x78>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f042 0220 	orr.w	r2, r2, #32
 800142e:	601a      	str	r2, [r3, #0]
	__HAL_UART_ENABLE_IT(&huart7, UART_IT_IDLE);
 8001430:	4b18      	ldr	r3, [pc, #96]	; (8001494 <MX_USART6_UART_Init+0x78>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	4b17      	ldr	r3, [pc, #92]	; (8001494 <MX_USART6_UART_Init+0x78>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f042 0210 	orr.w	r2, r2, #16
 800143e:	601a      	str	r2, [r3, #0]
  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001440:	4b15      	ldr	r3, [pc, #84]	; (8001498 <MX_USART6_UART_Init+0x7c>)
 8001442:	4a16      	ldr	r2, [pc, #88]	; (800149c <MX_USART6_UART_Init+0x80>)
 8001444:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001446:	4b14      	ldr	r3, [pc, #80]	; (8001498 <MX_USART6_UART_Init+0x7c>)
 8001448:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800144c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800144e:	4b12      	ldr	r3, [pc, #72]	; (8001498 <MX_USART6_UART_Init+0x7c>)
 8001450:	2200      	movs	r2, #0
 8001452:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001454:	4b10      	ldr	r3, [pc, #64]	; (8001498 <MX_USART6_UART_Init+0x7c>)
 8001456:	2200      	movs	r2, #0
 8001458:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800145a:	4b0f      	ldr	r3, [pc, #60]	; (8001498 <MX_USART6_UART_Init+0x7c>)
 800145c:	2200      	movs	r2, #0
 800145e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001460:	4b0d      	ldr	r3, [pc, #52]	; (8001498 <MX_USART6_UART_Init+0x7c>)
 8001462:	220c      	movs	r2, #12
 8001464:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001466:	4b0c      	ldr	r3, [pc, #48]	; (8001498 <MX_USART6_UART_Init+0x7c>)
 8001468:	2200      	movs	r2, #0
 800146a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800146c:	4b0a      	ldr	r3, [pc, #40]	; (8001498 <MX_USART6_UART_Init+0x7c>)
 800146e:	2200      	movs	r2, #0
 8001470:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001472:	4b09      	ldr	r3, [pc, #36]	; (8001498 <MX_USART6_UART_Init+0x7c>)
 8001474:	2200      	movs	r2, #0
 8001476:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001478:	4b07      	ldr	r3, [pc, #28]	; (8001498 <MX_USART6_UART_Init+0x7c>)
 800147a:	2200      	movs	r2, #0
 800147c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800147e:	4806      	ldr	r0, [pc, #24]	; (8001498 <MX_USART6_UART_Init+0x7c>)
 8001480:	f003 fd0c 	bl	8004e9c <HAL_UART_Init>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_USART6_UART_Init+0x72>
  {
    Error_Handler();
 800148a:	f001 f819 	bl	80024c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	20000af8 	.word	0x20000af8
 8001498:	20000ba0 	.word	0x20000ba0
 800149c:	40011400 	.word	0x40011400

080014a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b090      	sub	sp, #64	; 0x40
 80014a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014b6:	4bae      	ldr	r3, [pc, #696]	; (8001770 <MX_GPIO_Init+0x2d0>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	4aad      	ldr	r2, [pc, #692]	; (8001770 <MX_GPIO_Init+0x2d0>)
 80014bc:	f043 0310 	orr.w	r3, r3, #16
 80014c0:	6313      	str	r3, [r2, #48]	; 0x30
 80014c2:	4bab      	ldr	r3, [pc, #684]	; (8001770 <MX_GPIO_Init+0x2d0>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	f003 0310 	and.w	r3, r3, #16
 80014ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80014cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80014ce:	4ba8      	ldr	r3, [pc, #672]	; (8001770 <MX_GPIO_Init+0x2d0>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d2:	4aa7      	ldr	r2, [pc, #668]	; (8001770 <MX_GPIO_Init+0x2d0>)
 80014d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014d8:	6313      	str	r3, [r2, #48]	; 0x30
 80014da:	4ba5      	ldr	r3, [pc, #660]	; (8001770 <MX_GPIO_Init+0x2d0>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014e2:	627b      	str	r3, [r7, #36]	; 0x24
 80014e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e6:	4ba2      	ldr	r3, [pc, #648]	; (8001770 <MX_GPIO_Init+0x2d0>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	4aa1      	ldr	r2, [pc, #644]	; (8001770 <MX_GPIO_Init+0x2d0>)
 80014ec:	f043 0302 	orr.w	r3, r3, #2
 80014f0:	6313      	str	r3, [r2, #48]	; 0x30
 80014f2:	4b9f      	ldr	r3, [pc, #636]	; (8001770 <MX_GPIO_Init+0x2d0>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	623b      	str	r3, [r7, #32]
 80014fc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014fe:	4b9c      	ldr	r3, [pc, #624]	; (8001770 <MX_GPIO_Init+0x2d0>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	4a9b      	ldr	r2, [pc, #620]	; (8001770 <MX_GPIO_Init+0x2d0>)
 8001504:	f043 0308 	orr.w	r3, r3, #8
 8001508:	6313      	str	r3, [r2, #48]	; 0x30
 800150a:	4b99      	ldr	r3, [pc, #612]	; (8001770 <MX_GPIO_Init+0x2d0>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	f003 0308 	and.w	r3, r3, #8
 8001512:	61fb      	str	r3, [r7, #28]
 8001514:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001516:	4b96      	ldr	r3, [pc, #600]	; (8001770 <MX_GPIO_Init+0x2d0>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	4a95      	ldr	r2, [pc, #596]	; (8001770 <MX_GPIO_Init+0x2d0>)
 800151c:	f043 0304 	orr.w	r3, r3, #4
 8001520:	6313      	str	r3, [r2, #48]	; 0x30
 8001522:	4b93      	ldr	r3, [pc, #588]	; (8001770 <MX_GPIO_Init+0x2d0>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	f003 0304 	and.w	r3, r3, #4
 800152a:	61bb      	str	r3, [r7, #24]
 800152c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800152e:	4b90      	ldr	r3, [pc, #576]	; (8001770 <MX_GPIO_Init+0x2d0>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001532:	4a8f      	ldr	r2, [pc, #572]	; (8001770 <MX_GPIO_Init+0x2d0>)
 8001534:	f043 0301 	orr.w	r3, r3, #1
 8001538:	6313      	str	r3, [r2, #48]	; 0x30
 800153a:	4b8d      	ldr	r3, [pc, #564]	; (8001770 <MX_GPIO_Init+0x2d0>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	617b      	str	r3, [r7, #20]
 8001544:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001546:	4b8a      	ldr	r3, [pc, #552]	; (8001770 <MX_GPIO_Init+0x2d0>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	4a89      	ldr	r2, [pc, #548]	; (8001770 <MX_GPIO_Init+0x2d0>)
 800154c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001550:	6313      	str	r3, [r2, #48]	; 0x30
 8001552:	4b87      	ldr	r3, [pc, #540]	; (8001770 <MX_GPIO_Init+0x2d0>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800155a:	613b      	str	r3, [r7, #16]
 800155c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800155e:	4b84      	ldr	r3, [pc, #528]	; (8001770 <MX_GPIO_Init+0x2d0>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	4a83      	ldr	r2, [pc, #524]	; (8001770 <MX_GPIO_Init+0x2d0>)
 8001564:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001568:	6313      	str	r3, [r2, #48]	; 0x30
 800156a:	4b81      	ldr	r3, [pc, #516]	; (8001770 <MX_GPIO_Init+0x2d0>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001576:	4b7e      	ldr	r3, [pc, #504]	; (8001770 <MX_GPIO_Init+0x2d0>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	4a7d      	ldr	r2, [pc, #500]	; (8001770 <MX_GPIO_Init+0x2d0>)
 800157c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001580:	6313      	str	r3, [r2, #48]	; 0x30
 8001582:	4b7b      	ldr	r3, [pc, #492]	; (8001770 <MX_GPIO_Init+0x2d0>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800158e:	4b78      	ldr	r3, [pc, #480]	; (8001770 <MX_GPIO_Init+0x2d0>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001592:	4a77      	ldr	r2, [pc, #476]	; (8001770 <MX_GPIO_Init+0x2d0>)
 8001594:	f043 0320 	orr.w	r3, r3, #32
 8001598:	6313      	str	r3, [r2, #48]	; 0x30
 800159a:	4b75      	ldr	r3, [pc, #468]	; (8001770 <MX_GPIO_Init+0x2d0>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	f003 0320 	and.w	r3, r3, #32
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015a6:	4b72      	ldr	r3, [pc, #456]	; (8001770 <MX_GPIO_Init+0x2d0>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	4a71      	ldr	r2, [pc, #452]	; (8001770 <MX_GPIO_Init+0x2d0>)
 80015ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015b0:	6313      	str	r3, [r2, #48]	; 0x30
 80015b2:	4b6f      	ldr	r3, [pc, #444]	; (8001770 <MX_GPIO_Init+0x2d0>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015ba:	603b      	str	r3, [r7, #0]
 80015bc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80015be:	2201      	movs	r2, #1
 80015c0:	2120      	movs	r1, #32
 80015c2:	486c      	ldr	r0, [pc, #432]	; (8001774 <MX_GPIO_Init+0x2d4>)
 80015c4:	f001 fd3e 	bl	8003044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 80015c8:	2200      	movs	r2, #0
 80015ca:	210c      	movs	r1, #12
 80015cc:	486a      	ldr	r0, [pc, #424]	; (8001778 <MX_GPIO_Init+0x2d8>)
 80015ce:	f001 fd39 	bl	8003044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 80015d2:	2201      	movs	r2, #1
 80015d4:	2108      	movs	r1, #8
 80015d6:	4869      	ldr	r0, [pc, #420]	; (800177c <MX_GPIO_Init+0x2dc>)
 80015d8:	f001 fd34 	bl	8003044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 80015dc:	2201      	movs	r2, #1
 80015de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015e2:	4865      	ldr	r0, [pc, #404]	; (8001778 <MX_GPIO_Init+0x2d8>)
 80015e4:	f001 fd2e 	bl	8003044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80015e8:	2200      	movs	r2, #0
 80015ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015ee:	4864      	ldr	r0, [pc, #400]	; (8001780 <MX_GPIO_Init+0x2e0>)
 80015f0:	f001 fd28 	bl	8003044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80015f4:	2200      	movs	r2, #0
 80015f6:	21c8      	movs	r1, #200	; 0xc8
 80015f8:	4862      	ldr	r0, [pc, #392]	; (8001784 <MX_GPIO_Init+0x2e4>)
 80015fa:	f001 fd23 	bl	8003044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_B0_Pin */
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 80015fe:	2310      	movs	r3, #16
 8001600:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001602:	2302      	movs	r3, #2
 8001604:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160a:	2300      	movs	r3, #0
 800160c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800160e:	230e      	movs	r3, #14
 8001610:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8001612:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001616:	4619      	mov	r1, r3
 8001618:	485b      	ldr	r0, [pc, #364]	; (8001788 <MX_GPIO_Init+0x2e8>)
 800161a:	f001 fb67 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 800161e:	2308      	movs	r3, #8
 8001620:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001622:	2300      	movs	r3, #0
 8001624:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800162a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800162e:	4619      	mov	r1, r3
 8001630:	4855      	ldr	r0, [pc, #340]	; (8001788 <MX_GPIO_Init+0x2e8>)
 8001632:	f001 fb5b 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8001636:	2304      	movs	r3, #4
 8001638:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163a:	2302      	movs	r3, #2
 800163c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163e:	2300      	movs	r3, #0
 8001640:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001642:	2303      	movs	r3, #3
 8001644:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001646:	2309      	movs	r3, #9
 8001648:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 800164a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800164e:	4619      	mov	r1, r3
 8001650:	484d      	ldr	r0, [pc, #308]	; (8001788 <MX_GPIO_Init+0x2e8>)
 8001652:	f001 fb4b 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001656:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 800165a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165c:	2302      	movs	r3, #2
 800165e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001660:	2300      	movs	r3, #0
 8001662:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001664:	2303      	movs	r3, #3
 8001666:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001668:	230b      	movs	r3, #11
 800166a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800166c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001670:	4619      	mov	r1, r3
 8001672:	4844      	ldr	r0, [pc, #272]	; (8001784 <MX_GPIO_Init+0x2e4>)
 8001674:	f001 fb3a 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_NBL1_Pin FMC_NBL0_Pin FMC_D5_Pin FMC_D6_Pin
                           FMC_D8_Pin FMC_D11_Pin FMC_D4_Pin FMC_D7_Pin
                           FMC_D9_Pin FMC_D12_Pin FMC_D10_Pin */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8001678:	f64f 7383 	movw	r3, #65411	; 0xff83
 800167c:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167e:	2302      	movs	r3, #2
 8001680:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001682:	2300      	movs	r3, #0
 8001684:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001686:	2303      	movs	r3, #3
 8001688:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800168a:	230c      	movs	r3, #12
 800168c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800168e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001692:	4619      	mov	r1, r3
 8001694:	483c      	ldr	r0, [pc, #240]	; (8001788 <MX_GPIO_Init+0x2e8>)
 8001696:	f001 fb29 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 800169a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800169e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016a0:	2312      	movs	r3, #18
 80016a2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016a4:	2301      	movs	r3, #1
 80016a6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a8:	2300      	movs	r3, #0
 80016aa:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016ac:	2304      	movs	r3, #4
 80016ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016b4:	4619      	mov	r1, r3
 80016b6:	4835      	ldr	r0, [pc, #212]	; (800178c <MX_GPIO_Init+0x2ec>)
 80016b8:	f001 fb18 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 80016bc:	f643 4323 	movw	r3, #15395	; 0x3c23
 80016c0:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c2:	2302      	movs	r3, #2
 80016c4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ca:	2303      	movs	r3, #3
 80016cc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80016ce:	230a      	movs	r3, #10
 80016d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016d6:	4619      	mov	r1, r3
 80016d8:	482c      	ldr	r0, [pc, #176]	; (800178c <MX_GPIO_Init+0x2ec>)
 80016da:	f001 fb07 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 80016de:	2310      	movs	r3, #16
 80016e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e2:	2302      	movs	r3, #2
 80016e4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ea:	2300      	movs	r3, #0
 80016ec:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80016ee:	2302      	movs	r3, #2
 80016f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 80016f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016f6:	4619      	mov	r1, r3
 80016f8:	4824      	ldr	r0, [pc, #144]	; (800178c <MX_GPIO_Init+0x2ec>)
 80016fa:	f001 faf7 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80016fe:	2380      	movs	r3, #128	; 0x80
 8001700:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001702:	2302      	movs	r3, #2
 8001704:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170a:	2300      	movs	r3, #0
 800170c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 800170e:	2308      	movs	r3, #8
 8001710:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8001712:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001716:	4619      	mov	r1, r3
 8001718:	4816      	ldr	r0, [pc, #88]	; (8001774 <MX_GPIO_Init+0x2d4>)
 800171a:	f001 fae7 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 800171e:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001722:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001724:	2302      	movs	r3, #2
 8001726:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001728:	2300      	movs	r3, #0
 800172a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800172c:	2303      	movs	r3, #3
 800172e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001730:	230c      	movs	r3, #12
 8001732:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001734:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001738:	4619      	mov	r1, r3
 800173a:	4815      	ldr	r0, [pc, #84]	; (8001790 <MX_GPIO_Init+0x2f0>)
 800173c:	f001 fad6 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D9_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8001740:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001744:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001746:	2302      	movs	r3, #2
 8001748:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174e:	2300      	movs	r3, #0
 8001750:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001752:	2301      	movs	r3, #1
 8001754:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8001756:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800175a:	4619      	mov	r1, r3
 800175c:	480d      	ldr	r0, [pc, #52]	; (8001794 <MX_GPIO_Init+0x2f4>)
 800175e:	f001 fac5 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001762:	2360      	movs	r3, #96	; 0x60
 8001764:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001766:	2302      	movs	r3, #2
 8001768:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	e014      	b.n	8001798 <MX_GPIO_Init+0x2f8>
 800176e:	bf00      	nop
 8001770:	40023800 	.word	0x40023800
 8001774:	40020c00 	.word	0x40020c00
 8001778:	40022000 	.word	0x40022000
 800177c:	40022800 	.word	0x40022800
 8001780:	40021c00 	.word	0x40021c00
 8001784:	40021800 	.word	0x40021800
 8001788:	40021000 	.word	0x40021000
 800178c:	40020400 	.word	0x40020400
 8001790:	40020800 	.word	0x40020800
 8001794:	40020000 	.word	0x40020000
 8001798:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179a:	2300      	movs	r3, #0
 800179c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800179e:	230d      	movs	r3, #13
 80017a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017a6:	4619      	mov	r1, r3
 80017a8:	48bb      	ldr	r0, [pc, #748]	; (8001a98 <MX_GPIO_Init+0x5f8>)
 80017aa:	f001 fa9f 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : VCP_RX_Pin */
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 80017ae:	2380      	movs	r3, #128	; 0x80
 80017b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b2:	2302      	movs	r3, #2
 80017b4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ba:	2300      	movs	r3, #0
 80017bc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80017be:	2307      	movs	r3, #7
 80017c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80017c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017c6:	4619      	mov	r1, r3
 80017c8:	48b4      	ldr	r0, [pc, #720]	; (8001a9c <MX_GPIO_Init+0x5fc>)
 80017ca:	f001 fa8f 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80017ce:	2340      	movs	r3, #64	; 0x40
 80017d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d2:	2302      	movs	r3, #2
 80017d4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017da:	2303      	movs	r3, #3
 80017dc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80017de:	230a      	movs	r3, #10
 80017e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 80017e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017e6:	4619      	mov	r1, r3
 80017e8:	48ac      	ldr	r0, [pc, #688]	; (8001a9c <MX_GPIO_Init+0x5fc>)
 80017ea:	f001 fa7f 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNCAS_Pin FMC_SDCLK_Pin FMC_A11_Pin FMC_A10_Pin
                           FMC_BA1_Pin FMC_BA0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 80017ee:	f248 1333 	movw	r3, #33075	; 0x8133
 80017f2:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f4:	2302      	movs	r3, #2
 80017f6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f8:	2300      	movs	r3, #0
 80017fa:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017fc:	2303      	movs	r3, #3
 80017fe:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001800:	230c      	movs	r3, #12
 8001802:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001804:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001808:	4619      	mov	r1, r3
 800180a:	48a5      	ldr	r0, [pc, #660]	; (8001aa0 <MX_GPIO_Init+0x600>)
 800180c:	f001 fa6e 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_B1_Pin LCD_B2_Pin LCD_B3_Pin LCD_G4_Pin
                           LCD_G1_Pin LCD_G3_Pin LCD_G0_Pin LCD_G2_Pin
                           LCD_R7_Pin LCD_R5_Pin LCD_R6_Pin LCD_R4_Pin
                           LCD_R3_Pin LCD_R1_Pin LCD_R2_Pin */
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8001810:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8001814:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001816:	2302      	movs	r3, #2
 8001818:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181e:	2300      	movs	r3, #0
 8001820:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001822:	230e      	movs	r3, #14
 8001824:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001826:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800182a:	4619      	mov	r1, r3
 800182c:	489d      	ldr	r0, [pc, #628]	; (8001aa4 <MX_GPIO_Init+0x604>)
 800182e:	f001 fa5d 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001832:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001836:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001838:	2300      	movs	r3, #0
 800183a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001840:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001844:	4619      	mov	r1, r3
 8001846:	4897      	ldr	r0, [pc, #604]	; (8001aa4 <MX_GPIO_Init+0x604>)
 8001848:	f001 fa50 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 800184c:	2340      	movs	r3, #64	; 0x40
 800184e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001850:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001854:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001856:	2300      	movs	r3, #0
 8001858:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 800185a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800185e:	4619      	mov	r1, r3
 8001860:	4891      	ldr	r0, [pc, #580]	; (8001aa8 <MX_GPIO_Init+0x608>)
 8001862:	f001 fa43 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_D2_Pin FMC_D3_Pin FMC_D1_Pin FMC_D15_Pin
                           FMC_D0_Pin FMC_D14_Pin FMC_D13_Pin */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8001866:	f24c 7303 	movw	r3, #50947	; 0xc703
 800186a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186c:	2302      	movs	r3, #2
 800186e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001874:	2303      	movs	r3, #3
 8001876:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001878:	230c      	movs	r3, #12
 800187a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800187c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001880:	4619      	mov	r1, r3
 8001882:	4889      	ldr	r0, [pc, #548]	; (8001aa8 <MX_GPIO_Init+0x608>)
 8001884:	f001 fa32 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8001888:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800188c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188e:	2302      	movs	r3, #2
 8001890:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001892:	2300      	movs	r3, #0
 8001894:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001896:	2303      	movs	r3, #3
 8001898:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800189a:	230a      	movs	r3, #10
 800189c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800189e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018a2:	4619      	mov	r1, r3
 80018a4:	4881      	ldr	r0, [pc, #516]	; (8001aac <MX_GPIO_Init+0x60c>)
 80018a6:	f001 fa21 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 80018aa:	23f0      	movs	r3, #240	; 0xf0
 80018ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ae:	2302      	movs	r3, #2
 80018b0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b6:	2300      	movs	r3, #0
 80018b8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80018ba:	230a      	movs	r3, #10
 80018bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80018be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018c2:	4619      	mov	r1, r3
 80018c4:	487a      	ldr	r0, [pc, #488]	; (8001ab0 <MX_GPIO_Init+0x610>)
 80018c6:	f001 fa11 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DE_Pin LCD_B7_Pin LCD_B6_Pin LCD_B5_Pin
                           LCD_G6_Pin LCD_G7_Pin LCD_G5_Pin */
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80018ca:	23f7      	movs	r3, #247	; 0xf7
 80018cc:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ce:	2302      	movs	r3, #2
 80018d0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d6:	2300      	movs	r3, #0
 80018d8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80018da:	230e      	movs	r3, #14
 80018dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80018de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018e2:	4619      	mov	r1, r3
 80018e4:	4873      	ldr	r0, [pc, #460]	; (8001ab4 <MX_GPIO_Init+0x614>)
 80018e6:	f001 fa01 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_B4_Pin */
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 80018ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f0:	2302      	movs	r3, #2
 80018f2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f8:	2300      	movs	r3, #0
 80018fa:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80018fc:	2309      	movs	r3, #9
 80018fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8001900:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001904:	4619      	mov	r1, r3
 8001906:	4866      	ldr	r0, [pc, #408]	; (8001aa0 <MX_GPIO_Init+0x600>)
 8001908:	f001 f9f0 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 800190c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001910:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001912:	2302      	movs	r3, #2
 8001914:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	2300      	movs	r3, #0
 8001918:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191a:	2300      	movs	r3, #0
 800191c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800191e:	230a      	movs	r3, #10
 8001920:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8001922:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001926:	4619      	mov	r1, r3
 8001928:	485d      	ldr	r0, [pc, #372]	; (8001aa0 <MX_GPIO_Init+0x600>)
 800192a:	f001 f9df 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800192e:	2320      	movs	r3, #32
 8001930:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001932:	2301      	movs	r3, #1
 8001934:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193a:	2300      	movs	r3, #0
 800193c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800193e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001942:	4619      	mov	r1, r3
 8001944:	4858      	ldr	r0, [pc, #352]	; (8001aa8 <MX_GPIO_Init+0x608>)
 8001946:	f001 f9d1 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_D5_Pin */
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 800194a:	2308      	movs	r3, #8
 800194c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194e:	2302      	movs	r3, #2
 8001950:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001952:	2300      	movs	r3, #0
 8001954:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001956:	2300      	movs	r3, #0
 8001958:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800195a:	230d      	movs	r3, #13
 800195c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 800195e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001962:	4619      	mov	r1, r3
 8001964:	4850      	ldr	r0, [pc, #320]	; (8001aa8 <MX_GPIO_Init+0x608>)
 8001966:	f001 f9c1 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 800196a:	f241 030c 	movw	r3, #4108	; 0x100c
 800196e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001970:	2301      	movs	r3, #1
 8001972:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001978:	2300      	movs	r3, #0
 800197a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800197c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001980:	4619      	mov	r1, r3
 8001982:	484b      	ldr	r0, [pc, #300]	; (8001ab0 <MX_GPIO_Init+0x610>)
 8001984:	f001 f9b2 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001988:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800198c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800198e:	2300      	movs	r3, #0
 8001990:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001996:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800199a:	4619      	mov	r1, r3
 800199c:	4846      	ldr	r0, [pc, #280]	; (8001ab8 <MX_GPIO_Init+0x618>)
 800199e:	f001 f9a5 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_A0_Pin FMC_A1_Pin FMC_A2_Pin FMC_A3_Pin
                           FMC_A4_Pin FMC_A5_Pin FMC_A6_Pin FMC_A9_Pin
                           FMC_A7_Pin FMC_A8_Pin FMC_SDNRAS_Pin */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 80019a2:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80019a6:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a8:	2302      	movs	r3, #2
 80019aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ac:	2300      	movs	r3, #0
 80019ae:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b0:	2303      	movs	r3, #3
 80019b2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80019b4:	230c      	movs	r3, #12
 80019b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80019b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019bc:	4619      	mov	r1, r3
 80019be:	483f      	ldr	r0, [pc, #252]	; (8001abc <MX_GPIO_Init+0x61c>)
 80019c0:	f001 f994 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_HSYNC_Pin LCD_VSYNC_Pin LCD_R0_Pin LCD_CLK_Pin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 80019c4:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 80019c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ca:	2302      	movs	r3, #2
 80019cc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d2:	2300      	movs	r3, #0
 80019d4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80019d6:	230e      	movs	r3, #14
 80019d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80019da:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019de:	4619      	mov	r1, r3
 80019e0:	4833      	ldr	r0, [pc, #204]	; (8001ab0 <MX_GPIO_Init+0x610>)
 80019e2:	f001 f983 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80019e6:	2308      	movs	r3, #8
 80019e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ea:	2301      	movs	r3, #1
 80019ec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f2:	2300      	movs	r3, #0
 80019f4:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 80019f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019fa:	4619      	mov	r1, r3
 80019fc:	482d      	ldr	r0, [pc, #180]	; (8001ab4 <MX_GPIO_Init+0x614>)
 80019fe:	f001 f975 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001a02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a10:	2300      	movs	r3, #0
 8001a12:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001a14:	230d      	movs	r3, #13
 8001a16:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001a18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4820      	ldr	r0, [pc, #128]	; (8001aa0 <MX_GPIO_Init+0x600>)
 8001a20:	f001 f964 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001a24:	2310      	movs	r3, #16
 8001a26:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001a30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a34:	4619      	mov	r1, r3
 8001a36:	481c      	ldr	r0, [pc, #112]	; (8001aa8 <MX_GPIO_Init+0x608>)
 8001a38:	f001 f958 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_CMD_Pin */
  GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8001a3c:	2304      	movs	r3, #4
 8001a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a40:	2302      	movs	r3, #2
 8001a42:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a44:	2300      	movs	r3, #0
 8001a46:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001a4c:	230c      	movs	r3, #12
 8001a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8001a50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a54:	4619      	mov	r1, r3
 8001a56:	4814      	ldr	r0, [pc, #80]	; (8001aa8 <MX_GPIO_Init+0x608>)
 8001a58:	f001 f948 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001a5c:	f248 0304 	movw	r3, #32772	; 0x8004
 8001a60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a62:	2300      	movs	r3, #0
 8001a64:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a66:	2300      	movs	r3, #0
 8001a68:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001a6a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4813      	ldr	r0, [pc, #76]	; (8001ac0 <MX_GPIO_Init+0x620>)
 8001a72:	f001 f93b 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_SCK_D13_Pin */
  GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8001a76:	2302      	movs	r3, #2
 8001a78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a82:	2300      	movs	r3, #0
 8001a84:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a86:	2305      	movs	r3, #5
 8001a88:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8001a8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4807      	ldr	r0, [pc, #28]	; (8001ab0 <MX_GPIO_Init+0x610>)
 8001a92:	f001 f92b 	bl	8002cec <HAL_GPIO_Init>
 8001a96:	e015      	b.n	8001ac4 <MX_GPIO_Init+0x624>
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	40020400 	.word	0x40020400
 8001aa0:	40021800 	.word	0x40021800
 8001aa4:	40022400 	.word	0x40022400
 8001aa8:	40020c00 	.word	0x40020c00
 8001aac:	40020000 	.word	0x40020000
 8001ab0:	40022000 	.word	0x40022000
 8001ab4:	40022800 	.word	0x40022800
 8001ab8:	40020800 	.word	0x40020800
 8001abc:	40021400 	.word	0x40021400
 8001ac0:	40021c00 	.word	0x40021c00

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8001ac4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aca:	2301      	movs	r3, #1
 8001acc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001ad6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ada:	4619      	mov	r1, r3
 8001adc:	48ae      	ldr	r0, [pc, #696]	; (8001d98 <MX_GPIO_Init+0x8f8>)
 8001ade:	f001 f905 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
                           DCMI_D1_Pin */
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001ae2:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 8001ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |DCMI_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae8:	2302      	movs	r3, #2
 8001aea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aec:	2300      	movs	r3, #0
 8001aee:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af0:	2300      	movs	r3, #0
 8001af2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001af4:	230d      	movs	r3, #13
 8001af6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001af8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001afc:	4619      	mov	r1, r3
 8001afe:	48a6      	ldr	r0, [pc, #664]	; (8001d98 <MX_GPIO_Init+0x8f8>)
 8001b00:	f001 f8f4 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_CS_D5_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8001b04:	2301      	movs	r3, #1
 8001b06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b10:	2300      	movs	r3, #0
 8001b12:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001b14:	2302      	movs	r3, #2
 8001b16:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8001b18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	489f      	ldr	r0, [pc, #636]	; (8001d9c <MX_GPIO_Init+0x8fc>)
 8001b20:	f001 f8e4 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : VCP_TX_Pin */
  GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001b24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b28:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b32:	2300      	movs	r3, #0
 8001b34:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b36:	2307      	movs	r3, #7
 8001b38:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001b3a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4897      	ldr	r0, [pc, #604]	; (8001da0 <MX_GPIO_Init+0x900>)
 8001b42:	f001 f8d3 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D10_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8001b46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b54:	2300      	movs	r3, #0
 8001b56:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8001b5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b60:	4619      	mov	r1, r3
 8001b62:	488f      	ldr	r0, [pc, #572]	; (8001da0 <MX_GPIO_Init+0x900>)
 8001b64:	f001 f8c2 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001b68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b6e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001b72:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001b78:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4887      	ldr	r0, [pc, #540]	; (8001d9c <MX_GPIO_Init+0x8fc>)
 8001b80:	f001 f8b4 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001b84:	2310      	movs	r3, #16
 8001b86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b90:	2303      	movs	r3, #3
 8001b92:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001b94:	230a      	movs	r3, #10
 8001b96:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001b98:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	487e      	ldr	r0, [pc, #504]	; (8001d98 <MX_GPIO_Init+0x8f8>)
 8001ba0:	f001 f8a4 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNME_Pin FMC_SDNE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8001ba4:	2328      	movs	r3, #40	; 0x28
 8001ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001bb4:	230c      	movs	r3, #12
 8001bb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001bb8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4876      	ldr	r0, [pc, #472]	; (8001d98 <MX_GPIO_Init+0x8f8>)
 8001bc0:	f001 f894 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001bc4:	23c8      	movs	r3, #200	; 0xc8
 8001bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001bd4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bd8:	4619      	mov	r1, r3
 8001bda:	4872      	ldr	r0, [pc, #456]	; (8001da4 <MX_GPIO_Init+0x904>)
 8001bdc:	f001 f886 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_A1_Pin ARDUINO_A2_Pin ARDUINO_A3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A1_Pin|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 8001be0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001be4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001be6:	2303      	movs	r3, #3
 8001be8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bea:	2300      	movs	r3, #0
 8001bec:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	486c      	ldr	r0, [pc, #432]	; (8001da8 <MX_GPIO_Init+0x908>)
 8001bf6:	f001 f879 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : FMC_SDCKE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8001bfa:	2308      	movs	r3, #8
 8001bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c06:	2303      	movs	r3, #3
 8001c08:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c0a:	230c      	movs	r3, #12
 8001c0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8001c0e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c12:	4619      	mov	r1, r3
 8001c14:	4865      	ldr	r0, [pc, #404]	; (8001dac <MX_GPIO_Init+0x90c>)
 8001c16:	f001 f869 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001c1a:	2305      	movs	r3, #5
 8001c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1e:	2302      	movs	r3, #2
 8001c20:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c22:	2300      	movs	r3, #0
 8001c24:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c26:	2303      	movs	r3, #3
 8001c28:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001c2a:	230a      	movs	r3, #10
 8001c2c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c2e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c32:	4619      	mov	r1, r3
 8001c34:	485d      	ldr	r0, [pc, #372]	; (8001dac <MX_GPIO_Init+0x90c>)
 8001c36:	f001 f859 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001c3a:	2332      	movs	r3, #50	; 0x32
 8001c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c42:	2300      	movs	r3, #0
 8001c44:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c46:	2303      	movs	r3, #3
 8001c48:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001c4a:	230b      	movs	r3, #11
 8001c4c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c52:	4619      	mov	r1, r3
 8001c54:	4855      	ldr	r0, [pc, #340]	; (8001dac <MX_GPIO_Init+0x90c>)
 8001c56:	f001 f849 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c5a:	2304      	movs	r3, #4
 8001c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c62:	2300      	movs	r3, #0
 8001c64:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c66:	2303      	movs	r3, #3
 8001c68:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001c6a:	2309      	movs	r3, #9
 8001c6c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c6e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c72:	4619      	mov	r1, r3
 8001c74:	484e      	ldr	r0, [pc, #312]	; (8001db0 <MX_GPIO_Init+0x910>)
 8001c76:	f001 f839 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8001c7a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c80:	2302      	movs	r3, #2
 8001c82:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001c8c:	2309      	movs	r3, #9
 8001c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c90:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c94:	4619      	mov	r1, r3
 8001c96:	4847      	ldr	r0, [pc, #284]	; (8001db4 <MX_GPIO_Init+0x914>)
 8001c98:	f001 f828 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001c9c:	2304      	movs	r3, #4
 8001c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001ca8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cac:	4619      	mov	r1, r3
 8001cae:	483d      	ldr	r0, [pc, #244]	; (8001da4 <MX_GPIO_Init+0x904>)
 8001cb0:	f001 f81c 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001cb4:	2386      	movs	r3, #134	; 0x86
 8001cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001cc4:	230b      	movs	r3, #11
 8001cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ccc:	4619      	mov	r1, r3
 8001cce:	4834      	ldr	r0, [pc, #208]	; (8001da0 <MX_GPIO_Init+0x900>)
 8001cd0:	f001 f80c 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_A0_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001ce0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	482e      	ldr	r0, [pc, #184]	; (8001da0 <MX_GPIO_Init+0x900>)
 8001ce8:	f001 f800 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001cec:	2350      	movs	r3, #80	; 0x50
 8001cee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001cfc:	230d      	movs	r3, #13
 8001cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d04:	4619      	mov	r1, r3
 8001d06:	4826      	ldr	r0, [pc, #152]	; (8001da0 <MX_GPIO_Init+0x900>)
 8001d08:	f000 fff0 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_SCL_Pin LCD_SDA_Pin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8001d0c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001d10:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d12:	2312      	movs	r3, #18
 8001d14:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d16:	2301      	movs	r3, #1
 8001d18:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001d1e:	2304      	movs	r3, #4
 8001d20:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001d22:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d26:	4619      	mov	r1, r3
 8001d28:	481b      	ldr	r0, [pc, #108]	; (8001d98 <MX_GPIO_Init+0x8f8>)
 8001d2a:	f000 ffdf 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001d2e:	2328      	movs	r3, #40	; 0x28
 8001d30:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d32:	2302      	movs	r3, #2
 8001d34:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001d3e:	230a      	movs	r3, #10
 8001d40:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d42:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d46:	4619      	mov	r1, r3
 8001d48:	4815      	ldr	r0, [pc, #84]	; (8001da0 <MX_GPIO_Init+0x900>)
 8001d4a:	f000 ffcf 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8001d4e:	2340      	movs	r3, #64	; 0x40
 8001d50:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d52:	2302      	movs	r3, #2
 8001d54:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001d5e:	2309      	movs	r3, #9
 8001d60:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8001d62:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d66:	4619      	mov	r1, r3
 8001d68:	480b      	ldr	r0, [pc, #44]	; (8001d98 <MX_GPIO_Init+0x8f8>)
 8001d6a:	f000 ffbf 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8001d6e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001d72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d74:	2302      	movs	r3, #2
 8001d76:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d80:	2305      	movs	r3, #5
 8001d82:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4809      	ldr	r0, [pc, #36]	; (8001db0 <MX_GPIO_Init+0x910>)
 8001d8c:	f000 ffae 	bl	8002cec <HAL_GPIO_Init>

}
 8001d90:	bf00      	nop
 8001d92:	3740      	adds	r7, #64	; 0x40
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	40021c00 	.word	0x40021c00
 8001d9c:	40022000 	.word	0x40022000
 8001da0:	40020000 	.word	0x40020000
 8001da4:	40021800 	.word	0x40021800
 8001da8:	40021400 	.word	0x40021400
 8001dac:	40020800 	.word	0x40020800
 8001db0:	40020400 	.word	0x40020400
 8001db4:	40020c00 	.word	0x40020c00

08001db8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
	if(huart == &huart7) {
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4a1a      	ldr	r2, [pc, #104]	; (8001e2c <HAL_UART_RxCpltCallback+0x74>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	f040 81fe 	bne.w	80021c6 <HAL_UART_RxCpltCallback+0x40e>
		//$ message start
		if(buff[0]=='$'){
 8001dca:	4b19      	ldr	r3, [pc, #100]	; (8001e30 <HAL_UART_RxCpltCallback+0x78>)
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	2b24      	cmp	r3, #36	; 0x24
 8001dd0:	d106      	bne.n	8001de0 <HAL_UART_RxCpltCallback+0x28>
			count=0;
 8001dd2:	4b18      	ldr	r3, [pc, #96]	; (8001e34 <HAL_UART_RxCpltCallback+0x7c>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
			zpt=0;
 8001dd8:	4b17      	ldr	r3, [pc, #92]	; (8001e38 <HAL_UART_RxCpltCallback+0x80>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	e00f      	b.n	8001e00 <HAL_UART_RxCpltCallback+0x48>
		}
		//Message error
		else if (count==1&&buff[0]!='G'){
 8001de0:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <HAL_UART_RxCpltCallback+0x7c>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d10b      	bne.n	8001e00 <HAL_UART_RxCpltCallback+0x48>
 8001de8:	4b11      	ldr	r3, [pc, #68]	; (8001e30 <HAL_UART_RxCpltCallback+0x78>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	2b47      	cmp	r3, #71	; 0x47
 8001dee:	d007      	beq.n	8001e00 <HAL_UART_RxCpltCallback+0x48>
			count=0;
 8001df0:	4b10      	ldr	r3, [pc, #64]	; (8001e34 <HAL_UART_RxCpltCallback+0x7c>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
			ERRORS++;
 8001df6:	4b11      	ldr	r3, [pc, #68]	; (8001e3c <HAL_UART_RxCpltCallback+0x84>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	4a0f      	ldr	r2, [pc, #60]	; (8001e3c <HAL_UART_RxCpltCallback+0x84>)
 8001dfe:	6013      	str	r3, [r2, #0]
		}
		int res = calc_crc(buff[0],count);
 8001e00:	4b0b      	ldr	r3, [pc, #44]	; (8001e30 <HAL_UART_RxCpltCallback+0x78>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	4a0b      	ldr	r2, [pc, #44]	; (8001e34 <HAL_UART_RxCpltCallback+0x7c>)
 8001e06:	6812      	ldr	r2, [r2, #0]
 8001e08:	4611      	mov	r1, r2
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f000 faa2 	bl	8002354 <calc_crc>
 8001e10:	4603      	mov	r3, r0
 8001e12:	60fb      	str	r3, [r7, #12]
		if(res){
			//printf("crc=%d\t crc_buff=%s\t dec=%d\n\r",crc,crc_buff,dec);
		}
		//ZDA OR RMC
		if (count==3&&buff[0]=='Z'){
 8001e14:	4b07      	ldr	r3, [pc, #28]	; (8001e34 <HAL_UART_RxCpltCallback+0x7c>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2b03      	cmp	r3, #3
 8001e1a:	d113      	bne.n	8001e44 <HAL_UART_RxCpltCallback+0x8c>
 8001e1c:	4b04      	ldr	r3, [pc, #16]	; (8001e30 <HAL_UART_RxCpltCallback+0x78>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	2b5a      	cmp	r3, #90	; 0x5a
 8001e22:	d10f      	bne.n	8001e44 <HAL_UART_RxCpltCallback+0x8c>
			Tipe_Mes=1;
 8001e24:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <HAL_UART_RxCpltCallback+0x88>)
 8001e26:	2201      	movs	r2, #1
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	e016      	b.n	8001e5a <HAL_UART_RxCpltCallback+0xa2>
 8001e2c:	20000af8 	.word	0x20000af8
 8001e30:	20000a80 	.word	0x20000a80
 8001e34:	20000a68 	.word	0x20000a68
 8001e38:	20000a54 	.word	0x20000a54
 8001e3c:	20000a4c 	.word	0x20000a4c
 8001e40:	20000a50 	.word	0x20000a50
		}
		else if(count==3&&buff[0]=='R'){
 8001e44:	4b91      	ldr	r3, [pc, #580]	; (800208c <HAL_UART_RxCpltCallback+0x2d4>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2b03      	cmp	r3, #3
 8001e4a:	d106      	bne.n	8001e5a <HAL_UART_RxCpltCallback+0xa2>
 8001e4c:	4b90      	ldr	r3, [pc, #576]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b52      	cmp	r3, #82	; 0x52
 8001e52:	d102      	bne.n	8001e5a <HAL_UART_RxCpltCallback+0xa2>
			Tipe_Mes=2;
 8001e54:	4b8f      	ldr	r3, [pc, #572]	; (8002094 <HAL_UART_RxCpltCallback+0x2dc>)
 8001e56:	2202      	movs	r2, #2
 8001e58:	601a      	str	r2, [r3, #0]
		}
		//If ZDA
		if(Tipe_Mes==1){
 8001e5a:	4b8e      	ldr	r3, [pc, #568]	; (8002094 <HAL_UART_RxCpltCallback+0x2dc>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	f040 80cc 	bne.w	8001ffc <HAL_UART_RxCpltCallback+0x244>

			if(count==6&&buff[0]!=','){
 8001e64:	4b89      	ldr	r3, [pc, #548]	; (800208c <HAL_UART_RxCpltCallback+0x2d4>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2b06      	cmp	r3, #6
 8001e6a:	d10b      	bne.n	8001e84 <HAL_UART_RxCpltCallback+0xcc>
 8001e6c:	4b88      	ldr	r3, [pc, #544]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	2b2c      	cmp	r3, #44	; 0x2c
 8001e72:	d007      	beq.n	8001e84 <HAL_UART_RxCpltCallback+0xcc>
				count=0;
 8001e74:	4b85      	ldr	r3, [pc, #532]	; (800208c <HAL_UART_RxCpltCallback+0x2d4>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
				ERRORS++;
 8001e7a:	4b87      	ldr	r3, [pc, #540]	; (8002098 <HAL_UART_RxCpltCallback+0x2e0>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	4a85      	ldr	r2, [pc, #532]	; (8002098 <HAL_UART_RxCpltCallback+0x2e0>)
 8001e82:	6013      	str	r3, [r2, #0]
			}
			if(buff[0]==','){
 8001e84:	4b82      	ldr	r3, [pc, #520]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	2b2c      	cmp	r3, #44	; 0x2c
 8001e8a:	d107      	bne.n	8001e9c <HAL_UART_RxCpltCallback+0xe4>
				zpt++;
 8001e8c:	4b83      	ldr	r3, [pc, #524]	; (800209c <HAL_UART_RxCpltCallback+0x2e4>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	3301      	adds	r3, #1
 8001e92:	4a82      	ldr	r2, [pc, #520]	; (800209c <HAL_UART_RxCpltCallback+0x2e4>)
 8001e94:	6013      	str	r3, [r2, #0]
				ind=0;
 8001e96:	4b82      	ldr	r3, [pc, #520]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
			}
			if(zpt==1&&buff[0]!=','){
 8001e9c:	4b7f      	ldr	r3, [pc, #508]	; (800209c <HAL_UART_RxCpltCallback+0x2e4>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d10e      	bne.n	8001ec2 <HAL_UART_RxCpltCallback+0x10a>
 8001ea4:	4b7a      	ldr	r3, [pc, #488]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b2c      	cmp	r3, #44	; 0x2c
 8001eaa:	d00a      	beq.n	8001ec2 <HAL_UART_RxCpltCallback+0x10a>
				time_buff[ind]=buff[0];
 8001eac:	4b7c      	ldr	r3, [pc, #496]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a77      	ldr	r2, [pc, #476]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001eb2:	7811      	ldrb	r1, [r2, #0]
 8001eb4:	4a7b      	ldr	r2, [pc, #492]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001eb6:	54d1      	strb	r1, [r2, r3]
				ind++;
 8001eb8:	4b79      	ldr	r3, [pc, #484]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	4a78      	ldr	r2, [pc, #480]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001ec0:	6013      	str	r3, [r2, #0]
			}
			if(zpt==2&&buff[0]==','){
 8001ec2:	4b76      	ldr	r3, [pc, #472]	; (800209c <HAL_UART_RxCpltCallback+0x2e4>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d127      	bne.n	8001f1a <HAL_UART_RxCpltCallback+0x162>
 8001eca:	4b71      	ldr	r3, [pc, #452]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	2b2c      	cmp	r3, #44	; 0x2c
 8001ed0:	d123      	bne.n	8001f1a <HAL_UART_RxCpltCallback+0x162>
				gps.hours[0]=time_buff[0];
 8001ed2:	4b74      	ldr	r3, [pc, #464]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001ed4:	781a      	ldrb	r2, [r3, #0]
 8001ed6:	4b74      	ldr	r3, [pc, #464]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001ed8:	721a      	strb	r2, [r3, #8]
				gps.hours[1]=time_buff[1];
 8001eda:	4b72      	ldr	r3, [pc, #456]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001edc:	785a      	ldrb	r2, [r3, #1]
 8001ede:	4b72      	ldr	r3, [pc, #456]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001ee0:	725a      	strb	r2, [r3, #9]
				gps.minuttes[0]=time_buff[2];
 8001ee2:	4b70      	ldr	r3, [pc, #448]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001ee4:	789a      	ldrb	r2, [r3, #2]
 8001ee6:	4b70      	ldr	r3, [pc, #448]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001ee8:	729a      	strb	r2, [r3, #10]
				gps.minuttes[1]=time_buff[3];
 8001eea:	4b6e      	ldr	r3, [pc, #440]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001eec:	78da      	ldrb	r2, [r3, #3]
 8001eee:	4b6e      	ldr	r3, [pc, #440]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001ef0:	72da      	strb	r2, [r3, #11]
				gps.seconds[0]=time_buff[4];
 8001ef2:	4b6c      	ldr	r3, [pc, #432]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001ef4:	791a      	ldrb	r2, [r3, #4]
 8001ef6:	4b6c      	ldr	r3, [pc, #432]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001ef8:	731a      	strb	r2, [r3, #12]
				gps.seconds[1]=time_buff[5];
 8001efa:	4b6a      	ldr	r3, [pc, #424]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001efc:	795a      	ldrb	r2, [r3, #5]
 8001efe:	4b6a      	ldr	r3, [pc, #424]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001f00:	735a      	strb	r2, [r3, #13]
				gps.seconds[2]=time_buff[6];
 8001f02:	4b68      	ldr	r3, [pc, #416]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001f04:	799a      	ldrb	r2, [r3, #6]
 8001f06:	4b68      	ldr	r3, [pc, #416]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001f08:	739a      	strb	r2, [r3, #14]
				gps.seconds[3]=time_buff[7];
 8001f0a:	4b66      	ldr	r3, [pc, #408]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001f0c:	79da      	ldrb	r2, [r3, #7]
 8001f0e:	4b66      	ldr	r3, [pc, #408]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001f10:	73da      	strb	r2, [r3, #15]
				gps.seconds[4]=time_buff[8];
 8001f12:	4b64      	ldr	r3, [pc, #400]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001f14:	7a1a      	ldrb	r2, [r3, #8]
 8001f16:	4b64      	ldr	r3, [pc, #400]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001f18:	741a      	strb	r2, [r3, #16]
			}
			if(zpt==2&&buff[0]!=','){
 8001f1a:	4b60      	ldr	r3, [pc, #384]	; (800209c <HAL_UART_RxCpltCallback+0x2e4>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d10e      	bne.n	8001f40 <HAL_UART_RxCpltCallback+0x188>
 8001f22:	4b5b      	ldr	r3, [pc, #364]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	2b2c      	cmp	r3, #44	; 0x2c
 8001f28:	d00a      	beq.n	8001f40 <HAL_UART_RxCpltCallback+0x188>

				time_buff[ind]=buff[0];
 8001f2a:	4b5d      	ldr	r3, [pc, #372]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a58      	ldr	r2, [pc, #352]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001f30:	7811      	ldrb	r1, [r2, #0]
 8001f32:	4a5c      	ldr	r2, [pc, #368]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001f34:	54d1      	strb	r1, [r2, r3]
				ind++;
 8001f36:	4b5a      	ldr	r3, [pc, #360]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	4a58      	ldr	r2, [pc, #352]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001f3e:	6013      	str	r3, [r2, #0]
			}
			if(zpt==3&&buff[0]==','){
 8001f40:	4b56      	ldr	r3, [pc, #344]	; (800209c <HAL_UART_RxCpltCallback+0x2e4>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2b03      	cmp	r3, #3
 8001f46:	d10b      	bne.n	8001f60 <HAL_UART_RxCpltCallback+0x1a8>
 8001f48:	4b51      	ldr	r3, [pc, #324]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	2b2c      	cmp	r3, #44	; 0x2c
 8001f4e:	d107      	bne.n	8001f60 <HAL_UART_RxCpltCallback+0x1a8>
				gps.day[0]=time_buff[0];
 8001f50:	4b54      	ldr	r3, [pc, #336]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001f52:	781a      	ldrb	r2, [r3, #0]
 8001f54:	4b54      	ldr	r3, [pc, #336]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001f56:	701a      	strb	r2, [r3, #0]
				gps.day[1]=time_buff[1];
 8001f58:	4b52      	ldr	r3, [pc, #328]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001f5a:	785a      	ldrb	r2, [r3, #1]
 8001f5c:	4b52      	ldr	r3, [pc, #328]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001f5e:	705a      	strb	r2, [r3, #1]
			}
			if(zpt==3&&buff[0]!=','){
 8001f60:	4b4e      	ldr	r3, [pc, #312]	; (800209c <HAL_UART_RxCpltCallback+0x2e4>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2b03      	cmp	r3, #3
 8001f66:	d10e      	bne.n	8001f86 <HAL_UART_RxCpltCallback+0x1ce>
 8001f68:	4b49      	ldr	r3, [pc, #292]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	2b2c      	cmp	r3, #44	; 0x2c
 8001f6e:	d00a      	beq.n	8001f86 <HAL_UART_RxCpltCallback+0x1ce>

				time_buff[ind]=buff[0];
 8001f70:	4b4b      	ldr	r3, [pc, #300]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a46      	ldr	r2, [pc, #280]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001f76:	7811      	ldrb	r1, [r2, #0]
 8001f78:	4a4a      	ldr	r2, [pc, #296]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001f7a:	54d1      	strb	r1, [r2, r3]
				ind++;
 8001f7c:	4b48      	ldr	r3, [pc, #288]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	3301      	adds	r3, #1
 8001f82:	4a47      	ldr	r2, [pc, #284]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001f84:	6013      	str	r3, [r2, #0]
			}
			if(zpt==4&&buff[0]==','){
 8001f86:	4b45      	ldr	r3, [pc, #276]	; (800209c <HAL_UART_RxCpltCallback+0x2e4>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2b04      	cmp	r3, #4
 8001f8c:	d10b      	bne.n	8001fa6 <HAL_UART_RxCpltCallback+0x1ee>
 8001f8e:	4b40      	ldr	r3, [pc, #256]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	2b2c      	cmp	r3, #44	; 0x2c
 8001f94:	d107      	bne.n	8001fa6 <HAL_UART_RxCpltCallback+0x1ee>
				gps.month[0]=time_buff[0];
 8001f96:	4b43      	ldr	r3, [pc, #268]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001f98:	781a      	ldrb	r2, [r3, #0]
 8001f9a:	4b43      	ldr	r3, [pc, #268]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001f9c:	709a      	strb	r2, [r3, #2]
				gps.month[1]=time_buff[1];
 8001f9e:	4b41      	ldr	r3, [pc, #260]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001fa0:	785a      	ldrb	r2, [r3, #1]
 8001fa2:	4b41      	ldr	r3, [pc, #260]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001fa4:	70da      	strb	r2, [r3, #3]
			}
			if(zpt==4&&buff[0]!=','){
 8001fa6:	4b3d      	ldr	r3, [pc, #244]	; (800209c <HAL_UART_RxCpltCallback+0x2e4>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2b04      	cmp	r3, #4
 8001fac:	d10e      	bne.n	8001fcc <HAL_UART_RxCpltCallback+0x214>
 8001fae:	4b38      	ldr	r3, [pc, #224]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	2b2c      	cmp	r3, #44	; 0x2c
 8001fb4:	d00a      	beq.n	8001fcc <HAL_UART_RxCpltCallback+0x214>

				time_buff[ind]=buff[0];
 8001fb6:	4b3a      	ldr	r3, [pc, #232]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a35      	ldr	r2, [pc, #212]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001fbc:	7811      	ldrb	r1, [r2, #0]
 8001fbe:	4a39      	ldr	r2, [pc, #228]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001fc0:	54d1      	strb	r1, [r2, r3]
				ind++;
 8001fc2:	4b37      	ldr	r3, [pc, #220]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	4a35      	ldr	r2, [pc, #212]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8001fca:	6013      	str	r3, [r2, #0]
			}
			if(zpt==5&&buff[0]==','){
 8001fcc:	4b33      	ldr	r3, [pc, #204]	; (800209c <HAL_UART_RxCpltCallback+0x2e4>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	2b05      	cmp	r3, #5
 8001fd2:	d113      	bne.n	8001ffc <HAL_UART_RxCpltCallback+0x244>
 8001fd4:	4b2e      	ldr	r3, [pc, #184]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	2b2c      	cmp	r3, #44	; 0x2c
 8001fda:	d10f      	bne.n	8001ffc <HAL_UART_RxCpltCallback+0x244>
				gps.year[0]=time_buff[0];
 8001fdc:	4b31      	ldr	r3, [pc, #196]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001fde:	781a      	ldrb	r2, [r3, #0]
 8001fe0:	4b31      	ldr	r3, [pc, #196]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001fe2:	711a      	strb	r2, [r3, #4]
				gps.year[1]=time_buff[1];
 8001fe4:	4b2f      	ldr	r3, [pc, #188]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001fe6:	785a      	ldrb	r2, [r3, #1]
 8001fe8:	4b2f      	ldr	r3, [pc, #188]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001fea:	715a      	strb	r2, [r3, #5]
				gps.year[2]=time_buff[2];
 8001fec:	4b2d      	ldr	r3, [pc, #180]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001fee:	789a      	ldrb	r2, [r3, #2]
 8001ff0:	4b2d      	ldr	r3, [pc, #180]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001ff2:	719a      	strb	r2, [r3, #6]
				gps.year[3]=time_buff[3];
 8001ff4:	4b2b      	ldr	r3, [pc, #172]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8001ff6:	78da      	ldrb	r2, [r3, #3]
 8001ff8:	4b2b      	ldr	r3, [pc, #172]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8001ffa:	71da      	strb	r2, [r3, #7]
			}
		}


		//IF RMC
		if(Tipe_Mes==2){
 8001ffc:	4b25      	ldr	r3, [pc, #148]	; (8002094 <HAL_UART_RxCpltCallback+0x2dc>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2b02      	cmp	r3, #2
 8002002:	f040 80bf 	bne.w	8002184 <HAL_UART_RxCpltCallback+0x3cc>

			if(count==6&&buff[0]!=','){
 8002006:	4b21      	ldr	r3, [pc, #132]	; (800208c <HAL_UART_RxCpltCallback+0x2d4>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2b06      	cmp	r3, #6
 800200c:	d10b      	bne.n	8002026 <HAL_UART_RxCpltCallback+0x26e>
 800200e:	4b20      	ldr	r3, [pc, #128]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	2b2c      	cmp	r3, #44	; 0x2c
 8002014:	d007      	beq.n	8002026 <HAL_UART_RxCpltCallback+0x26e>
				count=0;
 8002016:	4b1d      	ldr	r3, [pc, #116]	; (800208c <HAL_UART_RxCpltCallback+0x2d4>)
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
				ERRORS++;
 800201c:	4b1e      	ldr	r3, [pc, #120]	; (8002098 <HAL_UART_RxCpltCallback+0x2e0>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	3301      	adds	r3, #1
 8002022:	4a1d      	ldr	r2, [pc, #116]	; (8002098 <HAL_UART_RxCpltCallback+0x2e0>)
 8002024:	6013      	str	r3, [r2, #0]
			}
			if(buff[0]==','){
 8002026:	4b1a      	ldr	r3, [pc, #104]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	2b2c      	cmp	r3, #44	; 0x2c
 800202c:	d107      	bne.n	800203e <HAL_UART_RxCpltCallback+0x286>
				zpt++;
 800202e:	4b1b      	ldr	r3, [pc, #108]	; (800209c <HAL_UART_RxCpltCallback+0x2e4>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	3301      	adds	r3, #1
 8002034:	4a19      	ldr	r2, [pc, #100]	; (800209c <HAL_UART_RxCpltCallback+0x2e4>)
 8002036:	6013      	str	r3, [r2, #0]
				ind=0;
 8002038:	4b19      	ldr	r3, [pc, #100]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 800203a:	2200      	movs	r2, #0
 800203c:	601a      	str	r2, [r3, #0]
			}
			if(zpt==1&&buff[0]!=','){
 800203e:	4b17      	ldr	r3, [pc, #92]	; (800209c <HAL_UART_RxCpltCallback+0x2e4>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d10e      	bne.n	8002064 <HAL_UART_RxCpltCallback+0x2ac>
 8002046:	4b12      	ldr	r3, [pc, #72]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	2b2c      	cmp	r3, #44	; 0x2c
 800204c:	d00a      	beq.n	8002064 <HAL_UART_RxCpltCallback+0x2ac>

				time_buff[ind]=buff[0];
 800204e:	4b14      	ldr	r3, [pc, #80]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a0f      	ldr	r2, [pc, #60]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 8002054:	7811      	ldrb	r1, [r2, #0]
 8002056:	4a13      	ldr	r2, [pc, #76]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8002058:	54d1      	strb	r1, [r2, r3]
				ind++;
 800205a:	4b11      	ldr	r3, [pc, #68]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	3301      	adds	r3, #1
 8002060:	4a0f      	ldr	r2, [pc, #60]	; (80020a0 <HAL_UART_RxCpltCallback+0x2e8>)
 8002062:	6013      	str	r3, [r2, #0]
			}
			if(zpt==2&&buff[0]==','){
 8002064:	4b0d      	ldr	r3, [pc, #52]	; (800209c <HAL_UART_RxCpltCallback+0x2e4>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2b02      	cmp	r3, #2
 800206a:	d139      	bne.n	80020e0 <HAL_UART_RxCpltCallback+0x328>
 800206c:	4b08      	ldr	r3, [pc, #32]	; (8002090 <HAL_UART_RxCpltCallback+0x2d8>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2b2c      	cmp	r3, #44	; 0x2c
 8002072:	d135      	bne.n	80020e0 <HAL_UART_RxCpltCallback+0x328>
				gps.hours[0]=time_buff[0];
 8002074:	4b0b      	ldr	r3, [pc, #44]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8002076:	781a      	ldrb	r2, [r3, #0]
 8002078:	4b0b      	ldr	r3, [pc, #44]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 800207a:	721a      	strb	r2, [r3, #8]
				gps.hours[1]=time_buff[1];
 800207c:	4b09      	ldr	r3, [pc, #36]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 800207e:	785a      	ldrb	r2, [r3, #1]
 8002080:	4b09      	ldr	r3, [pc, #36]	; (80020a8 <HAL_UART_RxCpltCallback+0x2f0>)
 8002082:	725a      	strb	r2, [r3, #9]
				gps.minuttes[0]=time_buff[2];
 8002084:	4b07      	ldr	r3, [pc, #28]	; (80020a4 <HAL_UART_RxCpltCallback+0x2ec>)
 8002086:	789a      	ldrb	r2, [r3, #2]
 8002088:	e010      	b.n	80020ac <HAL_UART_RxCpltCallback+0x2f4>
 800208a:	bf00      	nop
 800208c:	20000a68 	.word	0x20000a68
 8002090:	20000a80 	.word	0x20000a80
 8002094:	20000a50 	.word	0x20000a50
 8002098:	20000a4c 	.word	0x20000a4c
 800209c:	20000a54 	.word	0x20000a54
 80020a0:	20000a60 	.word	0x20000a60
 80020a4:	20000a70 	.word	0x20000a70
 80020a8:	20000ae4 	.word	0x20000ae4
 80020ac:	4b48      	ldr	r3, [pc, #288]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 80020ae:	729a      	strb	r2, [r3, #10]
				gps.minuttes[1]=time_buff[3];
 80020b0:	4b48      	ldr	r3, [pc, #288]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 80020b2:	78da      	ldrb	r2, [r3, #3]
 80020b4:	4b46      	ldr	r3, [pc, #280]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 80020b6:	72da      	strb	r2, [r3, #11]
				gps.seconds[0]=time_buff[4];
 80020b8:	4b46      	ldr	r3, [pc, #280]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 80020ba:	791a      	ldrb	r2, [r3, #4]
 80020bc:	4b44      	ldr	r3, [pc, #272]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 80020be:	731a      	strb	r2, [r3, #12]
				gps.seconds[1]=time_buff[5];
 80020c0:	4b44      	ldr	r3, [pc, #272]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 80020c2:	795a      	ldrb	r2, [r3, #5]
 80020c4:	4b42      	ldr	r3, [pc, #264]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 80020c6:	735a      	strb	r2, [r3, #13]
				gps.seconds[2]=time_buff[6];
 80020c8:	4b42      	ldr	r3, [pc, #264]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 80020ca:	799a      	ldrb	r2, [r3, #6]
 80020cc:	4b40      	ldr	r3, [pc, #256]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 80020ce:	739a      	strb	r2, [r3, #14]
				gps.seconds[3]=time_buff[7];
 80020d0:	4b40      	ldr	r3, [pc, #256]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 80020d2:	79da      	ldrb	r2, [r3, #7]
 80020d4:	4b3e      	ldr	r3, [pc, #248]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 80020d6:	73da      	strb	r2, [r3, #15]
				gps.seconds[4]=time_buff[8];
 80020d8:	4b3e      	ldr	r3, [pc, #248]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 80020da:	7a1a      	ldrb	r2, [r3, #8]
 80020dc:	4b3c      	ldr	r3, [pc, #240]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 80020de:	741a      	strb	r2, [r3, #16]
			}
			if(zpt==2&&buff[0]!=','){
 80020e0:	4b3d      	ldr	r3, [pc, #244]	; (80021d8 <HAL_UART_RxCpltCallback+0x420>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d10e      	bne.n	8002106 <HAL_UART_RxCpltCallback+0x34e>
 80020e8:	4b3c      	ldr	r3, [pc, #240]	; (80021dc <HAL_UART_RxCpltCallback+0x424>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	2b2c      	cmp	r3, #44	; 0x2c
 80020ee:	d00a      	beq.n	8002106 <HAL_UART_RxCpltCallback+0x34e>

				time_buff[ind]=buff[0];
 80020f0:	4b3b      	ldr	r3, [pc, #236]	; (80021e0 <HAL_UART_RxCpltCallback+0x428>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a39      	ldr	r2, [pc, #228]	; (80021dc <HAL_UART_RxCpltCallback+0x424>)
 80020f6:	7811      	ldrb	r1, [r2, #0]
 80020f8:	4a36      	ldr	r2, [pc, #216]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 80020fa:	54d1      	strb	r1, [r2, r3]
				ind++;
 80020fc:	4b38      	ldr	r3, [pc, #224]	; (80021e0 <HAL_UART_RxCpltCallback+0x428>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	3301      	adds	r3, #1
 8002102:	4a37      	ldr	r2, [pc, #220]	; (80021e0 <HAL_UART_RxCpltCallback+0x428>)
 8002104:	6013      	str	r3, [r2, #0]
			}
			if(zpt==3&&buff[0]==','){
 8002106:	4b34      	ldr	r3, [pc, #208]	; (80021d8 <HAL_UART_RxCpltCallback+0x420>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2b03      	cmp	r3, #3
 800210c:	d107      	bne.n	800211e <HAL_UART_RxCpltCallback+0x366>
 800210e:	4b33      	ldr	r3, [pc, #204]	; (80021dc <HAL_UART_RxCpltCallback+0x424>)
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	2b2c      	cmp	r3, #44	; 0x2c
 8002114:	d103      	bne.n	800211e <HAL_UART_RxCpltCallback+0x366>
				gps.sinc=time_buff[0];
 8002116:	4b2f      	ldr	r3, [pc, #188]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 8002118:	781a      	ldrb	r2, [r3, #0]
 800211a:	4b2d      	ldr	r3, [pc, #180]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 800211c:	749a      	strb	r2, [r3, #18]
			}

			if(zpt==9&&buff[0]!=','){
 800211e:	4b2e      	ldr	r3, [pc, #184]	; (80021d8 <HAL_UART_RxCpltCallback+0x420>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2b09      	cmp	r3, #9
 8002124:	d10e      	bne.n	8002144 <HAL_UART_RxCpltCallback+0x38c>
 8002126:	4b2d      	ldr	r3, [pc, #180]	; (80021dc <HAL_UART_RxCpltCallback+0x424>)
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	2b2c      	cmp	r3, #44	; 0x2c
 800212c:	d00a      	beq.n	8002144 <HAL_UART_RxCpltCallback+0x38c>

				time_buff[ind]=buff[0];
 800212e:	4b2c      	ldr	r3, [pc, #176]	; (80021e0 <HAL_UART_RxCpltCallback+0x428>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a2a      	ldr	r2, [pc, #168]	; (80021dc <HAL_UART_RxCpltCallback+0x424>)
 8002134:	7811      	ldrb	r1, [r2, #0]
 8002136:	4a27      	ldr	r2, [pc, #156]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 8002138:	54d1      	strb	r1, [r2, r3]
				ind++;
 800213a:	4b29      	ldr	r3, [pc, #164]	; (80021e0 <HAL_UART_RxCpltCallback+0x428>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	3301      	adds	r3, #1
 8002140:	4a27      	ldr	r2, [pc, #156]	; (80021e0 <HAL_UART_RxCpltCallback+0x428>)
 8002142:	6013      	str	r3, [r2, #0]
			}
			if(zpt==10&&buff[0]==','){
 8002144:	4b24      	ldr	r3, [pc, #144]	; (80021d8 <HAL_UART_RxCpltCallback+0x420>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2b0a      	cmp	r3, #10
 800214a:	d11b      	bne.n	8002184 <HAL_UART_RxCpltCallback+0x3cc>
 800214c:	4b23      	ldr	r3, [pc, #140]	; (80021dc <HAL_UART_RxCpltCallback+0x424>)
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2b2c      	cmp	r3, #44	; 0x2c
 8002152:	d117      	bne.n	8002184 <HAL_UART_RxCpltCallback+0x3cc>
				gps.day[0]=time_buff[0];
 8002154:	4b1f      	ldr	r3, [pc, #124]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 8002156:	781a      	ldrb	r2, [r3, #0]
 8002158:	4b1d      	ldr	r3, [pc, #116]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 800215a:	701a      	strb	r2, [r3, #0]
				gps.day[1]=time_buff[1];
 800215c:	4b1d      	ldr	r3, [pc, #116]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 800215e:	785a      	ldrb	r2, [r3, #1]
 8002160:	4b1b      	ldr	r3, [pc, #108]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 8002162:	705a      	strb	r2, [r3, #1]
				gps.month[0]=time_buff[2];
 8002164:	4b1b      	ldr	r3, [pc, #108]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 8002166:	789a      	ldrb	r2, [r3, #2]
 8002168:	4b19      	ldr	r3, [pc, #100]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 800216a:	709a      	strb	r2, [r3, #2]
				gps.month[1]=time_buff[3];
 800216c:	4b19      	ldr	r3, [pc, #100]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 800216e:	78da      	ldrb	r2, [r3, #3]
 8002170:	4b17      	ldr	r3, [pc, #92]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 8002172:	70da      	strb	r2, [r3, #3]
				gps.year[0]=time_buff[4];
 8002174:	4b17      	ldr	r3, [pc, #92]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 8002176:	791a      	ldrb	r2, [r3, #4]
 8002178:	4b15      	ldr	r3, [pc, #84]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 800217a:	711a      	strb	r2, [r3, #4]
				gps.year[1]=time_buff[5];
 800217c:	4b15      	ldr	r3, [pc, #84]	; (80021d4 <HAL_UART_RxCpltCallback+0x41c>)
 800217e:	795a      	ldrb	r2, [r3, #5]
 8002180:	4b13      	ldr	r3, [pc, #76]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 8002182:	715a      	strb	r2, [r3, #5]
			}
		}
	    //printf("buff=%c\tcount=%d\tzpt=%d\tind=%d\tTipe_Mes=%d\n\r",buff[0],count,zpt,ind,Tipe_Mes);
		//printf("crc_hx=%s\t crc=%d\t crc_buff=%s\t dec=%d\n\r",crc_hx,crc,crc_buff,dec);
		dataReceived=1;
 8002184:	4b17      	ldr	r3, [pc, #92]	; (80021e4 <HAL_UART_RxCpltCallback+0x42c>)
 8002186:	2201      	movs	r2, #1
 8002188:	601a      	str	r2, [r3, #0]

		if( dataTransmitted != 0 ) {
 800218a:	4b17      	ldr	r3, [pc, #92]	; (80021e8 <HAL_UART_RxCpltCallback+0x430>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00a      	beq.n	80021a8 <HAL_UART_RxCpltCallback+0x3f0>

			HAL_UART_Transmit_IT(&huart6, (uint8_t *)buff, 1);
 8002192:	2201      	movs	r2, #1
 8002194:	4911      	ldr	r1, [pc, #68]	; (80021dc <HAL_UART_RxCpltCallback+0x424>)
 8002196:	4815      	ldr	r0, [pc, #84]	; (80021ec <HAL_UART_RxCpltCallback+0x434>)
 8002198:	f002 ff62 	bl	8005060 <HAL_UART_Transmit_IT>

			dataReceived=0;
 800219c:	4b11      	ldr	r3, [pc, #68]	; (80021e4 <HAL_UART_RxCpltCallback+0x42c>)
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
			dataTransmitted=0;
 80021a2:	4b11      	ldr	r3, [pc, #68]	; (80021e8 <HAL_UART_RxCpltCallback+0x430>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
		}

		HAL_UART_Receive_IT (&huart7, (uint8_t *)buff, 1);
 80021a8:	2201      	movs	r2, #1
 80021aa:	490c      	ldr	r1, [pc, #48]	; (80021dc <HAL_UART_RxCpltCallback+0x424>)
 80021ac:	4810      	ldr	r0, [pc, #64]	; (80021f0 <HAL_UART_RxCpltCallback+0x438>)
 80021ae:	f002 ffc5 	bl	800513c <HAL_UART_Receive_IT>
		gps.errors=ERRORS;
 80021b2:	4b10      	ldr	r3, [pc, #64]	; (80021f4 <HAL_UART_RxCpltCallback+0x43c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	b2da      	uxtb	r2, r3
 80021b8:	4b05      	ldr	r3, [pc, #20]	; (80021d0 <HAL_UART_RxCpltCallback+0x418>)
 80021ba:	745a      	strb	r2, [r3, #17]
		count++;
 80021bc:	4b0e      	ldr	r3, [pc, #56]	; (80021f8 <HAL_UART_RxCpltCallback+0x440>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	3301      	adds	r3, #1
 80021c2:	4a0d      	ldr	r2, [pc, #52]	; (80021f8 <HAL_UART_RxCpltCallback+0x440>)
 80021c4:	6013      	str	r3, [r2, #0]
	}
}
 80021c6:	bf00      	nop
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	20000ae4 	.word	0x20000ae4
 80021d4:	20000a70 	.word	0x20000a70
 80021d8:	20000a54 	.word	0x20000a54
 80021dc:	20000a80 	.word	0x20000a80
 80021e0:	20000a60 	.word	0x20000a60
 80021e4:	20000000 	.word	0x20000000
 80021e8:	20000004 	.word	0x20000004
 80021ec:	20000ba0 	.word	0x20000ba0
 80021f0:	20000af8 	.word	0x20000af8
 80021f4:	20000a4c 	.word	0x20000a4c
 80021f8:	20000a68 	.word	0x20000a68

080021fc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]

  if(huart == &huart6) {
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4a0c      	ldr	r2, [pc, #48]	; (8002238 <HAL_UART_TxCpltCallback+0x3c>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d111      	bne.n	8002230 <HAL_UART_TxCpltCallback+0x34>

    dataTransmitted=1;
 800220c:	4b0b      	ldr	r3, [pc, #44]	; (800223c <HAL_UART_TxCpltCallback+0x40>)
 800220e:	2201      	movs	r2, #1
 8002210:	601a      	str	r2, [r3, #0]

    if( dataReceived != 0 ) {
 8002212:	4b0b      	ldr	r3, [pc, #44]	; (8002240 <HAL_UART_TxCpltCallback+0x44>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d00a      	beq.n	8002230 <HAL_UART_TxCpltCallback+0x34>
      HAL_UART_Transmit_IT(&huart6, (uint8_t *)buff, 1);
 800221a:	2201      	movs	r2, #1
 800221c:	4909      	ldr	r1, [pc, #36]	; (8002244 <HAL_UART_TxCpltCallback+0x48>)
 800221e:	4806      	ldr	r0, [pc, #24]	; (8002238 <HAL_UART_TxCpltCallback+0x3c>)
 8002220:	f002 ff1e 	bl	8005060 <HAL_UART_Transmit_IT>
      dataReceived=0;
 8002224:	4b06      	ldr	r3, [pc, #24]	; (8002240 <HAL_UART_TxCpltCallback+0x44>)
 8002226:	2200      	movs	r2, #0
 8002228:	601a      	str	r2, [r3, #0]
      dataTransmitted=0;
 800222a:	4b04      	ldr	r3, [pc, #16]	; (800223c <HAL_UART_TxCpltCallback+0x40>)
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]
   }
  }
}
 8002230:	bf00      	nop
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	20000ba0 	.word	0x20000ba0
 800223c:	20000004 	.word	0x20000004
 8002240:	20000000 	.word	0x20000000
 8002244:	20000a80 	.word	0x20000a80

08002248 <Hex_to_dec>:

char Hex_to_dec(char hex[2]){
 8002248:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800224c:	b086      	sub	sp, #24
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
    int i;
    int dig; /*to store digit*/
    int cont = 0;
 8002252:	2300      	movs	r3, #0
 8002254:	60fb      	str	r3, [r7, #12]
    dec = 0;
 8002256:	4b3e      	ldr	r3, [pc, #248]	; (8002350 <Hex_to_dec+0x108>)
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
    for (i = (strlen(hex) - 1); i >= 0; i--) {
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f7fd ffd7 	bl	8000210 <strlen>
 8002262:	4603      	mov	r3, r0
 8002264:	3b01      	subs	r3, #1
 8002266:	617b      	str	r3, [r7, #20]
 8002268:	e060      	b.n	800232c <Hex_to_dec+0xe4>
        switch (hex[i]) {
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	4413      	add	r3, r2
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	3b41      	subs	r3, #65	; 0x41
 8002274:	2b05      	cmp	r3, #5
 8002276:	d821      	bhi.n	80022bc <Hex_to_dec+0x74>
 8002278:	a201      	add	r2, pc, #4	; (adr r2, 8002280 <Hex_to_dec+0x38>)
 800227a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800227e:	bf00      	nop
 8002280:	08002299 	.word	0x08002299
 8002284:	0800229f 	.word	0x0800229f
 8002288:	080022a5 	.word	0x080022a5
 800228c:	080022ab 	.word	0x080022ab
 8002290:	080022b1 	.word	0x080022b1
 8002294:	080022b7 	.word	0x080022b7
        case 'A':
            dig = 10;
 8002298:	230a      	movs	r3, #10
 800229a:	613b      	str	r3, [r7, #16]
            break;
 800229c:	e014      	b.n	80022c8 <Hex_to_dec+0x80>
        case 'B':
            dig = 11;
 800229e:	230b      	movs	r3, #11
 80022a0:	613b      	str	r3, [r7, #16]
            break;
 80022a2:	e011      	b.n	80022c8 <Hex_to_dec+0x80>
        case 'C':
            dig = 12;
 80022a4:	230c      	movs	r3, #12
 80022a6:	613b      	str	r3, [r7, #16]
            break;
 80022a8:	e00e      	b.n	80022c8 <Hex_to_dec+0x80>
        case 'D':
            dig = 13;
 80022aa:	230d      	movs	r3, #13
 80022ac:	613b      	str	r3, [r7, #16]
            break;
 80022ae:	e00b      	b.n	80022c8 <Hex_to_dec+0x80>
        case 'E':
            dig = 14;
 80022b0:	230e      	movs	r3, #14
 80022b2:	613b      	str	r3, [r7, #16]
            break;
 80022b4:	e008      	b.n	80022c8 <Hex_to_dec+0x80>
        case 'F':
            dig = 15;
 80022b6:	230f      	movs	r3, #15
 80022b8:	613b      	str	r3, [r7, #16]
            break;
 80022ba:	e005      	b.n	80022c8 <Hex_to_dec+0x80>
        default:
            dig = hex[i] - 0x30;
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	4413      	add	r3, r2
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	3b30      	subs	r3, #48	; 0x30
 80022c6:	613b      	str	r3, [r7, #16]
        }
        dec = dec + (dig)*pow((double)16, (double)cont);
 80022c8:	4b21      	ldr	r3, [pc, #132]	; (8002350 <Hex_to_dec+0x108>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4618      	mov	r0, r3
 80022ce:	f7fe f953 	bl	8000578 <__aeabi_i2d>
 80022d2:	4604      	mov	r4, r0
 80022d4:	460d      	mov	r5, r1
 80022d6:	6938      	ldr	r0, [r7, #16]
 80022d8:	f7fe f94e 	bl	8000578 <__aeabi_i2d>
 80022dc:	4680      	mov	r8, r0
 80022de:	4689      	mov	r9, r1
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f7fe f949 	bl	8000578 <__aeabi_i2d>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	ec43 2b11 	vmov	d1, r2, r3
 80022ee:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8002348 <Hex_to_dec+0x100>
 80022f2:	f00a ff9b 	bl	800d22c <pow>
 80022f6:	ec53 2b10 	vmov	r2, r3, d0
 80022fa:	4640      	mov	r0, r8
 80022fc:	4649      	mov	r1, r9
 80022fe:	f7fe f9a5 	bl	800064c <__aeabi_dmul>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	4620      	mov	r0, r4
 8002308:	4629      	mov	r1, r5
 800230a:	f7fd ffe9 	bl	80002e0 <__adddf3>
 800230e:	4602      	mov	r2, r0
 8002310:	460b      	mov	r3, r1
 8002312:	4610      	mov	r0, r2
 8002314:	4619      	mov	r1, r3
 8002316:	f7fe fc49 	bl	8000bac <__aeabi_d2iz>
 800231a:	4603      	mov	r3, r0
 800231c:	4a0c      	ldr	r2, [pc, #48]	; (8002350 <Hex_to_dec+0x108>)
 800231e:	6013      	str	r3, [r2, #0]
        cont++;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	3301      	adds	r3, #1
 8002324:	60fb      	str	r3, [r7, #12]
    for (i = (strlen(hex) - 1); i >= 0; i--) {
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	3b01      	subs	r3, #1
 800232a:	617b      	str	r3, [r7, #20]
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	2b00      	cmp	r3, #0
 8002330:	da9b      	bge.n	800226a <Hex_to_dec+0x22>
    }
    return dec;
 8002332:	4b07      	ldr	r3, [pc, #28]	; (8002350 <Hex_to_dec+0x108>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	b2db      	uxtb	r3, r3
}
 8002338:	4618      	mov	r0, r3
 800233a:	3718      	adds	r7, #24
 800233c:	46bd      	mov	sp, r7
 800233e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002342:	bf00      	nop
 8002344:	f3af 8000 	nop.w
 8002348:	00000000 	.word	0x00000000
 800234c:	40300000 	.word	0x40300000
 8002350:	20000b7c 	.word	0x20000b7c

08002354 <calc_crc>:


char calc_crc(char c,int cnt){
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	6039      	str	r1, [r7, #0]
 800235e:	71fb      	strb	r3, [r7, #7]
	if (c=='*'){
 8002360:	79fb      	ldrb	r3, [r7, #7]
 8002362:	2b2a      	cmp	r3, #42	; 0x2a
 8002364:	d108      	bne.n	8002378 <calc_crc+0x24>
		start_crc=0;
 8002366:	4b23      	ldr	r3, [pc, #140]	; (80023f4 <calc_crc+0xa0>)
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
		crc_pars=1;
 800236c:	4b22      	ldr	r3, [pc, #136]	; (80023f8 <calc_crc+0xa4>)
 800236e:	2201      	movs	r2, #1
 8002370:	601a      	str	r2, [r3, #0]
		z=0;
 8002372:	4b22      	ldr	r3, [pc, #136]	; (80023fc <calc_crc+0xa8>)
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
	}
	if(start_crc==1){
 8002378:	4b1e      	ldr	r3, [pc, #120]	; (80023f4 <calc_crc+0xa0>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d105      	bne.n	800238c <calc_crc+0x38>
		crc^=c;
 8002380:	79fa      	ldrb	r2, [r7, #7]
 8002382:	4b1f      	ldr	r3, [pc, #124]	; (8002400 <calc_crc+0xac>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4053      	eors	r3, r2
 8002388:	4a1d      	ldr	r2, [pc, #116]	; (8002400 <calc_crc+0xac>)
 800238a:	6013      	str	r3, [r2, #0]
	}
	if(crc_pars==1&&c!='*'&&z<=1){
 800238c:	4b1a      	ldr	r3, [pc, #104]	; (80023f8 <calc_crc+0xa4>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2b01      	cmp	r3, #1
 8002392:	d110      	bne.n	80023b6 <calc_crc+0x62>
 8002394:	79fb      	ldrb	r3, [r7, #7]
 8002396:	2b2a      	cmp	r3, #42	; 0x2a
 8002398:	d00d      	beq.n	80023b6 <calc_crc+0x62>
 800239a:	4b18      	ldr	r3, [pc, #96]	; (80023fc <calc_crc+0xa8>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	dc09      	bgt.n	80023b6 <calc_crc+0x62>
		crc_buff[z]=c;
 80023a2:	4b16      	ldr	r3, [pc, #88]	; (80023fc <calc_crc+0xa8>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4917      	ldr	r1, [pc, #92]	; (8002404 <calc_crc+0xb0>)
 80023a8:	79fa      	ldrb	r2, [r7, #7]
 80023aa:	54ca      	strb	r2, [r1, r3]
		z++;
 80023ac:	4b13      	ldr	r3, [pc, #76]	; (80023fc <calc_crc+0xa8>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	3301      	adds	r3, #1
 80023b2:	4a12      	ldr	r2, [pc, #72]	; (80023fc <calc_crc+0xa8>)
 80023b4:	6013      	str	r3, [r2, #0]
	}
	if(c=='\n'){
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	2b0a      	cmp	r3, #10
 80023ba:	d10a      	bne.n	80023d2 <calc_crc+0x7e>
		Hex_to_dec(crc_buff);
 80023bc:	4811      	ldr	r0, [pc, #68]	; (8002404 <calc_crc+0xb0>)
 80023be:	f7ff ff43 	bl	8002248 <Hex_to_dec>
		if(crc==dec){
 80023c2:	4b0f      	ldr	r3, [pc, #60]	; (8002400 <calc_crc+0xac>)
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	4b10      	ldr	r3, [pc, #64]	; (8002408 <calc_crc+0xb4>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d101      	bne.n	80023d2 <calc_crc+0x7e>
			//Test++;
			return 1;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e00c      	b.n	80023ec <calc_crc+0x98>
		}
	}
	if(cnt==0){
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d108      	bne.n	80023ea <calc_crc+0x96>
		start_crc=1;
 80023d8:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <calc_crc+0xa0>)
 80023da:	2201      	movs	r2, #1
 80023dc:	601a      	str	r2, [r3, #0]
		crc_pars=0;
 80023de:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <calc_crc+0xa4>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	601a      	str	r2, [r3, #0]
		crc=0;
 80023e4:	4b06      	ldr	r3, [pc, #24]	; (8002400 <calc_crc+0xac>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
	}
//	printf("crc=%d\t crc_buff=%s\t dec=%d\n\r",crc,crc_buff,dec);
	return 0;
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	20000a58 	.word	0x20000a58
 80023f8:	20000a6c 	.word	0x20000a6c
 80023fc:	20000a5c 	.word	0x20000a5c
 8002400:	20000a64 	.word	0x20000a64
 8002404:	20000a7c 	.word	0x20000a7c
 8002408:	20000b7c 	.word	0x20000b7c

0800240c <rtc_read>:

time_t rtc_read(void) {
 800240c:	b580      	push	{r7, lr}
 800240e:	b092      	sub	sp, #72	; 0x48
 8002410:	af00      	add	r7, sp, #0
	RTC_DateTypeDef dateStruct;
	RTC_TimeTypeDef timeStruct;
	struct tm timeinfo;

	hrtc.Instance = RTC;
 8002412:	4b1e      	ldr	r3, [pc, #120]	; (800248c <rtc_read+0x80>)
 8002414:	4a1e      	ldr	r2, [pc, #120]	; (8002490 <rtc_read+0x84>)
 8002416:	601a      	str	r2, [r3, #0]

	// Read actual date and time
	HAL_RTC_GetTime(&hrtc, &timeStruct, FORMAT_BIN); // Read time first!
 8002418:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800241c:	2200      	movs	r2, #0
 800241e:	4619      	mov	r1, r3
 8002420:	481a      	ldr	r0, [pc, #104]	; (800248c <rtc_read+0x80>)
 8002422:	f002 f875 	bl	8004510 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &dateStruct, FORMAT_BIN);
 8002426:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800242a:	2200      	movs	r2, #0
 800242c:	4619      	mov	r1, r3
 800242e:	4817      	ldr	r0, [pc, #92]	; (800248c <rtc_read+0x80>)
 8002430:	f002 f974 	bl	800471c <HAL_RTC_GetDate>

	// Setup a tm structure based on the RTC
	timeinfo.tm_wday = dateStruct.WeekDay;
 8002434:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002438:	61bb      	str	r3, [r7, #24]
	timeinfo.tm_mon = dateStruct.Month ;//-1 do January==0 month
 800243a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800243e:	613b      	str	r3, [r7, #16]
	timeinfo.tm_mday = dateStruct.Date;
 8002440:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8002444:	60fb      	str	r3, [r7, #12]
	timeinfo.tm_year = dateStruct.Year + 2022;
 8002446:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800244a:	f203 73e6 	addw	r3, r3, #2022	; 0x7e6
 800244e:	617b      	str	r3, [r7, #20]
	timeinfo.tm_hour = timeStruct.Hours;
 8002450:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002454:	60bb      	str	r3, [r7, #8]
	timeinfo.tm_min = timeStruct.Minutes;
 8002456:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800245a:	607b      	str	r3, [r7, #4]
	timeinfo.tm_sec = timeStruct.Seconds;
 800245c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002460:	603b      	str	r3, [r7, #0]
	printf("tm_year=%d\t gps_year=%c\n",timeinfo.tm_year,gps.year[0]);
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	4a0b      	ldr	r2, [pc, #44]	; (8002494 <rtc_read+0x88>)
 8002466:	7912      	ldrb	r2, [r2, #4]
 8002468:	4619      	mov	r1, r3
 800246a:	480b      	ldr	r0, [pc, #44]	; (8002498 <rtc_read+0x8c>)
 800246c:	f004 fbc4 	bl	8006bf8 <printf>
	// Convert to timestamp
	time_t t = mktime(&timeinfo);
 8002470:	463b      	mov	r3, r7
 8002472:	4618      	mov	r0, r3
 8002474:	f004 fa1a 	bl	80068ac <mktime>
 8002478:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40

	return t;
 800247c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
}
 8002480:	4610      	mov	r0, r2
 8002482:	4619      	mov	r1, r3
 8002484:	3748      	adds	r7, #72	; 0x48
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	20000b80 	.word	0x20000b80
 8002490:	40002800 	.word	0x40002800
 8002494:	20000ae4 	.word	0x20000ae4
 8002498:	0800e274 	.word	0x0800e274

0800249c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a04      	ldr	r2, [pc, #16]	; (80024bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d101      	bne.n	80024b2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80024ae:	f000 fa65 	bl	800297c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	40001000 	.word	0x40001000

080024c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024c4:	b672      	cpsid	i
}
 80024c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024c8:	e7fe      	b.n	80024c8 <Error_Handler+0x8>
	...

080024cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80024d2:	4b0f      	ldr	r3, [pc, #60]	; (8002510 <HAL_MspInit+0x44>)
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	4a0e      	ldr	r2, [pc, #56]	; (8002510 <HAL_MspInit+0x44>)
 80024d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024dc:	6413      	str	r3, [r2, #64]	; 0x40
 80024de:	4b0c      	ldr	r3, [pc, #48]	; (8002510 <HAL_MspInit+0x44>)
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024e6:	607b      	str	r3, [r7, #4]
 80024e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ea:	4b09      	ldr	r3, [pc, #36]	; (8002510 <HAL_MspInit+0x44>)
 80024ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ee:	4a08      	ldr	r2, [pc, #32]	; (8002510 <HAL_MspInit+0x44>)
 80024f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024f4:	6453      	str	r3, [r2, #68]	; 0x44
 80024f6:	4b06      	ldr	r3, [pc, #24]	; (8002510 <HAL_MspInit+0x44>)
 80024f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024fe:	603b      	str	r3, [r7, #0]
 8002500:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002502:	bf00      	nop
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	40023800 	.word	0x40023800

08002514 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a07      	ldr	r2, [pc, #28]	; (8002540 <HAL_RTC_MspInit+0x2c>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d105      	bne.n	8002532 <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002526:	4b07      	ldr	r3, [pc, #28]	; (8002544 <HAL_RTC_MspInit+0x30>)
 8002528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800252a:	4a06      	ldr	r2, [pc, #24]	; (8002544 <HAL_RTC_MspInit+0x30>)
 800252c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002530:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002532:	bf00      	nop
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	40002800 	.word	0x40002800
 8002544:	40023800 	.word	0x40023800

08002548 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b08c      	sub	sp, #48	; 0x30
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002550:	f107 031c 	add.w	r3, r7, #28
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART7)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a36      	ldr	r2, [pc, #216]	; (8002640 <HAL_UART_MspInit+0xf8>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d130      	bne.n	80025cc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 800256a:	4b36      	ldr	r3, [pc, #216]	; (8002644 <HAL_UART_MspInit+0xfc>)
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	4a35      	ldr	r2, [pc, #212]	; (8002644 <HAL_UART_MspInit+0xfc>)
 8002570:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002574:	6413      	str	r3, [r2, #64]	; 0x40
 8002576:	4b33      	ldr	r3, [pc, #204]	; (8002644 <HAL_UART_MspInit+0xfc>)
 8002578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800257e:	61bb      	str	r3, [r7, #24]
 8002580:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002582:	4b30      	ldr	r3, [pc, #192]	; (8002644 <HAL_UART_MspInit+0xfc>)
 8002584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002586:	4a2f      	ldr	r2, [pc, #188]	; (8002644 <HAL_UART_MspInit+0xfc>)
 8002588:	f043 0320 	orr.w	r3, r3, #32
 800258c:	6313      	str	r3, [r2, #48]	; 0x30
 800258e:	4b2d      	ldr	r3, [pc, #180]	; (8002644 <HAL_UART_MspInit+0xfc>)
 8002590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002592:	f003 0320 	and.w	r3, r3, #32
 8002596:	617b      	str	r3, [r7, #20]
 8002598:	697b      	ldr	r3, [r7, #20]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800259a:	23c0      	movs	r3, #192	; 0xc0
 800259c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800259e:	2302      	movs	r3, #2
 80025a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a2:	2300      	movs	r3, #0
 80025a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025a6:	2303      	movs	r3, #3
 80025a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80025aa:	2308      	movs	r3, #8
 80025ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80025ae:	f107 031c 	add.w	r3, r7, #28
 80025b2:	4619      	mov	r1, r3
 80025b4:	4824      	ldr	r0, [pc, #144]	; (8002648 <HAL_UART_MspInit+0x100>)
 80025b6:	f000 fb99 	bl	8002cec <HAL_GPIO_Init>

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 80025ba:	2200      	movs	r2, #0
 80025bc:	2100      	movs	r1, #0
 80025be:	2052      	movs	r0, #82	; 0x52
 80025c0:	f000 fad8 	bl	8002b74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 80025c4:	2052      	movs	r0, #82	; 0x52
 80025c6:	f000 faf1 	bl	8002bac <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80025ca:	e034      	b.n	8002636 <HAL_UART_MspInit+0xee>
  else if(huart->Instance==USART6)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a1e      	ldr	r2, [pc, #120]	; (800264c <HAL_UART_MspInit+0x104>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d12f      	bne.n	8002636 <HAL_UART_MspInit+0xee>
    __HAL_RCC_USART6_CLK_ENABLE();
 80025d6:	4b1b      	ldr	r3, [pc, #108]	; (8002644 <HAL_UART_MspInit+0xfc>)
 80025d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025da:	4a1a      	ldr	r2, [pc, #104]	; (8002644 <HAL_UART_MspInit+0xfc>)
 80025dc:	f043 0320 	orr.w	r3, r3, #32
 80025e0:	6453      	str	r3, [r2, #68]	; 0x44
 80025e2:	4b18      	ldr	r3, [pc, #96]	; (8002644 <HAL_UART_MspInit+0xfc>)
 80025e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e6:	f003 0320 	and.w	r3, r3, #32
 80025ea:	613b      	str	r3, [r7, #16]
 80025ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ee:	4b15      	ldr	r3, [pc, #84]	; (8002644 <HAL_UART_MspInit+0xfc>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f2:	4a14      	ldr	r2, [pc, #80]	; (8002644 <HAL_UART_MspInit+0xfc>)
 80025f4:	f043 0304 	orr.w	r3, r3, #4
 80025f8:	6313      	str	r3, [r2, #48]	; 0x30
 80025fa:	4b12      	ldr	r3, [pc, #72]	; (8002644 <HAL_UART_MspInit+0xfc>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002606:	23c0      	movs	r3, #192	; 0xc0
 8002608:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800260a:	2302      	movs	r3, #2
 800260c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260e:	2300      	movs	r3, #0
 8002610:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002612:	2303      	movs	r3, #3
 8002614:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002616:	2308      	movs	r3, #8
 8002618:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800261a:	f107 031c 	add.w	r3, r7, #28
 800261e:	4619      	mov	r1, r3
 8002620:	480b      	ldr	r0, [pc, #44]	; (8002650 <HAL_UART_MspInit+0x108>)
 8002622:	f000 fb63 	bl	8002cec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002626:	2200      	movs	r2, #0
 8002628:	2100      	movs	r1, #0
 800262a:	2047      	movs	r0, #71	; 0x47
 800262c:	f000 faa2 	bl	8002b74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002630:	2047      	movs	r0, #71	; 0x47
 8002632:	f000 fabb 	bl	8002bac <HAL_NVIC_EnableIRQ>
}
 8002636:	bf00      	nop
 8002638:	3730      	adds	r7, #48	; 0x30
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40007800 	.word	0x40007800
 8002644:	40023800 	.word	0x40023800
 8002648:	40021400 	.word	0x40021400
 800264c:	40011400 	.word	0x40011400
 8002650:	40020800 	.word	0x40020800

08002654 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b08c      	sub	sp, #48	; 0x30
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002660:	2300      	movs	r3, #0
 8002662:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002664:	2200      	movs	r2, #0
 8002666:	6879      	ldr	r1, [r7, #4]
 8002668:	2036      	movs	r0, #54	; 0x36
 800266a:	f000 fa83 	bl	8002b74 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800266e:	2036      	movs	r0, #54	; 0x36
 8002670:	f000 fa9c 	bl	8002bac <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002674:	4b1f      	ldr	r3, [pc, #124]	; (80026f4 <HAL_InitTick+0xa0>)
 8002676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002678:	4a1e      	ldr	r2, [pc, #120]	; (80026f4 <HAL_InitTick+0xa0>)
 800267a:	f043 0310 	orr.w	r3, r3, #16
 800267e:	6413      	str	r3, [r2, #64]	; 0x40
 8002680:	4b1c      	ldr	r3, [pc, #112]	; (80026f4 <HAL_InitTick+0xa0>)
 8002682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002684:	f003 0310 	and.w	r3, r3, #16
 8002688:	60fb      	str	r3, [r7, #12]
 800268a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800268c:	f107 0210 	add.w	r2, r7, #16
 8002690:	f107 0314 	add.w	r3, r7, #20
 8002694:	4611      	mov	r1, r2
 8002696:	4618      	mov	r0, r3
 8002698:	f001 f9c8 	bl	8003a2c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800269c:	f001 f99e 	bl	80039dc <HAL_RCC_GetPCLK1Freq>
 80026a0:	4603      	mov	r3, r0
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80026a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026a8:	4a13      	ldr	r2, [pc, #76]	; (80026f8 <HAL_InitTick+0xa4>)
 80026aa:	fba2 2303 	umull	r2, r3, r2, r3
 80026ae:	0c9b      	lsrs	r3, r3, #18
 80026b0:	3b01      	subs	r3, #1
 80026b2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80026b4:	4b11      	ldr	r3, [pc, #68]	; (80026fc <HAL_InitTick+0xa8>)
 80026b6:	4a12      	ldr	r2, [pc, #72]	; (8002700 <HAL_InitTick+0xac>)
 80026b8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80026ba:	4b10      	ldr	r3, [pc, #64]	; (80026fc <HAL_InitTick+0xa8>)
 80026bc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80026c0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80026c2:	4a0e      	ldr	r2, [pc, #56]	; (80026fc <HAL_InitTick+0xa8>)
 80026c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026c6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80026c8:	4b0c      	ldr	r3, [pc, #48]	; (80026fc <HAL_InitTick+0xa8>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026ce:	4b0b      	ldr	r3, [pc, #44]	; (80026fc <HAL_InitTick+0xa8>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80026d4:	4809      	ldr	r0, [pc, #36]	; (80026fc <HAL_InitTick+0xa8>)
 80026d6:	f002 f901 	bl	80048dc <HAL_TIM_Base_Init>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d104      	bne.n	80026ea <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80026e0:	4806      	ldr	r0, [pc, #24]	; (80026fc <HAL_InitTick+0xa8>)
 80026e2:	f002 f95d 	bl	80049a0 <HAL_TIM_Base_Start_IT>
 80026e6:	4603      	mov	r3, r0
 80026e8:	e000      	b.n	80026ec <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3730      	adds	r7, #48	; 0x30
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40023800 	.word	0x40023800
 80026f8:	431bde83 	.word	0x431bde83
 80026fc:	20000c24 	.word	0x20000c24
 8002700:	40001000 	.word	0x40001000

08002704 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002708:	e7fe      	b.n	8002708 <NMI_Handler+0x4>

0800270a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800270a:	b480      	push	{r7}
 800270c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800270e:	e7fe      	b.n	800270e <HardFault_Handler+0x4>

08002710 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002714:	e7fe      	b.n	8002714 <MemManage_Handler+0x4>

08002716 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002716:	b480      	push	{r7}
 8002718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800271a:	e7fe      	b.n	800271a <BusFault_Handler+0x4>

0800271c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002720:	e7fe      	b.n	8002720 <UsageFault_Handler+0x4>

08002722 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002722:	b480      	push	{r7}
 8002724:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002726:	bf00      	nop
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002734:	bf00      	nop
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr

0800273e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800273e:	b480      	push	{r7}
 8002740:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002742:	bf00      	nop
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002750:	bf00      	nop
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
	...

0800275c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002760:	4802      	ldr	r0, [pc, #8]	; (800276c <TIM6_DAC_IRQHandler+0x10>)
 8002762:	f002 f995 	bl	8004a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002766:	bf00      	nop
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	20000c24 	.word	0x20000c24

08002770 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002774:	4802      	ldr	r0, [pc, #8]	; (8002780 <USART6_IRQHandler+0x10>)
 8002776:	f002 fd2f 	bl	80051d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800277a:	bf00      	nop
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	20000ba0 	.word	0x20000ba0

08002784 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
//	  } else {
//	    uart7_handler();
//	  }
//	  return;
  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8002788:	4802      	ldr	r0, [pc, #8]	; (8002794 <UART7_IRQHandler+0x10>)
 800278a:	f002 fd25 	bl	80051d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 800278e:	bf00      	nop
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	20000af8 	.word	0x20000af8

08002798 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
	return 1;
 800279c:	2301      	movs	r3, #1
}
 800279e:	4618      	mov	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <_kill>:

int _kill(int pid, int sig)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80027b2:	f003 ff71 	bl	8006698 <__errno>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2216      	movs	r2, #22
 80027ba:	601a      	str	r2, [r3, #0]
	return -1;
 80027bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <_exit>:

void _exit (int status)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80027d0:	f04f 31ff 	mov.w	r1, #4294967295
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f7ff ffe7 	bl	80027a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80027da:	e7fe      	b.n	80027da <_exit+0x12>

080027dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027e8:	2300      	movs	r3, #0
 80027ea:	617b      	str	r3, [r7, #20]
 80027ec:	e00a      	b.n	8002804 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80027ee:	f3af 8000 	nop.w
 80027f2:	4601      	mov	r1, r0
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	1c5a      	adds	r2, r3, #1
 80027f8:	60ba      	str	r2, [r7, #8]
 80027fa:	b2ca      	uxtb	r2, r1
 80027fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	3301      	adds	r3, #1
 8002802:	617b      	str	r3, [r7, #20]
 8002804:	697a      	ldr	r2, [r7, #20]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	429a      	cmp	r2, r3
 800280a:	dbf0      	blt.n	80027ee <_read+0x12>
	}

return len;
 800280c:	687b      	ldr	r3, [r7, #4]
}
 800280e:	4618      	mov	r0, r3
 8002810:	3718      	adds	r7, #24
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002816:	b480      	push	{r7}
 8002818:	b083      	sub	sp, #12
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
	return -1;
 800281e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002822:	4618      	mov	r0, r3
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr

0800282e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800282e:	b480      	push	{r7}
 8002830:	b083      	sub	sp, #12
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
 8002836:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800283e:	605a      	str	r2, [r3, #4]
	return 0;
 8002840:	2300      	movs	r3, #0
}
 8002842:	4618      	mov	r0, r3
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr

0800284e <_isatty>:

int _isatty(int file)
{
 800284e:	b480      	push	{r7}
 8002850:	b083      	sub	sp, #12
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
	return 1;
 8002856:	2301      	movs	r3, #1
}
 8002858:	4618      	mov	r0, r3
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
	return 0;
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	3714      	adds	r7, #20
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
	...

08002880 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b086      	sub	sp, #24
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002888:	4a14      	ldr	r2, [pc, #80]	; (80028dc <_sbrk+0x5c>)
 800288a:	4b15      	ldr	r3, [pc, #84]	; (80028e0 <_sbrk+0x60>)
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002894:	4b13      	ldr	r3, [pc, #76]	; (80028e4 <_sbrk+0x64>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d102      	bne.n	80028a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800289c:	4b11      	ldr	r3, [pc, #68]	; (80028e4 <_sbrk+0x64>)
 800289e:	4a12      	ldr	r2, [pc, #72]	; (80028e8 <_sbrk+0x68>)
 80028a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028a2:	4b10      	ldr	r3, [pc, #64]	; (80028e4 <_sbrk+0x64>)
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4413      	add	r3, r2
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d207      	bcs.n	80028c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028b0:	f003 fef2 	bl	8006698 <__errno>
 80028b4:	4603      	mov	r3, r0
 80028b6:	220c      	movs	r2, #12
 80028b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028ba:	f04f 33ff 	mov.w	r3, #4294967295
 80028be:	e009      	b.n	80028d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028c0:	4b08      	ldr	r3, [pc, #32]	; (80028e4 <_sbrk+0x64>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028c6:	4b07      	ldr	r3, [pc, #28]	; (80028e4 <_sbrk+0x64>)
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4413      	add	r3, r2
 80028ce:	4a05      	ldr	r2, [pc, #20]	; (80028e4 <_sbrk+0x64>)
 80028d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028d2:	68fb      	ldr	r3, [r7, #12]
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3718      	adds	r7, #24
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	20050000 	.word	0x20050000
 80028e0:	00000400 	.word	0x00000400
 80028e4:	20000a88 	.word	0x20000a88
 80028e8:	20000c88 	.word	0x20000c88

080028ec <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028f0:	4b06      	ldr	r3, [pc, #24]	; (800290c <SystemInit+0x20>)
 80028f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028f6:	4a05      	ldr	r2, [pc, #20]	; (800290c <SystemInit+0x20>)
 80028f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002900:	bf00      	nop
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	e000ed00 	.word	0xe000ed00

08002910 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002910:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002948 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002914:	480d      	ldr	r0, [pc, #52]	; (800294c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002916:	490e      	ldr	r1, [pc, #56]	; (8002950 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002918:	4a0e      	ldr	r2, [pc, #56]	; (8002954 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800291a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800291c:	e002      	b.n	8002924 <LoopCopyDataInit>

0800291e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800291e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002920:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002922:	3304      	adds	r3, #4

08002924 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002924:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002926:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002928:	d3f9      	bcc.n	800291e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800292a:	4a0b      	ldr	r2, [pc, #44]	; (8002958 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800292c:	4c0b      	ldr	r4, [pc, #44]	; (800295c <LoopFillZerobss+0x26>)
  movs r3, #0
 800292e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002930:	e001      	b.n	8002936 <LoopFillZerobss>

08002932 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002932:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002934:	3204      	adds	r2, #4

08002936 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002936:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002938:	d3fb      	bcc.n	8002932 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800293a:	f7ff ffd7 	bl	80028ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800293e:	f003 feb1 	bl	80066a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002942:	f7fe fb1d 	bl	8000f80 <main>
  bx  lr    
 8002946:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002948:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800294c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002950:	20000a30 	.word	0x20000a30
  ldr r2, =_sidata
 8002954:	0800e7bc 	.word	0x0800e7bc
  ldr r2, =_sbss
 8002958:	20000a30 	.word	0x20000a30
  ldr r4, =_ebss
 800295c:	20000c84 	.word	0x20000c84

08002960 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002960:	e7fe      	b.n	8002960 <ADC_IRQHandler>

08002962 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002962:	b580      	push	{r7, lr}
 8002964:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002966:	2003      	movs	r0, #3
 8002968:	f000 f8f9 	bl	8002b5e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800296c:	2000      	movs	r0, #0
 800296e:	f7ff fe71 	bl	8002654 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002972:	f7ff fdab 	bl	80024cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002976:	2300      	movs	r3, #0
}
 8002978:	4618      	mov	r0, r3
 800297a:	bd80      	pop	{r7, pc}

0800297c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002980:	4b06      	ldr	r3, [pc, #24]	; (800299c <HAL_IncTick+0x20>)
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	461a      	mov	r2, r3
 8002986:	4b06      	ldr	r3, [pc, #24]	; (80029a0 <HAL_IncTick+0x24>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4413      	add	r3, r2
 800298c:	4a04      	ldr	r2, [pc, #16]	; (80029a0 <HAL_IncTick+0x24>)
 800298e:	6013      	str	r3, [r2, #0]
}
 8002990:	bf00      	nop
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	20000014 	.word	0x20000014
 80029a0:	20000c70 	.word	0x20000c70

080029a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  return uwTick;
 80029a8:	4b03      	ldr	r3, [pc, #12]	; (80029b8 <HAL_GetTick+0x14>)
 80029aa:	681b      	ldr	r3, [r3, #0]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	20000c70 	.word	0x20000c70

080029bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029c4:	f7ff ffee 	bl	80029a4 <HAL_GetTick>
 80029c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d4:	d005      	beq.n	80029e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029d6:	4b0a      	ldr	r3, [pc, #40]	; (8002a00 <HAL_Delay+0x44>)
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	461a      	mov	r2, r3
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4413      	add	r3, r2
 80029e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029e2:	bf00      	nop
 80029e4:	f7ff ffde 	bl	80029a4 <HAL_GetTick>
 80029e8:	4602      	mov	r2, r0
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	68fa      	ldr	r2, [r7, #12]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d8f7      	bhi.n	80029e4 <HAL_Delay+0x28>
  {
  }
}
 80029f4:	bf00      	nop
 80029f6:	bf00      	nop
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	20000014 	.word	0x20000014

08002a04 <__NVIC_SetPriorityGrouping>:
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f003 0307 	and.w	r3, r3, #7
 8002a12:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a14:	4b0b      	ldr	r3, [pc, #44]	; (8002a44 <__NVIC_SetPriorityGrouping+0x40>)
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a1a:	68ba      	ldr	r2, [r7, #8]
 8002a1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a20:	4013      	ands	r3, r2
 8002a22:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002a2c:	4b06      	ldr	r3, [pc, #24]	; (8002a48 <__NVIC_SetPriorityGrouping+0x44>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a32:	4a04      	ldr	r2, [pc, #16]	; (8002a44 <__NVIC_SetPriorityGrouping+0x40>)
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	60d3      	str	r3, [r2, #12]
}
 8002a38:	bf00      	nop
 8002a3a:	3714      	adds	r7, #20
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	e000ed00 	.word	0xe000ed00
 8002a48:	05fa0000 	.word	0x05fa0000

08002a4c <__NVIC_GetPriorityGrouping>:
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a50:	4b04      	ldr	r3, [pc, #16]	; (8002a64 <__NVIC_GetPriorityGrouping+0x18>)
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	0a1b      	lsrs	r3, r3, #8
 8002a56:	f003 0307 	and.w	r3, r3, #7
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	e000ed00 	.word	0xe000ed00

08002a68 <__NVIC_EnableIRQ>:
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	db0b      	blt.n	8002a92 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a7a:	79fb      	ldrb	r3, [r7, #7]
 8002a7c:	f003 021f 	and.w	r2, r3, #31
 8002a80:	4907      	ldr	r1, [pc, #28]	; (8002aa0 <__NVIC_EnableIRQ+0x38>)
 8002a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a86:	095b      	lsrs	r3, r3, #5
 8002a88:	2001      	movs	r0, #1
 8002a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002a92:	bf00      	nop
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	e000e100 	.word	0xe000e100

08002aa4 <__NVIC_SetPriority>:
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	6039      	str	r1, [r7, #0]
 8002aae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	db0a      	blt.n	8002ace <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	b2da      	uxtb	r2, r3
 8002abc:	490c      	ldr	r1, [pc, #48]	; (8002af0 <__NVIC_SetPriority+0x4c>)
 8002abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac2:	0112      	lsls	r2, r2, #4
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	440b      	add	r3, r1
 8002ac8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002acc:	e00a      	b.n	8002ae4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	b2da      	uxtb	r2, r3
 8002ad2:	4908      	ldr	r1, [pc, #32]	; (8002af4 <__NVIC_SetPriority+0x50>)
 8002ad4:	79fb      	ldrb	r3, [r7, #7]
 8002ad6:	f003 030f 	and.w	r3, r3, #15
 8002ada:	3b04      	subs	r3, #4
 8002adc:	0112      	lsls	r2, r2, #4
 8002ade:	b2d2      	uxtb	r2, r2
 8002ae0:	440b      	add	r3, r1
 8002ae2:	761a      	strb	r2, [r3, #24]
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr
 8002af0:	e000e100 	.word	0xe000e100
 8002af4:	e000ed00 	.word	0xe000ed00

08002af8 <NVIC_EncodePriority>:
{
 8002af8:	b480      	push	{r7}
 8002afa:	b089      	sub	sp, #36	; 0x24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f003 0307 	and.w	r3, r3, #7
 8002b0a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	f1c3 0307 	rsb	r3, r3, #7
 8002b12:	2b04      	cmp	r3, #4
 8002b14:	bf28      	it	cs
 8002b16:	2304      	movcs	r3, #4
 8002b18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	3304      	adds	r3, #4
 8002b1e:	2b06      	cmp	r3, #6
 8002b20:	d902      	bls.n	8002b28 <NVIC_EncodePriority+0x30>
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	3b03      	subs	r3, #3
 8002b26:	e000      	b.n	8002b2a <NVIC_EncodePriority+0x32>
 8002b28:	2300      	movs	r3, #0
 8002b2a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	43da      	mvns	r2, r3
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	401a      	ands	r2, r3
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b40:	f04f 31ff 	mov.w	r1, #4294967295
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	fa01 f303 	lsl.w	r3, r1, r3
 8002b4a:	43d9      	mvns	r1, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b50:	4313      	orrs	r3, r2
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3724      	adds	r7, #36	; 0x24
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr

08002b5e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b082      	sub	sp, #8
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f7ff ff4c 	bl	8002a04 <__NVIC_SetPriorityGrouping>
}
 8002b6c:	bf00      	nop
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b086      	sub	sp, #24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
 8002b80:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002b82:	2300      	movs	r3, #0
 8002b84:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b86:	f7ff ff61 	bl	8002a4c <__NVIC_GetPriorityGrouping>
 8002b8a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	68b9      	ldr	r1, [r7, #8]
 8002b90:	6978      	ldr	r0, [r7, #20]
 8002b92:	f7ff ffb1 	bl	8002af8 <NVIC_EncodePriority>
 8002b96:	4602      	mov	r2, r0
 8002b98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b9c:	4611      	mov	r1, r2
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff ff80 	bl	8002aa4 <__NVIC_SetPriority>
}
 8002ba4:	bf00      	nop
 8002ba6:	3718      	adds	r7, #24
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff ff54 	bl	8002a68 <__NVIC_EnableIRQ>
}
 8002bc0:	bf00      	nop
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002bd6:	f7ff fee5 	bl	80029a4 <HAL_GetTick>
 8002bda:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d008      	beq.n	8002bfa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2280      	movs	r2, #128	; 0x80
 8002bec:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e052      	b.n	8002ca0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0216 	bic.w	r2, r2, #22
 8002c08:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	695a      	ldr	r2, [r3, #20]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c18:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d103      	bne.n	8002c2a <HAL_DMA_Abort+0x62>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d007      	beq.n	8002c3a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f022 0208 	bic.w	r2, r2, #8
 8002c38:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f022 0201 	bic.w	r2, r2, #1
 8002c48:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c4a:	e013      	b.n	8002c74 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c4c:	f7ff feaa 	bl	80029a4 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b05      	cmp	r3, #5
 8002c58:	d90c      	bls.n	8002c74 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2203      	movs	r2, #3
 8002c64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002c70:	2303      	movs	r3, #3
 8002c72:	e015      	b.n	8002ca0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d1e4      	bne.n	8002c4c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c86:	223f      	movs	r2, #63	; 0x3f
 8002c88:	409a      	lsls	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2201      	movs	r2, #1
 8002c92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002c9e:	2300      	movs	r3, #0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3710      	adds	r7, #16
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d004      	beq.n	8002cc6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2280      	movs	r2, #128	; 0x80
 8002cc0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e00c      	b.n	8002ce0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2205      	movs	r2, #5
 8002cca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f022 0201 	bic.w	r2, r2, #1
 8002cdc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr

08002cec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b089      	sub	sp, #36	; 0x24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002d02:	2300      	movs	r3, #0
 8002d04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002d06:	2300      	movs	r3, #0
 8002d08:	61fb      	str	r3, [r7, #28]
 8002d0a:	e175      	b.n	8002ff8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	fa02 f303 	lsl.w	r3, r2, r3
 8002d14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d20:	693a      	ldr	r2, [r7, #16]
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	429a      	cmp	r2, r3
 8002d26:	f040 8164 	bne.w	8002ff2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f003 0303 	and.w	r3, r3, #3
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d005      	beq.n	8002d42 <HAL_GPIO_Init+0x56>
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f003 0303 	and.w	r3, r3, #3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d130      	bne.n	8002da4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	2203      	movs	r2, #3
 8002d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d52:	43db      	mvns	r3, r3
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	4013      	ands	r3, r2
 8002d58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	68da      	ldr	r2, [r3, #12]
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	fa02 f303 	lsl.w	r3, r2, r3
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d78:	2201      	movs	r2, #1
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d80:	43db      	mvns	r3, r3
 8002d82:	69ba      	ldr	r2, [r7, #24]
 8002d84:	4013      	ands	r3, r2
 8002d86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	091b      	lsrs	r3, r3, #4
 8002d8e:	f003 0201 	and.w	r2, r3, #1
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	fa02 f303 	lsl.w	r3, r2, r3
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f003 0303 	and.w	r3, r3, #3
 8002dac:	2b03      	cmp	r3, #3
 8002dae:	d017      	beq.n	8002de0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	2203      	movs	r2, #3
 8002dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	005b      	lsls	r3, r3, #1
 8002dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd4:	69ba      	ldr	r2, [r7, #24]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	69ba      	ldr	r2, [r7, #24]
 8002dde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f003 0303 	and.w	r3, r3, #3
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d123      	bne.n	8002e34 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	08da      	lsrs	r2, r3, #3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	3208      	adds	r2, #8
 8002df4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002df8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	f003 0307 	and.w	r3, r3, #7
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	220f      	movs	r2, #15
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	43db      	mvns	r3, r3
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	691a      	ldr	r2, [r3, #16]
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	f003 0307 	and.w	r3, r3, #7
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	69ba      	ldr	r2, [r7, #24]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	08da      	lsrs	r2, r3, #3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	3208      	adds	r2, #8
 8002e2e:	69b9      	ldr	r1, [r7, #24]
 8002e30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	2203      	movs	r2, #3
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	43db      	mvns	r3, r3
 8002e46:	69ba      	ldr	r2, [r7, #24]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f003 0203 	and.w	r2, r3, #3
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	69ba      	ldr	r2, [r7, #24]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f000 80be 	beq.w	8002ff2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e76:	4b66      	ldr	r3, [pc, #408]	; (8003010 <HAL_GPIO_Init+0x324>)
 8002e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e7a:	4a65      	ldr	r2, [pc, #404]	; (8003010 <HAL_GPIO_Init+0x324>)
 8002e7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e80:	6453      	str	r3, [r2, #68]	; 0x44
 8002e82:	4b63      	ldr	r3, [pc, #396]	; (8003010 <HAL_GPIO_Init+0x324>)
 8002e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002e8e:	4a61      	ldr	r2, [pc, #388]	; (8003014 <HAL_GPIO_Init+0x328>)
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	089b      	lsrs	r3, r3, #2
 8002e94:	3302      	adds	r3, #2
 8002e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	f003 0303 	and.w	r3, r3, #3
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	220f      	movs	r2, #15
 8002ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eaa:	43db      	mvns	r3, r3
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	4013      	ands	r3, r2
 8002eb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4a58      	ldr	r2, [pc, #352]	; (8003018 <HAL_GPIO_Init+0x32c>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d037      	beq.n	8002f2a <HAL_GPIO_Init+0x23e>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a57      	ldr	r2, [pc, #348]	; (800301c <HAL_GPIO_Init+0x330>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d031      	beq.n	8002f26 <HAL_GPIO_Init+0x23a>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a56      	ldr	r2, [pc, #344]	; (8003020 <HAL_GPIO_Init+0x334>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d02b      	beq.n	8002f22 <HAL_GPIO_Init+0x236>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4a55      	ldr	r2, [pc, #340]	; (8003024 <HAL_GPIO_Init+0x338>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d025      	beq.n	8002f1e <HAL_GPIO_Init+0x232>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a54      	ldr	r2, [pc, #336]	; (8003028 <HAL_GPIO_Init+0x33c>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d01f      	beq.n	8002f1a <HAL_GPIO_Init+0x22e>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a53      	ldr	r2, [pc, #332]	; (800302c <HAL_GPIO_Init+0x340>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d019      	beq.n	8002f16 <HAL_GPIO_Init+0x22a>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a52      	ldr	r2, [pc, #328]	; (8003030 <HAL_GPIO_Init+0x344>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d013      	beq.n	8002f12 <HAL_GPIO_Init+0x226>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a51      	ldr	r2, [pc, #324]	; (8003034 <HAL_GPIO_Init+0x348>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d00d      	beq.n	8002f0e <HAL_GPIO_Init+0x222>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a50      	ldr	r2, [pc, #320]	; (8003038 <HAL_GPIO_Init+0x34c>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d007      	beq.n	8002f0a <HAL_GPIO_Init+0x21e>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a4f      	ldr	r2, [pc, #316]	; (800303c <HAL_GPIO_Init+0x350>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d101      	bne.n	8002f06 <HAL_GPIO_Init+0x21a>
 8002f02:	2309      	movs	r3, #9
 8002f04:	e012      	b.n	8002f2c <HAL_GPIO_Init+0x240>
 8002f06:	230a      	movs	r3, #10
 8002f08:	e010      	b.n	8002f2c <HAL_GPIO_Init+0x240>
 8002f0a:	2308      	movs	r3, #8
 8002f0c:	e00e      	b.n	8002f2c <HAL_GPIO_Init+0x240>
 8002f0e:	2307      	movs	r3, #7
 8002f10:	e00c      	b.n	8002f2c <HAL_GPIO_Init+0x240>
 8002f12:	2306      	movs	r3, #6
 8002f14:	e00a      	b.n	8002f2c <HAL_GPIO_Init+0x240>
 8002f16:	2305      	movs	r3, #5
 8002f18:	e008      	b.n	8002f2c <HAL_GPIO_Init+0x240>
 8002f1a:	2304      	movs	r3, #4
 8002f1c:	e006      	b.n	8002f2c <HAL_GPIO_Init+0x240>
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e004      	b.n	8002f2c <HAL_GPIO_Init+0x240>
 8002f22:	2302      	movs	r3, #2
 8002f24:	e002      	b.n	8002f2c <HAL_GPIO_Init+0x240>
 8002f26:	2301      	movs	r3, #1
 8002f28:	e000      	b.n	8002f2c <HAL_GPIO_Init+0x240>
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	69fa      	ldr	r2, [r7, #28]
 8002f2e:	f002 0203 	and.w	r2, r2, #3
 8002f32:	0092      	lsls	r2, r2, #2
 8002f34:	4093      	lsls	r3, r2
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002f3c:	4935      	ldr	r1, [pc, #212]	; (8003014 <HAL_GPIO_Init+0x328>)
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	089b      	lsrs	r3, r3, #2
 8002f42:	3302      	adds	r3, #2
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f4a:	4b3d      	ldr	r3, [pc, #244]	; (8003040 <HAL_GPIO_Init+0x354>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	43db      	mvns	r3, r3
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	4013      	ands	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d003      	beq.n	8002f6e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002f66:	69ba      	ldr	r2, [r7, #24]
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f6e:	4a34      	ldr	r2, [pc, #208]	; (8003040 <HAL_GPIO_Init+0x354>)
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f74:	4b32      	ldr	r3, [pc, #200]	; (8003040 <HAL_GPIO_Init+0x354>)
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	43db      	mvns	r3, r3
 8002f7e:	69ba      	ldr	r2, [r7, #24]
 8002f80:	4013      	ands	r3, r2
 8002f82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d003      	beq.n	8002f98 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f98:	4a29      	ldr	r2, [pc, #164]	; (8003040 <HAL_GPIO_Init+0x354>)
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f9e:	4b28      	ldr	r3, [pc, #160]	; (8003040 <HAL_GPIO_Init+0x354>)
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	43db      	mvns	r3, r3
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	4013      	ands	r3, r2
 8002fac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fc2:	4a1f      	ldr	r2, [pc, #124]	; (8003040 <HAL_GPIO_Init+0x354>)
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fc8:	4b1d      	ldr	r3, [pc, #116]	; (8003040 <HAL_GPIO_Init+0x354>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	43db      	mvns	r3, r3
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d003      	beq.n	8002fec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002fe4:	69ba      	ldr	r2, [r7, #24]
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002fec:	4a14      	ldr	r2, [pc, #80]	; (8003040 <HAL_GPIO_Init+0x354>)
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	61fb      	str	r3, [r7, #28]
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	2b0f      	cmp	r3, #15
 8002ffc:	f67f ae86 	bls.w	8002d0c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003000:	bf00      	nop
 8003002:	bf00      	nop
 8003004:	3724      	adds	r7, #36	; 0x24
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	40023800 	.word	0x40023800
 8003014:	40013800 	.word	0x40013800
 8003018:	40020000 	.word	0x40020000
 800301c:	40020400 	.word	0x40020400
 8003020:	40020800 	.word	0x40020800
 8003024:	40020c00 	.word	0x40020c00
 8003028:	40021000 	.word	0x40021000
 800302c:	40021400 	.word	0x40021400
 8003030:	40021800 	.word	0x40021800
 8003034:	40021c00 	.word	0x40021c00
 8003038:	40022000 	.word	0x40022000
 800303c:	40022400 	.word	0x40022400
 8003040:	40013c00 	.word	0x40013c00

08003044 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	460b      	mov	r3, r1
 800304e:	807b      	strh	r3, [r7, #2]
 8003050:	4613      	mov	r3, r2
 8003052:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003054:	787b      	ldrb	r3, [r7, #1]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d003      	beq.n	8003062 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800305a:	887a      	ldrh	r2, [r7, #2]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003060:	e003      	b.n	800306a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003062:	887b      	ldrh	r3, [r7, #2]
 8003064:	041a      	lsls	r2, r3, #16
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	619a      	str	r2, [r3, #24]
}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
	...

08003078 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800307c:	4b05      	ldr	r3, [pc, #20]	; (8003094 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a04      	ldr	r2, [pc, #16]	; (8003094 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003082:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003086:	6013      	str	r3, [r2, #0]
}
 8003088:	bf00      	nop
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	40007000 	.word	0x40007000

08003098 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800309e:	2300      	movs	r3, #0
 80030a0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80030a2:	4b23      	ldr	r3, [pc, #140]	; (8003130 <HAL_PWREx_EnableOverDrive+0x98>)
 80030a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a6:	4a22      	ldr	r2, [pc, #136]	; (8003130 <HAL_PWREx_EnableOverDrive+0x98>)
 80030a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030ac:	6413      	str	r3, [r2, #64]	; 0x40
 80030ae:	4b20      	ldr	r3, [pc, #128]	; (8003130 <HAL_PWREx_EnableOverDrive+0x98>)
 80030b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030b6:	603b      	str	r3, [r7, #0]
 80030b8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80030ba:	4b1e      	ldr	r3, [pc, #120]	; (8003134 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a1d      	ldr	r2, [pc, #116]	; (8003134 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030c4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030c6:	f7ff fc6d 	bl	80029a4 <HAL_GetTick>
 80030ca:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80030cc:	e009      	b.n	80030e2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80030ce:	f7ff fc69 	bl	80029a4 <HAL_GetTick>
 80030d2:	4602      	mov	r2, r0
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80030dc:	d901      	bls.n	80030e2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e022      	b.n	8003128 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80030e2:	4b14      	ldr	r3, [pc, #80]	; (8003134 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030ee:	d1ee      	bne.n	80030ce <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80030f0:	4b10      	ldr	r3, [pc, #64]	; (8003134 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a0f      	ldr	r2, [pc, #60]	; (8003134 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030fa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030fc:	f7ff fc52 	bl	80029a4 <HAL_GetTick>
 8003100:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003102:	e009      	b.n	8003118 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003104:	f7ff fc4e 	bl	80029a4 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003112:	d901      	bls.n	8003118 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e007      	b.n	8003128 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003118:	4b06      	ldr	r3, [pc, #24]	; (8003134 <HAL_PWREx_EnableOverDrive+0x9c>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003120:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003124:	d1ee      	bne.n	8003104 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	3708      	adds	r7, #8
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	40023800 	.word	0x40023800
 8003134:	40007000 	.word	0x40007000

08003138 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003140:	2300      	movs	r3, #0
 8003142:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e291      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0301 	and.w	r3, r3, #1
 8003156:	2b00      	cmp	r3, #0
 8003158:	f000 8087 	beq.w	800326a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800315c:	4b96      	ldr	r3, [pc, #600]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f003 030c 	and.w	r3, r3, #12
 8003164:	2b04      	cmp	r3, #4
 8003166:	d00c      	beq.n	8003182 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003168:	4b93      	ldr	r3, [pc, #588]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	f003 030c 	and.w	r3, r3, #12
 8003170:	2b08      	cmp	r3, #8
 8003172:	d112      	bne.n	800319a <HAL_RCC_OscConfig+0x62>
 8003174:	4b90      	ldr	r3, [pc, #576]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800317c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003180:	d10b      	bne.n	800319a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003182:	4b8d      	ldr	r3, [pc, #564]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d06c      	beq.n	8003268 <HAL_RCC_OscConfig+0x130>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d168      	bne.n	8003268 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e26b      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031a2:	d106      	bne.n	80031b2 <HAL_RCC_OscConfig+0x7a>
 80031a4:	4b84      	ldr	r3, [pc, #528]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a83      	ldr	r2, [pc, #524]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80031aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ae:	6013      	str	r3, [r2, #0]
 80031b0:	e02e      	b.n	8003210 <HAL_RCC_OscConfig+0xd8>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10c      	bne.n	80031d4 <HAL_RCC_OscConfig+0x9c>
 80031ba:	4b7f      	ldr	r3, [pc, #508]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a7e      	ldr	r2, [pc, #504]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80031c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031c4:	6013      	str	r3, [r2, #0]
 80031c6:	4b7c      	ldr	r3, [pc, #496]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a7b      	ldr	r2, [pc, #492]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80031cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031d0:	6013      	str	r3, [r2, #0]
 80031d2:	e01d      	b.n	8003210 <HAL_RCC_OscConfig+0xd8>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031dc:	d10c      	bne.n	80031f8 <HAL_RCC_OscConfig+0xc0>
 80031de:	4b76      	ldr	r3, [pc, #472]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a75      	ldr	r2, [pc, #468]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80031e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031e8:	6013      	str	r3, [r2, #0]
 80031ea:	4b73      	ldr	r3, [pc, #460]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a72      	ldr	r2, [pc, #456]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80031f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031f4:	6013      	str	r3, [r2, #0]
 80031f6:	e00b      	b.n	8003210 <HAL_RCC_OscConfig+0xd8>
 80031f8:	4b6f      	ldr	r3, [pc, #444]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a6e      	ldr	r2, [pc, #440]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80031fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003202:	6013      	str	r3, [r2, #0]
 8003204:	4b6c      	ldr	r3, [pc, #432]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a6b      	ldr	r2, [pc, #428]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 800320a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800320e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d013      	beq.n	8003240 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003218:	f7ff fbc4 	bl	80029a4 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003220:	f7ff fbc0 	bl	80029a4 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b64      	cmp	r3, #100	; 0x64
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e21f      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003232:	4b61      	ldr	r3, [pc, #388]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d0f0      	beq.n	8003220 <HAL_RCC_OscConfig+0xe8>
 800323e:	e014      	b.n	800326a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003240:	f7ff fbb0 	bl	80029a4 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003248:	f7ff fbac 	bl	80029a4 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b64      	cmp	r3, #100	; 0x64
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e20b      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800325a:	4b57      	ldr	r3, [pc, #348]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <HAL_RCC_OscConfig+0x110>
 8003266:	e000      	b.n	800326a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d069      	beq.n	800334a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003276:	4b50      	ldr	r3, [pc, #320]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 030c 	and.w	r3, r3, #12
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00b      	beq.n	800329a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003282:	4b4d      	ldr	r3, [pc, #308]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 030c 	and.w	r3, r3, #12
 800328a:	2b08      	cmp	r3, #8
 800328c:	d11c      	bne.n	80032c8 <HAL_RCC_OscConfig+0x190>
 800328e:	4b4a      	ldr	r3, [pc, #296]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d116      	bne.n	80032c8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800329a:	4b47      	ldr	r3, [pc, #284]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d005      	beq.n	80032b2 <HAL_RCC_OscConfig+0x17a>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d001      	beq.n	80032b2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e1df      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b2:	4b41      	ldr	r3, [pc, #260]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	493d      	ldr	r1, [pc, #244]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032c6:	e040      	b.n	800334a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d023      	beq.n	8003318 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032d0:	4b39      	ldr	r3, [pc, #228]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a38      	ldr	r2, [pc, #224]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80032d6:	f043 0301 	orr.w	r3, r3, #1
 80032da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032dc:	f7ff fb62 	bl	80029a4 <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032e2:	e008      	b.n	80032f6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032e4:	f7ff fb5e 	bl	80029a4 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e1bd      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032f6:	4b30      	ldr	r3, [pc, #192]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d0f0      	beq.n	80032e4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003302:	4b2d      	ldr	r3, [pc, #180]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	00db      	lsls	r3, r3, #3
 8003310:	4929      	ldr	r1, [pc, #164]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003312:	4313      	orrs	r3, r2
 8003314:	600b      	str	r3, [r1, #0]
 8003316:	e018      	b.n	800334a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003318:	4b27      	ldr	r3, [pc, #156]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a26      	ldr	r2, [pc, #152]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 800331e:	f023 0301 	bic.w	r3, r3, #1
 8003322:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003324:	f7ff fb3e 	bl	80029a4 <HAL_GetTick>
 8003328:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800332a:	e008      	b.n	800333e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800332c:	f7ff fb3a 	bl	80029a4 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b02      	cmp	r3, #2
 8003338:	d901      	bls.n	800333e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e199      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800333e:	4b1e      	ldr	r3, [pc, #120]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1f0      	bne.n	800332c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0308 	and.w	r3, r3, #8
 8003352:	2b00      	cmp	r3, #0
 8003354:	d038      	beq.n	80033c8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	695b      	ldr	r3, [r3, #20]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d019      	beq.n	8003392 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800335e:	4b16      	ldr	r3, [pc, #88]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003360:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003362:	4a15      	ldr	r2, [pc, #84]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003364:	f043 0301 	orr.w	r3, r3, #1
 8003368:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800336a:	f7ff fb1b 	bl	80029a4 <HAL_GetTick>
 800336e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003370:	e008      	b.n	8003384 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003372:	f7ff fb17 	bl	80029a4 <HAL_GetTick>
 8003376:	4602      	mov	r2, r0
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	2b02      	cmp	r3, #2
 800337e:	d901      	bls.n	8003384 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003380:	2303      	movs	r3, #3
 8003382:	e176      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003384:	4b0c      	ldr	r3, [pc, #48]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003386:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003388:	f003 0302 	and.w	r3, r3, #2
 800338c:	2b00      	cmp	r3, #0
 800338e:	d0f0      	beq.n	8003372 <HAL_RCC_OscConfig+0x23a>
 8003390:	e01a      	b.n	80033c8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003392:	4b09      	ldr	r3, [pc, #36]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003394:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003396:	4a08      	ldr	r2, [pc, #32]	; (80033b8 <HAL_RCC_OscConfig+0x280>)
 8003398:	f023 0301 	bic.w	r3, r3, #1
 800339c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800339e:	f7ff fb01 	bl	80029a4 <HAL_GetTick>
 80033a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033a4:	e00a      	b.n	80033bc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033a6:	f7ff fafd 	bl	80029a4 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d903      	bls.n	80033bc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e15c      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
 80033b8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033bc:	4b91      	ldr	r3, [pc, #580]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 80033be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033c0:	f003 0302 	and.w	r3, r3, #2
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d1ee      	bne.n	80033a6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f000 80a4 	beq.w	800351e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033d6:	4b8b      	ldr	r3, [pc, #556]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 80033d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10d      	bne.n	80033fe <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80033e2:	4b88      	ldr	r3, [pc, #544]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 80033e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e6:	4a87      	ldr	r2, [pc, #540]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 80033e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ec:	6413      	str	r3, [r2, #64]	; 0x40
 80033ee:	4b85      	ldr	r3, [pc, #532]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 80033f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033f6:	60bb      	str	r3, [r7, #8]
 80033f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033fa:	2301      	movs	r3, #1
 80033fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033fe:	4b82      	ldr	r3, [pc, #520]	; (8003608 <HAL_RCC_OscConfig+0x4d0>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003406:	2b00      	cmp	r3, #0
 8003408:	d118      	bne.n	800343c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800340a:	4b7f      	ldr	r3, [pc, #508]	; (8003608 <HAL_RCC_OscConfig+0x4d0>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a7e      	ldr	r2, [pc, #504]	; (8003608 <HAL_RCC_OscConfig+0x4d0>)
 8003410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003414:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003416:	f7ff fac5 	bl	80029a4 <HAL_GetTick>
 800341a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800341c:	e008      	b.n	8003430 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800341e:	f7ff fac1 	bl	80029a4 <HAL_GetTick>
 8003422:	4602      	mov	r2, r0
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	2b64      	cmp	r3, #100	; 0x64
 800342a:	d901      	bls.n	8003430 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	e120      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003430:	4b75      	ldr	r3, [pc, #468]	; (8003608 <HAL_RCC_OscConfig+0x4d0>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003438:	2b00      	cmp	r3, #0
 800343a:	d0f0      	beq.n	800341e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d106      	bne.n	8003452 <HAL_RCC_OscConfig+0x31a>
 8003444:	4b6f      	ldr	r3, [pc, #444]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 8003446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003448:	4a6e      	ldr	r2, [pc, #440]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	6713      	str	r3, [r2, #112]	; 0x70
 8003450:	e02d      	b.n	80034ae <HAL_RCC_OscConfig+0x376>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d10c      	bne.n	8003474 <HAL_RCC_OscConfig+0x33c>
 800345a:	4b6a      	ldr	r3, [pc, #424]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 800345c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800345e:	4a69      	ldr	r2, [pc, #420]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 8003460:	f023 0301 	bic.w	r3, r3, #1
 8003464:	6713      	str	r3, [r2, #112]	; 0x70
 8003466:	4b67      	ldr	r3, [pc, #412]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 8003468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800346a:	4a66      	ldr	r2, [pc, #408]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 800346c:	f023 0304 	bic.w	r3, r3, #4
 8003470:	6713      	str	r3, [r2, #112]	; 0x70
 8003472:	e01c      	b.n	80034ae <HAL_RCC_OscConfig+0x376>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	2b05      	cmp	r3, #5
 800347a:	d10c      	bne.n	8003496 <HAL_RCC_OscConfig+0x35e>
 800347c:	4b61      	ldr	r3, [pc, #388]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 800347e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003480:	4a60      	ldr	r2, [pc, #384]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 8003482:	f043 0304 	orr.w	r3, r3, #4
 8003486:	6713      	str	r3, [r2, #112]	; 0x70
 8003488:	4b5e      	ldr	r3, [pc, #376]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 800348a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800348c:	4a5d      	ldr	r2, [pc, #372]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 800348e:	f043 0301 	orr.w	r3, r3, #1
 8003492:	6713      	str	r3, [r2, #112]	; 0x70
 8003494:	e00b      	b.n	80034ae <HAL_RCC_OscConfig+0x376>
 8003496:	4b5b      	ldr	r3, [pc, #364]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 8003498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800349a:	4a5a      	ldr	r2, [pc, #360]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 800349c:	f023 0301 	bic.w	r3, r3, #1
 80034a0:	6713      	str	r3, [r2, #112]	; 0x70
 80034a2:	4b58      	ldr	r3, [pc, #352]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 80034a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a6:	4a57      	ldr	r2, [pc, #348]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 80034a8:	f023 0304 	bic.w	r3, r3, #4
 80034ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d015      	beq.n	80034e2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034b6:	f7ff fa75 	bl	80029a4 <HAL_GetTick>
 80034ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034bc:	e00a      	b.n	80034d4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034be:	f7ff fa71 	bl	80029a4 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d901      	bls.n	80034d4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80034d0:	2303      	movs	r3, #3
 80034d2:	e0ce      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034d4:	4b4b      	ldr	r3, [pc, #300]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 80034d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034d8:	f003 0302 	and.w	r3, r3, #2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d0ee      	beq.n	80034be <HAL_RCC_OscConfig+0x386>
 80034e0:	e014      	b.n	800350c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034e2:	f7ff fa5f 	bl	80029a4 <HAL_GetTick>
 80034e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034e8:	e00a      	b.n	8003500 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034ea:	f7ff fa5b 	bl	80029a4 <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d901      	bls.n	8003500 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e0b8      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003500:	4b40      	ldr	r3, [pc, #256]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 8003502:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003504:	f003 0302 	and.w	r3, r3, #2
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1ee      	bne.n	80034ea <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800350c:	7dfb      	ldrb	r3, [r7, #23]
 800350e:	2b01      	cmp	r3, #1
 8003510:	d105      	bne.n	800351e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003512:	4b3c      	ldr	r3, [pc, #240]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	4a3b      	ldr	r2, [pc, #236]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 8003518:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800351c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	2b00      	cmp	r3, #0
 8003524:	f000 80a4 	beq.w	8003670 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003528:	4b36      	ldr	r3, [pc, #216]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f003 030c 	and.w	r3, r3, #12
 8003530:	2b08      	cmp	r3, #8
 8003532:	d06b      	beq.n	800360c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	2b02      	cmp	r3, #2
 800353a:	d149      	bne.n	80035d0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800353c:	4b31      	ldr	r3, [pc, #196]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a30      	ldr	r2, [pc, #192]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 8003542:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003546:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003548:	f7ff fa2c 	bl	80029a4 <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800354e:	e008      	b.n	8003562 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003550:	f7ff fa28 	bl	80029a4 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b02      	cmp	r3, #2
 800355c:	d901      	bls.n	8003562 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e087      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003562:	4b28      	ldr	r3, [pc, #160]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1f0      	bne.n	8003550 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	69da      	ldr	r2, [r3, #28]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	431a      	orrs	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357c:	019b      	lsls	r3, r3, #6
 800357e:	431a      	orrs	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003584:	085b      	lsrs	r3, r3, #1
 8003586:	3b01      	subs	r3, #1
 8003588:	041b      	lsls	r3, r3, #16
 800358a:	431a      	orrs	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003590:	061b      	lsls	r3, r3, #24
 8003592:	4313      	orrs	r3, r2
 8003594:	4a1b      	ldr	r2, [pc, #108]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 8003596:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800359a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800359c:	4b19      	ldr	r3, [pc, #100]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a18      	ldr	r2, [pc, #96]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 80035a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035a8:	f7ff f9fc 	bl	80029a4 <HAL_GetTick>
 80035ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035ae:	e008      	b.n	80035c2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035b0:	f7ff f9f8 	bl	80029a4 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e057      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035c2:	4b10      	ldr	r3, [pc, #64]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d0f0      	beq.n	80035b0 <HAL_RCC_OscConfig+0x478>
 80035ce:	e04f      	b.n	8003670 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035d0:	4b0c      	ldr	r3, [pc, #48]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a0b      	ldr	r2, [pc, #44]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 80035d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035dc:	f7ff f9e2 	bl	80029a4 <HAL_GetTick>
 80035e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035e2:	e008      	b.n	80035f6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035e4:	f7ff f9de 	bl	80029a4 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d901      	bls.n	80035f6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e03d      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035f6:	4b03      	ldr	r3, [pc, #12]	; (8003604 <HAL_RCC_OscConfig+0x4cc>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d1f0      	bne.n	80035e4 <HAL_RCC_OscConfig+0x4ac>
 8003602:	e035      	b.n	8003670 <HAL_RCC_OscConfig+0x538>
 8003604:	40023800 	.word	0x40023800
 8003608:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800360c:	4b1b      	ldr	r3, [pc, #108]	; (800367c <HAL_RCC_OscConfig+0x544>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	2b01      	cmp	r3, #1
 8003618:	d028      	beq.n	800366c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003624:	429a      	cmp	r2, r3
 8003626:	d121      	bne.n	800366c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003632:	429a      	cmp	r2, r3
 8003634:	d11a      	bne.n	800366c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003636:	68fa      	ldr	r2, [r7, #12]
 8003638:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800363c:	4013      	ands	r3, r2
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003642:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003644:	4293      	cmp	r3, r2
 8003646:	d111      	bne.n	800366c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003652:	085b      	lsrs	r3, r3, #1
 8003654:	3b01      	subs	r3, #1
 8003656:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003658:	429a      	cmp	r2, r3
 800365a:	d107      	bne.n	800366c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003666:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003668:	429a      	cmp	r2, r3
 800366a:	d001      	beq.n	8003670 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e000      	b.n	8003672 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3718      	adds	r7, #24
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	40023800 	.word	0x40023800

08003680 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800368a:	2300      	movs	r3, #0
 800368c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d101      	bne.n	8003698 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e0d0      	b.n	800383a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003698:	4b6a      	ldr	r3, [pc, #424]	; (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 030f 	and.w	r3, r3, #15
 80036a0:	683a      	ldr	r2, [r7, #0]
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d910      	bls.n	80036c8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036a6:	4b67      	ldr	r3, [pc, #412]	; (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f023 020f 	bic.w	r2, r3, #15
 80036ae:	4965      	ldr	r1, [pc, #404]	; (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b6:	4b63      	ldr	r3, [pc, #396]	; (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	683a      	ldr	r2, [r7, #0]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d001      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e0b8      	b.n	800383a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d020      	beq.n	8003716 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0304 	and.w	r3, r3, #4
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d005      	beq.n	80036ec <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036e0:	4b59      	ldr	r3, [pc, #356]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	4a58      	ldr	r2, [pc, #352]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 80036e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80036ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0308 	and.w	r3, r3, #8
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d005      	beq.n	8003704 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036f8:	4b53      	ldr	r3, [pc, #332]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	4a52      	ldr	r2, [pc, #328]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 80036fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003702:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003704:	4b50      	ldr	r3, [pc, #320]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	494d      	ldr	r1, [pc, #308]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003712:	4313      	orrs	r3, r2
 8003714:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b00      	cmp	r3, #0
 8003720:	d040      	beq.n	80037a4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d107      	bne.n	800373a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800372a:	4b47      	ldr	r3, [pc, #284]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d115      	bne.n	8003762 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e07f      	b.n	800383a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	2b02      	cmp	r3, #2
 8003740:	d107      	bne.n	8003752 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003742:	4b41      	ldr	r3, [pc, #260]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d109      	bne.n	8003762 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e073      	b.n	800383a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003752:	4b3d      	ldr	r3, [pc, #244]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0302 	and.w	r3, r3, #2
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e06b      	b.n	800383a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003762:	4b39      	ldr	r3, [pc, #228]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f023 0203 	bic.w	r2, r3, #3
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	4936      	ldr	r1, [pc, #216]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003770:	4313      	orrs	r3, r2
 8003772:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003774:	f7ff f916 	bl	80029a4 <HAL_GetTick>
 8003778:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800377a:	e00a      	b.n	8003792 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800377c:	f7ff f912 	bl	80029a4 <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	f241 3288 	movw	r2, #5000	; 0x1388
 800378a:	4293      	cmp	r3, r2
 800378c:	d901      	bls.n	8003792 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e053      	b.n	800383a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003792:	4b2d      	ldr	r3, [pc, #180]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f003 020c 	and.w	r2, r3, #12
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d1eb      	bne.n	800377c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037a4:	4b27      	ldr	r3, [pc, #156]	; (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 030f 	and.w	r3, r3, #15
 80037ac:	683a      	ldr	r2, [r7, #0]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d210      	bcs.n	80037d4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037b2:	4b24      	ldr	r3, [pc, #144]	; (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f023 020f 	bic.w	r2, r3, #15
 80037ba:	4922      	ldr	r1, [pc, #136]	; (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	4313      	orrs	r3, r2
 80037c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037c2:	4b20      	ldr	r3, [pc, #128]	; (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 030f 	and.w	r3, r3, #15
 80037ca:	683a      	ldr	r2, [r7, #0]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d001      	beq.n	80037d4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e032      	b.n	800383a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0304 	and.w	r3, r3, #4
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d008      	beq.n	80037f2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037e0:	4b19      	ldr	r3, [pc, #100]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	4916      	ldr	r1, [pc, #88]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0308 	and.w	r3, r3, #8
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d009      	beq.n	8003812 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80037fe:	4b12      	ldr	r3, [pc, #72]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	00db      	lsls	r3, r3, #3
 800380c:	490e      	ldr	r1, [pc, #56]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 800380e:	4313      	orrs	r3, r2
 8003810:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003812:	f000 f821 	bl	8003858 <HAL_RCC_GetSysClockFreq>
 8003816:	4602      	mov	r2, r0
 8003818:	4b0b      	ldr	r3, [pc, #44]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	091b      	lsrs	r3, r3, #4
 800381e:	f003 030f 	and.w	r3, r3, #15
 8003822:	490a      	ldr	r1, [pc, #40]	; (800384c <HAL_RCC_ClockConfig+0x1cc>)
 8003824:	5ccb      	ldrb	r3, [r1, r3]
 8003826:	fa22 f303 	lsr.w	r3, r2, r3
 800382a:	4a09      	ldr	r2, [pc, #36]	; (8003850 <HAL_RCC_ClockConfig+0x1d0>)
 800382c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800382e:	4b09      	ldr	r3, [pc, #36]	; (8003854 <HAL_RCC_ClockConfig+0x1d4>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4618      	mov	r0, r3
 8003834:	f7fe ff0e 	bl	8002654 <HAL_InitTick>

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	40023c00 	.word	0x40023c00
 8003848:	40023800 	.word	0x40023800
 800384c:	0800e290 	.word	0x0800e290
 8003850:	2000000c 	.word	0x2000000c
 8003854:	20000010 	.word	0x20000010

08003858 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003858:	b5b0      	push	{r4, r5, r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800385e:	2100      	movs	r1, #0
 8003860:	6079      	str	r1, [r7, #4]
 8003862:	2100      	movs	r1, #0
 8003864:	60f9      	str	r1, [r7, #12]
 8003866:	2100      	movs	r1, #0
 8003868:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 800386a:	2100      	movs	r1, #0
 800386c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800386e:	4952      	ldr	r1, [pc, #328]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x160>)
 8003870:	6889      	ldr	r1, [r1, #8]
 8003872:	f001 010c 	and.w	r1, r1, #12
 8003876:	2908      	cmp	r1, #8
 8003878:	d00d      	beq.n	8003896 <HAL_RCC_GetSysClockFreq+0x3e>
 800387a:	2908      	cmp	r1, #8
 800387c:	f200 8094 	bhi.w	80039a8 <HAL_RCC_GetSysClockFreq+0x150>
 8003880:	2900      	cmp	r1, #0
 8003882:	d002      	beq.n	800388a <HAL_RCC_GetSysClockFreq+0x32>
 8003884:	2904      	cmp	r1, #4
 8003886:	d003      	beq.n	8003890 <HAL_RCC_GetSysClockFreq+0x38>
 8003888:	e08e      	b.n	80039a8 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800388a:	4b4c      	ldr	r3, [pc, #304]	; (80039bc <HAL_RCC_GetSysClockFreq+0x164>)
 800388c:	60bb      	str	r3, [r7, #8]
      break;
 800388e:	e08e      	b.n	80039ae <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003890:	4b4b      	ldr	r3, [pc, #300]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x168>)
 8003892:	60bb      	str	r3, [r7, #8]
      break;
 8003894:	e08b      	b.n	80039ae <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003896:	4948      	ldr	r1, [pc, #288]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x160>)
 8003898:	6849      	ldr	r1, [r1, #4]
 800389a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800389e:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80038a0:	4945      	ldr	r1, [pc, #276]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x160>)
 80038a2:	6849      	ldr	r1, [r1, #4]
 80038a4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80038a8:	2900      	cmp	r1, #0
 80038aa:	d024      	beq.n	80038f6 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038ac:	4942      	ldr	r1, [pc, #264]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x160>)
 80038ae:	6849      	ldr	r1, [r1, #4]
 80038b0:	0989      	lsrs	r1, r1, #6
 80038b2:	4608      	mov	r0, r1
 80038b4:	f04f 0100 	mov.w	r1, #0
 80038b8:	f240 14ff 	movw	r4, #511	; 0x1ff
 80038bc:	f04f 0500 	mov.w	r5, #0
 80038c0:	ea00 0204 	and.w	r2, r0, r4
 80038c4:	ea01 0305 	and.w	r3, r1, r5
 80038c8:	493d      	ldr	r1, [pc, #244]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x168>)
 80038ca:	fb01 f003 	mul.w	r0, r1, r3
 80038ce:	2100      	movs	r1, #0
 80038d0:	fb01 f102 	mul.w	r1, r1, r2
 80038d4:	1844      	adds	r4, r0, r1
 80038d6:	493a      	ldr	r1, [pc, #232]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x168>)
 80038d8:	fba2 0101 	umull	r0, r1, r2, r1
 80038dc:	1863      	adds	r3, r4, r1
 80038de:	4619      	mov	r1, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	461a      	mov	r2, r3
 80038e4:	f04f 0300 	mov.w	r3, #0
 80038e8:	f7fd f988 	bl	8000bfc <__aeabi_uldivmod>
 80038ec:	4602      	mov	r2, r0
 80038ee:	460b      	mov	r3, r1
 80038f0:	4613      	mov	r3, r2
 80038f2:	60fb      	str	r3, [r7, #12]
 80038f4:	e04a      	b.n	800398c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038f6:	4b30      	ldr	r3, [pc, #192]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x160>)
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	099b      	lsrs	r3, r3, #6
 80038fc:	461a      	mov	r2, r3
 80038fe:	f04f 0300 	mov.w	r3, #0
 8003902:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003906:	f04f 0100 	mov.w	r1, #0
 800390a:	ea02 0400 	and.w	r4, r2, r0
 800390e:	ea03 0501 	and.w	r5, r3, r1
 8003912:	4620      	mov	r0, r4
 8003914:	4629      	mov	r1, r5
 8003916:	f04f 0200 	mov.w	r2, #0
 800391a:	f04f 0300 	mov.w	r3, #0
 800391e:	014b      	lsls	r3, r1, #5
 8003920:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003924:	0142      	lsls	r2, r0, #5
 8003926:	4610      	mov	r0, r2
 8003928:	4619      	mov	r1, r3
 800392a:	1b00      	subs	r0, r0, r4
 800392c:	eb61 0105 	sbc.w	r1, r1, r5
 8003930:	f04f 0200 	mov.w	r2, #0
 8003934:	f04f 0300 	mov.w	r3, #0
 8003938:	018b      	lsls	r3, r1, #6
 800393a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800393e:	0182      	lsls	r2, r0, #6
 8003940:	1a12      	subs	r2, r2, r0
 8003942:	eb63 0301 	sbc.w	r3, r3, r1
 8003946:	f04f 0000 	mov.w	r0, #0
 800394a:	f04f 0100 	mov.w	r1, #0
 800394e:	00d9      	lsls	r1, r3, #3
 8003950:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003954:	00d0      	lsls	r0, r2, #3
 8003956:	4602      	mov	r2, r0
 8003958:	460b      	mov	r3, r1
 800395a:	1912      	adds	r2, r2, r4
 800395c:	eb45 0303 	adc.w	r3, r5, r3
 8003960:	f04f 0000 	mov.w	r0, #0
 8003964:	f04f 0100 	mov.w	r1, #0
 8003968:	0299      	lsls	r1, r3, #10
 800396a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800396e:	0290      	lsls	r0, r2, #10
 8003970:	4602      	mov	r2, r0
 8003972:	460b      	mov	r3, r1
 8003974:	4610      	mov	r0, r2
 8003976:	4619      	mov	r1, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	461a      	mov	r2, r3
 800397c:	f04f 0300 	mov.w	r3, #0
 8003980:	f7fd f93c 	bl	8000bfc <__aeabi_uldivmod>
 8003984:	4602      	mov	r2, r0
 8003986:	460b      	mov	r3, r1
 8003988:	4613      	mov	r3, r2
 800398a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800398c:	4b0a      	ldr	r3, [pc, #40]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x160>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	0c1b      	lsrs	r3, r3, #16
 8003992:	f003 0303 	and.w	r3, r3, #3
 8003996:	3301      	adds	r3, #1
 8003998:	005b      	lsls	r3, r3, #1
 800399a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800399c:	68fa      	ldr	r2, [r7, #12]
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039a4:	60bb      	str	r3, [r7, #8]
      break;
 80039a6:	e002      	b.n	80039ae <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039a8:	4b04      	ldr	r3, [pc, #16]	; (80039bc <HAL_RCC_GetSysClockFreq+0x164>)
 80039aa:	60bb      	str	r3, [r7, #8]
      break;
 80039ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039ae:	68bb      	ldr	r3, [r7, #8]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3710      	adds	r7, #16
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bdb0      	pop	{r4, r5, r7, pc}
 80039b8:	40023800 	.word	0x40023800
 80039bc:	00f42400 	.word	0x00f42400
 80039c0:	017d7840 	.word	0x017d7840

080039c4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039c4:	b480      	push	{r7}
 80039c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039c8:	4b03      	ldr	r3, [pc, #12]	; (80039d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80039ca:	681b      	ldr	r3, [r3, #0]
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	2000000c 	.word	0x2000000c

080039dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039e0:	f7ff fff0 	bl	80039c4 <HAL_RCC_GetHCLKFreq>
 80039e4:	4602      	mov	r2, r0
 80039e6:	4b05      	ldr	r3, [pc, #20]	; (80039fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	0a9b      	lsrs	r3, r3, #10
 80039ec:	f003 0307 	and.w	r3, r3, #7
 80039f0:	4903      	ldr	r1, [pc, #12]	; (8003a00 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039f2:	5ccb      	ldrb	r3, [r1, r3]
 80039f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40023800 	.word	0x40023800
 8003a00:	0800e2a0 	.word	0x0800e2a0

08003a04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a08:	f7ff ffdc 	bl	80039c4 <HAL_RCC_GetHCLKFreq>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	4b05      	ldr	r3, [pc, #20]	; (8003a24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	0b5b      	lsrs	r3, r3, #13
 8003a14:	f003 0307 	and.w	r3, r3, #7
 8003a18:	4903      	ldr	r1, [pc, #12]	; (8003a28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a1a:	5ccb      	ldrb	r3, [r1, r3]
 8003a1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40023800 	.word	0x40023800
 8003a28:	0800e2a0 	.word	0x0800e2a0

08003a2c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	220f      	movs	r2, #15
 8003a3a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003a3c:	4b12      	ldr	r3, [pc, #72]	; (8003a88 <HAL_RCC_GetClockConfig+0x5c>)
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f003 0203 	and.w	r2, r3, #3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003a48:	4b0f      	ldr	r3, [pc, #60]	; (8003a88 <HAL_RCC_GetClockConfig+0x5c>)
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003a54:	4b0c      	ldr	r3, [pc, #48]	; (8003a88 <HAL_RCC_GetClockConfig+0x5c>)
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003a60:	4b09      	ldr	r3, [pc, #36]	; (8003a88 <HAL_RCC_GetClockConfig+0x5c>)
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	08db      	lsrs	r3, r3, #3
 8003a66:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003a6e:	4b07      	ldr	r3, [pc, #28]	; (8003a8c <HAL_RCC_GetClockConfig+0x60>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 020f 	and.w	r2, r3, #15
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	601a      	str	r2, [r3, #0]
}
 8003a7a:	bf00      	nop
 8003a7c:	370c      	adds	r7, #12
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	40023800 	.word	0x40023800
 8003a8c:	40023c00 	.word	0x40023c00

08003a90 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b088      	sub	sp, #32
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d012      	beq.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003ab8:	4b69      	ldr	r3, [pc, #420]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	4a68      	ldr	r2, [pc, #416]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003abe:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003ac2:	6093      	str	r3, [r2, #8]
 8003ac4:	4b66      	ldr	r3, [pc, #408]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ac6:	689a      	ldr	r2, [r3, #8]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003acc:	4964      	ldr	r1, [pc, #400]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003ada:	2301      	movs	r3, #1
 8003adc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d017      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003aea:	4b5d      	ldr	r3, [pc, #372]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003af0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003af8:	4959      	ldr	r1, [pc, #356]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b04:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b08:	d101      	bne.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d101      	bne.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003b16:	2301      	movs	r3, #1
 8003b18:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d017      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003b26:	4b4e      	ldr	r3, [pc, #312]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b2c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b34:	494a      	ldr	r1, [pc, #296]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b44:	d101      	bne.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003b46:	2301      	movs	r3, #1
 8003b48:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003b52:	2301      	movs	r3, #1
 8003b54:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003b62:	2301      	movs	r3, #1
 8003b64:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0320 	and.w	r3, r3, #32
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f000 808b 	beq.w	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b74:	4b3a      	ldr	r3, [pc, #232]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b78:	4a39      	ldr	r2, [pc, #228]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b7e:	6413      	str	r3, [r2, #64]	; 0x40
 8003b80:	4b37      	ldr	r3, [pc, #220]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b88:	60bb      	str	r3, [r7, #8]
 8003b8a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003b8c:	4b35      	ldr	r3, [pc, #212]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a34      	ldr	r2, [pc, #208]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b98:	f7fe ff04 	bl	80029a4 <HAL_GetTick>
 8003b9c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ba0:	f7fe ff00 	bl	80029a4 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b64      	cmp	r3, #100	; 0x64
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e357      	b.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003bb2:	4b2c      	ldr	r3, [pc, #176]	; (8003c64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0f0      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003bbe:	4b28      	ldr	r3, [pc, #160]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bc6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d035      	beq.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d02e      	beq.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003bdc:	4b20      	ldr	r3, [pc, #128]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003be0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003be4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003be6:	4b1e      	ldr	r3, [pc, #120]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bea:	4a1d      	ldr	r2, [pc, #116]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bf0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003bf2:	4b1b      	ldr	r3, [pc, #108]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bf6:	4a1a      	ldr	r2, [pc, #104]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bf8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bfc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003bfe:	4a18      	ldr	r2, [pc, #96]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003c04:	4b16      	ldr	r3, [pc, #88]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d114      	bne.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c10:	f7fe fec8 	bl	80029a4 <HAL_GetTick>
 8003c14:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c16:	e00a      	b.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c18:	f7fe fec4 	bl	80029a4 <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d901      	bls.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e319      	b.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c2e:	4b0c      	ldr	r3, [pc, #48]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d0ee      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c46:	d111      	bne.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003c48:	4b05      	ldr	r3, [pc, #20]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c54:	4b04      	ldr	r3, [pc, #16]	; (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003c56:	400b      	ands	r3, r1
 8003c58:	4901      	ldr	r1, [pc, #4]	; (8003c60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	608b      	str	r3, [r1, #8]
 8003c5e:	e00b      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003c60:	40023800 	.word	0x40023800
 8003c64:	40007000 	.word	0x40007000
 8003c68:	0ffffcff 	.word	0x0ffffcff
 8003c6c:	4bb1      	ldr	r3, [pc, #708]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	4ab0      	ldr	r2, [pc, #704]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c72:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003c76:	6093      	str	r3, [r2, #8]
 8003c78:	4bae      	ldr	r3, [pc, #696]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c7a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c84:	49ab      	ldr	r1, [pc, #684]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0310 	and.w	r3, r3, #16
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d010      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c96:	4ba7      	ldr	r3, [pc, #668]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c9c:	4aa5      	ldr	r2, [pc, #660]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ca2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003ca6:	4ba3      	ldr	r3, [pc, #652]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003ca8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cb0:	49a0      	ldr	r1, [pc, #640]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d00a      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003cc4:	4b9b      	ldr	r3, [pc, #620]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cca:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003cd2:	4998      	ldr	r1, [pc, #608]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00a      	beq.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ce6:	4b93      	ldr	r3, [pc, #588]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cf4:	498f      	ldr	r1, [pc, #572]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00a      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d08:	4b8a      	ldr	r3, [pc, #552]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d0e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d16:	4987      	ldr	r1, [pc, #540]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00a      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003d2a:	4b82      	ldr	r3, [pc, #520]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d30:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d38:	497e      	ldr	r1, [pc, #504]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d00a      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d4c:	4b79      	ldr	r3, [pc, #484]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d52:	f023 0203 	bic.w	r2, r3, #3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d5a:	4976      	ldr	r1, [pc, #472]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00a      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d6e:	4b71      	ldr	r3, [pc, #452]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d74:	f023 020c 	bic.w	r2, r3, #12
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d7c:	496d      	ldr	r1, [pc, #436]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d00a      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d90:	4b68      	ldr	r3, [pc, #416]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d96:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d9e:	4965      	ldr	r1, [pc, #404]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003da0:	4313      	orrs	r3, r2
 8003da2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00a      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003db2:	4b60      	ldr	r3, [pc, #384]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003db8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dc0:	495c      	ldr	r1, [pc, #368]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00a      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003dd4:	4b57      	ldr	r3, [pc, #348]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dda:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003de2:	4954      	ldr	r1, [pc, #336]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00a      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003df6:	4b4f      	ldr	r3, [pc, #316]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dfc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e04:	494b      	ldr	r1, [pc, #300]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00a      	beq.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003e18:	4b46      	ldr	r3, [pc, #280]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e1e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e26:	4943      	ldr	r1, [pc, #268]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d00a      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003e3a:	4b3e      	ldr	r3, [pc, #248]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e40:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e48:	493a      	ldr	r1, [pc, #232]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00a      	beq.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003e5c:	4b35      	ldr	r3, [pc, #212]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e62:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e6a:	4932      	ldr	r1, [pc, #200]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d011      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003e7e:	4b2d      	ldr	r3, [pc, #180]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e84:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e8c:	4929      	ldr	r1, [pc, #164]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e9c:	d101      	bne.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0308 	and.w	r3, r3, #8
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d001      	beq.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d00a      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ebe:	4b1d      	ldr	r3, [pc, #116]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ec4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ecc:	4919      	ldr	r1, [pc, #100]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00b      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003ee0:	4b14      	ldr	r3, [pc, #80]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ee6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ef0:	4910      	ldr	r1, [pc, #64]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d006      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 80d9 	beq.w	80040be <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003f0c:	4b09      	ldr	r3, [pc, #36]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a08      	ldr	r2, [pc, #32]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003f12:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003f16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f18:	f7fe fd44 	bl	80029a4 <HAL_GetTick>
 8003f1c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f1e:	e00b      	b.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f20:	f7fe fd40 	bl	80029a4 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b64      	cmp	r3, #100	; 0x64
 8003f2c:	d904      	bls.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e197      	b.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003f32:	bf00      	nop
 8003f34:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f38:	4b6c      	ldr	r3, [pc, #432]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d1ed      	bne.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0301 	and.w	r3, r3, #1
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d021      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d11d      	bne.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003f58:	4b64      	ldr	r3, [pc, #400]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f5e:	0c1b      	lsrs	r3, r3, #16
 8003f60:	f003 0303 	and.w	r3, r3, #3
 8003f64:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f66:	4b61      	ldr	r3, [pc, #388]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f6c:	0e1b      	lsrs	r3, r3, #24
 8003f6e:	f003 030f 	and.w	r3, r3, #15
 8003f72:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	019a      	lsls	r2, r3, #6
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	041b      	lsls	r3, r3, #16
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	061b      	lsls	r3, r3, #24
 8003f84:	431a      	orrs	r2, r3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	071b      	lsls	r3, r3, #28
 8003f8c:	4957      	ldr	r1, [pc, #348]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d004      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fa8:	d00a      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d02e      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fbe:	d129      	bne.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003fc0:	4b4a      	ldr	r3, [pc, #296]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fc6:	0c1b      	lsrs	r3, r3, #16
 8003fc8:	f003 0303 	and.w	r3, r3, #3
 8003fcc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003fce:	4b47      	ldr	r3, [pc, #284]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fd4:	0f1b      	lsrs	r3, r3, #28
 8003fd6:	f003 0307 	and.w	r3, r3, #7
 8003fda:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	019a      	lsls	r2, r3, #6
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	041b      	lsls	r3, r3, #16
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	061b      	lsls	r3, r3, #24
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	071b      	lsls	r3, r3, #28
 8003ff4:	493d      	ldr	r1, [pc, #244]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003ffc:	4b3b      	ldr	r3, [pc, #236]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ffe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004002:	f023 021f 	bic.w	r2, r3, #31
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400a:	3b01      	subs	r3, #1
 800400c:	4937      	ldr	r1, [pc, #220]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800400e:	4313      	orrs	r3, r2
 8004010:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d01d      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004020:	4b32      	ldr	r3, [pc, #200]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004022:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004026:	0e1b      	lsrs	r3, r3, #24
 8004028:	f003 030f 	and.w	r3, r3, #15
 800402c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800402e:	4b2f      	ldr	r3, [pc, #188]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004030:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004034:	0f1b      	lsrs	r3, r3, #28
 8004036:	f003 0307 	and.w	r3, r3, #7
 800403a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	019a      	lsls	r2, r3, #6
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	691b      	ldr	r3, [r3, #16]
 8004046:	041b      	lsls	r3, r3, #16
 8004048:	431a      	orrs	r2, r3
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	061b      	lsls	r3, r3, #24
 800404e:	431a      	orrs	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	071b      	lsls	r3, r3, #28
 8004054:	4925      	ldr	r1, [pc, #148]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004056:	4313      	orrs	r3, r2
 8004058:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d011      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	019a      	lsls	r2, r3, #6
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	691b      	ldr	r3, [r3, #16]
 8004072:	041b      	lsls	r3, r3, #16
 8004074:	431a      	orrs	r2, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	061b      	lsls	r3, r3, #24
 800407c:	431a      	orrs	r2, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	071b      	lsls	r3, r3, #28
 8004084:	4919      	ldr	r1, [pc, #100]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004086:	4313      	orrs	r3, r2
 8004088:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800408c:	4b17      	ldr	r3, [pc, #92]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a16      	ldr	r2, [pc, #88]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004092:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004096:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004098:	f7fe fc84 	bl	80029a4 <HAL_GetTick>
 800409c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800409e:	e008      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80040a0:	f7fe fc80 	bl	80029a4 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	2b64      	cmp	r3, #100	; 0x64
 80040ac:	d901      	bls.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e0d7      	b.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80040b2:	4b0e      	ldr	r3, [pc, #56]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d0f0      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	f040 80cd 	bne.w	8004260 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80040c6:	4b09      	ldr	r3, [pc, #36]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a08      	ldr	r2, [pc, #32]	; (80040ec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80040cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040d2:	f7fe fc67 	bl	80029a4 <HAL_GetTick>
 80040d6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80040d8:	e00a      	b.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80040da:	f7fe fc63 	bl	80029a4 <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	2b64      	cmp	r3, #100	; 0x64
 80040e6:	d903      	bls.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e0ba      	b.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80040ec:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80040f0:	4b5e      	ldr	r3, [pc, #376]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80040fc:	d0ed      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800410e:	2b00      	cmp	r3, #0
 8004110:	d009      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800411a:	2b00      	cmp	r3, #0
 800411c:	d02e      	beq.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004122:	2b00      	cmp	r3, #0
 8004124:	d12a      	bne.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004126:	4b51      	ldr	r3, [pc, #324]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004128:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800412c:	0c1b      	lsrs	r3, r3, #16
 800412e:	f003 0303 	and.w	r3, r3, #3
 8004132:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004134:	4b4d      	ldr	r3, [pc, #308]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800413a:	0f1b      	lsrs	r3, r3, #28
 800413c:	f003 0307 	and.w	r3, r3, #7
 8004140:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	019a      	lsls	r2, r3, #6
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	041b      	lsls	r3, r3, #16
 800414c:	431a      	orrs	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	061b      	lsls	r3, r3, #24
 8004154:	431a      	orrs	r2, r3
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	071b      	lsls	r3, r3, #28
 800415a:	4944      	ldr	r1, [pc, #272]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800415c:	4313      	orrs	r3, r2
 800415e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004162:	4b42      	ldr	r3, [pc, #264]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004164:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004168:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004170:	3b01      	subs	r3, #1
 8004172:	021b      	lsls	r3, r3, #8
 8004174:	493d      	ldr	r1, [pc, #244]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004176:	4313      	orrs	r3, r2
 8004178:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004184:	2b00      	cmp	r3, #0
 8004186:	d022      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800418c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004190:	d11d      	bne.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004192:	4b36      	ldr	r3, [pc, #216]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004194:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004198:	0e1b      	lsrs	r3, r3, #24
 800419a:	f003 030f 	and.w	r3, r3, #15
 800419e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80041a0:	4b32      	ldr	r3, [pc, #200]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80041a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041a6:	0f1b      	lsrs	r3, r3, #28
 80041a8:	f003 0307 	and.w	r3, r3, #7
 80041ac:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	019a      	lsls	r2, r3, #6
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a1b      	ldr	r3, [r3, #32]
 80041b8:	041b      	lsls	r3, r3, #16
 80041ba:	431a      	orrs	r2, r3
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	061b      	lsls	r3, r3, #24
 80041c0:	431a      	orrs	r2, r3
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	071b      	lsls	r3, r3, #28
 80041c6:	4929      	ldr	r1, [pc, #164]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0308 	and.w	r3, r3, #8
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d028      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80041da:	4b24      	ldr	r3, [pc, #144]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80041dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041e0:	0e1b      	lsrs	r3, r3, #24
 80041e2:	f003 030f 	and.w	r3, r3, #15
 80041e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80041e8:	4b20      	ldr	r3, [pc, #128]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80041ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ee:	0c1b      	lsrs	r3, r3, #16
 80041f0:	f003 0303 	and.w	r3, r3, #3
 80041f4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	695b      	ldr	r3, [r3, #20]
 80041fa:	019a      	lsls	r2, r3, #6
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	041b      	lsls	r3, r3, #16
 8004200:	431a      	orrs	r2, r3
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	061b      	lsls	r3, r3, #24
 8004206:	431a      	orrs	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	69db      	ldr	r3, [r3, #28]
 800420c:	071b      	lsls	r3, r3, #28
 800420e:	4917      	ldr	r1, [pc, #92]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004210:	4313      	orrs	r3, r2
 8004212:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004216:	4b15      	ldr	r3, [pc, #84]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004218:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800421c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004224:	4911      	ldr	r1, [pc, #68]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004226:	4313      	orrs	r3, r2
 8004228:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800422c:	4b0f      	ldr	r3, [pc, #60]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a0e      	ldr	r2, [pc, #56]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004232:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004236:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004238:	f7fe fbb4 	bl	80029a4 <HAL_GetTick>
 800423c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800423e:	e008      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004240:	f7fe fbb0 	bl	80029a4 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	2b64      	cmp	r3, #100	; 0x64
 800424c:	d901      	bls.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e007      	b.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004252:	4b06      	ldr	r3, [pc, #24]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800425a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800425e:	d1ef      	bne.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3720      	adds	r7, #32
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	40023800 	.word	0x40023800

08004270 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d101      	bne.n	8004282 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e081      	b.n	8004386 <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	7f5b      	ldrb	r3, [r3, #29]
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b00      	cmp	r3, #0
 800428a:	d105      	bne.n	8004298 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f7fe f93e 	bl	8002514 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2202      	movs	r2, #2
 800429c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	22ca      	movs	r2, #202	; 0xca
 80042a4:	625a      	str	r2, [r3, #36]	; 0x24
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2253      	movs	r2, #83	; 0x53
 80042ac:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f000 faac 	bl	800480c <RTC_EnterInitMode>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d008      	beq.n	80042cc <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	22ff      	movs	r2, #255	; 0xff
 80042c0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2204      	movs	r2, #4
 80042c6:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e05c      	b.n	8004386 <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	6899      	ldr	r1, [r3, #8]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	4b2e      	ldr	r3, [pc, #184]	; (8004390 <HAL_RTC_Init+0x120>)
 80042d8:	400b      	ands	r3, r1
 80042da:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	6899      	ldr	r1, [r3, #8]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685a      	ldr	r2, [r3, #4]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	431a      	orrs	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	695b      	ldr	r3, [r3, #20]
 80042f0:	431a      	orrs	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	68d2      	ldr	r2, [r2, #12]
 8004302:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	6919      	ldr	r1, [r3, #16]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	041a      	lsls	r2, r3, #16
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	430a      	orrs	r2, r1
 8004316:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68da      	ldr	r2, [r3, #12]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004326:	60da      	str	r2, [r3, #12]
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f003 0320 	and.w	r3, r3, #32
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10e      	bne.n	8004354 <HAL_RTC_Init+0xe4>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f000 fa40 	bl	80047bc <HAL_RTC_WaitForSynchro>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d008      	beq.n	8004354 <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	22ff      	movs	r2, #255	; 0xff
 8004348:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2204      	movs	r2, #4
 800434e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e018      	b.n	8004386 <HAL_RTC_Init+0x116>
      }
    }
    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f022 0208 	bic.w	r2, r2, #8
 8004362:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	699a      	ldr	r2, [r3, #24]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	430a      	orrs	r2, r1
 8004374:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	22ff      	movs	r2, #255	; 0xff
 800437c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8004384:	2300      	movs	r3, #0
  }
}
 8004386:	4618      	mov	r0, r3
 8004388:	3708      	adds	r7, #8
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	ff8fffbf 	.word	0xff8fffbf

08004394 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004394:	b590      	push	{r4, r7, lr}
 8004396:	b087      	sub	sp, #28
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80043a0:	2300      	movs	r3, #0
 80043a2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	7f1b      	ldrb	r3, [r3, #28]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d101      	bne.n	80043b0 <HAL_RTC_SetTime+0x1c>
 80043ac:	2302      	movs	r3, #2
 80043ae:	e0a8      	b.n	8004502 <HAL_RTC_SetTime+0x16e>
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2201      	movs	r2, #1
 80043b4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2202      	movs	r2, #2
 80043ba:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d126      	bne.n	8004410 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d102      	bne.n	80043d6 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	2200      	movs	r2, #0
 80043d4:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	4618      	mov	r0, r3
 80043dc:	f000 fa42 	bl	8004864 <RTC_ByteToBcd2>
 80043e0:	4603      	mov	r3, r0
 80043e2:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	785b      	ldrb	r3, [r3, #1]
 80043e8:	4618      	mov	r0, r3
 80043ea:	f000 fa3b 	bl	8004864 <RTC_ByteToBcd2>
 80043ee:	4603      	mov	r3, r0
 80043f0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80043f2:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	789b      	ldrb	r3, [r3, #2]
 80043f8:	4618      	mov	r0, r3
 80043fa:	f000 fa33 	bl	8004864 <RTC_ByteToBcd2>
 80043fe:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8004400:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	7b1b      	ldrb	r3, [r3, #12]
 8004408:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800440a:	4313      	orrs	r3, r2
 800440c:	617b      	str	r3, [r7, #20]
 800440e:	e018      	b.n	8004442 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800441a:	2b00      	cmp	r3, #0
 800441c:	d102      	bne.n	8004424 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	2200      	movs	r2, #0
 8004422:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	785b      	ldrb	r3, [r3, #1]
 800442e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8004430:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8004432:	68ba      	ldr	r2, [r7, #8]
 8004434:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8004436:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	7b1b      	ldrb	r3, [r3, #12]
 800443c:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800443e:	4313      	orrs	r3, r2
 8004440:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	22ca      	movs	r2, #202	; 0xca
 8004448:	625a      	str	r2, [r3, #36]	; 0x24
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2253      	movs	r2, #83	; 0x53
 8004450:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f000 f9da 	bl	800480c <RTC_EnterInitMode>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00b      	beq.n	8004476 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	22ff      	movs	r2, #255	; 0xff
 8004464:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2204      	movs	r2, #4
 800446a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e045      	b.n	8004502 <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	6979      	ldr	r1, [r7, #20]
 800447c:	4b23      	ldr	r3, [pc, #140]	; (800450c <HAL_RTC_SetTime+0x178>)
 800447e:	400b      	ands	r3, r1
 8004480:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	689a      	ldr	r2, [r3, #8]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004490:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	6899      	ldr	r1, [r3, #8]
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	691a      	ldr	r2, [r3, #16]
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	695b      	ldr	r3, [r3, #20]
 80044a0:	431a      	orrs	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	68da      	ldr	r2, [r3, #12]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044b8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f003 0320 	and.w	r3, r3, #32
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d111      	bne.n	80044ec <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80044c8:	68f8      	ldr	r0, [r7, #12]
 80044ca:	f000 f977 	bl	80047bc <HAL_RTC_WaitForSynchro>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d00b      	beq.n	80044ec <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	22ff      	movs	r2, #255	; 0xff
 80044da:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2204      	movs	r2, #4
 80044e0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2200      	movs	r2, #0
 80044e6:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e00a      	b.n	8004502 <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	22ff      	movs	r2, #255	; 0xff
 80044f2:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2201      	movs	r2, #1
 80044f8:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8004500:	2300      	movs	r3, #0
  }
}
 8004502:	4618      	mov	r0, r3
 8004504:	371c      	adds	r7, #28
 8004506:	46bd      	mov	sp, r7
 8004508:	bd90      	pop	{r4, r7, pc}
 800450a:	bf00      	nop
 800450c:	007f7f7f 	.word	0x007f7f7f

08004510 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b086      	sub	sp, #24
 8004514:	af00      	add	r7, sp, #0
 8004516:	60f8      	str	r0, [r7, #12]
 8004518:	60b9      	str	r1, [r7, #8]
 800451a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800451c:	2300      	movs	r3, #0
 800451e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds values from the correspondent registers*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	691b      	ldr	r3, [r3, #16]
 8004530:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	4b22      	ldr	r3, [pc, #136]	; (80045c8 <HAL_RTC_GetTime+0xb8>)
 8004540:	4013      	ands	r3, r2
 8004542:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	0c1b      	lsrs	r3, r3, #16
 8004548:	b2db      	uxtb	r3, r3
 800454a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800454e:	b2da      	uxtb	r2, r3
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	0a1b      	lsrs	r3, r3, #8
 8004558:	b2db      	uxtb	r3, r3
 800455a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800455e:	b2da      	uxtb	r2, r3
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	b2db      	uxtb	r3, r3
 8004568:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800456c:	b2da      	uxtb	r2, r3
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	0c1b      	lsrs	r3, r3, #16
 8004576:	b2db      	uxtb	r3, r3
 8004578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800457c:	b2da      	uxtb	r2, r3
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	731a      	strb	r2, [r3, #12]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d11a      	bne.n	80045be <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	4618      	mov	r0, r3
 800458e:	f000 f987 	bl	80048a0 <RTC_Bcd2ToByte>
 8004592:	4603      	mov	r3, r0
 8004594:	461a      	mov	r2, r3
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	785b      	ldrb	r3, [r3, #1]
 800459e:	4618      	mov	r0, r3
 80045a0:	f000 f97e 	bl	80048a0 <RTC_Bcd2ToByte>
 80045a4:	4603      	mov	r3, r0
 80045a6:	461a      	mov	r2, r3
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	789b      	ldrb	r3, [r3, #2]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f000 f975 	bl	80048a0 <RTC_Bcd2ToByte>
 80045b6:	4603      	mov	r3, r0
 80045b8:	461a      	mov	r2, r3
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3718      	adds	r7, #24
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	007f7f7f 	.word	0x007f7f7f

080045cc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80045cc:	b590      	push	{r4, r7, lr}
 80045ce:	b087      	sub	sp, #28
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 80045d8:	2300      	movs	r3, #0
 80045da:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	7f1b      	ldrb	r3, [r3, #28]
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d101      	bne.n	80045e8 <HAL_RTC_SetDate+0x1c>
 80045e4:	2302      	movs	r3, #2
 80045e6:	e092      	b.n	800470e <HAL_RTC_SetDate+0x142>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2201      	movs	r2, #1
 80045ec:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2202      	movs	r2, #2
 80045f2:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d10e      	bne.n	8004618 <HAL_RTC_SetDate+0x4c>
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	785b      	ldrb	r3, [r3, #1]
 80045fe:	f003 0310 	and.w	r3, r3, #16
 8004602:	2b00      	cmp	r3, #0
 8004604:	d008      	beq.n	8004618 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	785b      	ldrb	r3, [r3, #1]
 800460a:	f023 0310 	bic.w	r3, r3, #16
 800460e:	b2db      	uxtb	r3, r3
 8004610:	330a      	adds	r3, #10
 8004612:	b2da      	uxtb	r2, r3
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d11c      	bne.n	8004658 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	78db      	ldrb	r3, [r3, #3]
 8004622:	4618      	mov	r0, r3
 8004624:	f000 f91e 	bl	8004864 <RTC_ByteToBcd2>
 8004628:	4603      	mov	r3, r0
 800462a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	785b      	ldrb	r3, [r3, #1]
 8004630:	4618      	mov	r0, r3
 8004632:	f000 f917 	bl	8004864 <RTC_ByteToBcd2>
 8004636:	4603      	mov	r3, r0
 8004638:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800463a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	789b      	ldrb	r3, [r3, #2]
 8004640:	4618      	mov	r0, r3
 8004642:	f000 f90f 	bl	8004864 <RTC_ByteToBcd2>
 8004646:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8004648:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8004652:	4313      	orrs	r3, r2
 8004654:	617b      	str	r3, [r7, #20]
 8004656:	e00e      	b.n	8004676 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	78db      	ldrb	r3, [r3, #3]
 800465c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	785b      	ldrb	r3, [r3, #1]
 8004662:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8004664:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8004666:	68ba      	ldr	r2, [r7, #8]
 8004668:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 800466a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8004672:	4313      	orrs	r3, r2
 8004674:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	22ca      	movs	r2, #202	; 0xca
 800467c:	625a      	str	r2, [r3, #36]	; 0x24
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2253      	movs	r2, #83	; 0x53
 8004684:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004686:	68f8      	ldr	r0, [r7, #12]
 8004688:	f000 f8c0 	bl	800480c <RTC_EnterInitMode>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00b      	beq.n	80046aa <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	22ff      	movs	r2, #255	; 0xff
 8004698:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2204      	movs	r2, #4
 800469e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e031      	b.n	800470e <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	6979      	ldr	r1, [r7, #20]
 80046b0:	4b19      	ldr	r3, [pc, #100]	; (8004718 <HAL_RTC_SetDate+0x14c>)
 80046b2:	400b      	ands	r3, r1
 80046b4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68da      	ldr	r2, [r3, #12]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046c4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f003 0320 	and.w	r3, r3, #32
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d111      	bne.n	80046f8 <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80046d4:	68f8      	ldr	r0, [r7, #12]
 80046d6:	f000 f871 	bl	80047bc <HAL_RTC_WaitForSynchro>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00b      	beq.n	80046f8 <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	22ff      	movs	r2, #255	; 0xff
 80046e6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2204      	movs	r2, #4
 80046ec:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e00a      	b.n	800470e <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	22ff      	movs	r2, #255	; 0xff
 80046fe:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2201      	movs	r2, #1
 8004704:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800470c:	2300      	movs	r3, #0
  }
}
 800470e:	4618      	mov	r0, r3
 8004710:	371c      	adds	r7, #28
 8004712:	46bd      	mov	sp, r7
 8004714:	bd90      	pop	{r4, r7, pc}
 8004716:	bf00      	nop
 8004718:	00ffff3f 	.word	0x00ffff3f

0800471c <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b086      	sub	sp, #24
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8004728:	2300      	movs	r3, #0
 800472a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	685a      	ldr	r2, [r3, #4]
 8004732:	4b21      	ldr	r3, [pc, #132]	; (80047b8 <HAL_RTC_GetDate+0x9c>)
 8004734:	4013      	ands	r3, r2
 8004736:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	0c1b      	lsrs	r3, r3, #16
 800473c:	b2da      	uxtb	r2, r3
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	0a1b      	lsrs	r3, r3, #8
 8004746:	b2db      	uxtb	r3, r3
 8004748:	f003 031f 	and.w	r3, r3, #31
 800474c:	b2da      	uxtb	r2, r3
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	b2db      	uxtb	r3, r3
 8004756:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800475a:	b2da      	uxtb	r2, r3
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13);
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	0b5b      	lsrs	r3, r3, #13
 8004764:	b2db      	uxtb	r3, r3
 8004766:	f003 0307 	and.w	r3, r3, #7
 800476a:	b2da      	uxtb	r2, r3
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d11a      	bne.n	80047ac <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	78db      	ldrb	r3, [r3, #3]
 800477a:	4618      	mov	r0, r3
 800477c:	f000 f890 	bl	80048a0 <RTC_Bcd2ToByte>
 8004780:	4603      	mov	r3, r0
 8004782:	461a      	mov	r2, r3
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	785b      	ldrb	r3, [r3, #1]
 800478c:	4618      	mov	r0, r3
 800478e:	f000 f887 	bl	80048a0 <RTC_Bcd2ToByte>
 8004792:	4603      	mov	r3, r0
 8004794:	461a      	mov	r2, r3
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	789b      	ldrb	r3, [r3, #2]
 800479e:	4618      	mov	r0, r3
 80047a0:	f000 f87e 	bl	80048a0 <RTC_Bcd2ToByte>
 80047a4:	4603      	mov	r3, r0
 80047a6:	461a      	mov	r2, r3
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80047ac:	2300      	movs	r3, #0
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3718      	adds	r7, #24
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	00ffff3f 	.word	0x00ffff3f

080047bc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80047c4:	2300      	movs	r3, #0
 80047c6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68da      	ldr	r2, [r3, #12]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80047d6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80047d8:	f7fe f8e4 	bl	80029a4 <HAL_GetTick>
 80047dc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80047de:	e009      	b.n	80047f4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80047e0:	f7fe f8e0 	bl	80029a4 <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80047ee:	d901      	bls.n	80047f4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e007      	b.n	8004804 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	f003 0320 	and.w	r3, r3, #32
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d0ee      	beq.n	80047e0 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	4618      	mov	r0, r3
 8004806:	3710      	adds	r7, #16
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004814:	2300      	movs	r3, #0
 8004816:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004822:	2b00      	cmp	r3, #0
 8004824:	d119      	bne.n	800485a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f04f 32ff 	mov.w	r2, #4294967295
 800482e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004830:	f7fe f8b8 	bl	80029a4 <HAL_GetTick>
 8004834:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004836:	e009      	b.n	800484c <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004838:	f7fe f8b4 	bl	80029a4 <HAL_GetTick>
 800483c:	4602      	mov	r2, r0
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004846:	d901      	bls.n	800484c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e007      	b.n	800485c <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004856:	2b00      	cmp	r3, #0
 8004858:	d0ee      	beq.n	8004838 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800485a:	2300      	movs	r3, #0
}
 800485c:	4618      	mov	r0, r3
 800485e:	3710      	adds	r7, #16
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004864:	b480      	push	{r7}
 8004866:	b085      	sub	sp, #20
 8004868:	af00      	add	r7, sp, #0
 800486a:	4603      	mov	r3, r0
 800486c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 800486e:	2300      	movs	r3, #0
 8004870:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 8004872:	e005      	b.n	8004880 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	3301      	adds	r3, #1
 8004878:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 800487a:	79fb      	ldrb	r3, [r7, #7]
 800487c:	3b0a      	subs	r3, #10
 800487e:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 8004880:	79fb      	ldrb	r3, [r7, #7]
 8004882:	2b09      	cmp	r3, #9
 8004884:	d8f6      	bhi.n	8004874 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	b2db      	uxtb	r3, r3
 800488a:	011b      	lsls	r3, r3, #4
 800488c:	b2da      	uxtb	r2, r3
 800488e:	79fb      	ldrb	r3, [r7, #7]
 8004890:	4313      	orrs	r3, r2
 8004892:	b2db      	uxtb	r3, r3
}
 8004894:	4618      	mov	r0, r3
 8004896:	3714      	adds	r7, #20
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	4603      	mov	r3, r0
 80048a8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80048aa:	2300      	movs	r3, #0
 80048ac:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80048ae:	79fb      	ldrb	r3, [r7, #7]
 80048b0:	091b      	lsrs	r3, r3, #4
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	461a      	mov	r2, r3
 80048b6:	4613      	mov	r3, r2
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	4413      	add	r3, r2
 80048bc:	005b      	lsls	r3, r3, #1
 80048be:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80048c0:	79fb      	ldrb	r3, [r7, #7]
 80048c2:	f003 030f 	and.w	r3, r3, #15
 80048c6:	b2da      	uxtb	r2, r3
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	4413      	add	r3, r2
 80048ce:	b2db      	uxtb	r3, r3
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3714      	adds	r7, #20
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b082      	sub	sp, #8
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d101      	bne.n	80048ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e049      	b.n	8004982 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d106      	bne.n	8004908 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f000 f841 	bl	800498a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2202      	movs	r2, #2
 800490c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	3304      	adds	r3, #4
 8004918:	4619      	mov	r1, r3
 800491a:	4610      	mov	r0, r2
 800491c:	f000 fa00 	bl	8004d20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004980:	2300      	movs	r3, #0
}
 8004982:	4618      	mov	r0, r3
 8004984:	3708      	adds	r7, #8
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}

0800498a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800498a:	b480      	push	{r7}
 800498c:	b083      	sub	sp, #12
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004992:	bf00      	nop
 8004994:	370c      	adds	r7, #12
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
	...

080049a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d001      	beq.n	80049b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e054      	b.n	8004a62 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2202      	movs	r2, #2
 80049bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68da      	ldr	r2, [r3, #12]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f042 0201 	orr.w	r2, r2, #1
 80049ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a26      	ldr	r2, [pc, #152]	; (8004a70 <HAL_TIM_Base_Start_IT+0xd0>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d022      	beq.n	8004a20 <HAL_TIM_Base_Start_IT+0x80>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049e2:	d01d      	beq.n	8004a20 <HAL_TIM_Base_Start_IT+0x80>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a22      	ldr	r2, [pc, #136]	; (8004a74 <HAL_TIM_Base_Start_IT+0xd4>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d018      	beq.n	8004a20 <HAL_TIM_Base_Start_IT+0x80>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a21      	ldr	r2, [pc, #132]	; (8004a78 <HAL_TIM_Base_Start_IT+0xd8>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d013      	beq.n	8004a20 <HAL_TIM_Base_Start_IT+0x80>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a1f      	ldr	r2, [pc, #124]	; (8004a7c <HAL_TIM_Base_Start_IT+0xdc>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d00e      	beq.n	8004a20 <HAL_TIM_Base_Start_IT+0x80>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a1e      	ldr	r2, [pc, #120]	; (8004a80 <HAL_TIM_Base_Start_IT+0xe0>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d009      	beq.n	8004a20 <HAL_TIM_Base_Start_IT+0x80>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a1c      	ldr	r2, [pc, #112]	; (8004a84 <HAL_TIM_Base_Start_IT+0xe4>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d004      	beq.n	8004a20 <HAL_TIM_Base_Start_IT+0x80>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a1b      	ldr	r2, [pc, #108]	; (8004a88 <HAL_TIM_Base_Start_IT+0xe8>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d115      	bne.n	8004a4c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689a      	ldr	r2, [r3, #8]
 8004a26:	4b19      	ldr	r3, [pc, #100]	; (8004a8c <HAL_TIM_Base_Start_IT+0xec>)
 8004a28:	4013      	ands	r3, r2
 8004a2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2b06      	cmp	r3, #6
 8004a30:	d015      	beq.n	8004a5e <HAL_TIM_Base_Start_IT+0xbe>
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a38:	d011      	beq.n	8004a5e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f042 0201 	orr.w	r2, r2, #1
 8004a48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a4a:	e008      	b.n	8004a5e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f042 0201 	orr.w	r2, r2, #1
 8004a5a:	601a      	str	r2, [r3, #0]
 8004a5c:	e000      	b.n	8004a60 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a5e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3714      	adds	r7, #20
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	40010000 	.word	0x40010000
 8004a74:	40000400 	.word	0x40000400
 8004a78:	40000800 	.word	0x40000800
 8004a7c:	40000c00 	.word	0x40000c00
 8004a80:	40010400 	.word	0x40010400
 8004a84:	40014000 	.word	0x40014000
 8004a88:	40001800 	.word	0x40001800
 8004a8c:	00010007 	.word	0x00010007

08004a90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	f003 0302 	and.w	r3, r3, #2
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d122      	bne.n	8004aec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	f003 0302 	and.w	r3, r3, #2
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d11b      	bne.n	8004aec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f06f 0202 	mvn.w	r2, #2
 8004abc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	f003 0303 	and.w	r3, r3, #3
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d003      	beq.n	8004ada <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f000 f905 	bl	8004ce2 <HAL_TIM_IC_CaptureCallback>
 8004ad8:	e005      	b.n	8004ae6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f000 f8f7 	bl	8004cce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f000 f908 	bl	8004cf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	691b      	ldr	r3, [r3, #16]
 8004af2:	f003 0304 	and.w	r3, r3, #4
 8004af6:	2b04      	cmp	r3, #4
 8004af8:	d122      	bne.n	8004b40 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	f003 0304 	and.w	r3, r3, #4
 8004b04:	2b04      	cmp	r3, #4
 8004b06:	d11b      	bne.n	8004b40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f06f 0204 	mvn.w	r2, #4
 8004b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2202      	movs	r2, #2
 8004b16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d003      	beq.n	8004b2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 f8db 	bl	8004ce2 <HAL_TIM_IC_CaptureCallback>
 8004b2c:	e005      	b.n	8004b3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f000 f8cd 	bl	8004cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f000 f8de 	bl	8004cf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	691b      	ldr	r3, [r3, #16]
 8004b46:	f003 0308 	and.w	r3, r3, #8
 8004b4a:	2b08      	cmp	r3, #8
 8004b4c:	d122      	bne.n	8004b94 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	f003 0308 	and.w	r3, r3, #8
 8004b58:	2b08      	cmp	r3, #8
 8004b5a:	d11b      	bne.n	8004b94 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f06f 0208 	mvn.w	r2, #8
 8004b64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2204      	movs	r2, #4
 8004b6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	69db      	ldr	r3, [r3, #28]
 8004b72:	f003 0303 	and.w	r3, r3, #3
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d003      	beq.n	8004b82 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f8b1 	bl	8004ce2 <HAL_TIM_IC_CaptureCallback>
 8004b80:	e005      	b.n	8004b8e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f000 f8a3 	bl	8004cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f000 f8b4 	bl	8004cf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	691b      	ldr	r3, [r3, #16]
 8004b9a:	f003 0310 	and.w	r3, r3, #16
 8004b9e:	2b10      	cmp	r3, #16
 8004ba0:	d122      	bne.n	8004be8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	f003 0310 	and.w	r3, r3, #16
 8004bac:	2b10      	cmp	r3, #16
 8004bae:	d11b      	bne.n	8004be8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f06f 0210 	mvn.w	r2, #16
 8004bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2208      	movs	r2, #8
 8004bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	69db      	ldr	r3, [r3, #28]
 8004bc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d003      	beq.n	8004bd6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 f887 	bl	8004ce2 <HAL_TIM_IC_CaptureCallback>
 8004bd4:	e005      	b.n	8004be2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 f879 	bl	8004cce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 f88a 	bl	8004cf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	691b      	ldr	r3, [r3, #16]
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d10e      	bne.n	8004c14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	f003 0301 	and.w	r3, r3, #1
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d107      	bne.n	8004c14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f06f 0201 	mvn.w	r2, #1
 8004c0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f7fd fc44 	bl	800249c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	691b      	ldr	r3, [r3, #16]
 8004c1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c1e:	2b80      	cmp	r3, #128	; 0x80
 8004c20:	d10e      	bne.n	8004c40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c2c:	2b80      	cmp	r3, #128	; 0x80
 8004c2e:	d107      	bne.n	8004c40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 f91a 	bl	8004e74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	691b      	ldr	r3, [r3, #16]
 8004c46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c4e:	d10e      	bne.n	8004c6e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c5a:	2b80      	cmp	r3, #128	; 0x80
 8004c5c:	d107      	bne.n	8004c6e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004c66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f000 f90d 	bl	8004e88 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c78:	2b40      	cmp	r3, #64	; 0x40
 8004c7a:	d10e      	bne.n	8004c9a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c86:	2b40      	cmp	r3, #64	; 0x40
 8004c88:	d107      	bne.n	8004c9a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 f838 	bl	8004d0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	f003 0320 	and.w	r3, r3, #32
 8004ca4:	2b20      	cmp	r3, #32
 8004ca6:	d10e      	bne.n	8004cc6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	f003 0320 	and.w	r3, r3, #32
 8004cb2:	2b20      	cmp	r3, #32
 8004cb4:	d107      	bne.n	8004cc6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f06f 0220 	mvn.w	r2, #32
 8004cbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 f8cd 	bl	8004e60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004cc6:	bf00      	nop
 8004cc8:	3708      	adds	r7, #8
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004cce:	b480      	push	{r7}
 8004cd0:	b083      	sub	sp, #12
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004cd6:	bf00      	nop
 8004cd8:	370c      	adds	r7, #12
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr

08004ce2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ce2:	b480      	push	{r7}
 8004ce4:	b083      	sub	sp, #12
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004cea:	bf00      	nop
 8004cec:	370c      	adds	r7, #12
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr

08004cf6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cf6:	b480      	push	{r7}
 8004cf8:	b083      	sub	sp, #12
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004cfe:	bf00      	nop
 8004d00:	370c      	adds	r7, #12
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr

08004d0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d0a:	b480      	push	{r7}
 8004d0c:	b083      	sub	sp, #12
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d12:	bf00      	nop
 8004d14:	370c      	adds	r7, #12
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
	...

08004d20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b085      	sub	sp, #20
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a40      	ldr	r2, [pc, #256]	; (8004e34 <TIM_Base_SetConfig+0x114>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d013      	beq.n	8004d60 <TIM_Base_SetConfig+0x40>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d3e:	d00f      	beq.n	8004d60 <TIM_Base_SetConfig+0x40>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a3d      	ldr	r2, [pc, #244]	; (8004e38 <TIM_Base_SetConfig+0x118>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d00b      	beq.n	8004d60 <TIM_Base_SetConfig+0x40>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a3c      	ldr	r2, [pc, #240]	; (8004e3c <TIM_Base_SetConfig+0x11c>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d007      	beq.n	8004d60 <TIM_Base_SetConfig+0x40>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	4a3b      	ldr	r2, [pc, #236]	; (8004e40 <TIM_Base_SetConfig+0x120>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d003      	beq.n	8004d60 <TIM_Base_SetConfig+0x40>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a3a      	ldr	r2, [pc, #232]	; (8004e44 <TIM_Base_SetConfig+0x124>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d108      	bne.n	8004d72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	68fa      	ldr	r2, [r7, #12]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a2f      	ldr	r2, [pc, #188]	; (8004e34 <TIM_Base_SetConfig+0x114>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d02b      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d80:	d027      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a2c      	ldr	r2, [pc, #176]	; (8004e38 <TIM_Base_SetConfig+0x118>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d023      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a2b      	ldr	r2, [pc, #172]	; (8004e3c <TIM_Base_SetConfig+0x11c>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d01f      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a2a      	ldr	r2, [pc, #168]	; (8004e40 <TIM_Base_SetConfig+0x120>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d01b      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a29      	ldr	r2, [pc, #164]	; (8004e44 <TIM_Base_SetConfig+0x124>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d017      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a28      	ldr	r2, [pc, #160]	; (8004e48 <TIM_Base_SetConfig+0x128>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d013      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a27      	ldr	r2, [pc, #156]	; (8004e4c <TIM_Base_SetConfig+0x12c>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d00f      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a26      	ldr	r2, [pc, #152]	; (8004e50 <TIM_Base_SetConfig+0x130>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d00b      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4a25      	ldr	r2, [pc, #148]	; (8004e54 <TIM_Base_SetConfig+0x134>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d007      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a24      	ldr	r2, [pc, #144]	; (8004e58 <TIM_Base_SetConfig+0x138>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d003      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a23      	ldr	r2, [pc, #140]	; (8004e5c <TIM_Base_SetConfig+0x13c>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d108      	bne.n	8004de4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	68fa      	ldr	r2, [r7, #12]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	689a      	ldr	r2, [r3, #8]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a0a      	ldr	r2, [pc, #40]	; (8004e34 <TIM_Base_SetConfig+0x114>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d003      	beq.n	8004e18 <TIM_Base_SetConfig+0xf8>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4a0c      	ldr	r2, [pc, #48]	; (8004e44 <TIM_Base_SetConfig+0x124>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d103      	bne.n	8004e20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	691a      	ldr	r2, [r3, #16]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	615a      	str	r2, [r3, #20]
}
 8004e26:	bf00      	nop
 8004e28:	3714      	adds	r7, #20
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop
 8004e34:	40010000 	.word	0x40010000
 8004e38:	40000400 	.word	0x40000400
 8004e3c:	40000800 	.word	0x40000800
 8004e40:	40000c00 	.word	0x40000c00
 8004e44:	40010400 	.word	0x40010400
 8004e48:	40014000 	.word	0x40014000
 8004e4c:	40014400 	.word	0x40014400
 8004e50:	40014800 	.word	0x40014800
 8004e54:	40001800 	.word	0x40001800
 8004e58:	40001c00 	.word	0x40001c00
 8004e5c:	40002000 	.word	0x40002000

08004e60 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d101      	bne.n	8004eae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e040      	b.n	8004f30 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d106      	bne.n	8004ec4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f7fd fb42 	bl	8002548 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2224      	movs	r2, #36	; 0x24
 8004ec8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f022 0201 	bic.w	r2, r2, #1
 8004ed8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f000 fc5c 	bl	8005798 <UART_SetConfig>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d101      	bne.n	8004eea <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e022      	b.n	8004f30 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d002      	beq.n	8004ef8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f000 feb2 	bl	8005c5c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	685a      	ldr	r2, [r3, #4]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	689a      	ldr	r2, [r3, #8]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f042 0201 	orr.w	r2, r2, #1
 8004f26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f000 ff39 	bl	8005da0 <UART_CheckIdleState>
 8004f2e:	4603      	mov	r3, r0
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3708      	adds	r7, #8
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b08a      	sub	sp, #40	; 0x28
 8004f3c:	af02      	add	r7, sp, #8
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	603b      	str	r3, [r7, #0]
 8004f44:	4613      	mov	r3, r2
 8004f46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f4c:	2b20      	cmp	r3, #32
 8004f4e:	f040 8081 	bne.w	8005054 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d002      	beq.n	8004f5e <HAL_UART_Transmit+0x26>
 8004f58:	88fb      	ldrh	r3, [r7, #6]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e079      	b.n	8005056 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d101      	bne.n	8004f70 <HAL_UART_Transmit+0x38>
 8004f6c:	2302      	movs	r3, #2
 8004f6e:	e072      	b.n	8005056 <HAL_UART_Transmit+0x11e>
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2221      	movs	r2, #33	; 0x21
 8004f84:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f86:	f7fd fd0d 	bl	80029a4 <HAL_GetTick>
 8004f8a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	88fa      	ldrh	r2, [r7, #6]
 8004f90:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	88fa      	ldrh	r2, [r7, #6]
 8004f98:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fa4:	d108      	bne.n	8004fb8 <HAL_UART_Transmit+0x80>
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	691b      	ldr	r3, [r3, #16]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d104      	bne.n	8004fb8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	61bb      	str	r3, [r7, #24]
 8004fb6:	e003      	b.n	8004fc0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004fc8:	e02c      	b.n	8005024 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	9300      	str	r3, [sp, #0]
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	2180      	movs	r1, #128	; 0x80
 8004fd4:	68f8      	ldr	r0, [r7, #12]
 8004fd6:	f000 ff16 	bl	8005e06 <UART_WaitOnFlagUntilTimeout>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d001      	beq.n	8004fe4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	e038      	b.n	8005056 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d10b      	bne.n	8005002 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	881b      	ldrh	r3, [r3, #0]
 8004fee:	461a      	mov	r2, r3
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ff8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	3302      	adds	r3, #2
 8004ffe:	61bb      	str	r3, [r7, #24]
 8005000:	e007      	b.n	8005012 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	781a      	ldrb	r2, [r3, #0]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	3301      	adds	r3, #1
 8005010:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005018:	b29b      	uxth	r3, r3
 800501a:	3b01      	subs	r3, #1
 800501c:	b29a      	uxth	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800502a:	b29b      	uxth	r3, r3
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1cc      	bne.n	8004fca <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	9300      	str	r3, [sp, #0]
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	2200      	movs	r2, #0
 8005038:	2140      	movs	r1, #64	; 0x40
 800503a:	68f8      	ldr	r0, [r7, #12]
 800503c:	f000 fee3 	bl	8005e06 <UART_WaitOnFlagUntilTimeout>
 8005040:	4603      	mov	r3, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d001      	beq.n	800504a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e005      	b.n	8005056 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2220      	movs	r2, #32
 800504e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005050:	2300      	movs	r3, #0
 8005052:	e000      	b.n	8005056 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005054:	2302      	movs	r3, #2
  }
}
 8005056:	4618      	mov	r0, r3
 8005058:	3720      	adds	r7, #32
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
	...

08005060 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005060:	b480      	push	{r7}
 8005062:	b08b      	sub	sp, #44	; 0x2c
 8005064:	af00      	add	r7, sp, #0
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	4613      	mov	r3, r2
 800506c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005072:	2b20      	cmp	r3, #32
 8005074:	d156      	bne.n	8005124 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d002      	beq.n	8005082 <HAL_UART_Transmit_IT+0x22>
 800507c:	88fb      	ldrh	r3, [r7, #6]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d101      	bne.n	8005086 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	e04f      	b.n	8005126 <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800508c:	2b01      	cmp	r3, #1
 800508e:	d101      	bne.n	8005094 <HAL_UART_Transmit_IT+0x34>
 8005090:	2302      	movs	r3, #2
 8005092:	e048      	b.n	8005126 <HAL_UART_Transmit_IT+0xc6>
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	68ba      	ldr	r2, [r7, #8]
 80050a0:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	88fa      	ldrh	r2, [r7, #6]
 80050a6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	88fa      	ldrh	r2, [r7, #6]
 80050ae:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2200      	movs	r2, #0
 80050b6:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2221      	movs	r2, #33	; 0x21
 80050c4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050ce:	d107      	bne.n	80050e0 <HAL_UART_Transmit_IT+0x80>
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	691b      	ldr	r3, [r3, #16]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d103      	bne.n	80050e0 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	4a16      	ldr	r2, [pc, #88]	; (8005134 <HAL_UART_Transmit_IT+0xd4>)
 80050dc:	669a      	str	r2, [r3, #104]	; 0x68
 80050de:	e002      	b.n	80050e6 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	4a15      	ldr	r2, [pc, #84]	; (8005138 <HAL_UART_Transmit_IT+0xd8>)
 80050e4:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	e853 3f00 	ldrex	r3, [r3]
 80050fa:	613b      	str	r3, [r7, #16]
   return(result);
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005102:	627b      	str	r3, [r7, #36]	; 0x24
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	461a      	mov	r2, r3
 800510a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510c:	623b      	str	r3, [r7, #32]
 800510e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005110:	69f9      	ldr	r1, [r7, #28]
 8005112:	6a3a      	ldr	r2, [r7, #32]
 8005114:	e841 2300 	strex	r3, r2, [r1]
 8005118:	61bb      	str	r3, [r7, #24]
   return(result);
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d1e6      	bne.n	80050ee <HAL_UART_Transmit_IT+0x8e>

    return HAL_OK;
 8005120:	2300      	movs	r3, #0
 8005122:	e000      	b.n	8005126 <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8005124:	2302      	movs	r3, #2
  }
}
 8005126:	4618      	mov	r0, r3
 8005128:	372c      	adds	r7, #44	; 0x2c
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop
 8005134:	080062cd 	.word	0x080062cd
 8005138:	08006217 	.word	0x08006217

0800513c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b08a      	sub	sp, #40	; 0x28
 8005140:	af00      	add	r7, sp, #0
 8005142:	60f8      	str	r0, [r7, #12]
 8005144:	60b9      	str	r1, [r7, #8]
 8005146:	4613      	mov	r3, r2
 8005148:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800514e:	2b20      	cmp	r3, #32
 8005150:	d13d      	bne.n	80051ce <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d002      	beq.n	800515e <HAL_UART_Receive_IT+0x22>
 8005158:	88fb      	ldrh	r3, [r7, #6]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d101      	bne.n	8005162 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e036      	b.n	80051d0 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005168:	2b01      	cmp	r3, #1
 800516a:	d101      	bne.n	8005170 <HAL_UART_Receive_IT+0x34>
 800516c:	2302      	movs	r3, #2
 800516e:	e02f      	b.n	80051d0 <HAL_UART_Receive_IT+0x94>
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2200      	movs	r2, #0
 800517c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005188:	2b00      	cmp	r3, #0
 800518a:	d018      	beq.n	80051be <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	e853 3f00 	ldrex	r3, [r3]
 8005198:	613b      	str	r3, [r7, #16]
   return(result);
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80051a0:	627b      	str	r3, [r7, #36]	; 0x24
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	461a      	mov	r2, r3
 80051a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051aa:	623b      	str	r3, [r7, #32]
 80051ac:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ae:	69f9      	ldr	r1, [r7, #28]
 80051b0:	6a3a      	ldr	r2, [r7, #32]
 80051b2:	e841 2300 	strex	r3, r2, [r1]
 80051b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1e6      	bne.n	800518c <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80051be:	88fb      	ldrh	r3, [r7, #6]
 80051c0:	461a      	mov	r2, r3
 80051c2:	68b9      	ldr	r1, [r7, #8]
 80051c4:	68f8      	ldr	r0, [r7, #12]
 80051c6:	f000 fee3 	bl	8005f90 <UART_Start_Receive_IT>
 80051ca:	4603      	mov	r3, r0
 80051cc:	e000      	b.n	80051d0 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80051ce:	2302      	movs	r3, #2
  }
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3728      	adds	r7, #40	; 0x28
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}

080051d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b0ba      	sub	sp, #232	; 0xe8
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	69db      	ldr	r3, [r3, #28]
 80051e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80051fe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005202:	f640 030f 	movw	r3, #2063	; 0x80f
 8005206:	4013      	ands	r3, r2
 8005208:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800520c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005210:	2b00      	cmp	r3, #0
 8005212:	d115      	bne.n	8005240 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005218:	f003 0320 	and.w	r3, r3, #32
 800521c:	2b00      	cmp	r3, #0
 800521e:	d00f      	beq.n	8005240 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005220:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005224:	f003 0320 	and.w	r3, r3, #32
 8005228:	2b00      	cmp	r3, #0
 800522a:	d009      	beq.n	8005240 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005230:	2b00      	cmp	r3, #0
 8005232:	f000 828f 	beq.w	8005754 <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	4798      	blx	r3
      }
      return;
 800523e:	e289      	b.n	8005754 <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005240:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005244:	2b00      	cmp	r3, #0
 8005246:	f000 8117 	beq.w	8005478 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800524a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800524e:	f003 0301 	and.w	r3, r3, #1
 8005252:	2b00      	cmp	r3, #0
 8005254:	d106      	bne.n	8005264 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005256:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800525a:	4b85      	ldr	r3, [pc, #532]	; (8005470 <HAL_UART_IRQHandler+0x298>)
 800525c:	4013      	ands	r3, r2
 800525e:	2b00      	cmp	r3, #0
 8005260:	f000 810a 	beq.w	8005478 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005268:	f003 0301 	and.w	r3, r3, #1
 800526c:	2b00      	cmp	r3, #0
 800526e:	d011      	beq.n	8005294 <HAL_UART_IRQHandler+0xbc>
 8005270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005278:	2b00      	cmp	r3, #0
 800527a:	d00b      	beq.n	8005294 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2201      	movs	r2, #1
 8005282:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800528a:	f043 0201 	orr.w	r2, r3, #1
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005294:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005298:	f003 0302 	and.w	r3, r3, #2
 800529c:	2b00      	cmp	r3, #0
 800529e:	d011      	beq.n	80052c4 <HAL_UART_IRQHandler+0xec>
 80052a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80052a4:	f003 0301 	and.w	r3, r3, #1
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d00b      	beq.n	80052c4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2202      	movs	r2, #2
 80052b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052ba:	f043 0204 	orr.w	r2, r3, #4
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80052c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052c8:	f003 0304 	and.w	r3, r3, #4
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d011      	beq.n	80052f4 <HAL_UART_IRQHandler+0x11c>
 80052d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80052d4:	f003 0301 	and.w	r3, r3, #1
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d00b      	beq.n	80052f4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2204      	movs	r2, #4
 80052e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052ea:	f043 0202 	orr.w	r2, r3, #2
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80052f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052f8:	f003 0308 	and.w	r3, r3, #8
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d017      	beq.n	8005330 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005304:	f003 0320 	and.w	r3, r3, #32
 8005308:	2b00      	cmp	r3, #0
 800530a:	d105      	bne.n	8005318 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800530c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005310:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005314:	2b00      	cmp	r3, #0
 8005316:	d00b      	beq.n	8005330 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2208      	movs	r2, #8
 800531e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005326:	f043 0208 	orr.w	r2, r3, #8
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005334:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005338:	2b00      	cmp	r3, #0
 800533a:	d012      	beq.n	8005362 <HAL_UART_IRQHandler+0x18a>
 800533c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005340:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005344:	2b00      	cmp	r3, #0
 8005346:	d00c      	beq.n	8005362 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005350:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005358:	f043 0220 	orr.w	r2, r3, #32
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005368:	2b00      	cmp	r3, #0
 800536a:	f000 81f5 	beq.w	8005758 <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800536e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005372:	f003 0320 	and.w	r3, r3, #32
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00d      	beq.n	8005396 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800537a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800537e:	f003 0320 	and.w	r3, r3, #32
 8005382:	2b00      	cmp	r3, #0
 8005384:	d007      	beq.n	8005396 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800538a:	2b00      	cmp	r3, #0
 800538c:	d003      	beq.n	8005396 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800539c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053aa:	2b40      	cmp	r3, #64	; 0x40
 80053ac:	d005      	beq.n	80053ba <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80053ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80053b2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d04f      	beq.n	800545a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 feb2 	bl	8006124 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ca:	2b40      	cmp	r3, #64	; 0x40
 80053cc:	d141      	bne.n	8005452 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	3308      	adds	r3, #8
 80053d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80053dc:	e853 3f00 	ldrex	r3, [r3]
 80053e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80053e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80053e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	3308      	adds	r3, #8
 80053f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80053fa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80053fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005402:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005406:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800540a:	e841 2300 	strex	r3, r2, [r1]
 800540e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005412:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1d9      	bne.n	80053ce <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800541e:	2b00      	cmp	r3, #0
 8005420:	d013      	beq.n	800544a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005426:	4a13      	ldr	r2, [pc, #76]	; (8005474 <HAL_UART_IRQHandler+0x29c>)
 8005428:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800542e:	4618      	mov	r0, r3
 8005430:	f7fd fc3a 	bl	8002ca8 <HAL_DMA_Abort_IT>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d017      	beq.n	800546a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800543e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005444:	4610      	mov	r0, r2
 8005446:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005448:	e00f      	b.n	800546a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 f98e 	bl	800576c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005450:	e00b      	b.n	800546a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 f98a 	bl	800576c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005458:	e007      	b.n	800546a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f000 f986 	bl	800576c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005468:	e176      	b.n	8005758 <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800546a:	bf00      	nop
    return;
 800546c:	e174      	b.n	8005758 <HAL_UART_IRQHandler+0x580>
 800546e:	bf00      	nop
 8005470:	04000120 	.word	0x04000120
 8005474:	080061eb 	.word	0x080061eb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800547c:	2b01      	cmp	r3, #1
 800547e:	f040 8144 	bne.w	800570a <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005486:	f003 0310 	and.w	r3, r3, #16
 800548a:	2b00      	cmp	r3, #0
 800548c:	f000 813d 	beq.w	800570a <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005494:	f003 0310 	and.w	r3, r3, #16
 8005498:	2b00      	cmp	r3, #0
 800549a:	f000 8136 	beq.w	800570a <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2210      	movs	r2, #16
 80054a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054b0:	2b40      	cmp	r3, #64	; 0x40
 80054b2:	f040 80b2 	bne.w	800561a <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80054c2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	f000 8148 	beq.w	800575c <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80054d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80054d6:	429a      	cmp	r2, r3
 80054d8:	f080 8140 	bcs.w	800575c <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80054e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ea:	69db      	ldr	r3, [r3, #28]
 80054ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054f0:	f000 8085 	beq.w	80055fe <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005500:	e853 3f00 	ldrex	r3, [r3]
 8005504:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005508:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800550c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005510:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	461a      	mov	r2, r3
 800551a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800551e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005522:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005526:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800552a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800552e:	e841 2300 	strex	r3, r2, [r1]
 8005532:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005536:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800553a:	2b00      	cmp	r3, #0
 800553c:	d1da      	bne.n	80054f4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	3308      	adds	r3, #8
 8005544:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005546:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005548:	e853 3f00 	ldrex	r3, [r3]
 800554c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800554e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005550:	f023 0301 	bic.w	r3, r3, #1
 8005554:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	3308      	adds	r3, #8
 800555e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005562:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005566:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005568:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800556a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800556e:	e841 2300 	strex	r3, r2, [r1]
 8005572:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005574:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005576:	2b00      	cmp	r3, #0
 8005578:	d1e1      	bne.n	800553e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	3308      	adds	r3, #8
 8005580:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005582:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005584:	e853 3f00 	ldrex	r3, [r3]
 8005588:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800558a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800558c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005590:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	3308      	adds	r3, #8
 800559a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800559e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80055a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80055a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80055a6:	e841 2300 	strex	r3, r2, [r1]
 80055aa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80055ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1e3      	bne.n	800557a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2220      	movs	r2, #32
 80055b6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055c6:	e853 3f00 	ldrex	r3, [r3]
 80055ca:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80055cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055ce:	f023 0310 	bic.w	r3, r3, #16
 80055d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	461a      	mov	r2, r3
 80055dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80055e0:	65bb      	str	r3, [r7, #88]	; 0x58
 80055e2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80055e6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80055e8:	e841 2300 	strex	r3, r2, [r1]
 80055ec:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80055ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d1e4      	bne.n	80055be <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055f8:	4618      	mov	r0, r3
 80055fa:	f7fd fae5 	bl	8002bc8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800560a:	b29b      	uxth	r3, r3
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	b29b      	uxth	r3, r3
 8005610:	4619      	mov	r1, r3
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 f8b4 	bl	8005780 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005618:	e0a0      	b.n	800575c <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005626:	b29b      	uxth	r3, r3
 8005628:	1ad3      	subs	r3, r2, r3
 800562a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005634:	b29b      	uxth	r3, r3
 8005636:	2b00      	cmp	r3, #0
 8005638:	f000 8092 	beq.w	8005760 <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 800563c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005640:	2b00      	cmp	r3, #0
 8005642:	f000 808d 	beq.w	8005760 <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800564e:	e853 3f00 	ldrex	r3, [r3]
 8005652:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005656:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800565a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	461a      	mov	r2, r3
 8005664:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005668:	647b      	str	r3, [r7, #68]	; 0x44
 800566a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800566c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800566e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005670:	e841 2300 	strex	r3, r2, [r1]
 8005674:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005676:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005678:	2b00      	cmp	r3, #0
 800567a:	d1e4      	bne.n	8005646 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	3308      	adds	r3, #8
 8005682:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005686:	e853 3f00 	ldrex	r3, [r3]
 800568a:	623b      	str	r3, [r7, #32]
   return(result);
 800568c:	6a3b      	ldr	r3, [r7, #32]
 800568e:	f023 0301 	bic.w	r3, r3, #1
 8005692:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	3308      	adds	r3, #8
 800569c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80056a0:	633a      	str	r2, [r7, #48]	; 0x30
 80056a2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80056a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056a8:	e841 2300 	strex	r3, r2, [r1]
 80056ac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80056ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d1e3      	bne.n	800567c <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2220      	movs	r2, #32
 80056b8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	e853 3f00 	ldrex	r3, [r3]
 80056d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f023 0310 	bic.w	r3, r3, #16
 80056da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	461a      	mov	r2, r3
 80056e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80056e8:	61fb      	str	r3, [r7, #28]
 80056ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ec:	69b9      	ldr	r1, [r7, #24]
 80056ee:	69fa      	ldr	r2, [r7, #28]
 80056f0:	e841 2300 	strex	r3, r2, [r1]
 80056f4:	617b      	str	r3, [r7, #20]
   return(result);
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d1e4      	bne.n	80056c6 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80056fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005700:	4619      	mov	r1, r3
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 f83c 	bl	8005780 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005708:	e02a      	b.n	8005760 <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800570a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800570e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005712:	2b00      	cmp	r3, #0
 8005714:	d00e      	beq.n	8005734 <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005716:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800571a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800571e:	2b00      	cmp	r3, #0
 8005720:	d008      	beq.n	8005734 <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005726:	2b00      	cmp	r3, #0
 8005728:	d01c      	beq.n	8005764 <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	4798      	blx	r3
    }
    return;
 8005732:	e017      	b.n	8005764 <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800573c:	2b00      	cmp	r3, #0
 800573e:	d012      	beq.n	8005766 <HAL_UART_IRQHandler+0x58e>
 8005740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005748:	2b00      	cmp	r3, #0
 800574a:	d00c      	beq.n	8005766 <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f000 fe1d 	bl	800638c <UART_EndTransmit_IT>
    return;
 8005752:	e008      	b.n	8005766 <HAL_UART_IRQHandler+0x58e>
      return;
 8005754:	bf00      	nop
 8005756:	e006      	b.n	8005766 <HAL_UART_IRQHandler+0x58e>
    return;
 8005758:	bf00      	nop
 800575a:	e004      	b.n	8005766 <HAL_UART_IRQHandler+0x58e>
      return;
 800575c:	bf00      	nop
 800575e:	e002      	b.n	8005766 <HAL_UART_IRQHandler+0x58e>
      return;
 8005760:	bf00      	nop
 8005762:	e000      	b.n	8005766 <HAL_UART_IRQHandler+0x58e>
    return;
 8005764:	bf00      	nop
  }

}
 8005766:	37e8      	adds	r7, #232	; 0xe8
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005774:	bf00      	nop
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	460b      	mov	r3, r1
 800578a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b088      	sub	sp, #32
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80057a0:	2300      	movs	r3, #0
 80057a2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	689a      	ldr	r2, [r3, #8]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	691b      	ldr	r3, [r3, #16]
 80057ac:	431a      	orrs	r2, r3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	695b      	ldr	r3, [r3, #20]
 80057b2:	431a      	orrs	r2, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	69db      	ldr	r3, [r3, #28]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	4ba7      	ldr	r3, [pc, #668]	; (8005a60 <UART_SetConfig+0x2c8>)
 80057c4:	4013      	ands	r3, r2
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	6812      	ldr	r2, [r2, #0]
 80057ca:	6979      	ldr	r1, [r7, #20]
 80057cc:	430b      	orrs	r3, r1
 80057ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	68da      	ldr	r2, [r3, #12]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	430a      	orrs	r2, r1
 80057e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	699b      	ldr	r3, [r3, #24]
 80057ea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a1b      	ldr	r3, [r3, #32]
 80057f0:	697a      	ldr	r2, [r7, #20]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	697a      	ldr	r2, [r7, #20]
 8005806:	430a      	orrs	r2, r1
 8005808:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a95      	ldr	r2, [pc, #596]	; (8005a64 <UART_SetConfig+0x2cc>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d120      	bne.n	8005856 <UART_SetConfig+0xbe>
 8005814:	4b94      	ldr	r3, [pc, #592]	; (8005a68 <UART_SetConfig+0x2d0>)
 8005816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800581a:	f003 0303 	and.w	r3, r3, #3
 800581e:	2b03      	cmp	r3, #3
 8005820:	d816      	bhi.n	8005850 <UART_SetConfig+0xb8>
 8005822:	a201      	add	r2, pc, #4	; (adr r2, 8005828 <UART_SetConfig+0x90>)
 8005824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005828:	08005839 	.word	0x08005839
 800582c:	08005845 	.word	0x08005845
 8005830:	0800583f 	.word	0x0800583f
 8005834:	0800584b 	.word	0x0800584b
 8005838:	2301      	movs	r3, #1
 800583a:	77fb      	strb	r3, [r7, #31]
 800583c:	e14f      	b.n	8005ade <UART_SetConfig+0x346>
 800583e:	2302      	movs	r3, #2
 8005840:	77fb      	strb	r3, [r7, #31]
 8005842:	e14c      	b.n	8005ade <UART_SetConfig+0x346>
 8005844:	2304      	movs	r3, #4
 8005846:	77fb      	strb	r3, [r7, #31]
 8005848:	e149      	b.n	8005ade <UART_SetConfig+0x346>
 800584a:	2308      	movs	r3, #8
 800584c:	77fb      	strb	r3, [r7, #31]
 800584e:	e146      	b.n	8005ade <UART_SetConfig+0x346>
 8005850:	2310      	movs	r3, #16
 8005852:	77fb      	strb	r3, [r7, #31]
 8005854:	e143      	b.n	8005ade <UART_SetConfig+0x346>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a84      	ldr	r2, [pc, #528]	; (8005a6c <UART_SetConfig+0x2d4>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d132      	bne.n	80058c6 <UART_SetConfig+0x12e>
 8005860:	4b81      	ldr	r3, [pc, #516]	; (8005a68 <UART_SetConfig+0x2d0>)
 8005862:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005866:	f003 030c 	and.w	r3, r3, #12
 800586a:	2b0c      	cmp	r3, #12
 800586c:	d828      	bhi.n	80058c0 <UART_SetConfig+0x128>
 800586e:	a201      	add	r2, pc, #4	; (adr r2, 8005874 <UART_SetConfig+0xdc>)
 8005870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005874:	080058a9 	.word	0x080058a9
 8005878:	080058c1 	.word	0x080058c1
 800587c:	080058c1 	.word	0x080058c1
 8005880:	080058c1 	.word	0x080058c1
 8005884:	080058b5 	.word	0x080058b5
 8005888:	080058c1 	.word	0x080058c1
 800588c:	080058c1 	.word	0x080058c1
 8005890:	080058c1 	.word	0x080058c1
 8005894:	080058af 	.word	0x080058af
 8005898:	080058c1 	.word	0x080058c1
 800589c:	080058c1 	.word	0x080058c1
 80058a0:	080058c1 	.word	0x080058c1
 80058a4:	080058bb 	.word	0x080058bb
 80058a8:	2300      	movs	r3, #0
 80058aa:	77fb      	strb	r3, [r7, #31]
 80058ac:	e117      	b.n	8005ade <UART_SetConfig+0x346>
 80058ae:	2302      	movs	r3, #2
 80058b0:	77fb      	strb	r3, [r7, #31]
 80058b2:	e114      	b.n	8005ade <UART_SetConfig+0x346>
 80058b4:	2304      	movs	r3, #4
 80058b6:	77fb      	strb	r3, [r7, #31]
 80058b8:	e111      	b.n	8005ade <UART_SetConfig+0x346>
 80058ba:	2308      	movs	r3, #8
 80058bc:	77fb      	strb	r3, [r7, #31]
 80058be:	e10e      	b.n	8005ade <UART_SetConfig+0x346>
 80058c0:	2310      	movs	r3, #16
 80058c2:	77fb      	strb	r3, [r7, #31]
 80058c4:	e10b      	b.n	8005ade <UART_SetConfig+0x346>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a69      	ldr	r2, [pc, #420]	; (8005a70 <UART_SetConfig+0x2d8>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d120      	bne.n	8005912 <UART_SetConfig+0x17a>
 80058d0:	4b65      	ldr	r3, [pc, #404]	; (8005a68 <UART_SetConfig+0x2d0>)
 80058d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058d6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80058da:	2b30      	cmp	r3, #48	; 0x30
 80058dc:	d013      	beq.n	8005906 <UART_SetConfig+0x16e>
 80058de:	2b30      	cmp	r3, #48	; 0x30
 80058e0:	d814      	bhi.n	800590c <UART_SetConfig+0x174>
 80058e2:	2b20      	cmp	r3, #32
 80058e4:	d009      	beq.n	80058fa <UART_SetConfig+0x162>
 80058e6:	2b20      	cmp	r3, #32
 80058e8:	d810      	bhi.n	800590c <UART_SetConfig+0x174>
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d002      	beq.n	80058f4 <UART_SetConfig+0x15c>
 80058ee:	2b10      	cmp	r3, #16
 80058f0:	d006      	beq.n	8005900 <UART_SetConfig+0x168>
 80058f2:	e00b      	b.n	800590c <UART_SetConfig+0x174>
 80058f4:	2300      	movs	r3, #0
 80058f6:	77fb      	strb	r3, [r7, #31]
 80058f8:	e0f1      	b.n	8005ade <UART_SetConfig+0x346>
 80058fa:	2302      	movs	r3, #2
 80058fc:	77fb      	strb	r3, [r7, #31]
 80058fe:	e0ee      	b.n	8005ade <UART_SetConfig+0x346>
 8005900:	2304      	movs	r3, #4
 8005902:	77fb      	strb	r3, [r7, #31]
 8005904:	e0eb      	b.n	8005ade <UART_SetConfig+0x346>
 8005906:	2308      	movs	r3, #8
 8005908:	77fb      	strb	r3, [r7, #31]
 800590a:	e0e8      	b.n	8005ade <UART_SetConfig+0x346>
 800590c:	2310      	movs	r3, #16
 800590e:	77fb      	strb	r3, [r7, #31]
 8005910:	e0e5      	b.n	8005ade <UART_SetConfig+0x346>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a57      	ldr	r2, [pc, #348]	; (8005a74 <UART_SetConfig+0x2dc>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d120      	bne.n	800595e <UART_SetConfig+0x1c6>
 800591c:	4b52      	ldr	r3, [pc, #328]	; (8005a68 <UART_SetConfig+0x2d0>)
 800591e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005922:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005926:	2bc0      	cmp	r3, #192	; 0xc0
 8005928:	d013      	beq.n	8005952 <UART_SetConfig+0x1ba>
 800592a:	2bc0      	cmp	r3, #192	; 0xc0
 800592c:	d814      	bhi.n	8005958 <UART_SetConfig+0x1c0>
 800592e:	2b80      	cmp	r3, #128	; 0x80
 8005930:	d009      	beq.n	8005946 <UART_SetConfig+0x1ae>
 8005932:	2b80      	cmp	r3, #128	; 0x80
 8005934:	d810      	bhi.n	8005958 <UART_SetConfig+0x1c0>
 8005936:	2b00      	cmp	r3, #0
 8005938:	d002      	beq.n	8005940 <UART_SetConfig+0x1a8>
 800593a:	2b40      	cmp	r3, #64	; 0x40
 800593c:	d006      	beq.n	800594c <UART_SetConfig+0x1b4>
 800593e:	e00b      	b.n	8005958 <UART_SetConfig+0x1c0>
 8005940:	2300      	movs	r3, #0
 8005942:	77fb      	strb	r3, [r7, #31]
 8005944:	e0cb      	b.n	8005ade <UART_SetConfig+0x346>
 8005946:	2302      	movs	r3, #2
 8005948:	77fb      	strb	r3, [r7, #31]
 800594a:	e0c8      	b.n	8005ade <UART_SetConfig+0x346>
 800594c:	2304      	movs	r3, #4
 800594e:	77fb      	strb	r3, [r7, #31]
 8005950:	e0c5      	b.n	8005ade <UART_SetConfig+0x346>
 8005952:	2308      	movs	r3, #8
 8005954:	77fb      	strb	r3, [r7, #31]
 8005956:	e0c2      	b.n	8005ade <UART_SetConfig+0x346>
 8005958:	2310      	movs	r3, #16
 800595a:	77fb      	strb	r3, [r7, #31]
 800595c:	e0bf      	b.n	8005ade <UART_SetConfig+0x346>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a45      	ldr	r2, [pc, #276]	; (8005a78 <UART_SetConfig+0x2e0>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d125      	bne.n	80059b4 <UART_SetConfig+0x21c>
 8005968:	4b3f      	ldr	r3, [pc, #252]	; (8005a68 <UART_SetConfig+0x2d0>)
 800596a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800596e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005972:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005976:	d017      	beq.n	80059a8 <UART_SetConfig+0x210>
 8005978:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800597c:	d817      	bhi.n	80059ae <UART_SetConfig+0x216>
 800597e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005982:	d00b      	beq.n	800599c <UART_SetConfig+0x204>
 8005984:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005988:	d811      	bhi.n	80059ae <UART_SetConfig+0x216>
 800598a:	2b00      	cmp	r3, #0
 800598c:	d003      	beq.n	8005996 <UART_SetConfig+0x1fe>
 800598e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005992:	d006      	beq.n	80059a2 <UART_SetConfig+0x20a>
 8005994:	e00b      	b.n	80059ae <UART_SetConfig+0x216>
 8005996:	2300      	movs	r3, #0
 8005998:	77fb      	strb	r3, [r7, #31]
 800599a:	e0a0      	b.n	8005ade <UART_SetConfig+0x346>
 800599c:	2302      	movs	r3, #2
 800599e:	77fb      	strb	r3, [r7, #31]
 80059a0:	e09d      	b.n	8005ade <UART_SetConfig+0x346>
 80059a2:	2304      	movs	r3, #4
 80059a4:	77fb      	strb	r3, [r7, #31]
 80059a6:	e09a      	b.n	8005ade <UART_SetConfig+0x346>
 80059a8:	2308      	movs	r3, #8
 80059aa:	77fb      	strb	r3, [r7, #31]
 80059ac:	e097      	b.n	8005ade <UART_SetConfig+0x346>
 80059ae:	2310      	movs	r3, #16
 80059b0:	77fb      	strb	r3, [r7, #31]
 80059b2:	e094      	b.n	8005ade <UART_SetConfig+0x346>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a30      	ldr	r2, [pc, #192]	; (8005a7c <UART_SetConfig+0x2e4>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d125      	bne.n	8005a0a <UART_SetConfig+0x272>
 80059be:	4b2a      	ldr	r3, [pc, #168]	; (8005a68 <UART_SetConfig+0x2d0>)
 80059c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80059c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80059cc:	d017      	beq.n	80059fe <UART_SetConfig+0x266>
 80059ce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80059d2:	d817      	bhi.n	8005a04 <UART_SetConfig+0x26c>
 80059d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059d8:	d00b      	beq.n	80059f2 <UART_SetConfig+0x25a>
 80059da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059de:	d811      	bhi.n	8005a04 <UART_SetConfig+0x26c>
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d003      	beq.n	80059ec <UART_SetConfig+0x254>
 80059e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059e8:	d006      	beq.n	80059f8 <UART_SetConfig+0x260>
 80059ea:	e00b      	b.n	8005a04 <UART_SetConfig+0x26c>
 80059ec:	2301      	movs	r3, #1
 80059ee:	77fb      	strb	r3, [r7, #31]
 80059f0:	e075      	b.n	8005ade <UART_SetConfig+0x346>
 80059f2:	2302      	movs	r3, #2
 80059f4:	77fb      	strb	r3, [r7, #31]
 80059f6:	e072      	b.n	8005ade <UART_SetConfig+0x346>
 80059f8:	2304      	movs	r3, #4
 80059fa:	77fb      	strb	r3, [r7, #31]
 80059fc:	e06f      	b.n	8005ade <UART_SetConfig+0x346>
 80059fe:	2308      	movs	r3, #8
 8005a00:	77fb      	strb	r3, [r7, #31]
 8005a02:	e06c      	b.n	8005ade <UART_SetConfig+0x346>
 8005a04:	2310      	movs	r3, #16
 8005a06:	77fb      	strb	r3, [r7, #31]
 8005a08:	e069      	b.n	8005ade <UART_SetConfig+0x346>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a1c      	ldr	r2, [pc, #112]	; (8005a80 <UART_SetConfig+0x2e8>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d137      	bne.n	8005a84 <UART_SetConfig+0x2ec>
 8005a14:	4b14      	ldr	r3, [pc, #80]	; (8005a68 <UART_SetConfig+0x2d0>)
 8005a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a1a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005a1e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005a22:	d017      	beq.n	8005a54 <UART_SetConfig+0x2bc>
 8005a24:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005a28:	d817      	bhi.n	8005a5a <UART_SetConfig+0x2c2>
 8005a2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a2e:	d00b      	beq.n	8005a48 <UART_SetConfig+0x2b0>
 8005a30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a34:	d811      	bhi.n	8005a5a <UART_SetConfig+0x2c2>
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d003      	beq.n	8005a42 <UART_SetConfig+0x2aa>
 8005a3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a3e:	d006      	beq.n	8005a4e <UART_SetConfig+0x2b6>
 8005a40:	e00b      	b.n	8005a5a <UART_SetConfig+0x2c2>
 8005a42:	2300      	movs	r3, #0
 8005a44:	77fb      	strb	r3, [r7, #31]
 8005a46:	e04a      	b.n	8005ade <UART_SetConfig+0x346>
 8005a48:	2302      	movs	r3, #2
 8005a4a:	77fb      	strb	r3, [r7, #31]
 8005a4c:	e047      	b.n	8005ade <UART_SetConfig+0x346>
 8005a4e:	2304      	movs	r3, #4
 8005a50:	77fb      	strb	r3, [r7, #31]
 8005a52:	e044      	b.n	8005ade <UART_SetConfig+0x346>
 8005a54:	2308      	movs	r3, #8
 8005a56:	77fb      	strb	r3, [r7, #31]
 8005a58:	e041      	b.n	8005ade <UART_SetConfig+0x346>
 8005a5a:	2310      	movs	r3, #16
 8005a5c:	77fb      	strb	r3, [r7, #31]
 8005a5e:	e03e      	b.n	8005ade <UART_SetConfig+0x346>
 8005a60:	efff69f3 	.word	0xefff69f3
 8005a64:	40011000 	.word	0x40011000
 8005a68:	40023800 	.word	0x40023800
 8005a6c:	40004400 	.word	0x40004400
 8005a70:	40004800 	.word	0x40004800
 8005a74:	40004c00 	.word	0x40004c00
 8005a78:	40005000 	.word	0x40005000
 8005a7c:	40011400 	.word	0x40011400
 8005a80:	40007800 	.word	0x40007800
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a71      	ldr	r2, [pc, #452]	; (8005c50 <UART_SetConfig+0x4b8>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d125      	bne.n	8005ada <UART_SetConfig+0x342>
 8005a8e:	4b71      	ldr	r3, [pc, #452]	; (8005c54 <UART_SetConfig+0x4bc>)
 8005a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a94:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005a98:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005a9c:	d017      	beq.n	8005ace <UART_SetConfig+0x336>
 8005a9e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005aa2:	d817      	bhi.n	8005ad4 <UART_SetConfig+0x33c>
 8005aa4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005aa8:	d00b      	beq.n	8005ac2 <UART_SetConfig+0x32a>
 8005aaa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005aae:	d811      	bhi.n	8005ad4 <UART_SetConfig+0x33c>
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d003      	beq.n	8005abc <UART_SetConfig+0x324>
 8005ab4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ab8:	d006      	beq.n	8005ac8 <UART_SetConfig+0x330>
 8005aba:	e00b      	b.n	8005ad4 <UART_SetConfig+0x33c>
 8005abc:	2300      	movs	r3, #0
 8005abe:	77fb      	strb	r3, [r7, #31]
 8005ac0:	e00d      	b.n	8005ade <UART_SetConfig+0x346>
 8005ac2:	2302      	movs	r3, #2
 8005ac4:	77fb      	strb	r3, [r7, #31]
 8005ac6:	e00a      	b.n	8005ade <UART_SetConfig+0x346>
 8005ac8:	2304      	movs	r3, #4
 8005aca:	77fb      	strb	r3, [r7, #31]
 8005acc:	e007      	b.n	8005ade <UART_SetConfig+0x346>
 8005ace:	2308      	movs	r3, #8
 8005ad0:	77fb      	strb	r3, [r7, #31]
 8005ad2:	e004      	b.n	8005ade <UART_SetConfig+0x346>
 8005ad4:	2310      	movs	r3, #16
 8005ad6:	77fb      	strb	r3, [r7, #31]
 8005ad8:	e001      	b.n	8005ade <UART_SetConfig+0x346>
 8005ada:	2310      	movs	r3, #16
 8005adc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	69db      	ldr	r3, [r3, #28]
 8005ae2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ae6:	d15a      	bne.n	8005b9e <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8005ae8:	7ffb      	ldrb	r3, [r7, #31]
 8005aea:	2b08      	cmp	r3, #8
 8005aec:	d827      	bhi.n	8005b3e <UART_SetConfig+0x3a6>
 8005aee:	a201      	add	r2, pc, #4	; (adr r2, 8005af4 <UART_SetConfig+0x35c>)
 8005af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af4:	08005b19 	.word	0x08005b19
 8005af8:	08005b21 	.word	0x08005b21
 8005afc:	08005b29 	.word	0x08005b29
 8005b00:	08005b3f 	.word	0x08005b3f
 8005b04:	08005b2f 	.word	0x08005b2f
 8005b08:	08005b3f 	.word	0x08005b3f
 8005b0c:	08005b3f 	.word	0x08005b3f
 8005b10:	08005b3f 	.word	0x08005b3f
 8005b14:	08005b37 	.word	0x08005b37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b18:	f7fd ff60 	bl	80039dc <HAL_RCC_GetPCLK1Freq>
 8005b1c:	61b8      	str	r0, [r7, #24]
        break;
 8005b1e:	e013      	b.n	8005b48 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b20:	f7fd ff70 	bl	8003a04 <HAL_RCC_GetPCLK2Freq>
 8005b24:	61b8      	str	r0, [r7, #24]
        break;
 8005b26:	e00f      	b.n	8005b48 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b28:	4b4b      	ldr	r3, [pc, #300]	; (8005c58 <UART_SetConfig+0x4c0>)
 8005b2a:	61bb      	str	r3, [r7, #24]
        break;
 8005b2c:	e00c      	b.n	8005b48 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b2e:	f7fd fe93 	bl	8003858 <HAL_RCC_GetSysClockFreq>
 8005b32:	61b8      	str	r0, [r7, #24]
        break;
 8005b34:	e008      	b.n	8005b48 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b3a:	61bb      	str	r3, [r7, #24]
        break;
 8005b3c:	e004      	b.n	8005b48 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	77bb      	strb	r3, [r7, #30]
        break;
 8005b46:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d074      	beq.n	8005c38 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	005a      	lsls	r2, r3, #1
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	085b      	lsrs	r3, r3, #1
 8005b58:	441a      	add	r2, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b62:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	2b0f      	cmp	r3, #15
 8005b68:	d916      	bls.n	8005b98 <UART_SetConfig+0x400>
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b70:	d212      	bcs.n	8005b98 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	f023 030f 	bic.w	r3, r3, #15
 8005b7a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	085b      	lsrs	r3, r3, #1
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	f003 0307 	and.w	r3, r3, #7
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	89fb      	ldrh	r3, [r7, #14]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	89fa      	ldrh	r2, [r7, #14]
 8005b94:	60da      	str	r2, [r3, #12]
 8005b96:	e04f      	b.n	8005c38 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	77bb      	strb	r3, [r7, #30]
 8005b9c:	e04c      	b.n	8005c38 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b9e:	7ffb      	ldrb	r3, [r7, #31]
 8005ba0:	2b08      	cmp	r3, #8
 8005ba2:	d828      	bhi.n	8005bf6 <UART_SetConfig+0x45e>
 8005ba4:	a201      	add	r2, pc, #4	; (adr r2, 8005bac <UART_SetConfig+0x414>)
 8005ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005baa:	bf00      	nop
 8005bac:	08005bd1 	.word	0x08005bd1
 8005bb0:	08005bd9 	.word	0x08005bd9
 8005bb4:	08005be1 	.word	0x08005be1
 8005bb8:	08005bf7 	.word	0x08005bf7
 8005bbc:	08005be7 	.word	0x08005be7
 8005bc0:	08005bf7 	.word	0x08005bf7
 8005bc4:	08005bf7 	.word	0x08005bf7
 8005bc8:	08005bf7 	.word	0x08005bf7
 8005bcc:	08005bef 	.word	0x08005bef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bd0:	f7fd ff04 	bl	80039dc <HAL_RCC_GetPCLK1Freq>
 8005bd4:	61b8      	str	r0, [r7, #24]
        break;
 8005bd6:	e013      	b.n	8005c00 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bd8:	f7fd ff14 	bl	8003a04 <HAL_RCC_GetPCLK2Freq>
 8005bdc:	61b8      	str	r0, [r7, #24]
        break;
 8005bde:	e00f      	b.n	8005c00 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005be0:	4b1d      	ldr	r3, [pc, #116]	; (8005c58 <UART_SetConfig+0x4c0>)
 8005be2:	61bb      	str	r3, [r7, #24]
        break;
 8005be4:	e00c      	b.n	8005c00 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005be6:	f7fd fe37 	bl	8003858 <HAL_RCC_GetSysClockFreq>
 8005bea:	61b8      	str	r0, [r7, #24]
        break;
 8005bec:	e008      	b.n	8005c00 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bf2:	61bb      	str	r3, [r7, #24]
        break;
 8005bf4:	e004      	b.n	8005c00 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	77bb      	strb	r3, [r7, #30]
        break;
 8005bfe:	bf00      	nop
    }

    if (pclk != 0U)
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d018      	beq.n	8005c38 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	085a      	lsrs	r2, r3, #1
 8005c0c:	69bb      	ldr	r3, [r7, #24]
 8005c0e:	441a      	add	r2, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c18:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	2b0f      	cmp	r3, #15
 8005c1e:	d909      	bls.n	8005c34 <UART_SetConfig+0x49c>
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c26:	d205      	bcs.n	8005c34 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	b29a      	uxth	r2, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	60da      	str	r2, [r3, #12]
 8005c32:	e001      	b.n	8005c38 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005c44:	7fbb      	ldrb	r3, [r7, #30]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3720      	adds	r7, #32
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	40007c00 	.word	0x40007c00
 8005c54:	40023800 	.word	0x40023800
 8005c58:	00f42400 	.word	0x00f42400

08005c5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b083      	sub	sp, #12
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c68:	f003 0301 	and.w	r3, r3, #1
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00a      	beq.n	8005c86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	430a      	orrs	r2, r1
 8005c84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c8a:	f003 0302 	and.w	r3, r3, #2
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00a      	beq.n	8005ca8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	430a      	orrs	r2, r1
 8005ca6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cac:	f003 0304 	and.w	r3, r3, #4
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d00a      	beq.n	8005cca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	430a      	orrs	r2, r1
 8005cc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cce:	f003 0308 	and.w	r3, r3, #8
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d00a      	beq.n	8005cec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	430a      	orrs	r2, r1
 8005cea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf0:	f003 0310 	and.w	r3, r3, #16
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00a      	beq.n	8005d0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d12:	f003 0320 	and.w	r3, r3, #32
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00a      	beq.n	8005d30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	430a      	orrs	r2, r1
 8005d2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d01a      	beq.n	8005d72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	430a      	orrs	r2, r1
 8005d50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d5a:	d10a      	bne.n	8005d72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	430a      	orrs	r2, r1
 8005d70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d00a      	beq.n	8005d94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	430a      	orrs	r2, r1
 8005d92:	605a      	str	r2, [r3, #4]
  }
}
 8005d94:	bf00      	nop
 8005d96:	370c      	adds	r7, #12
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr

08005da0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b086      	sub	sp, #24
 8005da4:	af02      	add	r7, sp, #8
 8005da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005db0:	f7fc fdf8 	bl	80029a4 <HAL_GetTick>
 8005db4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 0308 	and.w	r3, r3, #8
 8005dc0:	2b08      	cmp	r3, #8
 8005dc2:	d10e      	bne.n	8005de2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005dc4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005dc8:	9300      	str	r3, [sp, #0]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 f817 	bl	8005e06 <UART_WaitOnFlagUntilTimeout>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d001      	beq.n	8005de2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e00d      	b.n	8005dfe <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2220      	movs	r2, #32
 8005de6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2220      	movs	r2, #32
 8005dec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3710      	adds	r7, #16
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}

08005e06 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e06:	b580      	push	{r7, lr}
 8005e08:	b09c      	sub	sp, #112	; 0x70
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	60f8      	str	r0, [r7, #12]
 8005e0e:	60b9      	str	r1, [r7, #8]
 8005e10:	603b      	str	r3, [r7, #0]
 8005e12:	4613      	mov	r3, r2
 8005e14:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e16:	e0a5      	b.n	8005f64 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e1e:	f000 80a1 	beq.w	8005f64 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e22:	f7fc fdbf 	bl	80029a4 <HAL_GetTick>
 8005e26:	4602      	mov	r2, r0
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d302      	bcc.n	8005e38 <UART_WaitOnFlagUntilTimeout+0x32>
 8005e32:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d13e      	bne.n	8005eb6 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e40:	e853 3f00 	ldrex	r3, [r3]
 8005e44:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005e46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e48:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005e4c:	667b      	str	r3, [r7, #100]	; 0x64
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	461a      	mov	r2, r3
 8005e54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e56:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005e58:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e5a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005e5c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005e5e:	e841 2300 	strex	r3, r2, [r1]
 8005e62:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005e64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d1e6      	bne.n	8005e38 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	3308      	adds	r3, #8
 8005e70:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e74:	e853 3f00 	ldrex	r3, [r3]
 8005e78:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e7c:	f023 0301 	bic.w	r3, r3, #1
 8005e80:	663b      	str	r3, [r7, #96]	; 0x60
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	3308      	adds	r3, #8
 8005e88:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005e8a:	64ba      	str	r2, [r7, #72]	; 0x48
 8005e8c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e8e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005e90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e92:	e841 2300 	strex	r3, r2, [r1]
 8005e96:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005e98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1e5      	bne.n	8005e6a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2220      	movs	r2, #32
 8005ea2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2220      	movs	r2, #32
 8005ea8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2200      	movs	r2, #0
 8005eae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	e067      	b.n	8005f86 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 0304 	and.w	r3, r3, #4
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d04f      	beq.n	8005f64 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ece:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ed2:	d147      	bne.n	8005f64 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005edc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ee6:	e853 3f00 	ldrex	r3, [r3]
 8005eea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005ef2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	461a      	mov	r2, r3
 8005efa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005efc:	637b      	str	r3, [r7, #52]	; 0x34
 8005efe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f00:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005f02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f04:	e841 2300 	strex	r3, r2, [r1]
 8005f08:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d1e6      	bne.n	8005ede <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	3308      	adds	r3, #8
 8005f16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	e853 3f00 	ldrex	r3, [r3]
 8005f1e:	613b      	str	r3, [r7, #16]
   return(result);
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	f023 0301 	bic.w	r3, r3, #1
 8005f26:	66bb      	str	r3, [r7, #104]	; 0x68
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	3308      	adds	r3, #8
 8005f2e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005f30:	623a      	str	r2, [r7, #32]
 8005f32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f34:	69f9      	ldr	r1, [r7, #28]
 8005f36:	6a3a      	ldr	r2, [r7, #32]
 8005f38:	e841 2300 	strex	r3, r2, [r1]
 8005f3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d1e5      	bne.n	8005f10 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2220      	movs	r2, #32
 8005f48:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2220      	movs	r2, #32
 8005f4e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2220      	movs	r2, #32
 8005f54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e010      	b.n	8005f86 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	69da      	ldr	r2, [r3, #28]
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	68ba      	ldr	r2, [r7, #8]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	bf0c      	ite	eq
 8005f74:	2301      	moveq	r3, #1
 8005f76:	2300      	movne	r3, #0
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	79fb      	ldrb	r3, [r7, #7]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	f43f af4a 	beq.w	8005e18 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3770      	adds	r7, #112	; 0x70
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
	...

08005f90 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b097      	sub	sp, #92	; 0x5c
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	4613      	mov	r3, r2
 8005f9c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	68ba      	ldr	r2, [r7, #8]
 8005fa2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	88fa      	ldrh	r2, [r7, #6]
 8005fa8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	88fa      	ldrh	r2, [r7, #6]
 8005fb0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fc2:	d10e      	bne.n	8005fe2 <UART_Start_Receive_IT+0x52>
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d105      	bne.n	8005fd8 <UART_Start_Receive_IT+0x48>
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005fd2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005fd6:	e02d      	b.n	8006034 <UART_Start_Receive_IT+0xa4>
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	22ff      	movs	r2, #255	; 0xff
 8005fdc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005fe0:	e028      	b.n	8006034 <UART_Start_Receive_IT+0xa4>
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d10d      	bne.n	8006006 <UART_Start_Receive_IT+0x76>
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d104      	bne.n	8005ffc <UART_Start_Receive_IT+0x6c>
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	22ff      	movs	r2, #255	; 0xff
 8005ff6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005ffa:	e01b      	b.n	8006034 <UART_Start_Receive_IT+0xa4>
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	227f      	movs	r2, #127	; 0x7f
 8006000:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006004:	e016      	b.n	8006034 <UART_Start_Receive_IT+0xa4>
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800600e:	d10d      	bne.n	800602c <UART_Start_Receive_IT+0x9c>
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	691b      	ldr	r3, [r3, #16]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d104      	bne.n	8006022 <UART_Start_Receive_IT+0x92>
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	227f      	movs	r2, #127	; 0x7f
 800601c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006020:	e008      	b.n	8006034 <UART_Start_Receive_IT+0xa4>
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	223f      	movs	r2, #63	; 0x3f
 8006026:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800602a:	e003      	b.n	8006034 <UART_Start_Receive_IT+0xa4>
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2200      	movs	r2, #0
 8006030:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2200      	movs	r2, #0
 8006038:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2222      	movs	r2, #34	; 0x22
 8006040:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	3308      	adds	r3, #8
 8006048:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800604c:	e853 3f00 	ldrex	r3, [r3]
 8006050:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006054:	f043 0301 	orr.w	r3, r3, #1
 8006058:	657b      	str	r3, [r7, #84]	; 0x54
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	3308      	adds	r3, #8
 8006060:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006062:	64ba      	str	r2, [r7, #72]	; 0x48
 8006064:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006066:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006068:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800606a:	e841 2300 	strex	r3, r2, [r1]
 800606e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006070:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1e5      	bne.n	8006042 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	689b      	ldr	r3, [r3, #8]
 800607a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800607e:	d107      	bne.n	8006090 <UART_Start_Receive_IT+0x100>
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	691b      	ldr	r3, [r3, #16]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d103      	bne.n	8006090 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	4a24      	ldr	r2, [pc, #144]	; (800611c <UART_Start_Receive_IT+0x18c>)
 800608c:	665a      	str	r2, [r3, #100]	; 0x64
 800608e:	e002      	b.n	8006096 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	4a23      	ldr	r2, [pc, #140]	; (8006120 <UART_Start_Receive_IT+0x190>)
 8006094:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d019      	beq.n	80060da <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060ae:	e853 3f00 	ldrex	r3, [r3]
 80060b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80060b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80060ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	461a      	mov	r2, r3
 80060c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060c4:	637b      	str	r3, [r7, #52]	; 0x34
 80060c6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80060ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80060cc:	e841 2300 	strex	r3, r2, [r1]
 80060d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80060d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d1e6      	bne.n	80060a6 <UART_Start_Receive_IT+0x116>
 80060d8:	e018      	b.n	800610c <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	e853 3f00 	ldrex	r3, [r3]
 80060e6:	613b      	str	r3, [r7, #16]
   return(result);
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	f043 0320 	orr.w	r3, r3, #32
 80060ee:	653b      	str	r3, [r7, #80]	; 0x50
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	461a      	mov	r2, r3
 80060f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060f8:	623b      	str	r3, [r7, #32]
 80060fa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060fc:	69f9      	ldr	r1, [r7, #28]
 80060fe:	6a3a      	ldr	r2, [r7, #32]
 8006100:	e841 2300 	strex	r3, r2, [r1]
 8006104:	61bb      	str	r3, [r7, #24]
   return(result);
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d1e6      	bne.n	80060da <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 800610c:	2300      	movs	r3, #0
}
 800610e:	4618      	mov	r0, r3
 8006110:	375c      	adds	r7, #92	; 0x5c
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	0800653d 	.word	0x0800653d
 8006120:	080063e1 	.word	0x080063e1

08006124 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006124:	b480      	push	{r7}
 8006126:	b095      	sub	sp, #84	; 0x54
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006134:	e853 3f00 	ldrex	r3, [r3]
 8006138:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800613a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800613c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006140:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	461a      	mov	r2, r3
 8006148:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800614a:	643b      	str	r3, [r7, #64]	; 0x40
 800614c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800614e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006150:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006152:	e841 2300 	strex	r3, r2, [r1]
 8006156:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1e6      	bne.n	800612c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	3308      	adds	r3, #8
 8006164:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006166:	6a3b      	ldr	r3, [r7, #32]
 8006168:	e853 3f00 	ldrex	r3, [r3]
 800616c:	61fb      	str	r3, [r7, #28]
   return(result);
 800616e:	69fb      	ldr	r3, [r7, #28]
 8006170:	f023 0301 	bic.w	r3, r3, #1
 8006174:	64bb      	str	r3, [r7, #72]	; 0x48
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	3308      	adds	r3, #8
 800617c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800617e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006180:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006182:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006184:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006186:	e841 2300 	strex	r3, r2, [r1]
 800618a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800618c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618e:	2b00      	cmp	r3, #0
 8006190:	d1e5      	bne.n	800615e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006196:	2b01      	cmp	r3, #1
 8006198:	d118      	bne.n	80061cc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	e853 3f00 	ldrex	r3, [r3]
 80061a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	f023 0310 	bic.w	r3, r3, #16
 80061ae:	647b      	str	r3, [r7, #68]	; 0x44
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	461a      	mov	r2, r3
 80061b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061b8:	61bb      	str	r3, [r7, #24]
 80061ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061bc:	6979      	ldr	r1, [r7, #20]
 80061be:	69ba      	ldr	r2, [r7, #24]
 80061c0:	e841 2300 	strex	r3, r2, [r1]
 80061c4:	613b      	str	r3, [r7, #16]
   return(result);
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d1e6      	bne.n	800619a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2220      	movs	r2, #32
 80061d0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2200      	movs	r2, #0
 80061d6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	665a      	str	r2, [r3, #100]	; 0x64
}
 80061de:	bf00      	nop
 80061e0:	3754      	adds	r7, #84	; 0x54
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr

080061ea <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80061ea:	b580      	push	{r7, lr}
 80061ec:	b084      	sub	sp, #16
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2200      	movs	r2, #0
 80061fc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2200      	movs	r2, #0
 8006204:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006208:	68f8      	ldr	r0, [r7, #12]
 800620a:	f7ff faaf 	bl	800576c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800620e:	bf00      	nop
 8006210:	3710      	adds	r7, #16
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}

08006216 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006216:	b480      	push	{r7}
 8006218:	b08f      	sub	sp, #60	; 0x3c
 800621a:	af00      	add	r7, sp, #0
 800621c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006222:	2b21      	cmp	r3, #33	; 0x21
 8006224:	d14c      	bne.n	80062c0 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800622c:	b29b      	uxth	r3, r3
 800622e:	2b00      	cmp	r3, #0
 8006230:	d132      	bne.n	8006298 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006238:	6a3b      	ldr	r3, [r7, #32]
 800623a:	e853 3f00 	ldrex	r3, [r3]
 800623e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006246:	637b      	str	r3, [r7, #52]	; 0x34
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	461a      	mov	r2, r3
 800624e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006250:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006252:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006254:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006256:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006258:	e841 2300 	strex	r3, r2, [r1]
 800625c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800625e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006260:	2b00      	cmp	r3, #0
 8006262:	d1e6      	bne.n	8006232 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	e853 3f00 	ldrex	r3, [r3]
 8006270:	60bb      	str	r3, [r7, #8]
   return(result);
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006278:	633b      	str	r3, [r7, #48]	; 0x30
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	461a      	mov	r2, r3
 8006280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006282:	61bb      	str	r3, [r7, #24]
 8006284:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006286:	6979      	ldr	r1, [r7, #20]
 8006288:	69ba      	ldr	r2, [r7, #24]
 800628a:	e841 2300 	strex	r3, r2, [r1]
 800628e:	613b      	str	r3, [r7, #16]
   return(result);
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d1e6      	bne.n	8006264 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8006296:	e013      	b.n	80062c0 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800629c:	781a      	ldrb	r2, [r3, #0]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062a8:	1c5a      	adds	r2, r3, #1
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	3b01      	subs	r3, #1
 80062b8:	b29a      	uxth	r2, r3
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80062c0:	bf00      	nop
 80062c2:	373c      	adds	r7, #60	; 0x3c
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b091      	sub	sp, #68	; 0x44
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80062d8:	2b21      	cmp	r3, #33	; 0x21
 80062da:	d151      	bne.n	8006380 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d132      	bne.n	800634e <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f0:	e853 3f00 	ldrex	r3, [r3]
 80062f4:	623b      	str	r3, [r7, #32]
   return(result);
 80062f6:	6a3b      	ldr	r3, [r7, #32]
 80062f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062fc:	63bb      	str	r3, [r7, #56]	; 0x38
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	461a      	mov	r2, r3
 8006304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006306:	633b      	str	r3, [r7, #48]	; 0x30
 8006308:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800630c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800630e:	e841 2300 	strex	r3, r2, [r1]
 8006312:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006316:	2b00      	cmp	r3, #0
 8006318:	d1e6      	bne.n	80062e8 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	e853 3f00 	ldrex	r3, [r3]
 8006326:	60fb      	str	r3, [r7, #12]
   return(result);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800632e:	637b      	str	r3, [r7, #52]	; 0x34
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	461a      	mov	r2, r3
 8006336:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006338:	61fb      	str	r3, [r7, #28]
 800633a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633c:	69b9      	ldr	r1, [r7, #24]
 800633e:	69fa      	ldr	r2, [r7, #28]
 8006340:	e841 2300 	strex	r3, r2, [r1]
 8006344:	617b      	str	r3, [r7, #20]
   return(result);
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d1e6      	bne.n	800631a <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800634c:	e018      	b.n	8006380 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006352:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8006354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006356:	881b      	ldrh	r3, [r3, #0]
 8006358:	461a      	mov	r2, r3
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006362:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006368:	1c9a      	adds	r2, r3, #2
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006374:	b29b      	uxth	r3, r3
 8006376:	3b01      	subs	r3, #1
 8006378:	b29a      	uxth	r2, r3
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8006380:	bf00      	nop
 8006382:	3744      	adds	r7, #68	; 0x44
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b088      	sub	sp, #32
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	e853 3f00 	ldrex	r3, [r3]
 80063a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063a8:	61fb      	str	r3, [r7, #28]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	461a      	mov	r2, r3
 80063b0:	69fb      	ldr	r3, [r7, #28]
 80063b2:	61bb      	str	r3, [r7, #24]
 80063b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b6:	6979      	ldr	r1, [r7, #20]
 80063b8:	69ba      	ldr	r2, [r7, #24]
 80063ba:	e841 2300 	strex	r3, r2, [r1]
 80063be:	613b      	str	r3, [r7, #16]
   return(result);
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d1e6      	bne.n	8006394 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2220      	movs	r2, #32
 80063ca:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f7fb ff12 	bl	80021fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063d8:	bf00      	nop
 80063da:	3720      	adds	r7, #32
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}

080063e0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b096      	sub	sp, #88	; 0x58
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80063ee:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80063f6:	2b22      	cmp	r3, #34	; 0x22
 80063f8:	f040 8094 	bne.w	8006524 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006402:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006406:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800640a:	b2d9      	uxtb	r1, r3
 800640c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006410:	b2da      	uxtb	r2, r3
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006416:	400a      	ands	r2, r1
 8006418:	b2d2      	uxtb	r2, r2
 800641a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006420:	1c5a      	adds	r2, r3, #1
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800642c:	b29b      	uxth	r3, r3
 800642e:	3b01      	subs	r3, #1
 8006430:	b29a      	uxth	r2, r3
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800643e:	b29b      	uxth	r3, r3
 8006440:	2b00      	cmp	r3, #0
 8006442:	d177      	bne.n	8006534 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800644a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800644c:	e853 3f00 	ldrex	r3, [r3]
 8006450:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006452:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006454:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006458:	653b      	str	r3, [r7, #80]	; 0x50
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	461a      	mov	r2, r3
 8006460:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006462:	647b      	str	r3, [r7, #68]	; 0x44
 8006464:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006466:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006468:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800646a:	e841 2300 	strex	r3, r2, [r1]
 800646e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006470:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1e6      	bne.n	8006444 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	3308      	adds	r3, #8
 800647c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006480:	e853 3f00 	ldrex	r3, [r3]
 8006484:	623b      	str	r3, [r7, #32]
   return(result);
 8006486:	6a3b      	ldr	r3, [r7, #32]
 8006488:	f023 0301 	bic.w	r3, r3, #1
 800648c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	3308      	adds	r3, #8
 8006494:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006496:	633a      	str	r2, [r7, #48]	; 0x30
 8006498:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800649a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800649c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800649e:	e841 2300 	strex	r3, r2, [r1]
 80064a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80064a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d1e5      	bne.n	8006476 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2220      	movs	r2, #32
 80064ae:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d12e      	bne.n	800651c <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2200      	movs	r2, #0
 80064c2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	e853 3f00 	ldrex	r3, [r3]
 80064d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f023 0310 	bic.w	r3, r3, #16
 80064d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	461a      	mov	r2, r3
 80064e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80064e2:	61fb      	str	r3, [r7, #28]
 80064e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e6:	69b9      	ldr	r1, [r7, #24]
 80064e8:	69fa      	ldr	r2, [r7, #28]
 80064ea:	e841 2300 	strex	r3, r2, [r1]
 80064ee:	617b      	str	r3, [r7, #20]
   return(result);
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d1e6      	bne.n	80064c4 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	69db      	ldr	r3, [r3, #28]
 80064fc:	f003 0310 	and.w	r3, r3, #16
 8006500:	2b10      	cmp	r3, #16
 8006502:	d103      	bne.n	800650c <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	2210      	movs	r2, #16
 800650a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006512:	4619      	mov	r1, r3
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f7ff f933 	bl	8005780 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800651a:	e00b      	b.n	8006534 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f7fb fc4b 	bl	8001db8 <HAL_UART_RxCpltCallback>
}
 8006522:	e007      	b.n	8006534 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	699a      	ldr	r2, [r3, #24]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f042 0208 	orr.w	r2, r2, #8
 8006532:	619a      	str	r2, [r3, #24]
}
 8006534:	bf00      	nop
 8006536:	3758      	adds	r7, #88	; 0x58
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}

0800653c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b096      	sub	sp, #88	; 0x58
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800654a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006552:	2b22      	cmp	r3, #34	; 0x22
 8006554:	f040 8094 	bne.w	8006680 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800655e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006566:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006568:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800656c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006570:	4013      	ands	r3, r2
 8006572:	b29a      	uxth	r2, r3
 8006574:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006576:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800657c:	1c9a      	adds	r2, r3, #2
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006588:	b29b      	uxth	r3, r3
 800658a:	3b01      	subs	r3, #1
 800658c:	b29a      	uxth	r2, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800659a:	b29b      	uxth	r3, r3
 800659c:	2b00      	cmp	r3, #0
 800659e:	d177      	bne.n	8006690 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065a8:	e853 3f00 	ldrex	r3, [r3]
 80065ac:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80065ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065b0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80065b4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	461a      	mov	r2, r3
 80065bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80065be:	643b      	str	r3, [r7, #64]	; 0x40
 80065c0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80065c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80065c6:	e841 2300 	strex	r3, r2, [r1]
 80065ca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80065cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d1e6      	bne.n	80065a0 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	3308      	adds	r3, #8
 80065d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065da:	6a3b      	ldr	r3, [r7, #32]
 80065dc:	e853 3f00 	ldrex	r3, [r3]
 80065e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80065e2:	69fb      	ldr	r3, [r7, #28]
 80065e4:	f023 0301 	bic.w	r3, r3, #1
 80065e8:	64bb      	str	r3, [r7, #72]	; 0x48
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	3308      	adds	r3, #8
 80065f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80065f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80065f4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80065fa:	e841 2300 	strex	r3, r2, [r1]
 80065fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006602:	2b00      	cmp	r3, #0
 8006604:	d1e5      	bne.n	80065d2 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2220      	movs	r2, #32
 800660a:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006616:	2b01      	cmp	r3, #1
 8006618:	d12e      	bne.n	8006678 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	e853 3f00 	ldrex	r3, [r3]
 800662c:	60bb      	str	r3, [r7, #8]
   return(result);
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	f023 0310 	bic.w	r3, r3, #16
 8006634:	647b      	str	r3, [r7, #68]	; 0x44
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	461a      	mov	r2, r3
 800663c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800663e:	61bb      	str	r3, [r7, #24]
 8006640:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006642:	6979      	ldr	r1, [r7, #20]
 8006644:	69ba      	ldr	r2, [r7, #24]
 8006646:	e841 2300 	strex	r3, r2, [r1]
 800664a:	613b      	str	r3, [r7, #16]
   return(result);
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1e6      	bne.n	8006620 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	69db      	ldr	r3, [r3, #28]
 8006658:	f003 0310 	and.w	r3, r3, #16
 800665c:	2b10      	cmp	r3, #16
 800665e:	d103      	bne.n	8006668 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2210      	movs	r2, #16
 8006666:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800666e:	4619      	mov	r1, r3
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f7ff f885 	bl	8005780 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006676:	e00b      	b.n	8006690 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f7fb fb9d 	bl	8001db8 <HAL_UART_RxCpltCallback>
}
 800667e:	e007      	b.n	8006690 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	699a      	ldr	r2, [r3, #24]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f042 0208 	orr.w	r2, r2, #8
 800668e:	619a      	str	r2, [r3, #24]
}
 8006690:	bf00      	nop
 8006692:	3758      	adds	r7, #88	; 0x58
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <__errno>:
 8006698:	4b01      	ldr	r3, [pc, #4]	; (80066a0 <__errno+0x8>)
 800669a:	6818      	ldr	r0, [r3, #0]
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	20000018 	.word	0x20000018

080066a4 <__libc_init_array>:
 80066a4:	b570      	push	{r4, r5, r6, lr}
 80066a6:	4d0d      	ldr	r5, [pc, #52]	; (80066dc <__libc_init_array+0x38>)
 80066a8:	4c0d      	ldr	r4, [pc, #52]	; (80066e0 <__libc_init_array+0x3c>)
 80066aa:	1b64      	subs	r4, r4, r5
 80066ac:	10a4      	asrs	r4, r4, #2
 80066ae:	2600      	movs	r6, #0
 80066b0:	42a6      	cmp	r6, r4
 80066b2:	d109      	bne.n	80066c8 <__libc_init_array+0x24>
 80066b4:	4d0b      	ldr	r5, [pc, #44]	; (80066e4 <__libc_init_array+0x40>)
 80066b6:	4c0c      	ldr	r4, [pc, #48]	; (80066e8 <__libc_init_array+0x44>)
 80066b8:	f007 fd6c 	bl	800e194 <_init>
 80066bc:	1b64      	subs	r4, r4, r5
 80066be:	10a4      	asrs	r4, r4, #2
 80066c0:	2600      	movs	r6, #0
 80066c2:	42a6      	cmp	r6, r4
 80066c4:	d105      	bne.n	80066d2 <__libc_init_array+0x2e>
 80066c6:	bd70      	pop	{r4, r5, r6, pc}
 80066c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80066cc:	4798      	blx	r3
 80066ce:	3601      	adds	r6, #1
 80066d0:	e7ee      	b.n	80066b0 <__libc_init_array+0xc>
 80066d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80066d6:	4798      	blx	r3
 80066d8:	3601      	adds	r6, #1
 80066da:	e7f2      	b.n	80066c2 <__libc_init_array+0x1e>
 80066dc:	0800e7b0 	.word	0x0800e7b0
 80066e0:	0800e7b0 	.word	0x0800e7b0
 80066e4:	0800e7b0 	.word	0x0800e7b0
 80066e8:	0800e7b8 	.word	0x0800e7b8

080066ec <memset>:
 80066ec:	4402      	add	r2, r0
 80066ee:	4603      	mov	r3, r0
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d100      	bne.n	80066f6 <memset+0xa>
 80066f4:	4770      	bx	lr
 80066f6:	f803 1b01 	strb.w	r1, [r3], #1
 80066fa:	e7f9      	b.n	80066f0 <memset+0x4>

080066fc <validate_structure>:
 80066fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066fe:	6801      	ldr	r1, [r0, #0]
 8006700:	293b      	cmp	r1, #59	; 0x3b
 8006702:	4604      	mov	r4, r0
 8006704:	d911      	bls.n	800672a <validate_structure+0x2e>
 8006706:	223c      	movs	r2, #60	; 0x3c
 8006708:	4668      	mov	r0, sp
 800670a:	f001 ff9b 	bl	8008644 <div>
 800670e:	9a01      	ldr	r2, [sp, #4]
 8006710:	6863      	ldr	r3, [r4, #4]
 8006712:	9900      	ldr	r1, [sp, #0]
 8006714:	2a00      	cmp	r2, #0
 8006716:	440b      	add	r3, r1
 8006718:	6063      	str	r3, [r4, #4]
 800671a:	bfbb      	ittet	lt
 800671c:	323c      	addlt	r2, #60	; 0x3c
 800671e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8006722:	6022      	strge	r2, [r4, #0]
 8006724:	6022      	strlt	r2, [r4, #0]
 8006726:	bfb8      	it	lt
 8006728:	6063      	strlt	r3, [r4, #4]
 800672a:	6861      	ldr	r1, [r4, #4]
 800672c:	293b      	cmp	r1, #59	; 0x3b
 800672e:	d911      	bls.n	8006754 <validate_structure+0x58>
 8006730:	223c      	movs	r2, #60	; 0x3c
 8006732:	4668      	mov	r0, sp
 8006734:	f001 ff86 	bl	8008644 <div>
 8006738:	9a01      	ldr	r2, [sp, #4]
 800673a:	68a3      	ldr	r3, [r4, #8]
 800673c:	9900      	ldr	r1, [sp, #0]
 800673e:	2a00      	cmp	r2, #0
 8006740:	440b      	add	r3, r1
 8006742:	60a3      	str	r3, [r4, #8]
 8006744:	bfbb      	ittet	lt
 8006746:	323c      	addlt	r2, #60	; 0x3c
 8006748:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800674c:	6062      	strge	r2, [r4, #4]
 800674e:	6062      	strlt	r2, [r4, #4]
 8006750:	bfb8      	it	lt
 8006752:	60a3      	strlt	r3, [r4, #8]
 8006754:	68a1      	ldr	r1, [r4, #8]
 8006756:	2917      	cmp	r1, #23
 8006758:	d911      	bls.n	800677e <validate_structure+0x82>
 800675a:	2218      	movs	r2, #24
 800675c:	4668      	mov	r0, sp
 800675e:	f001 ff71 	bl	8008644 <div>
 8006762:	9a01      	ldr	r2, [sp, #4]
 8006764:	68e3      	ldr	r3, [r4, #12]
 8006766:	9900      	ldr	r1, [sp, #0]
 8006768:	2a00      	cmp	r2, #0
 800676a:	440b      	add	r3, r1
 800676c:	60e3      	str	r3, [r4, #12]
 800676e:	bfbb      	ittet	lt
 8006770:	3218      	addlt	r2, #24
 8006772:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8006776:	60a2      	strge	r2, [r4, #8]
 8006778:	60a2      	strlt	r2, [r4, #8]
 800677a:	bfb8      	it	lt
 800677c:	60e3      	strlt	r3, [r4, #12]
 800677e:	6921      	ldr	r1, [r4, #16]
 8006780:	290b      	cmp	r1, #11
 8006782:	d911      	bls.n	80067a8 <validate_structure+0xac>
 8006784:	220c      	movs	r2, #12
 8006786:	4668      	mov	r0, sp
 8006788:	f001 ff5c 	bl	8008644 <div>
 800678c:	9a01      	ldr	r2, [sp, #4]
 800678e:	6963      	ldr	r3, [r4, #20]
 8006790:	9900      	ldr	r1, [sp, #0]
 8006792:	2a00      	cmp	r2, #0
 8006794:	440b      	add	r3, r1
 8006796:	6163      	str	r3, [r4, #20]
 8006798:	bfbb      	ittet	lt
 800679a:	320c      	addlt	r2, #12
 800679c:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80067a0:	6122      	strge	r2, [r4, #16]
 80067a2:	6122      	strlt	r2, [r4, #16]
 80067a4:	bfb8      	it	lt
 80067a6:	6163      	strlt	r3, [r4, #20]
 80067a8:	6963      	ldr	r3, [r4, #20]
 80067aa:	0799      	lsls	r1, r3, #30
 80067ac:	d120      	bne.n	80067f0 <validate_structure+0xf4>
 80067ae:	2164      	movs	r1, #100	; 0x64
 80067b0:	fb93 f2f1 	sdiv	r2, r3, r1
 80067b4:	fb01 3212 	mls	r2, r1, r2, r3
 80067b8:	b9e2      	cbnz	r2, 80067f4 <validate_structure+0xf8>
 80067ba:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 80067be:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80067c2:	fb93 f2f1 	sdiv	r2, r3, r1
 80067c6:	fb01 3312 	mls	r3, r1, r2, r3
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	bf14      	ite	ne
 80067ce:	231c      	movne	r3, #28
 80067d0:	231d      	moveq	r3, #29
 80067d2:	68e2      	ldr	r2, [r4, #12]
 80067d4:	2a00      	cmp	r2, #0
 80067d6:	dc0f      	bgt.n	80067f8 <validate_structure+0xfc>
 80067d8:	4f33      	ldr	r7, [pc, #204]	; (80068a8 <validate_structure+0x1ac>)
 80067da:	260b      	movs	r6, #11
 80067dc:	2064      	movs	r0, #100	; 0x64
 80067de:	f44f 75c8 	mov.w	r5, #400	; 0x190
 80067e2:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80067e6:	f1bc 0f00 	cmp.w	ip, #0
 80067ea:	dd31      	ble.n	8006850 <validate_structure+0x154>
 80067ec:	b003      	add	sp, #12
 80067ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067f0:	231c      	movs	r3, #28
 80067f2:	e7ee      	b.n	80067d2 <validate_structure+0xd6>
 80067f4:	231d      	movs	r3, #29
 80067f6:	e7ec      	b.n	80067d2 <validate_structure+0xd6>
 80067f8:	4f2b      	ldr	r7, [pc, #172]	; (80068a8 <validate_structure+0x1ac>)
 80067fa:	f04f 0c00 	mov.w	ip, #0
 80067fe:	2564      	movs	r5, #100	; 0x64
 8006800:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8006804:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8006808:	2a01      	cmp	r2, #1
 800680a:	bf14      	ite	ne
 800680c:	f857 0022 	ldrne.w	r0, [r7, r2, lsl #2]
 8006810:	4618      	moveq	r0, r3
 8006812:	4281      	cmp	r1, r0
 8006814:	ddea      	ble.n	80067ec <validate_structure+0xf0>
 8006816:	3201      	adds	r2, #1
 8006818:	1a09      	subs	r1, r1, r0
 800681a:	2a0c      	cmp	r2, #12
 800681c:	60e1      	str	r1, [r4, #12]
 800681e:	6122      	str	r2, [r4, #16]
 8006820:	d1f0      	bne.n	8006804 <validate_structure+0x108>
 8006822:	6963      	ldr	r3, [r4, #20]
 8006824:	1c5a      	adds	r2, r3, #1
 8006826:	0791      	lsls	r1, r2, #30
 8006828:	e9c4 c204 	strd	ip, r2, [r4, #16]
 800682c:	d137      	bne.n	800689e <validate_structure+0x1a2>
 800682e:	fb92 f1f5 	sdiv	r1, r2, r5
 8006832:	fb05 2211 	mls	r2, r5, r1, r2
 8006836:	2a00      	cmp	r2, #0
 8006838:	d133      	bne.n	80068a2 <validate_structure+0x1a6>
 800683a:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 800683e:	fb93 f2f6 	sdiv	r2, r3, r6
 8006842:	fb06 3312 	mls	r3, r6, r2, r3
 8006846:	2b00      	cmp	r3, #0
 8006848:	bf14      	ite	ne
 800684a:	231c      	movne	r3, #28
 800684c:	231d      	moveq	r3, #29
 800684e:	e7d9      	b.n	8006804 <validate_structure+0x108>
 8006850:	6921      	ldr	r1, [r4, #16]
 8006852:	3901      	subs	r1, #1
 8006854:	6121      	str	r1, [r4, #16]
 8006856:	3101      	adds	r1, #1
 8006858:	d114      	bne.n	8006884 <validate_structure+0x188>
 800685a:	6963      	ldr	r3, [r4, #20]
 800685c:	1e59      	subs	r1, r3, #1
 800685e:	078a      	lsls	r2, r1, #30
 8006860:	e9c4 6104 	strd	r6, r1, [r4, #16]
 8006864:	d117      	bne.n	8006896 <validate_structure+0x19a>
 8006866:	fb91 f2f0 	sdiv	r2, r1, r0
 800686a:	fb00 1112 	mls	r1, r0, r2, r1
 800686e:	b9a1      	cbnz	r1, 800689a <validate_structure+0x19e>
 8006870:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8006874:	fb93 f2f5 	sdiv	r2, r3, r5
 8006878:	fb05 3312 	mls	r3, r5, r2, r3
 800687c:	2b00      	cmp	r3, #0
 800687e:	bf14      	ite	ne
 8006880:	231c      	movne	r3, #28
 8006882:	231d      	moveq	r3, #29
 8006884:	6922      	ldr	r2, [r4, #16]
 8006886:	2a01      	cmp	r2, #1
 8006888:	bf14      	ite	ne
 800688a:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 800688e:	461a      	moveq	r2, r3
 8006890:	4462      	add	r2, ip
 8006892:	60e2      	str	r2, [r4, #12]
 8006894:	e7a5      	b.n	80067e2 <validate_structure+0xe6>
 8006896:	231c      	movs	r3, #28
 8006898:	e7f4      	b.n	8006884 <validate_structure+0x188>
 800689a:	231d      	movs	r3, #29
 800689c:	e7f2      	b.n	8006884 <validate_structure+0x188>
 800689e:	231c      	movs	r3, #28
 80068a0:	e7b0      	b.n	8006804 <validate_structure+0x108>
 80068a2:	231d      	movs	r3, #29
 80068a4:	e7ae      	b.n	8006804 <validate_structure+0x108>
 80068a6:	bf00      	nop
 80068a8:	0800e2ac 	.word	0x0800e2ac

080068ac <mktime>:
 80068ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068b0:	b08b      	sub	sp, #44	; 0x2c
 80068b2:	4605      	mov	r5, r0
 80068b4:	f002 ffe8 	bl	8009888 <__gettzinfo>
 80068b8:	4607      	mov	r7, r0
 80068ba:	4628      	mov	r0, r5
 80068bc:	f7ff ff1e 	bl	80066fc <validate_structure>
 80068c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80068c4:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 80068c8:	68a8      	ldr	r0, [r5, #8]
 80068ca:	696e      	ldr	r6, [r5, #20]
 80068cc:	fb0a 2303 	mla	r3, sl, r3, r2
 80068d0:	f44f 6a61 	mov.w	sl, #3600	; 0xe10
 80068d4:	fb0a 3a00 	mla	sl, sl, r0, r3
 80068d8:	e9d5 4303 	ldrd	r4, r3, [r5, #12]
 80068dc:	4ac3      	ldr	r2, [pc, #780]	; (8006bec <mktime+0x340>)
 80068de:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80068e2:	3c01      	subs	r4, #1
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	4414      	add	r4, r2
 80068e8:	dd11      	ble.n	800690e <mktime+0x62>
 80068ea:	07b1      	lsls	r1, r6, #30
 80068ec:	d10f      	bne.n	800690e <mktime+0x62>
 80068ee:	2264      	movs	r2, #100	; 0x64
 80068f0:	fb96 f3f2 	sdiv	r3, r6, r2
 80068f4:	fb02 6313 	mls	r3, r2, r3, r6
 80068f8:	b943      	cbnz	r3, 800690c <mktime+0x60>
 80068fa:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 80068fe:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8006902:	fb91 f3f2 	sdiv	r3, r1, r2
 8006906:	fb02 1313 	mls	r3, r2, r3, r1
 800690a:	b903      	cbnz	r3, 800690e <mktime+0x62>
 800690c:	3401      	adds	r4, #1
 800690e:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 8006912:	3310      	adds	r3, #16
 8006914:	f644 6220 	movw	r2, #20000	; 0x4e20
 8006918:	4293      	cmp	r3, r2
 800691a:	61ec      	str	r4, [r5, #28]
 800691c:	f200 8161 	bhi.w	8006be2 <mktime+0x336>
 8006920:	2e46      	cmp	r6, #70	; 0x46
 8006922:	dd77      	ble.n	8006a14 <mktime+0x168>
 8006924:	2346      	movs	r3, #70	; 0x46
 8006926:	f240 1e6d 	movw	lr, #365	; 0x16d
 800692a:	2164      	movs	r1, #100	; 0x64
 800692c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8006930:	079a      	lsls	r2, r3, #30
 8006932:	d169      	bne.n	8006a08 <mktime+0x15c>
 8006934:	fb93 f2f1 	sdiv	r2, r3, r1
 8006938:	fb01 3212 	mls	r2, r1, r2, r3
 800693c:	2a00      	cmp	r2, #0
 800693e:	d166      	bne.n	8006a0e <mktime+0x162>
 8006940:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 8006944:	fb9c f2f0 	sdiv	r2, ip, r0
 8006948:	fb00 c212 	mls	r2, r0, r2, ip
 800694c:	2a00      	cmp	r2, #0
 800694e:	bf14      	ite	ne
 8006950:	4672      	movne	r2, lr
 8006952:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8006956:	3301      	adds	r3, #1
 8006958:	429e      	cmp	r6, r3
 800695a:	4414      	add	r4, r2
 800695c:	d1e8      	bne.n	8006930 <mktime+0x84>
 800695e:	4ba4      	ldr	r3, [pc, #656]	; (8006bf0 <mktime+0x344>)
 8006960:	ea4f 7bea 	mov.w	fp, sl, asr #31
 8006964:	fbc3 ab04 	smlal	sl, fp, r3, r4
 8006968:	f000 fa00 	bl	8006d6c <__tz_lock>
 800696c:	f000 fa0a 	bl	8006d84 <_tzset_unlocked>
 8006970:	4ba0      	ldr	r3, [pc, #640]	; (8006bf4 <mktime+0x348>)
 8006972:	f8d3 9000 	ldr.w	r9, [r3]
 8006976:	f1b9 0f00 	cmp.w	r9, #0
 800697a:	d03f      	beq.n	80069fc <mktime+0x150>
 800697c:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8006980:	6968      	ldr	r0, [r5, #20]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f1b9 0f01 	cmp.w	r9, #1
 8006988:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 800698c:	46c8      	mov	r8, r9
 800698e:	bfa8      	it	ge
 8006990:	f04f 0801 	movge.w	r8, #1
 8006994:	4283      	cmp	r3, r0
 8006996:	d17f      	bne.n	8006a98 <mktime+0x1ec>
 8006998:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800699a:	4619      	mov	r1, r3
 800699c:	17da      	asrs	r2, r3, #31
 800699e:	e9cd 1200 	strd	r1, r2, [sp]
 80069a2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 80069a6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80069aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069b0:	1a80      	subs	r0, r0, r2
 80069b2:	eb61 71e2 	sbc.w	r1, r1, r2, asr #31
 80069b6:	4582      	cmp	sl, r0
 80069b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80069bc:	eb7b 0101 	sbcs.w	r1, fp, r1
 80069c0:	da71      	bge.n	8006aa6 <mktime+0x1fa>
 80069c2:	9800      	ldr	r0, [sp, #0]
 80069c4:	6a39      	ldr	r1, [r7, #32]
 80069c6:	1a09      	subs	r1, r1, r0
 80069c8:	9104      	str	r1, [sp, #16]
 80069ca:	9801      	ldr	r0, [sp, #4]
 80069cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80069ce:	eb61 0100 	sbc.w	r1, r1, r0
 80069d2:	9105      	str	r1, [sp, #20]
 80069d4:	6839      	ldr	r1, [r7, #0]
 80069d6:	2900      	cmp	r1, #0
 80069d8:	d075      	beq.n	8006ac6 <mktime+0x21a>
 80069da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069de:	4582      	cmp	sl, r0
 80069e0:	eb7b 0101 	sbcs.w	r1, fp, r1
 80069e4:	db05      	blt.n	80069f2 <mktime+0x146>
 80069e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069ea:	4582      	cmp	sl, r0
 80069ec:	eb7b 0101 	sbcs.w	r1, fp, r1
 80069f0:	db6f      	blt.n	8006ad2 <mktime+0x226>
 80069f2:	f1b9 0f00 	cmp.w	r9, #0
 80069f6:	f04f 0900 	mov.w	r9, #0
 80069fa:	da6f      	bge.n	8006adc <mktime+0x230>
 80069fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069fe:	eb1a 0a03 	adds.w	sl, sl, r3
 8006a02:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 8006a06:	e0ae      	b.n	8006b66 <mktime+0x2ba>
 8006a08:	f240 126d 	movw	r2, #365	; 0x16d
 8006a0c:	e7a3      	b.n	8006956 <mktime+0xaa>
 8006a0e:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8006a12:	e7a0      	b.n	8006956 <mktime+0xaa>
 8006a14:	d0a3      	beq.n	800695e <mktime+0xb2>
 8006a16:	2345      	movs	r3, #69	; 0x45
 8006a18:	f240 1e6d 	movw	lr, #365	; 0x16d
 8006a1c:	2164      	movs	r1, #100	; 0x64
 8006a1e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8006a22:	e012      	b.n	8006a4a <mktime+0x19e>
 8006a24:	bb62      	cbnz	r2, 8006a80 <mktime+0x1d4>
 8006a26:	fb93 f2f1 	sdiv	r2, r3, r1
 8006a2a:	fb01 3212 	mls	r2, r1, r2, r3
 8006a2e:	bb52      	cbnz	r2, 8006a86 <mktime+0x1da>
 8006a30:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 8006a34:	fb9c f2f0 	sdiv	r2, ip, r0
 8006a38:	fb00 c212 	mls	r2, r0, r2, ip
 8006a3c:	2a00      	cmp	r2, #0
 8006a3e:	bf14      	ite	ne
 8006a40:	4672      	movne	r2, lr
 8006a42:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8006a46:	1aa4      	subs	r4, r4, r2
 8006a48:	3b01      	subs	r3, #1
 8006a4a:	429e      	cmp	r6, r3
 8006a4c:	f003 0203 	and.w	r2, r3, #3
 8006a50:	dbe8      	blt.n	8006a24 <mktime+0x178>
 8006a52:	b9da      	cbnz	r2, 8006a8c <mktime+0x1e0>
 8006a54:	2264      	movs	r2, #100	; 0x64
 8006a56:	fb96 f3f2 	sdiv	r3, r6, r2
 8006a5a:	fb02 6313 	mls	r3, r2, r3, r6
 8006a5e:	b9c3      	cbnz	r3, 8006a92 <mktime+0x1e6>
 8006a60:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 8006a64:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8006a68:	fb91 f3f2 	sdiv	r3, r1, r2
 8006a6c:	fb02 1313 	mls	r3, r2, r3, r1
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f240 136d 	movw	r3, #365	; 0x16d
 8006a76:	bf08      	it	eq
 8006a78:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 8006a7c:	1ae4      	subs	r4, r4, r3
 8006a7e:	e76e      	b.n	800695e <mktime+0xb2>
 8006a80:	f240 126d 	movw	r2, #365	; 0x16d
 8006a84:	e7df      	b.n	8006a46 <mktime+0x19a>
 8006a86:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8006a8a:	e7dc      	b.n	8006a46 <mktime+0x19a>
 8006a8c:	f240 136d 	movw	r3, #365	; 0x16d
 8006a90:	e7f4      	b.n	8006a7c <mktime+0x1d0>
 8006a92:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8006a96:	e7f1      	b.n	8006a7c <mktime+0x1d0>
 8006a98:	f000 f8c0 	bl	8006c1c <__tzcalc_limits>
 8006a9c:	2800      	cmp	r0, #0
 8006a9e:	f47f af7b 	bne.w	8006998 <mktime+0xec>
 8006aa2:	46c1      	mov	r9, r8
 8006aa4:	e054      	b.n	8006b50 <mktime+0x2a4>
 8006aa6:	9800      	ldr	r0, [sp, #0]
 8006aa8:	9902      	ldr	r1, [sp, #8]
 8006aaa:	1a09      	subs	r1, r1, r0
 8006aac:	9108      	str	r1, [sp, #32]
 8006aae:	9801      	ldr	r0, [sp, #4]
 8006ab0:	9903      	ldr	r1, [sp, #12]
 8006ab2:	eb61 0100 	sbc.w	r1, r1, r0
 8006ab6:	9109      	str	r1, [sp, #36]	; 0x24
 8006ab8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006abc:	4582      	cmp	sl, r0
 8006abe:	eb7b 0101 	sbcs.w	r1, fp, r1
 8006ac2:	dbee      	blt.n	8006aa2 <mktime+0x1f6>
 8006ac4:	e77d      	b.n	80069c2 <mktime+0x116>
 8006ac6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006aca:	4582      	cmp	sl, r0
 8006acc:	eb7b 0101 	sbcs.w	r1, fp, r1
 8006ad0:	db89      	blt.n	80069e6 <mktime+0x13a>
 8006ad2:	f1b9 0f00 	cmp.w	r9, #0
 8006ad6:	db3f      	blt.n	8006b58 <mktime+0x2ac>
 8006ad8:	f04f 0901 	mov.w	r9, #1
 8006adc:	ea88 0809 	eor.w	r8, r8, r9
 8006ae0:	f1b8 0f01 	cmp.w	r8, #1
 8006ae4:	d134      	bne.n	8006b50 <mktime+0x2a4>
 8006ae6:	f1b9 0f00 	cmp.w	r9, #0
 8006aea:	d04f      	beq.n	8006b8c <mktime+0x2e0>
 8006aec:	1ad3      	subs	r3, r2, r3
 8006aee:	682a      	ldr	r2, [r5, #0]
 8006af0:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8006af4:	441a      	add	r2, r3
 8006af6:	eb1a 0a03 	adds.w	sl, sl, r3
 8006afa:	602a      	str	r2, [r5, #0]
 8006afc:	4628      	mov	r0, r5
 8006afe:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 8006b02:	f7ff fdfb 	bl	80066fc <validate_structure>
 8006b06:	68ea      	ldr	r2, [r5, #12]
 8006b08:	ebb2 0208 	subs.w	r2, r2, r8
 8006b0c:	d020      	beq.n	8006b50 <mktime+0x2a4>
 8006b0e:	2a01      	cmp	r2, #1
 8006b10:	dc3e      	bgt.n	8006b90 <mktime+0x2e4>
 8006b12:	1c90      	adds	r0, r2, #2
 8006b14:	bfd8      	it	le
 8006b16:	2201      	movle	r2, #1
 8006b18:	69eb      	ldr	r3, [r5, #28]
 8006b1a:	18d3      	adds	r3, r2, r3
 8006b1c:	4414      	add	r4, r2
 8006b1e:	d540      	bpl.n	8006ba2 <mktime+0x2f6>
 8006b20:	1e72      	subs	r2, r6, #1
 8006b22:	0791      	lsls	r1, r2, #30
 8006b24:	d137      	bne.n	8006b96 <mktime+0x2ea>
 8006b26:	2164      	movs	r1, #100	; 0x64
 8006b28:	fb92 f3f1 	sdiv	r3, r2, r1
 8006b2c:	fb01 2313 	mls	r3, r1, r3, r2
 8006b30:	bba3      	cbnz	r3, 8006b9c <mktime+0x2f0>
 8006b32:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 8006b36:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8006b3a:	fb96 f3f2 	sdiv	r3, r6, r2
 8006b3e:	fb02 6613 	mls	r6, r2, r3, r6
 8006b42:	2e00      	cmp	r6, #0
 8006b44:	f240 136d 	movw	r3, #365	; 0x16d
 8006b48:	bf18      	it	ne
 8006b4a:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8006b4e:	61eb      	str	r3, [r5, #28]
 8006b50:	f1b9 0f01 	cmp.w	r9, #1
 8006b54:	f47f af52 	bne.w	80069fc <mktime+0x150>
 8006b58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b5a:	eb1a 0a03 	adds.w	sl, sl, r3
 8006b5e:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 8006b62:	f04f 0901 	mov.w	r9, #1
 8006b66:	f000 f907 	bl	8006d78 <__tz_unlock>
 8006b6a:	3404      	adds	r4, #4
 8006b6c:	2307      	movs	r3, #7
 8006b6e:	fb94 f3f3 	sdiv	r3, r4, r3
 8006b72:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006b76:	1ae4      	subs	r4, r4, r3
 8006b78:	bf48      	it	mi
 8006b7a:	3407      	addmi	r4, #7
 8006b7c:	f8c5 9020 	str.w	r9, [r5, #32]
 8006b80:	61ac      	str	r4, [r5, #24]
 8006b82:	4650      	mov	r0, sl
 8006b84:	4659      	mov	r1, fp
 8006b86:	b00b      	add	sp, #44	; 0x2c
 8006b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b8c:	1a9b      	subs	r3, r3, r2
 8006b8e:	e7ae      	b.n	8006aee <mktime+0x242>
 8006b90:	f04f 32ff 	mov.w	r2, #4294967295
 8006b94:	e7c0      	b.n	8006b18 <mktime+0x26c>
 8006b96:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 8006b9a:	e7d8      	b.n	8006b4e <mktime+0x2a2>
 8006b9c:	f240 136d 	movw	r3, #365	; 0x16d
 8006ba0:	e7d5      	b.n	8006b4e <mktime+0x2a2>
 8006ba2:	07b2      	lsls	r2, r6, #30
 8006ba4:	d117      	bne.n	8006bd6 <mktime+0x32a>
 8006ba6:	2164      	movs	r1, #100	; 0x64
 8006ba8:	fb96 f2f1 	sdiv	r2, r6, r1
 8006bac:	fb01 6212 	mls	r2, r1, r2, r6
 8006bb0:	b9a2      	cbnz	r2, 8006bdc <mktime+0x330>
 8006bb2:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 8006bb6:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006bba:	fb96 f2f1 	sdiv	r2, r6, r1
 8006bbe:	fb01 6612 	mls	r6, r1, r2, r6
 8006bc2:	2e00      	cmp	r6, #0
 8006bc4:	f240 126d 	movw	r2, #365	; 0x16d
 8006bc8:	bf08      	it	eq
 8006bca:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	bfa8      	it	ge
 8006bd2:	1a9b      	subge	r3, r3, r2
 8006bd4:	e7bb      	b.n	8006b4e <mktime+0x2a2>
 8006bd6:	f240 126d 	movw	r2, #365	; 0x16d
 8006bda:	e7f8      	b.n	8006bce <mktime+0x322>
 8006bdc:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8006be0:	e7f5      	b.n	8006bce <mktime+0x322>
 8006be2:	f04f 3aff 	mov.w	sl, #4294967295
 8006be6:	f04f 3bff 	mov.w	fp, #4294967295
 8006bea:	e7ca      	b.n	8006b82 <mktime+0x2d6>
 8006bec:	0800e2dc 	.word	0x0800e2dc
 8006bf0:	00015180 	.word	0x00015180
 8006bf4:	20000aa8 	.word	0x20000aa8

08006bf8 <printf>:
 8006bf8:	b40f      	push	{r0, r1, r2, r3}
 8006bfa:	b507      	push	{r0, r1, r2, lr}
 8006bfc:	4906      	ldr	r1, [pc, #24]	; (8006c18 <printf+0x20>)
 8006bfe:	ab04      	add	r3, sp, #16
 8006c00:	6808      	ldr	r0, [r1, #0]
 8006c02:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c06:	6881      	ldr	r1, [r0, #8]
 8006c08:	9301      	str	r3, [sp, #4]
 8006c0a:	f000 fa3d 	bl	8007088 <_vfprintf_r>
 8006c0e:	b003      	add	sp, #12
 8006c10:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c14:	b004      	add	sp, #16
 8006c16:	4770      	bx	lr
 8006c18:	20000018 	.word	0x20000018

08006c1c <__tzcalc_limits>:
 8006c1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c20:	4680      	mov	r8, r0
 8006c22:	f002 fe31 	bl	8009888 <__gettzinfo>
 8006c26:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8006c2a:	4598      	cmp	r8, r3
 8006c2c:	f340 8098 	ble.w	8006d60 <__tzcalc_limits+0x144>
 8006c30:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8006c34:	4443      	add	r3, r8
 8006c36:	109b      	asrs	r3, r3, #2
 8006c38:	f240 126d 	movw	r2, #365	; 0x16d
 8006c3c:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 8006c40:	fb02 3505 	mla	r5, r2, r5, r3
 8006c44:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8006c48:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 8006c4c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006c50:	441d      	add	r5, r3
 8006c52:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8006c56:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8006c5a:	fb98 f7f3 	sdiv	r7, r8, r3
 8006c5e:	fb03 8717 	mls	r7, r3, r7, r8
 8006c62:	4442      	add	r2, r8
 8006c64:	fab7 fc87 	clz	ip, r7
 8006c68:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c6c:	f008 0303 	and.w	r3, r8, #3
 8006c70:	4415      	add	r5, r2
 8006c72:	2264      	movs	r2, #100	; 0x64
 8006c74:	f8c0 8004 	str.w	r8, [r0, #4]
 8006c78:	fb98 f6f2 	sdiv	r6, r8, r2
 8006c7c:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8006c80:	fb02 8616 	mls	r6, r2, r6, r8
 8006c84:	4604      	mov	r4, r0
 8006c86:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8006c8a:	9300      	str	r3, [sp, #0]
 8006c8c:	f04f 0e07 	mov.w	lr, #7
 8006c90:	7a22      	ldrb	r2, [r4, #8]
 8006c92:	6963      	ldr	r3, [r4, #20]
 8006c94:	2a4a      	cmp	r2, #74	; 0x4a
 8006c96:	d128      	bne.n	8006cea <__tzcalc_limits+0xce>
 8006c98:	9900      	ldr	r1, [sp, #0]
 8006c9a:	18ea      	adds	r2, r5, r3
 8006c9c:	b901      	cbnz	r1, 8006ca0 <__tzcalc_limits+0x84>
 8006c9e:	b906      	cbnz	r6, 8006ca2 <__tzcalc_limits+0x86>
 8006ca0:	bb0f      	cbnz	r7, 8006ce6 <__tzcalc_limits+0xca>
 8006ca2:	2b3b      	cmp	r3, #59	; 0x3b
 8006ca4:	bfd4      	ite	le
 8006ca6:	2300      	movle	r3, #0
 8006ca8:	2301      	movgt	r3, #1
 8006caa:	4413      	add	r3, r2
 8006cac:	1e5a      	subs	r2, r3, #1
 8006cae:	69a3      	ldr	r3, [r4, #24]
 8006cb0:	492c      	ldr	r1, [pc, #176]	; (8006d64 <__tzcalc_limits+0x148>)
 8006cb2:	fb01 3202 	mla	r2, r1, r2, r3
 8006cb6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006cb8:	4413      	add	r3, r2
 8006cba:	461a      	mov	r2, r3
 8006cbc:	17db      	asrs	r3, r3, #31
 8006cbe:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8006cc2:	3428      	adds	r4, #40	; 0x28
 8006cc4:	45a3      	cmp	fp, r4
 8006cc6:	d1e3      	bne.n	8006c90 <__tzcalc_limits+0x74>
 8006cc8:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 8006ccc:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 8006cd0:	4294      	cmp	r4, r2
 8006cd2:	eb75 0303 	sbcs.w	r3, r5, r3
 8006cd6:	bfb4      	ite	lt
 8006cd8:	2301      	movlt	r3, #1
 8006cda:	2300      	movge	r3, #0
 8006cdc:	6003      	str	r3, [r0, #0]
 8006cde:	2001      	movs	r0, #1
 8006ce0:	b003      	add	sp, #12
 8006ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	e7df      	b.n	8006caa <__tzcalc_limits+0x8e>
 8006cea:	2a44      	cmp	r2, #68	; 0x44
 8006cec:	d101      	bne.n	8006cf2 <__tzcalc_limits+0xd6>
 8006cee:	18ea      	adds	r2, r5, r3
 8006cf0:	e7dd      	b.n	8006cae <__tzcalc_limits+0x92>
 8006cf2:	9a00      	ldr	r2, [sp, #0]
 8006cf4:	bb72      	cbnz	r2, 8006d54 <__tzcalc_limits+0x138>
 8006cf6:	2e00      	cmp	r6, #0
 8006cf8:	bf0c      	ite	eq
 8006cfa:	46e0      	moveq	r8, ip
 8006cfc:	f04f 0801 	movne.w	r8, #1
 8006d00:	4919      	ldr	r1, [pc, #100]	; (8006d68 <__tzcalc_limits+0x14c>)
 8006d02:	68e2      	ldr	r2, [r4, #12]
 8006d04:	9201      	str	r2, [sp, #4]
 8006d06:	f04f 0a30 	mov.w	sl, #48	; 0x30
 8006d0a:	fb0a 1808 	mla	r8, sl, r8, r1
 8006d0e:	462a      	mov	r2, r5
 8006d10:	f04f 0900 	mov.w	r9, #0
 8006d14:	f1a8 0804 	sub.w	r8, r8, #4
 8006d18:	9901      	ldr	r1, [sp, #4]
 8006d1a:	f109 0901 	add.w	r9, r9, #1
 8006d1e:	4549      	cmp	r1, r9
 8006d20:	f858 a029 	ldr.w	sl, [r8, r9, lsl #2]
 8006d24:	dc18      	bgt.n	8006d58 <__tzcalc_limits+0x13c>
 8006d26:	f102 0804 	add.w	r8, r2, #4
 8006d2a:	fb98 f9fe 	sdiv	r9, r8, lr
 8006d2e:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 8006d32:	eba8 0909 	sub.w	r9, r8, r9
 8006d36:	ebb3 0909 	subs.w	r9, r3, r9
 8006d3a:	6923      	ldr	r3, [r4, #16]
 8006d3c:	f103 33ff 	add.w	r3, r3, #4294967295
 8006d40:	bf48      	it	mi
 8006d42:	f109 0907 	addmi.w	r9, r9, #7
 8006d46:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006d4a:	444b      	add	r3, r9
 8006d4c:	4553      	cmp	r3, sl
 8006d4e:	da05      	bge.n	8006d5c <__tzcalc_limits+0x140>
 8006d50:	441a      	add	r2, r3
 8006d52:	e7ac      	b.n	8006cae <__tzcalc_limits+0x92>
 8006d54:	46e0      	mov	r8, ip
 8006d56:	e7d3      	b.n	8006d00 <__tzcalc_limits+0xe4>
 8006d58:	4452      	add	r2, sl
 8006d5a:	e7dd      	b.n	8006d18 <__tzcalc_limits+0xfc>
 8006d5c:	3b07      	subs	r3, #7
 8006d5e:	e7f5      	b.n	8006d4c <__tzcalc_limits+0x130>
 8006d60:	2000      	movs	r0, #0
 8006d62:	e7bd      	b.n	8006ce0 <__tzcalc_limits+0xc4>
 8006d64:	00015180 	.word	0x00015180
 8006d68:	0800e41c 	.word	0x0800e41c

08006d6c <__tz_lock>:
 8006d6c:	4801      	ldr	r0, [pc, #4]	; (8006d74 <__tz_lock+0x8>)
 8006d6e:	f002 bd95 	b.w	800989c <__retarget_lock_acquire>
 8006d72:	bf00      	nop
 8006d74:	20000c7b 	.word	0x20000c7b

08006d78 <__tz_unlock>:
 8006d78:	4801      	ldr	r0, [pc, #4]	; (8006d80 <__tz_unlock+0x8>)
 8006d7a:	f002 bd91 	b.w	80098a0 <__retarget_lock_release>
 8006d7e:	bf00      	nop
 8006d80:	20000c7b 	.word	0x20000c7b

08006d84 <_tzset_unlocked>:
 8006d84:	4b01      	ldr	r3, [pc, #4]	; (8006d8c <_tzset_unlocked+0x8>)
 8006d86:	6818      	ldr	r0, [r3, #0]
 8006d88:	f000 b802 	b.w	8006d90 <_tzset_unlocked_r>
 8006d8c:	20000018 	.word	0x20000018

08006d90 <_tzset_unlocked_r>:
 8006d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d94:	b08d      	sub	sp, #52	; 0x34
 8006d96:	4607      	mov	r7, r0
 8006d98:	f002 fd76 	bl	8009888 <__gettzinfo>
 8006d9c:	49ae      	ldr	r1, [pc, #696]	; (8007058 <_tzset_unlocked_r+0x2c8>)
 8006d9e:	4eaf      	ldr	r6, [pc, #700]	; (800705c <_tzset_unlocked_r+0x2cc>)
 8006da0:	4605      	mov	r5, r0
 8006da2:	4638      	mov	r0, r7
 8006da4:	f002 fd68 	bl	8009878 <_getenv_r>
 8006da8:	4604      	mov	r4, r0
 8006daa:	b970      	cbnz	r0, 8006dca <_tzset_unlocked_r+0x3a>
 8006dac:	4bac      	ldr	r3, [pc, #688]	; (8007060 <_tzset_unlocked_r+0x2d0>)
 8006dae:	4aad      	ldr	r2, [pc, #692]	; (8007064 <_tzset_unlocked_r+0x2d4>)
 8006db0:	6018      	str	r0, [r3, #0]
 8006db2:	4bad      	ldr	r3, [pc, #692]	; (8007068 <_tzset_unlocked_r+0x2d8>)
 8006db4:	6018      	str	r0, [r3, #0]
 8006db6:	4bad      	ldr	r3, [pc, #692]	; (800706c <_tzset_unlocked_r+0x2dc>)
 8006db8:	6830      	ldr	r0, [r6, #0]
 8006dba:	e9c3 2200 	strd	r2, r2, [r3]
 8006dbe:	f002 fde5 	bl	800998c <free>
 8006dc2:	6034      	str	r4, [r6, #0]
 8006dc4:	b00d      	add	sp, #52	; 0x34
 8006dc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dca:	6831      	ldr	r1, [r6, #0]
 8006dcc:	2900      	cmp	r1, #0
 8006dce:	d15f      	bne.n	8006e90 <_tzset_unlocked_r+0x100>
 8006dd0:	6830      	ldr	r0, [r6, #0]
 8006dd2:	f002 fddb 	bl	800998c <free>
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	f7f9 fa1a 	bl	8000210 <strlen>
 8006ddc:	1c41      	adds	r1, r0, #1
 8006dde:	4638      	mov	r0, r7
 8006de0:	f002 fddc 	bl	800999c <_malloc_r>
 8006de4:	6030      	str	r0, [r6, #0]
 8006de6:	2800      	cmp	r0, #0
 8006de8:	d157      	bne.n	8006e9a <_tzset_unlocked_r+0x10a>
 8006dea:	7823      	ldrb	r3, [r4, #0]
 8006dec:	4aa0      	ldr	r2, [pc, #640]	; (8007070 <_tzset_unlocked_r+0x2e0>)
 8006dee:	49a1      	ldr	r1, [pc, #644]	; (8007074 <_tzset_unlocked_r+0x2e4>)
 8006df0:	2b3a      	cmp	r3, #58	; 0x3a
 8006df2:	bf08      	it	eq
 8006df4:	3401      	addeq	r4, #1
 8006df6:	ae0a      	add	r6, sp, #40	; 0x28
 8006df8:	4633      	mov	r3, r6
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	f003 fba2 	bl	800a544 <siscanf>
 8006e00:	2800      	cmp	r0, #0
 8006e02:	dddf      	ble.n	8006dc4 <_tzset_unlocked_r+0x34>
 8006e04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e06:	18e7      	adds	r7, r4, r3
 8006e08:	5ce3      	ldrb	r3, [r4, r3]
 8006e0a:	2b2d      	cmp	r3, #45	; 0x2d
 8006e0c:	d149      	bne.n	8006ea2 <_tzset_unlocked_r+0x112>
 8006e0e:	3701      	adds	r7, #1
 8006e10:	f04f 34ff 	mov.w	r4, #4294967295
 8006e14:	f10d 0a20 	add.w	sl, sp, #32
 8006e18:	f10d 0b1e 	add.w	fp, sp, #30
 8006e1c:	f04f 0800 	mov.w	r8, #0
 8006e20:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8006e24:	4994      	ldr	r1, [pc, #592]	; (8007078 <_tzset_unlocked_r+0x2e8>)
 8006e26:	9603      	str	r6, [sp, #12]
 8006e28:	f8cd b000 	str.w	fp, [sp]
 8006e2c:	4633      	mov	r3, r6
 8006e2e:	aa07      	add	r2, sp, #28
 8006e30:	4638      	mov	r0, r7
 8006e32:	f8ad 801e 	strh.w	r8, [sp, #30]
 8006e36:	f8ad 8020 	strh.w	r8, [sp, #32]
 8006e3a:	f003 fb83 	bl	800a544 <siscanf>
 8006e3e:	4540      	cmp	r0, r8
 8006e40:	ddc0      	ble.n	8006dc4 <_tzset_unlocked_r+0x34>
 8006e42:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8006e46:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8006e4a:	f8df 9238 	ldr.w	r9, [pc, #568]	; 8007084 <_tzset_unlocked_r+0x2f4>
 8006e4e:	213c      	movs	r1, #60	; 0x3c
 8006e50:	fb01 2203 	mla	r2, r1, r3, r2
 8006e54:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8006e58:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8006e5c:	fb01 2303 	mla	r3, r1, r3, r2
 8006e60:	435c      	muls	r4, r3
 8006e62:	62ac      	str	r4, [r5, #40]	; 0x28
 8006e64:	4c81      	ldr	r4, [pc, #516]	; (800706c <_tzset_unlocked_r+0x2dc>)
 8006e66:	4b82      	ldr	r3, [pc, #520]	; (8007070 <_tzset_unlocked_r+0x2e0>)
 8006e68:	6023      	str	r3, [r4, #0]
 8006e6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e6c:	4981      	ldr	r1, [pc, #516]	; (8007074 <_tzset_unlocked_r+0x2e4>)
 8006e6e:	441f      	add	r7, r3
 8006e70:	464a      	mov	r2, r9
 8006e72:	4633      	mov	r3, r6
 8006e74:	4638      	mov	r0, r7
 8006e76:	f003 fb65 	bl	800a544 <siscanf>
 8006e7a:	4540      	cmp	r0, r8
 8006e7c:	dc16      	bgt.n	8006eac <_tzset_unlocked_r+0x11c>
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	6063      	str	r3, [r4, #4]
 8006e82:	4b77      	ldr	r3, [pc, #476]	; (8007060 <_tzset_unlocked_r+0x2d0>)
 8006e84:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8006e86:	601a      	str	r2, [r3, #0]
 8006e88:	4b77      	ldr	r3, [pc, #476]	; (8007068 <_tzset_unlocked_r+0x2d8>)
 8006e8a:	f8c3 8000 	str.w	r8, [r3]
 8006e8e:	e799      	b.n	8006dc4 <_tzset_unlocked_r+0x34>
 8006e90:	f7f9 fa16 	bl	80002c0 <strcmp>
 8006e94:	2800      	cmp	r0, #0
 8006e96:	d19b      	bne.n	8006dd0 <_tzset_unlocked_r+0x40>
 8006e98:	e794      	b.n	8006dc4 <_tzset_unlocked_r+0x34>
 8006e9a:	4621      	mov	r1, r4
 8006e9c:	f003 fbc3 	bl	800a626 <strcpy>
 8006ea0:	e7a3      	b.n	8006dea <_tzset_unlocked_r+0x5a>
 8006ea2:	2b2b      	cmp	r3, #43	; 0x2b
 8006ea4:	bf08      	it	eq
 8006ea6:	3701      	addeq	r7, #1
 8006ea8:	2401      	movs	r4, #1
 8006eaa:	e7b3      	b.n	8006e14 <_tzset_unlocked_r+0x84>
 8006eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006eae:	f8c4 9004 	str.w	r9, [r4, #4]
 8006eb2:	18fc      	adds	r4, r7, r3
 8006eb4:	5cfb      	ldrb	r3, [r7, r3]
 8006eb6:	2b2d      	cmp	r3, #45	; 0x2d
 8006eb8:	f040 808b 	bne.w	8006fd2 <_tzset_unlocked_r+0x242>
 8006ebc:	3401      	adds	r4, #1
 8006ebe:	f04f 37ff 	mov.w	r7, #4294967295
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	f8ad 301c 	strh.w	r3, [sp, #28]
 8006ec8:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006ecc:	f8ad 3020 	strh.w	r3, [sp, #32]
 8006ed0:	930a      	str	r3, [sp, #40]	; 0x28
 8006ed2:	e9cd a602 	strd	sl, r6, [sp, #8]
 8006ed6:	e9cd b600 	strd	fp, r6, [sp]
 8006eda:	4967      	ldr	r1, [pc, #412]	; (8007078 <_tzset_unlocked_r+0x2e8>)
 8006edc:	4633      	mov	r3, r6
 8006ede:	aa07      	add	r2, sp, #28
 8006ee0:	4620      	mov	r0, r4
 8006ee2:	f003 fb2f 	bl	800a544 <siscanf>
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	dc78      	bgt.n	8006fdc <_tzset_unlocked_r+0x24c>
 8006eea:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 8006eec:	f5a7 6761 	sub.w	r7, r7, #3600	; 0xe10
 8006ef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ef2:	652f      	str	r7, [r5, #80]	; 0x50
 8006ef4:	441c      	add	r4, r3
 8006ef6:	462f      	mov	r7, r5
 8006ef8:	f04f 0900 	mov.w	r9, #0
 8006efc:	7823      	ldrb	r3, [r4, #0]
 8006efe:	2b2c      	cmp	r3, #44	; 0x2c
 8006f00:	bf08      	it	eq
 8006f02:	3401      	addeq	r4, #1
 8006f04:	f894 8000 	ldrb.w	r8, [r4]
 8006f08:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8006f0c:	d178      	bne.n	8007000 <_tzset_unlocked_r+0x270>
 8006f0e:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8006f12:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8006f16:	ab09      	add	r3, sp, #36	; 0x24
 8006f18:	9300      	str	r3, [sp, #0]
 8006f1a:	4958      	ldr	r1, [pc, #352]	; (800707c <_tzset_unlocked_r+0x2ec>)
 8006f1c:	9603      	str	r6, [sp, #12]
 8006f1e:	4633      	mov	r3, r6
 8006f20:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8006f24:	4620      	mov	r0, r4
 8006f26:	f003 fb0d 	bl	800a544 <siscanf>
 8006f2a:	2803      	cmp	r0, #3
 8006f2c:	f47f af4a 	bne.w	8006dc4 <_tzset_unlocked_r+0x34>
 8006f30:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8006f34:	1e4b      	subs	r3, r1, #1
 8006f36:	2b0b      	cmp	r3, #11
 8006f38:	f63f af44 	bhi.w	8006dc4 <_tzset_unlocked_r+0x34>
 8006f3c:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8006f40:	1e53      	subs	r3, r2, #1
 8006f42:	2b04      	cmp	r3, #4
 8006f44:	f63f af3e 	bhi.w	8006dc4 <_tzset_unlocked_r+0x34>
 8006f48:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8006f4c:	2b06      	cmp	r3, #6
 8006f4e:	f63f af39 	bhi.w	8006dc4 <_tzset_unlocked_r+0x34>
 8006f52:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8006f56:	f887 8008 	strb.w	r8, [r7, #8]
 8006f5a:	617b      	str	r3, [r7, #20]
 8006f5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f5e:	eb04 0803 	add.w	r8, r4, r3
 8006f62:	2302      	movs	r3, #2
 8006f64:	f8ad 301c 	strh.w	r3, [sp, #28]
 8006f68:	2300      	movs	r3, #0
 8006f6a:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006f6e:	f8ad 3020 	strh.w	r3, [sp, #32]
 8006f72:	930a      	str	r3, [sp, #40]	; 0x28
 8006f74:	f898 3000 	ldrb.w	r3, [r8]
 8006f78:	2b2f      	cmp	r3, #47	; 0x2f
 8006f7a:	d109      	bne.n	8006f90 <_tzset_unlocked_r+0x200>
 8006f7c:	e9cd a602 	strd	sl, r6, [sp, #8]
 8006f80:	e9cd b600 	strd	fp, r6, [sp]
 8006f84:	493e      	ldr	r1, [pc, #248]	; (8007080 <_tzset_unlocked_r+0x2f0>)
 8006f86:	4633      	mov	r3, r6
 8006f88:	aa07      	add	r2, sp, #28
 8006f8a:	4640      	mov	r0, r8
 8006f8c:	f003 fada 	bl	800a544 <siscanf>
 8006f90:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8006f94:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8006f98:	213c      	movs	r1, #60	; 0x3c
 8006f9a:	fb01 2203 	mla	r2, r1, r3, r2
 8006f9e:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8006fa2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8006fa6:	fb01 2303 	mla	r3, r1, r3, r2
 8006faa:	61bb      	str	r3, [r7, #24]
 8006fac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006fae:	3728      	adds	r7, #40	; 0x28
 8006fb0:	4444      	add	r4, r8
 8006fb2:	f1b9 0f00 	cmp.w	r9, #0
 8006fb6:	d020      	beq.n	8006ffa <_tzset_unlocked_r+0x26a>
 8006fb8:	6868      	ldr	r0, [r5, #4]
 8006fba:	f7ff fe2f 	bl	8006c1c <__tzcalc_limits>
 8006fbe:	4b28      	ldr	r3, [pc, #160]	; (8007060 <_tzset_unlocked_r+0x2d0>)
 8006fc0:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8006fc2:	601a      	str	r2, [r3, #0]
 8006fc4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8006fc6:	1a9b      	subs	r3, r3, r2
 8006fc8:	4a27      	ldr	r2, [pc, #156]	; (8007068 <_tzset_unlocked_r+0x2d8>)
 8006fca:	bf18      	it	ne
 8006fcc:	2301      	movne	r3, #1
 8006fce:	6013      	str	r3, [r2, #0]
 8006fd0:	e6f8      	b.n	8006dc4 <_tzset_unlocked_r+0x34>
 8006fd2:	2b2b      	cmp	r3, #43	; 0x2b
 8006fd4:	bf08      	it	eq
 8006fd6:	3401      	addeq	r4, #1
 8006fd8:	2701      	movs	r7, #1
 8006fda:	e772      	b.n	8006ec2 <_tzset_unlocked_r+0x132>
 8006fdc:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8006fe0:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8006fe4:	213c      	movs	r1, #60	; 0x3c
 8006fe6:	fb01 2203 	mla	r2, r1, r3, r2
 8006fea:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8006fee:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8006ff2:	fb01 2303 	mla	r3, r1, r3, r2
 8006ff6:	435f      	muls	r7, r3
 8006ff8:	e77a      	b.n	8006ef0 <_tzset_unlocked_r+0x160>
 8006ffa:	f04f 0901 	mov.w	r9, #1
 8006ffe:	e77d      	b.n	8006efc <_tzset_unlocked_r+0x16c>
 8007000:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8007004:	bf06      	itte	eq
 8007006:	3401      	addeq	r4, #1
 8007008:	4643      	moveq	r3, r8
 800700a:	2344      	movne	r3, #68	; 0x44
 800700c:	220a      	movs	r2, #10
 800700e:	a90b      	add	r1, sp, #44	; 0x2c
 8007010:	4620      	mov	r0, r4
 8007012:	9305      	str	r3, [sp, #20]
 8007014:	f003 fbb2 	bl	800a77c <strtoul>
 8007018:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800701c:	9b05      	ldr	r3, [sp, #20]
 800701e:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8007022:	45a0      	cmp	r8, r4
 8007024:	d114      	bne.n	8007050 <_tzset_unlocked_r+0x2c0>
 8007026:	234d      	movs	r3, #77	; 0x4d
 8007028:	f1b9 0f00 	cmp.w	r9, #0
 800702c:	d107      	bne.n	800703e <_tzset_unlocked_r+0x2ae>
 800702e:	722b      	strb	r3, [r5, #8]
 8007030:	2103      	movs	r1, #3
 8007032:	2302      	movs	r3, #2
 8007034:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8007038:	f8c5 9014 	str.w	r9, [r5, #20]
 800703c:	e791      	b.n	8006f62 <_tzset_unlocked_r+0x1d2>
 800703e:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 8007042:	220b      	movs	r2, #11
 8007044:	2301      	movs	r3, #1
 8007046:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 800704a:	2300      	movs	r3, #0
 800704c:	63eb      	str	r3, [r5, #60]	; 0x3c
 800704e:	e788      	b.n	8006f62 <_tzset_unlocked_r+0x1d2>
 8007050:	b280      	uxth	r0, r0
 8007052:	723b      	strb	r3, [r7, #8]
 8007054:	6178      	str	r0, [r7, #20]
 8007056:	e784      	b.n	8006f62 <_tzset_unlocked_r+0x1d2>
 8007058:	0800e30c 	.word	0x0800e30c
 800705c:	20000aa4 	.word	0x20000aa4
 8007060:	20000aac 	.word	0x20000aac
 8007064:	0800e30f 	.word	0x0800e30f
 8007068:	20000aa8 	.word	0x20000aa8
 800706c:	20000448 	.word	0x20000448
 8007070:	20000a97 	.word	0x20000a97
 8007074:	0800e313 	.word	0x0800e313
 8007078:	0800e336 	.word	0x0800e336
 800707c:	0800e322 	.word	0x0800e322
 8007080:	0800e335 	.word	0x0800e335
 8007084:	20000a8c 	.word	0x20000a8c

08007088 <_vfprintf_r>:
 8007088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800708c:	ed2d 8b04 	vpush	{d8-d9}
 8007090:	b0cf      	sub	sp, #316	; 0x13c
 8007092:	4689      	mov	r9, r1
 8007094:	9203      	str	r2, [sp, #12]
 8007096:	461c      	mov	r4, r3
 8007098:	461e      	mov	r6, r3
 800709a:	4682      	mov	sl, r0
 800709c:	f002 fbf8 	bl	8009890 <_localeconv_r>
 80070a0:	6803      	ldr	r3, [r0, #0]
 80070a2:	9313      	str	r3, [sp, #76]	; 0x4c
 80070a4:	4618      	mov	r0, r3
 80070a6:	f7f9 f8b3 	bl	8000210 <strlen>
 80070aa:	900e      	str	r0, [sp, #56]	; 0x38
 80070ac:	f1ba 0f00 	cmp.w	sl, #0
 80070b0:	d005      	beq.n	80070be <_vfprintf_r+0x36>
 80070b2:	f8da 3038 	ldr.w	r3, [sl, #56]	; 0x38
 80070b6:	b913      	cbnz	r3, 80070be <_vfprintf_r+0x36>
 80070b8:	4650      	mov	r0, sl
 80070ba:	f002 fa33 	bl	8009524 <__sinit>
 80070be:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 80070c2:	07d8      	lsls	r0, r3, #31
 80070c4:	d407      	bmi.n	80070d6 <_vfprintf_r+0x4e>
 80070c6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80070ca:	0599      	lsls	r1, r3, #22
 80070cc:	d403      	bmi.n	80070d6 <_vfprintf_r+0x4e>
 80070ce:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 80070d2:	f002 fbe4 	bl	800989e <__retarget_lock_acquire_recursive>
 80070d6:	f9b9 300c 	ldrsh.w	r3, [r9, #12]
 80070da:	049a      	lsls	r2, r3, #18
 80070dc:	d409      	bmi.n	80070f2 <_vfprintf_r+0x6a>
 80070de:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80070e2:	f8a9 300c 	strh.w	r3, [r9, #12]
 80070e6:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 80070ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80070ee:	f8c9 3064 	str.w	r3, [r9, #100]	; 0x64
 80070f2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80070f6:	071f      	lsls	r7, r3, #28
 80070f8:	d502      	bpl.n	8007100 <_vfprintf_r+0x78>
 80070fa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80070fe:	b9d3      	cbnz	r3, 8007136 <_vfprintf_r+0xae>
 8007100:	4649      	mov	r1, r9
 8007102:	4650      	mov	r0, sl
 8007104:	f001 fa36 	bl	8008574 <__swsetup_r>
 8007108:	b1a8      	cbz	r0, 8007136 <_vfprintf_r+0xae>
 800710a:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 800710e:	07dd      	lsls	r5, r3, #31
 8007110:	d508      	bpl.n	8007124 <_vfprintf_r+0x9c>
 8007112:	f04f 33ff 	mov.w	r3, #4294967295
 8007116:	930f      	str	r3, [sp, #60]	; 0x3c
 8007118:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800711a:	b04f      	add	sp, #316	; 0x13c
 800711c:	ecbd 8b04 	vpop	{d8-d9}
 8007120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007124:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007128:	059c      	lsls	r4, r3, #22
 800712a:	d4f2      	bmi.n	8007112 <_vfprintf_r+0x8a>
 800712c:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8007130:	f002 fbb7 	bl	80098a2 <__retarget_lock_release_recursive>
 8007134:	e7ed      	b.n	8007112 <_vfprintf_r+0x8a>
 8007136:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800713a:	f003 021a 	and.w	r2, r3, #26
 800713e:	2a0a      	cmp	r2, #10
 8007140:	d115      	bne.n	800716e <_vfprintf_r+0xe6>
 8007142:	f9b9 200e 	ldrsh.w	r2, [r9, #14]
 8007146:	2a00      	cmp	r2, #0
 8007148:	db11      	blt.n	800716e <_vfprintf_r+0xe6>
 800714a:	f8d9 2064 	ldr.w	r2, [r9, #100]	; 0x64
 800714e:	07d0      	lsls	r0, r2, #31
 8007150:	d405      	bmi.n	800715e <_vfprintf_r+0xd6>
 8007152:	0599      	lsls	r1, r3, #22
 8007154:	d403      	bmi.n	800715e <_vfprintf_r+0xd6>
 8007156:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 800715a:	f002 fba2 	bl	80098a2 <__retarget_lock_release_recursive>
 800715e:	9a03      	ldr	r2, [sp, #12]
 8007160:	4623      	mov	r3, r4
 8007162:	4649      	mov	r1, r9
 8007164:	4650      	mov	r0, sl
 8007166:	f001 f9c5 	bl	80084f4 <__sbprintf>
 800716a:	900f      	str	r0, [sp, #60]	; 0x3c
 800716c:	e7d4      	b.n	8007118 <_vfprintf_r+0x90>
 800716e:	ed9f 7b9a 	vldr	d7, [pc, #616]	; 80073d8 <_vfprintf_r+0x350>
 8007172:	2500      	movs	r5, #0
 8007174:	e9cd 5523 	strd	r5, r5, [sp, #140]	; 0x8c
 8007178:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800717c:	e9cd 5515 	strd	r5, r5, [sp, #84]	; 0x54
 8007180:	ac25      	add	r4, sp, #148	; 0x94
 8007182:	9422      	str	r4, [sp, #136]	; 0x88
 8007184:	9505      	str	r5, [sp, #20]
 8007186:	950a      	str	r5, [sp, #40]	; 0x28
 8007188:	9512      	str	r5, [sp, #72]	; 0x48
 800718a:	9514      	str	r5, [sp, #80]	; 0x50
 800718c:	950f      	str	r5, [sp, #60]	; 0x3c
 800718e:	9b03      	ldr	r3, [sp, #12]
 8007190:	461d      	mov	r5, r3
 8007192:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007196:	b10a      	cbz	r2, 800719c <_vfprintf_r+0x114>
 8007198:	2a25      	cmp	r2, #37	; 0x25
 800719a:	d1f9      	bne.n	8007190 <_vfprintf_r+0x108>
 800719c:	9b03      	ldr	r3, [sp, #12]
 800719e:	1aef      	subs	r7, r5, r3
 80071a0:	d00d      	beq.n	80071be <_vfprintf_r+0x136>
 80071a2:	e9c4 3700 	strd	r3, r7, [r4]
 80071a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80071a8:	443b      	add	r3, r7
 80071aa:	9324      	str	r3, [sp, #144]	; 0x90
 80071ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80071ae:	3301      	adds	r3, #1
 80071b0:	2b07      	cmp	r3, #7
 80071b2:	9323      	str	r3, [sp, #140]	; 0x8c
 80071b4:	dc79      	bgt.n	80072aa <_vfprintf_r+0x222>
 80071b6:	3408      	adds	r4, #8
 80071b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80071ba:	443b      	add	r3, r7
 80071bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80071be:	782b      	ldrb	r3, [r5, #0]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	f001 8156 	beq.w	8008472 <_vfprintf_r+0x13ea>
 80071c6:	2300      	movs	r3, #0
 80071c8:	3501      	adds	r5, #1
 80071ca:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80071ce:	f04f 38ff 	mov.w	r8, #4294967295
 80071d2:	9310      	str	r3, [sp, #64]	; 0x40
 80071d4:	469b      	mov	fp, r3
 80071d6:	270a      	movs	r7, #10
 80071d8:	212b      	movs	r1, #43	; 0x2b
 80071da:	462a      	mov	r2, r5
 80071dc:	f812 3b01 	ldrb.w	r3, [r2], #1
 80071e0:	9307      	str	r3, [sp, #28]
 80071e2:	4613      	mov	r3, r2
 80071e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80071e6:	9b07      	ldr	r3, [sp, #28]
 80071e8:	3b20      	subs	r3, #32
 80071ea:	2b5a      	cmp	r3, #90	; 0x5a
 80071ec:	f200 85c0 	bhi.w	8007d70 <_vfprintf_r+0xce8>
 80071f0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80071f4:	05be007e 	.word	0x05be007e
 80071f8:	008605be 	.word	0x008605be
 80071fc:	05be05be 	.word	0x05be05be
 8007200:	006505be 	.word	0x006505be
 8007204:	05be05be 	.word	0x05be05be
 8007208:	00930089 	.word	0x00930089
 800720c:	009005be 	.word	0x009005be
 8007210:	05be0096 	.word	0x05be0096
 8007214:	00b200af 	.word	0x00b200af
 8007218:	00b200b2 	.word	0x00b200b2
 800721c:	00b200b2 	.word	0x00b200b2
 8007220:	00b200b2 	.word	0x00b200b2
 8007224:	00b200b2 	.word	0x00b200b2
 8007228:	05be05be 	.word	0x05be05be
 800722c:	05be05be 	.word	0x05be05be
 8007230:	05be05be 	.word	0x05be05be
 8007234:	012105be 	.word	0x012105be
 8007238:	00df05be 	.word	0x00df05be
 800723c:	012100f6 	.word	0x012100f6
 8007240:	01210121 	.word	0x01210121
 8007244:	05be05be 	.word	0x05be05be
 8007248:	05be05be 	.word	0x05be05be
 800724c:	05be00c2 	.word	0x05be00c2
 8007250:	049005be 	.word	0x049005be
 8007254:	05be05be 	.word	0x05be05be
 8007258:	04d705be 	.word	0x04d705be
 800725c:	04fb05be 	.word	0x04fb05be
 8007260:	05be05be 	.word	0x05be05be
 8007264:	05be051a 	.word	0x05be051a
 8007268:	05be05be 	.word	0x05be05be
 800726c:	05be05be 	.word	0x05be05be
 8007270:	05be05be 	.word	0x05be05be
 8007274:	012105be 	.word	0x012105be
 8007278:	00df05be 	.word	0x00df05be
 800727c:	012100f8 	.word	0x012100f8
 8007280:	01210121 	.word	0x01210121
 8007284:	00f800c5 	.word	0x00f800c5
 8007288:	05be00d9 	.word	0x05be00d9
 800728c:	05be00d2 	.word	0x05be00d2
 8007290:	0492046d 	.word	0x0492046d
 8007294:	00d904c6 	.word	0x00d904c6
 8007298:	04d705be 	.word	0x04d705be
 800729c:	04fd007c 	.word	0x04fd007c
 80072a0:	05be05be 	.word	0x05be05be
 80072a4:	05be0537 	.word	0x05be0537
 80072a8:	007c      	.short	0x007c
 80072aa:	aa22      	add	r2, sp, #136	; 0x88
 80072ac:	4649      	mov	r1, r9
 80072ae:	4650      	mov	r0, sl
 80072b0:	f004 faeb 	bl	800b88a <__sprint_r>
 80072b4:	2800      	cmp	r0, #0
 80072b6:	f040 8130 	bne.w	800751a <_vfprintf_r+0x492>
 80072ba:	ac25      	add	r4, sp, #148	; 0x94
 80072bc:	e77c      	b.n	80071b8 <_vfprintf_r+0x130>
 80072be:	4650      	mov	r0, sl
 80072c0:	f002 fae6 	bl	8009890 <_localeconv_r>
 80072c4:	6843      	ldr	r3, [r0, #4]
 80072c6:	9314      	str	r3, [sp, #80]	; 0x50
 80072c8:	4618      	mov	r0, r3
 80072ca:	f7f8 ffa1 	bl	8000210 <strlen>
 80072ce:	9012      	str	r0, [sp, #72]	; 0x48
 80072d0:	4650      	mov	r0, sl
 80072d2:	f002 fadd 	bl	8009890 <_localeconv_r>
 80072d6:	6883      	ldr	r3, [r0, #8]
 80072d8:	930a      	str	r3, [sp, #40]	; 0x28
 80072da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80072dc:	212b      	movs	r1, #43	; 0x2b
 80072de:	b12b      	cbz	r3, 80072ec <_vfprintf_r+0x264>
 80072e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072e2:	b11b      	cbz	r3, 80072ec <_vfprintf_r+0x264>
 80072e4:	781b      	ldrb	r3, [r3, #0]
 80072e6:	b10b      	cbz	r3, 80072ec <_vfprintf_r+0x264>
 80072e8:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 80072ec:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80072ee:	e774      	b.n	80071da <_vfprintf_r+0x152>
 80072f0:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d1f9      	bne.n	80072ec <_vfprintf_r+0x264>
 80072f8:	2320      	movs	r3, #32
 80072fa:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80072fe:	e7f5      	b.n	80072ec <_vfprintf_r+0x264>
 8007300:	f04b 0b01 	orr.w	fp, fp, #1
 8007304:	e7f2      	b.n	80072ec <_vfprintf_r+0x264>
 8007306:	f856 3b04 	ldr.w	r3, [r6], #4
 800730a:	9310      	str	r3, [sp, #64]	; 0x40
 800730c:	2b00      	cmp	r3, #0
 800730e:	daed      	bge.n	80072ec <_vfprintf_r+0x264>
 8007310:	425b      	negs	r3, r3
 8007312:	9310      	str	r3, [sp, #64]	; 0x40
 8007314:	f04b 0b04 	orr.w	fp, fp, #4
 8007318:	e7e8      	b.n	80072ec <_vfprintf_r+0x264>
 800731a:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
 800731e:	e7e5      	b.n	80072ec <_vfprintf_r+0x264>
 8007320:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007322:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007326:	9207      	str	r2, [sp, #28]
 8007328:	2a2a      	cmp	r2, #42	; 0x2a
 800732a:	d10f      	bne.n	800734c <_vfprintf_r+0x2c4>
 800732c:	f856 0b04 	ldr.w	r0, [r6], #4
 8007330:	930b      	str	r3, [sp, #44]	; 0x2c
 8007332:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8007336:	e7d9      	b.n	80072ec <_vfprintf_r+0x264>
 8007338:	fb07 2808 	mla	r8, r7, r8, r2
 800733c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007340:	9207      	str	r2, [sp, #28]
 8007342:	9a07      	ldr	r2, [sp, #28]
 8007344:	3a30      	subs	r2, #48	; 0x30
 8007346:	2a09      	cmp	r2, #9
 8007348:	d9f6      	bls.n	8007338 <_vfprintf_r+0x2b0>
 800734a:	e74b      	b.n	80071e4 <_vfprintf_r+0x15c>
 800734c:	f04f 0800 	mov.w	r8, #0
 8007350:	e7f7      	b.n	8007342 <_vfprintf_r+0x2ba>
 8007352:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 8007356:	e7c9      	b.n	80072ec <_vfprintf_r+0x264>
 8007358:	2200      	movs	r2, #0
 800735a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800735c:	9210      	str	r2, [sp, #64]	; 0x40
 800735e:	9a07      	ldr	r2, [sp, #28]
 8007360:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007362:	3a30      	subs	r2, #48	; 0x30
 8007364:	fb07 2200 	mla	r2, r7, r0, r2
 8007368:	9210      	str	r2, [sp, #64]	; 0x40
 800736a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800736e:	9207      	str	r2, [sp, #28]
 8007370:	3a30      	subs	r2, #48	; 0x30
 8007372:	2a09      	cmp	r2, #9
 8007374:	d9f3      	bls.n	800735e <_vfprintf_r+0x2d6>
 8007376:	e735      	b.n	80071e4 <_vfprintf_r+0x15c>
 8007378:	f04b 0b08 	orr.w	fp, fp, #8
 800737c:	e7b6      	b.n	80072ec <_vfprintf_r+0x264>
 800737e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007380:	781b      	ldrb	r3, [r3, #0]
 8007382:	2b68      	cmp	r3, #104	; 0x68
 8007384:	bf01      	itttt	eq
 8007386:	9b0b      	ldreq	r3, [sp, #44]	; 0x2c
 8007388:	3301      	addeq	r3, #1
 800738a:	930b      	streq	r3, [sp, #44]	; 0x2c
 800738c:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 8007390:	bf18      	it	ne
 8007392:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8007396:	e7a9      	b.n	80072ec <_vfprintf_r+0x264>
 8007398:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800739a:	781b      	ldrb	r3, [r3, #0]
 800739c:	2b6c      	cmp	r3, #108	; 0x6c
 800739e:	d105      	bne.n	80073ac <_vfprintf_r+0x324>
 80073a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073a2:	3301      	adds	r3, #1
 80073a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80073a6:	f04b 0b20 	orr.w	fp, fp, #32
 80073aa:	e79f      	b.n	80072ec <_vfprintf_r+0x264>
 80073ac:	f04b 0b10 	orr.w	fp, fp, #16
 80073b0:	e79c      	b.n	80072ec <_vfprintf_r+0x264>
 80073b2:	4632      	mov	r2, r6
 80073b4:	2000      	movs	r0, #0
 80073b6:	f852 3b04 	ldr.w	r3, [r2], #4
 80073ba:	9206      	str	r2, [sp, #24]
 80073bc:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 80073c0:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 80073c4:	ab35      	add	r3, sp, #212	; 0xd4
 80073c6:	e9cd 0008 	strd	r0, r0, [sp, #32]
 80073ca:	9004      	str	r0, [sp, #16]
 80073cc:	f04f 0801 	mov.w	r8, #1
 80073d0:	4606      	mov	r6, r0
 80073d2:	4605      	mov	r5, r0
 80073d4:	9303      	str	r3, [sp, #12]
 80073d6:	e1c3      	b.n	8007760 <_vfprintf_r+0x6d8>
	...
 80073e0:	f04b 0b10 	orr.w	fp, fp, #16
 80073e4:	f01b 0f20 	tst.w	fp, #32
 80073e8:	d012      	beq.n	8007410 <_vfprintf_r+0x388>
 80073ea:	3607      	adds	r6, #7
 80073ec:	f026 0307 	bic.w	r3, r6, #7
 80073f0:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80073f4:	9306      	str	r3, [sp, #24]
 80073f6:	2e00      	cmp	r6, #0
 80073f8:	f177 0300 	sbcs.w	r3, r7, #0
 80073fc:	da06      	bge.n	800740c <_vfprintf_r+0x384>
 80073fe:	4276      	negs	r6, r6
 8007400:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8007404:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007408:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800740c:	2301      	movs	r3, #1
 800740e:	e392      	b.n	8007b36 <_vfprintf_r+0xaae>
 8007410:	1d33      	adds	r3, r6, #4
 8007412:	f01b 0f10 	tst.w	fp, #16
 8007416:	9306      	str	r3, [sp, #24]
 8007418:	d002      	beq.n	8007420 <_vfprintf_r+0x398>
 800741a:	6836      	ldr	r6, [r6, #0]
 800741c:	17f7      	asrs	r7, r6, #31
 800741e:	e7ea      	b.n	80073f6 <_vfprintf_r+0x36e>
 8007420:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8007424:	6836      	ldr	r6, [r6, #0]
 8007426:	d001      	beq.n	800742c <_vfprintf_r+0x3a4>
 8007428:	b236      	sxth	r6, r6
 800742a:	e7f7      	b.n	800741c <_vfprintf_r+0x394>
 800742c:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8007430:	bf18      	it	ne
 8007432:	b276      	sxtbne	r6, r6
 8007434:	e7f2      	b.n	800741c <_vfprintf_r+0x394>
 8007436:	3607      	adds	r6, #7
 8007438:	f026 0307 	bic.w	r3, r6, #7
 800743c:	ecb3 7b02 	vldmia	r3!, {d7}
 8007440:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007444:	9306      	str	r3, [sp, #24]
 8007446:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007448:	ee09 3a10 	vmov	s18, r3
 800744c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800744e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007452:	ee09 3a90 	vmov	s19, r3
 8007456:	f04f 32ff 	mov.w	r2, #4294967295
 800745a:	4b39      	ldr	r3, [pc, #228]	; (8007540 <_vfprintf_r+0x4b8>)
 800745c:	ec51 0b19 	vmov	r0, r1, d9
 8007460:	f7f9 fb8e 	bl	8000b80 <__aeabi_dcmpun>
 8007464:	bb20      	cbnz	r0, 80074b0 <_vfprintf_r+0x428>
 8007466:	4b36      	ldr	r3, [pc, #216]	; (8007540 <_vfprintf_r+0x4b8>)
 8007468:	ec51 0b19 	vmov	r0, r1, d9
 800746c:	f04f 32ff 	mov.w	r2, #4294967295
 8007470:	f7f9 fb68 	bl	8000b44 <__aeabi_dcmple>
 8007474:	b9e0      	cbnz	r0, 80074b0 <_vfprintf_r+0x428>
 8007476:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800747a:	2200      	movs	r2, #0
 800747c:	2300      	movs	r3, #0
 800747e:	f7f9 fb57 	bl	8000b30 <__aeabi_dcmplt>
 8007482:	b110      	cbz	r0, 800748a <_vfprintf_r+0x402>
 8007484:	232d      	movs	r3, #45	; 0x2d
 8007486:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800748a:	4a2e      	ldr	r2, [pc, #184]	; (8007544 <_vfprintf_r+0x4bc>)
 800748c:	482e      	ldr	r0, [pc, #184]	; (8007548 <_vfprintf_r+0x4c0>)
 800748e:	9907      	ldr	r1, [sp, #28]
 8007490:	4613      	mov	r3, r2
 8007492:	2947      	cmp	r1, #71	; 0x47
 8007494:	bfc8      	it	gt
 8007496:	4603      	movgt	r3, r0
 8007498:	9303      	str	r3, [sp, #12]
 800749a:	2300      	movs	r3, #0
 800749c:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 80074a0:	9304      	str	r3, [sp, #16]
 80074a2:	f04f 0803 	mov.w	r8, #3
 80074a6:	461e      	mov	r6, r3
 80074a8:	e9cd 3308 	strd	r3, r3, [sp, #32]
 80074ac:	461d      	mov	r5, r3
 80074ae:	e157      	b.n	8007760 <_vfprintf_r+0x6d8>
 80074b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80074b4:	4610      	mov	r0, r2
 80074b6:	4619      	mov	r1, r3
 80074b8:	f7f9 fb62 	bl	8000b80 <__aeabi_dcmpun>
 80074bc:	b140      	cbz	r0, 80074d0 <_vfprintf_r+0x448>
 80074be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074c0:	4a22      	ldr	r2, [pc, #136]	; (800754c <_vfprintf_r+0x4c4>)
 80074c2:	4823      	ldr	r0, [pc, #140]	; (8007550 <_vfprintf_r+0x4c8>)
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	bfbc      	itt	lt
 80074c8:	232d      	movlt	r3, #45	; 0x2d
 80074ca:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 80074ce:	e7de      	b.n	800748e <_vfprintf_r+0x406>
 80074d0:	9b07      	ldr	r3, [sp, #28]
 80074d2:	f023 0320 	bic.w	r3, r3, #32
 80074d6:	2b41      	cmp	r3, #65	; 0x41
 80074d8:	9308      	str	r3, [sp, #32]
 80074da:	d13b      	bne.n	8007554 <_vfprintf_r+0x4cc>
 80074dc:	2330      	movs	r3, #48	; 0x30
 80074de:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 80074e2:	9b07      	ldr	r3, [sp, #28]
 80074e4:	2b61      	cmp	r3, #97	; 0x61
 80074e6:	bf0c      	ite	eq
 80074e8:	2378      	moveq	r3, #120	; 0x78
 80074ea:	2358      	movne	r3, #88	; 0x58
 80074ec:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 80074f0:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 80074f4:	f04b 0b02 	orr.w	fp, fp, #2
 80074f8:	f340 8209 	ble.w	800790e <_vfprintf_r+0x886>
 80074fc:	f108 0101 	add.w	r1, r8, #1
 8007500:	4650      	mov	r0, sl
 8007502:	f002 fa4b 	bl	800999c <_malloc_r>
 8007506:	9003      	str	r0, [sp, #12]
 8007508:	2800      	cmp	r0, #0
 800750a:	f040 8204 	bne.w	8007916 <_vfprintf_r+0x88e>
 800750e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007512:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007516:	f8a9 300c 	strh.w	r3, [r9, #12]
 800751a:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 800751e:	07d9      	lsls	r1, r3, #31
 8007520:	d407      	bmi.n	8007532 <_vfprintf_r+0x4aa>
 8007522:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007526:	059a      	lsls	r2, r3, #22
 8007528:	d403      	bmi.n	8007532 <_vfprintf_r+0x4aa>
 800752a:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 800752e:	f002 f9b8 	bl	80098a2 <__retarget_lock_release_recursive>
 8007532:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007536:	065b      	lsls	r3, r3, #25
 8007538:	f57f adee 	bpl.w	8007118 <_vfprintf_r+0x90>
 800753c:	e5e9      	b.n	8007112 <_vfprintf_r+0x8a>
 800753e:	bf00      	nop
 8007540:	7fefffff 	.word	0x7fefffff
 8007544:	0800e348 	.word	0x0800e348
 8007548:	0800e34c 	.word	0x0800e34c
 800754c:	0800e350 	.word	0x0800e350
 8007550:	0800e354 	.word	0x0800e354
 8007554:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007558:	f000 81e0 	beq.w	800791c <_vfprintf_r+0x894>
 800755c:	9b08      	ldr	r3, [sp, #32]
 800755e:	2b47      	cmp	r3, #71	; 0x47
 8007560:	f040 81e0 	bne.w	8007924 <_vfprintf_r+0x89c>
 8007564:	f1b8 0f00 	cmp.w	r8, #0
 8007568:	f040 81dc 	bne.w	8007924 <_vfprintf_r+0x89c>
 800756c:	f8cd 8010 	str.w	r8, [sp, #16]
 8007570:	f04f 0801 	mov.w	r8, #1
 8007574:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 8007578:	9311      	str	r3, [sp, #68]	; 0x44
 800757a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800757c:	2b00      	cmp	r3, #0
 800757e:	f280 81d3 	bge.w	8007928 <_vfprintf_r+0x8a0>
 8007582:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007584:	ee08 3a10 	vmov	s16, r3
 8007588:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800758a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800758e:	ee08 3a90 	vmov	s17, r3
 8007592:	232d      	movs	r3, #45	; 0x2d
 8007594:	9318      	str	r3, [sp, #96]	; 0x60
 8007596:	9b08      	ldr	r3, [sp, #32]
 8007598:	2b41      	cmp	r3, #65	; 0x41
 800759a:	f040 81e3 	bne.w	8007964 <_vfprintf_r+0x8dc>
 800759e:	eeb0 0a48 	vmov.f32	s0, s16
 80075a2:	eef0 0a68 	vmov.f32	s1, s17
 80075a6:	a81c      	add	r0, sp, #112	; 0x70
 80075a8:	f002 ff84 	bl	800a4b4 <frexp>
 80075ac:	2200      	movs	r2, #0
 80075ae:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80075b2:	ec51 0b10 	vmov	r0, r1, d0
 80075b6:	f7f9 f849 	bl	800064c <__aeabi_dmul>
 80075ba:	2200      	movs	r2, #0
 80075bc:	2300      	movs	r3, #0
 80075be:	4606      	mov	r6, r0
 80075c0:	460f      	mov	r7, r1
 80075c2:	f7f9 faab 	bl	8000b1c <__aeabi_dcmpeq>
 80075c6:	b108      	cbz	r0, 80075cc <_vfprintf_r+0x544>
 80075c8:	2301      	movs	r3, #1
 80075ca:	931c      	str	r3, [sp, #112]	; 0x70
 80075cc:	4bb7      	ldr	r3, [pc, #732]	; (80078ac <_vfprintf_r+0x824>)
 80075ce:	4ab8      	ldr	r2, [pc, #736]	; (80078b0 <_vfprintf_r+0x828>)
 80075d0:	9907      	ldr	r1, [sp, #28]
 80075d2:	9d03      	ldr	r5, [sp, #12]
 80075d4:	2961      	cmp	r1, #97	; 0x61
 80075d6:	bf18      	it	ne
 80075d8:	461a      	movne	r2, r3
 80075da:	f108 33ff 	add.w	r3, r8, #4294967295
 80075de:	9217      	str	r2, [sp, #92]	; 0x5c
 80075e0:	9305      	str	r3, [sp, #20]
 80075e2:	4bb4      	ldr	r3, [pc, #720]	; (80078b4 <_vfprintf_r+0x82c>)
 80075e4:	2200      	movs	r2, #0
 80075e6:	4630      	mov	r0, r6
 80075e8:	4639      	mov	r1, r7
 80075ea:	f7f9 f82f 	bl	800064c <__aeabi_dmul>
 80075ee:	460f      	mov	r7, r1
 80075f0:	4606      	mov	r6, r0
 80075f2:	f7f9 fadb 	bl	8000bac <__aeabi_d2iz>
 80075f6:	9019      	str	r0, [sp, #100]	; 0x64
 80075f8:	f7f8 ffbe 	bl	8000578 <__aeabi_i2d>
 80075fc:	4602      	mov	r2, r0
 80075fe:	460b      	mov	r3, r1
 8007600:	4630      	mov	r0, r6
 8007602:	4639      	mov	r1, r7
 8007604:	f7f8 fe6a 	bl	80002dc <__aeabi_dsub>
 8007608:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800760a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800760c:	5c9b      	ldrb	r3, [r3, r2]
 800760e:	f805 3b01 	strb.w	r3, [r5], #1
 8007612:	9b05      	ldr	r3, [sp, #20]
 8007614:	9309      	str	r3, [sp, #36]	; 0x24
 8007616:	1c5a      	adds	r2, r3, #1
 8007618:	4606      	mov	r6, r0
 800761a:	460f      	mov	r7, r1
 800761c:	d007      	beq.n	800762e <_vfprintf_r+0x5a6>
 800761e:	3b01      	subs	r3, #1
 8007620:	9305      	str	r3, [sp, #20]
 8007622:	2200      	movs	r2, #0
 8007624:	2300      	movs	r3, #0
 8007626:	f7f9 fa79 	bl	8000b1c <__aeabi_dcmpeq>
 800762a:	2800      	cmp	r0, #0
 800762c:	d0d9      	beq.n	80075e2 <_vfprintf_r+0x55a>
 800762e:	4ba2      	ldr	r3, [pc, #648]	; (80078b8 <_vfprintf_r+0x830>)
 8007630:	2200      	movs	r2, #0
 8007632:	4630      	mov	r0, r6
 8007634:	4639      	mov	r1, r7
 8007636:	f7f9 fa99 	bl	8000b6c <__aeabi_dcmpgt>
 800763a:	b960      	cbnz	r0, 8007656 <_vfprintf_r+0x5ce>
 800763c:	4b9e      	ldr	r3, [pc, #632]	; (80078b8 <_vfprintf_r+0x830>)
 800763e:	2200      	movs	r2, #0
 8007640:	4630      	mov	r0, r6
 8007642:	4639      	mov	r1, r7
 8007644:	f7f9 fa6a 	bl	8000b1c <__aeabi_dcmpeq>
 8007648:	2800      	cmp	r0, #0
 800764a:	f000 8186 	beq.w	800795a <_vfprintf_r+0x8d2>
 800764e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007650:	07df      	lsls	r7, r3, #31
 8007652:	f140 8182 	bpl.w	800795a <_vfprintf_r+0x8d2>
 8007656:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007658:	9520      	str	r5, [sp, #128]	; 0x80
 800765a:	7bd9      	ldrb	r1, [r3, #15]
 800765c:	2030      	movs	r0, #48	; 0x30
 800765e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007660:	1e53      	subs	r3, r2, #1
 8007662:	9320      	str	r3, [sp, #128]	; 0x80
 8007664:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007668:	428b      	cmp	r3, r1
 800766a:	f000 8165 	beq.w	8007938 <_vfprintf_r+0x8b0>
 800766e:	2b39      	cmp	r3, #57	; 0x39
 8007670:	bf0b      	itete	eq
 8007672:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8007674:	3301      	addne	r3, #1
 8007676:	7a9b      	ldrbeq	r3, [r3, #10]
 8007678:	b2db      	uxtbne	r3, r3
 800767a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800767e:	9b03      	ldr	r3, [sp, #12]
 8007680:	1aeb      	subs	r3, r5, r3
 8007682:	9305      	str	r3, [sp, #20]
 8007684:	9b08      	ldr	r3, [sp, #32]
 8007686:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8007688:	2b47      	cmp	r3, #71	; 0x47
 800768a:	f040 81b3 	bne.w	80079f4 <_vfprintf_r+0x96c>
 800768e:	1cee      	adds	r6, r5, #3
 8007690:	db02      	blt.n	8007698 <_vfprintf_r+0x610>
 8007692:	4545      	cmp	r5, r8
 8007694:	f340 81d5 	ble.w	8007a42 <_vfprintf_r+0x9ba>
 8007698:	9b07      	ldr	r3, [sp, #28]
 800769a:	3b02      	subs	r3, #2
 800769c:	9307      	str	r3, [sp, #28]
 800769e:	9907      	ldr	r1, [sp, #28]
 80076a0:	f89d 201c 	ldrb.w	r2, [sp, #28]
 80076a4:	f021 0120 	bic.w	r1, r1, #32
 80076a8:	2941      	cmp	r1, #65	; 0x41
 80076aa:	bf08      	it	eq
 80076ac:	320f      	addeq	r2, #15
 80076ae:	f105 33ff 	add.w	r3, r5, #4294967295
 80076b2:	bf06      	itte	eq
 80076b4:	b2d2      	uxtbeq	r2, r2
 80076b6:	2101      	moveq	r1, #1
 80076b8:	2100      	movne	r1, #0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	931c      	str	r3, [sp, #112]	; 0x70
 80076be:	bfb8      	it	lt
 80076c0:	f1c5 0301 	rsblt	r3, r5, #1
 80076c4:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 80076c8:	bfb4      	ite	lt
 80076ca:	222d      	movlt	r2, #45	; 0x2d
 80076cc:	222b      	movge	r2, #43	; 0x2b
 80076ce:	2b09      	cmp	r3, #9
 80076d0:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 80076d4:	f340 81a4 	ble.w	8007a20 <_vfprintf_r+0x998>
 80076d8:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 80076dc:	260a      	movs	r6, #10
 80076de:	4611      	mov	r1, r2
 80076e0:	fb93 f5f6 	sdiv	r5, r3, r6
 80076e4:	fb06 3015 	mls	r0, r6, r5, r3
 80076e8:	3030      	adds	r0, #48	; 0x30
 80076ea:	f801 0c01 	strb.w	r0, [r1, #-1]
 80076ee:	4618      	mov	r0, r3
 80076f0:	2863      	cmp	r0, #99	; 0x63
 80076f2:	f102 32ff 	add.w	r2, r2, #4294967295
 80076f6:	462b      	mov	r3, r5
 80076f8:	dcf1      	bgt.n	80076de <_vfprintf_r+0x656>
 80076fa:	3330      	adds	r3, #48	; 0x30
 80076fc:	1e88      	subs	r0, r1, #2
 80076fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007702:	f10d 0587 	add.w	r5, sp, #135	; 0x87
 8007706:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 800770a:	4603      	mov	r3, r0
 800770c:	42ab      	cmp	r3, r5
 800770e:	f0c0 8182 	bcc.w	8007a16 <_vfprintf_r+0x98e>
 8007712:	f10d 0289 	add.w	r2, sp, #137	; 0x89
 8007716:	1a52      	subs	r2, r2, r1
 8007718:	42a8      	cmp	r0, r5
 800771a:	bf88      	it	hi
 800771c:	2200      	movhi	r2, #0
 800771e:	f10d 037a 	add.w	r3, sp, #122	; 0x7a
 8007722:	441a      	add	r2, r3
 8007724:	ab1e      	add	r3, sp, #120	; 0x78
 8007726:	1ad3      	subs	r3, r2, r3
 8007728:	9a05      	ldr	r2, [sp, #20]
 800772a:	9315      	str	r3, [sp, #84]	; 0x54
 800772c:	2a01      	cmp	r2, #1
 800772e:	eb03 0802 	add.w	r8, r3, r2
 8007732:	dc02      	bgt.n	800773a <_vfprintf_r+0x6b2>
 8007734:	f01b 0f01 	tst.w	fp, #1
 8007738:	d001      	beq.n	800773e <_vfprintf_r+0x6b6>
 800773a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800773c:	4498      	add	r8, r3
 800773e:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 8007742:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007746:	9311      	str	r3, [sp, #68]	; 0x44
 8007748:	2300      	movs	r3, #0
 800774a:	e9cd 3308 	strd	r3, r3, [sp, #32]
 800774e:	461d      	mov	r5, r3
 8007750:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007752:	b113      	cbz	r3, 800775a <_vfprintf_r+0x6d2>
 8007754:	232d      	movs	r3, #45	; 0x2d
 8007756:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800775a:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 800775e:	2600      	movs	r6, #0
 8007760:	4546      	cmp	r6, r8
 8007762:	4633      	mov	r3, r6
 8007764:	bfb8      	it	lt
 8007766:	4643      	movlt	r3, r8
 8007768:	9311      	str	r3, [sp, #68]	; 0x44
 800776a:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 800776e:	b113      	cbz	r3, 8007776 <_vfprintf_r+0x6ee>
 8007770:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007772:	3301      	adds	r3, #1
 8007774:	9311      	str	r3, [sp, #68]	; 0x44
 8007776:	f01b 0302 	ands.w	r3, fp, #2
 800777a:	9317      	str	r3, [sp, #92]	; 0x5c
 800777c:	bf1e      	ittt	ne
 800777e:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 8007780:	3302      	addne	r3, #2
 8007782:	9311      	strne	r3, [sp, #68]	; 0x44
 8007784:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 8007788:	9318      	str	r3, [sp, #96]	; 0x60
 800778a:	d11f      	bne.n	80077cc <_vfprintf_r+0x744>
 800778c:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8007790:	1a9f      	subs	r7, r3, r2
 8007792:	2f00      	cmp	r7, #0
 8007794:	dd1a      	ble.n	80077cc <_vfprintf_r+0x744>
 8007796:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800779a:	4848      	ldr	r0, [pc, #288]	; (80078bc <_vfprintf_r+0x834>)
 800779c:	6020      	str	r0, [r4, #0]
 800779e:	2f10      	cmp	r7, #16
 80077a0:	f103 0301 	add.w	r3, r3, #1
 80077a4:	f104 0108 	add.w	r1, r4, #8
 80077a8:	f300 82f0 	bgt.w	8007d8c <_vfprintf_r+0xd04>
 80077ac:	6067      	str	r7, [r4, #4]
 80077ae:	2b07      	cmp	r3, #7
 80077b0:	4417      	add	r7, r2
 80077b2:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 80077b6:	f340 82fc 	ble.w	8007db2 <_vfprintf_r+0xd2a>
 80077ba:	aa22      	add	r2, sp, #136	; 0x88
 80077bc:	4649      	mov	r1, r9
 80077be:	4650      	mov	r0, sl
 80077c0:	f004 f863 	bl	800b88a <__sprint_r>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	f040 8632 	bne.w	800842e <_vfprintf_r+0x13a6>
 80077ca:	ac25      	add	r4, sp, #148	; 0x94
 80077cc:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 80077d0:	b173      	cbz	r3, 80077f0 <_vfprintf_r+0x768>
 80077d2:	f10d 036b 	add.w	r3, sp, #107	; 0x6b
 80077d6:	6023      	str	r3, [r4, #0]
 80077d8:	2301      	movs	r3, #1
 80077da:	6063      	str	r3, [r4, #4]
 80077dc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80077de:	3301      	adds	r3, #1
 80077e0:	9324      	str	r3, [sp, #144]	; 0x90
 80077e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80077e4:	3301      	adds	r3, #1
 80077e6:	2b07      	cmp	r3, #7
 80077e8:	9323      	str	r3, [sp, #140]	; 0x8c
 80077ea:	f300 82e4 	bgt.w	8007db6 <_vfprintf_r+0xd2e>
 80077ee:	3408      	adds	r4, #8
 80077f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80077f2:	b16b      	cbz	r3, 8007810 <_vfprintf_r+0x788>
 80077f4:	ab1b      	add	r3, sp, #108	; 0x6c
 80077f6:	6023      	str	r3, [r4, #0]
 80077f8:	2302      	movs	r3, #2
 80077fa:	6063      	str	r3, [r4, #4]
 80077fc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80077fe:	3302      	adds	r3, #2
 8007800:	9324      	str	r3, [sp, #144]	; 0x90
 8007802:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007804:	3301      	adds	r3, #1
 8007806:	2b07      	cmp	r3, #7
 8007808:	9323      	str	r3, [sp, #140]	; 0x8c
 800780a:	f300 82de 	bgt.w	8007dca <_vfprintf_r+0xd42>
 800780e:	3408      	adds	r4, #8
 8007810:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007812:	2b80      	cmp	r3, #128	; 0x80
 8007814:	d11f      	bne.n	8007856 <_vfprintf_r+0x7ce>
 8007816:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 800781a:	1a9f      	subs	r7, r3, r2
 800781c:	2f00      	cmp	r7, #0
 800781e:	dd1a      	ble.n	8007856 <_vfprintf_r+0x7ce>
 8007820:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8007824:	4826      	ldr	r0, [pc, #152]	; (80078c0 <_vfprintf_r+0x838>)
 8007826:	6020      	str	r0, [r4, #0]
 8007828:	2f10      	cmp	r7, #16
 800782a:	f103 0301 	add.w	r3, r3, #1
 800782e:	f104 0108 	add.w	r1, r4, #8
 8007832:	f300 82d4 	bgt.w	8007dde <_vfprintf_r+0xd56>
 8007836:	6067      	str	r7, [r4, #4]
 8007838:	2b07      	cmp	r3, #7
 800783a:	4417      	add	r7, r2
 800783c:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 8007840:	f340 82e0 	ble.w	8007e04 <_vfprintf_r+0xd7c>
 8007844:	aa22      	add	r2, sp, #136	; 0x88
 8007846:	4649      	mov	r1, r9
 8007848:	4650      	mov	r0, sl
 800784a:	f004 f81e 	bl	800b88a <__sprint_r>
 800784e:	2800      	cmp	r0, #0
 8007850:	f040 85ed 	bne.w	800842e <_vfprintf_r+0x13a6>
 8007854:	ac25      	add	r4, sp, #148	; 0x94
 8007856:	eba6 0608 	sub.w	r6, r6, r8
 800785a:	2e00      	cmp	r6, #0
 800785c:	dd1a      	ble.n	8007894 <_vfprintf_r+0x80c>
 800785e:	4f18      	ldr	r7, [pc, #96]	; (80078c0 <_vfprintf_r+0x838>)
 8007860:	6027      	str	r7, [r4, #0]
 8007862:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8007866:	2e10      	cmp	r6, #16
 8007868:	f103 0301 	add.w	r3, r3, #1
 800786c:	f104 0108 	add.w	r1, r4, #8
 8007870:	f300 82ca 	bgt.w	8007e08 <_vfprintf_r+0xd80>
 8007874:	6066      	str	r6, [r4, #4]
 8007876:	2b07      	cmp	r3, #7
 8007878:	4416      	add	r6, r2
 800787a:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 800787e:	f340 82d6 	ble.w	8007e2e <_vfprintf_r+0xda6>
 8007882:	aa22      	add	r2, sp, #136	; 0x88
 8007884:	4649      	mov	r1, r9
 8007886:	4650      	mov	r0, sl
 8007888:	f003 ffff 	bl	800b88a <__sprint_r>
 800788c:	2800      	cmp	r0, #0
 800788e:	f040 85ce 	bne.w	800842e <_vfprintf_r+0x13a6>
 8007892:	ac25      	add	r4, sp, #148	; 0x94
 8007894:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007898:	9e24      	ldr	r6, [sp, #144]	; 0x90
 800789a:	f040 82cf 	bne.w	8007e3c <_vfprintf_r+0xdb4>
 800789e:	9b03      	ldr	r3, [sp, #12]
 80078a0:	e9c4 3800 	strd	r3, r8, [r4]
 80078a4:	4446      	add	r6, r8
 80078a6:	9624      	str	r6, [sp, #144]	; 0x90
 80078a8:	e00c      	b.n	80078c4 <_vfprintf_r+0x83c>
 80078aa:	bf00      	nop
 80078ac:	0800e369 	.word	0x0800e369
 80078b0:	0800e358 	.word	0x0800e358
 80078b4:	40300000 	.word	0x40300000
 80078b8:	3fe00000 	.word	0x3fe00000
 80078bc:	0800e37c 	.word	0x0800e37c
 80078c0:	0800e38c 	.word	0x0800e38c
 80078c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078c6:	3301      	adds	r3, #1
 80078c8:	2b07      	cmp	r3, #7
 80078ca:	9323      	str	r3, [sp, #140]	; 0x8c
 80078cc:	f300 82fb 	bgt.w	8007ec6 <_vfprintf_r+0xe3e>
 80078d0:	3408      	adds	r4, #8
 80078d2:	f01b 0f04 	tst.w	fp, #4
 80078d6:	f040 858c 	bne.w	80083f2 <_vfprintf_r+0x136a>
 80078da:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 80078de:	9911      	ldr	r1, [sp, #68]	; 0x44
 80078e0:	428a      	cmp	r2, r1
 80078e2:	bfac      	ite	ge
 80078e4:	189b      	addge	r3, r3, r2
 80078e6:	185b      	addlt	r3, r3, r1
 80078e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80078ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80078ec:	b13b      	cbz	r3, 80078fe <_vfprintf_r+0x876>
 80078ee:	aa22      	add	r2, sp, #136	; 0x88
 80078f0:	4649      	mov	r1, r9
 80078f2:	4650      	mov	r0, sl
 80078f4:	f003 ffc9 	bl	800b88a <__sprint_r>
 80078f8:	2800      	cmp	r0, #0
 80078fa:	f040 8598 	bne.w	800842e <_vfprintf_r+0x13a6>
 80078fe:	2300      	movs	r3, #0
 8007900:	9323      	str	r3, [sp, #140]	; 0x8c
 8007902:	9b04      	ldr	r3, [sp, #16]
 8007904:	2b00      	cmp	r3, #0
 8007906:	f040 85ae 	bne.w	8008466 <_vfprintf_r+0x13de>
 800790a:	ac25      	add	r4, sp, #148	; 0x94
 800790c:	e0eb      	b.n	8007ae6 <_vfprintf_r+0xa5e>
 800790e:	ab35      	add	r3, sp, #212	; 0xd4
 8007910:	9004      	str	r0, [sp, #16]
 8007912:	9303      	str	r3, [sp, #12]
 8007914:	e62e      	b.n	8007574 <_vfprintf_r+0x4ec>
 8007916:	9b03      	ldr	r3, [sp, #12]
 8007918:	9304      	str	r3, [sp, #16]
 800791a:	e62b      	b.n	8007574 <_vfprintf_r+0x4ec>
 800791c:	9004      	str	r0, [sp, #16]
 800791e:	f04f 0806 	mov.w	r8, #6
 8007922:	e627      	b.n	8007574 <_vfprintf_r+0x4ec>
 8007924:	9004      	str	r0, [sp, #16]
 8007926:	e625      	b.n	8007574 <_vfprintf_r+0x4ec>
 8007928:	ed9d 7b0c 	vldr	d7, [sp, #48]	; 0x30
 800792c:	2300      	movs	r3, #0
 800792e:	eeb0 8a47 	vmov.f32	s16, s14
 8007932:	eef0 8a67 	vmov.f32	s17, s15
 8007936:	e62d      	b.n	8007594 <_vfprintf_r+0x50c>
 8007938:	f802 0c01 	strb.w	r0, [r2, #-1]
 800793c:	e68f      	b.n	800765e <_vfprintf_r+0x5d6>
 800793e:	f803 0b01 	strb.w	r0, [r3], #1
 8007942:	1aca      	subs	r2, r1, r3
 8007944:	2a00      	cmp	r2, #0
 8007946:	dafa      	bge.n	800793e <_vfprintf_r+0x8b6>
 8007948:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800794a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800794c:	3201      	adds	r2, #1
 800794e:	f103 0301 	add.w	r3, r3, #1
 8007952:	bfb8      	it	lt
 8007954:	2300      	movlt	r3, #0
 8007956:	441d      	add	r5, r3
 8007958:	e691      	b.n	800767e <_vfprintf_r+0x5f6>
 800795a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800795c:	462b      	mov	r3, r5
 800795e:	18a9      	adds	r1, r5, r2
 8007960:	2030      	movs	r0, #48	; 0x30
 8007962:	e7ee      	b.n	8007942 <_vfprintf_r+0x8ba>
 8007964:	9b08      	ldr	r3, [sp, #32]
 8007966:	2b46      	cmp	r3, #70	; 0x46
 8007968:	d005      	beq.n	8007976 <_vfprintf_r+0x8ee>
 800796a:	2b45      	cmp	r3, #69	; 0x45
 800796c:	d11b      	bne.n	80079a6 <_vfprintf_r+0x91e>
 800796e:	f108 0501 	add.w	r5, r8, #1
 8007972:	2102      	movs	r1, #2
 8007974:	e001      	b.n	800797a <_vfprintf_r+0x8f2>
 8007976:	4645      	mov	r5, r8
 8007978:	2103      	movs	r1, #3
 800797a:	ab20      	add	r3, sp, #128	; 0x80
 800797c:	9301      	str	r3, [sp, #4]
 800797e:	ab1d      	add	r3, sp, #116	; 0x74
 8007980:	9300      	str	r3, [sp, #0]
 8007982:	462a      	mov	r2, r5
 8007984:	ab1c      	add	r3, sp, #112	; 0x70
 8007986:	4650      	mov	r0, sl
 8007988:	eeb0 0a48 	vmov.f32	s0, s16
 800798c:	eef0 0a68 	vmov.f32	s1, s17
 8007990:	f000 fefa 	bl	8008788 <_dtoa_r>
 8007994:	9b08      	ldr	r3, [sp, #32]
 8007996:	9003      	str	r0, [sp, #12]
 8007998:	2b47      	cmp	r3, #71	; 0x47
 800799a:	d106      	bne.n	80079aa <_vfprintf_r+0x922>
 800799c:	f01b 0f01 	tst.w	fp, #1
 80079a0:	d103      	bne.n	80079aa <_vfprintf_r+0x922>
 80079a2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80079a4:	e66b      	b.n	800767e <_vfprintf_r+0x5f6>
 80079a6:	4645      	mov	r5, r8
 80079a8:	e7e3      	b.n	8007972 <_vfprintf_r+0x8ea>
 80079aa:	9b03      	ldr	r3, [sp, #12]
 80079ac:	195e      	adds	r6, r3, r5
 80079ae:	9b08      	ldr	r3, [sp, #32]
 80079b0:	2b46      	cmp	r3, #70	; 0x46
 80079b2:	d10f      	bne.n	80079d4 <_vfprintf_r+0x94c>
 80079b4:	9b03      	ldr	r3, [sp, #12]
 80079b6:	781b      	ldrb	r3, [r3, #0]
 80079b8:	2b30      	cmp	r3, #48	; 0x30
 80079ba:	d109      	bne.n	80079d0 <_vfprintf_r+0x948>
 80079bc:	ec51 0b18 	vmov	r0, r1, d8
 80079c0:	2200      	movs	r2, #0
 80079c2:	2300      	movs	r3, #0
 80079c4:	f7f9 f8aa 	bl	8000b1c <__aeabi_dcmpeq>
 80079c8:	b910      	cbnz	r0, 80079d0 <_vfprintf_r+0x948>
 80079ca:	f1c5 0501 	rsb	r5, r5, #1
 80079ce:	951c      	str	r5, [sp, #112]	; 0x70
 80079d0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80079d2:	441e      	add	r6, r3
 80079d4:	ec51 0b18 	vmov	r0, r1, d8
 80079d8:	2200      	movs	r2, #0
 80079da:	2300      	movs	r3, #0
 80079dc:	f7f9 f89e 	bl	8000b1c <__aeabi_dcmpeq>
 80079e0:	b100      	cbz	r0, 80079e4 <_vfprintf_r+0x95c>
 80079e2:	9620      	str	r6, [sp, #128]	; 0x80
 80079e4:	2230      	movs	r2, #48	; 0x30
 80079e6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80079e8:	429e      	cmp	r6, r3
 80079ea:	d9da      	bls.n	80079a2 <_vfprintf_r+0x91a>
 80079ec:	1c59      	adds	r1, r3, #1
 80079ee:	9120      	str	r1, [sp, #128]	; 0x80
 80079f0:	701a      	strb	r2, [r3, #0]
 80079f2:	e7f8      	b.n	80079e6 <_vfprintf_r+0x95e>
 80079f4:	9b08      	ldr	r3, [sp, #32]
 80079f6:	2b46      	cmp	r3, #70	; 0x46
 80079f8:	f47f ae51 	bne.w	800769e <_vfprintf_r+0x616>
 80079fc:	f00b 0301 	and.w	r3, fp, #1
 8007a00:	2d00      	cmp	r5, #0
 8007a02:	ea43 0308 	orr.w	r3, r3, r8
 8007a06:	dd18      	ble.n	8007a3a <_vfprintf_r+0x9b2>
 8007a08:	b383      	cbz	r3, 8007a6c <_vfprintf_r+0x9e4>
 8007a0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a0c:	18eb      	adds	r3, r5, r3
 8007a0e:	4498      	add	r8, r3
 8007a10:	2366      	movs	r3, #102	; 0x66
 8007a12:	9307      	str	r3, [sp, #28]
 8007a14:	e030      	b.n	8007a78 <_vfprintf_r+0x9f0>
 8007a16:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007a1a:	f802 6b01 	strb.w	r6, [r2], #1
 8007a1e:	e675      	b.n	800770c <_vfprintf_r+0x684>
 8007a20:	b941      	cbnz	r1, 8007a34 <_vfprintf_r+0x9ac>
 8007a22:	2230      	movs	r2, #48	; 0x30
 8007a24:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 8007a28:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8007a2c:	3330      	adds	r3, #48	; 0x30
 8007a2e:	f802 3b01 	strb.w	r3, [r2], #1
 8007a32:	e677      	b.n	8007724 <_vfprintf_r+0x69c>
 8007a34:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8007a38:	e7f8      	b.n	8007a2c <_vfprintf_r+0x9a4>
 8007a3a:	b1cb      	cbz	r3, 8007a70 <_vfprintf_r+0x9e8>
 8007a3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a3e:	3301      	adds	r3, #1
 8007a40:	e7e5      	b.n	8007a0e <_vfprintf_r+0x986>
 8007a42:	9b05      	ldr	r3, [sp, #20]
 8007a44:	429d      	cmp	r5, r3
 8007a46:	db07      	blt.n	8007a58 <_vfprintf_r+0x9d0>
 8007a48:	f01b 0f01 	tst.w	fp, #1
 8007a4c:	d029      	beq.n	8007aa2 <_vfprintf_r+0xa1a>
 8007a4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a50:	eb05 0803 	add.w	r8, r5, r3
 8007a54:	2367      	movs	r3, #103	; 0x67
 8007a56:	e7dc      	b.n	8007a12 <_vfprintf_r+0x98a>
 8007a58:	9b05      	ldr	r3, [sp, #20]
 8007a5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a5c:	2d00      	cmp	r5, #0
 8007a5e:	eb03 0802 	add.w	r8, r3, r2
 8007a62:	dcf7      	bgt.n	8007a54 <_vfprintf_r+0x9cc>
 8007a64:	f1c5 0301 	rsb	r3, r5, #1
 8007a68:	4498      	add	r8, r3
 8007a6a:	e7f3      	b.n	8007a54 <_vfprintf_r+0x9cc>
 8007a6c:	46a8      	mov	r8, r5
 8007a6e:	e7cf      	b.n	8007a10 <_vfprintf_r+0x988>
 8007a70:	2366      	movs	r3, #102	; 0x66
 8007a72:	9307      	str	r3, [sp, #28]
 8007a74:	f04f 0801 	mov.w	r8, #1
 8007a78:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 8007a7c:	9309      	str	r3, [sp, #36]	; 0x24
 8007a7e:	d023      	beq.n	8007ac8 <_vfprintf_r+0xa40>
 8007a80:	2300      	movs	r3, #0
 8007a82:	2d00      	cmp	r5, #0
 8007a84:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8007a88:	f77f ae62 	ble.w	8007750 <_vfprintf_r+0x6c8>
 8007a8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a8e:	781b      	ldrb	r3, [r3, #0]
 8007a90:	2bff      	cmp	r3, #255	; 0xff
 8007a92:	d108      	bne.n	8007aa6 <_vfprintf_r+0xa1e>
 8007a94:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007a98:	4413      	add	r3, r2
 8007a9a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a9c:	fb02 8803 	mla	r8, r2, r3, r8
 8007aa0:	e656      	b.n	8007750 <_vfprintf_r+0x6c8>
 8007aa2:	46a8      	mov	r8, r5
 8007aa4:	e7d6      	b.n	8007a54 <_vfprintf_r+0x9cc>
 8007aa6:	42ab      	cmp	r3, r5
 8007aa8:	daf4      	bge.n	8007a94 <_vfprintf_r+0xa0c>
 8007aaa:	1aed      	subs	r5, r5, r3
 8007aac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aae:	785b      	ldrb	r3, [r3, #1]
 8007ab0:	b133      	cbz	r3, 8007ac0 <_vfprintf_r+0xa38>
 8007ab2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ab4:	3301      	adds	r3, #1
 8007ab6:	9309      	str	r3, [sp, #36]	; 0x24
 8007ab8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aba:	3301      	adds	r3, #1
 8007abc:	930a      	str	r3, [sp, #40]	; 0x28
 8007abe:	e7e5      	b.n	8007a8c <_vfprintf_r+0xa04>
 8007ac0:	9b08      	ldr	r3, [sp, #32]
 8007ac2:	3301      	adds	r3, #1
 8007ac4:	9308      	str	r3, [sp, #32]
 8007ac6:	e7e1      	b.n	8007a8c <_vfprintf_r+0xa04>
 8007ac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aca:	9308      	str	r3, [sp, #32]
 8007acc:	e640      	b.n	8007750 <_vfprintf_r+0x6c8>
 8007ace:	4632      	mov	r2, r6
 8007ad0:	f01b 0f20 	tst.w	fp, #32
 8007ad4:	f852 3b04 	ldr.w	r3, [r2], #4
 8007ad8:	9206      	str	r2, [sp, #24]
 8007ada:	d009      	beq.n	8007af0 <_vfprintf_r+0xa68>
 8007adc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007ade:	4610      	mov	r0, r2
 8007ae0:	17d1      	asrs	r1, r2, #31
 8007ae2:	e9c3 0100 	strd	r0, r1, [r3]
 8007ae6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ae8:	9e06      	ldr	r6, [sp, #24]
 8007aea:	9303      	str	r3, [sp, #12]
 8007aec:	f7ff bb4f 	b.w	800718e <_vfprintf_r+0x106>
 8007af0:	f01b 0f10 	tst.w	fp, #16
 8007af4:	d002      	beq.n	8007afc <_vfprintf_r+0xa74>
 8007af6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007af8:	601a      	str	r2, [r3, #0]
 8007afa:	e7f4      	b.n	8007ae6 <_vfprintf_r+0xa5e>
 8007afc:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8007b00:	d002      	beq.n	8007b08 <_vfprintf_r+0xa80>
 8007b02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007b04:	801a      	strh	r2, [r3, #0]
 8007b06:	e7ee      	b.n	8007ae6 <_vfprintf_r+0xa5e>
 8007b08:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8007b0c:	d0f3      	beq.n	8007af6 <_vfprintf_r+0xa6e>
 8007b0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007b10:	701a      	strb	r2, [r3, #0]
 8007b12:	e7e8      	b.n	8007ae6 <_vfprintf_r+0xa5e>
 8007b14:	f04b 0b10 	orr.w	fp, fp, #16
 8007b18:	f01b 0f20 	tst.w	fp, #32
 8007b1c:	d01e      	beq.n	8007b5c <_vfprintf_r+0xad4>
 8007b1e:	3607      	adds	r6, #7
 8007b20:	f026 0307 	bic.w	r3, r6, #7
 8007b24:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007b28:	9306      	str	r3, [sp, #24]
 8007b2a:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8007b2e:	2300      	movs	r3, #0
 8007b30:	2200      	movs	r2, #0
 8007b32:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 8007b36:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007b3a:	f000 84a9 	beq.w	8008490 <_vfprintf_r+0x1408>
 8007b3e:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
 8007b42:	9204      	str	r2, [sp, #16]
 8007b44:	ea56 0207 	orrs.w	r2, r6, r7
 8007b48:	f040 84a8 	bne.w	800849c <_vfprintf_r+0x1414>
 8007b4c:	f1b8 0f00 	cmp.w	r8, #0
 8007b50:	f000 8104 	beq.w	8007d5c <_vfprintf_r+0xcd4>
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	f040 84a4 	bne.w	80084a2 <_vfprintf_r+0x141a>
 8007b5a:	e09a      	b.n	8007c92 <_vfprintf_r+0xc0a>
 8007b5c:	1d33      	adds	r3, r6, #4
 8007b5e:	f01b 0f10 	tst.w	fp, #16
 8007b62:	9306      	str	r3, [sp, #24]
 8007b64:	d001      	beq.n	8007b6a <_vfprintf_r+0xae2>
 8007b66:	6836      	ldr	r6, [r6, #0]
 8007b68:	e003      	b.n	8007b72 <_vfprintf_r+0xaea>
 8007b6a:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8007b6e:	d002      	beq.n	8007b76 <_vfprintf_r+0xaee>
 8007b70:	8836      	ldrh	r6, [r6, #0]
 8007b72:	2700      	movs	r7, #0
 8007b74:	e7d9      	b.n	8007b2a <_vfprintf_r+0xaa2>
 8007b76:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8007b7a:	d0f4      	beq.n	8007b66 <_vfprintf_r+0xade>
 8007b7c:	7836      	ldrb	r6, [r6, #0]
 8007b7e:	e7f8      	b.n	8007b72 <_vfprintf_r+0xaea>
 8007b80:	4633      	mov	r3, r6
 8007b82:	2278      	movs	r2, #120	; 0x78
 8007b84:	f853 6b04 	ldr.w	r6, [r3], #4
 8007b88:	9306      	str	r3, [sp, #24]
 8007b8a:	f647 0330 	movw	r3, #30768	; 0x7830
 8007b8e:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
 8007b92:	4ba8      	ldr	r3, [pc, #672]	; (8007e34 <_vfprintf_r+0xdac>)
 8007b94:	9316      	str	r3, [sp, #88]	; 0x58
 8007b96:	2700      	movs	r7, #0
 8007b98:	f04b 0b02 	orr.w	fp, fp, #2
 8007b9c:	2302      	movs	r3, #2
 8007b9e:	9207      	str	r2, [sp, #28]
 8007ba0:	e7c6      	b.n	8007b30 <_vfprintf_r+0xaa8>
 8007ba2:	4632      	mov	r2, r6
 8007ba4:	2500      	movs	r5, #0
 8007ba6:	f852 3b04 	ldr.w	r3, [r2], #4
 8007baa:	9303      	str	r3, [sp, #12]
 8007bac:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007bb0:	9206      	str	r2, [sp, #24]
 8007bb2:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 8007bb6:	d010      	beq.n	8007bda <_vfprintf_r+0xb52>
 8007bb8:	9803      	ldr	r0, [sp, #12]
 8007bba:	4642      	mov	r2, r8
 8007bbc:	4629      	mov	r1, r5
 8007bbe:	f7f8 fb2f 	bl	8000220 <memchr>
 8007bc2:	9004      	str	r0, [sp, #16]
 8007bc4:	2800      	cmp	r0, #0
 8007bc6:	f000 80df 	beq.w	8007d88 <_vfprintf_r+0xd00>
 8007bca:	9a03      	ldr	r2, [sp, #12]
 8007bcc:	9504      	str	r5, [sp, #16]
 8007bce:	e9cd 5508 	strd	r5, r5, [sp, #32]
 8007bd2:	eba0 0802 	sub.w	r8, r0, r2
 8007bd6:	462e      	mov	r6, r5
 8007bd8:	e5c2      	b.n	8007760 <_vfprintf_r+0x6d8>
 8007bda:	9803      	ldr	r0, [sp, #12]
 8007bdc:	f7f8 fb18 	bl	8000210 <strlen>
 8007be0:	462e      	mov	r6, r5
 8007be2:	4680      	mov	r8, r0
 8007be4:	9504      	str	r5, [sp, #16]
 8007be6:	4633      	mov	r3, r6
 8007be8:	e45e      	b.n	80074a8 <_vfprintf_r+0x420>
 8007bea:	f04b 0b10 	orr.w	fp, fp, #16
 8007bee:	f01b 0f20 	tst.w	fp, #32
 8007bf2:	d007      	beq.n	8007c04 <_vfprintf_r+0xb7c>
 8007bf4:	3607      	adds	r6, #7
 8007bf6:	f026 0307 	bic.w	r3, r6, #7
 8007bfa:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007bfe:	9306      	str	r3, [sp, #24]
 8007c00:	2301      	movs	r3, #1
 8007c02:	e795      	b.n	8007b30 <_vfprintf_r+0xaa8>
 8007c04:	1d33      	adds	r3, r6, #4
 8007c06:	f01b 0f10 	tst.w	fp, #16
 8007c0a:	9306      	str	r3, [sp, #24]
 8007c0c:	d001      	beq.n	8007c12 <_vfprintf_r+0xb8a>
 8007c0e:	6836      	ldr	r6, [r6, #0]
 8007c10:	e003      	b.n	8007c1a <_vfprintf_r+0xb92>
 8007c12:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8007c16:	d002      	beq.n	8007c1e <_vfprintf_r+0xb96>
 8007c18:	8836      	ldrh	r6, [r6, #0]
 8007c1a:	2700      	movs	r7, #0
 8007c1c:	e7f0      	b.n	8007c00 <_vfprintf_r+0xb78>
 8007c1e:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8007c22:	d0f4      	beq.n	8007c0e <_vfprintf_r+0xb86>
 8007c24:	7836      	ldrb	r6, [r6, #0]
 8007c26:	e7f8      	b.n	8007c1a <_vfprintf_r+0xb92>
 8007c28:	4b83      	ldr	r3, [pc, #524]	; (8007e38 <_vfprintf_r+0xdb0>)
 8007c2a:	9316      	str	r3, [sp, #88]	; 0x58
 8007c2c:	f01b 0f20 	tst.w	fp, #32
 8007c30:	d019      	beq.n	8007c66 <_vfprintf_r+0xbde>
 8007c32:	3607      	adds	r6, #7
 8007c34:	f026 0307 	bic.w	r3, r6, #7
 8007c38:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007c3c:	9306      	str	r3, [sp, #24]
 8007c3e:	f01b 0f01 	tst.w	fp, #1
 8007c42:	d00a      	beq.n	8007c5a <_vfprintf_r+0xbd2>
 8007c44:	ea56 0307 	orrs.w	r3, r6, r7
 8007c48:	d007      	beq.n	8007c5a <_vfprintf_r+0xbd2>
 8007c4a:	2330      	movs	r3, #48	; 0x30
 8007c4c:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8007c50:	9b07      	ldr	r3, [sp, #28]
 8007c52:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8007c56:	f04b 0b02 	orr.w	fp, fp, #2
 8007c5a:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8007c5e:	2302      	movs	r3, #2
 8007c60:	e766      	b.n	8007b30 <_vfprintf_r+0xaa8>
 8007c62:	4b74      	ldr	r3, [pc, #464]	; (8007e34 <_vfprintf_r+0xdac>)
 8007c64:	e7e1      	b.n	8007c2a <_vfprintf_r+0xba2>
 8007c66:	1d33      	adds	r3, r6, #4
 8007c68:	f01b 0f10 	tst.w	fp, #16
 8007c6c:	9306      	str	r3, [sp, #24]
 8007c6e:	d001      	beq.n	8007c74 <_vfprintf_r+0xbec>
 8007c70:	6836      	ldr	r6, [r6, #0]
 8007c72:	e003      	b.n	8007c7c <_vfprintf_r+0xbf4>
 8007c74:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8007c78:	d002      	beq.n	8007c80 <_vfprintf_r+0xbf8>
 8007c7a:	8836      	ldrh	r6, [r6, #0]
 8007c7c:	2700      	movs	r7, #0
 8007c7e:	e7de      	b.n	8007c3e <_vfprintf_r+0xbb6>
 8007c80:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8007c84:	d0f4      	beq.n	8007c70 <_vfprintf_r+0xbe8>
 8007c86:	7836      	ldrb	r6, [r6, #0]
 8007c88:	e7f8      	b.n	8007c7c <_vfprintf_r+0xbf4>
 8007c8a:	2f00      	cmp	r7, #0
 8007c8c:	bf08      	it	eq
 8007c8e:	2e0a      	cmpeq	r6, #10
 8007c90:	d206      	bcs.n	8007ca0 <_vfprintf_r+0xc18>
 8007c92:	3630      	adds	r6, #48	; 0x30
 8007c94:	f88d 6137 	strb.w	r6, [sp, #311]	; 0x137
 8007c98:	f20d 1337 	addw	r3, sp, #311	; 0x137
 8007c9c:	f000 bc23 	b.w	80084e6 <_vfprintf_r+0x145e>
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	9305      	str	r3, [sp, #20]
 8007ca4:	9b04      	ldr	r3, [sp, #16]
 8007ca6:	ad4e      	add	r5, sp, #312	; 0x138
 8007ca8:	f403 6b80 	and.w	fp, r3, #1024	; 0x400
 8007cac:	1e6b      	subs	r3, r5, #1
 8007cae:	9303      	str	r3, [sp, #12]
 8007cb0:	220a      	movs	r2, #10
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	4630      	mov	r0, r6
 8007cb6:	4639      	mov	r1, r7
 8007cb8:	f7f8 ffa0 	bl	8000bfc <__aeabi_uldivmod>
 8007cbc:	9b05      	ldr	r3, [sp, #20]
 8007cbe:	3230      	adds	r2, #48	; 0x30
 8007cc0:	3301      	adds	r3, #1
 8007cc2:	f805 2c01 	strb.w	r2, [r5, #-1]
 8007cc6:	9305      	str	r3, [sp, #20]
 8007cc8:	f1bb 0f00 	cmp.w	fp, #0
 8007ccc:	d019      	beq.n	8007d02 <_vfprintf_r+0xc7a>
 8007cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cd0:	9a05      	ldr	r2, [sp, #20]
 8007cd2:	781b      	ldrb	r3, [r3, #0]
 8007cd4:	429a      	cmp	r2, r3
 8007cd6:	d114      	bne.n	8007d02 <_vfprintf_r+0xc7a>
 8007cd8:	2aff      	cmp	r2, #255	; 0xff
 8007cda:	d012      	beq.n	8007d02 <_vfprintf_r+0xc7a>
 8007cdc:	2f00      	cmp	r7, #0
 8007cde:	bf08      	it	eq
 8007ce0:	2e0a      	cmpeq	r6, #10
 8007ce2:	d30e      	bcc.n	8007d02 <_vfprintf_r+0xc7a>
 8007ce4:	9b03      	ldr	r3, [sp, #12]
 8007ce6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007ce8:	9914      	ldr	r1, [sp, #80]	; 0x50
 8007cea:	1a9b      	subs	r3, r3, r2
 8007cec:	4618      	mov	r0, r3
 8007cee:	9303      	str	r3, [sp, #12]
 8007cf0:	f002 fcb3 	bl	800a65a <strncpy>
 8007cf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cf6:	785d      	ldrb	r5, [r3, #1]
 8007cf8:	b1e5      	cbz	r5, 8007d34 <_vfprintf_r+0xcac>
 8007cfa:	3301      	adds	r3, #1
 8007cfc:	930a      	str	r3, [sp, #40]	; 0x28
 8007cfe:	2300      	movs	r3, #0
 8007d00:	9305      	str	r3, [sp, #20]
 8007d02:	220a      	movs	r2, #10
 8007d04:	2300      	movs	r3, #0
 8007d06:	4630      	mov	r0, r6
 8007d08:	4639      	mov	r1, r7
 8007d0a:	f7f8 ff77 	bl	8000bfc <__aeabi_uldivmod>
 8007d0e:	2f00      	cmp	r7, #0
 8007d10:	bf08      	it	eq
 8007d12:	2e0a      	cmpeq	r6, #10
 8007d14:	d20a      	bcs.n	8007d2c <_vfprintf_r+0xca4>
 8007d16:	9b03      	ldr	r3, [sp, #12]
 8007d18:	f8dd b010 	ldr.w	fp, [sp, #16]
 8007d1c:	aa4e      	add	r2, sp, #312	; 0x138
 8007d1e:	4646      	mov	r6, r8
 8007d20:	eba2 0803 	sub.w	r8, r2, r3
 8007d24:	2300      	movs	r3, #0
 8007d26:	9304      	str	r3, [sp, #16]
 8007d28:	f7ff bbbe 	b.w	80074a8 <_vfprintf_r+0x420>
 8007d2c:	9d03      	ldr	r5, [sp, #12]
 8007d2e:	4606      	mov	r6, r0
 8007d30:	460f      	mov	r7, r1
 8007d32:	e7bb      	b.n	8007cac <_vfprintf_r+0xc24>
 8007d34:	9505      	str	r5, [sp, #20]
 8007d36:	e7e4      	b.n	8007d02 <_vfprintf_r+0xc7a>
 8007d38:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007d3a:	f006 030f 	and.w	r3, r6, #15
 8007d3e:	5cd3      	ldrb	r3, [r2, r3]
 8007d40:	9a03      	ldr	r2, [sp, #12]
 8007d42:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8007d46:	0933      	lsrs	r3, r6, #4
 8007d48:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8007d4c:	9203      	str	r2, [sp, #12]
 8007d4e:	093a      	lsrs	r2, r7, #4
 8007d50:	461e      	mov	r6, r3
 8007d52:	4617      	mov	r7, r2
 8007d54:	ea56 0307 	orrs.w	r3, r6, r7
 8007d58:	d1ee      	bne.n	8007d38 <_vfprintf_r+0xcb0>
 8007d5a:	e7dc      	b.n	8007d16 <_vfprintf_r+0xc8e>
 8007d5c:	b933      	cbnz	r3, 8007d6c <_vfprintf_r+0xce4>
 8007d5e:	f01b 0f01 	tst.w	fp, #1
 8007d62:	d003      	beq.n	8007d6c <_vfprintf_r+0xce4>
 8007d64:	2330      	movs	r3, #48	; 0x30
 8007d66:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 8007d6a:	e795      	b.n	8007c98 <_vfprintf_r+0xc10>
 8007d6c:	ab4e      	add	r3, sp, #312	; 0x138
 8007d6e:	e3ba      	b.n	80084e6 <_vfprintf_r+0x145e>
 8007d70:	9b07      	ldr	r3, [sp, #28]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	f000 837d 	beq.w	8008472 <_vfprintf_r+0x13ea>
 8007d78:	2000      	movs	r0, #0
 8007d7a:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8007d7e:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 8007d82:	9606      	str	r6, [sp, #24]
 8007d84:	f7ff bb1e 	b.w	80073c4 <_vfprintf_r+0x33c>
 8007d88:	9e04      	ldr	r6, [sp, #16]
 8007d8a:	e72c      	b.n	8007be6 <_vfprintf_r+0xb5e>
 8007d8c:	2010      	movs	r0, #16
 8007d8e:	4402      	add	r2, r0
 8007d90:	2b07      	cmp	r3, #7
 8007d92:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8007d96:	6060      	str	r0, [r4, #4]
 8007d98:	dd08      	ble.n	8007dac <_vfprintf_r+0xd24>
 8007d9a:	aa22      	add	r2, sp, #136	; 0x88
 8007d9c:	4649      	mov	r1, r9
 8007d9e:	4650      	mov	r0, sl
 8007da0:	f003 fd73 	bl	800b88a <__sprint_r>
 8007da4:	2800      	cmp	r0, #0
 8007da6:	f040 8342 	bne.w	800842e <_vfprintf_r+0x13a6>
 8007daa:	a925      	add	r1, sp, #148	; 0x94
 8007dac:	3f10      	subs	r7, #16
 8007dae:	460c      	mov	r4, r1
 8007db0:	e4f1      	b.n	8007796 <_vfprintf_r+0x70e>
 8007db2:	460c      	mov	r4, r1
 8007db4:	e50a      	b.n	80077cc <_vfprintf_r+0x744>
 8007db6:	aa22      	add	r2, sp, #136	; 0x88
 8007db8:	4649      	mov	r1, r9
 8007dba:	4650      	mov	r0, sl
 8007dbc:	f003 fd65 	bl	800b88a <__sprint_r>
 8007dc0:	2800      	cmp	r0, #0
 8007dc2:	f040 8334 	bne.w	800842e <_vfprintf_r+0x13a6>
 8007dc6:	ac25      	add	r4, sp, #148	; 0x94
 8007dc8:	e512      	b.n	80077f0 <_vfprintf_r+0x768>
 8007dca:	aa22      	add	r2, sp, #136	; 0x88
 8007dcc:	4649      	mov	r1, r9
 8007dce:	4650      	mov	r0, sl
 8007dd0:	f003 fd5b 	bl	800b88a <__sprint_r>
 8007dd4:	2800      	cmp	r0, #0
 8007dd6:	f040 832a 	bne.w	800842e <_vfprintf_r+0x13a6>
 8007dda:	ac25      	add	r4, sp, #148	; 0x94
 8007ddc:	e518      	b.n	8007810 <_vfprintf_r+0x788>
 8007dde:	2010      	movs	r0, #16
 8007de0:	4402      	add	r2, r0
 8007de2:	2b07      	cmp	r3, #7
 8007de4:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8007de8:	6060      	str	r0, [r4, #4]
 8007dea:	dd08      	ble.n	8007dfe <_vfprintf_r+0xd76>
 8007dec:	aa22      	add	r2, sp, #136	; 0x88
 8007dee:	4649      	mov	r1, r9
 8007df0:	4650      	mov	r0, sl
 8007df2:	f003 fd4a 	bl	800b88a <__sprint_r>
 8007df6:	2800      	cmp	r0, #0
 8007df8:	f040 8319 	bne.w	800842e <_vfprintf_r+0x13a6>
 8007dfc:	a925      	add	r1, sp, #148	; 0x94
 8007dfe:	3f10      	subs	r7, #16
 8007e00:	460c      	mov	r4, r1
 8007e02:	e50d      	b.n	8007820 <_vfprintf_r+0x798>
 8007e04:	460c      	mov	r4, r1
 8007e06:	e526      	b.n	8007856 <_vfprintf_r+0x7ce>
 8007e08:	2010      	movs	r0, #16
 8007e0a:	4402      	add	r2, r0
 8007e0c:	2b07      	cmp	r3, #7
 8007e0e:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8007e12:	6060      	str	r0, [r4, #4]
 8007e14:	dd08      	ble.n	8007e28 <_vfprintf_r+0xda0>
 8007e16:	aa22      	add	r2, sp, #136	; 0x88
 8007e18:	4649      	mov	r1, r9
 8007e1a:	4650      	mov	r0, sl
 8007e1c:	f003 fd35 	bl	800b88a <__sprint_r>
 8007e20:	2800      	cmp	r0, #0
 8007e22:	f040 8304 	bne.w	800842e <_vfprintf_r+0x13a6>
 8007e26:	a925      	add	r1, sp, #148	; 0x94
 8007e28:	3e10      	subs	r6, #16
 8007e2a:	460c      	mov	r4, r1
 8007e2c:	e518      	b.n	8007860 <_vfprintf_r+0x7d8>
 8007e2e:	460c      	mov	r4, r1
 8007e30:	e530      	b.n	8007894 <_vfprintf_r+0x80c>
 8007e32:	bf00      	nop
 8007e34:	0800e358 	.word	0x0800e358
 8007e38:	0800e369 	.word	0x0800e369
 8007e3c:	9b07      	ldr	r3, [sp, #28]
 8007e3e:	2b65      	cmp	r3, #101	; 0x65
 8007e40:	f340 8242 	ble.w	80082c8 <_vfprintf_r+0x1240>
 8007e44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e48:	2200      	movs	r2, #0
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	f7f8 fe66 	bl	8000b1c <__aeabi_dcmpeq>
 8007e50:	2800      	cmp	r0, #0
 8007e52:	d068      	beq.n	8007f26 <_vfprintf_r+0xe9e>
 8007e54:	4b6d      	ldr	r3, [pc, #436]	; (800800c <_vfprintf_r+0xf84>)
 8007e56:	6023      	str	r3, [r4, #0]
 8007e58:	2301      	movs	r3, #1
 8007e5a:	441e      	add	r6, r3
 8007e5c:	6063      	str	r3, [r4, #4]
 8007e5e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007e60:	9624      	str	r6, [sp, #144]	; 0x90
 8007e62:	3301      	adds	r3, #1
 8007e64:	2b07      	cmp	r3, #7
 8007e66:	9323      	str	r3, [sp, #140]	; 0x8c
 8007e68:	dc37      	bgt.n	8007eda <_vfprintf_r+0xe52>
 8007e6a:	3408      	adds	r4, #8
 8007e6c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007e6e:	9a05      	ldr	r2, [sp, #20]
 8007e70:	4293      	cmp	r3, r2
 8007e72:	db03      	blt.n	8007e7c <_vfprintf_r+0xdf4>
 8007e74:	f01b 0f01 	tst.w	fp, #1
 8007e78:	f43f ad2b 	beq.w	80078d2 <_vfprintf_r+0x84a>
 8007e7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007e7e:	6023      	str	r3, [r4, #0]
 8007e80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007e84:	6063      	str	r3, [r4, #4]
 8007e86:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007e88:	4413      	add	r3, r2
 8007e8a:	9324      	str	r3, [sp, #144]	; 0x90
 8007e8c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007e8e:	3301      	adds	r3, #1
 8007e90:	2b07      	cmp	r3, #7
 8007e92:	9323      	str	r3, [sp, #140]	; 0x8c
 8007e94:	dc2b      	bgt.n	8007eee <_vfprintf_r+0xe66>
 8007e96:	3408      	adds	r4, #8
 8007e98:	9b05      	ldr	r3, [sp, #20]
 8007e9a:	1e5d      	subs	r5, r3, #1
 8007e9c:	2d00      	cmp	r5, #0
 8007e9e:	f77f ad18 	ble.w	80078d2 <_vfprintf_r+0x84a>
 8007ea2:	4e5b      	ldr	r6, [pc, #364]	; (8008010 <_vfprintf_r+0xf88>)
 8007ea4:	2710      	movs	r7, #16
 8007ea6:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8007eaa:	2d10      	cmp	r5, #16
 8007eac:	f103 0301 	add.w	r3, r3, #1
 8007eb0:	f104 0108 	add.w	r1, r4, #8
 8007eb4:	6026      	str	r6, [r4, #0]
 8007eb6:	dc24      	bgt.n	8007f02 <_vfprintf_r+0xe7a>
 8007eb8:	6065      	str	r5, [r4, #4]
 8007eba:	2b07      	cmp	r3, #7
 8007ebc:	4415      	add	r5, r2
 8007ebe:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 8007ec2:	f340 8293 	ble.w	80083ec <_vfprintf_r+0x1364>
 8007ec6:	aa22      	add	r2, sp, #136	; 0x88
 8007ec8:	4649      	mov	r1, r9
 8007eca:	4650      	mov	r0, sl
 8007ecc:	f003 fcdd 	bl	800b88a <__sprint_r>
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	f040 82ac 	bne.w	800842e <_vfprintf_r+0x13a6>
 8007ed6:	ac25      	add	r4, sp, #148	; 0x94
 8007ed8:	e4fb      	b.n	80078d2 <_vfprintf_r+0x84a>
 8007eda:	aa22      	add	r2, sp, #136	; 0x88
 8007edc:	4649      	mov	r1, r9
 8007ede:	4650      	mov	r0, sl
 8007ee0:	f003 fcd3 	bl	800b88a <__sprint_r>
 8007ee4:	2800      	cmp	r0, #0
 8007ee6:	f040 82a2 	bne.w	800842e <_vfprintf_r+0x13a6>
 8007eea:	ac25      	add	r4, sp, #148	; 0x94
 8007eec:	e7be      	b.n	8007e6c <_vfprintf_r+0xde4>
 8007eee:	aa22      	add	r2, sp, #136	; 0x88
 8007ef0:	4649      	mov	r1, r9
 8007ef2:	4650      	mov	r0, sl
 8007ef4:	f003 fcc9 	bl	800b88a <__sprint_r>
 8007ef8:	2800      	cmp	r0, #0
 8007efa:	f040 8298 	bne.w	800842e <_vfprintf_r+0x13a6>
 8007efe:	ac25      	add	r4, sp, #148	; 0x94
 8007f00:	e7ca      	b.n	8007e98 <_vfprintf_r+0xe10>
 8007f02:	3210      	adds	r2, #16
 8007f04:	2b07      	cmp	r3, #7
 8007f06:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8007f0a:	6067      	str	r7, [r4, #4]
 8007f0c:	dd08      	ble.n	8007f20 <_vfprintf_r+0xe98>
 8007f0e:	aa22      	add	r2, sp, #136	; 0x88
 8007f10:	4649      	mov	r1, r9
 8007f12:	4650      	mov	r0, sl
 8007f14:	f003 fcb9 	bl	800b88a <__sprint_r>
 8007f18:	2800      	cmp	r0, #0
 8007f1a:	f040 8288 	bne.w	800842e <_vfprintf_r+0x13a6>
 8007f1e:	a925      	add	r1, sp, #148	; 0x94
 8007f20:	3d10      	subs	r5, #16
 8007f22:	460c      	mov	r4, r1
 8007f24:	e7bf      	b.n	8007ea6 <_vfprintf_r+0xe1e>
 8007f26:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	dc73      	bgt.n	8008014 <_vfprintf_r+0xf8c>
 8007f2c:	4b37      	ldr	r3, [pc, #220]	; (800800c <_vfprintf_r+0xf84>)
 8007f2e:	6023      	str	r3, [r4, #0]
 8007f30:	2301      	movs	r3, #1
 8007f32:	441e      	add	r6, r3
 8007f34:	6063      	str	r3, [r4, #4]
 8007f36:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f38:	9624      	str	r6, [sp, #144]	; 0x90
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	2b07      	cmp	r3, #7
 8007f3e:	9323      	str	r3, [sp, #140]	; 0x8c
 8007f40:	dc3d      	bgt.n	8007fbe <_vfprintf_r+0xf36>
 8007f42:	3408      	adds	r4, #8
 8007f44:	9905      	ldr	r1, [sp, #20]
 8007f46:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007f48:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007f4a:	430a      	orrs	r2, r1
 8007f4c:	f00b 0101 	and.w	r1, fp, #1
 8007f50:	430a      	orrs	r2, r1
 8007f52:	f43f acbe 	beq.w	80078d2 <_vfprintf_r+0x84a>
 8007f56:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007f58:	6022      	str	r2, [r4, #0]
 8007f5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f5c:	6062      	str	r2, [r4, #4]
 8007f5e:	4413      	add	r3, r2
 8007f60:	9324      	str	r3, [sp, #144]	; 0x90
 8007f62:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f64:	3301      	adds	r3, #1
 8007f66:	2b07      	cmp	r3, #7
 8007f68:	9323      	str	r3, [sp, #140]	; 0x8c
 8007f6a:	dc32      	bgt.n	8007fd2 <_vfprintf_r+0xf4a>
 8007f6c:	3408      	adds	r4, #8
 8007f6e:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8007f70:	2d00      	cmp	r5, #0
 8007f72:	da1b      	bge.n	8007fac <_vfprintf_r+0xf24>
 8007f74:	4e26      	ldr	r6, [pc, #152]	; (8008010 <_vfprintf_r+0xf88>)
 8007f76:	426d      	negs	r5, r5
 8007f78:	4623      	mov	r3, r4
 8007f7a:	2710      	movs	r7, #16
 8007f7c:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 8007f80:	2d10      	cmp	r5, #16
 8007f82:	f102 0201 	add.w	r2, r2, #1
 8007f86:	f104 0408 	add.w	r4, r4, #8
 8007f8a:	601e      	str	r6, [r3, #0]
 8007f8c:	dc2b      	bgt.n	8007fe6 <_vfprintf_r+0xf5e>
 8007f8e:	605d      	str	r5, [r3, #4]
 8007f90:	2a07      	cmp	r2, #7
 8007f92:	440d      	add	r5, r1
 8007f94:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 8007f98:	dd08      	ble.n	8007fac <_vfprintf_r+0xf24>
 8007f9a:	aa22      	add	r2, sp, #136	; 0x88
 8007f9c:	4649      	mov	r1, r9
 8007f9e:	4650      	mov	r0, sl
 8007fa0:	f003 fc73 	bl	800b88a <__sprint_r>
 8007fa4:	2800      	cmp	r0, #0
 8007fa6:	f040 8242 	bne.w	800842e <_vfprintf_r+0x13a6>
 8007faa:	ac25      	add	r4, sp, #148	; 0x94
 8007fac:	9b03      	ldr	r3, [sp, #12]
 8007fae:	6023      	str	r3, [r4, #0]
 8007fb0:	9b05      	ldr	r3, [sp, #20]
 8007fb2:	9a05      	ldr	r2, [sp, #20]
 8007fb4:	6063      	str	r3, [r4, #4]
 8007fb6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007fb8:	4413      	add	r3, r2
 8007fba:	9324      	str	r3, [sp, #144]	; 0x90
 8007fbc:	e482      	b.n	80078c4 <_vfprintf_r+0x83c>
 8007fbe:	aa22      	add	r2, sp, #136	; 0x88
 8007fc0:	4649      	mov	r1, r9
 8007fc2:	4650      	mov	r0, sl
 8007fc4:	f003 fc61 	bl	800b88a <__sprint_r>
 8007fc8:	2800      	cmp	r0, #0
 8007fca:	f040 8230 	bne.w	800842e <_vfprintf_r+0x13a6>
 8007fce:	ac25      	add	r4, sp, #148	; 0x94
 8007fd0:	e7b8      	b.n	8007f44 <_vfprintf_r+0xebc>
 8007fd2:	aa22      	add	r2, sp, #136	; 0x88
 8007fd4:	4649      	mov	r1, r9
 8007fd6:	4650      	mov	r0, sl
 8007fd8:	f003 fc57 	bl	800b88a <__sprint_r>
 8007fdc:	2800      	cmp	r0, #0
 8007fde:	f040 8226 	bne.w	800842e <_vfprintf_r+0x13a6>
 8007fe2:	ac25      	add	r4, sp, #148	; 0x94
 8007fe4:	e7c3      	b.n	8007f6e <_vfprintf_r+0xee6>
 8007fe6:	3110      	adds	r1, #16
 8007fe8:	2a07      	cmp	r2, #7
 8007fea:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 8007fee:	605f      	str	r7, [r3, #4]
 8007ff0:	dd08      	ble.n	8008004 <_vfprintf_r+0xf7c>
 8007ff2:	aa22      	add	r2, sp, #136	; 0x88
 8007ff4:	4649      	mov	r1, r9
 8007ff6:	4650      	mov	r0, sl
 8007ff8:	f003 fc47 	bl	800b88a <__sprint_r>
 8007ffc:	2800      	cmp	r0, #0
 8007ffe:	f040 8216 	bne.w	800842e <_vfprintf_r+0x13a6>
 8008002:	ac25      	add	r4, sp, #148	; 0x94
 8008004:	3d10      	subs	r5, #16
 8008006:	4623      	mov	r3, r4
 8008008:	e7b8      	b.n	8007f7c <_vfprintf_r+0xef4>
 800800a:	bf00      	nop
 800800c:	0800e37a 	.word	0x0800e37a
 8008010:	0800e38c 	.word	0x0800e38c
 8008014:	9b05      	ldr	r3, [sp, #20]
 8008016:	42ab      	cmp	r3, r5
 8008018:	bfa8      	it	ge
 800801a:	462b      	movge	r3, r5
 800801c:	2b00      	cmp	r3, #0
 800801e:	461f      	mov	r7, r3
 8008020:	dd0b      	ble.n	800803a <_vfprintf_r+0xfb2>
 8008022:	9b03      	ldr	r3, [sp, #12]
 8008024:	e9c4 3700 	strd	r3, r7, [r4]
 8008028:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800802a:	3301      	adds	r3, #1
 800802c:	443e      	add	r6, r7
 800802e:	2b07      	cmp	r3, #7
 8008030:	9624      	str	r6, [sp, #144]	; 0x90
 8008032:	9323      	str	r3, [sp, #140]	; 0x8c
 8008034:	f300 808c 	bgt.w	8008150 <_vfprintf_r+0x10c8>
 8008038:	3408      	adds	r4, #8
 800803a:	2f00      	cmp	r7, #0
 800803c:	bfac      	ite	ge
 800803e:	1bee      	subge	r6, r5, r7
 8008040:	462e      	movlt	r6, r5
 8008042:	2e00      	cmp	r6, #0
 8008044:	dd1c      	ble.n	8008080 <_vfprintf_r+0xff8>
 8008046:	4f9f      	ldr	r7, [pc, #636]	; (80082c4 <_vfprintf_r+0x123c>)
 8008048:	f04f 0810 	mov.w	r8, #16
 800804c:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8008050:	2e10      	cmp	r6, #16
 8008052:	f103 0301 	add.w	r3, r3, #1
 8008056:	f104 0108 	add.w	r1, r4, #8
 800805a:	6027      	str	r7, [r4, #0]
 800805c:	f300 8082 	bgt.w	8008164 <_vfprintf_r+0x10dc>
 8008060:	6066      	str	r6, [r4, #4]
 8008062:	2b07      	cmp	r3, #7
 8008064:	4416      	add	r6, r2
 8008066:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 800806a:	f340 808e 	ble.w	800818a <_vfprintf_r+0x1102>
 800806e:	aa22      	add	r2, sp, #136	; 0x88
 8008070:	4649      	mov	r1, r9
 8008072:	4650      	mov	r0, sl
 8008074:	f003 fc09 	bl	800b88a <__sprint_r>
 8008078:	2800      	cmp	r0, #0
 800807a:	f040 81d8 	bne.w	800842e <_vfprintf_r+0x13a6>
 800807e:	ac25      	add	r4, sp, #148	; 0x94
 8008080:	9b03      	ldr	r3, [sp, #12]
 8008082:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 8008086:	441d      	add	r5, r3
 8008088:	d00d      	beq.n	80080a6 <_vfprintf_r+0x101e>
 800808a:	4e8e      	ldr	r6, [pc, #568]	; (80082c4 <_vfprintf_r+0x123c>)
 800808c:	2710      	movs	r7, #16
 800808e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008090:	2b00      	cmp	r3, #0
 8008092:	d17c      	bne.n	800818e <_vfprintf_r+0x1106>
 8008094:	9b08      	ldr	r3, [sp, #32]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d17c      	bne.n	8008194 <_vfprintf_r+0x110c>
 800809a:	9b03      	ldr	r3, [sp, #12]
 800809c:	9a05      	ldr	r2, [sp, #20]
 800809e:	4413      	add	r3, r2
 80080a0:	429d      	cmp	r5, r3
 80080a2:	bf28      	it	cs
 80080a4:	461d      	movcs	r5, r3
 80080a6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80080a8:	9a05      	ldr	r2, [sp, #20]
 80080aa:	4293      	cmp	r3, r2
 80080ac:	db02      	blt.n	80080b4 <_vfprintf_r+0x102c>
 80080ae:	f01b 0f01 	tst.w	fp, #1
 80080b2:	d00e      	beq.n	80080d2 <_vfprintf_r+0x104a>
 80080b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80080b6:	6023      	str	r3, [r4, #0]
 80080b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80080bc:	6063      	str	r3, [r4, #4]
 80080be:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80080c0:	4413      	add	r3, r2
 80080c2:	9324      	str	r3, [sp, #144]	; 0x90
 80080c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80080c6:	3301      	adds	r3, #1
 80080c8:	2b07      	cmp	r3, #7
 80080ca:	9323      	str	r3, [sp, #140]	; 0x8c
 80080cc:	f300 80e5 	bgt.w	800829a <_vfprintf_r+0x1212>
 80080d0:	3408      	adds	r4, #8
 80080d2:	9905      	ldr	r1, [sp, #20]
 80080d4:	9b03      	ldr	r3, [sp, #12]
 80080d6:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 80080d8:	440b      	add	r3, r1
 80080da:	1b8e      	subs	r6, r1, r6
 80080dc:	1b5a      	subs	r2, r3, r5
 80080de:	4296      	cmp	r6, r2
 80080e0:	bfa8      	it	ge
 80080e2:	4616      	movge	r6, r2
 80080e4:	2e00      	cmp	r6, #0
 80080e6:	dd0b      	ble.n	8008100 <_vfprintf_r+0x1078>
 80080e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80080ea:	4433      	add	r3, r6
 80080ec:	9324      	str	r3, [sp, #144]	; 0x90
 80080ee:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80080f0:	3301      	adds	r3, #1
 80080f2:	2b07      	cmp	r3, #7
 80080f4:	e9c4 5600 	strd	r5, r6, [r4]
 80080f8:	9323      	str	r3, [sp, #140]	; 0x8c
 80080fa:	f300 80d8 	bgt.w	80082ae <_vfprintf_r+0x1226>
 80080fe:	3408      	adds	r4, #8
 8008100:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8008102:	9b05      	ldr	r3, [sp, #20]
 8008104:	2e00      	cmp	r6, #0
 8008106:	eba3 0505 	sub.w	r5, r3, r5
 800810a:	bfa8      	it	ge
 800810c:	1bad      	subge	r5, r5, r6
 800810e:	2d00      	cmp	r5, #0
 8008110:	f77f abdf 	ble.w	80078d2 <_vfprintf_r+0x84a>
 8008114:	4e6b      	ldr	r6, [pc, #428]	; (80082c4 <_vfprintf_r+0x123c>)
 8008116:	2710      	movs	r7, #16
 8008118:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800811c:	2d10      	cmp	r5, #16
 800811e:	f103 0301 	add.w	r3, r3, #1
 8008122:	f104 0108 	add.w	r1, r4, #8
 8008126:	6026      	str	r6, [r4, #0]
 8008128:	f77f aec6 	ble.w	8007eb8 <_vfprintf_r+0xe30>
 800812c:	3210      	adds	r2, #16
 800812e:	2b07      	cmp	r3, #7
 8008130:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8008134:	6067      	str	r7, [r4, #4]
 8008136:	dd08      	ble.n	800814a <_vfprintf_r+0x10c2>
 8008138:	aa22      	add	r2, sp, #136	; 0x88
 800813a:	4649      	mov	r1, r9
 800813c:	4650      	mov	r0, sl
 800813e:	f003 fba4 	bl	800b88a <__sprint_r>
 8008142:	2800      	cmp	r0, #0
 8008144:	f040 8173 	bne.w	800842e <_vfprintf_r+0x13a6>
 8008148:	a925      	add	r1, sp, #148	; 0x94
 800814a:	3d10      	subs	r5, #16
 800814c:	460c      	mov	r4, r1
 800814e:	e7e3      	b.n	8008118 <_vfprintf_r+0x1090>
 8008150:	aa22      	add	r2, sp, #136	; 0x88
 8008152:	4649      	mov	r1, r9
 8008154:	4650      	mov	r0, sl
 8008156:	f003 fb98 	bl	800b88a <__sprint_r>
 800815a:	2800      	cmp	r0, #0
 800815c:	f040 8167 	bne.w	800842e <_vfprintf_r+0x13a6>
 8008160:	ac25      	add	r4, sp, #148	; 0x94
 8008162:	e76a      	b.n	800803a <_vfprintf_r+0xfb2>
 8008164:	3210      	adds	r2, #16
 8008166:	2b07      	cmp	r3, #7
 8008168:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800816c:	f8c4 8004 	str.w	r8, [r4, #4]
 8008170:	dd08      	ble.n	8008184 <_vfprintf_r+0x10fc>
 8008172:	aa22      	add	r2, sp, #136	; 0x88
 8008174:	4649      	mov	r1, r9
 8008176:	4650      	mov	r0, sl
 8008178:	f003 fb87 	bl	800b88a <__sprint_r>
 800817c:	2800      	cmp	r0, #0
 800817e:	f040 8156 	bne.w	800842e <_vfprintf_r+0x13a6>
 8008182:	a925      	add	r1, sp, #148	; 0x94
 8008184:	3e10      	subs	r6, #16
 8008186:	460c      	mov	r4, r1
 8008188:	e760      	b.n	800804c <_vfprintf_r+0xfc4>
 800818a:	460c      	mov	r4, r1
 800818c:	e778      	b.n	8008080 <_vfprintf_r+0xff8>
 800818e:	9b08      	ldr	r3, [sp, #32]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d052      	beq.n	800823a <_vfprintf_r+0x11b2>
 8008194:	9b08      	ldr	r3, [sp, #32]
 8008196:	3b01      	subs	r3, #1
 8008198:	9308      	str	r3, [sp, #32]
 800819a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800819c:	6023      	str	r3, [r4, #0]
 800819e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80081a0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80081a2:	6063      	str	r3, [r4, #4]
 80081a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80081a6:	4413      	add	r3, r2
 80081a8:	9324      	str	r3, [sp, #144]	; 0x90
 80081aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80081ac:	3301      	adds	r3, #1
 80081ae:	2b07      	cmp	r3, #7
 80081b0:	9323      	str	r3, [sp, #140]	; 0x8c
 80081b2:	dc49      	bgt.n	8008248 <_vfprintf_r+0x11c0>
 80081b4:	3408      	adds	r4, #8
 80081b6:	9b03      	ldr	r3, [sp, #12]
 80081b8:	9a05      	ldr	r2, [sp, #20]
 80081ba:	eb03 0802 	add.w	r8, r3, r2
 80081be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	eba8 0805 	sub.w	r8, r8, r5
 80081c6:	4598      	cmp	r8, r3
 80081c8:	bfa8      	it	ge
 80081ca:	4698      	movge	r8, r3
 80081cc:	f1b8 0f00 	cmp.w	r8, #0
 80081d0:	dd0a      	ble.n	80081e8 <_vfprintf_r+0x1160>
 80081d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80081d4:	4443      	add	r3, r8
 80081d6:	9324      	str	r3, [sp, #144]	; 0x90
 80081d8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80081da:	3301      	adds	r3, #1
 80081dc:	2b07      	cmp	r3, #7
 80081de:	e9c4 5800 	strd	r5, r8, [r4]
 80081e2:	9323      	str	r3, [sp, #140]	; 0x8c
 80081e4:	dc3a      	bgt.n	800825c <_vfprintf_r+0x11d4>
 80081e6:	3408      	adds	r4, #8
 80081e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081ea:	781b      	ldrb	r3, [r3, #0]
 80081ec:	f1b8 0f00 	cmp.w	r8, #0
 80081f0:	bfac      	ite	ge
 80081f2:	eba3 0808 	subge.w	r8, r3, r8
 80081f6:	4698      	movlt	r8, r3
 80081f8:	f1b8 0f00 	cmp.w	r8, #0
 80081fc:	dd19      	ble.n	8008232 <_vfprintf_r+0x11aa>
 80081fe:	e9dd 2323 	ldrd	r2, r3, [sp, #140]	; 0x8c
 8008202:	f1b8 0f10 	cmp.w	r8, #16
 8008206:	f102 0201 	add.w	r2, r2, #1
 800820a:	f104 0108 	add.w	r1, r4, #8
 800820e:	6026      	str	r6, [r4, #0]
 8008210:	dc2e      	bgt.n	8008270 <_vfprintf_r+0x11e8>
 8008212:	4443      	add	r3, r8
 8008214:	2a07      	cmp	r2, #7
 8008216:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 800821a:	f8c4 8004 	str.w	r8, [r4, #4]
 800821e:	dd3a      	ble.n	8008296 <_vfprintf_r+0x120e>
 8008220:	aa22      	add	r2, sp, #136	; 0x88
 8008222:	4649      	mov	r1, r9
 8008224:	4650      	mov	r0, sl
 8008226:	f003 fb30 	bl	800b88a <__sprint_r>
 800822a:	2800      	cmp	r0, #0
 800822c:	f040 80ff 	bne.w	800842e <_vfprintf_r+0x13a6>
 8008230:	ac25      	add	r4, sp, #148	; 0x94
 8008232:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008234:	781b      	ldrb	r3, [r3, #0]
 8008236:	441d      	add	r5, r3
 8008238:	e729      	b.n	800808e <_vfprintf_r+0x1006>
 800823a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800823c:	3b01      	subs	r3, #1
 800823e:	930a      	str	r3, [sp, #40]	; 0x28
 8008240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008242:	3b01      	subs	r3, #1
 8008244:	9309      	str	r3, [sp, #36]	; 0x24
 8008246:	e7a8      	b.n	800819a <_vfprintf_r+0x1112>
 8008248:	aa22      	add	r2, sp, #136	; 0x88
 800824a:	4649      	mov	r1, r9
 800824c:	4650      	mov	r0, sl
 800824e:	f003 fb1c 	bl	800b88a <__sprint_r>
 8008252:	2800      	cmp	r0, #0
 8008254:	f040 80eb 	bne.w	800842e <_vfprintf_r+0x13a6>
 8008258:	ac25      	add	r4, sp, #148	; 0x94
 800825a:	e7ac      	b.n	80081b6 <_vfprintf_r+0x112e>
 800825c:	aa22      	add	r2, sp, #136	; 0x88
 800825e:	4649      	mov	r1, r9
 8008260:	4650      	mov	r0, sl
 8008262:	f003 fb12 	bl	800b88a <__sprint_r>
 8008266:	2800      	cmp	r0, #0
 8008268:	f040 80e1 	bne.w	800842e <_vfprintf_r+0x13a6>
 800826c:	ac25      	add	r4, sp, #148	; 0x94
 800826e:	e7bb      	b.n	80081e8 <_vfprintf_r+0x1160>
 8008270:	3310      	adds	r3, #16
 8008272:	2a07      	cmp	r2, #7
 8008274:	e9cd 2323 	strd	r2, r3, [sp, #140]	; 0x8c
 8008278:	6067      	str	r7, [r4, #4]
 800827a:	dd08      	ble.n	800828e <_vfprintf_r+0x1206>
 800827c:	aa22      	add	r2, sp, #136	; 0x88
 800827e:	4649      	mov	r1, r9
 8008280:	4650      	mov	r0, sl
 8008282:	f003 fb02 	bl	800b88a <__sprint_r>
 8008286:	2800      	cmp	r0, #0
 8008288:	f040 80d1 	bne.w	800842e <_vfprintf_r+0x13a6>
 800828c:	a925      	add	r1, sp, #148	; 0x94
 800828e:	f1a8 0810 	sub.w	r8, r8, #16
 8008292:	460c      	mov	r4, r1
 8008294:	e7b3      	b.n	80081fe <_vfprintf_r+0x1176>
 8008296:	460c      	mov	r4, r1
 8008298:	e7cb      	b.n	8008232 <_vfprintf_r+0x11aa>
 800829a:	aa22      	add	r2, sp, #136	; 0x88
 800829c:	4649      	mov	r1, r9
 800829e:	4650      	mov	r0, sl
 80082a0:	f003 faf3 	bl	800b88a <__sprint_r>
 80082a4:	2800      	cmp	r0, #0
 80082a6:	f040 80c2 	bne.w	800842e <_vfprintf_r+0x13a6>
 80082aa:	ac25      	add	r4, sp, #148	; 0x94
 80082ac:	e711      	b.n	80080d2 <_vfprintf_r+0x104a>
 80082ae:	aa22      	add	r2, sp, #136	; 0x88
 80082b0:	4649      	mov	r1, r9
 80082b2:	4650      	mov	r0, sl
 80082b4:	f003 fae9 	bl	800b88a <__sprint_r>
 80082b8:	2800      	cmp	r0, #0
 80082ba:	f040 80b8 	bne.w	800842e <_vfprintf_r+0x13a6>
 80082be:	ac25      	add	r4, sp, #148	; 0x94
 80082c0:	e71e      	b.n	8008100 <_vfprintf_r+0x1078>
 80082c2:	bf00      	nop
 80082c4:	0800e38c 	.word	0x0800e38c
 80082c8:	9a05      	ldr	r2, [sp, #20]
 80082ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80082cc:	2a01      	cmp	r2, #1
 80082ce:	9a03      	ldr	r2, [sp, #12]
 80082d0:	6022      	str	r2, [r4, #0]
 80082d2:	f106 0601 	add.w	r6, r6, #1
 80082d6:	f103 0301 	add.w	r3, r3, #1
 80082da:	f04f 0201 	mov.w	r2, #1
 80082de:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 80082e2:	f104 0508 	add.w	r5, r4, #8
 80082e6:	6062      	str	r2, [r4, #4]
 80082e8:	dc02      	bgt.n	80082f0 <_vfprintf_r+0x1268>
 80082ea:	f01b 0f01 	tst.w	fp, #1
 80082ee:	d078      	beq.n	80083e2 <_vfprintf_r+0x135a>
 80082f0:	2b07      	cmp	r3, #7
 80082f2:	dd08      	ble.n	8008306 <_vfprintf_r+0x127e>
 80082f4:	aa22      	add	r2, sp, #136	; 0x88
 80082f6:	4649      	mov	r1, r9
 80082f8:	4650      	mov	r0, sl
 80082fa:	f003 fac6 	bl	800b88a <__sprint_r>
 80082fe:	2800      	cmp	r0, #0
 8008300:	f040 8095 	bne.w	800842e <_vfprintf_r+0x13a6>
 8008304:	ad25      	add	r5, sp, #148	; 0x94
 8008306:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008308:	602b      	str	r3, [r5, #0]
 800830a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800830c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800830e:	606b      	str	r3, [r5, #4]
 8008310:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008312:	4413      	add	r3, r2
 8008314:	9324      	str	r3, [sp, #144]	; 0x90
 8008316:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008318:	3301      	adds	r3, #1
 800831a:	2b07      	cmp	r3, #7
 800831c:	9323      	str	r3, [sp, #140]	; 0x8c
 800831e:	dc32      	bgt.n	8008386 <_vfprintf_r+0x12fe>
 8008320:	3508      	adds	r5, #8
 8008322:	9b05      	ldr	r3, [sp, #20]
 8008324:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008328:	1e5c      	subs	r4, r3, #1
 800832a:	2200      	movs	r2, #0
 800832c:	2300      	movs	r3, #0
 800832e:	f7f8 fbf5 	bl	8000b1c <__aeabi_dcmpeq>
 8008332:	2800      	cmp	r0, #0
 8008334:	d130      	bne.n	8008398 <_vfprintf_r+0x1310>
 8008336:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8008338:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800833a:	9803      	ldr	r0, [sp, #12]
 800833c:	9a05      	ldr	r2, [sp, #20]
 800833e:	3101      	adds	r1, #1
 8008340:	3b01      	subs	r3, #1
 8008342:	3001      	adds	r0, #1
 8008344:	4413      	add	r3, r2
 8008346:	2907      	cmp	r1, #7
 8008348:	e9c5 0400 	strd	r0, r4, [r5]
 800834c:	e9cd 1323 	strd	r1, r3, [sp, #140]	; 0x8c
 8008350:	dd4a      	ble.n	80083e8 <_vfprintf_r+0x1360>
 8008352:	aa22      	add	r2, sp, #136	; 0x88
 8008354:	4649      	mov	r1, r9
 8008356:	4650      	mov	r0, sl
 8008358:	f003 fa97 	bl	800b88a <__sprint_r>
 800835c:	2800      	cmp	r0, #0
 800835e:	d166      	bne.n	800842e <_vfprintf_r+0x13a6>
 8008360:	ad25      	add	r5, sp, #148	; 0x94
 8008362:	ab1e      	add	r3, sp, #120	; 0x78
 8008364:	602b      	str	r3, [r5, #0]
 8008366:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008368:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800836a:	606b      	str	r3, [r5, #4]
 800836c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800836e:	4413      	add	r3, r2
 8008370:	9324      	str	r3, [sp, #144]	; 0x90
 8008372:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008374:	3301      	adds	r3, #1
 8008376:	2b07      	cmp	r3, #7
 8008378:	9323      	str	r3, [sp, #140]	; 0x8c
 800837a:	f73f ada4 	bgt.w	8007ec6 <_vfprintf_r+0xe3e>
 800837e:	f105 0408 	add.w	r4, r5, #8
 8008382:	f7ff baa6 	b.w	80078d2 <_vfprintf_r+0x84a>
 8008386:	aa22      	add	r2, sp, #136	; 0x88
 8008388:	4649      	mov	r1, r9
 800838a:	4650      	mov	r0, sl
 800838c:	f003 fa7d 	bl	800b88a <__sprint_r>
 8008390:	2800      	cmp	r0, #0
 8008392:	d14c      	bne.n	800842e <_vfprintf_r+0x13a6>
 8008394:	ad25      	add	r5, sp, #148	; 0x94
 8008396:	e7c4      	b.n	8008322 <_vfprintf_r+0x129a>
 8008398:	2c00      	cmp	r4, #0
 800839a:	dde2      	ble.n	8008362 <_vfprintf_r+0x12da>
 800839c:	4e53      	ldr	r6, [pc, #332]	; (80084ec <_vfprintf_r+0x1464>)
 800839e:	2710      	movs	r7, #16
 80083a0:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80083a4:	2c10      	cmp	r4, #16
 80083a6:	f103 0301 	add.w	r3, r3, #1
 80083aa:	f105 0108 	add.w	r1, r5, #8
 80083ae:	602e      	str	r6, [r5, #0]
 80083b0:	dc07      	bgt.n	80083c2 <_vfprintf_r+0x133a>
 80083b2:	606c      	str	r4, [r5, #4]
 80083b4:	2b07      	cmp	r3, #7
 80083b6:	4414      	add	r4, r2
 80083b8:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 80083bc:	dcc9      	bgt.n	8008352 <_vfprintf_r+0x12ca>
 80083be:	460d      	mov	r5, r1
 80083c0:	e7cf      	b.n	8008362 <_vfprintf_r+0x12da>
 80083c2:	3210      	adds	r2, #16
 80083c4:	2b07      	cmp	r3, #7
 80083c6:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80083ca:	606f      	str	r7, [r5, #4]
 80083cc:	dd06      	ble.n	80083dc <_vfprintf_r+0x1354>
 80083ce:	aa22      	add	r2, sp, #136	; 0x88
 80083d0:	4649      	mov	r1, r9
 80083d2:	4650      	mov	r0, sl
 80083d4:	f003 fa59 	bl	800b88a <__sprint_r>
 80083d8:	bb48      	cbnz	r0, 800842e <_vfprintf_r+0x13a6>
 80083da:	a925      	add	r1, sp, #148	; 0x94
 80083dc:	3c10      	subs	r4, #16
 80083de:	460d      	mov	r5, r1
 80083e0:	e7de      	b.n	80083a0 <_vfprintf_r+0x1318>
 80083e2:	2b07      	cmp	r3, #7
 80083e4:	ddbd      	ble.n	8008362 <_vfprintf_r+0x12da>
 80083e6:	e7b4      	b.n	8008352 <_vfprintf_r+0x12ca>
 80083e8:	3508      	adds	r5, #8
 80083ea:	e7ba      	b.n	8008362 <_vfprintf_r+0x12da>
 80083ec:	460c      	mov	r4, r1
 80083ee:	f7ff ba70 	b.w	80078d2 <_vfprintf_r+0x84a>
 80083f2:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 80083f6:	1a9d      	subs	r5, r3, r2
 80083f8:	2d00      	cmp	r5, #0
 80083fa:	f77f aa6e 	ble.w	80078da <_vfprintf_r+0x852>
 80083fe:	4e3c      	ldr	r6, [pc, #240]	; (80084f0 <_vfprintf_r+0x1468>)
 8008400:	2710      	movs	r7, #16
 8008402:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8008406:	2d10      	cmp	r5, #16
 8008408:	f103 0301 	add.w	r3, r3, #1
 800840c:	6026      	str	r6, [r4, #0]
 800840e:	dc18      	bgt.n	8008442 <_vfprintf_r+0x13ba>
 8008410:	6065      	str	r5, [r4, #4]
 8008412:	2b07      	cmp	r3, #7
 8008414:	4415      	add	r5, r2
 8008416:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 800841a:	f77f aa5e 	ble.w	80078da <_vfprintf_r+0x852>
 800841e:	aa22      	add	r2, sp, #136	; 0x88
 8008420:	4649      	mov	r1, r9
 8008422:	4650      	mov	r0, sl
 8008424:	f003 fa31 	bl	800b88a <__sprint_r>
 8008428:	2800      	cmp	r0, #0
 800842a:	f43f aa56 	beq.w	80078da <_vfprintf_r+0x852>
 800842e:	9b04      	ldr	r3, [sp, #16]
 8008430:	2b00      	cmp	r3, #0
 8008432:	f43f a872 	beq.w	800751a <_vfprintf_r+0x492>
 8008436:	4619      	mov	r1, r3
 8008438:	4650      	mov	r0, sl
 800843a:	f001 f903 	bl	8009644 <_free_r>
 800843e:	f7ff b86c 	b.w	800751a <_vfprintf_r+0x492>
 8008442:	3210      	adds	r2, #16
 8008444:	2b07      	cmp	r3, #7
 8008446:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800844a:	6067      	str	r7, [r4, #4]
 800844c:	dc02      	bgt.n	8008454 <_vfprintf_r+0x13cc>
 800844e:	3408      	adds	r4, #8
 8008450:	3d10      	subs	r5, #16
 8008452:	e7d6      	b.n	8008402 <_vfprintf_r+0x137a>
 8008454:	aa22      	add	r2, sp, #136	; 0x88
 8008456:	4649      	mov	r1, r9
 8008458:	4650      	mov	r0, sl
 800845a:	f003 fa16 	bl	800b88a <__sprint_r>
 800845e:	2800      	cmp	r0, #0
 8008460:	d1e5      	bne.n	800842e <_vfprintf_r+0x13a6>
 8008462:	ac25      	add	r4, sp, #148	; 0x94
 8008464:	e7f4      	b.n	8008450 <_vfprintf_r+0x13c8>
 8008466:	9904      	ldr	r1, [sp, #16]
 8008468:	4650      	mov	r0, sl
 800846a:	f001 f8eb 	bl	8009644 <_free_r>
 800846e:	f7ff ba4c 	b.w	800790a <_vfprintf_r+0x882>
 8008472:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008474:	b91b      	cbnz	r3, 800847e <_vfprintf_r+0x13f6>
 8008476:	2300      	movs	r3, #0
 8008478:	9323      	str	r3, [sp, #140]	; 0x8c
 800847a:	f7ff b84e 	b.w	800751a <_vfprintf_r+0x492>
 800847e:	aa22      	add	r2, sp, #136	; 0x88
 8008480:	4649      	mov	r1, r9
 8008482:	4650      	mov	r0, sl
 8008484:	f003 fa01 	bl	800b88a <__sprint_r>
 8008488:	2800      	cmp	r0, #0
 800848a:	d0f4      	beq.n	8008476 <_vfprintf_r+0x13ee>
 800848c:	f7ff b845 	b.w	800751a <_vfprintf_r+0x492>
 8008490:	ea56 0207 	orrs.w	r2, r6, r7
 8008494:	f8cd b010 	str.w	fp, [sp, #16]
 8008498:	f43f ab5c 	beq.w	8007b54 <_vfprintf_r+0xacc>
 800849c:	2b01      	cmp	r3, #1
 800849e:	f43f abf4 	beq.w	8007c8a <_vfprintf_r+0xc02>
 80084a2:	2b02      	cmp	r3, #2
 80084a4:	ab4e      	add	r3, sp, #312	; 0x138
 80084a6:	9303      	str	r3, [sp, #12]
 80084a8:	f43f ac46 	beq.w	8007d38 <_vfprintf_r+0xcb0>
 80084ac:	9903      	ldr	r1, [sp, #12]
 80084ae:	f006 0307 	and.w	r3, r6, #7
 80084b2:	460a      	mov	r2, r1
 80084b4:	3330      	adds	r3, #48	; 0x30
 80084b6:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80084ba:	9203      	str	r2, [sp, #12]
 80084bc:	08f2      	lsrs	r2, r6, #3
 80084be:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80084c2:	08f8      	lsrs	r0, r7, #3
 80084c4:	4616      	mov	r6, r2
 80084c6:	4607      	mov	r7, r0
 80084c8:	ea56 0207 	orrs.w	r2, r6, r7
 80084cc:	d1ee      	bne.n	80084ac <_vfprintf_r+0x1424>
 80084ce:	9a04      	ldr	r2, [sp, #16]
 80084d0:	07d0      	lsls	r0, r2, #31
 80084d2:	f57f ac20 	bpl.w	8007d16 <_vfprintf_r+0xc8e>
 80084d6:	2b30      	cmp	r3, #48	; 0x30
 80084d8:	f43f ac1d 	beq.w	8007d16 <_vfprintf_r+0xc8e>
 80084dc:	9a03      	ldr	r2, [sp, #12]
 80084de:	2330      	movs	r3, #48	; 0x30
 80084e0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80084e4:	1e8b      	subs	r3, r1, #2
 80084e6:	9303      	str	r3, [sp, #12]
 80084e8:	e415      	b.n	8007d16 <_vfprintf_r+0xc8e>
 80084ea:	bf00      	nop
 80084ec:	0800e38c 	.word	0x0800e38c
 80084f0:	0800e37c 	.word	0x0800e37c

080084f4 <__sbprintf>:
 80084f4:	b570      	push	{r4, r5, r6, lr}
 80084f6:	460c      	mov	r4, r1
 80084f8:	8989      	ldrh	r1, [r1, #12]
 80084fa:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 80084fe:	f021 0102 	bic.w	r1, r1, #2
 8008502:	f8ad 1014 	strh.w	r1, [sp, #20]
 8008506:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8008508:	911b      	str	r1, [sp, #108]	; 0x6c
 800850a:	89e1      	ldrh	r1, [r4, #14]
 800850c:	f8ad 1016 	strh.w	r1, [sp, #22]
 8008510:	69e1      	ldr	r1, [r4, #28]
 8008512:	9109      	str	r1, [sp, #36]	; 0x24
 8008514:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008516:	910b      	str	r1, [sp, #44]	; 0x2c
 8008518:	a91c      	add	r1, sp, #112	; 0x70
 800851a:	9102      	str	r1, [sp, #8]
 800851c:	9106      	str	r1, [sp, #24]
 800851e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008522:	4606      	mov	r6, r0
 8008524:	9104      	str	r1, [sp, #16]
 8008526:	9107      	str	r1, [sp, #28]
 8008528:	a818      	add	r0, sp, #96	; 0x60
 800852a:	2100      	movs	r1, #0
 800852c:	e9cd 3200 	strd	r3, r2, [sp]
 8008530:	9108      	str	r1, [sp, #32]
 8008532:	f001 f9b1 	bl	8009898 <__retarget_lock_init_recursive>
 8008536:	e9dd 3200 	ldrd	r3, r2, [sp]
 800853a:	a902      	add	r1, sp, #8
 800853c:	4630      	mov	r0, r6
 800853e:	f7fe fda3 	bl	8007088 <_vfprintf_r>
 8008542:	1e05      	subs	r5, r0, #0
 8008544:	db07      	blt.n	8008556 <__sbprintf+0x62>
 8008546:	a902      	add	r1, sp, #8
 8008548:	4630      	mov	r0, r6
 800854a:	f000 ff7f 	bl	800944c <_fflush_r>
 800854e:	2800      	cmp	r0, #0
 8008550:	bf18      	it	ne
 8008552:	f04f 35ff 	movne.w	r5, #4294967295
 8008556:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 800855a:	9818      	ldr	r0, [sp, #96]	; 0x60
 800855c:	065b      	lsls	r3, r3, #25
 800855e:	bf42      	ittt	mi
 8008560:	89a3      	ldrhmi	r3, [r4, #12]
 8008562:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8008566:	81a3      	strhmi	r3, [r4, #12]
 8008568:	f001 f997 	bl	800989a <__retarget_lock_close_recursive>
 800856c:	4628      	mov	r0, r5
 800856e:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 8008572:	bd70      	pop	{r4, r5, r6, pc}

08008574 <__swsetup_r>:
 8008574:	b538      	push	{r3, r4, r5, lr}
 8008576:	4b2a      	ldr	r3, [pc, #168]	; (8008620 <__swsetup_r+0xac>)
 8008578:	4605      	mov	r5, r0
 800857a:	6818      	ldr	r0, [r3, #0]
 800857c:	460c      	mov	r4, r1
 800857e:	b118      	cbz	r0, 8008588 <__swsetup_r+0x14>
 8008580:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008582:	b90b      	cbnz	r3, 8008588 <__swsetup_r+0x14>
 8008584:	f000 ffce 	bl	8009524 <__sinit>
 8008588:	89a3      	ldrh	r3, [r4, #12]
 800858a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800858e:	0718      	lsls	r0, r3, #28
 8008590:	d422      	bmi.n	80085d8 <__swsetup_r+0x64>
 8008592:	06d9      	lsls	r1, r3, #27
 8008594:	d407      	bmi.n	80085a6 <__swsetup_r+0x32>
 8008596:	2309      	movs	r3, #9
 8008598:	602b      	str	r3, [r5, #0]
 800859a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800859e:	81a3      	strh	r3, [r4, #12]
 80085a0:	f04f 30ff 	mov.w	r0, #4294967295
 80085a4:	e034      	b.n	8008610 <__swsetup_r+0x9c>
 80085a6:	0758      	lsls	r0, r3, #29
 80085a8:	d512      	bpl.n	80085d0 <__swsetup_r+0x5c>
 80085aa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80085ac:	b141      	cbz	r1, 80085c0 <__swsetup_r+0x4c>
 80085ae:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80085b2:	4299      	cmp	r1, r3
 80085b4:	d002      	beq.n	80085bc <__swsetup_r+0x48>
 80085b6:	4628      	mov	r0, r5
 80085b8:	f001 f844 	bl	8009644 <_free_r>
 80085bc:	2300      	movs	r3, #0
 80085be:	6323      	str	r3, [r4, #48]	; 0x30
 80085c0:	89a3      	ldrh	r3, [r4, #12]
 80085c2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80085c6:	81a3      	strh	r3, [r4, #12]
 80085c8:	2300      	movs	r3, #0
 80085ca:	6063      	str	r3, [r4, #4]
 80085cc:	6923      	ldr	r3, [r4, #16]
 80085ce:	6023      	str	r3, [r4, #0]
 80085d0:	89a3      	ldrh	r3, [r4, #12]
 80085d2:	f043 0308 	orr.w	r3, r3, #8
 80085d6:	81a3      	strh	r3, [r4, #12]
 80085d8:	6923      	ldr	r3, [r4, #16]
 80085da:	b94b      	cbnz	r3, 80085f0 <__swsetup_r+0x7c>
 80085dc:	89a3      	ldrh	r3, [r4, #12]
 80085de:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80085e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085e6:	d003      	beq.n	80085f0 <__swsetup_r+0x7c>
 80085e8:	4621      	mov	r1, r4
 80085ea:	4628      	mov	r0, r5
 80085ec:	f001 f986 	bl	80098fc <__smakebuf_r>
 80085f0:	89a0      	ldrh	r0, [r4, #12]
 80085f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80085f6:	f010 0301 	ands.w	r3, r0, #1
 80085fa:	d00a      	beq.n	8008612 <__swsetup_r+0x9e>
 80085fc:	2300      	movs	r3, #0
 80085fe:	60a3      	str	r3, [r4, #8]
 8008600:	6963      	ldr	r3, [r4, #20]
 8008602:	425b      	negs	r3, r3
 8008604:	61a3      	str	r3, [r4, #24]
 8008606:	6923      	ldr	r3, [r4, #16]
 8008608:	b943      	cbnz	r3, 800861c <__swsetup_r+0xa8>
 800860a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800860e:	d1c4      	bne.n	800859a <__swsetup_r+0x26>
 8008610:	bd38      	pop	{r3, r4, r5, pc}
 8008612:	0781      	lsls	r1, r0, #30
 8008614:	bf58      	it	pl
 8008616:	6963      	ldrpl	r3, [r4, #20]
 8008618:	60a3      	str	r3, [r4, #8]
 800861a:	e7f4      	b.n	8008606 <__swsetup_r+0x92>
 800861c:	2000      	movs	r0, #0
 800861e:	e7f7      	b.n	8008610 <__swsetup_r+0x9c>
 8008620:	20000018 	.word	0x20000018

08008624 <register_fini>:
 8008624:	4b02      	ldr	r3, [pc, #8]	; (8008630 <register_fini+0xc>)
 8008626:	b113      	cbz	r3, 800862e <register_fini+0xa>
 8008628:	4802      	ldr	r0, [pc, #8]	; (8008634 <register_fini+0x10>)
 800862a:	f000 b805 	b.w	8008638 <atexit>
 800862e:	4770      	bx	lr
 8008630:	00000000 	.word	0x00000000
 8008634:	08009575 	.word	0x08009575

08008638 <atexit>:
 8008638:	2300      	movs	r3, #0
 800863a:	4601      	mov	r1, r0
 800863c:	461a      	mov	r2, r3
 800863e:	4618      	mov	r0, r3
 8008640:	f003 be30 	b.w	800c2a4 <__register_exitproc>

08008644 <div>:
 8008644:	2900      	cmp	r1, #0
 8008646:	b510      	push	{r4, lr}
 8008648:	fb91 f4f2 	sdiv	r4, r1, r2
 800864c:	fb02 1314 	mls	r3, r2, r4, r1
 8008650:	db06      	blt.n	8008660 <div+0x1c>
 8008652:	2b00      	cmp	r3, #0
 8008654:	da01      	bge.n	800865a <div+0x16>
 8008656:	3401      	adds	r4, #1
 8008658:	1a9b      	subs	r3, r3, r2
 800865a:	e9c0 4300 	strd	r4, r3, [r0]
 800865e:	bd10      	pop	{r4, pc}
 8008660:	2b00      	cmp	r3, #0
 8008662:	bfc4      	itt	gt
 8008664:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8008668:	189b      	addgt	r3, r3, r2
 800866a:	e7f6      	b.n	800865a <div+0x16>

0800866c <quorem>:
 800866c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008670:	6903      	ldr	r3, [r0, #16]
 8008672:	690c      	ldr	r4, [r1, #16]
 8008674:	42a3      	cmp	r3, r4
 8008676:	4607      	mov	r7, r0
 8008678:	f2c0 8081 	blt.w	800877e <quorem+0x112>
 800867c:	3c01      	subs	r4, #1
 800867e:	f101 0814 	add.w	r8, r1, #20
 8008682:	f100 0514 	add.w	r5, r0, #20
 8008686:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800868a:	9301      	str	r3, [sp, #4]
 800868c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008690:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008694:	3301      	adds	r3, #1
 8008696:	429a      	cmp	r2, r3
 8008698:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800869c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80086a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80086a4:	d331      	bcc.n	800870a <quorem+0x9e>
 80086a6:	f04f 0e00 	mov.w	lr, #0
 80086aa:	4640      	mov	r0, r8
 80086ac:	46ac      	mov	ip, r5
 80086ae:	46f2      	mov	sl, lr
 80086b0:	f850 2b04 	ldr.w	r2, [r0], #4
 80086b4:	b293      	uxth	r3, r2
 80086b6:	fb06 e303 	mla	r3, r6, r3, lr
 80086ba:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80086be:	b29b      	uxth	r3, r3
 80086c0:	ebaa 0303 	sub.w	r3, sl, r3
 80086c4:	0c12      	lsrs	r2, r2, #16
 80086c6:	f8dc a000 	ldr.w	sl, [ip]
 80086ca:	fb06 e202 	mla	r2, r6, r2, lr
 80086ce:	fa13 f38a 	uxtah	r3, r3, sl
 80086d2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80086d6:	fa1f fa82 	uxth.w	sl, r2
 80086da:	f8dc 2000 	ldr.w	r2, [ip]
 80086de:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80086e2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086ec:	4581      	cmp	r9, r0
 80086ee:	f84c 3b04 	str.w	r3, [ip], #4
 80086f2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80086f6:	d2db      	bcs.n	80086b0 <quorem+0x44>
 80086f8:	f855 300b 	ldr.w	r3, [r5, fp]
 80086fc:	b92b      	cbnz	r3, 800870a <quorem+0x9e>
 80086fe:	9b01      	ldr	r3, [sp, #4]
 8008700:	3b04      	subs	r3, #4
 8008702:	429d      	cmp	r5, r3
 8008704:	461a      	mov	r2, r3
 8008706:	d32e      	bcc.n	8008766 <quorem+0xfa>
 8008708:	613c      	str	r4, [r7, #16]
 800870a:	4638      	mov	r0, r7
 800870c:	f001 fdd2 	bl	800a2b4 <__mcmp>
 8008710:	2800      	cmp	r0, #0
 8008712:	db24      	blt.n	800875e <quorem+0xf2>
 8008714:	3601      	adds	r6, #1
 8008716:	4628      	mov	r0, r5
 8008718:	f04f 0c00 	mov.w	ip, #0
 800871c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008720:	f8d0 e000 	ldr.w	lr, [r0]
 8008724:	b293      	uxth	r3, r2
 8008726:	ebac 0303 	sub.w	r3, ip, r3
 800872a:	0c12      	lsrs	r2, r2, #16
 800872c:	fa13 f38e 	uxtah	r3, r3, lr
 8008730:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008734:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008738:	b29b      	uxth	r3, r3
 800873a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800873e:	45c1      	cmp	r9, r8
 8008740:	f840 3b04 	str.w	r3, [r0], #4
 8008744:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008748:	d2e8      	bcs.n	800871c <quorem+0xb0>
 800874a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800874e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008752:	b922      	cbnz	r2, 800875e <quorem+0xf2>
 8008754:	3b04      	subs	r3, #4
 8008756:	429d      	cmp	r5, r3
 8008758:	461a      	mov	r2, r3
 800875a:	d30a      	bcc.n	8008772 <quorem+0x106>
 800875c:	613c      	str	r4, [r7, #16]
 800875e:	4630      	mov	r0, r6
 8008760:	b003      	add	sp, #12
 8008762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008766:	6812      	ldr	r2, [r2, #0]
 8008768:	3b04      	subs	r3, #4
 800876a:	2a00      	cmp	r2, #0
 800876c:	d1cc      	bne.n	8008708 <quorem+0x9c>
 800876e:	3c01      	subs	r4, #1
 8008770:	e7c7      	b.n	8008702 <quorem+0x96>
 8008772:	6812      	ldr	r2, [r2, #0]
 8008774:	3b04      	subs	r3, #4
 8008776:	2a00      	cmp	r2, #0
 8008778:	d1f0      	bne.n	800875c <quorem+0xf0>
 800877a:	3c01      	subs	r4, #1
 800877c:	e7eb      	b.n	8008756 <quorem+0xea>
 800877e:	2000      	movs	r0, #0
 8008780:	e7ee      	b.n	8008760 <quorem+0xf4>
 8008782:	0000      	movs	r0, r0
 8008784:	0000      	movs	r0, r0
	...

08008788 <_dtoa_r>:
 8008788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800878c:	ed2d 8b02 	vpush	{d8}
 8008790:	b095      	sub	sp, #84	; 0x54
 8008792:	ec57 6b10 	vmov	r6, r7, d0
 8008796:	9105      	str	r1, [sp, #20]
 8008798:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800879a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800879c:	9209      	str	r2, [sp, #36]	; 0x24
 800879e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80087a2:	4604      	mov	r4, r0
 80087a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80087a6:	b141      	cbz	r1, 80087ba <_dtoa_r+0x32>
 80087a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80087aa:	604a      	str	r2, [r1, #4]
 80087ac:	2301      	movs	r3, #1
 80087ae:	4093      	lsls	r3, r2
 80087b0:	608b      	str	r3, [r1, #8]
 80087b2:	f001 fb74 	bl	8009e9e <_Bfree>
 80087b6:	2300      	movs	r3, #0
 80087b8:	6423      	str	r3, [r4, #64]	; 0x40
 80087ba:	1e3b      	subs	r3, r7, #0
 80087bc:	bfb9      	ittee	lt
 80087be:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80087c2:	9303      	strlt	r3, [sp, #12]
 80087c4:	2300      	movge	r3, #0
 80087c6:	602b      	strge	r3, [r5, #0]
 80087c8:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80087cc:	4ba2      	ldr	r3, [pc, #648]	; (8008a58 <_dtoa_r+0x2d0>)
 80087ce:	bfbc      	itt	lt
 80087d0:	2201      	movlt	r2, #1
 80087d2:	602a      	strlt	r2, [r5, #0]
 80087d4:	ea33 0309 	bics.w	r3, r3, r9
 80087d8:	d11b      	bne.n	8008812 <_dtoa_r+0x8a>
 80087da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80087dc:	f242 730f 	movw	r3, #9999	; 0x270f
 80087e0:	6013      	str	r3, [r2, #0]
 80087e2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80087e6:	4333      	orrs	r3, r6
 80087e8:	f000 8578 	beq.w	80092dc <_dtoa_r+0xb54>
 80087ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087ee:	b90b      	cbnz	r3, 80087f4 <_dtoa_r+0x6c>
 80087f0:	4b9a      	ldr	r3, [pc, #616]	; (8008a5c <_dtoa_r+0x2d4>)
 80087f2:	e024      	b.n	800883e <_dtoa_r+0xb6>
 80087f4:	4b99      	ldr	r3, [pc, #612]	; (8008a5c <_dtoa_r+0x2d4>)
 80087f6:	9300      	str	r3, [sp, #0]
 80087f8:	3303      	adds	r3, #3
 80087fa:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80087fc:	6013      	str	r3, [r2, #0]
 80087fe:	9800      	ldr	r0, [sp, #0]
 8008800:	b015      	add	sp, #84	; 0x54
 8008802:	ecbd 8b02 	vpop	{d8}
 8008806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800880a:	4b95      	ldr	r3, [pc, #596]	; (8008a60 <_dtoa_r+0x2d8>)
 800880c:	9300      	str	r3, [sp, #0]
 800880e:	3308      	adds	r3, #8
 8008810:	e7f3      	b.n	80087fa <_dtoa_r+0x72>
 8008812:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008816:	2200      	movs	r2, #0
 8008818:	ec51 0b17 	vmov	r0, r1, d7
 800881c:	2300      	movs	r3, #0
 800881e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008822:	f7f8 f97b 	bl	8000b1c <__aeabi_dcmpeq>
 8008826:	4680      	mov	r8, r0
 8008828:	b158      	cbz	r0, 8008842 <_dtoa_r+0xba>
 800882a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800882c:	2301      	movs	r3, #1
 800882e:	6013      	str	r3, [r2, #0]
 8008830:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008832:	2b00      	cmp	r3, #0
 8008834:	f000 854f 	beq.w	80092d6 <_dtoa_r+0xb4e>
 8008838:	488a      	ldr	r0, [pc, #552]	; (8008a64 <_dtoa_r+0x2dc>)
 800883a:	6018      	str	r0, [r3, #0]
 800883c:	1e43      	subs	r3, r0, #1
 800883e:	9300      	str	r3, [sp, #0]
 8008840:	e7dd      	b.n	80087fe <_dtoa_r+0x76>
 8008842:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008846:	aa12      	add	r2, sp, #72	; 0x48
 8008848:	a913      	add	r1, sp, #76	; 0x4c
 800884a:	4620      	mov	r0, r4
 800884c:	f001 fdd6 	bl	800a3fc <__d2b>
 8008850:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008854:	4683      	mov	fp, r0
 8008856:	2d00      	cmp	r5, #0
 8008858:	d07c      	beq.n	8008954 <_dtoa_r+0x1cc>
 800885a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800885c:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8008860:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008864:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8008868:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800886c:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008870:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008874:	4b7c      	ldr	r3, [pc, #496]	; (8008a68 <_dtoa_r+0x2e0>)
 8008876:	2200      	movs	r2, #0
 8008878:	4630      	mov	r0, r6
 800887a:	4639      	mov	r1, r7
 800887c:	f7f7 fd2e 	bl	80002dc <__aeabi_dsub>
 8008880:	a36f      	add	r3, pc, #444	; (adr r3, 8008a40 <_dtoa_r+0x2b8>)
 8008882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008886:	f7f7 fee1 	bl	800064c <__aeabi_dmul>
 800888a:	a36f      	add	r3, pc, #444	; (adr r3, 8008a48 <_dtoa_r+0x2c0>)
 800888c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008890:	f7f7 fd26 	bl	80002e0 <__adddf3>
 8008894:	4606      	mov	r6, r0
 8008896:	4628      	mov	r0, r5
 8008898:	460f      	mov	r7, r1
 800889a:	f7f7 fe6d 	bl	8000578 <__aeabi_i2d>
 800889e:	a36c      	add	r3, pc, #432	; (adr r3, 8008a50 <_dtoa_r+0x2c8>)
 80088a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a4:	f7f7 fed2 	bl	800064c <__aeabi_dmul>
 80088a8:	4602      	mov	r2, r0
 80088aa:	460b      	mov	r3, r1
 80088ac:	4630      	mov	r0, r6
 80088ae:	4639      	mov	r1, r7
 80088b0:	f7f7 fd16 	bl	80002e0 <__adddf3>
 80088b4:	4606      	mov	r6, r0
 80088b6:	460f      	mov	r7, r1
 80088b8:	f7f8 f978 	bl	8000bac <__aeabi_d2iz>
 80088bc:	2200      	movs	r2, #0
 80088be:	4682      	mov	sl, r0
 80088c0:	2300      	movs	r3, #0
 80088c2:	4630      	mov	r0, r6
 80088c4:	4639      	mov	r1, r7
 80088c6:	f7f8 f933 	bl	8000b30 <__aeabi_dcmplt>
 80088ca:	b148      	cbz	r0, 80088e0 <_dtoa_r+0x158>
 80088cc:	4650      	mov	r0, sl
 80088ce:	f7f7 fe53 	bl	8000578 <__aeabi_i2d>
 80088d2:	4632      	mov	r2, r6
 80088d4:	463b      	mov	r3, r7
 80088d6:	f7f8 f921 	bl	8000b1c <__aeabi_dcmpeq>
 80088da:	b908      	cbnz	r0, 80088e0 <_dtoa_r+0x158>
 80088dc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088e0:	f1ba 0f16 	cmp.w	sl, #22
 80088e4:	d854      	bhi.n	8008990 <_dtoa_r+0x208>
 80088e6:	4b61      	ldr	r3, [pc, #388]	; (8008a6c <_dtoa_r+0x2e4>)
 80088e8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80088ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80088f4:	f7f8 f91c 	bl	8000b30 <__aeabi_dcmplt>
 80088f8:	2800      	cmp	r0, #0
 80088fa:	d04b      	beq.n	8008994 <_dtoa_r+0x20c>
 80088fc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008900:	2300      	movs	r3, #0
 8008902:	930e      	str	r3, [sp, #56]	; 0x38
 8008904:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008906:	1b5d      	subs	r5, r3, r5
 8008908:	1e6b      	subs	r3, r5, #1
 800890a:	9304      	str	r3, [sp, #16]
 800890c:	bf43      	ittte	mi
 800890e:	2300      	movmi	r3, #0
 8008910:	f1c5 0801 	rsbmi	r8, r5, #1
 8008914:	9304      	strmi	r3, [sp, #16]
 8008916:	f04f 0800 	movpl.w	r8, #0
 800891a:	f1ba 0f00 	cmp.w	sl, #0
 800891e:	db3b      	blt.n	8008998 <_dtoa_r+0x210>
 8008920:	9b04      	ldr	r3, [sp, #16]
 8008922:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008926:	4453      	add	r3, sl
 8008928:	9304      	str	r3, [sp, #16]
 800892a:	2300      	movs	r3, #0
 800892c:	9306      	str	r3, [sp, #24]
 800892e:	9b05      	ldr	r3, [sp, #20]
 8008930:	2b09      	cmp	r3, #9
 8008932:	d86a      	bhi.n	8008a0a <_dtoa_r+0x282>
 8008934:	2b05      	cmp	r3, #5
 8008936:	bfc4      	itt	gt
 8008938:	3b04      	subgt	r3, #4
 800893a:	9305      	strgt	r3, [sp, #20]
 800893c:	9b05      	ldr	r3, [sp, #20]
 800893e:	f1a3 0302 	sub.w	r3, r3, #2
 8008942:	bfcc      	ite	gt
 8008944:	2500      	movgt	r5, #0
 8008946:	2501      	movle	r5, #1
 8008948:	2b03      	cmp	r3, #3
 800894a:	d86a      	bhi.n	8008a22 <_dtoa_r+0x29a>
 800894c:	e8df f003 	tbb	[pc, r3]
 8008950:	5b4d4f2c 	.word	0x5b4d4f2c
 8008954:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008958:	441d      	add	r5, r3
 800895a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800895e:	2b20      	cmp	r3, #32
 8008960:	bfc1      	itttt	gt
 8008962:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008966:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800896a:	fa09 f303 	lslgt.w	r3, r9, r3
 800896e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008972:	bfda      	itte	le
 8008974:	f1c3 0320 	rsble	r3, r3, #32
 8008978:	fa06 f003 	lslle.w	r0, r6, r3
 800897c:	4318      	orrgt	r0, r3
 800897e:	f7f7 fdeb 	bl	8000558 <__aeabi_ui2d>
 8008982:	2301      	movs	r3, #1
 8008984:	4606      	mov	r6, r0
 8008986:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800898a:	3d01      	subs	r5, #1
 800898c:	9310      	str	r3, [sp, #64]	; 0x40
 800898e:	e771      	b.n	8008874 <_dtoa_r+0xec>
 8008990:	2301      	movs	r3, #1
 8008992:	e7b6      	b.n	8008902 <_dtoa_r+0x17a>
 8008994:	900e      	str	r0, [sp, #56]	; 0x38
 8008996:	e7b5      	b.n	8008904 <_dtoa_r+0x17c>
 8008998:	f1ca 0300 	rsb	r3, sl, #0
 800899c:	9306      	str	r3, [sp, #24]
 800899e:	2300      	movs	r3, #0
 80089a0:	eba8 080a 	sub.w	r8, r8, sl
 80089a4:	930d      	str	r3, [sp, #52]	; 0x34
 80089a6:	e7c2      	b.n	800892e <_dtoa_r+0x1a6>
 80089a8:	2300      	movs	r3, #0
 80089aa:	9308      	str	r3, [sp, #32]
 80089ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	dc3a      	bgt.n	8008a28 <_dtoa_r+0x2a0>
 80089b2:	f04f 0901 	mov.w	r9, #1
 80089b6:	f8cd 9004 	str.w	r9, [sp, #4]
 80089ba:	464b      	mov	r3, r9
 80089bc:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80089c0:	2200      	movs	r2, #0
 80089c2:	6462      	str	r2, [r4, #68]	; 0x44
 80089c4:	2204      	movs	r2, #4
 80089c6:	f102 0014 	add.w	r0, r2, #20
 80089ca:	4298      	cmp	r0, r3
 80089cc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80089ce:	d931      	bls.n	8008a34 <_dtoa_r+0x2ac>
 80089d0:	4620      	mov	r0, r4
 80089d2:	f001 fa3f 	bl	8009e54 <_Balloc>
 80089d6:	9000      	str	r0, [sp, #0]
 80089d8:	2800      	cmp	r0, #0
 80089da:	d14d      	bne.n	8008a78 <_dtoa_r+0x2f0>
 80089dc:	4b24      	ldr	r3, [pc, #144]	; (8008a70 <_dtoa_r+0x2e8>)
 80089de:	4602      	mov	r2, r0
 80089e0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80089e4:	4823      	ldr	r0, [pc, #140]	; (8008a74 <_dtoa_r+0x2ec>)
 80089e6:	f003 fc9d 	bl	800c324 <__assert_func>
 80089ea:	2301      	movs	r3, #1
 80089ec:	e7dd      	b.n	80089aa <_dtoa_r+0x222>
 80089ee:	2300      	movs	r3, #0
 80089f0:	9308      	str	r3, [sp, #32]
 80089f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089f4:	eb0a 0903 	add.w	r9, sl, r3
 80089f8:	f109 0301 	add.w	r3, r9, #1
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	9301      	str	r3, [sp, #4]
 8008a00:	bfb8      	it	lt
 8008a02:	2301      	movlt	r3, #1
 8008a04:	e7dc      	b.n	80089c0 <_dtoa_r+0x238>
 8008a06:	2301      	movs	r3, #1
 8008a08:	e7f2      	b.n	80089f0 <_dtoa_r+0x268>
 8008a0a:	2501      	movs	r5, #1
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	9305      	str	r3, [sp, #20]
 8008a10:	9508      	str	r5, [sp, #32]
 8008a12:	f04f 39ff 	mov.w	r9, #4294967295
 8008a16:	2200      	movs	r2, #0
 8008a18:	f8cd 9004 	str.w	r9, [sp, #4]
 8008a1c:	2312      	movs	r3, #18
 8008a1e:	9209      	str	r2, [sp, #36]	; 0x24
 8008a20:	e7ce      	b.n	80089c0 <_dtoa_r+0x238>
 8008a22:	2301      	movs	r3, #1
 8008a24:	9308      	str	r3, [sp, #32]
 8008a26:	e7f4      	b.n	8008a12 <_dtoa_r+0x28a>
 8008a28:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008a2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008a30:	464b      	mov	r3, r9
 8008a32:	e7c5      	b.n	80089c0 <_dtoa_r+0x238>
 8008a34:	3101      	adds	r1, #1
 8008a36:	6461      	str	r1, [r4, #68]	; 0x44
 8008a38:	0052      	lsls	r2, r2, #1
 8008a3a:	e7c4      	b.n	80089c6 <_dtoa_r+0x23e>
 8008a3c:	f3af 8000 	nop.w
 8008a40:	636f4361 	.word	0x636f4361
 8008a44:	3fd287a7 	.word	0x3fd287a7
 8008a48:	8b60c8b3 	.word	0x8b60c8b3
 8008a4c:	3fc68a28 	.word	0x3fc68a28
 8008a50:	509f79fb 	.word	0x509f79fb
 8008a54:	3fd34413 	.word	0x3fd34413
 8008a58:	7ff00000 	.word	0x7ff00000
 8008a5c:	0800e39c 	.word	0x0800e39c
 8008a60:	0800e3a0 	.word	0x0800e3a0
 8008a64:	0800e37b 	.word	0x0800e37b
 8008a68:	3ff80000 	.word	0x3ff80000
 8008a6c:	0800e508 	.word	0x0800e508
 8008a70:	0800e3a9 	.word	0x0800e3a9
 8008a74:	0800e3ba 	.word	0x0800e3ba
 8008a78:	9b00      	ldr	r3, [sp, #0]
 8008a7a:	6423      	str	r3, [r4, #64]	; 0x40
 8008a7c:	9b01      	ldr	r3, [sp, #4]
 8008a7e:	2b0e      	cmp	r3, #14
 8008a80:	f200 80ad 	bhi.w	8008bde <_dtoa_r+0x456>
 8008a84:	2d00      	cmp	r5, #0
 8008a86:	f000 80aa 	beq.w	8008bde <_dtoa_r+0x456>
 8008a8a:	f1ba 0f00 	cmp.w	sl, #0
 8008a8e:	dd36      	ble.n	8008afe <_dtoa_r+0x376>
 8008a90:	4ac2      	ldr	r2, [pc, #776]	; (8008d9c <_dtoa_r+0x614>)
 8008a92:	f00a 030f 	and.w	r3, sl, #15
 8008a96:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008a9a:	ed93 7b00 	vldr	d7, [r3]
 8008a9e:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008aa2:	ea4f 172a 	mov.w	r7, sl, asr #4
 8008aa6:	eeb0 8a47 	vmov.f32	s16, s14
 8008aaa:	eef0 8a67 	vmov.f32	s17, s15
 8008aae:	d016      	beq.n	8008ade <_dtoa_r+0x356>
 8008ab0:	4bbb      	ldr	r3, [pc, #748]	; (8008da0 <_dtoa_r+0x618>)
 8008ab2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008ab6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008aba:	f7f7 fef1 	bl	80008a0 <__aeabi_ddiv>
 8008abe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ac2:	f007 070f 	and.w	r7, r7, #15
 8008ac6:	2503      	movs	r5, #3
 8008ac8:	4eb5      	ldr	r6, [pc, #724]	; (8008da0 <_dtoa_r+0x618>)
 8008aca:	b957      	cbnz	r7, 8008ae2 <_dtoa_r+0x35a>
 8008acc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ad0:	ec53 2b18 	vmov	r2, r3, d8
 8008ad4:	f7f7 fee4 	bl	80008a0 <__aeabi_ddiv>
 8008ad8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008adc:	e029      	b.n	8008b32 <_dtoa_r+0x3aa>
 8008ade:	2502      	movs	r5, #2
 8008ae0:	e7f2      	b.n	8008ac8 <_dtoa_r+0x340>
 8008ae2:	07f9      	lsls	r1, r7, #31
 8008ae4:	d508      	bpl.n	8008af8 <_dtoa_r+0x370>
 8008ae6:	ec51 0b18 	vmov	r0, r1, d8
 8008aea:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008aee:	f7f7 fdad 	bl	800064c <__aeabi_dmul>
 8008af2:	ec41 0b18 	vmov	d8, r0, r1
 8008af6:	3501      	adds	r5, #1
 8008af8:	107f      	asrs	r7, r7, #1
 8008afa:	3608      	adds	r6, #8
 8008afc:	e7e5      	b.n	8008aca <_dtoa_r+0x342>
 8008afe:	f000 80a6 	beq.w	8008c4e <_dtoa_r+0x4c6>
 8008b02:	f1ca 0600 	rsb	r6, sl, #0
 8008b06:	4ba5      	ldr	r3, [pc, #660]	; (8008d9c <_dtoa_r+0x614>)
 8008b08:	4fa5      	ldr	r7, [pc, #660]	; (8008da0 <_dtoa_r+0x618>)
 8008b0a:	f006 020f 	and.w	r2, r6, #15
 8008b0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008b1a:	f7f7 fd97 	bl	800064c <__aeabi_dmul>
 8008b1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b22:	1136      	asrs	r6, r6, #4
 8008b24:	2300      	movs	r3, #0
 8008b26:	2502      	movs	r5, #2
 8008b28:	2e00      	cmp	r6, #0
 8008b2a:	f040 8085 	bne.w	8008c38 <_dtoa_r+0x4b0>
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d1d2      	bne.n	8008ad8 <_dtoa_r+0x350>
 8008b32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	f000 808c 	beq.w	8008c52 <_dtoa_r+0x4ca>
 8008b3a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008b3e:	4b99      	ldr	r3, [pc, #612]	; (8008da4 <_dtoa_r+0x61c>)
 8008b40:	2200      	movs	r2, #0
 8008b42:	4630      	mov	r0, r6
 8008b44:	4639      	mov	r1, r7
 8008b46:	f7f7 fff3 	bl	8000b30 <__aeabi_dcmplt>
 8008b4a:	2800      	cmp	r0, #0
 8008b4c:	f000 8081 	beq.w	8008c52 <_dtoa_r+0x4ca>
 8008b50:	9b01      	ldr	r3, [sp, #4]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d07d      	beq.n	8008c52 <_dtoa_r+0x4ca>
 8008b56:	f1b9 0f00 	cmp.w	r9, #0
 8008b5a:	dd3c      	ble.n	8008bd6 <_dtoa_r+0x44e>
 8008b5c:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008b60:	9307      	str	r3, [sp, #28]
 8008b62:	2200      	movs	r2, #0
 8008b64:	4b90      	ldr	r3, [pc, #576]	; (8008da8 <_dtoa_r+0x620>)
 8008b66:	4630      	mov	r0, r6
 8008b68:	4639      	mov	r1, r7
 8008b6a:	f7f7 fd6f 	bl	800064c <__aeabi_dmul>
 8008b6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b72:	3501      	adds	r5, #1
 8008b74:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008b78:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008b7c:	4628      	mov	r0, r5
 8008b7e:	f7f7 fcfb 	bl	8000578 <__aeabi_i2d>
 8008b82:	4632      	mov	r2, r6
 8008b84:	463b      	mov	r3, r7
 8008b86:	f7f7 fd61 	bl	800064c <__aeabi_dmul>
 8008b8a:	4b88      	ldr	r3, [pc, #544]	; (8008dac <_dtoa_r+0x624>)
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	f7f7 fba7 	bl	80002e0 <__adddf3>
 8008b92:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008b96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b9a:	9303      	str	r3, [sp, #12]
 8008b9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d15c      	bne.n	8008c5c <_dtoa_r+0x4d4>
 8008ba2:	4b83      	ldr	r3, [pc, #524]	; (8008db0 <_dtoa_r+0x628>)
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	4630      	mov	r0, r6
 8008ba8:	4639      	mov	r1, r7
 8008baa:	f7f7 fb97 	bl	80002dc <__aeabi_dsub>
 8008bae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008bb2:	4606      	mov	r6, r0
 8008bb4:	460f      	mov	r7, r1
 8008bb6:	f7f7 ffd9 	bl	8000b6c <__aeabi_dcmpgt>
 8008bba:	2800      	cmp	r0, #0
 8008bbc:	f040 8295 	bne.w	80090ea <_dtoa_r+0x962>
 8008bc0:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008bc4:	4630      	mov	r0, r6
 8008bc6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008bca:	4639      	mov	r1, r7
 8008bcc:	f7f7 ffb0 	bl	8000b30 <__aeabi_dcmplt>
 8008bd0:	2800      	cmp	r0, #0
 8008bd2:	f040 8287 	bne.w	80090e4 <_dtoa_r+0x95c>
 8008bd6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008bda:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008bde:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	f2c0 8157 	blt.w	8008e94 <_dtoa_r+0x70c>
 8008be6:	f1ba 0f0e 	cmp.w	sl, #14
 8008bea:	f300 8153 	bgt.w	8008e94 <_dtoa_r+0x70c>
 8008bee:	4b6b      	ldr	r3, [pc, #428]	; (8008d9c <_dtoa_r+0x614>)
 8008bf0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008bf4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008bf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f280 80e2 	bge.w	8008dc4 <_dtoa_r+0x63c>
 8008c00:	9b01      	ldr	r3, [sp, #4]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	f300 80de 	bgt.w	8008dc4 <_dtoa_r+0x63c>
 8008c08:	f040 826c 	bne.w	80090e4 <_dtoa_r+0x95c>
 8008c0c:	4b68      	ldr	r3, [pc, #416]	; (8008db0 <_dtoa_r+0x628>)
 8008c0e:	2200      	movs	r2, #0
 8008c10:	4640      	mov	r0, r8
 8008c12:	4649      	mov	r1, r9
 8008c14:	f7f7 fd1a 	bl	800064c <__aeabi_dmul>
 8008c18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c1c:	f7f7 ff9c 	bl	8000b58 <__aeabi_dcmpge>
 8008c20:	9e01      	ldr	r6, [sp, #4]
 8008c22:	4637      	mov	r7, r6
 8008c24:	2800      	cmp	r0, #0
 8008c26:	f040 8242 	bne.w	80090ae <_dtoa_r+0x926>
 8008c2a:	9d00      	ldr	r5, [sp, #0]
 8008c2c:	2331      	movs	r3, #49	; 0x31
 8008c2e:	f805 3b01 	strb.w	r3, [r5], #1
 8008c32:	f10a 0a01 	add.w	sl, sl, #1
 8008c36:	e23e      	b.n	80090b6 <_dtoa_r+0x92e>
 8008c38:	07f2      	lsls	r2, r6, #31
 8008c3a:	d505      	bpl.n	8008c48 <_dtoa_r+0x4c0>
 8008c3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c40:	f7f7 fd04 	bl	800064c <__aeabi_dmul>
 8008c44:	3501      	adds	r5, #1
 8008c46:	2301      	movs	r3, #1
 8008c48:	1076      	asrs	r6, r6, #1
 8008c4a:	3708      	adds	r7, #8
 8008c4c:	e76c      	b.n	8008b28 <_dtoa_r+0x3a0>
 8008c4e:	2502      	movs	r5, #2
 8008c50:	e76f      	b.n	8008b32 <_dtoa_r+0x3aa>
 8008c52:	9b01      	ldr	r3, [sp, #4]
 8008c54:	f8cd a01c 	str.w	sl, [sp, #28]
 8008c58:	930c      	str	r3, [sp, #48]	; 0x30
 8008c5a:	e78d      	b.n	8008b78 <_dtoa_r+0x3f0>
 8008c5c:	9900      	ldr	r1, [sp, #0]
 8008c5e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008c60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c62:	4b4e      	ldr	r3, [pc, #312]	; (8008d9c <_dtoa_r+0x614>)
 8008c64:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008c68:	4401      	add	r1, r0
 8008c6a:	9102      	str	r1, [sp, #8]
 8008c6c:	9908      	ldr	r1, [sp, #32]
 8008c6e:	eeb0 8a47 	vmov.f32	s16, s14
 8008c72:	eef0 8a67 	vmov.f32	s17, s15
 8008c76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c7a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008c7e:	2900      	cmp	r1, #0
 8008c80:	d045      	beq.n	8008d0e <_dtoa_r+0x586>
 8008c82:	494c      	ldr	r1, [pc, #304]	; (8008db4 <_dtoa_r+0x62c>)
 8008c84:	2000      	movs	r0, #0
 8008c86:	f7f7 fe0b 	bl	80008a0 <__aeabi_ddiv>
 8008c8a:	ec53 2b18 	vmov	r2, r3, d8
 8008c8e:	f7f7 fb25 	bl	80002dc <__aeabi_dsub>
 8008c92:	9d00      	ldr	r5, [sp, #0]
 8008c94:	ec41 0b18 	vmov	d8, r0, r1
 8008c98:	4639      	mov	r1, r7
 8008c9a:	4630      	mov	r0, r6
 8008c9c:	f7f7 ff86 	bl	8000bac <__aeabi_d2iz>
 8008ca0:	900c      	str	r0, [sp, #48]	; 0x30
 8008ca2:	f7f7 fc69 	bl	8000578 <__aeabi_i2d>
 8008ca6:	4602      	mov	r2, r0
 8008ca8:	460b      	mov	r3, r1
 8008caa:	4630      	mov	r0, r6
 8008cac:	4639      	mov	r1, r7
 8008cae:	f7f7 fb15 	bl	80002dc <__aeabi_dsub>
 8008cb2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cb4:	3330      	adds	r3, #48	; 0x30
 8008cb6:	f805 3b01 	strb.w	r3, [r5], #1
 8008cba:	ec53 2b18 	vmov	r2, r3, d8
 8008cbe:	4606      	mov	r6, r0
 8008cc0:	460f      	mov	r7, r1
 8008cc2:	f7f7 ff35 	bl	8000b30 <__aeabi_dcmplt>
 8008cc6:	2800      	cmp	r0, #0
 8008cc8:	d165      	bne.n	8008d96 <_dtoa_r+0x60e>
 8008cca:	4632      	mov	r2, r6
 8008ccc:	463b      	mov	r3, r7
 8008cce:	4935      	ldr	r1, [pc, #212]	; (8008da4 <_dtoa_r+0x61c>)
 8008cd0:	2000      	movs	r0, #0
 8008cd2:	f7f7 fb03 	bl	80002dc <__aeabi_dsub>
 8008cd6:	ec53 2b18 	vmov	r2, r3, d8
 8008cda:	f7f7 ff29 	bl	8000b30 <__aeabi_dcmplt>
 8008cde:	2800      	cmp	r0, #0
 8008ce0:	f040 80b8 	bne.w	8008e54 <_dtoa_r+0x6cc>
 8008ce4:	9b02      	ldr	r3, [sp, #8]
 8008ce6:	429d      	cmp	r5, r3
 8008ce8:	f43f af75 	beq.w	8008bd6 <_dtoa_r+0x44e>
 8008cec:	4b2e      	ldr	r3, [pc, #184]	; (8008da8 <_dtoa_r+0x620>)
 8008cee:	ec51 0b18 	vmov	r0, r1, d8
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	f7f7 fcaa 	bl	800064c <__aeabi_dmul>
 8008cf8:	4b2b      	ldr	r3, [pc, #172]	; (8008da8 <_dtoa_r+0x620>)
 8008cfa:	ec41 0b18 	vmov	d8, r0, r1
 8008cfe:	2200      	movs	r2, #0
 8008d00:	4630      	mov	r0, r6
 8008d02:	4639      	mov	r1, r7
 8008d04:	f7f7 fca2 	bl	800064c <__aeabi_dmul>
 8008d08:	4606      	mov	r6, r0
 8008d0a:	460f      	mov	r7, r1
 8008d0c:	e7c4      	b.n	8008c98 <_dtoa_r+0x510>
 8008d0e:	ec51 0b17 	vmov	r0, r1, d7
 8008d12:	f7f7 fc9b 	bl	800064c <__aeabi_dmul>
 8008d16:	9b02      	ldr	r3, [sp, #8]
 8008d18:	9d00      	ldr	r5, [sp, #0]
 8008d1a:	930c      	str	r3, [sp, #48]	; 0x30
 8008d1c:	ec41 0b18 	vmov	d8, r0, r1
 8008d20:	4639      	mov	r1, r7
 8008d22:	4630      	mov	r0, r6
 8008d24:	f7f7 ff42 	bl	8000bac <__aeabi_d2iz>
 8008d28:	9011      	str	r0, [sp, #68]	; 0x44
 8008d2a:	f7f7 fc25 	bl	8000578 <__aeabi_i2d>
 8008d2e:	4602      	mov	r2, r0
 8008d30:	460b      	mov	r3, r1
 8008d32:	4630      	mov	r0, r6
 8008d34:	4639      	mov	r1, r7
 8008d36:	f7f7 fad1 	bl	80002dc <__aeabi_dsub>
 8008d3a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d3c:	3330      	adds	r3, #48	; 0x30
 8008d3e:	f805 3b01 	strb.w	r3, [r5], #1
 8008d42:	9b02      	ldr	r3, [sp, #8]
 8008d44:	429d      	cmp	r5, r3
 8008d46:	4606      	mov	r6, r0
 8008d48:	460f      	mov	r7, r1
 8008d4a:	f04f 0200 	mov.w	r2, #0
 8008d4e:	d133      	bne.n	8008db8 <_dtoa_r+0x630>
 8008d50:	4b18      	ldr	r3, [pc, #96]	; (8008db4 <_dtoa_r+0x62c>)
 8008d52:	ec51 0b18 	vmov	r0, r1, d8
 8008d56:	f7f7 fac3 	bl	80002e0 <__adddf3>
 8008d5a:	4602      	mov	r2, r0
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	4630      	mov	r0, r6
 8008d60:	4639      	mov	r1, r7
 8008d62:	f7f7 ff03 	bl	8000b6c <__aeabi_dcmpgt>
 8008d66:	2800      	cmp	r0, #0
 8008d68:	d174      	bne.n	8008e54 <_dtoa_r+0x6cc>
 8008d6a:	ec53 2b18 	vmov	r2, r3, d8
 8008d6e:	4911      	ldr	r1, [pc, #68]	; (8008db4 <_dtoa_r+0x62c>)
 8008d70:	2000      	movs	r0, #0
 8008d72:	f7f7 fab3 	bl	80002dc <__aeabi_dsub>
 8008d76:	4602      	mov	r2, r0
 8008d78:	460b      	mov	r3, r1
 8008d7a:	4630      	mov	r0, r6
 8008d7c:	4639      	mov	r1, r7
 8008d7e:	f7f7 fed7 	bl	8000b30 <__aeabi_dcmplt>
 8008d82:	2800      	cmp	r0, #0
 8008d84:	f43f af27 	beq.w	8008bd6 <_dtoa_r+0x44e>
 8008d88:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008d8a:	1e6b      	subs	r3, r5, #1
 8008d8c:	930c      	str	r3, [sp, #48]	; 0x30
 8008d8e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008d92:	2b30      	cmp	r3, #48	; 0x30
 8008d94:	d0f8      	beq.n	8008d88 <_dtoa_r+0x600>
 8008d96:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008d9a:	e049      	b.n	8008e30 <_dtoa_r+0x6a8>
 8008d9c:	0800e508 	.word	0x0800e508
 8008da0:	0800e4e0 	.word	0x0800e4e0
 8008da4:	3ff00000 	.word	0x3ff00000
 8008da8:	40240000 	.word	0x40240000
 8008dac:	401c0000 	.word	0x401c0000
 8008db0:	40140000 	.word	0x40140000
 8008db4:	3fe00000 	.word	0x3fe00000
 8008db8:	4baf      	ldr	r3, [pc, #700]	; (8009078 <_dtoa_r+0x8f0>)
 8008dba:	f7f7 fc47 	bl	800064c <__aeabi_dmul>
 8008dbe:	4606      	mov	r6, r0
 8008dc0:	460f      	mov	r7, r1
 8008dc2:	e7ad      	b.n	8008d20 <_dtoa_r+0x598>
 8008dc4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008dc8:	9d00      	ldr	r5, [sp, #0]
 8008dca:	4642      	mov	r2, r8
 8008dcc:	464b      	mov	r3, r9
 8008dce:	4630      	mov	r0, r6
 8008dd0:	4639      	mov	r1, r7
 8008dd2:	f7f7 fd65 	bl	80008a0 <__aeabi_ddiv>
 8008dd6:	f7f7 fee9 	bl	8000bac <__aeabi_d2iz>
 8008dda:	9002      	str	r0, [sp, #8]
 8008ddc:	f7f7 fbcc 	bl	8000578 <__aeabi_i2d>
 8008de0:	4642      	mov	r2, r8
 8008de2:	464b      	mov	r3, r9
 8008de4:	f7f7 fc32 	bl	800064c <__aeabi_dmul>
 8008de8:	4602      	mov	r2, r0
 8008dea:	460b      	mov	r3, r1
 8008dec:	4630      	mov	r0, r6
 8008dee:	4639      	mov	r1, r7
 8008df0:	f7f7 fa74 	bl	80002dc <__aeabi_dsub>
 8008df4:	9e02      	ldr	r6, [sp, #8]
 8008df6:	9f01      	ldr	r7, [sp, #4]
 8008df8:	3630      	adds	r6, #48	; 0x30
 8008dfa:	f805 6b01 	strb.w	r6, [r5], #1
 8008dfe:	9e00      	ldr	r6, [sp, #0]
 8008e00:	1bae      	subs	r6, r5, r6
 8008e02:	42b7      	cmp	r7, r6
 8008e04:	4602      	mov	r2, r0
 8008e06:	460b      	mov	r3, r1
 8008e08:	d137      	bne.n	8008e7a <_dtoa_r+0x6f2>
 8008e0a:	f7f7 fa69 	bl	80002e0 <__adddf3>
 8008e0e:	4642      	mov	r2, r8
 8008e10:	464b      	mov	r3, r9
 8008e12:	4606      	mov	r6, r0
 8008e14:	460f      	mov	r7, r1
 8008e16:	f7f7 fea9 	bl	8000b6c <__aeabi_dcmpgt>
 8008e1a:	b9c8      	cbnz	r0, 8008e50 <_dtoa_r+0x6c8>
 8008e1c:	4642      	mov	r2, r8
 8008e1e:	464b      	mov	r3, r9
 8008e20:	4630      	mov	r0, r6
 8008e22:	4639      	mov	r1, r7
 8008e24:	f7f7 fe7a 	bl	8000b1c <__aeabi_dcmpeq>
 8008e28:	b110      	cbz	r0, 8008e30 <_dtoa_r+0x6a8>
 8008e2a:	9b02      	ldr	r3, [sp, #8]
 8008e2c:	07d9      	lsls	r1, r3, #31
 8008e2e:	d40f      	bmi.n	8008e50 <_dtoa_r+0x6c8>
 8008e30:	4620      	mov	r0, r4
 8008e32:	4659      	mov	r1, fp
 8008e34:	f001 f833 	bl	8009e9e <_Bfree>
 8008e38:	2300      	movs	r3, #0
 8008e3a:	702b      	strb	r3, [r5, #0]
 8008e3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e3e:	f10a 0001 	add.w	r0, sl, #1
 8008e42:	6018      	str	r0, [r3, #0]
 8008e44:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	f43f acd9 	beq.w	80087fe <_dtoa_r+0x76>
 8008e4c:	601d      	str	r5, [r3, #0]
 8008e4e:	e4d6      	b.n	80087fe <_dtoa_r+0x76>
 8008e50:	f8cd a01c 	str.w	sl, [sp, #28]
 8008e54:	462b      	mov	r3, r5
 8008e56:	461d      	mov	r5, r3
 8008e58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e5c:	2a39      	cmp	r2, #57	; 0x39
 8008e5e:	d108      	bne.n	8008e72 <_dtoa_r+0x6ea>
 8008e60:	9a00      	ldr	r2, [sp, #0]
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d1f7      	bne.n	8008e56 <_dtoa_r+0x6ce>
 8008e66:	9a07      	ldr	r2, [sp, #28]
 8008e68:	9900      	ldr	r1, [sp, #0]
 8008e6a:	3201      	adds	r2, #1
 8008e6c:	9207      	str	r2, [sp, #28]
 8008e6e:	2230      	movs	r2, #48	; 0x30
 8008e70:	700a      	strb	r2, [r1, #0]
 8008e72:	781a      	ldrb	r2, [r3, #0]
 8008e74:	3201      	adds	r2, #1
 8008e76:	701a      	strb	r2, [r3, #0]
 8008e78:	e78d      	b.n	8008d96 <_dtoa_r+0x60e>
 8008e7a:	4b7f      	ldr	r3, [pc, #508]	; (8009078 <_dtoa_r+0x8f0>)
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	f7f7 fbe5 	bl	800064c <__aeabi_dmul>
 8008e82:	2200      	movs	r2, #0
 8008e84:	2300      	movs	r3, #0
 8008e86:	4606      	mov	r6, r0
 8008e88:	460f      	mov	r7, r1
 8008e8a:	f7f7 fe47 	bl	8000b1c <__aeabi_dcmpeq>
 8008e8e:	2800      	cmp	r0, #0
 8008e90:	d09b      	beq.n	8008dca <_dtoa_r+0x642>
 8008e92:	e7cd      	b.n	8008e30 <_dtoa_r+0x6a8>
 8008e94:	9a08      	ldr	r2, [sp, #32]
 8008e96:	2a00      	cmp	r2, #0
 8008e98:	f000 80c4 	beq.w	8009024 <_dtoa_r+0x89c>
 8008e9c:	9a05      	ldr	r2, [sp, #20]
 8008e9e:	2a01      	cmp	r2, #1
 8008ea0:	f300 80a8 	bgt.w	8008ff4 <_dtoa_r+0x86c>
 8008ea4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008ea6:	2a00      	cmp	r2, #0
 8008ea8:	f000 80a0 	beq.w	8008fec <_dtoa_r+0x864>
 8008eac:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008eb0:	9e06      	ldr	r6, [sp, #24]
 8008eb2:	4645      	mov	r5, r8
 8008eb4:	9a04      	ldr	r2, [sp, #16]
 8008eb6:	2101      	movs	r1, #1
 8008eb8:	441a      	add	r2, r3
 8008eba:	4620      	mov	r0, r4
 8008ebc:	4498      	add	r8, r3
 8008ebe:	9204      	str	r2, [sp, #16]
 8008ec0:	f001 f890 	bl	8009fe4 <__i2b>
 8008ec4:	4607      	mov	r7, r0
 8008ec6:	2d00      	cmp	r5, #0
 8008ec8:	dd0b      	ble.n	8008ee2 <_dtoa_r+0x75a>
 8008eca:	9b04      	ldr	r3, [sp, #16]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	dd08      	ble.n	8008ee2 <_dtoa_r+0x75a>
 8008ed0:	42ab      	cmp	r3, r5
 8008ed2:	9a04      	ldr	r2, [sp, #16]
 8008ed4:	bfa8      	it	ge
 8008ed6:	462b      	movge	r3, r5
 8008ed8:	eba8 0803 	sub.w	r8, r8, r3
 8008edc:	1aed      	subs	r5, r5, r3
 8008ede:	1ad3      	subs	r3, r2, r3
 8008ee0:	9304      	str	r3, [sp, #16]
 8008ee2:	9b06      	ldr	r3, [sp, #24]
 8008ee4:	b1fb      	cbz	r3, 8008f26 <_dtoa_r+0x79e>
 8008ee6:	9b08      	ldr	r3, [sp, #32]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	f000 809f 	beq.w	800902c <_dtoa_r+0x8a4>
 8008eee:	2e00      	cmp	r6, #0
 8008ef0:	dd11      	ble.n	8008f16 <_dtoa_r+0x78e>
 8008ef2:	4639      	mov	r1, r7
 8008ef4:	4632      	mov	r2, r6
 8008ef6:	4620      	mov	r0, r4
 8008ef8:	f001 f930 	bl	800a15c <__pow5mult>
 8008efc:	465a      	mov	r2, fp
 8008efe:	4601      	mov	r1, r0
 8008f00:	4607      	mov	r7, r0
 8008f02:	4620      	mov	r0, r4
 8008f04:	f001 f884 	bl	800a010 <__multiply>
 8008f08:	4659      	mov	r1, fp
 8008f0a:	9007      	str	r0, [sp, #28]
 8008f0c:	4620      	mov	r0, r4
 8008f0e:	f000 ffc6 	bl	8009e9e <_Bfree>
 8008f12:	9b07      	ldr	r3, [sp, #28]
 8008f14:	469b      	mov	fp, r3
 8008f16:	9b06      	ldr	r3, [sp, #24]
 8008f18:	1b9a      	subs	r2, r3, r6
 8008f1a:	d004      	beq.n	8008f26 <_dtoa_r+0x79e>
 8008f1c:	4659      	mov	r1, fp
 8008f1e:	4620      	mov	r0, r4
 8008f20:	f001 f91c 	bl	800a15c <__pow5mult>
 8008f24:	4683      	mov	fp, r0
 8008f26:	2101      	movs	r1, #1
 8008f28:	4620      	mov	r0, r4
 8008f2a:	f001 f85b 	bl	8009fe4 <__i2b>
 8008f2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	4606      	mov	r6, r0
 8008f34:	dd7c      	ble.n	8009030 <_dtoa_r+0x8a8>
 8008f36:	461a      	mov	r2, r3
 8008f38:	4601      	mov	r1, r0
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	f001 f90e 	bl	800a15c <__pow5mult>
 8008f40:	9b05      	ldr	r3, [sp, #20]
 8008f42:	2b01      	cmp	r3, #1
 8008f44:	4606      	mov	r6, r0
 8008f46:	dd76      	ble.n	8009036 <_dtoa_r+0x8ae>
 8008f48:	2300      	movs	r3, #0
 8008f4a:	9306      	str	r3, [sp, #24]
 8008f4c:	6933      	ldr	r3, [r6, #16]
 8008f4e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008f52:	6918      	ldr	r0, [r3, #16]
 8008f54:	f000 fff6 	bl	8009f44 <__hi0bits>
 8008f58:	f1c0 0020 	rsb	r0, r0, #32
 8008f5c:	9b04      	ldr	r3, [sp, #16]
 8008f5e:	4418      	add	r0, r3
 8008f60:	f010 001f 	ands.w	r0, r0, #31
 8008f64:	f000 8086 	beq.w	8009074 <_dtoa_r+0x8ec>
 8008f68:	f1c0 0320 	rsb	r3, r0, #32
 8008f6c:	2b04      	cmp	r3, #4
 8008f6e:	dd7f      	ble.n	8009070 <_dtoa_r+0x8e8>
 8008f70:	f1c0 001c 	rsb	r0, r0, #28
 8008f74:	9b04      	ldr	r3, [sp, #16]
 8008f76:	4403      	add	r3, r0
 8008f78:	4480      	add	r8, r0
 8008f7a:	4405      	add	r5, r0
 8008f7c:	9304      	str	r3, [sp, #16]
 8008f7e:	f1b8 0f00 	cmp.w	r8, #0
 8008f82:	dd05      	ble.n	8008f90 <_dtoa_r+0x808>
 8008f84:	4659      	mov	r1, fp
 8008f86:	4642      	mov	r2, r8
 8008f88:	4620      	mov	r0, r4
 8008f8a:	f001 f927 	bl	800a1dc <__lshift>
 8008f8e:	4683      	mov	fp, r0
 8008f90:	9b04      	ldr	r3, [sp, #16]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	dd05      	ble.n	8008fa2 <_dtoa_r+0x81a>
 8008f96:	4631      	mov	r1, r6
 8008f98:	461a      	mov	r2, r3
 8008f9a:	4620      	mov	r0, r4
 8008f9c:	f001 f91e 	bl	800a1dc <__lshift>
 8008fa0:	4606      	mov	r6, r0
 8008fa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d069      	beq.n	800907c <_dtoa_r+0x8f4>
 8008fa8:	4631      	mov	r1, r6
 8008faa:	4658      	mov	r0, fp
 8008fac:	f001 f982 	bl	800a2b4 <__mcmp>
 8008fb0:	2800      	cmp	r0, #0
 8008fb2:	da63      	bge.n	800907c <_dtoa_r+0x8f4>
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	4659      	mov	r1, fp
 8008fb8:	220a      	movs	r2, #10
 8008fba:	4620      	mov	r0, r4
 8008fbc:	f000 ff78 	bl	8009eb0 <__multadd>
 8008fc0:	9b08      	ldr	r3, [sp, #32]
 8008fc2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008fc6:	4683      	mov	fp, r0
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	f000 818e 	beq.w	80092ea <_dtoa_r+0xb62>
 8008fce:	4639      	mov	r1, r7
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	220a      	movs	r2, #10
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	f000 ff6b 	bl	8009eb0 <__multadd>
 8008fda:	f1b9 0f00 	cmp.w	r9, #0
 8008fde:	4607      	mov	r7, r0
 8008fe0:	f300 808e 	bgt.w	8009100 <_dtoa_r+0x978>
 8008fe4:	9b05      	ldr	r3, [sp, #20]
 8008fe6:	2b02      	cmp	r3, #2
 8008fe8:	dc50      	bgt.n	800908c <_dtoa_r+0x904>
 8008fea:	e089      	b.n	8009100 <_dtoa_r+0x978>
 8008fec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008fee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008ff2:	e75d      	b.n	8008eb0 <_dtoa_r+0x728>
 8008ff4:	9b01      	ldr	r3, [sp, #4]
 8008ff6:	1e5e      	subs	r6, r3, #1
 8008ff8:	9b06      	ldr	r3, [sp, #24]
 8008ffa:	42b3      	cmp	r3, r6
 8008ffc:	bfbf      	itttt	lt
 8008ffe:	9b06      	ldrlt	r3, [sp, #24]
 8009000:	9606      	strlt	r6, [sp, #24]
 8009002:	1af2      	sublt	r2, r6, r3
 8009004:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8009006:	bfb6      	itet	lt
 8009008:	189b      	addlt	r3, r3, r2
 800900a:	1b9e      	subge	r6, r3, r6
 800900c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800900e:	9b01      	ldr	r3, [sp, #4]
 8009010:	bfb8      	it	lt
 8009012:	2600      	movlt	r6, #0
 8009014:	2b00      	cmp	r3, #0
 8009016:	bfb5      	itete	lt
 8009018:	eba8 0503 	sublt.w	r5, r8, r3
 800901c:	9b01      	ldrge	r3, [sp, #4]
 800901e:	2300      	movlt	r3, #0
 8009020:	4645      	movge	r5, r8
 8009022:	e747      	b.n	8008eb4 <_dtoa_r+0x72c>
 8009024:	9e06      	ldr	r6, [sp, #24]
 8009026:	9f08      	ldr	r7, [sp, #32]
 8009028:	4645      	mov	r5, r8
 800902a:	e74c      	b.n	8008ec6 <_dtoa_r+0x73e>
 800902c:	9a06      	ldr	r2, [sp, #24]
 800902e:	e775      	b.n	8008f1c <_dtoa_r+0x794>
 8009030:	9b05      	ldr	r3, [sp, #20]
 8009032:	2b01      	cmp	r3, #1
 8009034:	dc18      	bgt.n	8009068 <_dtoa_r+0x8e0>
 8009036:	9b02      	ldr	r3, [sp, #8]
 8009038:	b9b3      	cbnz	r3, 8009068 <_dtoa_r+0x8e0>
 800903a:	9b03      	ldr	r3, [sp, #12]
 800903c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009040:	b9a3      	cbnz	r3, 800906c <_dtoa_r+0x8e4>
 8009042:	9b03      	ldr	r3, [sp, #12]
 8009044:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009048:	0d1b      	lsrs	r3, r3, #20
 800904a:	051b      	lsls	r3, r3, #20
 800904c:	b12b      	cbz	r3, 800905a <_dtoa_r+0x8d2>
 800904e:	9b04      	ldr	r3, [sp, #16]
 8009050:	3301      	adds	r3, #1
 8009052:	9304      	str	r3, [sp, #16]
 8009054:	f108 0801 	add.w	r8, r8, #1
 8009058:	2301      	movs	r3, #1
 800905a:	9306      	str	r3, [sp, #24]
 800905c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800905e:	2b00      	cmp	r3, #0
 8009060:	f47f af74 	bne.w	8008f4c <_dtoa_r+0x7c4>
 8009064:	2001      	movs	r0, #1
 8009066:	e779      	b.n	8008f5c <_dtoa_r+0x7d4>
 8009068:	2300      	movs	r3, #0
 800906a:	e7f6      	b.n	800905a <_dtoa_r+0x8d2>
 800906c:	9b02      	ldr	r3, [sp, #8]
 800906e:	e7f4      	b.n	800905a <_dtoa_r+0x8d2>
 8009070:	d085      	beq.n	8008f7e <_dtoa_r+0x7f6>
 8009072:	4618      	mov	r0, r3
 8009074:	301c      	adds	r0, #28
 8009076:	e77d      	b.n	8008f74 <_dtoa_r+0x7ec>
 8009078:	40240000 	.word	0x40240000
 800907c:	9b01      	ldr	r3, [sp, #4]
 800907e:	2b00      	cmp	r3, #0
 8009080:	dc38      	bgt.n	80090f4 <_dtoa_r+0x96c>
 8009082:	9b05      	ldr	r3, [sp, #20]
 8009084:	2b02      	cmp	r3, #2
 8009086:	dd35      	ble.n	80090f4 <_dtoa_r+0x96c>
 8009088:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800908c:	f1b9 0f00 	cmp.w	r9, #0
 8009090:	d10d      	bne.n	80090ae <_dtoa_r+0x926>
 8009092:	4631      	mov	r1, r6
 8009094:	464b      	mov	r3, r9
 8009096:	2205      	movs	r2, #5
 8009098:	4620      	mov	r0, r4
 800909a:	f000 ff09 	bl	8009eb0 <__multadd>
 800909e:	4601      	mov	r1, r0
 80090a0:	4606      	mov	r6, r0
 80090a2:	4658      	mov	r0, fp
 80090a4:	f001 f906 	bl	800a2b4 <__mcmp>
 80090a8:	2800      	cmp	r0, #0
 80090aa:	f73f adbe 	bgt.w	8008c2a <_dtoa_r+0x4a2>
 80090ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090b0:	9d00      	ldr	r5, [sp, #0]
 80090b2:	ea6f 0a03 	mvn.w	sl, r3
 80090b6:	f04f 0800 	mov.w	r8, #0
 80090ba:	4631      	mov	r1, r6
 80090bc:	4620      	mov	r0, r4
 80090be:	f000 feee 	bl	8009e9e <_Bfree>
 80090c2:	2f00      	cmp	r7, #0
 80090c4:	f43f aeb4 	beq.w	8008e30 <_dtoa_r+0x6a8>
 80090c8:	f1b8 0f00 	cmp.w	r8, #0
 80090cc:	d005      	beq.n	80090da <_dtoa_r+0x952>
 80090ce:	45b8      	cmp	r8, r7
 80090d0:	d003      	beq.n	80090da <_dtoa_r+0x952>
 80090d2:	4641      	mov	r1, r8
 80090d4:	4620      	mov	r0, r4
 80090d6:	f000 fee2 	bl	8009e9e <_Bfree>
 80090da:	4639      	mov	r1, r7
 80090dc:	4620      	mov	r0, r4
 80090de:	f000 fede 	bl	8009e9e <_Bfree>
 80090e2:	e6a5      	b.n	8008e30 <_dtoa_r+0x6a8>
 80090e4:	2600      	movs	r6, #0
 80090e6:	4637      	mov	r7, r6
 80090e8:	e7e1      	b.n	80090ae <_dtoa_r+0x926>
 80090ea:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80090ec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80090f0:	4637      	mov	r7, r6
 80090f2:	e59a      	b.n	8008c2a <_dtoa_r+0x4a2>
 80090f4:	9b08      	ldr	r3, [sp, #32]
 80090f6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	f000 80fc 	beq.w	80092f8 <_dtoa_r+0xb70>
 8009100:	2d00      	cmp	r5, #0
 8009102:	dd05      	ble.n	8009110 <_dtoa_r+0x988>
 8009104:	4639      	mov	r1, r7
 8009106:	462a      	mov	r2, r5
 8009108:	4620      	mov	r0, r4
 800910a:	f001 f867 	bl	800a1dc <__lshift>
 800910e:	4607      	mov	r7, r0
 8009110:	9b06      	ldr	r3, [sp, #24]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d05b      	beq.n	80091ce <_dtoa_r+0xa46>
 8009116:	6879      	ldr	r1, [r7, #4]
 8009118:	4620      	mov	r0, r4
 800911a:	f000 fe9b 	bl	8009e54 <_Balloc>
 800911e:	4605      	mov	r5, r0
 8009120:	b920      	cbnz	r0, 800912c <_dtoa_r+0x9a4>
 8009122:	4b80      	ldr	r3, [pc, #512]	; (8009324 <_dtoa_r+0xb9c>)
 8009124:	4602      	mov	r2, r0
 8009126:	f240 21ea 	movw	r1, #746	; 0x2ea
 800912a:	e45b      	b.n	80089e4 <_dtoa_r+0x25c>
 800912c:	693a      	ldr	r2, [r7, #16]
 800912e:	3202      	adds	r2, #2
 8009130:	0092      	lsls	r2, r2, #2
 8009132:	f107 010c 	add.w	r1, r7, #12
 8009136:	300c      	adds	r0, #12
 8009138:	f000 fe72 	bl	8009e20 <memcpy>
 800913c:	2201      	movs	r2, #1
 800913e:	4629      	mov	r1, r5
 8009140:	4620      	mov	r0, r4
 8009142:	f001 f84b 	bl	800a1dc <__lshift>
 8009146:	9b00      	ldr	r3, [sp, #0]
 8009148:	3301      	adds	r3, #1
 800914a:	9301      	str	r3, [sp, #4]
 800914c:	9b00      	ldr	r3, [sp, #0]
 800914e:	444b      	add	r3, r9
 8009150:	9307      	str	r3, [sp, #28]
 8009152:	9b02      	ldr	r3, [sp, #8]
 8009154:	f003 0301 	and.w	r3, r3, #1
 8009158:	46b8      	mov	r8, r7
 800915a:	9306      	str	r3, [sp, #24]
 800915c:	4607      	mov	r7, r0
 800915e:	9b01      	ldr	r3, [sp, #4]
 8009160:	4631      	mov	r1, r6
 8009162:	3b01      	subs	r3, #1
 8009164:	4658      	mov	r0, fp
 8009166:	9302      	str	r3, [sp, #8]
 8009168:	f7ff fa80 	bl	800866c <quorem>
 800916c:	4603      	mov	r3, r0
 800916e:	3330      	adds	r3, #48	; 0x30
 8009170:	9004      	str	r0, [sp, #16]
 8009172:	4641      	mov	r1, r8
 8009174:	4658      	mov	r0, fp
 8009176:	9308      	str	r3, [sp, #32]
 8009178:	f001 f89c 	bl	800a2b4 <__mcmp>
 800917c:	463a      	mov	r2, r7
 800917e:	4681      	mov	r9, r0
 8009180:	4631      	mov	r1, r6
 8009182:	4620      	mov	r0, r4
 8009184:	f001 f8b2 	bl	800a2ec <__mdiff>
 8009188:	68c2      	ldr	r2, [r0, #12]
 800918a:	9b08      	ldr	r3, [sp, #32]
 800918c:	4605      	mov	r5, r0
 800918e:	bb02      	cbnz	r2, 80091d2 <_dtoa_r+0xa4a>
 8009190:	4601      	mov	r1, r0
 8009192:	4658      	mov	r0, fp
 8009194:	f001 f88e 	bl	800a2b4 <__mcmp>
 8009198:	9b08      	ldr	r3, [sp, #32]
 800919a:	4602      	mov	r2, r0
 800919c:	4629      	mov	r1, r5
 800919e:	4620      	mov	r0, r4
 80091a0:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80091a4:	f000 fe7b 	bl	8009e9e <_Bfree>
 80091a8:	9b05      	ldr	r3, [sp, #20]
 80091aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091ac:	9d01      	ldr	r5, [sp, #4]
 80091ae:	ea43 0102 	orr.w	r1, r3, r2
 80091b2:	9b06      	ldr	r3, [sp, #24]
 80091b4:	430b      	orrs	r3, r1
 80091b6:	9b08      	ldr	r3, [sp, #32]
 80091b8:	d10d      	bne.n	80091d6 <_dtoa_r+0xa4e>
 80091ba:	2b39      	cmp	r3, #57	; 0x39
 80091bc:	d029      	beq.n	8009212 <_dtoa_r+0xa8a>
 80091be:	f1b9 0f00 	cmp.w	r9, #0
 80091c2:	dd01      	ble.n	80091c8 <_dtoa_r+0xa40>
 80091c4:	9b04      	ldr	r3, [sp, #16]
 80091c6:	3331      	adds	r3, #49	; 0x31
 80091c8:	9a02      	ldr	r2, [sp, #8]
 80091ca:	7013      	strb	r3, [r2, #0]
 80091cc:	e775      	b.n	80090ba <_dtoa_r+0x932>
 80091ce:	4638      	mov	r0, r7
 80091d0:	e7b9      	b.n	8009146 <_dtoa_r+0x9be>
 80091d2:	2201      	movs	r2, #1
 80091d4:	e7e2      	b.n	800919c <_dtoa_r+0xa14>
 80091d6:	f1b9 0f00 	cmp.w	r9, #0
 80091da:	db06      	blt.n	80091ea <_dtoa_r+0xa62>
 80091dc:	9905      	ldr	r1, [sp, #20]
 80091de:	ea41 0909 	orr.w	r9, r1, r9
 80091e2:	9906      	ldr	r1, [sp, #24]
 80091e4:	ea59 0101 	orrs.w	r1, r9, r1
 80091e8:	d120      	bne.n	800922c <_dtoa_r+0xaa4>
 80091ea:	2a00      	cmp	r2, #0
 80091ec:	ddec      	ble.n	80091c8 <_dtoa_r+0xa40>
 80091ee:	4659      	mov	r1, fp
 80091f0:	2201      	movs	r2, #1
 80091f2:	4620      	mov	r0, r4
 80091f4:	9301      	str	r3, [sp, #4]
 80091f6:	f000 fff1 	bl	800a1dc <__lshift>
 80091fa:	4631      	mov	r1, r6
 80091fc:	4683      	mov	fp, r0
 80091fe:	f001 f859 	bl	800a2b4 <__mcmp>
 8009202:	2800      	cmp	r0, #0
 8009204:	9b01      	ldr	r3, [sp, #4]
 8009206:	dc02      	bgt.n	800920e <_dtoa_r+0xa86>
 8009208:	d1de      	bne.n	80091c8 <_dtoa_r+0xa40>
 800920a:	07da      	lsls	r2, r3, #31
 800920c:	d5dc      	bpl.n	80091c8 <_dtoa_r+0xa40>
 800920e:	2b39      	cmp	r3, #57	; 0x39
 8009210:	d1d8      	bne.n	80091c4 <_dtoa_r+0xa3c>
 8009212:	9a02      	ldr	r2, [sp, #8]
 8009214:	2339      	movs	r3, #57	; 0x39
 8009216:	7013      	strb	r3, [r2, #0]
 8009218:	462b      	mov	r3, r5
 800921a:	461d      	mov	r5, r3
 800921c:	3b01      	subs	r3, #1
 800921e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009222:	2a39      	cmp	r2, #57	; 0x39
 8009224:	d050      	beq.n	80092c8 <_dtoa_r+0xb40>
 8009226:	3201      	adds	r2, #1
 8009228:	701a      	strb	r2, [r3, #0]
 800922a:	e746      	b.n	80090ba <_dtoa_r+0x932>
 800922c:	2a00      	cmp	r2, #0
 800922e:	dd03      	ble.n	8009238 <_dtoa_r+0xab0>
 8009230:	2b39      	cmp	r3, #57	; 0x39
 8009232:	d0ee      	beq.n	8009212 <_dtoa_r+0xa8a>
 8009234:	3301      	adds	r3, #1
 8009236:	e7c7      	b.n	80091c8 <_dtoa_r+0xa40>
 8009238:	9a01      	ldr	r2, [sp, #4]
 800923a:	9907      	ldr	r1, [sp, #28]
 800923c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009240:	428a      	cmp	r2, r1
 8009242:	d02a      	beq.n	800929a <_dtoa_r+0xb12>
 8009244:	4659      	mov	r1, fp
 8009246:	2300      	movs	r3, #0
 8009248:	220a      	movs	r2, #10
 800924a:	4620      	mov	r0, r4
 800924c:	f000 fe30 	bl	8009eb0 <__multadd>
 8009250:	45b8      	cmp	r8, r7
 8009252:	4683      	mov	fp, r0
 8009254:	f04f 0300 	mov.w	r3, #0
 8009258:	f04f 020a 	mov.w	r2, #10
 800925c:	4641      	mov	r1, r8
 800925e:	4620      	mov	r0, r4
 8009260:	d107      	bne.n	8009272 <_dtoa_r+0xaea>
 8009262:	f000 fe25 	bl	8009eb0 <__multadd>
 8009266:	4680      	mov	r8, r0
 8009268:	4607      	mov	r7, r0
 800926a:	9b01      	ldr	r3, [sp, #4]
 800926c:	3301      	adds	r3, #1
 800926e:	9301      	str	r3, [sp, #4]
 8009270:	e775      	b.n	800915e <_dtoa_r+0x9d6>
 8009272:	f000 fe1d 	bl	8009eb0 <__multadd>
 8009276:	4639      	mov	r1, r7
 8009278:	4680      	mov	r8, r0
 800927a:	2300      	movs	r3, #0
 800927c:	220a      	movs	r2, #10
 800927e:	4620      	mov	r0, r4
 8009280:	f000 fe16 	bl	8009eb0 <__multadd>
 8009284:	4607      	mov	r7, r0
 8009286:	e7f0      	b.n	800926a <_dtoa_r+0xae2>
 8009288:	f1b9 0f00 	cmp.w	r9, #0
 800928c:	9a00      	ldr	r2, [sp, #0]
 800928e:	bfcc      	ite	gt
 8009290:	464d      	movgt	r5, r9
 8009292:	2501      	movle	r5, #1
 8009294:	4415      	add	r5, r2
 8009296:	f04f 0800 	mov.w	r8, #0
 800929a:	4659      	mov	r1, fp
 800929c:	2201      	movs	r2, #1
 800929e:	4620      	mov	r0, r4
 80092a0:	9301      	str	r3, [sp, #4]
 80092a2:	f000 ff9b 	bl	800a1dc <__lshift>
 80092a6:	4631      	mov	r1, r6
 80092a8:	4683      	mov	fp, r0
 80092aa:	f001 f803 	bl	800a2b4 <__mcmp>
 80092ae:	2800      	cmp	r0, #0
 80092b0:	dcb2      	bgt.n	8009218 <_dtoa_r+0xa90>
 80092b2:	d102      	bne.n	80092ba <_dtoa_r+0xb32>
 80092b4:	9b01      	ldr	r3, [sp, #4]
 80092b6:	07db      	lsls	r3, r3, #31
 80092b8:	d4ae      	bmi.n	8009218 <_dtoa_r+0xa90>
 80092ba:	462b      	mov	r3, r5
 80092bc:	461d      	mov	r5, r3
 80092be:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80092c2:	2a30      	cmp	r2, #48	; 0x30
 80092c4:	d0fa      	beq.n	80092bc <_dtoa_r+0xb34>
 80092c6:	e6f8      	b.n	80090ba <_dtoa_r+0x932>
 80092c8:	9a00      	ldr	r2, [sp, #0]
 80092ca:	429a      	cmp	r2, r3
 80092cc:	d1a5      	bne.n	800921a <_dtoa_r+0xa92>
 80092ce:	f10a 0a01 	add.w	sl, sl, #1
 80092d2:	2331      	movs	r3, #49	; 0x31
 80092d4:	e779      	b.n	80091ca <_dtoa_r+0xa42>
 80092d6:	4b14      	ldr	r3, [pc, #80]	; (8009328 <_dtoa_r+0xba0>)
 80092d8:	f7ff bab1 	b.w	800883e <_dtoa_r+0xb6>
 80092dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092de:	2b00      	cmp	r3, #0
 80092e0:	f47f aa93 	bne.w	800880a <_dtoa_r+0x82>
 80092e4:	4b11      	ldr	r3, [pc, #68]	; (800932c <_dtoa_r+0xba4>)
 80092e6:	f7ff baaa 	b.w	800883e <_dtoa_r+0xb6>
 80092ea:	f1b9 0f00 	cmp.w	r9, #0
 80092ee:	dc03      	bgt.n	80092f8 <_dtoa_r+0xb70>
 80092f0:	9b05      	ldr	r3, [sp, #20]
 80092f2:	2b02      	cmp	r3, #2
 80092f4:	f73f aeca 	bgt.w	800908c <_dtoa_r+0x904>
 80092f8:	9d00      	ldr	r5, [sp, #0]
 80092fa:	4631      	mov	r1, r6
 80092fc:	4658      	mov	r0, fp
 80092fe:	f7ff f9b5 	bl	800866c <quorem>
 8009302:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009306:	f805 3b01 	strb.w	r3, [r5], #1
 800930a:	9a00      	ldr	r2, [sp, #0]
 800930c:	1aaa      	subs	r2, r5, r2
 800930e:	4591      	cmp	r9, r2
 8009310:	ddba      	ble.n	8009288 <_dtoa_r+0xb00>
 8009312:	4659      	mov	r1, fp
 8009314:	2300      	movs	r3, #0
 8009316:	220a      	movs	r2, #10
 8009318:	4620      	mov	r0, r4
 800931a:	f000 fdc9 	bl	8009eb0 <__multadd>
 800931e:	4683      	mov	fp, r0
 8009320:	e7eb      	b.n	80092fa <_dtoa_r+0xb72>
 8009322:	bf00      	nop
 8009324:	0800e3a9 	.word	0x0800e3a9
 8009328:	0800e37a 	.word	0x0800e37a
 800932c:	0800e3a0 	.word	0x0800e3a0

08009330 <__sflush_r>:
 8009330:	898b      	ldrh	r3, [r1, #12]
 8009332:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800933a:	4605      	mov	r5, r0
 800933c:	0718      	lsls	r0, r3, #28
 800933e:	460c      	mov	r4, r1
 8009340:	d45f      	bmi.n	8009402 <__sflush_r+0xd2>
 8009342:	684b      	ldr	r3, [r1, #4]
 8009344:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009348:	2b00      	cmp	r3, #0
 800934a:	818a      	strh	r2, [r1, #12]
 800934c:	dc05      	bgt.n	800935a <__sflush_r+0x2a>
 800934e:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8009350:	2b00      	cmp	r3, #0
 8009352:	dc02      	bgt.n	800935a <__sflush_r+0x2a>
 8009354:	2000      	movs	r0, #0
 8009356:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800935a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800935c:	2e00      	cmp	r6, #0
 800935e:	d0f9      	beq.n	8009354 <__sflush_r+0x24>
 8009360:	2300      	movs	r3, #0
 8009362:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009366:	682f      	ldr	r7, [r5, #0]
 8009368:	602b      	str	r3, [r5, #0]
 800936a:	d036      	beq.n	80093da <__sflush_r+0xaa>
 800936c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800936e:	89a3      	ldrh	r3, [r4, #12]
 8009370:	075a      	lsls	r2, r3, #29
 8009372:	d505      	bpl.n	8009380 <__sflush_r+0x50>
 8009374:	6863      	ldr	r3, [r4, #4]
 8009376:	1ac0      	subs	r0, r0, r3
 8009378:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800937a:	b10b      	cbz	r3, 8009380 <__sflush_r+0x50>
 800937c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800937e:	1ac0      	subs	r0, r0, r3
 8009380:	2300      	movs	r3, #0
 8009382:	4602      	mov	r2, r0
 8009384:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009386:	69e1      	ldr	r1, [r4, #28]
 8009388:	4628      	mov	r0, r5
 800938a:	47b0      	blx	r6
 800938c:	1c43      	adds	r3, r0, #1
 800938e:	89a3      	ldrh	r3, [r4, #12]
 8009390:	d106      	bne.n	80093a0 <__sflush_r+0x70>
 8009392:	6829      	ldr	r1, [r5, #0]
 8009394:	291d      	cmp	r1, #29
 8009396:	d830      	bhi.n	80093fa <__sflush_r+0xca>
 8009398:	4a2b      	ldr	r2, [pc, #172]	; (8009448 <__sflush_r+0x118>)
 800939a:	40ca      	lsrs	r2, r1
 800939c:	07d6      	lsls	r6, r2, #31
 800939e:	d52c      	bpl.n	80093fa <__sflush_r+0xca>
 80093a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80093a4:	b21b      	sxth	r3, r3
 80093a6:	2200      	movs	r2, #0
 80093a8:	6062      	str	r2, [r4, #4]
 80093aa:	04d9      	lsls	r1, r3, #19
 80093ac:	6922      	ldr	r2, [r4, #16]
 80093ae:	81a3      	strh	r3, [r4, #12]
 80093b0:	6022      	str	r2, [r4, #0]
 80093b2:	d504      	bpl.n	80093be <__sflush_r+0x8e>
 80093b4:	1c42      	adds	r2, r0, #1
 80093b6:	d101      	bne.n	80093bc <__sflush_r+0x8c>
 80093b8:	682b      	ldr	r3, [r5, #0]
 80093ba:	b903      	cbnz	r3, 80093be <__sflush_r+0x8e>
 80093bc:	6520      	str	r0, [r4, #80]	; 0x50
 80093be:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80093c0:	602f      	str	r7, [r5, #0]
 80093c2:	2900      	cmp	r1, #0
 80093c4:	d0c6      	beq.n	8009354 <__sflush_r+0x24>
 80093c6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80093ca:	4299      	cmp	r1, r3
 80093cc:	d002      	beq.n	80093d4 <__sflush_r+0xa4>
 80093ce:	4628      	mov	r0, r5
 80093d0:	f000 f938 	bl	8009644 <_free_r>
 80093d4:	2000      	movs	r0, #0
 80093d6:	6320      	str	r0, [r4, #48]	; 0x30
 80093d8:	e7bd      	b.n	8009356 <__sflush_r+0x26>
 80093da:	69e1      	ldr	r1, [r4, #28]
 80093dc:	2301      	movs	r3, #1
 80093de:	4628      	mov	r0, r5
 80093e0:	47b0      	blx	r6
 80093e2:	1c41      	adds	r1, r0, #1
 80093e4:	d1c3      	bne.n	800936e <__sflush_r+0x3e>
 80093e6:	682b      	ldr	r3, [r5, #0]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d0c0      	beq.n	800936e <__sflush_r+0x3e>
 80093ec:	2b1d      	cmp	r3, #29
 80093ee:	d001      	beq.n	80093f4 <__sflush_r+0xc4>
 80093f0:	2b16      	cmp	r3, #22
 80093f2:	d101      	bne.n	80093f8 <__sflush_r+0xc8>
 80093f4:	602f      	str	r7, [r5, #0]
 80093f6:	e7ad      	b.n	8009354 <__sflush_r+0x24>
 80093f8:	89a3      	ldrh	r3, [r4, #12]
 80093fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80093fe:	81a3      	strh	r3, [r4, #12]
 8009400:	e7a9      	b.n	8009356 <__sflush_r+0x26>
 8009402:	690f      	ldr	r7, [r1, #16]
 8009404:	2f00      	cmp	r7, #0
 8009406:	d0a5      	beq.n	8009354 <__sflush_r+0x24>
 8009408:	079b      	lsls	r3, r3, #30
 800940a:	680e      	ldr	r6, [r1, #0]
 800940c:	bf08      	it	eq
 800940e:	694b      	ldreq	r3, [r1, #20]
 8009410:	600f      	str	r7, [r1, #0]
 8009412:	bf18      	it	ne
 8009414:	2300      	movne	r3, #0
 8009416:	eba6 0807 	sub.w	r8, r6, r7
 800941a:	608b      	str	r3, [r1, #8]
 800941c:	f1b8 0f00 	cmp.w	r8, #0
 8009420:	dd98      	ble.n	8009354 <__sflush_r+0x24>
 8009422:	69e1      	ldr	r1, [r4, #28]
 8009424:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009426:	4643      	mov	r3, r8
 8009428:	463a      	mov	r2, r7
 800942a:	4628      	mov	r0, r5
 800942c:	47b0      	blx	r6
 800942e:	2800      	cmp	r0, #0
 8009430:	dc06      	bgt.n	8009440 <__sflush_r+0x110>
 8009432:	89a3      	ldrh	r3, [r4, #12]
 8009434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009438:	81a3      	strh	r3, [r4, #12]
 800943a:	f04f 30ff 	mov.w	r0, #4294967295
 800943e:	e78a      	b.n	8009356 <__sflush_r+0x26>
 8009440:	4407      	add	r7, r0
 8009442:	eba8 0800 	sub.w	r8, r8, r0
 8009446:	e7e9      	b.n	800941c <__sflush_r+0xec>
 8009448:	20400001 	.word	0x20400001

0800944c <_fflush_r>:
 800944c:	b538      	push	{r3, r4, r5, lr}
 800944e:	460c      	mov	r4, r1
 8009450:	4605      	mov	r5, r0
 8009452:	b118      	cbz	r0, 800945c <_fflush_r+0x10>
 8009454:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009456:	b90b      	cbnz	r3, 800945c <_fflush_r+0x10>
 8009458:	f000 f864 	bl	8009524 <__sinit>
 800945c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009460:	b1bb      	cbz	r3, 8009492 <_fflush_r+0x46>
 8009462:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009464:	07d0      	lsls	r0, r2, #31
 8009466:	d404      	bmi.n	8009472 <_fflush_r+0x26>
 8009468:	0599      	lsls	r1, r3, #22
 800946a:	d402      	bmi.n	8009472 <_fflush_r+0x26>
 800946c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800946e:	f000 fa16 	bl	800989e <__retarget_lock_acquire_recursive>
 8009472:	4628      	mov	r0, r5
 8009474:	4621      	mov	r1, r4
 8009476:	f7ff ff5b 	bl	8009330 <__sflush_r>
 800947a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800947c:	07da      	lsls	r2, r3, #31
 800947e:	4605      	mov	r5, r0
 8009480:	d405      	bmi.n	800948e <_fflush_r+0x42>
 8009482:	89a3      	ldrh	r3, [r4, #12]
 8009484:	059b      	lsls	r3, r3, #22
 8009486:	d402      	bmi.n	800948e <_fflush_r+0x42>
 8009488:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800948a:	f000 fa0a 	bl	80098a2 <__retarget_lock_release_recursive>
 800948e:	4628      	mov	r0, r5
 8009490:	bd38      	pop	{r3, r4, r5, pc}
 8009492:	461d      	mov	r5, r3
 8009494:	e7fb      	b.n	800948e <_fflush_r+0x42>
	...

08009498 <std>:
 8009498:	2300      	movs	r3, #0
 800949a:	b510      	push	{r4, lr}
 800949c:	4604      	mov	r4, r0
 800949e:	e9c0 3300 	strd	r3, r3, [r0]
 80094a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80094a6:	6083      	str	r3, [r0, #8]
 80094a8:	8181      	strh	r1, [r0, #12]
 80094aa:	6643      	str	r3, [r0, #100]	; 0x64
 80094ac:	81c2      	strh	r2, [r0, #14]
 80094ae:	6183      	str	r3, [r0, #24]
 80094b0:	4619      	mov	r1, r3
 80094b2:	2208      	movs	r2, #8
 80094b4:	305c      	adds	r0, #92	; 0x5c
 80094b6:	f7fd f919 	bl	80066ec <memset>
 80094ba:	4b07      	ldr	r3, [pc, #28]	; (80094d8 <std+0x40>)
 80094bc:	6223      	str	r3, [r4, #32]
 80094be:	4b07      	ldr	r3, [pc, #28]	; (80094dc <std+0x44>)
 80094c0:	6263      	str	r3, [r4, #36]	; 0x24
 80094c2:	4b07      	ldr	r3, [pc, #28]	; (80094e0 <std+0x48>)
 80094c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80094c6:	4b07      	ldr	r3, [pc, #28]	; (80094e4 <std+0x4c>)
 80094c8:	61e4      	str	r4, [r4, #28]
 80094ca:	62e3      	str	r3, [r4, #44]	; 0x2c
 80094cc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80094d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094d4:	f000 b9e0 	b.w	8009898 <__retarget_lock_init_recursive>
 80094d8:	0800a59d 	.word	0x0800a59d
 80094dc:	0800a5c3 	.word	0x0800a5c3
 80094e0:	0800a5fb 	.word	0x0800a5fb
 80094e4:	0800a61f 	.word	0x0800a61f

080094e8 <_cleanup_r>:
 80094e8:	4901      	ldr	r1, [pc, #4]	; (80094f0 <_cleanup_r+0x8>)
 80094ea:	f000 b96b 	b.w	80097c4 <_fwalk_reent>
 80094ee:	bf00      	nop
 80094f0:	0800c3f5 	.word	0x0800c3f5

080094f4 <__sfp_lock_acquire>:
 80094f4:	4801      	ldr	r0, [pc, #4]	; (80094fc <__sfp_lock_acquire+0x8>)
 80094f6:	f000 b9d2 	b.w	800989e <__retarget_lock_acquire_recursive>
 80094fa:	bf00      	nop
 80094fc:	20000c7c 	.word	0x20000c7c

08009500 <__sfp_lock_release>:
 8009500:	4801      	ldr	r0, [pc, #4]	; (8009508 <__sfp_lock_release+0x8>)
 8009502:	f000 b9ce 	b.w	80098a2 <__retarget_lock_release_recursive>
 8009506:	bf00      	nop
 8009508:	20000c7c 	.word	0x20000c7c

0800950c <__sinit_lock_acquire>:
 800950c:	4801      	ldr	r0, [pc, #4]	; (8009514 <__sinit_lock_acquire+0x8>)
 800950e:	f000 b9c6 	b.w	800989e <__retarget_lock_acquire_recursive>
 8009512:	bf00      	nop
 8009514:	20000c77 	.word	0x20000c77

08009518 <__sinit_lock_release>:
 8009518:	4801      	ldr	r0, [pc, #4]	; (8009520 <__sinit_lock_release+0x8>)
 800951a:	f000 b9c2 	b.w	80098a2 <__retarget_lock_release_recursive>
 800951e:	bf00      	nop
 8009520:	20000c77 	.word	0x20000c77

08009524 <__sinit>:
 8009524:	b510      	push	{r4, lr}
 8009526:	4604      	mov	r4, r0
 8009528:	f7ff fff0 	bl	800950c <__sinit_lock_acquire>
 800952c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800952e:	b11a      	cbz	r2, 8009538 <__sinit+0x14>
 8009530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009534:	f7ff bff0 	b.w	8009518 <__sinit_lock_release>
 8009538:	4b0d      	ldr	r3, [pc, #52]	; (8009570 <__sinit+0x4c>)
 800953a:	63e3      	str	r3, [r4, #60]	; 0x3c
 800953c:	2303      	movs	r3, #3
 800953e:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8009542:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8009546:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800954a:	6860      	ldr	r0, [r4, #4]
 800954c:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8009550:	2104      	movs	r1, #4
 8009552:	f7ff ffa1 	bl	8009498 <std>
 8009556:	68a0      	ldr	r0, [r4, #8]
 8009558:	2201      	movs	r2, #1
 800955a:	2109      	movs	r1, #9
 800955c:	f7ff ff9c 	bl	8009498 <std>
 8009560:	68e0      	ldr	r0, [r4, #12]
 8009562:	2202      	movs	r2, #2
 8009564:	2112      	movs	r1, #18
 8009566:	f7ff ff97 	bl	8009498 <std>
 800956a:	2301      	movs	r3, #1
 800956c:	63a3      	str	r3, [r4, #56]	; 0x38
 800956e:	e7df      	b.n	8009530 <__sinit+0xc>
 8009570:	080094e9 	.word	0x080094e9

08009574 <__libc_fini_array>:
 8009574:	b538      	push	{r3, r4, r5, lr}
 8009576:	4d07      	ldr	r5, [pc, #28]	; (8009594 <__libc_fini_array+0x20>)
 8009578:	4c07      	ldr	r4, [pc, #28]	; (8009598 <__libc_fini_array+0x24>)
 800957a:	1b64      	subs	r4, r4, r5
 800957c:	10a4      	asrs	r4, r4, #2
 800957e:	b91c      	cbnz	r4, 8009588 <__libc_fini_array+0x14>
 8009580:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009584:	f004 be0c 	b.w	800e1a0 <_fini>
 8009588:	3c01      	subs	r4, #1
 800958a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800958e:	4798      	blx	r3
 8009590:	e7f5      	b.n	800957e <__libc_fini_array+0xa>
 8009592:	bf00      	nop
 8009594:	0800e7b8 	.word	0x0800e7b8
 8009598:	0800e7bc 	.word	0x0800e7bc

0800959c <_malloc_trim_r>:
 800959c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095a0:	4606      	mov	r6, r0
 80095a2:	2008      	movs	r0, #8
 80095a4:	460c      	mov	r4, r1
 80095a6:	f002 f929 	bl	800b7fc <sysconf>
 80095aa:	4f23      	ldr	r7, [pc, #140]	; (8009638 <_malloc_trim_r+0x9c>)
 80095ac:	4680      	mov	r8, r0
 80095ae:	4630      	mov	r0, r6
 80095b0:	f000 fc44 	bl	8009e3c <__malloc_lock>
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	685d      	ldr	r5, [r3, #4]
 80095b8:	f025 0503 	bic.w	r5, r5, #3
 80095bc:	1b2c      	subs	r4, r5, r4
 80095be:	3c11      	subs	r4, #17
 80095c0:	4444      	add	r4, r8
 80095c2:	fbb4 f4f8 	udiv	r4, r4, r8
 80095c6:	3c01      	subs	r4, #1
 80095c8:	fb08 f404 	mul.w	r4, r8, r4
 80095cc:	45a0      	cmp	r8, r4
 80095ce:	dd05      	ble.n	80095dc <_malloc_trim_r+0x40>
 80095d0:	4630      	mov	r0, r6
 80095d2:	f000 fc39 	bl	8009e48 <__malloc_unlock>
 80095d6:	2000      	movs	r0, #0
 80095d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095dc:	2100      	movs	r1, #0
 80095de:	4630      	mov	r0, r6
 80095e0:	f000 ffa0 	bl	800a524 <_sbrk_r>
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	442b      	add	r3, r5
 80095e8:	4298      	cmp	r0, r3
 80095ea:	d1f1      	bne.n	80095d0 <_malloc_trim_r+0x34>
 80095ec:	4261      	negs	r1, r4
 80095ee:	4630      	mov	r0, r6
 80095f0:	f000 ff98 	bl	800a524 <_sbrk_r>
 80095f4:	3001      	adds	r0, #1
 80095f6:	d110      	bne.n	800961a <_malloc_trim_r+0x7e>
 80095f8:	2100      	movs	r1, #0
 80095fa:	4630      	mov	r0, r6
 80095fc:	f000 ff92 	bl	800a524 <_sbrk_r>
 8009600:	68ba      	ldr	r2, [r7, #8]
 8009602:	1a83      	subs	r3, r0, r2
 8009604:	2b0f      	cmp	r3, #15
 8009606:	dde3      	ble.n	80095d0 <_malloc_trim_r+0x34>
 8009608:	490c      	ldr	r1, [pc, #48]	; (800963c <_malloc_trim_r+0xa0>)
 800960a:	6809      	ldr	r1, [r1, #0]
 800960c:	1a40      	subs	r0, r0, r1
 800960e:	490c      	ldr	r1, [pc, #48]	; (8009640 <_malloc_trim_r+0xa4>)
 8009610:	f043 0301 	orr.w	r3, r3, #1
 8009614:	6008      	str	r0, [r1, #0]
 8009616:	6053      	str	r3, [r2, #4]
 8009618:	e7da      	b.n	80095d0 <_malloc_trim_r+0x34>
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	4a08      	ldr	r2, [pc, #32]	; (8009640 <_malloc_trim_r+0xa4>)
 800961e:	1b2d      	subs	r5, r5, r4
 8009620:	f045 0501 	orr.w	r5, r5, #1
 8009624:	605d      	str	r5, [r3, #4]
 8009626:	6813      	ldr	r3, [r2, #0]
 8009628:	4630      	mov	r0, r6
 800962a:	1b1c      	subs	r4, r3, r4
 800962c:	6014      	str	r4, [r2, #0]
 800962e:	f000 fc0b 	bl	8009e48 <__malloc_unlock>
 8009632:	2001      	movs	r0, #1
 8009634:	e7d0      	b.n	80095d8 <_malloc_trim_r+0x3c>
 8009636:	bf00      	nop
 8009638:	200004b0 	.word	0x200004b0
 800963c:	200008b8 	.word	0x200008b8
 8009640:	20000ab0 	.word	0x20000ab0

08009644 <_free_r>:
 8009644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009646:	4605      	mov	r5, r0
 8009648:	460f      	mov	r7, r1
 800964a:	2900      	cmp	r1, #0
 800964c:	f000 80b1 	beq.w	80097b2 <_free_r+0x16e>
 8009650:	f000 fbf4 	bl	8009e3c <__malloc_lock>
 8009654:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009658:	4856      	ldr	r0, [pc, #344]	; (80097b4 <_free_r+0x170>)
 800965a:	f022 0401 	bic.w	r4, r2, #1
 800965e:	f1a7 0308 	sub.w	r3, r7, #8
 8009662:	eb03 0c04 	add.w	ip, r3, r4
 8009666:	6881      	ldr	r1, [r0, #8]
 8009668:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800966c:	4561      	cmp	r1, ip
 800966e:	f026 0603 	bic.w	r6, r6, #3
 8009672:	f002 0201 	and.w	r2, r2, #1
 8009676:	d11b      	bne.n	80096b0 <_free_r+0x6c>
 8009678:	4434      	add	r4, r6
 800967a:	b93a      	cbnz	r2, 800968c <_free_r+0x48>
 800967c:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8009680:	1a9b      	subs	r3, r3, r2
 8009682:	4414      	add	r4, r2
 8009684:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8009688:	60ca      	str	r2, [r1, #12]
 800968a:	6091      	str	r1, [r2, #8]
 800968c:	f044 0201 	orr.w	r2, r4, #1
 8009690:	605a      	str	r2, [r3, #4]
 8009692:	6083      	str	r3, [r0, #8]
 8009694:	4b48      	ldr	r3, [pc, #288]	; (80097b8 <_free_r+0x174>)
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	42a3      	cmp	r3, r4
 800969a:	d804      	bhi.n	80096a6 <_free_r+0x62>
 800969c:	4b47      	ldr	r3, [pc, #284]	; (80097bc <_free_r+0x178>)
 800969e:	4628      	mov	r0, r5
 80096a0:	6819      	ldr	r1, [r3, #0]
 80096a2:	f7ff ff7b 	bl	800959c <_malloc_trim_r>
 80096a6:	4628      	mov	r0, r5
 80096a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80096ac:	f000 bbcc 	b.w	8009e48 <__malloc_unlock>
 80096b0:	f8cc 6004 	str.w	r6, [ip, #4]
 80096b4:	2a00      	cmp	r2, #0
 80096b6:	d138      	bne.n	800972a <_free_r+0xe6>
 80096b8:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80096bc:	1a5b      	subs	r3, r3, r1
 80096be:	440c      	add	r4, r1
 80096c0:	6899      	ldr	r1, [r3, #8]
 80096c2:	f100 0708 	add.w	r7, r0, #8
 80096c6:	42b9      	cmp	r1, r7
 80096c8:	d031      	beq.n	800972e <_free_r+0xea>
 80096ca:	68df      	ldr	r7, [r3, #12]
 80096cc:	60cf      	str	r7, [r1, #12]
 80096ce:	60b9      	str	r1, [r7, #8]
 80096d0:	eb0c 0106 	add.w	r1, ip, r6
 80096d4:	6849      	ldr	r1, [r1, #4]
 80096d6:	07c9      	lsls	r1, r1, #31
 80096d8:	d40b      	bmi.n	80096f2 <_free_r+0xae>
 80096da:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80096de:	4434      	add	r4, r6
 80096e0:	bb3a      	cbnz	r2, 8009732 <_free_r+0xee>
 80096e2:	4e37      	ldr	r6, [pc, #220]	; (80097c0 <_free_r+0x17c>)
 80096e4:	42b1      	cmp	r1, r6
 80096e6:	d124      	bne.n	8009732 <_free_r+0xee>
 80096e8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80096ec:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80096f0:	2201      	movs	r2, #1
 80096f2:	f044 0101 	orr.w	r1, r4, #1
 80096f6:	6059      	str	r1, [r3, #4]
 80096f8:	511c      	str	r4, [r3, r4]
 80096fa:	2a00      	cmp	r2, #0
 80096fc:	d1d3      	bne.n	80096a6 <_free_r+0x62>
 80096fe:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8009702:	d21b      	bcs.n	800973c <_free_r+0xf8>
 8009704:	0961      	lsrs	r1, r4, #5
 8009706:	08e2      	lsrs	r2, r4, #3
 8009708:	2401      	movs	r4, #1
 800970a:	408c      	lsls	r4, r1
 800970c:	6841      	ldr	r1, [r0, #4]
 800970e:	3201      	adds	r2, #1
 8009710:	430c      	orrs	r4, r1
 8009712:	6044      	str	r4, [r0, #4]
 8009714:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8009718:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800971c:	3908      	subs	r1, #8
 800971e:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8009722:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8009726:	60e3      	str	r3, [r4, #12]
 8009728:	e7bd      	b.n	80096a6 <_free_r+0x62>
 800972a:	2200      	movs	r2, #0
 800972c:	e7d0      	b.n	80096d0 <_free_r+0x8c>
 800972e:	2201      	movs	r2, #1
 8009730:	e7ce      	b.n	80096d0 <_free_r+0x8c>
 8009732:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8009736:	60ce      	str	r6, [r1, #12]
 8009738:	60b1      	str	r1, [r6, #8]
 800973a:	e7da      	b.n	80096f2 <_free_r+0xae>
 800973c:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8009740:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8009744:	d214      	bcs.n	8009770 <_free_r+0x12c>
 8009746:	09a2      	lsrs	r2, r4, #6
 8009748:	3238      	adds	r2, #56	; 0x38
 800974a:	1c51      	adds	r1, r2, #1
 800974c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8009750:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8009754:	428e      	cmp	r6, r1
 8009756:	d125      	bne.n	80097a4 <_free_r+0x160>
 8009758:	2401      	movs	r4, #1
 800975a:	1092      	asrs	r2, r2, #2
 800975c:	fa04 f202 	lsl.w	r2, r4, r2
 8009760:	6844      	ldr	r4, [r0, #4]
 8009762:	4322      	orrs	r2, r4
 8009764:	6042      	str	r2, [r0, #4]
 8009766:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800976a:	60b3      	str	r3, [r6, #8]
 800976c:	60cb      	str	r3, [r1, #12]
 800976e:	e79a      	b.n	80096a6 <_free_r+0x62>
 8009770:	2a14      	cmp	r2, #20
 8009772:	d801      	bhi.n	8009778 <_free_r+0x134>
 8009774:	325b      	adds	r2, #91	; 0x5b
 8009776:	e7e8      	b.n	800974a <_free_r+0x106>
 8009778:	2a54      	cmp	r2, #84	; 0x54
 800977a:	d802      	bhi.n	8009782 <_free_r+0x13e>
 800977c:	0b22      	lsrs	r2, r4, #12
 800977e:	326e      	adds	r2, #110	; 0x6e
 8009780:	e7e3      	b.n	800974a <_free_r+0x106>
 8009782:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009786:	d802      	bhi.n	800978e <_free_r+0x14a>
 8009788:	0be2      	lsrs	r2, r4, #15
 800978a:	3277      	adds	r2, #119	; 0x77
 800978c:	e7dd      	b.n	800974a <_free_r+0x106>
 800978e:	f240 5154 	movw	r1, #1364	; 0x554
 8009792:	428a      	cmp	r2, r1
 8009794:	bf9a      	itte	ls
 8009796:	0ca2      	lsrls	r2, r4, #18
 8009798:	327c      	addls	r2, #124	; 0x7c
 800979a:	227e      	movhi	r2, #126	; 0x7e
 800979c:	e7d5      	b.n	800974a <_free_r+0x106>
 800979e:	6889      	ldr	r1, [r1, #8]
 80097a0:	428e      	cmp	r6, r1
 80097a2:	d004      	beq.n	80097ae <_free_r+0x16a>
 80097a4:	684a      	ldr	r2, [r1, #4]
 80097a6:	f022 0203 	bic.w	r2, r2, #3
 80097aa:	42a2      	cmp	r2, r4
 80097ac:	d8f7      	bhi.n	800979e <_free_r+0x15a>
 80097ae:	68ce      	ldr	r6, [r1, #12]
 80097b0:	e7d9      	b.n	8009766 <_free_r+0x122>
 80097b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097b4:	200004b0 	.word	0x200004b0
 80097b8:	200008bc 	.word	0x200008bc
 80097bc:	20000ae0 	.word	0x20000ae0
 80097c0:	200004b8 	.word	0x200004b8

080097c4 <_fwalk_reent>:
 80097c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097c8:	4606      	mov	r6, r0
 80097ca:	4688      	mov	r8, r1
 80097cc:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 80097d0:	2700      	movs	r7, #0
 80097d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80097d6:	f1b9 0901 	subs.w	r9, r9, #1
 80097da:	d505      	bpl.n	80097e8 <_fwalk_reent+0x24>
 80097dc:	6824      	ldr	r4, [r4, #0]
 80097de:	2c00      	cmp	r4, #0
 80097e0:	d1f7      	bne.n	80097d2 <_fwalk_reent+0xe>
 80097e2:	4638      	mov	r0, r7
 80097e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097e8:	89ab      	ldrh	r3, [r5, #12]
 80097ea:	2b01      	cmp	r3, #1
 80097ec:	d907      	bls.n	80097fe <_fwalk_reent+0x3a>
 80097ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80097f2:	3301      	adds	r3, #1
 80097f4:	d003      	beq.n	80097fe <_fwalk_reent+0x3a>
 80097f6:	4629      	mov	r1, r5
 80097f8:	4630      	mov	r0, r6
 80097fa:	47c0      	blx	r8
 80097fc:	4307      	orrs	r7, r0
 80097fe:	3568      	adds	r5, #104	; 0x68
 8009800:	e7e9      	b.n	80097d6 <_fwalk_reent+0x12>
	...

08009804 <_findenv_r>:
 8009804:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009808:	4607      	mov	r7, r0
 800980a:	4689      	mov	r9, r1
 800980c:	4616      	mov	r6, r2
 800980e:	f002 fde5 	bl	800c3dc <__env_lock>
 8009812:	4b18      	ldr	r3, [pc, #96]	; (8009874 <_findenv_r+0x70>)
 8009814:	681c      	ldr	r4, [r3, #0]
 8009816:	469a      	mov	sl, r3
 8009818:	b134      	cbz	r4, 8009828 <_findenv_r+0x24>
 800981a:	464b      	mov	r3, r9
 800981c:	4698      	mov	r8, r3
 800981e:	f813 1b01 	ldrb.w	r1, [r3], #1
 8009822:	b139      	cbz	r1, 8009834 <_findenv_r+0x30>
 8009824:	293d      	cmp	r1, #61	; 0x3d
 8009826:	d1f9      	bne.n	800981c <_findenv_r+0x18>
 8009828:	4638      	mov	r0, r7
 800982a:	f002 fddd 	bl	800c3e8 <__env_unlock>
 800982e:	2000      	movs	r0, #0
 8009830:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009834:	eba8 0809 	sub.w	r8, r8, r9
 8009838:	46a3      	mov	fp, r4
 800983a:	f854 0b04 	ldr.w	r0, [r4], #4
 800983e:	2800      	cmp	r0, #0
 8009840:	d0f2      	beq.n	8009828 <_findenv_r+0x24>
 8009842:	4642      	mov	r2, r8
 8009844:	4649      	mov	r1, r9
 8009846:	f000 fef6 	bl	800a636 <strncmp>
 800984a:	2800      	cmp	r0, #0
 800984c:	d1f4      	bne.n	8009838 <_findenv_r+0x34>
 800984e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009852:	eb03 0508 	add.w	r5, r3, r8
 8009856:	f813 3008 	ldrb.w	r3, [r3, r8]
 800985a:	2b3d      	cmp	r3, #61	; 0x3d
 800985c:	d1ec      	bne.n	8009838 <_findenv_r+0x34>
 800985e:	f8da 3000 	ldr.w	r3, [sl]
 8009862:	ebab 0303 	sub.w	r3, fp, r3
 8009866:	109b      	asrs	r3, r3, #2
 8009868:	4638      	mov	r0, r7
 800986a:	6033      	str	r3, [r6, #0]
 800986c:	f002 fdbc 	bl	800c3e8 <__env_unlock>
 8009870:	1c68      	adds	r0, r5, #1
 8009872:	e7dd      	b.n	8009830 <_findenv_r+0x2c>
 8009874:	20000008 	.word	0x20000008

08009878 <_getenv_r>:
 8009878:	b507      	push	{r0, r1, r2, lr}
 800987a:	aa01      	add	r2, sp, #4
 800987c:	f7ff ffc2 	bl	8009804 <_findenv_r>
 8009880:	b003      	add	sp, #12
 8009882:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08009888 <__gettzinfo>:
 8009888:	4800      	ldr	r0, [pc, #0]	; (800988c <__gettzinfo+0x4>)
 800988a:	4770      	bx	lr
 800988c:	20000458 	.word	0x20000458

08009890 <_localeconv_r>:
 8009890:	4800      	ldr	r0, [pc, #0]	; (8009894 <_localeconv_r+0x4>)
 8009892:	4770      	bx	lr
 8009894:	200009b0 	.word	0x200009b0

08009898 <__retarget_lock_init_recursive>:
 8009898:	4770      	bx	lr

0800989a <__retarget_lock_close_recursive>:
 800989a:	4770      	bx	lr

0800989c <__retarget_lock_acquire>:
 800989c:	4770      	bx	lr

0800989e <__retarget_lock_acquire_recursive>:
 800989e:	4770      	bx	lr

080098a0 <__retarget_lock_release>:
 80098a0:	4770      	bx	lr

080098a2 <__retarget_lock_release_recursive>:
 80098a2:	4770      	bx	lr

080098a4 <__swhatbuf_r>:
 80098a4:	b570      	push	{r4, r5, r6, lr}
 80098a6:	460e      	mov	r6, r1
 80098a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098ac:	2900      	cmp	r1, #0
 80098ae:	b096      	sub	sp, #88	; 0x58
 80098b0:	4614      	mov	r4, r2
 80098b2:	461d      	mov	r5, r3
 80098b4:	da09      	bge.n	80098ca <__swhatbuf_r+0x26>
 80098b6:	89b3      	ldrh	r3, [r6, #12]
 80098b8:	2200      	movs	r2, #0
 80098ba:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80098be:	602a      	str	r2, [r5, #0]
 80098c0:	d116      	bne.n	80098f0 <__swhatbuf_r+0x4c>
 80098c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098c6:	6023      	str	r3, [r4, #0]
 80098c8:	e015      	b.n	80098f6 <__swhatbuf_r+0x52>
 80098ca:	466a      	mov	r2, sp
 80098cc:	f002 fe68 	bl	800c5a0 <_fstat_r>
 80098d0:	2800      	cmp	r0, #0
 80098d2:	dbf0      	blt.n	80098b6 <__swhatbuf_r+0x12>
 80098d4:	9a01      	ldr	r2, [sp, #4]
 80098d6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80098da:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80098de:	425a      	negs	r2, r3
 80098e0:	415a      	adcs	r2, r3
 80098e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098e6:	602a      	str	r2, [r5, #0]
 80098e8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80098ec:	6023      	str	r3, [r4, #0]
 80098ee:	e002      	b.n	80098f6 <__swhatbuf_r+0x52>
 80098f0:	2340      	movs	r3, #64	; 0x40
 80098f2:	6023      	str	r3, [r4, #0]
 80098f4:	4610      	mov	r0, r2
 80098f6:	b016      	add	sp, #88	; 0x58
 80098f8:	bd70      	pop	{r4, r5, r6, pc}
	...

080098fc <__smakebuf_r>:
 80098fc:	898b      	ldrh	r3, [r1, #12]
 80098fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009900:	079d      	lsls	r5, r3, #30
 8009902:	4606      	mov	r6, r0
 8009904:	460c      	mov	r4, r1
 8009906:	d507      	bpl.n	8009918 <__smakebuf_r+0x1c>
 8009908:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800990c:	6023      	str	r3, [r4, #0]
 800990e:	6123      	str	r3, [r4, #16]
 8009910:	2301      	movs	r3, #1
 8009912:	6163      	str	r3, [r4, #20]
 8009914:	b002      	add	sp, #8
 8009916:	bd70      	pop	{r4, r5, r6, pc}
 8009918:	ab01      	add	r3, sp, #4
 800991a:	466a      	mov	r2, sp
 800991c:	f7ff ffc2 	bl	80098a4 <__swhatbuf_r>
 8009920:	9900      	ldr	r1, [sp, #0]
 8009922:	4605      	mov	r5, r0
 8009924:	4630      	mov	r0, r6
 8009926:	f000 f839 	bl	800999c <_malloc_r>
 800992a:	b948      	cbnz	r0, 8009940 <__smakebuf_r+0x44>
 800992c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009930:	059a      	lsls	r2, r3, #22
 8009932:	d4ef      	bmi.n	8009914 <__smakebuf_r+0x18>
 8009934:	f023 0303 	bic.w	r3, r3, #3
 8009938:	f043 0302 	orr.w	r3, r3, #2
 800993c:	81a3      	strh	r3, [r4, #12]
 800993e:	e7e3      	b.n	8009908 <__smakebuf_r+0xc>
 8009940:	4b0d      	ldr	r3, [pc, #52]	; (8009978 <__smakebuf_r+0x7c>)
 8009942:	63f3      	str	r3, [r6, #60]	; 0x3c
 8009944:	89a3      	ldrh	r3, [r4, #12]
 8009946:	6020      	str	r0, [r4, #0]
 8009948:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800994c:	81a3      	strh	r3, [r4, #12]
 800994e:	9b00      	ldr	r3, [sp, #0]
 8009950:	6163      	str	r3, [r4, #20]
 8009952:	9b01      	ldr	r3, [sp, #4]
 8009954:	6120      	str	r0, [r4, #16]
 8009956:	b15b      	cbz	r3, 8009970 <__smakebuf_r+0x74>
 8009958:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800995c:	4630      	mov	r0, r6
 800995e:	f002 ff7b 	bl	800c858 <_isatty_r>
 8009962:	b128      	cbz	r0, 8009970 <__smakebuf_r+0x74>
 8009964:	89a3      	ldrh	r3, [r4, #12]
 8009966:	f023 0303 	bic.w	r3, r3, #3
 800996a:	f043 0301 	orr.w	r3, r3, #1
 800996e:	81a3      	strh	r3, [r4, #12]
 8009970:	89a0      	ldrh	r0, [r4, #12]
 8009972:	4305      	orrs	r5, r0
 8009974:	81a5      	strh	r5, [r4, #12]
 8009976:	e7cd      	b.n	8009914 <__smakebuf_r+0x18>
 8009978:	080094e9 	.word	0x080094e9

0800997c <malloc>:
 800997c:	4b02      	ldr	r3, [pc, #8]	; (8009988 <malloc+0xc>)
 800997e:	4601      	mov	r1, r0
 8009980:	6818      	ldr	r0, [r3, #0]
 8009982:	f000 b80b 	b.w	800999c <_malloc_r>
 8009986:	bf00      	nop
 8009988:	20000018 	.word	0x20000018

0800998c <free>:
 800998c:	4b02      	ldr	r3, [pc, #8]	; (8009998 <free+0xc>)
 800998e:	4601      	mov	r1, r0
 8009990:	6818      	ldr	r0, [r3, #0]
 8009992:	f7ff be57 	b.w	8009644 <_free_r>
 8009996:	bf00      	nop
 8009998:	20000018 	.word	0x20000018

0800999c <_malloc_r>:
 800999c:	f101 030b 	add.w	r3, r1, #11
 80099a0:	2b16      	cmp	r3, #22
 80099a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099a6:	4605      	mov	r5, r0
 80099a8:	d906      	bls.n	80099b8 <_malloc_r+0x1c>
 80099aa:	f033 0707 	bics.w	r7, r3, #7
 80099ae:	d504      	bpl.n	80099ba <_malloc_r+0x1e>
 80099b0:	230c      	movs	r3, #12
 80099b2:	602b      	str	r3, [r5, #0]
 80099b4:	2400      	movs	r4, #0
 80099b6:	e1ae      	b.n	8009d16 <_malloc_r+0x37a>
 80099b8:	2710      	movs	r7, #16
 80099ba:	42b9      	cmp	r1, r7
 80099bc:	d8f8      	bhi.n	80099b0 <_malloc_r+0x14>
 80099be:	4628      	mov	r0, r5
 80099c0:	f000 fa3c 	bl	8009e3c <__malloc_lock>
 80099c4:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80099c8:	4ec3      	ldr	r6, [pc, #780]	; (8009cd8 <_malloc_r+0x33c>)
 80099ca:	d238      	bcs.n	8009a3e <_malloc_r+0xa2>
 80099cc:	f107 0208 	add.w	r2, r7, #8
 80099d0:	4432      	add	r2, r6
 80099d2:	f1a2 0108 	sub.w	r1, r2, #8
 80099d6:	6854      	ldr	r4, [r2, #4]
 80099d8:	428c      	cmp	r4, r1
 80099da:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80099de:	d102      	bne.n	80099e6 <_malloc_r+0x4a>
 80099e0:	68d4      	ldr	r4, [r2, #12]
 80099e2:	42a2      	cmp	r2, r4
 80099e4:	d010      	beq.n	8009a08 <_malloc_r+0x6c>
 80099e6:	6863      	ldr	r3, [r4, #4]
 80099e8:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80099ec:	f023 0303 	bic.w	r3, r3, #3
 80099f0:	60ca      	str	r2, [r1, #12]
 80099f2:	4423      	add	r3, r4
 80099f4:	6091      	str	r1, [r2, #8]
 80099f6:	685a      	ldr	r2, [r3, #4]
 80099f8:	f042 0201 	orr.w	r2, r2, #1
 80099fc:	605a      	str	r2, [r3, #4]
 80099fe:	4628      	mov	r0, r5
 8009a00:	f000 fa22 	bl	8009e48 <__malloc_unlock>
 8009a04:	3408      	adds	r4, #8
 8009a06:	e186      	b.n	8009d16 <_malloc_r+0x37a>
 8009a08:	3302      	adds	r3, #2
 8009a0a:	4ab4      	ldr	r2, [pc, #720]	; (8009cdc <_malloc_r+0x340>)
 8009a0c:	6934      	ldr	r4, [r6, #16]
 8009a0e:	4294      	cmp	r4, r2
 8009a10:	4611      	mov	r1, r2
 8009a12:	d077      	beq.n	8009b04 <_malloc_r+0x168>
 8009a14:	6860      	ldr	r0, [r4, #4]
 8009a16:	f020 0c03 	bic.w	ip, r0, #3
 8009a1a:	ebac 0007 	sub.w	r0, ip, r7
 8009a1e:	280f      	cmp	r0, #15
 8009a20:	dd48      	ble.n	8009ab4 <_malloc_r+0x118>
 8009a22:	19e1      	adds	r1, r4, r7
 8009a24:	f040 0301 	orr.w	r3, r0, #1
 8009a28:	f047 0701 	orr.w	r7, r7, #1
 8009a2c:	6067      	str	r7, [r4, #4]
 8009a2e:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8009a32:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8009a36:	604b      	str	r3, [r1, #4]
 8009a38:	f844 000c 	str.w	r0, [r4, ip]
 8009a3c:	e7df      	b.n	80099fe <_malloc_r+0x62>
 8009a3e:	0a7b      	lsrs	r3, r7, #9
 8009a40:	d02a      	beq.n	8009a98 <_malloc_r+0xfc>
 8009a42:	2b04      	cmp	r3, #4
 8009a44:	d812      	bhi.n	8009a6c <_malloc_r+0xd0>
 8009a46:	09bb      	lsrs	r3, r7, #6
 8009a48:	3338      	adds	r3, #56	; 0x38
 8009a4a:	1c5a      	adds	r2, r3, #1
 8009a4c:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8009a50:	f1a2 0c08 	sub.w	ip, r2, #8
 8009a54:	6854      	ldr	r4, [r2, #4]
 8009a56:	4564      	cmp	r4, ip
 8009a58:	d006      	beq.n	8009a68 <_malloc_r+0xcc>
 8009a5a:	6862      	ldr	r2, [r4, #4]
 8009a5c:	f022 0203 	bic.w	r2, r2, #3
 8009a60:	1bd0      	subs	r0, r2, r7
 8009a62:	280f      	cmp	r0, #15
 8009a64:	dd1c      	ble.n	8009aa0 <_malloc_r+0x104>
 8009a66:	3b01      	subs	r3, #1
 8009a68:	3301      	adds	r3, #1
 8009a6a:	e7ce      	b.n	8009a0a <_malloc_r+0x6e>
 8009a6c:	2b14      	cmp	r3, #20
 8009a6e:	d801      	bhi.n	8009a74 <_malloc_r+0xd8>
 8009a70:	335b      	adds	r3, #91	; 0x5b
 8009a72:	e7ea      	b.n	8009a4a <_malloc_r+0xae>
 8009a74:	2b54      	cmp	r3, #84	; 0x54
 8009a76:	d802      	bhi.n	8009a7e <_malloc_r+0xe2>
 8009a78:	0b3b      	lsrs	r3, r7, #12
 8009a7a:	336e      	adds	r3, #110	; 0x6e
 8009a7c:	e7e5      	b.n	8009a4a <_malloc_r+0xae>
 8009a7e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8009a82:	d802      	bhi.n	8009a8a <_malloc_r+0xee>
 8009a84:	0bfb      	lsrs	r3, r7, #15
 8009a86:	3377      	adds	r3, #119	; 0x77
 8009a88:	e7df      	b.n	8009a4a <_malloc_r+0xae>
 8009a8a:	f240 5254 	movw	r2, #1364	; 0x554
 8009a8e:	4293      	cmp	r3, r2
 8009a90:	d804      	bhi.n	8009a9c <_malloc_r+0x100>
 8009a92:	0cbb      	lsrs	r3, r7, #18
 8009a94:	337c      	adds	r3, #124	; 0x7c
 8009a96:	e7d8      	b.n	8009a4a <_malloc_r+0xae>
 8009a98:	233f      	movs	r3, #63	; 0x3f
 8009a9a:	e7d6      	b.n	8009a4a <_malloc_r+0xae>
 8009a9c:	237e      	movs	r3, #126	; 0x7e
 8009a9e:	e7d4      	b.n	8009a4a <_malloc_r+0xae>
 8009aa0:	2800      	cmp	r0, #0
 8009aa2:	68e1      	ldr	r1, [r4, #12]
 8009aa4:	db04      	blt.n	8009ab0 <_malloc_r+0x114>
 8009aa6:	68a3      	ldr	r3, [r4, #8]
 8009aa8:	60d9      	str	r1, [r3, #12]
 8009aaa:	608b      	str	r3, [r1, #8]
 8009aac:	18a3      	adds	r3, r4, r2
 8009aae:	e7a2      	b.n	80099f6 <_malloc_r+0x5a>
 8009ab0:	460c      	mov	r4, r1
 8009ab2:	e7d0      	b.n	8009a56 <_malloc_r+0xba>
 8009ab4:	2800      	cmp	r0, #0
 8009ab6:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8009aba:	db07      	blt.n	8009acc <_malloc_r+0x130>
 8009abc:	44a4      	add	ip, r4
 8009abe:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8009ac2:	f043 0301 	orr.w	r3, r3, #1
 8009ac6:	f8cc 3004 	str.w	r3, [ip, #4]
 8009aca:	e798      	b.n	80099fe <_malloc_r+0x62>
 8009acc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8009ad0:	6870      	ldr	r0, [r6, #4]
 8009ad2:	f080 809e 	bcs.w	8009c12 <_malloc_r+0x276>
 8009ad6:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8009ada:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8009ade:	f04f 0c01 	mov.w	ip, #1
 8009ae2:	3201      	adds	r2, #1
 8009ae4:	fa0c fc0e 	lsl.w	ip, ip, lr
 8009ae8:	ea4c 0000 	orr.w	r0, ip, r0
 8009aec:	6070      	str	r0, [r6, #4]
 8009aee:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8009af2:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8009af6:	3808      	subs	r0, #8
 8009af8:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8009afc:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8009b00:	f8cc 400c 	str.w	r4, [ip, #12]
 8009b04:	2001      	movs	r0, #1
 8009b06:	109a      	asrs	r2, r3, #2
 8009b08:	fa00 f202 	lsl.w	r2, r0, r2
 8009b0c:	6870      	ldr	r0, [r6, #4]
 8009b0e:	4290      	cmp	r0, r2
 8009b10:	d326      	bcc.n	8009b60 <_malloc_r+0x1c4>
 8009b12:	4210      	tst	r0, r2
 8009b14:	d106      	bne.n	8009b24 <_malloc_r+0x188>
 8009b16:	f023 0303 	bic.w	r3, r3, #3
 8009b1a:	0052      	lsls	r2, r2, #1
 8009b1c:	4210      	tst	r0, r2
 8009b1e:	f103 0304 	add.w	r3, r3, #4
 8009b22:	d0fa      	beq.n	8009b1a <_malloc_r+0x17e>
 8009b24:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8009b28:	46c1      	mov	r9, r8
 8009b2a:	469e      	mov	lr, r3
 8009b2c:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8009b30:	454c      	cmp	r4, r9
 8009b32:	f040 80b3 	bne.w	8009c9c <_malloc_r+0x300>
 8009b36:	f10e 0e01 	add.w	lr, lr, #1
 8009b3a:	f01e 0f03 	tst.w	lr, #3
 8009b3e:	f109 0908 	add.w	r9, r9, #8
 8009b42:	d1f3      	bne.n	8009b2c <_malloc_r+0x190>
 8009b44:	0798      	lsls	r0, r3, #30
 8009b46:	f040 80ec 	bne.w	8009d22 <_malloc_r+0x386>
 8009b4a:	6873      	ldr	r3, [r6, #4]
 8009b4c:	ea23 0302 	bic.w	r3, r3, r2
 8009b50:	6073      	str	r3, [r6, #4]
 8009b52:	6870      	ldr	r0, [r6, #4]
 8009b54:	0052      	lsls	r2, r2, #1
 8009b56:	4290      	cmp	r0, r2
 8009b58:	d302      	bcc.n	8009b60 <_malloc_r+0x1c4>
 8009b5a:	2a00      	cmp	r2, #0
 8009b5c:	f040 80ee 	bne.w	8009d3c <_malloc_r+0x3a0>
 8009b60:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8009b64:	f8db 1004 	ldr.w	r1, [fp, #4]
 8009b68:	f021 0903 	bic.w	r9, r1, #3
 8009b6c:	45b9      	cmp	r9, r7
 8009b6e:	d304      	bcc.n	8009b7a <_malloc_r+0x1de>
 8009b70:	eba9 0207 	sub.w	r2, r9, r7
 8009b74:	2a0f      	cmp	r2, #15
 8009b76:	f300 8149 	bgt.w	8009e0c <_malloc_r+0x470>
 8009b7a:	4a59      	ldr	r2, [pc, #356]	; (8009ce0 <_malloc_r+0x344>)
 8009b7c:	6811      	ldr	r1, [r2, #0]
 8009b7e:	3110      	adds	r1, #16
 8009b80:	eb0b 0309 	add.w	r3, fp, r9
 8009b84:	4439      	add	r1, r7
 8009b86:	2008      	movs	r0, #8
 8009b88:	9301      	str	r3, [sp, #4]
 8009b8a:	9100      	str	r1, [sp, #0]
 8009b8c:	f001 fe36 	bl	800b7fc <sysconf>
 8009b90:	4a54      	ldr	r2, [pc, #336]	; (8009ce4 <_malloc_r+0x348>)
 8009b92:	e9dd 1300 	ldrd	r1, r3, [sp]
 8009b96:	4680      	mov	r8, r0
 8009b98:	6810      	ldr	r0, [r2, #0]
 8009b9a:	3001      	adds	r0, #1
 8009b9c:	bf1f      	itttt	ne
 8009b9e:	f101 31ff 	addne.w	r1, r1, #4294967295
 8009ba2:	4441      	addne	r1, r8
 8009ba4:	f1c8 0000 	rsbne	r0, r8, #0
 8009ba8:	4001      	andne	r1, r0
 8009baa:	4628      	mov	r0, r5
 8009bac:	e9cd 1300 	strd	r1, r3, [sp]
 8009bb0:	f000 fcb8 	bl	800a524 <_sbrk_r>
 8009bb4:	1c42      	adds	r2, r0, #1
 8009bb6:	4604      	mov	r4, r0
 8009bb8:	f000 80fc 	beq.w	8009db4 <_malloc_r+0x418>
 8009bbc:	9b01      	ldr	r3, [sp, #4]
 8009bbe:	9900      	ldr	r1, [sp, #0]
 8009bc0:	4a48      	ldr	r2, [pc, #288]	; (8009ce4 <_malloc_r+0x348>)
 8009bc2:	4283      	cmp	r3, r0
 8009bc4:	d902      	bls.n	8009bcc <_malloc_r+0x230>
 8009bc6:	45b3      	cmp	fp, r6
 8009bc8:	f040 80f4 	bne.w	8009db4 <_malloc_r+0x418>
 8009bcc:	f8df a120 	ldr.w	sl, [pc, #288]	; 8009cf0 <_malloc_r+0x354>
 8009bd0:	f8da 0000 	ldr.w	r0, [sl]
 8009bd4:	42a3      	cmp	r3, r4
 8009bd6:	eb00 0e01 	add.w	lr, r0, r1
 8009bda:	f8ca e000 	str.w	lr, [sl]
 8009bde:	f108 3cff 	add.w	ip, r8, #4294967295
 8009be2:	f040 80ad 	bne.w	8009d40 <_malloc_r+0x3a4>
 8009be6:	ea13 0f0c 	tst.w	r3, ip
 8009bea:	f040 80a9 	bne.w	8009d40 <_malloc_r+0x3a4>
 8009bee:	68b3      	ldr	r3, [r6, #8]
 8009bf0:	4449      	add	r1, r9
 8009bf2:	f041 0101 	orr.w	r1, r1, #1
 8009bf6:	6059      	str	r1, [r3, #4]
 8009bf8:	4a3b      	ldr	r2, [pc, #236]	; (8009ce8 <_malloc_r+0x34c>)
 8009bfa:	f8da 3000 	ldr.w	r3, [sl]
 8009bfe:	6811      	ldr	r1, [r2, #0]
 8009c00:	428b      	cmp	r3, r1
 8009c02:	bf88      	it	hi
 8009c04:	6013      	strhi	r3, [r2, #0]
 8009c06:	4a39      	ldr	r2, [pc, #228]	; (8009cec <_malloc_r+0x350>)
 8009c08:	6811      	ldr	r1, [r2, #0]
 8009c0a:	428b      	cmp	r3, r1
 8009c0c:	bf88      	it	hi
 8009c0e:	6013      	strhi	r3, [r2, #0]
 8009c10:	e0d0      	b.n	8009db4 <_malloc_r+0x418>
 8009c12:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8009c16:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8009c1a:	d218      	bcs.n	8009c4e <_malloc_r+0x2b2>
 8009c1c:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8009c20:	3238      	adds	r2, #56	; 0x38
 8009c22:	f102 0e01 	add.w	lr, r2, #1
 8009c26:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8009c2a:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8009c2e:	45f0      	cmp	r8, lr
 8009c30:	d12b      	bne.n	8009c8a <_malloc_r+0x2ee>
 8009c32:	1092      	asrs	r2, r2, #2
 8009c34:	f04f 0c01 	mov.w	ip, #1
 8009c38:	fa0c f202 	lsl.w	r2, ip, r2
 8009c3c:	4310      	orrs	r0, r2
 8009c3e:	6070      	str	r0, [r6, #4]
 8009c40:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8009c44:	f8c8 4008 	str.w	r4, [r8, #8]
 8009c48:	f8ce 400c 	str.w	r4, [lr, #12]
 8009c4c:	e75a      	b.n	8009b04 <_malloc_r+0x168>
 8009c4e:	2a14      	cmp	r2, #20
 8009c50:	d801      	bhi.n	8009c56 <_malloc_r+0x2ba>
 8009c52:	325b      	adds	r2, #91	; 0x5b
 8009c54:	e7e5      	b.n	8009c22 <_malloc_r+0x286>
 8009c56:	2a54      	cmp	r2, #84	; 0x54
 8009c58:	d803      	bhi.n	8009c62 <_malloc_r+0x2c6>
 8009c5a:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8009c5e:	326e      	adds	r2, #110	; 0x6e
 8009c60:	e7df      	b.n	8009c22 <_malloc_r+0x286>
 8009c62:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009c66:	d803      	bhi.n	8009c70 <_malloc_r+0x2d4>
 8009c68:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8009c6c:	3277      	adds	r2, #119	; 0x77
 8009c6e:	e7d8      	b.n	8009c22 <_malloc_r+0x286>
 8009c70:	f240 5e54 	movw	lr, #1364	; 0x554
 8009c74:	4572      	cmp	r2, lr
 8009c76:	bf9a      	itte	ls
 8009c78:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8009c7c:	327c      	addls	r2, #124	; 0x7c
 8009c7e:	227e      	movhi	r2, #126	; 0x7e
 8009c80:	e7cf      	b.n	8009c22 <_malloc_r+0x286>
 8009c82:	f8de e008 	ldr.w	lr, [lr, #8]
 8009c86:	45f0      	cmp	r8, lr
 8009c88:	d005      	beq.n	8009c96 <_malloc_r+0x2fa>
 8009c8a:	f8de 2004 	ldr.w	r2, [lr, #4]
 8009c8e:	f022 0203 	bic.w	r2, r2, #3
 8009c92:	4562      	cmp	r2, ip
 8009c94:	d8f5      	bhi.n	8009c82 <_malloc_r+0x2e6>
 8009c96:	f8de 800c 	ldr.w	r8, [lr, #12]
 8009c9a:	e7d1      	b.n	8009c40 <_malloc_r+0x2a4>
 8009c9c:	6860      	ldr	r0, [r4, #4]
 8009c9e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8009ca2:	f020 0003 	bic.w	r0, r0, #3
 8009ca6:	eba0 0a07 	sub.w	sl, r0, r7
 8009caa:	f1ba 0f0f 	cmp.w	sl, #15
 8009cae:	dd21      	ble.n	8009cf4 <_malloc_r+0x358>
 8009cb0:	68a3      	ldr	r3, [r4, #8]
 8009cb2:	19e2      	adds	r2, r4, r7
 8009cb4:	f047 0701 	orr.w	r7, r7, #1
 8009cb8:	6067      	str	r7, [r4, #4]
 8009cba:	f8c3 c00c 	str.w	ip, [r3, #12]
 8009cbe:	f8cc 3008 	str.w	r3, [ip, #8]
 8009cc2:	f04a 0301 	orr.w	r3, sl, #1
 8009cc6:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8009cca:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8009cce:	6053      	str	r3, [r2, #4]
 8009cd0:	f844 a000 	str.w	sl, [r4, r0]
 8009cd4:	e693      	b.n	80099fe <_malloc_r+0x62>
 8009cd6:	bf00      	nop
 8009cd8:	200004b0 	.word	0x200004b0
 8009cdc:	200004b8 	.word	0x200004b8
 8009ce0:	20000ae0 	.word	0x20000ae0
 8009ce4:	200008b8 	.word	0x200008b8
 8009ce8:	20000ad8 	.word	0x20000ad8
 8009cec:	20000adc 	.word	0x20000adc
 8009cf0:	20000ab0 	.word	0x20000ab0
 8009cf4:	f1ba 0f00 	cmp.w	sl, #0
 8009cf8:	db11      	blt.n	8009d1e <_malloc_r+0x382>
 8009cfa:	4420      	add	r0, r4
 8009cfc:	6843      	ldr	r3, [r0, #4]
 8009cfe:	f043 0301 	orr.w	r3, r3, #1
 8009d02:	6043      	str	r3, [r0, #4]
 8009d04:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8009d08:	4628      	mov	r0, r5
 8009d0a:	f8c3 c00c 	str.w	ip, [r3, #12]
 8009d0e:	f8cc 3008 	str.w	r3, [ip, #8]
 8009d12:	f000 f899 	bl	8009e48 <__malloc_unlock>
 8009d16:	4620      	mov	r0, r4
 8009d18:	b003      	add	sp, #12
 8009d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d1e:	4664      	mov	r4, ip
 8009d20:	e706      	b.n	8009b30 <_malloc_r+0x194>
 8009d22:	f858 0908 	ldr.w	r0, [r8], #-8
 8009d26:	4540      	cmp	r0, r8
 8009d28:	f103 33ff 	add.w	r3, r3, #4294967295
 8009d2c:	f43f af0a 	beq.w	8009b44 <_malloc_r+0x1a8>
 8009d30:	e70f      	b.n	8009b52 <_malloc_r+0x1b6>
 8009d32:	3304      	adds	r3, #4
 8009d34:	0052      	lsls	r2, r2, #1
 8009d36:	4210      	tst	r0, r2
 8009d38:	d0fb      	beq.n	8009d32 <_malloc_r+0x396>
 8009d3a:	e6f3      	b.n	8009b24 <_malloc_r+0x188>
 8009d3c:	4673      	mov	r3, lr
 8009d3e:	e7fa      	b.n	8009d36 <_malloc_r+0x39a>
 8009d40:	6810      	ldr	r0, [r2, #0]
 8009d42:	3001      	adds	r0, #1
 8009d44:	bf1b      	ittet	ne
 8009d46:	1ae3      	subne	r3, r4, r3
 8009d48:	4473      	addne	r3, lr
 8009d4a:	6014      	streq	r4, [r2, #0]
 8009d4c:	f8ca 3000 	strne.w	r3, [sl]
 8009d50:	f014 0307 	ands.w	r3, r4, #7
 8009d54:	bf1a      	itte	ne
 8009d56:	f1c3 0008 	rsbne	r0, r3, #8
 8009d5a:	1824      	addne	r4, r4, r0
 8009d5c:	4618      	moveq	r0, r3
 8009d5e:	1862      	adds	r2, r4, r1
 8009d60:	ea02 010c 	and.w	r1, r2, ip
 8009d64:	4480      	add	r8, r0
 8009d66:	eba8 0801 	sub.w	r8, r8, r1
 8009d6a:	ea08 080c 	and.w	r8, r8, ip
 8009d6e:	4641      	mov	r1, r8
 8009d70:	4628      	mov	r0, r5
 8009d72:	9301      	str	r3, [sp, #4]
 8009d74:	9200      	str	r2, [sp, #0]
 8009d76:	f000 fbd5 	bl	800a524 <_sbrk_r>
 8009d7a:	1c43      	adds	r3, r0, #1
 8009d7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d80:	d105      	bne.n	8009d8e <_malloc_r+0x3f2>
 8009d82:	b32b      	cbz	r3, 8009dd0 <_malloc_r+0x434>
 8009d84:	f1a3 0008 	sub.w	r0, r3, #8
 8009d88:	4410      	add	r0, r2
 8009d8a:	f04f 0800 	mov.w	r8, #0
 8009d8e:	f8da 2000 	ldr.w	r2, [sl]
 8009d92:	60b4      	str	r4, [r6, #8]
 8009d94:	1b00      	subs	r0, r0, r4
 8009d96:	4440      	add	r0, r8
 8009d98:	4442      	add	r2, r8
 8009d9a:	f040 0001 	orr.w	r0, r0, #1
 8009d9e:	45b3      	cmp	fp, r6
 8009da0:	f8ca 2000 	str.w	r2, [sl]
 8009da4:	6060      	str	r0, [r4, #4]
 8009da6:	f43f af27 	beq.w	8009bf8 <_malloc_r+0x25c>
 8009daa:	f1b9 0f0f 	cmp.w	r9, #15
 8009dae:	d812      	bhi.n	8009dd6 <_malloc_r+0x43a>
 8009db0:	2301      	movs	r3, #1
 8009db2:	6063      	str	r3, [r4, #4]
 8009db4:	68b3      	ldr	r3, [r6, #8]
 8009db6:	685b      	ldr	r3, [r3, #4]
 8009db8:	f023 0303 	bic.w	r3, r3, #3
 8009dbc:	42bb      	cmp	r3, r7
 8009dbe:	eba3 0207 	sub.w	r2, r3, r7
 8009dc2:	d301      	bcc.n	8009dc8 <_malloc_r+0x42c>
 8009dc4:	2a0f      	cmp	r2, #15
 8009dc6:	dc21      	bgt.n	8009e0c <_malloc_r+0x470>
 8009dc8:	4628      	mov	r0, r5
 8009dca:	f000 f83d 	bl	8009e48 <__malloc_unlock>
 8009dce:	e5f1      	b.n	80099b4 <_malloc_r+0x18>
 8009dd0:	4610      	mov	r0, r2
 8009dd2:	4698      	mov	r8, r3
 8009dd4:	e7db      	b.n	8009d8e <_malloc_r+0x3f2>
 8009dd6:	f8db 3004 	ldr.w	r3, [fp, #4]
 8009dda:	f1a9 090c 	sub.w	r9, r9, #12
 8009dde:	f029 0907 	bic.w	r9, r9, #7
 8009de2:	f003 0301 	and.w	r3, r3, #1
 8009de6:	ea43 0309 	orr.w	r3, r3, r9
 8009dea:	f8cb 3004 	str.w	r3, [fp, #4]
 8009dee:	2205      	movs	r2, #5
 8009df0:	eb0b 0309 	add.w	r3, fp, r9
 8009df4:	f1b9 0f0f 	cmp.w	r9, #15
 8009df8:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8009dfc:	f67f aefc 	bls.w	8009bf8 <_malloc_r+0x25c>
 8009e00:	f10b 0108 	add.w	r1, fp, #8
 8009e04:	4628      	mov	r0, r5
 8009e06:	f7ff fc1d 	bl	8009644 <_free_r>
 8009e0a:	e6f5      	b.n	8009bf8 <_malloc_r+0x25c>
 8009e0c:	68b4      	ldr	r4, [r6, #8]
 8009e0e:	f047 0301 	orr.w	r3, r7, #1
 8009e12:	4427      	add	r7, r4
 8009e14:	f042 0201 	orr.w	r2, r2, #1
 8009e18:	6063      	str	r3, [r4, #4]
 8009e1a:	60b7      	str	r7, [r6, #8]
 8009e1c:	607a      	str	r2, [r7, #4]
 8009e1e:	e5ee      	b.n	80099fe <_malloc_r+0x62>

08009e20 <memcpy>:
 8009e20:	440a      	add	r2, r1
 8009e22:	4291      	cmp	r1, r2
 8009e24:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e28:	d100      	bne.n	8009e2c <memcpy+0xc>
 8009e2a:	4770      	bx	lr
 8009e2c:	b510      	push	{r4, lr}
 8009e2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e36:	4291      	cmp	r1, r2
 8009e38:	d1f9      	bne.n	8009e2e <memcpy+0xe>
 8009e3a:	bd10      	pop	{r4, pc}

08009e3c <__malloc_lock>:
 8009e3c:	4801      	ldr	r0, [pc, #4]	; (8009e44 <__malloc_lock+0x8>)
 8009e3e:	f7ff bd2e 	b.w	800989e <__retarget_lock_acquire_recursive>
 8009e42:	bf00      	nop
 8009e44:	20000c78 	.word	0x20000c78

08009e48 <__malloc_unlock>:
 8009e48:	4801      	ldr	r0, [pc, #4]	; (8009e50 <__malloc_unlock+0x8>)
 8009e4a:	f7ff bd2a 	b.w	80098a2 <__retarget_lock_release_recursive>
 8009e4e:	bf00      	nop
 8009e50:	20000c78 	.word	0x20000c78

08009e54 <_Balloc>:
 8009e54:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009e56:	b570      	push	{r4, r5, r6, lr}
 8009e58:	4605      	mov	r5, r0
 8009e5a:	460c      	mov	r4, r1
 8009e5c:	b17b      	cbz	r3, 8009e7e <_Balloc+0x2a>
 8009e5e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8009e60:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009e64:	b9a0      	cbnz	r0, 8009e90 <_Balloc+0x3c>
 8009e66:	2101      	movs	r1, #1
 8009e68:	fa01 f604 	lsl.w	r6, r1, r4
 8009e6c:	1d72      	adds	r2, r6, #5
 8009e6e:	0092      	lsls	r2, r2, #2
 8009e70:	4628      	mov	r0, r5
 8009e72:	f002 fa75 	bl	800c360 <_calloc_r>
 8009e76:	b148      	cbz	r0, 8009e8c <_Balloc+0x38>
 8009e78:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8009e7c:	e00b      	b.n	8009e96 <_Balloc+0x42>
 8009e7e:	2221      	movs	r2, #33	; 0x21
 8009e80:	2104      	movs	r1, #4
 8009e82:	f002 fa6d 	bl	800c360 <_calloc_r>
 8009e86:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009e88:	2800      	cmp	r0, #0
 8009e8a:	d1e8      	bne.n	8009e5e <_Balloc+0xa>
 8009e8c:	2000      	movs	r0, #0
 8009e8e:	bd70      	pop	{r4, r5, r6, pc}
 8009e90:	6802      	ldr	r2, [r0, #0]
 8009e92:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009e96:	2300      	movs	r3, #0
 8009e98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e9c:	e7f7      	b.n	8009e8e <_Balloc+0x3a>

08009e9e <_Bfree>:
 8009e9e:	b131      	cbz	r1, 8009eae <_Bfree+0x10>
 8009ea0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009ea2:	684a      	ldr	r2, [r1, #4]
 8009ea4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009ea8:	6008      	str	r0, [r1, #0]
 8009eaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009eae:	4770      	bx	lr

08009eb0 <__multadd>:
 8009eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009eb4:	690e      	ldr	r6, [r1, #16]
 8009eb6:	4607      	mov	r7, r0
 8009eb8:	4698      	mov	r8, r3
 8009eba:	460c      	mov	r4, r1
 8009ebc:	f101 0014 	add.w	r0, r1, #20
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	6805      	ldr	r5, [r0, #0]
 8009ec4:	b2a9      	uxth	r1, r5
 8009ec6:	fb02 8101 	mla	r1, r2, r1, r8
 8009eca:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009ece:	0c2d      	lsrs	r5, r5, #16
 8009ed0:	fb02 c505 	mla	r5, r2, r5, ip
 8009ed4:	b289      	uxth	r1, r1
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009edc:	429e      	cmp	r6, r3
 8009ede:	f840 1b04 	str.w	r1, [r0], #4
 8009ee2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009ee6:	dcec      	bgt.n	8009ec2 <__multadd+0x12>
 8009ee8:	f1b8 0f00 	cmp.w	r8, #0
 8009eec:	d022      	beq.n	8009f34 <__multadd+0x84>
 8009eee:	68a3      	ldr	r3, [r4, #8]
 8009ef0:	42b3      	cmp	r3, r6
 8009ef2:	dc19      	bgt.n	8009f28 <__multadd+0x78>
 8009ef4:	6861      	ldr	r1, [r4, #4]
 8009ef6:	4638      	mov	r0, r7
 8009ef8:	3101      	adds	r1, #1
 8009efa:	f7ff ffab 	bl	8009e54 <_Balloc>
 8009efe:	4605      	mov	r5, r0
 8009f00:	b928      	cbnz	r0, 8009f0e <__multadd+0x5e>
 8009f02:	4602      	mov	r2, r0
 8009f04:	4b0d      	ldr	r3, [pc, #52]	; (8009f3c <__multadd+0x8c>)
 8009f06:	480e      	ldr	r0, [pc, #56]	; (8009f40 <__multadd+0x90>)
 8009f08:	21b5      	movs	r1, #181	; 0xb5
 8009f0a:	f002 fa0b 	bl	800c324 <__assert_func>
 8009f0e:	6922      	ldr	r2, [r4, #16]
 8009f10:	3202      	adds	r2, #2
 8009f12:	f104 010c 	add.w	r1, r4, #12
 8009f16:	0092      	lsls	r2, r2, #2
 8009f18:	300c      	adds	r0, #12
 8009f1a:	f7ff ff81 	bl	8009e20 <memcpy>
 8009f1e:	4621      	mov	r1, r4
 8009f20:	4638      	mov	r0, r7
 8009f22:	f7ff ffbc 	bl	8009e9e <_Bfree>
 8009f26:	462c      	mov	r4, r5
 8009f28:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009f2c:	3601      	adds	r6, #1
 8009f2e:	f8c3 8014 	str.w	r8, [r3, #20]
 8009f32:	6126      	str	r6, [r4, #16]
 8009f34:	4620      	mov	r0, r4
 8009f36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f3a:	bf00      	nop
 8009f3c:	0800e3a9 	.word	0x0800e3a9
 8009f40:	0800e47c 	.word	0x0800e47c

08009f44 <__hi0bits>:
 8009f44:	0c03      	lsrs	r3, r0, #16
 8009f46:	041b      	lsls	r3, r3, #16
 8009f48:	b9d3      	cbnz	r3, 8009f80 <__hi0bits+0x3c>
 8009f4a:	0400      	lsls	r0, r0, #16
 8009f4c:	2310      	movs	r3, #16
 8009f4e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009f52:	bf04      	itt	eq
 8009f54:	0200      	lsleq	r0, r0, #8
 8009f56:	3308      	addeq	r3, #8
 8009f58:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009f5c:	bf04      	itt	eq
 8009f5e:	0100      	lsleq	r0, r0, #4
 8009f60:	3304      	addeq	r3, #4
 8009f62:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009f66:	bf04      	itt	eq
 8009f68:	0080      	lsleq	r0, r0, #2
 8009f6a:	3302      	addeq	r3, #2
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	db05      	blt.n	8009f7c <__hi0bits+0x38>
 8009f70:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009f74:	f103 0301 	add.w	r3, r3, #1
 8009f78:	bf08      	it	eq
 8009f7a:	2320      	moveq	r3, #32
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	4770      	bx	lr
 8009f80:	2300      	movs	r3, #0
 8009f82:	e7e4      	b.n	8009f4e <__hi0bits+0xa>

08009f84 <__lo0bits>:
 8009f84:	6803      	ldr	r3, [r0, #0]
 8009f86:	f013 0207 	ands.w	r2, r3, #7
 8009f8a:	4601      	mov	r1, r0
 8009f8c:	d00b      	beq.n	8009fa6 <__lo0bits+0x22>
 8009f8e:	07da      	lsls	r2, r3, #31
 8009f90:	d424      	bmi.n	8009fdc <__lo0bits+0x58>
 8009f92:	0798      	lsls	r0, r3, #30
 8009f94:	bf49      	itett	mi
 8009f96:	085b      	lsrmi	r3, r3, #1
 8009f98:	089b      	lsrpl	r3, r3, #2
 8009f9a:	2001      	movmi	r0, #1
 8009f9c:	600b      	strmi	r3, [r1, #0]
 8009f9e:	bf5c      	itt	pl
 8009fa0:	600b      	strpl	r3, [r1, #0]
 8009fa2:	2002      	movpl	r0, #2
 8009fa4:	4770      	bx	lr
 8009fa6:	b298      	uxth	r0, r3
 8009fa8:	b9b0      	cbnz	r0, 8009fd8 <__lo0bits+0x54>
 8009faa:	0c1b      	lsrs	r3, r3, #16
 8009fac:	2010      	movs	r0, #16
 8009fae:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009fb2:	bf04      	itt	eq
 8009fb4:	0a1b      	lsreq	r3, r3, #8
 8009fb6:	3008      	addeq	r0, #8
 8009fb8:	071a      	lsls	r2, r3, #28
 8009fba:	bf04      	itt	eq
 8009fbc:	091b      	lsreq	r3, r3, #4
 8009fbe:	3004      	addeq	r0, #4
 8009fc0:	079a      	lsls	r2, r3, #30
 8009fc2:	bf04      	itt	eq
 8009fc4:	089b      	lsreq	r3, r3, #2
 8009fc6:	3002      	addeq	r0, #2
 8009fc8:	07da      	lsls	r2, r3, #31
 8009fca:	d403      	bmi.n	8009fd4 <__lo0bits+0x50>
 8009fcc:	085b      	lsrs	r3, r3, #1
 8009fce:	f100 0001 	add.w	r0, r0, #1
 8009fd2:	d005      	beq.n	8009fe0 <__lo0bits+0x5c>
 8009fd4:	600b      	str	r3, [r1, #0]
 8009fd6:	4770      	bx	lr
 8009fd8:	4610      	mov	r0, r2
 8009fda:	e7e8      	b.n	8009fae <__lo0bits+0x2a>
 8009fdc:	2000      	movs	r0, #0
 8009fde:	4770      	bx	lr
 8009fe0:	2020      	movs	r0, #32
 8009fe2:	4770      	bx	lr

08009fe4 <__i2b>:
 8009fe4:	b510      	push	{r4, lr}
 8009fe6:	460c      	mov	r4, r1
 8009fe8:	2101      	movs	r1, #1
 8009fea:	f7ff ff33 	bl	8009e54 <_Balloc>
 8009fee:	4602      	mov	r2, r0
 8009ff0:	b928      	cbnz	r0, 8009ffe <__i2b+0x1a>
 8009ff2:	4b05      	ldr	r3, [pc, #20]	; (800a008 <__i2b+0x24>)
 8009ff4:	4805      	ldr	r0, [pc, #20]	; (800a00c <__i2b+0x28>)
 8009ff6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009ffa:	f002 f993 	bl	800c324 <__assert_func>
 8009ffe:	2301      	movs	r3, #1
 800a000:	6144      	str	r4, [r0, #20]
 800a002:	6103      	str	r3, [r0, #16]
 800a004:	bd10      	pop	{r4, pc}
 800a006:	bf00      	nop
 800a008:	0800e3a9 	.word	0x0800e3a9
 800a00c:	0800e47c 	.word	0x0800e47c

0800a010 <__multiply>:
 800a010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a014:	4614      	mov	r4, r2
 800a016:	690a      	ldr	r2, [r1, #16]
 800a018:	6923      	ldr	r3, [r4, #16]
 800a01a:	429a      	cmp	r2, r3
 800a01c:	bfb8      	it	lt
 800a01e:	460b      	movlt	r3, r1
 800a020:	460d      	mov	r5, r1
 800a022:	bfbc      	itt	lt
 800a024:	4625      	movlt	r5, r4
 800a026:	461c      	movlt	r4, r3
 800a028:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a02c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a030:	68ab      	ldr	r3, [r5, #8]
 800a032:	6869      	ldr	r1, [r5, #4]
 800a034:	eb0a 0709 	add.w	r7, sl, r9
 800a038:	42bb      	cmp	r3, r7
 800a03a:	b085      	sub	sp, #20
 800a03c:	bfb8      	it	lt
 800a03e:	3101      	addlt	r1, #1
 800a040:	f7ff ff08 	bl	8009e54 <_Balloc>
 800a044:	b930      	cbnz	r0, 800a054 <__multiply+0x44>
 800a046:	4602      	mov	r2, r0
 800a048:	4b42      	ldr	r3, [pc, #264]	; (800a154 <__multiply+0x144>)
 800a04a:	4843      	ldr	r0, [pc, #268]	; (800a158 <__multiply+0x148>)
 800a04c:	f240 115d 	movw	r1, #349	; 0x15d
 800a050:	f002 f968 	bl	800c324 <__assert_func>
 800a054:	f100 0614 	add.w	r6, r0, #20
 800a058:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a05c:	4633      	mov	r3, r6
 800a05e:	2200      	movs	r2, #0
 800a060:	4543      	cmp	r3, r8
 800a062:	d31e      	bcc.n	800a0a2 <__multiply+0x92>
 800a064:	f105 0c14 	add.w	ip, r5, #20
 800a068:	f104 0314 	add.w	r3, r4, #20
 800a06c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a070:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a074:	9202      	str	r2, [sp, #8]
 800a076:	ebac 0205 	sub.w	r2, ip, r5
 800a07a:	3a15      	subs	r2, #21
 800a07c:	f022 0203 	bic.w	r2, r2, #3
 800a080:	3204      	adds	r2, #4
 800a082:	f105 0115 	add.w	r1, r5, #21
 800a086:	458c      	cmp	ip, r1
 800a088:	bf38      	it	cc
 800a08a:	2204      	movcc	r2, #4
 800a08c:	9201      	str	r2, [sp, #4]
 800a08e:	9a02      	ldr	r2, [sp, #8]
 800a090:	9303      	str	r3, [sp, #12]
 800a092:	429a      	cmp	r2, r3
 800a094:	d808      	bhi.n	800a0a8 <__multiply+0x98>
 800a096:	2f00      	cmp	r7, #0
 800a098:	dc55      	bgt.n	800a146 <__multiply+0x136>
 800a09a:	6107      	str	r7, [r0, #16]
 800a09c:	b005      	add	sp, #20
 800a09e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0a2:	f843 2b04 	str.w	r2, [r3], #4
 800a0a6:	e7db      	b.n	800a060 <__multiply+0x50>
 800a0a8:	f8b3 a000 	ldrh.w	sl, [r3]
 800a0ac:	f1ba 0f00 	cmp.w	sl, #0
 800a0b0:	d020      	beq.n	800a0f4 <__multiply+0xe4>
 800a0b2:	f105 0e14 	add.w	lr, r5, #20
 800a0b6:	46b1      	mov	r9, r6
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a0be:	f8d9 b000 	ldr.w	fp, [r9]
 800a0c2:	b2a1      	uxth	r1, r4
 800a0c4:	fa1f fb8b 	uxth.w	fp, fp
 800a0c8:	fb0a b101 	mla	r1, sl, r1, fp
 800a0cc:	4411      	add	r1, r2
 800a0ce:	f8d9 2000 	ldr.w	r2, [r9]
 800a0d2:	0c24      	lsrs	r4, r4, #16
 800a0d4:	0c12      	lsrs	r2, r2, #16
 800a0d6:	fb0a 2404 	mla	r4, sl, r4, r2
 800a0da:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a0de:	b289      	uxth	r1, r1
 800a0e0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a0e4:	45f4      	cmp	ip, lr
 800a0e6:	f849 1b04 	str.w	r1, [r9], #4
 800a0ea:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a0ee:	d8e4      	bhi.n	800a0ba <__multiply+0xaa>
 800a0f0:	9901      	ldr	r1, [sp, #4]
 800a0f2:	5072      	str	r2, [r6, r1]
 800a0f4:	9a03      	ldr	r2, [sp, #12]
 800a0f6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a0fa:	3304      	adds	r3, #4
 800a0fc:	f1b9 0f00 	cmp.w	r9, #0
 800a100:	d01f      	beq.n	800a142 <__multiply+0x132>
 800a102:	6834      	ldr	r4, [r6, #0]
 800a104:	f105 0114 	add.w	r1, r5, #20
 800a108:	46b6      	mov	lr, r6
 800a10a:	f04f 0a00 	mov.w	sl, #0
 800a10e:	880a      	ldrh	r2, [r1, #0]
 800a110:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a114:	fb09 b202 	mla	r2, r9, r2, fp
 800a118:	4492      	add	sl, r2
 800a11a:	b2a4      	uxth	r4, r4
 800a11c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a120:	f84e 4b04 	str.w	r4, [lr], #4
 800a124:	f851 4b04 	ldr.w	r4, [r1], #4
 800a128:	f8be 2000 	ldrh.w	r2, [lr]
 800a12c:	0c24      	lsrs	r4, r4, #16
 800a12e:	fb09 2404 	mla	r4, r9, r4, r2
 800a132:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a136:	458c      	cmp	ip, r1
 800a138:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a13c:	d8e7      	bhi.n	800a10e <__multiply+0xfe>
 800a13e:	9a01      	ldr	r2, [sp, #4]
 800a140:	50b4      	str	r4, [r6, r2]
 800a142:	3604      	adds	r6, #4
 800a144:	e7a3      	b.n	800a08e <__multiply+0x7e>
 800a146:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d1a5      	bne.n	800a09a <__multiply+0x8a>
 800a14e:	3f01      	subs	r7, #1
 800a150:	e7a1      	b.n	800a096 <__multiply+0x86>
 800a152:	bf00      	nop
 800a154:	0800e3a9 	.word	0x0800e3a9
 800a158:	0800e47c 	.word	0x0800e47c

0800a15c <__pow5mult>:
 800a15c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a160:	4615      	mov	r5, r2
 800a162:	f012 0203 	ands.w	r2, r2, #3
 800a166:	4606      	mov	r6, r0
 800a168:	460f      	mov	r7, r1
 800a16a:	d007      	beq.n	800a17c <__pow5mult+0x20>
 800a16c:	4c1a      	ldr	r4, [pc, #104]	; (800a1d8 <__pow5mult+0x7c>)
 800a16e:	3a01      	subs	r2, #1
 800a170:	2300      	movs	r3, #0
 800a172:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a176:	f7ff fe9b 	bl	8009eb0 <__multadd>
 800a17a:	4607      	mov	r7, r0
 800a17c:	10ad      	asrs	r5, r5, #2
 800a17e:	d027      	beq.n	800a1d0 <__pow5mult+0x74>
 800a180:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800a182:	b944      	cbnz	r4, 800a196 <__pow5mult+0x3a>
 800a184:	f240 2171 	movw	r1, #625	; 0x271
 800a188:	4630      	mov	r0, r6
 800a18a:	f7ff ff2b 	bl	8009fe4 <__i2b>
 800a18e:	2300      	movs	r3, #0
 800a190:	64b0      	str	r0, [r6, #72]	; 0x48
 800a192:	4604      	mov	r4, r0
 800a194:	6003      	str	r3, [r0, #0]
 800a196:	f04f 0900 	mov.w	r9, #0
 800a19a:	07eb      	lsls	r3, r5, #31
 800a19c:	d50a      	bpl.n	800a1b4 <__pow5mult+0x58>
 800a19e:	4639      	mov	r1, r7
 800a1a0:	4622      	mov	r2, r4
 800a1a2:	4630      	mov	r0, r6
 800a1a4:	f7ff ff34 	bl	800a010 <__multiply>
 800a1a8:	4639      	mov	r1, r7
 800a1aa:	4680      	mov	r8, r0
 800a1ac:	4630      	mov	r0, r6
 800a1ae:	f7ff fe76 	bl	8009e9e <_Bfree>
 800a1b2:	4647      	mov	r7, r8
 800a1b4:	106d      	asrs	r5, r5, #1
 800a1b6:	d00b      	beq.n	800a1d0 <__pow5mult+0x74>
 800a1b8:	6820      	ldr	r0, [r4, #0]
 800a1ba:	b938      	cbnz	r0, 800a1cc <__pow5mult+0x70>
 800a1bc:	4622      	mov	r2, r4
 800a1be:	4621      	mov	r1, r4
 800a1c0:	4630      	mov	r0, r6
 800a1c2:	f7ff ff25 	bl	800a010 <__multiply>
 800a1c6:	6020      	str	r0, [r4, #0]
 800a1c8:	f8c0 9000 	str.w	r9, [r0]
 800a1cc:	4604      	mov	r4, r0
 800a1ce:	e7e4      	b.n	800a19a <__pow5mult+0x3e>
 800a1d0:	4638      	mov	r0, r7
 800a1d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1d6:	bf00      	nop
 800a1d8:	0800e5d0 	.word	0x0800e5d0

0800a1dc <__lshift>:
 800a1dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e0:	460c      	mov	r4, r1
 800a1e2:	6849      	ldr	r1, [r1, #4]
 800a1e4:	6923      	ldr	r3, [r4, #16]
 800a1e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a1ea:	68a3      	ldr	r3, [r4, #8]
 800a1ec:	4607      	mov	r7, r0
 800a1ee:	4691      	mov	r9, r2
 800a1f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a1f4:	f108 0601 	add.w	r6, r8, #1
 800a1f8:	42b3      	cmp	r3, r6
 800a1fa:	db0b      	blt.n	800a214 <__lshift+0x38>
 800a1fc:	4638      	mov	r0, r7
 800a1fe:	f7ff fe29 	bl	8009e54 <_Balloc>
 800a202:	4605      	mov	r5, r0
 800a204:	b948      	cbnz	r0, 800a21a <__lshift+0x3e>
 800a206:	4602      	mov	r2, r0
 800a208:	4b28      	ldr	r3, [pc, #160]	; (800a2ac <__lshift+0xd0>)
 800a20a:	4829      	ldr	r0, [pc, #164]	; (800a2b0 <__lshift+0xd4>)
 800a20c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a210:	f002 f888 	bl	800c324 <__assert_func>
 800a214:	3101      	adds	r1, #1
 800a216:	005b      	lsls	r3, r3, #1
 800a218:	e7ee      	b.n	800a1f8 <__lshift+0x1c>
 800a21a:	2300      	movs	r3, #0
 800a21c:	f100 0114 	add.w	r1, r0, #20
 800a220:	f100 0210 	add.w	r2, r0, #16
 800a224:	4618      	mov	r0, r3
 800a226:	4553      	cmp	r3, sl
 800a228:	db33      	blt.n	800a292 <__lshift+0xb6>
 800a22a:	6920      	ldr	r0, [r4, #16]
 800a22c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a230:	f104 0314 	add.w	r3, r4, #20
 800a234:	f019 091f 	ands.w	r9, r9, #31
 800a238:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a23c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a240:	d02b      	beq.n	800a29a <__lshift+0xbe>
 800a242:	f1c9 0e20 	rsb	lr, r9, #32
 800a246:	468a      	mov	sl, r1
 800a248:	2200      	movs	r2, #0
 800a24a:	6818      	ldr	r0, [r3, #0]
 800a24c:	fa00 f009 	lsl.w	r0, r0, r9
 800a250:	4302      	orrs	r2, r0
 800a252:	f84a 2b04 	str.w	r2, [sl], #4
 800a256:	f853 2b04 	ldr.w	r2, [r3], #4
 800a25a:	459c      	cmp	ip, r3
 800a25c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a260:	d8f3      	bhi.n	800a24a <__lshift+0x6e>
 800a262:	ebac 0304 	sub.w	r3, ip, r4
 800a266:	3b15      	subs	r3, #21
 800a268:	f023 0303 	bic.w	r3, r3, #3
 800a26c:	3304      	adds	r3, #4
 800a26e:	f104 0015 	add.w	r0, r4, #21
 800a272:	4584      	cmp	ip, r0
 800a274:	bf38      	it	cc
 800a276:	2304      	movcc	r3, #4
 800a278:	50ca      	str	r2, [r1, r3]
 800a27a:	b10a      	cbz	r2, 800a280 <__lshift+0xa4>
 800a27c:	f108 0602 	add.w	r6, r8, #2
 800a280:	3e01      	subs	r6, #1
 800a282:	4638      	mov	r0, r7
 800a284:	612e      	str	r6, [r5, #16]
 800a286:	4621      	mov	r1, r4
 800a288:	f7ff fe09 	bl	8009e9e <_Bfree>
 800a28c:	4628      	mov	r0, r5
 800a28e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a292:	f842 0f04 	str.w	r0, [r2, #4]!
 800a296:	3301      	adds	r3, #1
 800a298:	e7c5      	b.n	800a226 <__lshift+0x4a>
 800a29a:	3904      	subs	r1, #4
 800a29c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a2a4:	459c      	cmp	ip, r3
 800a2a6:	d8f9      	bhi.n	800a29c <__lshift+0xc0>
 800a2a8:	e7ea      	b.n	800a280 <__lshift+0xa4>
 800a2aa:	bf00      	nop
 800a2ac:	0800e3a9 	.word	0x0800e3a9
 800a2b0:	0800e47c 	.word	0x0800e47c

0800a2b4 <__mcmp>:
 800a2b4:	b530      	push	{r4, r5, lr}
 800a2b6:	6902      	ldr	r2, [r0, #16]
 800a2b8:	690c      	ldr	r4, [r1, #16]
 800a2ba:	1b12      	subs	r2, r2, r4
 800a2bc:	d10e      	bne.n	800a2dc <__mcmp+0x28>
 800a2be:	f100 0314 	add.w	r3, r0, #20
 800a2c2:	3114      	adds	r1, #20
 800a2c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a2c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a2cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a2d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a2d4:	42a5      	cmp	r5, r4
 800a2d6:	d003      	beq.n	800a2e0 <__mcmp+0x2c>
 800a2d8:	d305      	bcc.n	800a2e6 <__mcmp+0x32>
 800a2da:	2201      	movs	r2, #1
 800a2dc:	4610      	mov	r0, r2
 800a2de:	bd30      	pop	{r4, r5, pc}
 800a2e0:	4283      	cmp	r3, r0
 800a2e2:	d3f3      	bcc.n	800a2cc <__mcmp+0x18>
 800a2e4:	e7fa      	b.n	800a2dc <__mcmp+0x28>
 800a2e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2ea:	e7f7      	b.n	800a2dc <__mcmp+0x28>

0800a2ec <__mdiff>:
 800a2ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2f0:	460c      	mov	r4, r1
 800a2f2:	4606      	mov	r6, r0
 800a2f4:	4611      	mov	r1, r2
 800a2f6:	4620      	mov	r0, r4
 800a2f8:	4617      	mov	r7, r2
 800a2fa:	f7ff ffdb 	bl	800a2b4 <__mcmp>
 800a2fe:	1e05      	subs	r5, r0, #0
 800a300:	d110      	bne.n	800a324 <__mdiff+0x38>
 800a302:	4629      	mov	r1, r5
 800a304:	4630      	mov	r0, r6
 800a306:	f7ff fda5 	bl	8009e54 <_Balloc>
 800a30a:	b930      	cbnz	r0, 800a31a <__mdiff+0x2e>
 800a30c:	4b39      	ldr	r3, [pc, #228]	; (800a3f4 <__mdiff+0x108>)
 800a30e:	4602      	mov	r2, r0
 800a310:	f240 2132 	movw	r1, #562	; 0x232
 800a314:	4838      	ldr	r0, [pc, #224]	; (800a3f8 <__mdiff+0x10c>)
 800a316:	f002 f805 	bl	800c324 <__assert_func>
 800a31a:	2301      	movs	r3, #1
 800a31c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a320:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a324:	bfa4      	itt	ge
 800a326:	463b      	movge	r3, r7
 800a328:	4627      	movge	r7, r4
 800a32a:	4630      	mov	r0, r6
 800a32c:	6879      	ldr	r1, [r7, #4]
 800a32e:	bfa6      	itte	ge
 800a330:	461c      	movge	r4, r3
 800a332:	2500      	movge	r5, #0
 800a334:	2501      	movlt	r5, #1
 800a336:	f7ff fd8d 	bl	8009e54 <_Balloc>
 800a33a:	b920      	cbnz	r0, 800a346 <__mdiff+0x5a>
 800a33c:	4b2d      	ldr	r3, [pc, #180]	; (800a3f4 <__mdiff+0x108>)
 800a33e:	4602      	mov	r2, r0
 800a340:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a344:	e7e6      	b.n	800a314 <__mdiff+0x28>
 800a346:	693e      	ldr	r6, [r7, #16]
 800a348:	60c5      	str	r5, [r0, #12]
 800a34a:	6925      	ldr	r5, [r4, #16]
 800a34c:	f107 0114 	add.w	r1, r7, #20
 800a350:	f104 0914 	add.w	r9, r4, #20
 800a354:	f100 0e14 	add.w	lr, r0, #20
 800a358:	f107 0210 	add.w	r2, r7, #16
 800a35c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a360:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a364:	46f2      	mov	sl, lr
 800a366:	2700      	movs	r7, #0
 800a368:	f859 3b04 	ldr.w	r3, [r9], #4
 800a36c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a370:	fa1f f883 	uxth.w	r8, r3
 800a374:	fa17 f78b 	uxtah	r7, r7, fp
 800a378:	0c1b      	lsrs	r3, r3, #16
 800a37a:	eba7 0808 	sub.w	r8, r7, r8
 800a37e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a382:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a386:	fa1f f888 	uxth.w	r8, r8
 800a38a:	141f      	asrs	r7, r3, #16
 800a38c:	454d      	cmp	r5, r9
 800a38e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a392:	f84a 3b04 	str.w	r3, [sl], #4
 800a396:	d8e7      	bhi.n	800a368 <__mdiff+0x7c>
 800a398:	1b2b      	subs	r3, r5, r4
 800a39a:	3b15      	subs	r3, #21
 800a39c:	f023 0303 	bic.w	r3, r3, #3
 800a3a0:	3304      	adds	r3, #4
 800a3a2:	3415      	adds	r4, #21
 800a3a4:	42a5      	cmp	r5, r4
 800a3a6:	bf38      	it	cc
 800a3a8:	2304      	movcc	r3, #4
 800a3aa:	4419      	add	r1, r3
 800a3ac:	4473      	add	r3, lr
 800a3ae:	469e      	mov	lr, r3
 800a3b0:	460d      	mov	r5, r1
 800a3b2:	4565      	cmp	r5, ip
 800a3b4:	d30e      	bcc.n	800a3d4 <__mdiff+0xe8>
 800a3b6:	f10c 0203 	add.w	r2, ip, #3
 800a3ba:	1a52      	subs	r2, r2, r1
 800a3bc:	f022 0203 	bic.w	r2, r2, #3
 800a3c0:	3903      	subs	r1, #3
 800a3c2:	458c      	cmp	ip, r1
 800a3c4:	bf38      	it	cc
 800a3c6:	2200      	movcc	r2, #0
 800a3c8:	441a      	add	r2, r3
 800a3ca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a3ce:	b17b      	cbz	r3, 800a3f0 <__mdiff+0x104>
 800a3d0:	6106      	str	r6, [r0, #16]
 800a3d2:	e7a5      	b.n	800a320 <__mdiff+0x34>
 800a3d4:	f855 8b04 	ldr.w	r8, [r5], #4
 800a3d8:	fa17 f488 	uxtah	r4, r7, r8
 800a3dc:	1422      	asrs	r2, r4, #16
 800a3de:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a3e2:	b2a4      	uxth	r4, r4
 800a3e4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a3e8:	f84e 4b04 	str.w	r4, [lr], #4
 800a3ec:	1417      	asrs	r7, r2, #16
 800a3ee:	e7e0      	b.n	800a3b2 <__mdiff+0xc6>
 800a3f0:	3e01      	subs	r6, #1
 800a3f2:	e7ea      	b.n	800a3ca <__mdiff+0xde>
 800a3f4:	0800e3a9 	.word	0x0800e3a9
 800a3f8:	0800e47c 	.word	0x0800e47c

0800a3fc <__d2b>:
 800a3fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a400:	4689      	mov	r9, r1
 800a402:	2101      	movs	r1, #1
 800a404:	ec57 6b10 	vmov	r6, r7, d0
 800a408:	4690      	mov	r8, r2
 800a40a:	f7ff fd23 	bl	8009e54 <_Balloc>
 800a40e:	4604      	mov	r4, r0
 800a410:	b930      	cbnz	r0, 800a420 <__d2b+0x24>
 800a412:	4602      	mov	r2, r0
 800a414:	4b25      	ldr	r3, [pc, #148]	; (800a4ac <__d2b+0xb0>)
 800a416:	4826      	ldr	r0, [pc, #152]	; (800a4b0 <__d2b+0xb4>)
 800a418:	f240 310a 	movw	r1, #778	; 0x30a
 800a41c:	f001 ff82 	bl	800c324 <__assert_func>
 800a420:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a424:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a428:	bb35      	cbnz	r5, 800a478 <__d2b+0x7c>
 800a42a:	2e00      	cmp	r6, #0
 800a42c:	9301      	str	r3, [sp, #4]
 800a42e:	d028      	beq.n	800a482 <__d2b+0x86>
 800a430:	4668      	mov	r0, sp
 800a432:	9600      	str	r6, [sp, #0]
 800a434:	f7ff fda6 	bl	8009f84 <__lo0bits>
 800a438:	9900      	ldr	r1, [sp, #0]
 800a43a:	b300      	cbz	r0, 800a47e <__d2b+0x82>
 800a43c:	9a01      	ldr	r2, [sp, #4]
 800a43e:	f1c0 0320 	rsb	r3, r0, #32
 800a442:	fa02 f303 	lsl.w	r3, r2, r3
 800a446:	430b      	orrs	r3, r1
 800a448:	40c2      	lsrs	r2, r0
 800a44a:	6163      	str	r3, [r4, #20]
 800a44c:	9201      	str	r2, [sp, #4]
 800a44e:	9b01      	ldr	r3, [sp, #4]
 800a450:	61a3      	str	r3, [r4, #24]
 800a452:	2b00      	cmp	r3, #0
 800a454:	bf14      	ite	ne
 800a456:	2202      	movne	r2, #2
 800a458:	2201      	moveq	r2, #1
 800a45a:	6122      	str	r2, [r4, #16]
 800a45c:	b1d5      	cbz	r5, 800a494 <__d2b+0x98>
 800a45e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a462:	4405      	add	r5, r0
 800a464:	f8c9 5000 	str.w	r5, [r9]
 800a468:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a46c:	f8c8 0000 	str.w	r0, [r8]
 800a470:	4620      	mov	r0, r4
 800a472:	b003      	add	sp, #12
 800a474:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a478:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a47c:	e7d5      	b.n	800a42a <__d2b+0x2e>
 800a47e:	6161      	str	r1, [r4, #20]
 800a480:	e7e5      	b.n	800a44e <__d2b+0x52>
 800a482:	a801      	add	r0, sp, #4
 800a484:	f7ff fd7e 	bl	8009f84 <__lo0bits>
 800a488:	9b01      	ldr	r3, [sp, #4]
 800a48a:	6163      	str	r3, [r4, #20]
 800a48c:	2201      	movs	r2, #1
 800a48e:	6122      	str	r2, [r4, #16]
 800a490:	3020      	adds	r0, #32
 800a492:	e7e3      	b.n	800a45c <__d2b+0x60>
 800a494:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a498:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a49c:	f8c9 0000 	str.w	r0, [r9]
 800a4a0:	6918      	ldr	r0, [r3, #16]
 800a4a2:	f7ff fd4f 	bl	8009f44 <__hi0bits>
 800a4a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a4aa:	e7df      	b.n	800a46c <__d2b+0x70>
 800a4ac:	0800e3a9 	.word	0x0800e3a9
 800a4b0:	0800e47c 	.word	0x0800e47c

0800a4b4 <frexp>:
 800a4b4:	b570      	push	{r4, r5, r6, lr}
 800a4b6:	2100      	movs	r1, #0
 800a4b8:	ec55 4b10 	vmov	r4, r5, d0
 800a4bc:	6001      	str	r1, [r0, #0]
 800a4be:	4916      	ldr	r1, [pc, #88]	; (800a518 <frexp+0x64>)
 800a4c0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800a4c4:	428a      	cmp	r2, r1
 800a4c6:	4606      	mov	r6, r0
 800a4c8:	462b      	mov	r3, r5
 800a4ca:	dc22      	bgt.n	800a512 <frexp+0x5e>
 800a4cc:	ee10 1a10 	vmov	r1, s0
 800a4d0:	4311      	orrs	r1, r2
 800a4d2:	d01e      	beq.n	800a512 <frexp+0x5e>
 800a4d4:	4911      	ldr	r1, [pc, #68]	; (800a51c <frexp+0x68>)
 800a4d6:	4029      	ands	r1, r5
 800a4d8:	b969      	cbnz	r1, 800a4f6 <frexp+0x42>
 800a4da:	4b11      	ldr	r3, [pc, #68]	; (800a520 <frexp+0x6c>)
 800a4dc:	2200      	movs	r2, #0
 800a4de:	ee10 0a10 	vmov	r0, s0
 800a4e2:	4629      	mov	r1, r5
 800a4e4:	f7f6 f8b2 	bl	800064c <__aeabi_dmul>
 800a4e8:	460b      	mov	r3, r1
 800a4ea:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800a4ee:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800a4f2:	4604      	mov	r4, r0
 800a4f4:	6031      	str	r1, [r6, #0]
 800a4f6:	6831      	ldr	r1, [r6, #0]
 800a4f8:	1512      	asrs	r2, r2, #20
 800a4fa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a4fe:	f2a2 32fe 	subw	r2, r2, #1022	; 0x3fe
 800a502:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a506:	440a      	add	r2, r1
 800a508:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800a50c:	6032      	str	r2, [r6, #0]
 800a50e:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800a512:	ec45 4b10 	vmov	d0, r4, r5
 800a516:	bd70      	pop	{r4, r5, r6, pc}
 800a518:	7fefffff 	.word	0x7fefffff
 800a51c:	7ff00000 	.word	0x7ff00000
 800a520:	43500000 	.word	0x43500000

0800a524 <_sbrk_r>:
 800a524:	b538      	push	{r3, r4, r5, lr}
 800a526:	4d06      	ldr	r5, [pc, #24]	; (800a540 <_sbrk_r+0x1c>)
 800a528:	2300      	movs	r3, #0
 800a52a:	4604      	mov	r4, r0
 800a52c:	4608      	mov	r0, r1
 800a52e:	602b      	str	r3, [r5, #0]
 800a530:	f7f8 f9a6 	bl	8002880 <_sbrk>
 800a534:	1c43      	adds	r3, r0, #1
 800a536:	d102      	bne.n	800a53e <_sbrk_r+0x1a>
 800a538:	682b      	ldr	r3, [r5, #0]
 800a53a:	b103      	cbz	r3, 800a53e <_sbrk_r+0x1a>
 800a53c:	6023      	str	r3, [r4, #0]
 800a53e:	bd38      	pop	{r3, r4, r5, pc}
 800a540:	20000c80 	.word	0x20000c80

0800a544 <siscanf>:
 800a544:	b40e      	push	{r1, r2, r3}
 800a546:	b510      	push	{r4, lr}
 800a548:	b09f      	sub	sp, #124	; 0x7c
 800a54a:	ac21      	add	r4, sp, #132	; 0x84
 800a54c:	f44f 7101 	mov.w	r1, #516	; 0x204
 800a550:	f854 2b04 	ldr.w	r2, [r4], #4
 800a554:	9201      	str	r2, [sp, #4]
 800a556:	f8ad 101c 	strh.w	r1, [sp, #28]
 800a55a:	9004      	str	r0, [sp, #16]
 800a55c:	9008      	str	r0, [sp, #32]
 800a55e:	f7f5 fe57 	bl	8000210 <strlen>
 800a562:	4b0c      	ldr	r3, [pc, #48]	; (800a594 <siscanf+0x50>)
 800a564:	9005      	str	r0, [sp, #20]
 800a566:	9009      	str	r0, [sp, #36]	; 0x24
 800a568:	930c      	str	r3, [sp, #48]	; 0x30
 800a56a:	480b      	ldr	r0, [pc, #44]	; (800a598 <siscanf+0x54>)
 800a56c:	9a01      	ldr	r2, [sp, #4]
 800a56e:	6800      	ldr	r0, [r0, #0]
 800a570:	9403      	str	r4, [sp, #12]
 800a572:	2300      	movs	r3, #0
 800a574:	9310      	str	r3, [sp, #64]	; 0x40
 800a576:	9315      	str	r3, [sp, #84]	; 0x54
 800a578:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a57c:	f8ad 301e 	strh.w	r3, [sp, #30]
 800a580:	a904      	add	r1, sp, #16
 800a582:	4623      	mov	r3, r4
 800a584:	f000 f996 	bl	800a8b4 <__ssvfiscanf_r>
 800a588:	b01f      	add	sp, #124	; 0x7c
 800a58a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a58e:	b003      	add	sp, #12
 800a590:	4770      	bx	lr
 800a592:	bf00      	nop
 800a594:	0800a5bf 	.word	0x0800a5bf
 800a598:	20000018 	.word	0x20000018

0800a59c <__sread>:
 800a59c:	b510      	push	{r4, lr}
 800a59e:	460c      	mov	r4, r1
 800a5a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5a4:	f002 f9d4 	bl	800c950 <_read_r>
 800a5a8:	2800      	cmp	r0, #0
 800a5aa:	bfab      	itete	ge
 800a5ac:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800a5ae:	89a3      	ldrhlt	r3, [r4, #12]
 800a5b0:	181b      	addge	r3, r3, r0
 800a5b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a5b6:	bfac      	ite	ge
 800a5b8:	6523      	strge	r3, [r4, #80]	; 0x50
 800a5ba:	81a3      	strhlt	r3, [r4, #12]
 800a5bc:	bd10      	pop	{r4, pc}

0800a5be <__seofread>:
 800a5be:	2000      	movs	r0, #0
 800a5c0:	4770      	bx	lr

0800a5c2 <__swrite>:
 800a5c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5c6:	461f      	mov	r7, r3
 800a5c8:	898b      	ldrh	r3, [r1, #12]
 800a5ca:	05db      	lsls	r3, r3, #23
 800a5cc:	4605      	mov	r5, r0
 800a5ce:	460c      	mov	r4, r1
 800a5d0:	4616      	mov	r6, r2
 800a5d2:	d505      	bpl.n	800a5e0 <__swrite+0x1e>
 800a5d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5d8:	2302      	movs	r3, #2
 800a5da:	2200      	movs	r2, #0
 800a5dc:	f002 f960 	bl	800c8a0 <_lseek_r>
 800a5e0:	89a3      	ldrh	r3, [r4, #12]
 800a5e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a5ea:	81a3      	strh	r3, [r4, #12]
 800a5ec:	4632      	mov	r2, r6
 800a5ee:	463b      	mov	r3, r7
 800a5f0:	4628      	mov	r0, r5
 800a5f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5f6:	f001 be43 	b.w	800c280 <_write_r>

0800a5fa <__sseek>:
 800a5fa:	b510      	push	{r4, lr}
 800a5fc:	460c      	mov	r4, r1
 800a5fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a602:	f002 f94d 	bl	800c8a0 <_lseek_r>
 800a606:	1c43      	adds	r3, r0, #1
 800a608:	89a3      	ldrh	r3, [r4, #12]
 800a60a:	bf15      	itete	ne
 800a60c:	6520      	strne	r0, [r4, #80]	; 0x50
 800a60e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a612:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a616:	81a3      	strheq	r3, [r4, #12]
 800a618:	bf18      	it	ne
 800a61a:	81a3      	strhne	r3, [r4, #12]
 800a61c:	bd10      	pop	{r4, pc}

0800a61e <__sclose>:
 800a61e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a622:	f001 becb 	b.w	800c3bc <_close_r>

0800a626 <strcpy>:
 800a626:	4603      	mov	r3, r0
 800a628:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a62c:	f803 2b01 	strb.w	r2, [r3], #1
 800a630:	2a00      	cmp	r2, #0
 800a632:	d1f9      	bne.n	800a628 <strcpy+0x2>
 800a634:	4770      	bx	lr

0800a636 <strncmp>:
 800a636:	b510      	push	{r4, lr}
 800a638:	b16a      	cbz	r2, 800a656 <strncmp+0x20>
 800a63a:	3901      	subs	r1, #1
 800a63c:	1884      	adds	r4, r0, r2
 800a63e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a642:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a646:	4293      	cmp	r3, r2
 800a648:	d103      	bne.n	800a652 <strncmp+0x1c>
 800a64a:	42a0      	cmp	r0, r4
 800a64c:	d001      	beq.n	800a652 <strncmp+0x1c>
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d1f5      	bne.n	800a63e <strncmp+0x8>
 800a652:	1a98      	subs	r0, r3, r2
 800a654:	bd10      	pop	{r4, pc}
 800a656:	4610      	mov	r0, r2
 800a658:	e7fc      	b.n	800a654 <strncmp+0x1e>

0800a65a <strncpy>:
 800a65a:	b510      	push	{r4, lr}
 800a65c:	3901      	subs	r1, #1
 800a65e:	4603      	mov	r3, r0
 800a660:	b132      	cbz	r2, 800a670 <strncpy+0x16>
 800a662:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a666:	f803 4b01 	strb.w	r4, [r3], #1
 800a66a:	3a01      	subs	r2, #1
 800a66c:	2c00      	cmp	r4, #0
 800a66e:	d1f7      	bne.n	800a660 <strncpy+0x6>
 800a670:	441a      	add	r2, r3
 800a672:	2100      	movs	r1, #0
 800a674:	4293      	cmp	r3, r2
 800a676:	d100      	bne.n	800a67a <strncpy+0x20>
 800a678:	bd10      	pop	{r4, pc}
 800a67a:	f803 1b01 	strb.w	r1, [r3], #1
 800a67e:	e7f9      	b.n	800a674 <strncpy+0x1a>

0800a680 <_strtoul_l.isra.0>:
 800a680:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a684:	4e3b      	ldr	r6, [pc, #236]	; (800a774 <_strtoul_l.isra.0+0xf4>)
 800a686:	4686      	mov	lr, r0
 800a688:	468c      	mov	ip, r1
 800a68a:	4660      	mov	r0, ip
 800a68c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800a690:	5da5      	ldrb	r5, [r4, r6]
 800a692:	f015 0508 	ands.w	r5, r5, #8
 800a696:	d1f8      	bne.n	800a68a <_strtoul_l.isra.0+0xa>
 800a698:	2c2d      	cmp	r4, #45	; 0x2d
 800a69a:	d134      	bne.n	800a706 <_strtoul_l.isra.0+0x86>
 800a69c:	f89c 4000 	ldrb.w	r4, [ip]
 800a6a0:	f04f 0801 	mov.w	r8, #1
 800a6a4:	f100 0c02 	add.w	ip, r0, #2
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d05e      	beq.n	800a76a <_strtoul_l.isra.0+0xea>
 800a6ac:	2b10      	cmp	r3, #16
 800a6ae:	d10c      	bne.n	800a6ca <_strtoul_l.isra.0+0x4a>
 800a6b0:	2c30      	cmp	r4, #48	; 0x30
 800a6b2:	d10a      	bne.n	800a6ca <_strtoul_l.isra.0+0x4a>
 800a6b4:	f89c 0000 	ldrb.w	r0, [ip]
 800a6b8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800a6bc:	2858      	cmp	r0, #88	; 0x58
 800a6be:	d14f      	bne.n	800a760 <_strtoul_l.isra.0+0xe0>
 800a6c0:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800a6c4:	2310      	movs	r3, #16
 800a6c6:	f10c 0c02 	add.w	ip, ip, #2
 800a6ca:	f04f 37ff 	mov.w	r7, #4294967295
 800a6ce:	2500      	movs	r5, #0
 800a6d0:	fbb7 f7f3 	udiv	r7, r7, r3
 800a6d4:	fb03 f907 	mul.w	r9, r3, r7
 800a6d8:	ea6f 0909 	mvn.w	r9, r9
 800a6dc:	4628      	mov	r0, r5
 800a6de:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800a6e2:	2e09      	cmp	r6, #9
 800a6e4:	d818      	bhi.n	800a718 <_strtoul_l.isra.0+0x98>
 800a6e6:	4634      	mov	r4, r6
 800a6e8:	42a3      	cmp	r3, r4
 800a6ea:	dd24      	ble.n	800a736 <_strtoul_l.isra.0+0xb6>
 800a6ec:	2d00      	cmp	r5, #0
 800a6ee:	db1f      	blt.n	800a730 <_strtoul_l.isra.0+0xb0>
 800a6f0:	4287      	cmp	r7, r0
 800a6f2:	d31d      	bcc.n	800a730 <_strtoul_l.isra.0+0xb0>
 800a6f4:	d101      	bne.n	800a6fa <_strtoul_l.isra.0+0x7a>
 800a6f6:	45a1      	cmp	r9, r4
 800a6f8:	db1a      	blt.n	800a730 <_strtoul_l.isra.0+0xb0>
 800a6fa:	fb00 4003 	mla	r0, r0, r3, r4
 800a6fe:	2501      	movs	r5, #1
 800a700:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800a704:	e7eb      	b.n	800a6de <_strtoul_l.isra.0+0x5e>
 800a706:	2c2b      	cmp	r4, #43	; 0x2b
 800a708:	bf08      	it	eq
 800a70a:	f89c 4000 	ldrbeq.w	r4, [ip]
 800a70e:	46a8      	mov	r8, r5
 800a710:	bf08      	it	eq
 800a712:	f100 0c02 	addeq.w	ip, r0, #2
 800a716:	e7c7      	b.n	800a6a8 <_strtoul_l.isra.0+0x28>
 800a718:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800a71c:	2e19      	cmp	r6, #25
 800a71e:	d801      	bhi.n	800a724 <_strtoul_l.isra.0+0xa4>
 800a720:	3c37      	subs	r4, #55	; 0x37
 800a722:	e7e1      	b.n	800a6e8 <_strtoul_l.isra.0+0x68>
 800a724:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800a728:	2e19      	cmp	r6, #25
 800a72a:	d804      	bhi.n	800a736 <_strtoul_l.isra.0+0xb6>
 800a72c:	3c57      	subs	r4, #87	; 0x57
 800a72e:	e7db      	b.n	800a6e8 <_strtoul_l.isra.0+0x68>
 800a730:	f04f 35ff 	mov.w	r5, #4294967295
 800a734:	e7e4      	b.n	800a700 <_strtoul_l.isra.0+0x80>
 800a736:	2d00      	cmp	r5, #0
 800a738:	da07      	bge.n	800a74a <_strtoul_l.isra.0+0xca>
 800a73a:	2322      	movs	r3, #34	; 0x22
 800a73c:	f8ce 3000 	str.w	r3, [lr]
 800a740:	f04f 30ff 	mov.w	r0, #4294967295
 800a744:	b942      	cbnz	r2, 800a758 <_strtoul_l.isra.0+0xd8>
 800a746:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a74a:	f1b8 0f00 	cmp.w	r8, #0
 800a74e:	d000      	beq.n	800a752 <_strtoul_l.isra.0+0xd2>
 800a750:	4240      	negs	r0, r0
 800a752:	2a00      	cmp	r2, #0
 800a754:	d0f7      	beq.n	800a746 <_strtoul_l.isra.0+0xc6>
 800a756:	b10d      	cbz	r5, 800a75c <_strtoul_l.isra.0+0xdc>
 800a758:	f10c 31ff 	add.w	r1, ip, #4294967295
 800a75c:	6011      	str	r1, [r2, #0]
 800a75e:	e7f2      	b.n	800a746 <_strtoul_l.isra.0+0xc6>
 800a760:	2430      	movs	r4, #48	; 0x30
 800a762:	2b00      	cmp	r3, #0
 800a764:	d1b1      	bne.n	800a6ca <_strtoul_l.isra.0+0x4a>
 800a766:	2308      	movs	r3, #8
 800a768:	e7af      	b.n	800a6ca <_strtoul_l.isra.0+0x4a>
 800a76a:	2c30      	cmp	r4, #48	; 0x30
 800a76c:	d0a2      	beq.n	800a6b4 <_strtoul_l.isra.0+0x34>
 800a76e:	230a      	movs	r3, #10
 800a770:	e7ab      	b.n	800a6ca <_strtoul_l.isra.0+0x4a>
 800a772:	bf00      	nop
 800a774:	0800e65b 	.word	0x0800e65b

0800a778 <_strtoul_r>:
 800a778:	f7ff bf82 	b.w	800a680 <_strtoul_l.isra.0>

0800a77c <strtoul>:
 800a77c:	4613      	mov	r3, r2
 800a77e:	460a      	mov	r2, r1
 800a780:	4601      	mov	r1, r0
 800a782:	4802      	ldr	r0, [pc, #8]	; (800a78c <strtoul+0x10>)
 800a784:	6800      	ldr	r0, [r0, #0]
 800a786:	f7ff bf7b 	b.w	800a680 <_strtoul_l.isra.0>
 800a78a:	bf00      	nop
 800a78c:	20000018 	.word	0x20000018

0800a790 <_sungetc_r>:
 800a790:	b538      	push	{r3, r4, r5, lr}
 800a792:	1c4b      	adds	r3, r1, #1
 800a794:	4614      	mov	r4, r2
 800a796:	d103      	bne.n	800a7a0 <_sungetc_r+0x10>
 800a798:	f04f 35ff 	mov.w	r5, #4294967295
 800a79c:	4628      	mov	r0, r5
 800a79e:	bd38      	pop	{r3, r4, r5, pc}
 800a7a0:	8993      	ldrh	r3, [r2, #12]
 800a7a2:	f023 0320 	bic.w	r3, r3, #32
 800a7a6:	8193      	strh	r3, [r2, #12]
 800a7a8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a7aa:	6852      	ldr	r2, [r2, #4]
 800a7ac:	b2cd      	uxtb	r5, r1
 800a7ae:	b18b      	cbz	r3, 800a7d4 <_sungetc_r+0x44>
 800a7b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	dd08      	ble.n	800a7c8 <_sungetc_r+0x38>
 800a7b6:	6823      	ldr	r3, [r4, #0]
 800a7b8:	1e5a      	subs	r2, r3, #1
 800a7ba:	6022      	str	r2, [r4, #0]
 800a7bc:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a7c0:	6863      	ldr	r3, [r4, #4]
 800a7c2:	3301      	adds	r3, #1
 800a7c4:	6063      	str	r3, [r4, #4]
 800a7c6:	e7e9      	b.n	800a79c <_sungetc_r+0xc>
 800a7c8:	4621      	mov	r1, r4
 800a7ca:	f001 f824 	bl	800b816 <__submore>
 800a7ce:	2800      	cmp	r0, #0
 800a7d0:	d0f1      	beq.n	800a7b6 <_sungetc_r+0x26>
 800a7d2:	e7e1      	b.n	800a798 <_sungetc_r+0x8>
 800a7d4:	6921      	ldr	r1, [r4, #16]
 800a7d6:	6823      	ldr	r3, [r4, #0]
 800a7d8:	b151      	cbz	r1, 800a7f0 <_sungetc_r+0x60>
 800a7da:	4299      	cmp	r1, r3
 800a7dc:	d208      	bcs.n	800a7f0 <_sungetc_r+0x60>
 800a7de:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a7e2:	42a9      	cmp	r1, r5
 800a7e4:	d104      	bne.n	800a7f0 <_sungetc_r+0x60>
 800a7e6:	3b01      	subs	r3, #1
 800a7e8:	3201      	adds	r2, #1
 800a7ea:	6023      	str	r3, [r4, #0]
 800a7ec:	6062      	str	r2, [r4, #4]
 800a7ee:	e7d5      	b.n	800a79c <_sungetc_r+0xc>
 800a7f0:	e9c4 320e 	strd	r3, r2, [r4, #56]	; 0x38
 800a7f4:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a7f8:	6323      	str	r3, [r4, #48]	; 0x30
 800a7fa:	2303      	movs	r3, #3
 800a7fc:	6363      	str	r3, [r4, #52]	; 0x34
 800a7fe:	4623      	mov	r3, r4
 800a800:	f803 5f42 	strb.w	r5, [r3, #66]!
 800a804:	6023      	str	r3, [r4, #0]
 800a806:	2301      	movs	r3, #1
 800a808:	e7dc      	b.n	800a7c4 <_sungetc_r+0x34>

0800a80a <__ssrefill_r>:
 800a80a:	b510      	push	{r4, lr}
 800a80c:	460c      	mov	r4, r1
 800a80e:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800a810:	b169      	cbz	r1, 800a82e <__ssrefill_r+0x24>
 800a812:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a816:	4299      	cmp	r1, r3
 800a818:	d001      	beq.n	800a81e <__ssrefill_r+0x14>
 800a81a:	f7fe ff13 	bl	8009644 <_free_r>
 800a81e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a820:	6063      	str	r3, [r4, #4]
 800a822:	2000      	movs	r0, #0
 800a824:	6320      	str	r0, [r4, #48]	; 0x30
 800a826:	b113      	cbz	r3, 800a82e <__ssrefill_r+0x24>
 800a828:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a82a:	6023      	str	r3, [r4, #0]
 800a82c:	bd10      	pop	{r4, pc}
 800a82e:	6923      	ldr	r3, [r4, #16]
 800a830:	6023      	str	r3, [r4, #0]
 800a832:	2300      	movs	r3, #0
 800a834:	6063      	str	r3, [r4, #4]
 800a836:	89a3      	ldrh	r3, [r4, #12]
 800a838:	f043 0320 	orr.w	r3, r3, #32
 800a83c:	81a3      	strh	r3, [r4, #12]
 800a83e:	f04f 30ff 	mov.w	r0, #4294967295
 800a842:	e7f3      	b.n	800a82c <__ssrefill_r+0x22>

0800a844 <_sfread_r>:
 800a844:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a848:	461f      	mov	r7, r3
 800a84a:	4613      	mov	r3, r2
 800a84c:	437b      	muls	r3, r7
 800a84e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a850:	4682      	mov	sl, r0
 800a852:	4688      	mov	r8, r1
 800a854:	4691      	mov	r9, r2
 800a856:	d027      	beq.n	800a8a8 <_sfread_r+0x64>
 800a858:	461e      	mov	r6, r3
 800a85a:	e9d4 1500 	ldrd	r1, r5, [r4]
 800a85e:	42b5      	cmp	r5, r6
 800a860:	d30b      	bcc.n	800a87a <_sfread_r+0x36>
 800a862:	4632      	mov	r2, r6
 800a864:	4640      	mov	r0, r8
 800a866:	f7ff fadb 	bl	8009e20 <memcpy>
 800a86a:	6862      	ldr	r2, [r4, #4]
 800a86c:	1b92      	subs	r2, r2, r6
 800a86e:	6062      	str	r2, [r4, #4]
 800a870:	6822      	ldr	r2, [r4, #0]
 800a872:	4432      	add	r2, r6
 800a874:	6022      	str	r2, [r4, #0]
 800a876:	463b      	mov	r3, r7
 800a878:	e016      	b.n	800a8a8 <_sfread_r+0x64>
 800a87a:	462a      	mov	r2, r5
 800a87c:	4640      	mov	r0, r8
 800a87e:	9301      	str	r3, [sp, #4]
 800a880:	f7ff face 	bl	8009e20 <memcpy>
 800a884:	6822      	ldr	r2, [r4, #0]
 800a886:	2300      	movs	r3, #0
 800a888:	442a      	add	r2, r5
 800a88a:	6063      	str	r3, [r4, #4]
 800a88c:	6022      	str	r2, [r4, #0]
 800a88e:	4621      	mov	r1, r4
 800a890:	4650      	mov	r0, sl
 800a892:	f7ff ffba 	bl	800a80a <__ssrefill_r>
 800a896:	44a8      	add	r8, r5
 800a898:	9b01      	ldr	r3, [sp, #4]
 800a89a:	eba6 0b05 	sub.w	fp, r6, r5
 800a89e:	b138      	cbz	r0, 800a8b0 <_sfread_r+0x6c>
 800a8a0:	441d      	add	r5, r3
 800a8a2:	1bad      	subs	r5, r5, r6
 800a8a4:	fbb5 f3f9 	udiv	r3, r5, r9
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	b003      	add	sp, #12
 800a8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8b0:	465e      	mov	r6, fp
 800a8b2:	e7d2      	b.n	800a85a <_sfread_r+0x16>

0800a8b4 <__ssvfiscanf_r>:
 800a8b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8b8:	ed2d 8b02 	vpush	{d8}
 800a8bc:	b0df      	sub	sp, #380	; 0x17c
 800a8be:	461e      	mov	r6, r3
 800a8c0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 800a8c4:	af02      	add	r7, sp, #8
 800a8c6:	049d      	lsls	r5, r3, #18
 800a8c8:	ee08 0a10 	vmov	s16, r0
 800a8cc:	460c      	mov	r4, r1
 800a8ce:	613a      	str	r2, [r7, #16]
 800a8d0:	d406      	bmi.n	800a8e0 <__ssvfiscanf_r+0x2c>
 800a8d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a8d6:	818b      	strh	r3, [r1, #12]
 800a8d8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a8da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a8de:	664b      	str	r3, [r1, #100]	; 0x64
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	e9c7 3307 	strd	r3, r3, [r7, #28]
 800a8e6:	617b      	str	r3, [r7, #20]
 800a8e8:	469b      	mov	fp, r3
 800a8ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a8ec:	627b      	str	r3, [r7, #36]	; 0x24
 800a8ee:	693a      	ldr	r2, [r7, #16]
 800a8f0:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a8f4:	613a      	str	r2, [r7, #16]
 800a8f6:	637b      	str	r3, [r7, #52]	; 0x34
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d035      	beq.n	800a968 <__ssvfiscanf_r+0xb4>
 800a8fc:	4a9f      	ldr	r2, [pc, #636]	; (800ab7c <__ssvfiscanf_r+0x2c8>)
 800a8fe:	f813 9002 	ldrb.w	r9, [r3, r2]
 800a902:	f019 0908 	ands.w	r9, r9, #8
 800a906:	d019      	beq.n	800a93c <__ssvfiscanf_r+0x88>
 800a908:	6863      	ldr	r3, [r4, #4]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	dd0e      	ble.n	800a92c <__ssvfiscanf_r+0x78>
 800a90e:	6823      	ldr	r3, [r4, #0]
 800a910:	499a      	ldr	r1, [pc, #616]	; (800ab7c <__ssvfiscanf_r+0x2c8>)
 800a912:	781a      	ldrb	r2, [r3, #0]
 800a914:	5c8a      	ldrb	r2, [r1, r2]
 800a916:	0710      	lsls	r0, r2, #28
 800a918:	d5e9      	bpl.n	800a8ee <__ssvfiscanf_r+0x3a>
 800a91a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a91c:	3201      	adds	r2, #1
 800a91e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a920:	6862      	ldr	r2, [r4, #4]
 800a922:	3301      	adds	r3, #1
 800a924:	3a01      	subs	r2, #1
 800a926:	6062      	str	r2, [r4, #4]
 800a928:	6023      	str	r3, [r4, #0]
 800a92a:	e7ed      	b.n	800a908 <__ssvfiscanf_r+0x54>
 800a92c:	ee18 0a10 	vmov	r0, s16
 800a930:	4621      	mov	r1, r4
 800a932:	f7ff ff6a 	bl	800a80a <__ssrefill_r>
 800a936:	2800      	cmp	r0, #0
 800a938:	d0e9      	beq.n	800a90e <__ssvfiscanf_r+0x5a>
 800a93a:	e7d8      	b.n	800a8ee <__ssvfiscanf_r+0x3a>
 800a93c:	2b25      	cmp	r3, #37	; 0x25
 800a93e:	f040 809f 	bne.w	800aa80 <__ssvfiscanf_r+0x1cc>
 800a942:	693b      	ldr	r3, [r7, #16]
 800a944:	f8c7 9028 	str.w	r9, [r7, #40]	; 0x28
 800a948:	220a      	movs	r2, #10
 800a94a:	6939      	ldr	r1, [r7, #16]
 800a94c:	781d      	ldrb	r5, [r3, #0]
 800a94e:	3101      	adds	r1, #1
 800a950:	2d7a      	cmp	r5, #122	; 0x7a
 800a952:	6139      	str	r1, [r7, #16]
 800a954:	d808      	bhi.n	800a968 <__ssvfiscanf_r+0xb4>
 800a956:	2d42      	cmp	r5, #66	; 0x42
 800a958:	d80b      	bhi.n	800a972 <__ssvfiscanf_r+0xbe>
 800a95a:	2d2a      	cmp	r5, #42	; 0x2a
 800a95c:	f000 80b9 	beq.w	800aad2 <__ssvfiscanf_r+0x21e>
 800a960:	d87e      	bhi.n	800aa60 <__ssvfiscanf_r+0x1ac>
 800a962:	2d25      	cmp	r5, #37	; 0x25
 800a964:	f000 808c 	beq.w	800aa80 <__ssvfiscanf_r+0x1cc>
 800a968:	f1bb 0f00 	cmp.w	fp, #0
 800a96c:	f000 815f 	beq.w	800ac2e <__ssvfiscanf_r+0x37a>
 800a970:	e158      	b.n	800ac24 <__ssvfiscanf_r+0x370>
 800a972:	3d43      	subs	r5, #67	; 0x43
 800a974:	2d37      	cmp	r5, #55	; 0x37
 800a976:	d8f7      	bhi.n	800a968 <__ssvfiscanf_r+0xb4>
 800a978:	a101      	add	r1, pc, #4	; (adr r1, 800a980 <__ssvfiscanf_r+0xcc>)
 800a97a:	f851 f025 	ldr.w	pc, [r1, r5, lsl #2]
 800a97e:	bf00      	nop
 800a980:	0800ac53 	.word	0x0800ac53
 800a984:	0800ab4f 	.word	0x0800ab4f
 800a988:	0800a969 	.word	0x0800a969
 800a98c:	0800a969 	.word	0x0800a969
 800a990:	0800a969 	.word	0x0800a969
 800a994:	0800a969 	.word	0x0800a969
 800a998:	0800a969 	.word	0x0800a969
 800a99c:	0800a969 	.word	0x0800a969
 800a9a0:	0800a969 	.word	0x0800a969
 800a9a4:	0800ab21 	.word	0x0800ab21
 800a9a8:	0800a969 	.word	0x0800a969
 800a9ac:	0800a969 	.word	0x0800a969
 800a9b0:	0800ab57 	.word	0x0800ab57
 800a9b4:	0800a969 	.word	0x0800a969
 800a9b8:	0800a969 	.word	0x0800a969
 800a9bc:	0800a969 	.word	0x0800a969
 800a9c0:	0800ab89 	.word	0x0800ab89
 800a9c4:	0800a969 	.word	0x0800a969
 800a9c8:	0800a969 	.word	0x0800a969
 800a9cc:	0800a969 	.word	0x0800a969
 800a9d0:	0800a969 	.word	0x0800a969
 800a9d4:	0800ab6f 	.word	0x0800ab6f
 800a9d8:	0800a969 	.word	0x0800a969
 800a9dc:	0800a969 	.word	0x0800a969
 800a9e0:	0800ac3f 	.word	0x0800ac3f
 800a9e4:	0800a969 	.word	0x0800a969
 800a9e8:	0800a969 	.word	0x0800a969
 800a9ec:	0800a969 	.word	0x0800a969
 800a9f0:	0800a969 	.word	0x0800a969
 800a9f4:	0800a969 	.word	0x0800a969
 800a9f8:	0800a969 	.word	0x0800a969
 800a9fc:	0800a969 	.word	0x0800a969
 800aa00:	0800ac57 	.word	0x0800ac57
 800aa04:	0800ab53 	.word	0x0800ab53
 800aa08:	0800a969 	.word	0x0800a969
 800aa0c:	0800a969 	.word	0x0800a969
 800aa10:	0800a969 	.word	0x0800a969
 800aa14:	0800ab05 	.word	0x0800ab05
 800aa18:	0800acab 	.word	0x0800acab
 800aa1c:	0800ab21 	.word	0x0800ab21
 800aa20:	0800a969 	.word	0x0800a969
 800aa24:	0800aae7 	.word	0x0800aae7
 800aa28:	0800ab31 	.word	0x0800ab31
 800aa2c:	0800ac65 	.word	0x0800ac65
 800aa30:	0800ab5b 	.word	0x0800ab5b
 800aa34:	0800ac5f 	.word	0x0800ac5f
 800aa38:	0800a969 	.word	0x0800a969
 800aa3c:	0800a969 	.word	0x0800a969
 800aa40:	0800ab8d 	.word	0x0800ab8d
 800aa44:	0800ab29 	.word	0x0800ab29
 800aa48:	0800ab67 	.word	0x0800ab67
 800aa4c:	0800a969 	.word	0x0800a969
 800aa50:	0800a969 	.word	0x0800a969
 800aa54:	0800ab6f 	.word	0x0800ab6f
 800aa58:	0800a969 	.word	0x0800a969
 800aa5c:	0800ab29 	.word	0x0800ab29
 800aa60:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800aa64:	2b09      	cmp	r3, #9
 800aa66:	f63f af7f 	bhi.w	800a968 <__ssvfiscanf_r+0xb4>
 800aa6a:	f019 0f8f 	tst.w	r9, #143	; 0x8f
 800aa6e:	f47f af7b 	bne.w	800a968 <__ssvfiscanf_r+0xb4>
 800aa72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa74:	fb02 5503 	mla	r5, r2, r3, r5
 800aa78:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800aa7c:	62bb      	str	r3, [r7, #40]	; 0x28
 800aa7e:	e030      	b.n	800aae2 <__ssvfiscanf_r+0x22e>
 800aa80:	6863      	ldr	r3, [r4, #4]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	dd10      	ble.n	800aaa8 <__ssvfiscanf_r+0x1f4>
 800aa86:	6823      	ldr	r3, [r4, #0]
 800aa88:	693a      	ldr	r2, [r7, #16]
 800aa8a:	7819      	ldrb	r1, [r3, #0]
 800aa8c:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 800aa90:	4291      	cmp	r1, r2
 800aa92:	f47f af69 	bne.w	800a968 <__ssvfiscanf_r+0xb4>
 800aa96:	6862      	ldr	r2, [r4, #4]
 800aa98:	3301      	adds	r3, #1
 800aa9a:	6023      	str	r3, [r4, #0]
 800aa9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa9e:	3a01      	subs	r2, #1
 800aaa0:	6062      	str	r2, [r4, #4]
 800aaa2:	3301      	adds	r3, #1
 800aaa4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aaa6:	e722      	b.n	800a8ee <__ssvfiscanf_r+0x3a>
 800aaa8:	ee18 0a10 	vmov	r0, s16
 800aaac:	4621      	mov	r1, r4
 800aaae:	f7ff feac 	bl	800a80a <__ssrefill_r>
 800aab2:	2800      	cmp	r0, #0
 800aab4:	d0e7      	beq.n	800aa86 <__ssvfiscanf_r+0x1d2>
 800aab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aab8:	b11b      	cbz	r3, 800aac2 <__ssvfiscanf_r+0x20e>
 800aaba:	89a3      	ldrh	r3, [r4, #12]
 800aabc:	065b      	lsls	r3, r3, #25
 800aabe:	f57f af53 	bpl.w	800a968 <__ssvfiscanf_r+0xb4>
 800aac2:	f1bb 0f00 	cmp.w	fp, #0
 800aac6:	f040 80a1 	bne.w	800ac0c <__ssvfiscanf_r+0x358>
 800aaca:	f04f 33ff 	mov.w	r3, #4294967295
 800aace:	627b      	str	r3, [r7, #36]	; 0x24
 800aad0:	e0ad      	b.n	800ac2e <__ssvfiscanf_r+0x37a>
 800aad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aad4:	ea53 0309 	orrs.w	r3, r3, r9
 800aad8:	62bb      	str	r3, [r7, #40]	; 0x28
 800aada:	f47f af45 	bne.w	800a968 <__ssvfiscanf_r+0xb4>
 800aade:	f04f 0910 	mov.w	r9, #16
 800aae2:	693b      	ldr	r3, [r7, #16]
 800aae4:	e731      	b.n	800a94a <__ssvfiscanf_r+0x96>
 800aae6:	f019 0f0f 	tst.w	r9, #15
 800aaea:	f47f af3d 	bne.w	800a968 <__ssvfiscanf_r+0xb4>
 800aaee:	7859      	ldrb	r1, [r3, #1]
 800aaf0:	296c      	cmp	r1, #108	; 0x6c
 800aaf2:	d104      	bne.n	800aafe <__ssvfiscanf_r+0x24a>
 800aaf4:	3302      	adds	r3, #2
 800aaf6:	613b      	str	r3, [r7, #16]
 800aaf8:	f049 0902 	orr.w	r9, r9, #2
 800aafc:	e7f1      	b.n	800aae2 <__ssvfiscanf_r+0x22e>
 800aafe:	f049 0901 	orr.w	r9, r9, #1
 800ab02:	e7ee      	b.n	800aae2 <__ssvfiscanf_r+0x22e>
 800ab04:	f019 0f0f 	tst.w	r9, #15
 800ab08:	f47f af2e 	bne.w	800a968 <__ssvfiscanf_r+0xb4>
 800ab0c:	7859      	ldrb	r1, [r3, #1]
 800ab0e:	2968      	cmp	r1, #104	; 0x68
 800ab10:	bf03      	ittte	eq
 800ab12:	3302      	addeq	r3, #2
 800ab14:	613b      	streq	r3, [r7, #16]
 800ab16:	f049 0908 	orreq.w	r9, r9, #8
 800ab1a:	f049 0904 	orrne.w	r9, r9, #4
 800ab1e:	e7e0      	b.n	800aae2 <__ssvfiscanf_r+0x22e>
 800ab20:	f019 0f0f 	tst.w	r9, #15
 800ab24:	d0e8      	beq.n	800aaf8 <__ssvfiscanf_r+0x244>
 800ab26:	e71f      	b.n	800a968 <__ssvfiscanf_r+0xb4>
 800ab28:	f019 0f0f 	tst.w	r9, #15
 800ab2c:	d0d9      	beq.n	800aae2 <__ssvfiscanf_r+0x22e>
 800ab2e:	e71b      	b.n	800a968 <__ssvfiscanf_r+0xb4>
 800ab30:	f019 038f 	ands.w	r3, r9, #143	; 0x8f
 800ab34:	f47f af18 	bne.w	800a968 <__ssvfiscanf_r+0xb4>
 800ab38:	f1bb 0f00 	cmp.w	fp, #0
 800ab3c:	d104      	bne.n	800ab48 <__ssvfiscanf_r+0x294>
 800ab3e:	b082      	sub	sp, #8
 800ab40:	f10d 0b08 	add.w	fp, sp, #8
 800ab44:	e9cb 3300 	strd	r3, r3, [fp]
 800ab48:	f049 0980 	orr.w	r9, r9, #128	; 0x80
 800ab4c:	e7c9      	b.n	800aae2 <__ssvfiscanf_r+0x22e>
 800ab4e:	f049 0901 	orr.w	r9, r9, #1
 800ab52:	4b0b      	ldr	r3, [pc, #44]	; (800ab80 <__ssvfiscanf_r+0x2cc>)
 800ab54:	e008      	b.n	800ab68 <__ssvfiscanf_r+0x2b4>
 800ab56:	f049 0901 	orr.w	r9, r9, #1
 800ab5a:	4b0a      	ldr	r3, [pc, #40]	; (800ab84 <__ssvfiscanf_r+0x2d0>)
 800ab5c:	617b      	str	r3, [r7, #20]
 800ab5e:	2308      	movs	r3, #8
 800ab60:	61fb      	str	r3, [r7, #28]
 800ab62:	2503      	movs	r5, #3
 800ab64:	e013      	b.n	800ab8e <__ssvfiscanf_r+0x2da>
 800ab66:	4b07      	ldr	r3, [pc, #28]	; (800ab84 <__ssvfiscanf_r+0x2d0>)
 800ab68:	617b      	str	r3, [r7, #20]
 800ab6a:	230a      	movs	r3, #10
 800ab6c:	e7f8      	b.n	800ab60 <__ssvfiscanf_r+0x2ac>
 800ab6e:	f449 7900 	orr.w	r9, r9, #512	; 0x200
 800ab72:	4b04      	ldr	r3, [pc, #16]	; (800ab84 <__ssvfiscanf_r+0x2d0>)
 800ab74:	617b      	str	r3, [r7, #20]
 800ab76:	2310      	movs	r3, #16
 800ab78:	e7f2      	b.n	800ab60 <__ssvfiscanf_r+0x2ac>
 800ab7a:	bf00      	nop
 800ab7c:	0800e65b 	.word	0x0800e65b
 800ab80:	0800ce4d 	.word	0x0800ce4d
 800ab84:	0800a779 	.word	0x0800a779
 800ab88:	f049 0901 	orr.w	r9, r9, #1
 800ab8c:	2502      	movs	r5, #2
 800ab8e:	6863      	ldr	r3, [r4, #4]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	f340 808e 	ble.w	800acb2 <__ssvfiscanf_r+0x3fe>
 800ab96:	f019 0f40 	tst.w	r9, #64	; 0x40
 800ab9a:	d106      	bne.n	800abaa <__ssvfiscanf_r+0x2f6>
 800ab9c:	6823      	ldr	r3, [r4, #0]
 800ab9e:	49b3      	ldr	r1, [pc, #716]	; (800ae6c <__ssvfiscanf_r+0x5b8>)
 800aba0:	781a      	ldrb	r2, [r3, #0]
 800aba2:	5c52      	ldrb	r2, [r2, r1]
 800aba4:	0711      	lsls	r1, r2, #28
 800aba6:	f100 808d 	bmi.w	800acc4 <__ssvfiscanf_r+0x410>
 800abaa:	2d02      	cmp	r5, #2
 800abac:	f000 8394 	beq.w	800b2d8 <__ssvfiscanf_r+0xa24>
 800abb0:	2d03      	cmp	r5, #3
 800abb2:	f000 8535 	beq.w	800b620 <__ssvfiscanf_r+0xd6c>
 800abb6:	f009 0310 	and.w	r3, r9, #16
 800abba:	2d01      	cmp	r5, #1
 800abbc:	61bb      	str	r3, [r7, #24]
 800abbe:	f009 0301 	and.w	r3, r9, #1
 800abc2:	f000 81cc 	beq.w	800af5e <__ssvfiscanf_r+0x6aa>
 800abc6:	6abd      	ldr	r5, [r7, #40]	; 0x28
 800abc8:	2d01      	cmp	r5, #1
 800abca:	bf38      	it	cc
 800abcc:	2501      	movcc	r5, #1
 800abce:	2b00      	cmp	r3, #0
 800abd0:	f000 8150 	beq.w	800ae74 <__ssvfiscanf_r+0x5c0>
 800abd4:	69bb      	ldr	r3, [r7, #24]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	f040 810d 	bne.w	800adf6 <__ssvfiscanf_r+0x542>
 800abdc:	4633      	mov	r3, r6
 800abde:	f019 0f80 	tst.w	r9, #128	; 0x80
 800abe2:	f853 6b04 	ldr.w	r6, [r3], #4
 800abe6:	62bb      	str	r3, [r7, #40]	; 0x28
 800abe8:	f000 810c 	beq.w	800ae04 <__ssvfiscanf_r+0x550>
 800abec:	b146      	cbz	r6, 800ac00 <__ssvfiscanf_r+0x34c>
 800abee:	2080      	movs	r0, #128	; 0x80
 800abf0:	f7fe fec4 	bl	800997c <malloc>
 800abf4:	4680      	mov	r8, r0
 800abf6:	2800      	cmp	r0, #0
 800abf8:	d178      	bne.n	800acec <__ssvfiscanf_r+0x438>
 800abfa:	f04f 33ff 	mov.w	r3, #4294967295
 800abfe:	627b      	str	r3, [r7, #36]	; 0x24
 800ac00:	f1bb 0f00 	cmp.w	fp, #0
 800ac04:	d013      	beq.n	800ac2e <__ssvfiscanf_r+0x37a>
 800ac06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac08:	3301      	adds	r3, #1
 800ac0a:	d10b      	bne.n	800ac24 <__ssvfiscanf_r+0x370>
 800ac0c:	2400      	movs	r4, #0
 800ac0e:	4626      	mov	r6, r4
 800ac10:	f8bb 3006 	ldrh.w	r3, [fp, #6]
 800ac14:	f8db 5000 	ldr.w	r5, [fp]
 800ac18:	42a3      	cmp	r3, r4
 800ac1a:	f300 85df 	bgt.w	800b7dc <__ssvfiscanf_r+0xf28>
 800ac1e:	f04f 33ff 	mov.w	r3, #4294967295
 800ac22:	627b      	str	r3, [r7, #36]	; 0x24
 800ac24:	f8db 0000 	ldr.w	r0, [fp]
 800ac28:	b108      	cbz	r0, 800ac2e <__ssvfiscanf_r+0x37a>
 800ac2a:	f7fe feaf 	bl	800998c <free>
 800ac2e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ac30:	f507 77ba 	add.w	r7, r7, #372	; 0x174
 800ac34:	46bd      	mov	sp, r7
 800ac36:	ecbd 8b02 	vpop	{d8}
 800ac3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac3e:	6939      	ldr	r1, [r7, #16]
 800ac40:	f107 0070 	add.w	r0, r7, #112	; 0x70
 800ac44:	f002 f844 	bl	800ccd0 <__sccl>
 800ac48:	f049 0940 	orr.w	r9, r9, #64	; 0x40
 800ac4c:	6138      	str	r0, [r7, #16]
 800ac4e:	2501      	movs	r5, #1
 800ac50:	e79d      	b.n	800ab8e <__ssvfiscanf_r+0x2da>
 800ac52:	f049 0901 	orr.w	r9, r9, #1
 800ac56:	f049 0940 	orr.w	r9, r9, #64	; 0x40
 800ac5a:	2500      	movs	r5, #0
 800ac5c:	e797      	b.n	800ab8e <__ssvfiscanf_r+0x2da>
 800ac5e:	f449 7908 	orr.w	r9, r9, #544	; 0x220
 800ac62:	e786      	b.n	800ab72 <__ssvfiscanf_r+0x2be>
 800ac64:	f019 0f10 	tst.w	r9, #16
 800ac68:	f47f ae41 	bne.w	800a8ee <__ssvfiscanf_r+0x3a>
 800ac6c:	f019 0f08 	tst.w	r9, #8
 800ac70:	f856 1b04 	ldr.w	r1, [r6], #4
 800ac74:	d002      	beq.n	800ac7c <__ssvfiscanf_r+0x3c8>
 800ac76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac78:	700b      	strb	r3, [r1, #0]
 800ac7a:	e638      	b.n	800a8ee <__ssvfiscanf_r+0x3a>
 800ac7c:	f019 0f04 	tst.w	r9, #4
 800ac80:	d002      	beq.n	800ac88 <__ssvfiscanf_r+0x3d4>
 800ac82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac84:	800b      	strh	r3, [r1, #0]
 800ac86:	e632      	b.n	800a8ee <__ssvfiscanf_r+0x3a>
 800ac88:	f019 0f01 	tst.w	r9, #1
 800ac8c:	d002      	beq.n	800ac94 <__ssvfiscanf_r+0x3e0>
 800ac8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac90:	600b      	str	r3, [r1, #0]
 800ac92:	e62c      	b.n	800a8ee <__ssvfiscanf_r+0x3a>
 800ac94:	f019 0f02 	tst.w	r9, #2
 800ac98:	d0f9      	beq.n	800ac8e <__ssvfiscanf_r+0x3da>
 800ac9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac9c:	ea4f 79e3 	mov.w	r9, r3, asr #31
 800aca0:	461a      	mov	r2, r3
 800aca2:	464b      	mov	r3, r9
 800aca4:	e9c1 2300 	strd	r2, r3, [r1]
 800aca8:	e621      	b.n	800a8ee <__ssvfiscanf_r+0x3a>
 800acaa:	4b71      	ldr	r3, [pc, #452]	; (800ae70 <__ssvfiscanf_r+0x5bc>)
 800acac:	617b      	str	r3, [r7, #20]
 800acae:	2300      	movs	r3, #0
 800acb0:	e756      	b.n	800ab60 <__ssvfiscanf_r+0x2ac>
 800acb2:	ee18 0a10 	vmov	r0, s16
 800acb6:	4621      	mov	r1, r4
 800acb8:	f7ff fda7 	bl	800a80a <__ssrefill_r>
 800acbc:	2800      	cmp	r0, #0
 800acbe:	f43f af6a 	beq.w	800ab96 <__ssvfiscanf_r+0x2e2>
 800acc2:	e6f8      	b.n	800aab6 <__ssvfiscanf_r+0x202>
 800acc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800acc6:	3201      	adds	r2, #1
 800acc8:	62fa      	str	r2, [r7, #44]	; 0x2c
 800acca:	6862      	ldr	r2, [r4, #4]
 800accc:	3a01      	subs	r2, #1
 800acce:	2a00      	cmp	r2, #0
 800acd0:	6062      	str	r2, [r4, #4]
 800acd2:	dd02      	ble.n	800acda <__ssvfiscanf_r+0x426>
 800acd4:	3301      	adds	r3, #1
 800acd6:	6023      	str	r3, [r4, #0]
 800acd8:	e760      	b.n	800ab9c <__ssvfiscanf_r+0x2e8>
 800acda:	ee18 0a10 	vmov	r0, s16
 800acde:	4621      	mov	r1, r4
 800ace0:	f7ff fd93 	bl	800a80a <__ssrefill_r>
 800ace4:	2800      	cmp	r0, #0
 800ace6:	f43f af59 	beq.w	800ab9c <__ssvfiscanf_r+0x2e8>
 800acea:	e6e4      	b.n	800aab6 <__ssvfiscanf_r+0x202>
 800acec:	f8bb a006 	ldrh.w	sl, [fp, #6]
 800acf0:	f8bb 9004 	ldrh.w	r9, [fp, #4]
 800acf4:	6030      	str	r0, [r6, #0]
 800acf6:	45ca      	cmp	sl, r9
 800acf8:	d313      	bcc.n	800ad22 <__ssvfiscanf_r+0x46e>
 800acfa:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 800acfe:	4599      	cmp	r9, r3
 800ad00:	f63f af7b 	bhi.w	800abfa <__ssvfiscanf_r+0x346>
 800ad04:	f109 0908 	add.w	r9, r9, #8
 800ad08:	f8db 0000 	ldr.w	r0, [fp]
 800ad0c:	ea4f 0189 	mov.w	r1, r9, lsl #2
 800ad10:	f001 fe30 	bl	800c974 <realloc>
 800ad14:	2800      	cmp	r0, #0
 800ad16:	f43f af70 	beq.w	800abfa <__ssvfiscanf_r+0x346>
 800ad1a:	f8cb 0000 	str.w	r0, [fp]
 800ad1e:	f8ab 9004 	strh.w	r9, [fp, #4]
 800ad22:	f8db 3000 	ldr.w	r3, [fp]
 800ad26:	f10a 0201 	add.w	r2, sl, #1
 800ad2a:	f843 602a 	str.w	r6, [r3, sl, lsl #2]
 800ad2e:	f8ab 2006 	strh.w	r2, [fp, #6]
 800ad32:	46b2      	mov	sl, r6
 800ad34:	f04f 0920 	mov.w	r9, #32
 800ad38:	4646      	mov	r6, r8
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	60fa      	str	r2, [r7, #12]
 800ad3e:	f001 fda9 	bl	800c894 <__locale_mb_cur_max>
 800ad42:	68fa      	ldr	r2, [r7, #12]
 800ad44:	4290      	cmp	r0, r2
 800ad46:	f43f aeb6 	beq.w	800aab6 <__ssvfiscanf_r+0x202>
 800ad4a:	6821      	ldr	r1, [r4, #0]
 800ad4c:	f107 0c48 	add.w	ip, r7, #72	; 0x48
 800ad50:	f811 0b01 	ldrb.w	r0, [r1], #1
 800ad54:	f80c 0002 	strb.w	r0, [ip, r2]
 800ad58:	1c53      	adds	r3, r2, #1
 800ad5a:	6862      	ldr	r2, [r4, #4]
 800ad5c:	3a01      	subs	r2, #1
 800ad5e:	e9c4 1200 	strd	r1, r2, [r4]
 800ad62:	6a3a      	ldr	r2, [r7, #32]
 800ad64:	2a03      	cmp	r2, #3
 800ad66:	d102      	bne.n	800ad6e <__ssvfiscanf_r+0x4ba>
 800ad68:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ad6a:	2a04      	cmp	r2, #4
 800ad6c:	d007      	beq.n	800ad7e <__ssvfiscanf_r+0x4ca>
 800ad6e:	2208      	movs	r2, #8
 800ad70:	2100      	movs	r1, #0
 800ad72:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800ad76:	623b      	str	r3, [r7, #32]
 800ad78:	f7fb fcb8 	bl	80066ec <memset>
 800ad7c:	6a3b      	ldr	r3, [r7, #32]
 800ad7e:	60fb      	str	r3, [r7, #12]
 800ad80:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800ad84:	9200      	str	r2, [sp, #0]
 800ad86:	ee18 0a10 	vmov	r0, s16
 800ad8a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800ad8e:	4631      	mov	r1, r6
 800ad90:	f001 fd98 	bl	800c8c4 <_mbrtowc_r>
 800ad94:	1c42      	adds	r2, r0, #1
 800ad96:	6238      	str	r0, [r7, #32]
 800ad98:	f43f ae8d 	beq.w	800aab6 <__ssvfiscanf_r+0x202>
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	2800      	cmp	r0, #0
 800ada0:	d135      	bne.n	800ae0e <__ssvfiscanf_r+0x55a>
 800ada2:	69ba      	ldr	r2, [r7, #24]
 800ada4:	b902      	cbnz	r2, 800ada8 <__ssvfiscanf_r+0x4f4>
 800ada6:	6032      	str	r2, [r6, #0]
 800ada8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800adaa:	441a      	add	r2, r3
 800adac:	6a3b      	ldr	r3, [r7, #32]
 800adae:	62fa      	str	r2, [r7, #44]	; 0x2c
 800adb0:	2b03      	cmp	r3, #3
 800adb2:	d102      	bne.n	800adba <__ssvfiscanf_r+0x506>
 800adb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800adb6:	2b04      	cmp	r3, #4
 800adb8:	d000      	beq.n	800adbc <__ssvfiscanf_r+0x508>
 800adba:	3d01      	subs	r5, #1
 800adbc:	69bb      	ldr	r3, [r7, #24]
 800adbe:	b9c3      	cbnz	r3, 800adf2 <__ssvfiscanf_r+0x53e>
 800adc0:	f1ba 0f00 	cmp.w	sl, #0
 800adc4:	d014      	beq.n	800adf0 <__ssvfiscanf_r+0x53c>
 800adc6:	eba6 0308 	sub.w	r3, r6, r8
 800adca:	ebb9 0fa3 	cmp.w	r9, r3, asr #2
 800adce:	d80f      	bhi.n	800adf0 <__ssvfiscanf_r+0x53c>
 800add0:	4640      	mov	r0, r8
 800add2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800add6:	60fb      	str	r3, [r7, #12]
 800add8:	f001 fdcc 	bl	800c974 <realloc>
 800addc:	4680      	mov	r8, r0
 800adde:	2800      	cmp	r0, #0
 800ade0:	f43f af0b 	beq.w	800abfa <__ssvfiscanf_r+0x346>
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	f8ca 0000 	str.w	r0, [sl]
 800adea:	18c6      	adds	r6, r0, r3
 800adec:	ea4f 0949 	mov.w	r9, r9, lsl #1
 800adf0:	3604      	adds	r6, #4
 800adf2:	2200      	movs	r2, #0
 800adf4:	e00f      	b.n	800ae16 <__ssvfiscanf_r+0x562>
 800adf6:	f04f 0900 	mov.w	r9, #0
 800adfa:	62be      	str	r6, [r7, #40]	; 0x28
 800adfc:	46c8      	mov	r8, r9
 800adfe:	46ca      	mov	sl, r9
 800ae00:	464e      	mov	r6, r9
 800ae02:	e79a      	b.n	800ad3a <__ssvfiscanf_r+0x486>
 800ae04:	f8d7 9018 	ldr.w	r9, [r7, #24]
 800ae08:	46c8      	mov	r8, r9
 800ae0a:	46ca      	mov	sl, r9
 800ae0c:	e795      	b.n	800ad3a <__ssvfiscanf_r+0x486>
 800ae0e:	6a3a      	ldr	r2, [r7, #32]
 800ae10:	3202      	adds	r2, #2
 800ae12:	d1c9      	bne.n	800ada8 <__ssvfiscanf_r+0x4f4>
 800ae14:	461a      	mov	r2, r3
 800ae16:	6863      	ldr	r3, [r4, #4]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	dc14      	bgt.n	800ae46 <__ssvfiscanf_r+0x592>
 800ae1c:	ee18 0a10 	vmov	r0, s16
 800ae20:	4621      	mov	r1, r4
 800ae22:	60fa      	str	r2, [r7, #12]
 800ae24:	f7ff fcf1 	bl	800a80a <__ssrefill_r>
 800ae28:	68fa      	ldr	r2, [r7, #12]
 800ae2a:	b160      	cbz	r0, 800ae46 <__ssvfiscanf_r+0x592>
 800ae2c:	2a00      	cmp	r2, #0
 800ae2e:	f47f ae42 	bne.w	800aab6 <__ssvfiscanf_r+0x202>
 800ae32:	f1ba 0f00 	cmp.w	sl, #0
 800ae36:	d10a      	bne.n	800ae4e <__ssvfiscanf_r+0x59a>
 800ae38:	69bb      	ldr	r3, [r7, #24]
 800ae3a:	b913      	cbnz	r3, 800ae42 <__ssvfiscanf_r+0x58e>
 800ae3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae3e:	3301      	adds	r3, #1
 800ae40:	627b      	str	r3, [r7, #36]	; 0x24
 800ae42:	6abe      	ldr	r6, [r7, #40]	; 0x28
 800ae44:	e553      	b.n	800a8ee <__ssvfiscanf_r+0x3a>
 800ae46:	2d00      	cmp	r5, #0
 800ae48:	f47f af78 	bne.w	800ad3c <__ssvfiscanf_r+0x488>
 800ae4c:	e7f1      	b.n	800ae32 <__ssvfiscanf_r+0x57e>
 800ae4e:	eba6 0108 	sub.w	r1, r6, r8
 800ae52:	ebb9 0fa1 	cmp.w	r9, r1, asr #2
 800ae56:	d9ef      	bls.n	800ae38 <__ssvfiscanf_r+0x584>
 800ae58:	f8da 0000 	ldr.w	r0, [sl]
 800ae5c:	f001 fd8a 	bl	800c974 <realloc>
 800ae60:	2800      	cmp	r0, #0
 800ae62:	d0e9      	beq.n	800ae38 <__ssvfiscanf_r+0x584>
 800ae64:	f8ca 0000 	str.w	r0, [sl]
 800ae68:	e7e6      	b.n	800ae38 <__ssvfiscanf_r+0x584>
 800ae6a:	bf00      	nop
 800ae6c:	0800e65b 	.word	0x0800e65b
 800ae70:	0800ce4d 	.word	0x0800ce4d
 800ae74:	69ba      	ldr	r2, [r7, #24]
 800ae76:	b1e2      	cbz	r2, 800aeb2 <__ssvfiscanf_r+0x5fe>
 800ae78:	4698      	mov	r8, r3
 800ae7a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ae7e:	429d      	cmp	r5, r3
 800ae80:	dd11      	ble.n	800aea6 <__ssvfiscanf_r+0x5f2>
 800ae82:	4498      	add	r8, r3
 800ae84:	1aed      	subs	r5, r5, r3
 800ae86:	4413      	add	r3, r2
 800ae88:	ee18 0a10 	vmov	r0, s16
 800ae8c:	6023      	str	r3, [r4, #0]
 800ae8e:	4621      	mov	r1, r4
 800ae90:	f7ff fcbb 	bl	800a80a <__ssrefill_r>
 800ae94:	2800      	cmp	r0, #0
 800ae96:	d0f0      	beq.n	800ae7a <__ssvfiscanf_r+0x5c6>
 800ae98:	f1b8 0f00 	cmp.w	r8, #0
 800ae9c:	f43f ae0b 	beq.w	800aab6 <__ssvfiscanf_r+0x202>
 800aea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aea2:	4443      	add	r3, r8
 800aea4:	e5fe      	b.n	800aaa4 <__ssvfiscanf_r+0x1f0>
 800aea6:	1b5b      	subs	r3, r3, r5
 800aea8:	44a8      	add	r8, r5
 800aeaa:	4415      	add	r5, r2
 800aeac:	6063      	str	r3, [r4, #4]
 800aeae:	6025      	str	r5, [r4, #0]
 800aeb0:	e7f6      	b.n	800aea0 <__ssvfiscanf_r+0x5ec>
 800aeb2:	46b0      	mov	r8, r6
 800aeb4:	f019 0980 	ands.w	r9, r9, #128	; 0x80
 800aeb8:	f858 6b04 	ldr.w	r6, [r8], #4
 800aebc:	d02e      	beq.n	800af1c <__ssvfiscanf_r+0x668>
 800aebe:	2e00      	cmp	r6, #0
 800aec0:	f43f ad52 	beq.w	800a968 <__ssvfiscanf_r+0xb4>
 800aec4:	4628      	mov	r0, r5
 800aec6:	f7fe fd59 	bl	800997c <malloc>
 800aeca:	62b8      	str	r0, [r7, #40]	; 0x28
 800aecc:	2800      	cmp	r0, #0
 800aece:	f43f adf8 	beq.w	800aac2 <__ssvfiscanf_r+0x20e>
 800aed2:	f8bb a006 	ldrh.w	sl, [fp, #6]
 800aed6:	f8bb 9004 	ldrh.w	r9, [fp, #4]
 800aeda:	6030      	str	r0, [r6, #0]
 800aedc:	45ca      	cmp	sl, r9
 800aede:	d313      	bcc.n	800af08 <__ssvfiscanf_r+0x654>
 800aee0:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 800aee4:	4599      	cmp	r9, r3
 800aee6:	f63f ae91 	bhi.w	800ac0c <__ssvfiscanf_r+0x358>
 800aeea:	f109 0908 	add.w	r9, r9, #8
 800aeee:	f8db 0000 	ldr.w	r0, [fp]
 800aef2:	ea4f 0189 	mov.w	r1, r9, lsl #2
 800aef6:	f001 fd3d 	bl	800c974 <realloc>
 800aefa:	2800      	cmp	r0, #0
 800aefc:	f43f ae86 	beq.w	800ac0c <__ssvfiscanf_r+0x358>
 800af00:	f8cb 0000 	str.w	r0, [fp]
 800af04:	f8ab 9004 	strh.w	r9, [fp, #4]
 800af08:	f8db 3000 	ldr.w	r3, [fp]
 800af0c:	f10a 0201 	add.w	r2, sl, #1
 800af10:	f843 602a 	str.w	r6, [r3, sl, lsl #2]
 800af14:	46b1      	mov	r9, r6
 800af16:	6abe      	ldr	r6, [r7, #40]	; 0x28
 800af18:	f8ab 2006 	strh.w	r2, [fp, #6]
 800af1c:	4631      	mov	r1, r6
 800af1e:	ee18 0a10 	vmov	r0, s16
 800af22:	9400      	str	r4, [sp, #0]
 800af24:	462b      	mov	r3, r5
 800af26:	2201      	movs	r2, #1
 800af28:	f7ff fc8c 	bl	800a844 <_sfread_r>
 800af2c:	4606      	mov	r6, r0
 800af2e:	2800      	cmp	r0, #0
 800af30:	f43f adc1 	beq.w	800aab6 <__ssvfiscanf_r+0x202>
 800af34:	f1b9 0f00 	cmp.w	r9, #0
 800af38:	d009      	beq.n	800af4e <__ssvfiscanf_r+0x69a>
 800af3a:	4285      	cmp	r5, r0
 800af3c:	d907      	bls.n	800af4e <__ssvfiscanf_r+0x69a>
 800af3e:	4601      	mov	r1, r0
 800af40:	f8d9 0000 	ldr.w	r0, [r9]
 800af44:	f001 fd16 	bl	800c974 <realloc>
 800af48:	b108      	cbz	r0, 800af4e <__ssvfiscanf_r+0x69a>
 800af4a:	f8c9 0000 	str.w	r0, [r9]
 800af4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af50:	4433      	add	r3, r6
 800af52:	62fb      	str	r3, [r7, #44]	; 0x2c
 800af54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af56:	3301      	adds	r3, #1
 800af58:	627b      	str	r3, [r7, #36]	; 0x24
 800af5a:	4646      	mov	r6, r8
 800af5c:	e4c7      	b.n	800a8ee <__ssvfiscanf_r+0x3a>
 800af5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800af60:	2a00      	cmp	r2, #0
 800af62:	bf08      	it	eq
 800af64:	f04f 32ff 	moveq.w	r2, #4294967295
 800af68:	461d      	mov	r5, r3
 800af6a:	62ba      	str	r2, [r7, #40]	; 0x28
 800af6c:	69bb      	ldr	r3, [r7, #24]
 800af6e:	2d00      	cmp	r5, #0
 800af70:	f000 8105 	beq.w	800b17e <__ssvfiscanf_r+0x8ca>
 800af74:	2b00      	cmp	r3, #0
 800af76:	f040 80a5 	bne.w	800b0c4 <__ssvfiscanf_r+0x810>
 800af7a:	4633      	mov	r3, r6
 800af7c:	f019 0f80 	tst.w	r9, #128	; 0x80
 800af80:	f853 5b04 	ldr.w	r5, [r3], #4
 800af84:	607b      	str	r3, [r7, #4]
 800af86:	f000 80a6 	beq.w	800b0d6 <__ssvfiscanf_r+0x822>
 800af8a:	2d00      	cmp	r5, #0
 800af8c:	f43f ae38 	beq.w	800ac00 <__ssvfiscanf_r+0x34c>
 800af90:	2080      	movs	r0, #128	; 0x80
 800af92:	f7fe fcf3 	bl	800997c <malloc>
 800af96:	4680      	mov	r8, r0
 800af98:	2800      	cmp	r0, #0
 800af9a:	f43f ae2e 	beq.w	800abfa <__ssvfiscanf_r+0x346>
 800af9e:	f8bb 9006 	ldrh.w	r9, [fp, #6]
 800afa2:	f8bb 6004 	ldrh.w	r6, [fp, #4]
 800afa6:	6028      	str	r0, [r5, #0]
 800afa8:	45b1      	cmp	r9, r6
 800afaa:	d311      	bcc.n	800afd0 <__ssvfiscanf_r+0x71c>
 800afac:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 800afb0:	429e      	cmp	r6, r3
 800afb2:	f63f ae22 	bhi.w	800abfa <__ssvfiscanf_r+0x346>
 800afb6:	3608      	adds	r6, #8
 800afb8:	f8db 0000 	ldr.w	r0, [fp]
 800afbc:	00b1      	lsls	r1, r6, #2
 800afbe:	f001 fcd9 	bl	800c974 <realloc>
 800afc2:	2800      	cmp	r0, #0
 800afc4:	f43f ae19 	beq.w	800abfa <__ssvfiscanf_r+0x346>
 800afc8:	f8cb 0000 	str.w	r0, [fp]
 800afcc:	f8ab 6004 	strh.w	r6, [fp, #4]
 800afd0:	f8db 3000 	ldr.w	r3, [fp]
 800afd4:	60fd      	str	r5, [r7, #12]
 800afd6:	f109 0201 	add.w	r2, r9, #1
 800afda:	f843 5029 	str.w	r5, [r3, r9, lsl #2]
 800afde:	f8ab 2006 	strh.w	r2, [fp, #6]
 800afe2:	4645      	mov	r5, r8
 800afe4:	f04f 0920 	mov.w	r9, #32
 800afe8:	2600      	movs	r6, #0
 800afea:	f001 fc53 	bl	800c894 <__locale_mb_cur_max>
 800afee:	42b0      	cmp	r0, r6
 800aff0:	f43f ad61 	beq.w	800aab6 <__ssvfiscanf_r+0x202>
 800aff4:	1c73      	adds	r3, r6, #1
 800aff6:	60bb      	str	r3, [r7, #8]
 800aff8:	6823      	ldr	r3, [r4, #0]
 800affa:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800affe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b002:	558a      	strb	r2, [r1, r6]
 800b004:	6862      	ldr	r2, [r4, #4]
 800b006:	3a01      	subs	r2, #1
 800b008:	e9c4 3200 	strd	r3, r2, [r4]
 800b00c:	6a3b      	ldr	r3, [r7, #32]
 800b00e:	2b03      	cmp	r3, #3
 800b010:	d102      	bne.n	800b018 <__ssvfiscanf_r+0x764>
 800b012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b014:	2b04      	cmp	r3, #4
 800b016:	d005      	beq.n	800b024 <__ssvfiscanf_r+0x770>
 800b018:	2208      	movs	r2, #8
 800b01a:	2100      	movs	r1, #0
 800b01c:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800b020:	f7fb fb64 	bl	80066ec <memset>
 800b024:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800b028:	9300      	str	r3, [sp, #0]
 800b02a:	ee18 0a10 	vmov	r0, s16
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800b034:	4629      	mov	r1, r5
 800b036:	f001 fc45 	bl	800c8c4 <_mbrtowc_r>
 800b03a:	4603      	mov	r3, r0
 800b03c:	6238      	str	r0, [r7, #32]
 800b03e:	1c58      	adds	r0, r3, #1
 800b040:	f43f ad39 	beq.w	800aab6 <__ssvfiscanf_r+0x202>
 800b044:	2b00      	cmp	r3, #0
 800b046:	d14c      	bne.n	800b0e2 <__ssvfiscanf_r+0x82e>
 800b048:	602b      	str	r3, [r5, #0]
 800b04a:	682e      	ldr	r6, [r5, #0]
 800b04c:	1c71      	adds	r1, r6, #1
 800b04e:	d059      	beq.n	800b104 <__ssvfiscanf_r+0x850>
 800b050:	2208      	movs	r2, #8
 800b052:	2100      	movs	r1, #0
 800b054:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800b058:	f7fb fb48 	bl	80066ec <memset>
 800b05c:	4b9d      	ldr	r3, [pc, #628]	; (800b2d4 <__ssvfiscanf_r+0xa20>)
 800b05e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b062:	603b      	str	r3, [r7, #0]
 800b064:	4632      	mov	r2, r6
 800b066:	ee18 0a10 	vmov	r0, s16
 800b06a:	683e      	ldr	r6, [r7, #0]
 800b06c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800b070:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800b074:	47b0      	blx	r6
 800b076:	2801      	cmp	r0, #1
 800b078:	d146      	bne.n	800b108 <__ssvfiscanf_r+0x854>
 800b07a:	f897 a030 	ldrb.w	sl, [r7, #48]	; 0x30
 800b07e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800b082:	f813 300a 	ldrb.w	r3, [r3, sl]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d14b      	bne.n	800b122 <__ssvfiscanf_r+0x86e>
 800b08a:	f107 0648 	add.w	r6, r7, #72	; 0x48
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d13c      	bne.n	800b10e <__ssvfiscanf_r+0x85a>
 800b094:	69bb      	ldr	r3, [r7, #24]
 800b096:	b99b      	cbnz	r3, 800b0c0 <__ssvfiscanf_r+0x80c>
 800b098:	602b      	str	r3, [r5, #0]
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	b16b      	cbz	r3, 800b0ba <__ssvfiscanf_r+0x806>
 800b09e:	eba5 0108 	sub.w	r1, r5, r8
 800b0a2:	108b      	asrs	r3, r1, #2
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	4599      	cmp	r9, r3
 800b0a8:	d907      	bls.n	800b0ba <__ssvfiscanf_r+0x806>
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	3104      	adds	r1, #4
 800b0ae:	6818      	ldr	r0, [r3, #0]
 800b0b0:	f001 fc60 	bl	800c974 <realloc>
 800b0b4:	b108      	cbz	r0, 800b0ba <__ssvfiscanf_r+0x806>
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	6018      	str	r0, [r3, #0]
 800b0ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0bc:	3301      	adds	r3, #1
 800b0be:	627b      	str	r3, [r7, #36]	; 0x24
 800b0c0:	687e      	ldr	r6, [r7, #4]
 800b0c2:	e414      	b.n	800a8ee <__ssvfiscanf_r+0x3a>
 800b0c4:	f04f 0900 	mov.w	r9, #0
 800b0c8:	607e      	str	r6, [r7, #4]
 800b0ca:	46c8      	mov	r8, r9
 800b0cc:	f8c7 900c 	str.w	r9, [r7, #12]
 800b0d0:	f107 0534 	add.w	r5, r7, #52	; 0x34
 800b0d4:	e788      	b.n	800afe8 <__ssvfiscanf_r+0x734>
 800b0d6:	f8d7 9018 	ldr.w	r9, [r7, #24]
 800b0da:	f8c7 900c 	str.w	r9, [r7, #12]
 800b0de:	46c8      	mov	r8, r9
 800b0e0:	e782      	b.n	800afe8 <__ssvfiscanf_r+0x734>
 800b0e2:	6a3b      	ldr	r3, [r7, #32]
 800b0e4:	3302      	adds	r3, #2
 800b0e6:	d1b0      	bne.n	800b04a <__ssvfiscanf_r+0x796>
 800b0e8:	68be      	ldr	r6, [r7, #8]
 800b0ea:	6863      	ldr	r3, [r4, #4]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	dc41      	bgt.n	800b174 <__ssvfiscanf_r+0x8c0>
 800b0f0:	ee18 0a10 	vmov	r0, s16
 800b0f4:	4621      	mov	r1, r4
 800b0f6:	f7ff fb88 	bl	800a80a <__ssrefill_r>
 800b0fa:	2800      	cmp	r0, #0
 800b0fc:	d03a      	beq.n	800b174 <__ssvfiscanf_r+0x8c0>
 800b0fe:	2e00      	cmp	r6, #0
 800b100:	d0c8      	beq.n	800b094 <__ssvfiscanf_r+0x7e0>
 800b102:	e4d8      	b.n	800aab6 <__ssvfiscanf_r+0x202>
 800b104:	46b2      	mov	sl, r6
 800b106:	e7ba      	b.n	800b07e <__ssvfiscanf_r+0x7ca>
 800b108:	f04f 0a00 	mov.w	sl, #0
 800b10c:	e7b7      	b.n	800b07e <__ssvfiscanf_r+0x7ca>
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	3b01      	subs	r3, #1
 800b112:	ee18 0a10 	vmov	r0, s16
 800b116:	5cf1      	ldrb	r1, [r6, r3]
 800b118:	60bb      	str	r3, [r7, #8]
 800b11a:	4622      	mov	r2, r4
 800b11c:	f7ff fb38 	bl	800a790 <_sungetc_r>
 800b120:	e7b5      	b.n	800b08e <__ssvfiscanf_r+0x7da>
 800b122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b124:	68ba      	ldr	r2, [r7, #8]
 800b126:	4413      	add	r3, r2
 800b128:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b12a:	6a3b      	ldr	r3, [r7, #32]
 800b12c:	2b03      	cmp	r3, #3
 800b12e:	d102      	bne.n	800b136 <__ssvfiscanf_r+0x882>
 800b130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b132:	2b04      	cmp	r3, #4
 800b134:	d002      	beq.n	800b13c <__ssvfiscanf_r+0x888>
 800b136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b138:	3b01      	subs	r3, #1
 800b13a:	62bb      	str	r3, [r7, #40]	; 0x28
 800b13c:	69bb      	ldr	r3, [r7, #24]
 800b13e:	b9bb      	cbnz	r3, 800b170 <__ssvfiscanf_r+0x8bc>
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	3504      	adds	r5, #4
 800b144:	b1a3      	cbz	r3, 800b170 <__ssvfiscanf_r+0x8bc>
 800b146:	eba5 0608 	sub.w	r6, r5, r8
 800b14a:	ebb9 0fa6 	cmp.w	r9, r6, asr #2
 800b14e:	d80d      	bhi.n	800b16c <__ssvfiscanf_r+0x8b8>
 800b150:	4640      	mov	r0, r8
 800b152:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b156:	f001 fc0d 	bl	800c974 <realloc>
 800b15a:	4680      	mov	r8, r0
 800b15c:	2800      	cmp	r0, #0
 800b15e:	f43f ad4c 	beq.w	800abfa <__ssvfiscanf_r+0x346>
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	1985      	adds	r5, r0, r6
 800b166:	6018      	str	r0, [r3, #0]
 800b168:	ea4f 0949 	mov.w	r9, r9, lsl #1
 800b16c:	69be      	ldr	r6, [r7, #24]
 800b16e:	e7bc      	b.n	800b0ea <__ssvfiscanf_r+0x836>
 800b170:	2600      	movs	r6, #0
 800b172:	e7ba      	b.n	800b0ea <__ssvfiscanf_r+0x836>
 800b174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b176:	2b00      	cmp	r3, #0
 800b178:	f47f af37 	bne.w	800afea <__ssvfiscanf_r+0x736>
 800b17c:	e78a      	b.n	800b094 <__ssvfiscanf_r+0x7e0>
 800b17e:	b1f3      	cbz	r3, 800b1be <__ssvfiscanf_r+0x90a>
 800b180:	f107 0870 	add.w	r8, r7, #112	; 0x70
 800b184:	6823      	ldr	r3, [r4, #0]
 800b186:	781a      	ldrb	r2, [r3, #0]
 800b188:	f818 2002 	ldrb.w	r2, [r8, r2]
 800b18c:	b912      	cbnz	r2, 800b194 <__ssvfiscanf_r+0x8e0>
 800b18e:	b99d      	cbnz	r5, 800b1b8 <__ssvfiscanf_r+0x904>
 800b190:	f7ff bbea 	b.w	800a968 <__ssvfiscanf_r+0xb4>
 800b194:	3301      	adds	r3, #1
 800b196:	6862      	ldr	r2, [r4, #4]
 800b198:	6023      	str	r3, [r4, #0]
 800b19a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b19c:	3501      	adds	r5, #1
 800b19e:	3a01      	subs	r2, #1
 800b1a0:	42ab      	cmp	r3, r5
 800b1a2:	6062      	str	r2, [r4, #4]
 800b1a4:	d008      	beq.n	800b1b8 <__ssvfiscanf_r+0x904>
 800b1a6:	2a00      	cmp	r2, #0
 800b1a8:	dcec      	bgt.n	800b184 <__ssvfiscanf_r+0x8d0>
 800b1aa:	ee18 0a10 	vmov	r0, s16
 800b1ae:	4621      	mov	r1, r4
 800b1b0:	f7ff fb2b 	bl	800a80a <__ssrefill_r>
 800b1b4:	2800      	cmp	r0, #0
 800b1b6:	d0e5      	beq.n	800b184 <__ssvfiscanf_r+0x8d0>
 800b1b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1ba:	442b      	add	r3, r5
 800b1bc:	e472      	b.n	800aaa4 <__ssvfiscanf_r+0x1f0>
 800b1be:	4633      	mov	r3, r6
 800b1c0:	f019 0580 	ands.w	r5, r9, #128	; 0x80
 800b1c4:	f853 6b04 	ldr.w	r6, [r3], #4
 800b1c8:	61bb      	str	r3, [r7, #24]
 800b1ca:	f000 8081 	beq.w	800b2d0 <__ssvfiscanf_r+0xa1c>
 800b1ce:	2e00      	cmp	r6, #0
 800b1d0:	f43f abca 	beq.w	800a968 <__ssvfiscanf_r+0xb4>
 800b1d4:	2020      	movs	r0, #32
 800b1d6:	f7fe fbd1 	bl	800997c <malloc>
 800b1da:	4680      	mov	r8, r0
 800b1dc:	2800      	cmp	r0, #0
 800b1de:	f43f ac70 	beq.w	800aac2 <__ssvfiscanf_r+0x20e>
 800b1e2:	f8bb 9006 	ldrh.w	r9, [fp, #6]
 800b1e6:	f8bb 5004 	ldrh.w	r5, [fp, #4]
 800b1ea:	6030      	str	r0, [r6, #0]
 800b1ec:	45a9      	cmp	r9, r5
 800b1ee:	d311      	bcc.n	800b214 <__ssvfiscanf_r+0x960>
 800b1f0:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 800b1f4:	429d      	cmp	r5, r3
 800b1f6:	f63f ad09 	bhi.w	800ac0c <__ssvfiscanf_r+0x358>
 800b1fa:	3508      	adds	r5, #8
 800b1fc:	f8db 0000 	ldr.w	r0, [fp]
 800b200:	00a9      	lsls	r1, r5, #2
 800b202:	f001 fbb7 	bl	800c974 <realloc>
 800b206:	2800      	cmp	r0, #0
 800b208:	f43f ad00 	beq.w	800ac0c <__ssvfiscanf_r+0x358>
 800b20c:	f8cb 0000 	str.w	r0, [fp]
 800b210:	f8ab 5004 	strh.w	r5, [fp, #4]
 800b214:	f8db 3000 	ldr.w	r3, [fp]
 800b218:	f109 0201 	add.w	r2, r9, #1
 800b21c:	f843 6029 	str.w	r6, [r3, r9, lsl #2]
 800b220:	46b2      	mov	sl, r6
 800b222:	f8ab 2006 	strh.w	r2, [fp, #6]
 800b226:	4646      	mov	r6, r8
 800b228:	2520      	movs	r5, #32
 800b22a:	46b0      	mov	r8, r6
 800b22c:	f107 0970 	add.w	r9, r7, #112	; 0x70
 800b230:	6823      	ldr	r3, [r4, #0]
 800b232:	781a      	ldrb	r2, [r3, #0]
 800b234:	f819 2002 	ldrb.w	r2, [r9, r2]
 800b238:	b36a      	cbz	r2, 800b296 <__ssvfiscanf_r+0x9e2>
 800b23a:	6862      	ldr	r2, [r4, #4]
 800b23c:	3a01      	subs	r2, #1
 800b23e:	6062      	str	r2, [r4, #4]
 800b240:	1c5a      	adds	r2, r3, #1
 800b242:	6022      	str	r2, [r4, #0]
 800b244:	781b      	ldrb	r3, [r3, #0]
 800b246:	f806 3b01 	strb.w	r3, [r6], #1
 800b24a:	f1ba 0f00 	cmp.w	sl, #0
 800b24e:	d011      	beq.n	800b274 <__ssvfiscanf_r+0x9c0>
 800b250:	eba6 0308 	sub.w	r3, r6, r8
 800b254:	42ab      	cmp	r3, r5
 800b256:	d30d      	bcc.n	800b274 <__ssvfiscanf_r+0x9c0>
 800b258:	006d      	lsls	r5, r5, #1
 800b25a:	4640      	mov	r0, r8
 800b25c:	4629      	mov	r1, r5
 800b25e:	60fb      	str	r3, [r7, #12]
 800b260:	f001 fb88 	bl	800c974 <realloc>
 800b264:	4680      	mov	r8, r0
 800b266:	2800      	cmp	r0, #0
 800b268:	f43f ac2b 	beq.w	800aac2 <__ssvfiscanf_r+0x20e>
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	f8ca 0000 	str.w	r0, [sl]
 800b272:	18c6      	adds	r6, r0, r3
 800b274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b276:	3b01      	subs	r3, #1
 800b278:	62bb      	str	r3, [r7, #40]	; 0x28
 800b27a:	d00c      	beq.n	800b296 <__ssvfiscanf_r+0x9e2>
 800b27c:	6863      	ldr	r3, [r4, #4]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	dcd6      	bgt.n	800b230 <__ssvfiscanf_r+0x97c>
 800b282:	ee18 0a10 	vmov	r0, s16
 800b286:	4621      	mov	r1, r4
 800b288:	f7ff fabf 	bl	800a80a <__ssrefill_r>
 800b28c:	2800      	cmp	r0, #0
 800b28e:	d0cf      	beq.n	800b230 <__ssvfiscanf_r+0x97c>
 800b290:	4546      	cmp	r6, r8
 800b292:	f43f ac10 	beq.w	800aab6 <__ssvfiscanf_r+0x202>
 800b296:	ebb6 0808 	subs.w	r8, r6, r8
 800b29a:	f43f ab65 	beq.w	800a968 <__ssvfiscanf_r+0xb4>
 800b29e:	2300      	movs	r3, #0
 800b2a0:	7033      	strb	r3, [r6, #0]
 800b2a2:	f1ba 0f00 	cmp.w	sl, #0
 800b2a6:	d00a      	beq.n	800b2be <__ssvfiscanf_r+0xa0a>
 800b2a8:	f108 0101 	add.w	r1, r8, #1
 800b2ac:	428d      	cmp	r5, r1
 800b2ae:	d906      	bls.n	800b2be <__ssvfiscanf_r+0xa0a>
 800b2b0:	f8da 0000 	ldr.w	r0, [sl]
 800b2b4:	f001 fb5e 	bl	800c974 <realloc>
 800b2b8:	b108      	cbz	r0, 800b2be <__ssvfiscanf_r+0xa0a>
 800b2ba:	f8ca 0000 	str.w	r0, [sl]
 800b2be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2c0:	3301      	adds	r3, #1
 800b2c2:	627b      	str	r3, [r7, #36]	; 0x24
 800b2c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2c6:	4443      	add	r3, r8
 800b2c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b2ca:	69be      	ldr	r6, [r7, #24]
 800b2cc:	f7ff bb0f 	b.w	800a8ee <__ssvfiscanf_r+0x3a>
 800b2d0:	46aa      	mov	sl, r5
 800b2d2:	e7aa      	b.n	800b22a <__ssvfiscanf_r+0x976>
 800b2d4:	200008c0 	.word	0x200008c0
 800b2d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	bf08      	it	eq
 800b2de:	f04f 33ff 	moveq.w	r3, #4294967295
 800b2e2:	f019 0501 	ands.w	r5, r9, #1
 800b2e6:	62bb      	str	r3, [r7, #40]	; 0x28
 800b2e8:	f009 0810 	and.w	r8, r9, #16
 800b2ec:	f000 80f5 	beq.w	800b4da <__ssvfiscanf_r+0xc26>
 800b2f0:	f1b8 0f00 	cmp.w	r8, #0
 800b2f4:	f040 809a 	bne.w	800b42c <__ssvfiscanf_r+0xb78>
 800b2f8:	4633      	mov	r3, r6
 800b2fa:	f019 0f80 	tst.w	r9, #128	; 0x80
 800b2fe:	f853 5b04 	ldr.w	r5, [r3], #4
 800b302:	61bb      	str	r3, [r7, #24]
 800b304:	f000 809a 	beq.w	800b43c <__ssvfiscanf_r+0xb88>
 800b308:	2d00      	cmp	r5, #0
 800b30a:	f43f ac79 	beq.w	800ac00 <__ssvfiscanf_r+0x34c>
 800b30e:	2080      	movs	r0, #128	; 0x80
 800b310:	f7fe fb34 	bl	800997c <malloc>
 800b314:	4606      	mov	r6, r0
 800b316:	2800      	cmp	r0, #0
 800b318:	f43f ac6f 	beq.w	800abfa <__ssvfiscanf_r+0x346>
 800b31c:	f8bb a006 	ldrh.w	sl, [fp, #6]
 800b320:	f8bb 9004 	ldrh.w	r9, [fp, #4]
 800b324:	6028      	str	r0, [r5, #0]
 800b326:	45ca      	cmp	sl, r9
 800b328:	d313      	bcc.n	800b352 <__ssvfiscanf_r+0xa9e>
 800b32a:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 800b32e:	4599      	cmp	r9, r3
 800b330:	f63f ac63 	bhi.w	800abfa <__ssvfiscanf_r+0x346>
 800b334:	f109 0908 	add.w	r9, r9, #8
 800b338:	f8db 0000 	ldr.w	r0, [fp]
 800b33c:	ea4f 0189 	mov.w	r1, r9, lsl #2
 800b340:	f001 fb18 	bl	800c974 <realloc>
 800b344:	2800      	cmp	r0, #0
 800b346:	f43f ac58 	beq.w	800abfa <__ssvfiscanf_r+0x346>
 800b34a:	f8cb 0000 	str.w	r0, [fp]
 800b34e:	f8ab 9004 	strh.w	r9, [fp, #4]
 800b352:	f8db 3000 	ldr.w	r3, [fp]
 800b356:	f10a 0201 	add.w	r2, sl, #1
 800b35a:	f843 502a 	str.w	r5, [r3, sl, lsl #2]
 800b35e:	f8ab 2006 	strh.w	r2, [fp, #6]
 800b362:	46aa      	mov	sl, r5
 800b364:	f04f 0920 	mov.w	r9, #32
 800b368:	4635      	mov	r5, r6
 800b36a:	2200      	movs	r2, #0
 800b36c:	6823      	ldr	r3, [r4, #0]
 800b36e:	49ab      	ldr	r1, [pc, #684]	; (800b61c <__ssvfiscanf_r+0xd68>)
 800b370:	781b      	ldrb	r3, [r3, #0]
 800b372:	5c5b      	ldrb	r3, [r3, r1]
 800b374:	0718      	lsls	r0, r3, #28
 800b376:	d43f      	bmi.n	800b3f8 <__ssvfiscanf_r+0xb44>
 800b378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d03c      	beq.n	800b3f8 <__ssvfiscanf_r+0xb44>
 800b37e:	60fa      	str	r2, [r7, #12]
 800b380:	f001 fa88 	bl	800c894 <__locale_mb_cur_max>
 800b384:	68fa      	ldr	r2, [r7, #12]
 800b386:	4290      	cmp	r0, r2
 800b388:	f43f ab95 	beq.w	800aab6 <__ssvfiscanf_r+0x202>
 800b38c:	6821      	ldr	r1, [r4, #0]
 800b38e:	f107 0c48 	add.w	ip, r7, #72	; 0x48
 800b392:	f811 0b01 	ldrb.w	r0, [r1], #1
 800b396:	f80c 0002 	strb.w	r0, [ip, r2]
 800b39a:	1c53      	adds	r3, r2, #1
 800b39c:	6862      	ldr	r2, [r4, #4]
 800b39e:	3a01      	subs	r2, #1
 800b3a0:	e9c4 1200 	strd	r1, r2, [r4]
 800b3a4:	6a3a      	ldr	r2, [r7, #32]
 800b3a6:	2a03      	cmp	r2, #3
 800b3a8:	d102      	bne.n	800b3b0 <__ssvfiscanf_r+0xafc>
 800b3aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b3ac:	2a04      	cmp	r2, #4
 800b3ae:	d007      	beq.n	800b3c0 <__ssvfiscanf_r+0xb0c>
 800b3b0:	2208      	movs	r2, #8
 800b3b2:	2100      	movs	r1, #0
 800b3b4:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800b3b8:	623b      	str	r3, [r7, #32]
 800b3ba:	f7fb f997 	bl	80066ec <memset>
 800b3be:	6a3b      	ldr	r3, [r7, #32]
 800b3c0:	60fb      	str	r3, [r7, #12]
 800b3c2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800b3c6:	9200      	str	r2, [sp, #0]
 800b3c8:	ee18 0a10 	vmov	r0, s16
 800b3cc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800b3d0:	4629      	mov	r1, r5
 800b3d2:	f001 fa77 	bl	800c8c4 <_mbrtowc_r>
 800b3d6:	1c42      	adds	r2, r0, #1
 800b3d8:	6238      	str	r0, [r7, #32]
 800b3da:	f43f ab6c 	beq.w	800aab6 <__ssvfiscanf_r+0x202>
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	bb80      	cbnz	r0, 800b444 <__ssvfiscanf_r+0xb90>
 800b3e2:	6028      	str	r0, [r5, #0]
 800b3e4:	6828      	ldr	r0, [r5, #0]
 800b3e6:	60fb      	str	r3, [r7, #12]
 800b3e8:	f001 fa46 	bl	800c878 <iswspace>
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	4602      	mov	r2, r0
 800b3f0:	2800      	cmp	r0, #0
 800b3f2:	d047      	beq.n	800b484 <__ssvfiscanf_r+0xbd0>
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d139      	bne.n	800b46c <__ssvfiscanf_r+0xbb8>
 800b3f8:	f1b8 0f00 	cmp.w	r8, #0
 800b3fc:	f47f af65 	bne.w	800b2ca <__ssvfiscanf_r+0xa16>
 800b400:	f8c5 8000 	str.w	r8, [r5]
 800b404:	f1ba 0f00 	cmp.w	sl, #0
 800b408:	d00c      	beq.n	800b424 <__ssvfiscanf_r+0xb70>
 800b40a:	1ba9      	subs	r1, r5, r6
 800b40c:	108b      	asrs	r3, r1, #2
 800b40e:	3301      	adds	r3, #1
 800b410:	4599      	cmp	r9, r3
 800b412:	d907      	bls.n	800b424 <__ssvfiscanf_r+0xb70>
 800b414:	f8da 0000 	ldr.w	r0, [sl]
 800b418:	3104      	adds	r1, #4
 800b41a:	f001 faab 	bl	800c974 <realloc>
 800b41e:	b108      	cbz	r0, 800b424 <__ssvfiscanf_r+0xb70>
 800b420:	f8ca 0000 	str.w	r0, [sl]
 800b424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b426:	3301      	adds	r3, #1
 800b428:	627b      	str	r3, [r7, #36]	; 0x24
 800b42a:	e74e      	b.n	800b2ca <__ssvfiscanf_r+0xa16>
 800b42c:	f04f 0900 	mov.w	r9, #0
 800b430:	61be      	str	r6, [r7, #24]
 800b432:	46ca      	mov	sl, r9
 800b434:	464e      	mov	r6, r9
 800b436:	f107 0534 	add.w	r5, r7, #52	; 0x34
 800b43a:	e796      	b.n	800b36a <__ssvfiscanf_r+0xab6>
 800b43c:	46c1      	mov	r9, r8
 800b43e:	4646      	mov	r6, r8
 800b440:	46c2      	mov	sl, r8
 800b442:	e792      	b.n	800b36a <__ssvfiscanf_r+0xab6>
 800b444:	6a3a      	ldr	r2, [r7, #32]
 800b446:	3202      	adds	r2, #2
 800b448:	d1cc      	bne.n	800b3e4 <__ssvfiscanf_r+0xb30>
 800b44a:	461a      	mov	r2, r3
 800b44c:	6863      	ldr	r3, [r4, #4]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	dc8c      	bgt.n	800b36c <__ssvfiscanf_r+0xab8>
 800b452:	ee18 0a10 	vmov	r0, s16
 800b456:	4621      	mov	r1, r4
 800b458:	60fa      	str	r2, [r7, #12]
 800b45a:	f7ff f9d6 	bl	800a80a <__ssrefill_r>
 800b45e:	68fa      	ldr	r2, [r7, #12]
 800b460:	2800      	cmp	r0, #0
 800b462:	d083      	beq.n	800b36c <__ssvfiscanf_r+0xab8>
 800b464:	2a00      	cmp	r2, #0
 800b466:	f47f ab26 	bne.w	800aab6 <__ssvfiscanf_r+0x202>
 800b46a:	e7c5      	b.n	800b3f8 <__ssvfiscanf_r+0xb44>
 800b46c:	3b01      	subs	r3, #1
 800b46e:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800b472:	ee18 0a10 	vmov	r0, s16
 800b476:	5cc9      	ldrb	r1, [r1, r3]
 800b478:	62bb      	str	r3, [r7, #40]	; 0x28
 800b47a:	4622      	mov	r2, r4
 800b47c:	f7ff f988 	bl	800a790 <_sungetc_r>
 800b480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b482:	e7b7      	b.n	800b3f4 <__ssvfiscanf_r+0xb40>
 800b484:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b486:	4419      	add	r1, r3
 800b488:	6a3b      	ldr	r3, [r7, #32]
 800b48a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800b48c:	2b03      	cmp	r3, #3
 800b48e:	d102      	bne.n	800b496 <__ssvfiscanf_r+0xbe2>
 800b490:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b492:	2b04      	cmp	r3, #4
 800b494:	d002      	beq.n	800b49c <__ssvfiscanf_r+0xbe8>
 800b496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b498:	3b01      	subs	r3, #1
 800b49a:	62bb      	str	r3, [r7, #40]	; 0x28
 800b49c:	f1b8 0f00 	cmp.w	r8, #0
 800b4a0:	d1d4      	bne.n	800b44c <__ssvfiscanf_r+0xb98>
 800b4a2:	3504      	adds	r5, #4
 800b4a4:	f1ba 0f00 	cmp.w	sl, #0
 800b4a8:	d015      	beq.n	800b4d6 <__ssvfiscanf_r+0xc22>
 800b4aa:	1bab      	subs	r3, r5, r6
 800b4ac:	ebb9 0fa3 	cmp.w	r9, r3, asr #2
 800b4b0:	d80f      	bhi.n	800b4d2 <__ssvfiscanf_r+0xc1e>
 800b4b2:	4630      	mov	r0, r6
 800b4b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b4b8:	60fb      	str	r3, [r7, #12]
 800b4ba:	f001 fa5b 	bl	800c974 <realloc>
 800b4be:	4606      	mov	r6, r0
 800b4c0:	2800      	cmp	r0, #0
 800b4c2:	f43f ab9a 	beq.w	800abfa <__ssvfiscanf_r+0x346>
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	f8ca 0000 	str.w	r0, [sl]
 800b4cc:	18c5      	adds	r5, r0, r3
 800b4ce:	ea4f 0949 	mov.w	r9, r9, lsl #1
 800b4d2:	4642      	mov	r2, r8
 800b4d4:	e7ba      	b.n	800b44c <__ssvfiscanf_r+0xb98>
 800b4d6:	4652      	mov	r2, sl
 800b4d8:	e7b8      	b.n	800b44c <__ssvfiscanf_r+0xb98>
 800b4da:	f1b8 0f00 	cmp.w	r8, #0
 800b4de:	d01a      	beq.n	800b516 <__ssvfiscanf_r+0xc62>
 800b4e0:	6823      	ldr	r3, [r4, #0]
 800b4e2:	494e      	ldr	r1, [pc, #312]	; (800b61c <__ssvfiscanf_r+0xd68>)
 800b4e4:	781a      	ldrb	r2, [r3, #0]
 800b4e6:	5c52      	ldrb	r2, [r2, r1]
 800b4e8:	0711      	lsls	r1, r2, #28
 800b4ea:	f53f ae65 	bmi.w	800b1b8 <__ssvfiscanf_r+0x904>
 800b4ee:	3301      	adds	r3, #1
 800b4f0:	6862      	ldr	r2, [r4, #4]
 800b4f2:	6023      	str	r3, [r4, #0]
 800b4f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4f6:	3501      	adds	r5, #1
 800b4f8:	3a01      	subs	r2, #1
 800b4fa:	42ab      	cmp	r3, r5
 800b4fc:	6062      	str	r2, [r4, #4]
 800b4fe:	f43f ae5b 	beq.w	800b1b8 <__ssvfiscanf_r+0x904>
 800b502:	2a00      	cmp	r2, #0
 800b504:	dcec      	bgt.n	800b4e0 <__ssvfiscanf_r+0xc2c>
 800b506:	ee18 0a10 	vmov	r0, s16
 800b50a:	4621      	mov	r1, r4
 800b50c:	f7ff f97d 	bl	800a80a <__ssrefill_r>
 800b510:	2800      	cmp	r0, #0
 800b512:	d0e5      	beq.n	800b4e0 <__ssvfiscanf_r+0xc2c>
 800b514:	e650      	b.n	800b1b8 <__ssvfiscanf_r+0x904>
 800b516:	f019 0980 	ands.w	r9, r9, #128	; 0x80
 800b51a:	f856 5b04 	ldr.w	r5, [r6], #4
 800b51e:	d07b      	beq.n	800b618 <__ssvfiscanf_r+0xd64>
 800b520:	2d00      	cmp	r5, #0
 800b522:	f43f aa21 	beq.w	800a968 <__ssvfiscanf_r+0xb4>
 800b526:	2020      	movs	r0, #32
 800b528:	f7fe fa28 	bl	800997c <malloc>
 800b52c:	4681      	mov	r9, r0
 800b52e:	2800      	cmp	r0, #0
 800b530:	f43f aac7 	beq.w	800aac2 <__ssvfiscanf_r+0x20e>
 800b534:	f8bb a006 	ldrh.w	sl, [fp, #6]
 800b538:	f8bb 8004 	ldrh.w	r8, [fp, #4]
 800b53c:	6028      	str	r0, [r5, #0]
 800b53e:	45c2      	cmp	sl, r8
 800b540:	d313      	bcc.n	800b56a <__ssvfiscanf_r+0xcb6>
 800b542:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 800b546:	4598      	cmp	r8, r3
 800b548:	f63f ab60 	bhi.w	800ac0c <__ssvfiscanf_r+0x358>
 800b54c:	f108 0808 	add.w	r8, r8, #8
 800b550:	f8db 0000 	ldr.w	r0, [fp]
 800b554:	ea4f 0188 	mov.w	r1, r8, lsl #2
 800b558:	f001 fa0c 	bl	800c974 <realloc>
 800b55c:	2800      	cmp	r0, #0
 800b55e:	f43f ab55 	beq.w	800ac0c <__ssvfiscanf_r+0x358>
 800b562:	f8cb 0000 	str.w	r0, [fp]
 800b566:	f8ab 8004 	strh.w	r8, [fp, #4]
 800b56a:	f8db 3000 	ldr.w	r3, [fp]
 800b56e:	f10a 0201 	add.w	r2, sl, #1
 800b572:	f843 502a 	str.w	r5, [r3, sl, lsl #2]
 800b576:	f8ab 2006 	strh.w	r2, [fp, #6]
 800b57a:	46aa      	mov	sl, r5
 800b57c:	464d      	mov	r5, r9
 800b57e:	f04f 0920 	mov.w	r9, #32
 800b582:	46a8      	mov	r8, r5
 800b584:	6823      	ldr	r3, [r4, #0]
 800b586:	4925      	ldr	r1, [pc, #148]	; (800b61c <__ssvfiscanf_r+0xd68>)
 800b588:	781a      	ldrb	r2, [r3, #0]
 800b58a:	5c52      	ldrb	r2, [r2, r1]
 800b58c:	0712      	lsls	r2, r2, #28
 800b58e:	d42b      	bmi.n	800b5e8 <__ssvfiscanf_r+0xd34>
 800b590:	6862      	ldr	r2, [r4, #4]
 800b592:	3a01      	subs	r2, #1
 800b594:	6062      	str	r2, [r4, #4]
 800b596:	1c5a      	adds	r2, r3, #1
 800b598:	6022      	str	r2, [r4, #0]
 800b59a:	781b      	ldrb	r3, [r3, #0]
 800b59c:	f805 3b01 	strb.w	r3, [r5], #1
 800b5a0:	f1ba 0f00 	cmp.w	sl, #0
 800b5a4:	d012      	beq.n	800b5cc <__ssvfiscanf_r+0xd18>
 800b5a6:	eba5 0308 	sub.w	r3, r5, r8
 800b5aa:	454b      	cmp	r3, r9
 800b5ac:	d30e      	bcc.n	800b5cc <__ssvfiscanf_r+0xd18>
 800b5ae:	ea4f 0949 	mov.w	r9, r9, lsl #1
 800b5b2:	4640      	mov	r0, r8
 800b5b4:	4649      	mov	r1, r9
 800b5b6:	61bb      	str	r3, [r7, #24]
 800b5b8:	f001 f9dc 	bl	800c974 <realloc>
 800b5bc:	4680      	mov	r8, r0
 800b5be:	2800      	cmp	r0, #0
 800b5c0:	f43f aa7f 	beq.w	800aac2 <__ssvfiscanf_r+0x20e>
 800b5c4:	69bb      	ldr	r3, [r7, #24]
 800b5c6:	f8ca 0000 	str.w	r0, [sl]
 800b5ca:	18c5      	adds	r5, r0, r3
 800b5cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ce:	3b01      	subs	r3, #1
 800b5d0:	62bb      	str	r3, [r7, #40]	; 0x28
 800b5d2:	d009      	beq.n	800b5e8 <__ssvfiscanf_r+0xd34>
 800b5d4:	6863      	ldr	r3, [r4, #4]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	dcd4      	bgt.n	800b584 <__ssvfiscanf_r+0xcd0>
 800b5da:	ee18 0a10 	vmov	r0, s16
 800b5de:	4621      	mov	r1, r4
 800b5e0:	f7ff f913 	bl	800a80a <__ssrefill_r>
 800b5e4:	2800      	cmp	r0, #0
 800b5e6:	d0cd      	beq.n	800b584 <__ssvfiscanf_r+0xcd0>
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	702b      	strb	r3, [r5, #0]
 800b5ec:	eba5 0508 	sub.w	r5, r5, r8
 800b5f0:	f1ba 0f00 	cmp.w	sl, #0
 800b5f4:	d009      	beq.n	800b60a <__ssvfiscanf_r+0xd56>
 800b5f6:	1c69      	adds	r1, r5, #1
 800b5f8:	4589      	cmp	r9, r1
 800b5fa:	d906      	bls.n	800b60a <__ssvfiscanf_r+0xd56>
 800b5fc:	f8da 0000 	ldr.w	r0, [sl]
 800b600:	f001 f9b8 	bl	800c974 <realloc>
 800b604:	b108      	cbz	r0, 800b60a <__ssvfiscanf_r+0xd56>
 800b606:	f8ca 0000 	str.w	r0, [sl]
 800b60a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b60c:	442b      	add	r3, r5
 800b60e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b612:	3301      	adds	r3, #1
 800b614:	f7ff b96a 	b.w	800a8ec <__ssvfiscanf_r+0x38>
 800b618:	46ca      	mov	sl, r9
 800b61a:	e7b2      	b.n	800b582 <__ssvfiscanf_r+0xcce>
 800b61c:	0800e65b 	.word	0x0800e65b
 800b620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b622:	3b01      	subs	r3, #1
 800b624:	2b26      	cmp	r3, #38	; 0x26
 800b626:	bf81      	itttt	hi
 800b628:	6abb      	ldrhi	r3, [r7, #40]	; 0x28
 800b62a:	f1a3 0527 	subhi.w	r5, r3, #39	; 0x27
 800b62e:	2327      	movhi	r3, #39	; 0x27
 800b630:	62bb      	strhi	r3, [r7, #40]	; 0x28
 800b632:	bf98      	it	ls
 800b634:	2500      	movls	r5, #0
 800b636:	f449 6958 	orr.w	r9, r9, #3456	; 0xd80
 800b63a:	f04f 0a00 	mov.w	sl, #0
 800b63e:	f107 0848 	add.w	r8, r7, #72	; 0x48
 800b642:	6822      	ldr	r2, [r4, #0]
 800b644:	7813      	ldrb	r3, [r2, #0]
 800b646:	2b39      	cmp	r3, #57	; 0x39
 800b648:	d80f      	bhi.n	800b66a <__ssvfiscanf_r+0xdb6>
 800b64a:	2b2a      	cmp	r3, #42	; 0x2a
 800b64c:	d91a      	bls.n	800b684 <__ssvfiscanf_r+0xdd0>
 800b64e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800b652:	290e      	cmp	r1, #14
 800b654:	d816      	bhi.n	800b684 <__ssvfiscanf_r+0xdd0>
 800b656:	e8df f001 	tbb	[pc, r1]
 800b65a:	1577      	.short	0x1577
 800b65c:	41151577 	.word	0x41151577
 800b660:	67676767 	.word	0x67676767
 800b664:	6f676767 	.word	0x6f676767
 800b668:	6f          	.byte	0x6f
 800b669:	00          	.byte	0x00
 800b66a:	2b66      	cmp	r3, #102	; 0x66
 800b66c:	d834      	bhi.n	800b6d8 <__ssvfiscanf_r+0xe24>
 800b66e:	2b60      	cmp	r3, #96	; 0x60
 800b670:	d803      	bhi.n	800b67a <__ssvfiscanf_r+0xdc6>
 800b672:	2b46      	cmp	r3, #70	; 0x46
 800b674:	d804      	bhi.n	800b680 <__ssvfiscanf_r+0xdcc>
 800b676:	2b40      	cmp	r3, #64	; 0x40
 800b678:	d904      	bls.n	800b684 <__ssvfiscanf_r+0xdd0>
 800b67a:	69f9      	ldr	r1, [r7, #28]
 800b67c:	290a      	cmp	r1, #10
 800b67e:	e061      	b.n	800b744 <__ssvfiscanf_r+0xe90>
 800b680:	2b58      	cmp	r3, #88	; 0x58
 800b682:	d067      	beq.n	800b754 <__ssvfiscanf_r+0xea0>
 800b684:	f419 7f80 	tst.w	r9, #256	; 0x100
 800b688:	d012      	beq.n	800b6b0 <__ssvfiscanf_r+0xdfc>
 800b68a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800b68e:	4598      	cmp	r8, r3
 800b690:	d909      	bls.n	800b6a6 <__ssvfiscanf_r+0xdf2>
 800b692:	f818 1c01 	ldrb.w	r1, [r8, #-1]
 800b696:	ee18 0a10 	vmov	r0, s16
 800b69a:	4622      	mov	r2, r4
 800b69c:	f7ff f878 	bl	800a790 <_sungetc_r>
 800b6a0:	f108 35ff 	add.w	r5, r8, #4294967295
 800b6a4:	46a8      	mov	r8, r5
 800b6a6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800b6aa:	4598      	cmp	r8, r3
 800b6ac:	f43f a95c 	beq.w	800a968 <__ssvfiscanf_r+0xb4>
 800b6b0:	f019 0210 	ands.w	r2, r9, #16
 800b6b4:	d16b      	bne.n	800b78e <__ssvfiscanf_r+0xeda>
 800b6b6:	697d      	ldr	r5, [r7, #20]
 800b6b8:	69fb      	ldr	r3, [r7, #28]
 800b6ba:	f888 2000 	strb.w	r2, [r8]
 800b6be:	ee18 0a10 	vmov	r0, s16
 800b6c2:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800b6c6:	47a8      	blx	r5
 800b6c8:	f019 0f20 	tst.w	r9, #32
 800b6cc:	f106 0504 	add.w	r5, r6, #4
 800b6d0:	d054      	beq.n	800b77c <__ssvfiscanf_r+0xec8>
 800b6d2:	6833      	ldr	r3, [r6, #0]
 800b6d4:	6018      	str	r0, [r3, #0]
 800b6d6:	e056      	b.n	800b786 <__ssvfiscanf_r+0xed2>
 800b6d8:	2b78      	cmp	r3, #120	; 0x78
 800b6da:	e7d2      	b.n	800b682 <__ssvfiscanf_r+0xdce>
 800b6dc:	f419 6f00 	tst.w	r9, #2048	; 0x800
 800b6e0:	d00a      	beq.n	800b6f8 <__ssvfiscanf_r+0xe44>
 800b6e2:	69f9      	ldr	r1, [r7, #28]
 800b6e4:	b919      	cbnz	r1, 800b6ee <__ssvfiscanf_r+0xe3a>
 800b6e6:	2108      	movs	r1, #8
 800b6e8:	f449 7900 	orr.w	r9, r9, #512	; 0x200
 800b6ec:	61f9      	str	r1, [r7, #28]
 800b6ee:	f419 6f80 	tst.w	r9, #1024	; 0x400
 800b6f2:	d004      	beq.n	800b6fe <__ssvfiscanf_r+0xe4a>
 800b6f4:	f429 69b0 	bic.w	r9, r9, #1408	; 0x580
 800b6f8:	f808 3b01 	strb.w	r3, [r8], #1
 800b6fc:	e008      	b.n	800b710 <__ssvfiscanf_r+0xe5c>
 800b6fe:	f429 7960 	bic.w	r9, r9, #896	; 0x380
 800b702:	b11d      	cbz	r5, 800b70c <__ssvfiscanf_r+0xe58>
 800b704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b706:	3301      	adds	r3, #1
 800b708:	3d01      	subs	r5, #1
 800b70a:	62bb      	str	r3, [r7, #40]	; 0x28
 800b70c:	f10a 0a01 	add.w	sl, sl, #1
 800b710:	6863      	ldr	r3, [r4, #4]
 800b712:	3b01      	subs	r3, #1
 800b714:	2b00      	cmp	r3, #0
 800b716:	6063      	str	r3, [r4, #4]
 800b718:	dd28      	ble.n	800b76c <__ssvfiscanf_r+0xeb8>
 800b71a:	3201      	adds	r2, #1
 800b71c:	6022      	str	r2, [r4, #0]
 800b71e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b720:	3b01      	subs	r3, #1
 800b722:	62bb      	str	r3, [r7, #40]	; 0x28
 800b724:	d18d      	bne.n	800b642 <__ssvfiscanf_r+0xd8e>
 800b726:	e7ad      	b.n	800b684 <__ssvfiscanf_r+0xdd0>
 800b728:	69f8      	ldr	r0, [r7, #28]
 800b72a:	4932      	ldr	r1, [pc, #200]	; (800b7f4 <__ssvfiscanf_r+0xf40>)
 800b72c:	f931 1010 	ldrsh.w	r1, [r1, r0, lsl #1]
 800b730:	61f9      	str	r1, [r7, #28]
 800b732:	f429 6938 	bic.w	r9, r9, #2944	; 0xb80
 800b736:	e7df      	b.n	800b6f8 <__ssvfiscanf_r+0xe44>
 800b738:	69f8      	ldr	r0, [r7, #28]
 800b73a:	492e      	ldr	r1, [pc, #184]	; (800b7f4 <__ssvfiscanf_r+0xf40>)
 800b73c:	f931 1010 	ldrsh.w	r1, [r1, r0, lsl #1]
 800b740:	61f9      	str	r1, [r7, #28]
 800b742:	2908      	cmp	r1, #8
 800b744:	dcf5      	bgt.n	800b732 <__ssvfiscanf_r+0xe7e>
 800b746:	e79d      	b.n	800b684 <__ssvfiscanf_r+0xdd0>
 800b748:	f019 0f80 	tst.w	r9, #128	; 0x80
 800b74c:	d09a      	beq.n	800b684 <__ssvfiscanf_r+0xdd0>
 800b74e:	f029 0980 	bic.w	r9, r9, #128	; 0x80
 800b752:	e7d1      	b.n	800b6f8 <__ssvfiscanf_r+0xe44>
 800b754:	f409 61c0 	and.w	r1, r9, #1536	; 0x600
 800b758:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b75c:	d192      	bne.n	800b684 <__ssvfiscanf_r+0xdd0>
 800b75e:	f429 7900 	bic.w	r9, r9, #512	; 0x200
 800b762:	2110      	movs	r1, #16
 800b764:	f449 69a0 	orr.w	r9, r9, #1280	; 0x500
 800b768:	61f9      	str	r1, [r7, #28]
 800b76a:	e7c5      	b.n	800b6f8 <__ssvfiscanf_r+0xe44>
 800b76c:	ee18 0a10 	vmov	r0, s16
 800b770:	4621      	mov	r1, r4
 800b772:	f7ff f84a 	bl	800a80a <__ssrefill_r>
 800b776:	2800      	cmp	r0, #0
 800b778:	d0d1      	beq.n	800b71e <__ssvfiscanf_r+0xe6a>
 800b77a:	e783      	b.n	800b684 <__ssvfiscanf_r+0xdd0>
 800b77c:	f019 0f08 	tst.w	r9, #8
 800b780:	d00e      	beq.n	800b7a0 <__ssvfiscanf_r+0xeec>
 800b782:	6833      	ldr	r3, [r6, #0]
 800b784:	7018      	strb	r0, [r3, #0]
 800b786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b788:	3301      	adds	r3, #1
 800b78a:	627b      	str	r3, [r7, #36]	; 0x24
 800b78c:	462e      	mov	r6, r5
 800b78e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800b792:	eba8 0803 	sub.w	r8, r8, r3
 800b796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b798:	44c2      	add	sl, r8
 800b79a:	4453      	add	r3, sl
 800b79c:	f7ff b982 	b.w	800aaa4 <__ssvfiscanf_r+0x1f0>
 800b7a0:	f019 0f04 	tst.w	r9, #4
 800b7a4:	d002      	beq.n	800b7ac <__ssvfiscanf_r+0xef8>
 800b7a6:	6833      	ldr	r3, [r6, #0]
 800b7a8:	8018      	strh	r0, [r3, #0]
 800b7aa:	e7ec      	b.n	800b786 <__ssvfiscanf_r+0xed2>
 800b7ac:	f019 0201 	ands.w	r2, r9, #1
 800b7b0:	d18f      	bne.n	800b6d2 <__ssvfiscanf_r+0xe1e>
 800b7b2:	f019 0f02 	tst.w	r9, #2
 800b7b6:	d08c      	beq.n	800b6d2 <__ssvfiscanf_r+0xe1e>
 800b7b8:	4b0f      	ldr	r3, [pc, #60]	; (800b7f8 <__ssvfiscanf_r+0xf44>)
 800b7ba:	6979      	ldr	r1, [r7, #20]
 800b7bc:	4299      	cmp	r1, r3
 800b7be:	ee18 0a10 	vmov	r0, s16
 800b7c2:	69fb      	ldr	r3, [r7, #28]
 800b7c4:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800b7c8:	d105      	bne.n	800b7d6 <__ssvfiscanf_r+0xf22>
 800b7ca:	f001 fc73 	bl	800d0b4 <_strtoull_r>
 800b7ce:	6833      	ldr	r3, [r6, #0]
 800b7d0:	e9c3 0100 	strd	r0, r1, [r3]
 800b7d4:	e7d7      	b.n	800b786 <__ssvfiscanf_r+0xed2>
 800b7d6:	f001 fbd1 	bl	800cf7c <_strtoll_r>
 800b7da:	e7f8      	b.n	800b7ce <__ssvfiscanf_r+0xf1a>
 800b7dc:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800b7e0:	6818      	ldr	r0, [r3, #0]
 800b7e2:	f7fe f8d3 	bl	800998c <free>
 800b7e6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800b7ea:	3401      	adds	r4, #1
 800b7ec:	601e      	str	r6, [r3, #0]
 800b7ee:	f7ff ba0f 	b.w	800ac10 <__ssvfiscanf_r+0x35c>
 800b7f2:	bf00      	nop
 800b7f4:	0800e5dc 	.word	0x0800e5dc
 800b7f8:	0800a779 	.word	0x0800a779

0800b7fc <sysconf>:
 800b7fc:	2808      	cmp	r0, #8
 800b7fe:	b508      	push	{r3, lr}
 800b800:	d006      	beq.n	800b810 <sysconf+0x14>
 800b802:	f7fa ff49 	bl	8006698 <__errno>
 800b806:	2316      	movs	r3, #22
 800b808:	6003      	str	r3, [r0, #0]
 800b80a:	f04f 30ff 	mov.w	r0, #4294967295
 800b80e:	bd08      	pop	{r3, pc}
 800b810:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b814:	e7fb      	b.n	800b80e <sysconf+0x12>

0800b816 <__submore>:
 800b816:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b81a:	460c      	mov	r4, r1
 800b81c:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800b81e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800b822:	4299      	cmp	r1, r3
 800b824:	d11d      	bne.n	800b862 <__submore+0x4c>
 800b826:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b82a:	f7fe f8b7 	bl	800999c <_malloc_r>
 800b82e:	b918      	cbnz	r0, 800b838 <__submore+0x22>
 800b830:	f04f 30ff 	mov.w	r0, #4294967295
 800b834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b838:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b83c:	6363      	str	r3, [r4, #52]	; 0x34
 800b83e:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800b842:	6320      	str	r0, [r4, #48]	; 0x30
 800b844:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800b848:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800b84c:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800b850:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800b854:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800b858:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b85c:	6020      	str	r0, [r4, #0]
 800b85e:	2000      	movs	r0, #0
 800b860:	e7e8      	b.n	800b834 <__submore+0x1e>
 800b862:	6b66      	ldr	r6, [r4, #52]	; 0x34
 800b864:	0077      	lsls	r7, r6, #1
 800b866:	463a      	mov	r2, r7
 800b868:	f001 f88c 	bl	800c984 <_realloc_r>
 800b86c:	4605      	mov	r5, r0
 800b86e:	2800      	cmp	r0, #0
 800b870:	d0de      	beq.n	800b830 <__submore+0x1a>
 800b872:	eb00 0806 	add.w	r8, r0, r6
 800b876:	4601      	mov	r1, r0
 800b878:	4632      	mov	r2, r6
 800b87a:	4640      	mov	r0, r8
 800b87c:	f7fe fad0 	bl	8009e20 <memcpy>
 800b880:	e9c4 570c 	strd	r5, r7, [r4, #48]	; 0x30
 800b884:	f8c4 8000 	str.w	r8, [r4]
 800b888:	e7e9      	b.n	800b85e <__submore+0x48>

0800b88a <__sprint_r>:
 800b88a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b88e:	6893      	ldr	r3, [r2, #8]
 800b890:	4680      	mov	r8, r0
 800b892:	460f      	mov	r7, r1
 800b894:	4614      	mov	r4, r2
 800b896:	b91b      	cbnz	r3, 800b8a0 <__sprint_r+0x16>
 800b898:	6053      	str	r3, [r2, #4]
 800b89a:	4618      	mov	r0, r3
 800b89c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8a0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b8a2:	049d      	lsls	r5, r3, #18
 800b8a4:	d520      	bpl.n	800b8e8 <__sprint_r+0x5e>
 800b8a6:	6815      	ldr	r5, [r2, #0]
 800b8a8:	3508      	adds	r5, #8
 800b8aa:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800b8ae:	f04f 0900 	mov.w	r9, #0
 800b8b2:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800b8b6:	45ca      	cmp	sl, r9
 800b8b8:	dc0b      	bgt.n	800b8d2 <__sprint_r+0x48>
 800b8ba:	68a3      	ldr	r3, [r4, #8]
 800b8bc:	f026 0003 	bic.w	r0, r6, #3
 800b8c0:	1a18      	subs	r0, r3, r0
 800b8c2:	60a0      	str	r0, [r4, #8]
 800b8c4:	3508      	adds	r5, #8
 800b8c6:	2800      	cmp	r0, #0
 800b8c8:	d1ef      	bne.n	800b8aa <__sprint_r+0x20>
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800b8d0:	e7e4      	b.n	800b89c <__sprint_r+0x12>
 800b8d2:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800b8d6:	463a      	mov	r2, r7
 800b8d8:	4640      	mov	r0, r8
 800b8da:	f000 fe36 	bl	800c54a <_fputwc_r>
 800b8de:	1c43      	adds	r3, r0, #1
 800b8e0:	d0f3      	beq.n	800b8ca <__sprint_r+0x40>
 800b8e2:	f109 0901 	add.w	r9, r9, #1
 800b8e6:	e7e6      	b.n	800b8b6 <__sprint_r+0x2c>
 800b8e8:	f000 fe6c 	bl	800c5c4 <__sfvwrite_r>
 800b8ec:	e7ed      	b.n	800b8ca <__sprint_r+0x40>
	...

0800b8f0 <_vfiprintf_r>:
 800b8f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8f4:	ed2d 8b02 	vpush	{d8}
 800b8f8:	b0b9      	sub	sp, #228	; 0xe4
 800b8fa:	460f      	mov	r7, r1
 800b8fc:	9201      	str	r2, [sp, #4]
 800b8fe:	461d      	mov	r5, r3
 800b900:	461c      	mov	r4, r3
 800b902:	4681      	mov	r9, r0
 800b904:	b118      	cbz	r0, 800b90e <_vfiprintf_r+0x1e>
 800b906:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b908:	b90b      	cbnz	r3, 800b90e <_vfiprintf_r+0x1e>
 800b90a:	f7fd fe0b 	bl	8009524 <__sinit>
 800b90e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b910:	07d8      	lsls	r0, r3, #31
 800b912:	d405      	bmi.n	800b920 <_vfiprintf_r+0x30>
 800b914:	89bb      	ldrh	r3, [r7, #12]
 800b916:	0599      	lsls	r1, r3, #22
 800b918:	d402      	bmi.n	800b920 <_vfiprintf_r+0x30>
 800b91a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b91c:	f7fd ffbf 	bl	800989e <__retarget_lock_acquire_recursive>
 800b920:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b924:	049a      	lsls	r2, r3, #18
 800b926:	d406      	bmi.n	800b936 <_vfiprintf_r+0x46>
 800b928:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b92c:	81bb      	strh	r3, [r7, #12]
 800b92e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b930:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b934:	667b      	str	r3, [r7, #100]	; 0x64
 800b936:	89bb      	ldrh	r3, [r7, #12]
 800b938:	071e      	lsls	r6, r3, #28
 800b93a:	d501      	bpl.n	800b940 <_vfiprintf_r+0x50>
 800b93c:	693b      	ldr	r3, [r7, #16]
 800b93e:	b9bb      	cbnz	r3, 800b970 <_vfiprintf_r+0x80>
 800b940:	4639      	mov	r1, r7
 800b942:	4648      	mov	r0, r9
 800b944:	f7fc fe16 	bl	8008574 <__swsetup_r>
 800b948:	b190      	cbz	r0, 800b970 <_vfiprintf_r+0x80>
 800b94a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b94c:	07d8      	lsls	r0, r3, #31
 800b94e:	d508      	bpl.n	800b962 <_vfiprintf_r+0x72>
 800b950:	f04f 33ff 	mov.w	r3, #4294967295
 800b954:	9302      	str	r3, [sp, #8]
 800b956:	9802      	ldr	r0, [sp, #8]
 800b958:	b039      	add	sp, #228	; 0xe4
 800b95a:	ecbd 8b02 	vpop	{d8}
 800b95e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b962:	89bb      	ldrh	r3, [r7, #12]
 800b964:	0599      	lsls	r1, r3, #22
 800b966:	d4f3      	bmi.n	800b950 <_vfiprintf_r+0x60>
 800b968:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b96a:	f7fd ff9a 	bl	80098a2 <__retarget_lock_release_recursive>
 800b96e:	e7ef      	b.n	800b950 <_vfiprintf_r+0x60>
 800b970:	89bb      	ldrh	r3, [r7, #12]
 800b972:	f003 021a 	and.w	r2, r3, #26
 800b976:	2a0a      	cmp	r2, #10
 800b978:	d113      	bne.n	800b9a2 <_vfiprintf_r+0xb2>
 800b97a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800b97e:	2a00      	cmp	r2, #0
 800b980:	db0f      	blt.n	800b9a2 <_vfiprintf_r+0xb2>
 800b982:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800b984:	07d2      	lsls	r2, r2, #31
 800b986:	d404      	bmi.n	800b992 <_vfiprintf_r+0xa2>
 800b988:	059e      	lsls	r6, r3, #22
 800b98a:	d402      	bmi.n	800b992 <_vfiprintf_r+0xa2>
 800b98c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b98e:	f7fd ff88 	bl	80098a2 <__retarget_lock_release_recursive>
 800b992:	9a01      	ldr	r2, [sp, #4]
 800b994:	462b      	mov	r3, r5
 800b996:	4639      	mov	r1, r7
 800b998:	4648      	mov	r0, r9
 800b99a:	f000 fc31 	bl	800c200 <__sbprintf>
 800b99e:	9002      	str	r0, [sp, #8]
 800b9a0:	e7d9      	b.n	800b956 <_vfiprintf_r+0x66>
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 800b9a8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800b9ac:	ae0f      	add	r6, sp, #60	; 0x3c
 800b9ae:	ee08 3a10 	vmov	s16, r3
 800b9b2:	960c      	str	r6, [sp, #48]	; 0x30
 800b9b4:	9307      	str	r3, [sp, #28]
 800b9b6:	9302      	str	r3, [sp, #8]
 800b9b8:	9b01      	ldr	r3, [sp, #4]
 800b9ba:	461d      	mov	r5, r3
 800b9bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9c0:	b10a      	cbz	r2, 800b9c6 <_vfiprintf_r+0xd6>
 800b9c2:	2a25      	cmp	r2, #37	; 0x25
 800b9c4:	d1f9      	bne.n	800b9ba <_vfiprintf_r+0xca>
 800b9c6:	9b01      	ldr	r3, [sp, #4]
 800b9c8:	ebb5 0803 	subs.w	r8, r5, r3
 800b9cc:	d00d      	beq.n	800b9ea <_vfiprintf_r+0xfa>
 800b9ce:	e9c6 3800 	strd	r3, r8, [r6]
 800b9d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b9d4:	4443      	add	r3, r8
 800b9d6:	930e      	str	r3, [sp, #56]	; 0x38
 800b9d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9da:	3301      	adds	r3, #1
 800b9dc:	2b07      	cmp	r3, #7
 800b9de:	930d      	str	r3, [sp, #52]	; 0x34
 800b9e0:	dc75      	bgt.n	800bace <_vfiprintf_r+0x1de>
 800b9e2:	3608      	adds	r6, #8
 800b9e4:	9b02      	ldr	r3, [sp, #8]
 800b9e6:	4443      	add	r3, r8
 800b9e8:	9302      	str	r3, [sp, #8]
 800b9ea:	782b      	ldrb	r3, [r5, #0]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	f000 83c8 	beq.w	800c182 <_vfiprintf_r+0x892>
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	f04f 31ff 	mov.w	r1, #4294967295
 800b9f8:	1c6a      	adds	r2, r5, #1
 800b9fa:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 800b9fe:	9100      	str	r1, [sp, #0]
 800ba00:	9303      	str	r3, [sp, #12]
 800ba02:	469a      	mov	sl, r3
 800ba04:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ba08:	9201      	str	r2, [sp, #4]
 800ba0a:	f1a3 0220 	sub.w	r2, r3, #32
 800ba0e:	2a5a      	cmp	r2, #90	; 0x5a
 800ba10:	f200 8310 	bhi.w	800c034 <_vfiprintf_r+0x744>
 800ba14:	e8df f012 	tbh	[pc, r2, lsl #1]
 800ba18:	030e0099 	.word	0x030e0099
 800ba1c:	00a1030e 	.word	0x00a1030e
 800ba20:	030e030e 	.word	0x030e030e
 800ba24:	0080030e 	.word	0x0080030e
 800ba28:	030e030e 	.word	0x030e030e
 800ba2c:	00ae00a4 	.word	0x00ae00a4
 800ba30:	00ab030e 	.word	0x00ab030e
 800ba34:	030e00b0 	.word	0x030e00b0
 800ba38:	00ce00cb 	.word	0x00ce00cb
 800ba3c:	00ce00ce 	.word	0x00ce00ce
 800ba40:	00ce00ce 	.word	0x00ce00ce
 800ba44:	00ce00ce 	.word	0x00ce00ce
 800ba48:	00ce00ce 	.word	0x00ce00ce
 800ba4c:	030e030e 	.word	0x030e030e
 800ba50:	030e030e 	.word	0x030e030e
 800ba54:	030e030e 	.word	0x030e030e
 800ba58:	030e030e 	.word	0x030e030e
 800ba5c:	00f8030e 	.word	0x00f8030e
 800ba60:	030e0106 	.word	0x030e0106
 800ba64:	030e030e 	.word	0x030e030e
 800ba68:	030e030e 	.word	0x030e030e
 800ba6c:	030e030e 	.word	0x030e030e
 800ba70:	030e030e 	.word	0x030e030e
 800ba74:	014d030e 	.word	0x014d030e
 800ba78:	030e030e 	.word	0x030e030e
 800ba7c:	0192030e 	.word	0x0192030e
 800ba80:	0270030e 	.word	0x0270030e
 800ba84:	030e030e 	.word	0x030e030e
 800ba88:	030e028e 	.word	0x030e028e
 800ba8c:	030e030e 	.word	0x030e030e
 800ba90:	030e030e 	.word	0x030e030e
 800ba94:	030e030e 	.word	0x030e030e
 800ba98:	030e030e 	.word	0x030e030e
 800ba9c:	00f8030e 	.word	0x00f8030e
 800baa0:	030e0108 	.word	0x030e0108
 800baa4:	030e030e 	.word	0x030e030e
 800baa8:	010800de 	.word	0x010800de
 800baac:	030e00f2 	.word	0x030e00f2
 800bab0:	030e00eb 	.word	0x030e00eb
 800bab4:	014f0130 	.word	0x014f0130
 800bab8:	00f20182 	.word	0x00f20182
 800babc:	0192030e 	.word	0x0192030e
 800bac0:	02720097 	.word	0x02720097
 800bac4:	030e030e 	.word	0x030e030e
 800bac8:	030e0065 	.word	0x030e0065
 800bacc:	0097      	.short	0x0097
 800bace:	aa0c      	add	r2, sp, #48	; 0x30
 800bad0:	4639      	mov	r1, r7
 800bad2:	4648      	mov	r0, r9
 800bad4:	f7ff fed9 	bl	800b88a <__sprint_r>
 800bad8:	2800      	cmp	r0, #0
 800bada:	f040 8331 	bne.w	800c140 <_vfiprintf_r+0x850>
 800bade:	ae0f      	add	r6, sp, #60	; 0x3c
 800bae0:	e780      	b.n	800b9e4 <_vfiprintf_r+0xf4>
 800bae2:	4a95      	ldr	r2, [pc, #596]	; (800bd38 <_vfiprintf_r+0x448>)
 800bae4:	9205      	str	r2, [sp, #20]
 800bae6:	f01a 0f20 	tst.w	sl, #32
 800baea:	f000 8225 	beq.w	800bf38 <_vfiprintf_r+0x648>
 800baee:	3407      	adds	r4, #7
 800baf0:	f024 0b07 	bic.w	fp, r4, #7
 800baf4:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800baf8:	f01a 0f01 	tst.w	sl, #1
 800bafc:	d009      	beq.n	800bb12 <_vfiprintf_r+0x222>
 800bafe:	ea54 0205 	orrs.w	r2, r4, r5
 800bb02:	bf1f      	itttt	ne
 800bb04:	2230      	movne	r2, #48	; 0x30
 800bb06:	f88d 202c 	strbne.w	r2, [sp, #44]	; 0x2c
 800bb0a:	f88d 302d 	strbne.w	r3, [sp, #45]	; 0x2d
 800bb0e:	f04a 0a02 	orrne.w	sl, sl, #2
 800bb12:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800bb16:	e10d      	b.n	800bd34 <_vfiprintf_r+0x444>
 800bb18:	4648      	mov	r0, r9
 800bb1a:	f7fd feb9 	bl	8009890 <_localeconv_r>
 800bb1e:	6843      	ldr	r3, [r0, #4]
 800bb20:	4618      	mov	r0, r3
 800bb22:	ee08 3a10 	vmov	s16, r3
 800bb26:	f7f4 fb73 	bl	8000210 <strlen>
 800bb2a:	9007      	str	r0, [sp, #28]
 800bb2c:	4648      	mov	r0, r9
 800bb2e:	f7fd feaf 	bl	8009890 <_localeconv_r>
 800bb32:	6883      	ldr	r3, [r0, #8]
 800bb34:	9306      	str	r3, [sp, #24]
 800bb36:	9b07      	ldr	r3, [sp, #28]
 800bb38:	b12b      	cbz	r3, 800bb46 <_vfiprintf_r+0x256>
 800bb3a:	9b06      	ldr	r3, [sp, #24]
 800bb3c:	b11b      	cbz	r3, 800bb46 <_vfiprintf_r+0x256>
 800bb3e:	781b      	ldrb	r3, [r3, #0]
 800bb40:	b10b      	cbz	r3, 800bb46 <_vfiprintf_r+0x256>
 800bb42:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800bb46:	9a01      	ldr	r2, [sp, #4]
 800bb48:	e75c      	b.n	800ba04 <_vfiprintf_r+0x114>
 800bb4a:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d1f9      	bne.n	800bb46 <_vfiprintf_r+0x256>
 800bb52:	2320      	movs	r3, #32
 800bb54:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 800bb58:	e7f5      	b.n	800bb46 <_vfiprintf_r+0x256>
 800bb5a:	f04a 0a01 	orr.w	sl, sl, #1
 800bb5e:	e7f2      	b.n	800bb46 <_vfiprintf_r+0x256>
 800bb60:	f854 3b04 	ldr.w	r3, [r4], #4
 800bb64:	9303      	str	r3, [sp, #12]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	daed      	bge.n	800bb46 <_vfiprintf_r+0x256>
 800bb6a:	425b      	negs	r3, r3
 800bb6c:	9303      	str	r3, [sp, #12]
 800bb6e:	f04a 0a04 	orr.w	sl, sl, #4
 800bb72:	e7e8      	b.n	800bb46 <_vfiprintf_r+0x256>
 800bb74:	232b      	movs	r3, #43	; 0x2b
 800bb76:	e7ed      	b.n	800bb54 <_vfiprintf_r+0x264>
 800bb78:	9a01      	ldr	r2, [sp, #4]
 800bb7a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800bb7e:	2b2a      	cmp	r3, #42	; 0x2a
 800bb80:	d112      	bne.n	800bba8 <_vfiprintf_r+0x2b8>
 800bb82:	f854 0b04 	ldr.w	r0, [r4], #4
 800bb86:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800bb8a:	e9cd 3200 	strd	r3, r2, [sp]
 800bb8e:	e7da      	b.n	800bb46 <_vfiprintf_r+0x256>
 800bb90:	9b00      	ldr	r3, [sp, #0]
 800bb92:	200a      	movs	r0, #10
 800bb94:	fb00 1303 	mla	r3, r0, r3, r1
 800bb98:	9300      	str	r3, [sp, #0]
 800bb9a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800bb9e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800bba2:	2909      	cmp	r1, #9
 800bba4:	d9f4      	bls.n	800bb90 <_vfiprintf_r+0x2a0>
 800bba6:	e72f      	b.n	800ba08 <_vfiprintf_r+0x118>
 800bba8:	2100      	movs	r1, #0
 800bbaa:	9100      	str	r1, [sp, #0]
 800bbac:	e7f7      	b.n	800bb9e <_vfiprintf_r+0x2ae>
 800bbae:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800bbb2:	e7c8      	b.n	800bb46 <_vfiprintf_r+0x256>
 800bbb4:	2100      	movs	r1, #0
 800bbb6:	9a01      	ldr	r2, [sp, #4]
 800bbb8:	9103      	str	r1, [sp, #12]
 800bbba:	9903      	ldr	r1, [sp, #12]
 800bbbc:	3b30      	subs	r3, #48	; 0x30
 800bbbe:	200a      	movs	r0, #10
 800bbc0:	fb00 3301 	mla	r3, r0, r1, r3
 800bbc4:	9303      	str	r3, [sp, #12]
 800bbc6:	f812 3b01 	ldrb.w	r3, [r2], #1
 800bbca:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800bbce:	2909      	cmp	r1, #9
 800bbd0:	d9f3      	bls.n	800bbba <_vfiprintf_r+0x2ca>
 800bbd2:	e719      	b.n	800ba08 <_vfiprintf_r+0x118>
 800bbd4:	9b01      	ldr	r3, [sp, #4]
 800bbd6:	781b      	ldrb	r3, [r3, #0]
 800bbd8:	2b68      	cmp	r3, #104	; 0x68
 800bbda:	bf01      	itttt	eq
 800bbdc:	9b01      	ldreq	r3, [sp, #4]
 800bbde:	3301      	addeq	r3, #1
 800bbe0:	9301      	streq	r3, [sp, #4]
 800bbe2:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800bbe6:	bf18      	it	ne
 800bbe8:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800bbec:	e7ab      	b.n	800bb46 <_vfiprintf_r+0x256>
 800bbee:	9b01      	ldr	r3, [sp, #4]
 800bbf0:	781b      	ldrb	r3, [r3, #0]
 800bbf2:	2b6c      	cmp	r3, #108	; 0x6c
 800bbf4:	d105      	bne.n	800bc02 <_vfiprintf_r+0x312>
 800bbf6:	9b01      	ldr	r3, [sp, #4]
 800bbf8:	3301      	adds	r3, #1
 800bbfa:	9301      	str	r3, [sp, #4]
 800bbfc:	f04a 0a20 	orr.w	sl, sl, #32
 800bc00:	e7a1      	b.n	800bb46 <_vfiprintf_r+0x256>
 800bc02:	f04a 0a10 	orr.w	sl, sl, #16
 800bc06:	e79e      	b.n	800bb46 <_vfiprintf_r+0x256>
 800bc08:	46a3      	mov	fp, r4
 800bc0a:	2100      	movs	r1, #0
 800bc0c:	f85b 3b04 	ldr.w	r3, [fp], #4
 800bc10:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800bc14:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 800bc18:	2301      	movs	r3, #1
 800bc1a:	9300      	str	r3, [sp, #0]
 800bc1c:	460d      	mov	r5, r1
 800bc1e:	f10d 087c 	add.w	r8, sp, #124	; 0x7c
 800bc22:	e0a0      	b.n	800bd66 <_vfiprintf_r+0x476>
 800bc24:	f04a 0a10 	orr.w	sl, sl, #16
 800bc28:	f01a 0f20 	tst.w	sl, #32
 800bc2c:	d011      	beq.n	800bc52 <_vfiprintf_r+0x362>
 800bc2e:	3407      	adds	r4, #7
 800bc30:	f024 0b07 	bic.w	fp, r4, #7
 800bc34:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800bc38:	2c00      	cmp	r4, #0
 800bc3a:	f175 0300 	sbcs.w	r3, r5, #0
 800bc3e:	da06      	bge.n	800bc4e <_vfiprintf_r+0x35e>
 800bc40:	4264      	negs	r4, r4
 800bc42:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800bc46:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800bc4a:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 800bc4e:	2301      	movs	r3, #1
 800bc50:	e03f      	b.n	800bcd2 <_vfiprintf_r+0x3e2>
 800bc52:	f01a 0f10 	tst.w	sl, #16
 800bc56:	f104 0b04 	add.w	fp, r4, #4
 800bc5a:	d002      	beq.n	800bc62 <_vfiprintf_r+0x372>
 800bc5c:	6824      	ldr	r4, [r4, #0]
 800bc5e:	17e5      	asrs	r5, r4, #31
 800bc60:	e7ea      	b.n	800bc38 <_vfiprintf_r+0x348>
 800bc62:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bc66:	6824      	ldr	r4, [r4, #0]
 800bc68:	d001      	beq.n	800bc6e <_vfiprintf_r+0x37e>
 800bc6a:	b224      	sxth	r4, r4
 800bc6c:	e7f7      	b.n	800bc5e <_vfiprintf_r+0x36e>
 800bc6e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bc72:	bf18      	it	ne
 800bc74:	b264      	sxtbne	r4, r4
 800bc76:	e7f2      	b.n	800bc5e <_vfiprintf_r+0x36e>
 800bc78:	f01a 0f20 	tst.w	sl, #32
 800bc7c:	f854 3b04 	ldr.w	r3, [r4], #4
 800bc80:	d005      	beq.n	800bc8e <_vfiprintf_r+0x39e>
 800bc82:	9a02      	ldr	r2, [sp, #8]
 800bc84:	4610      	mov	r0, r2
 800bc86:	17d1      	asrs	r1, r2, #31
 800bc88:	e9c3 0100 	strd	r0, r1, [r3]
 800bc8c:	e694      	b.n	800b9b8 <_vfiprintf_r+0xc8>
 800bc8e:	f01a 0f10 	tst.w	sl, #16
 800bc92:	d002      	beq.n	800bc9a <_vfiprintf_r+0x3aa>
 800bc94:	9a02      	ldr	r2, [sp, #8]
 800bc96:	601a      	str	r2, [r3, #0]
 800bc98:	e68e      	b.n	800b9b8 <_vfiprintf_r+0xc8>
 800bc9a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bc9e:	d002      	beq.n	800bca6 <_vfiprintf_r+0x3b6>
 800bca0:	9a02      	ldr	r2, [sp, #8]
 800bca2:	801a      	strh	r2, [r3, #0]
 800bca4:	e688      	b.n	800b9b8 <_vfiprintf_r+0xc8>
 800bca6:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bcaa:	d0f3      	beq.n	800bc94 <_vfiprintf_r+0x3a4>
 800bcac:	9a02      	ldr	r2, [sp, #8]
 800bcae:	701a      	strb	r2, [r3, #0]
 800bcb0:	e682      	b.n	800b9b8 <_vfiprintf_r+0xc8>
 800bcb2:	f04a 0a10 	orr.w	sl, sl, #16
 800bcb6:	f01a 0f20 	tst.w	sl, #32
 800bcba:	d01d      	beq.n	800bcf8 <_vfiprintf_r+0x408>
 800bcbc:	3407      	adds	r4, #7
 800bcbe:	f024 0b07 	bic.w	fp, r4, #7
 800bcc2:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800bcc6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800bcca:	2300      	movs	r3, #0
 800bccc:	2200      	movs	r2, #0
 800bcce:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
 800bcd2:	9a00      	ldr	r2, [sp, #0]
 800bcd4:	3201      	adds	r2, #1
 800bcd6:	f000 8261 	beq.w	800c19c <_vfiprintf_r+0x8ac>
 800bcda:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800bcde:	9204      	str	r2, [sp, #16]
 800bce0:	ea54 0205 	orrs.w	r2, r4, r5
 800bce4:	f040 8260 	bne.w	800c1a8 <_vfiprintf_r+0x8b8>
 800bce8:	9a00      	ldr	r2, [sp, #0]
 800bcea:	2a00      	cmp	r2, #0
 800bcec:	f000 8197 	beq.w	800c01e <_vfiprintf_r+0x72e>
 800bcf0:	2b01      	cmp	r3, #1
 800bcf2:	f040 825c 	bne.w	800c1ae <_vfiprintf_r+0x8be>
 800bcf6:	e135      	b.n	800bf64 <_vfiprintf_r+0x674>
 800bcf8:	f01a 0f10 	tst.w	sl, #16
 800bcfc:	f104 0b04 	add.w	fp, r4, #4
 800bd00:	d001      	beq.n	800bd06 <_vfiprintf_r+0x416>
 800bd02:	6824      	ldr	r4, [r4, #0]
 800bd04:	e003      	b.n	800bd0e <_vfiprintf_r+0x41e>
 800bd06:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bd0a:	d002      	beq.n	800bd12 <_vfiprintf_r+0x422>
 800bd0c:	8824      	ldrh	r4, [r4, #0]
 800bd0e:	2500      	movs	r5, #0
 800bd10:	e7d9      	b.n	800bcc6 <_vfiprintf_r+0x3d6>
 800bd12:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bd16:	d0f4      	beq.n	800bd02 <_vfiprintf_r+0x412>
 800bd18:	7824      	ldrb	r4, [r4, #0]
 800bd1a:	e7f8      	b.n	800bd0e <_vfiprintf_r+0x41e>
 800bd1c:	46a3      	mov	fp, r4
 800bd1e:	f647 0330 	movw	r3, #30768	; 0x7830
 800bd22:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
 800bd26:	f85b 4b04 	ldr.w	r4, [fp], #4
 800bd2a:	4b03      	ldr	r3, [pc, #12]	; (800bd38 <_vfiprintf_r+0x448>)
 800bd2c:	9305      	str	r3, [sp, #20]
 800bd2e:	2500      	movs	r5, #0
 800bd30:	f04a 0a02 	orr.w	sl, sl, #2
 800bd34:	2302      	movs	r3, #2
 800bd36:	e7c9      	b.n	800bccc <_vfiprintf_r+0x3dc>
 800bd38:	0800e358 	.word	0x0800e358
 800bd3c:	9b00      	ldr	r3, [sp, #0]
 800bd3e:	46a3      	mov	fp, r4
 800bd40:	2500      	movs	r5, #0
 800bd42:	1c5c      	adds	r4, r3, #1
 800bd44:	f85b 8b04 	ldr.w	r8, [fp], #4
 800bd48:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
 800bd4c:	f000 80cf 	beq.w	800beee <_vfiprintf_r+0x5fe>
 800bd50:	461a      	mov	r2, r3
 800bd52:	4629      	mov	r1, r5
 800bd54:	4640      	mov	r0, r8
 800bd56:	f7f4 fa63 	bl	8000220 <memchr>
 800bd5a:	2800      	cmp	r0, #0
 800bd5c:	f000 8174 	beq.w	800c048 <_vfiprintf_r+0x758>
 800bd60:	eba0 0308 	sub.w	r3, r0, r8
 800bd64:	9300      	str	r3, [sp, #0]
 800bd66:	9b00      	ldr	r3, [sp, #0]
 800bd68:	42ab      	cmp	r3, r5
 800bd6a:	bfb8      	it	lt
 800bd6c:	462b      	movlt	r3, r5
 800bd6e:	9304      	str	r3, [sp, #16]
 800bd70:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 800bd74:	b113      	cbz	r3, 800bd7c <_vfiprintf_r+0x48c>
 800bd76:	9b04      	ldr	r3, [sp, #16]
 800bd78:	3301      	adds	r3, #1
 800bd7a:	9304      	str	r3, [sp, #16]
 800bd7c:	f01a 0302 	ands.w	r3, sl, #2
 800bd80:	9308      	str	r3, [sp, #32]
 800bd82:	bf1e      	ittt	ne
 800bd84:	9b04      	ldrne	r3, [sp, #16]
 800bd86:	3302      	addne	r3, #2
 800bd88:	9304      	strne	r3, [sp, #16]
 800bd8a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800bd8e:	9309      	str	r3, [sp, #36]	; 0x24
 800bd90:	d11f      	bne.n	800bdd2 <_vfiprintf_r+0x4e2>
 800bd92:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800bd96:	1a9c      	subs	r4, r3, r2
 800bd98:	2c00      	cmp	r4, #0
 800bd9a:	dd1a      	ble.n	800bdd2 <_vfiprintf_r+0x4e2>
 800bd9c:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800bda0:	48b9      	ldr	r0, [pc, #740]	; (800c088 <_vfiprintf_r+0x798>)
 800bda2:	6030      	str	r0, [r6, #0]
 800bda4:	2c10      	cmp	r4, #16
 800bda6:	f103 0301 	add.w	r3, r3, #1
 800bdaa:	f106 0108 	add.w	r1, r6, #8
 800bdae:	f300 814d 	bgt.w	800c04c <_vfiprintf_r+0x75c>
 800bdb2:	6074      	str	r4, [r6, #4]
 800bdb4:	2b07      	cmp	r3, #7
 800bdb6:	4414      	add	r4, r2
 800bdb8:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 800bdbc:	f340 8158 	ble.w	800c070 <_vfiprintf_r+0x780>
 800bdc0:	aa0c      	add	r2, sp, #48	; 0x30
 800bdc2:	4639      	mov	r1, r7
 800bdc4:	4648      	mov	r0, r9
 800bdc6:	f7ff fd60 	bl	800b88a <__sprint_r>
 800bdca:	2800      	cmp	r0, #0
 800bdcc:	f040 81b8 	bne.w	800c140 <_vfiprintf_r+0x850>
 800bdd0:	ae0f      	add	r6, sp, #60	; 0x3c
 800bdd2:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 800bdd6:	b173      	cbz	r3, 800bdf6 <_vfiprintf_r+0x506>
 800bdd8:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
 800bddc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bdde:	6032      	str	r2, [r6, #0]
 800bde0:	2201      	movs	r2, #1
 800bde2:	6072      	str	r2, [r6, #4]
 800bde4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bde6:	3301      	adds	r3, #1
 800bde8:	3201      	adds	r2, #1
 800bdea:	2b07      	cmp	r3, #7
 800bdec:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800bdf0:	f300 8140 	bgt.w	800c074 <_vfiprintf_r+0x784>
 800bdf4:	3608      	adds	r6, #8
 800bdf6:	9b08      	ldr	r3, [sp, #32]
 800bdf8:	b16b      	cbz	r3, 800be16 <_vfiprintf_r+0x526>
 800bdfa:	aa0b      	add	r2, sp, #44	; 0x2c
 800bdfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bdfe:	6032      	str	r2, [r6, #0]
 800be00:	2202      	movs	r2, #2
 800be02:	6072      	str	r2, [r6, #4]
 800be04:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800be06:	3301      	adds	r3, #1
 800be08:	3202      	adds	r2, #2
 800be0a:	2b07      	cmp	r3, #7
 800be0c:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800be10:	f300 8140 	bgt.w	800c094 <_vfiprintf_r+0x7a4>
 800be14:	3608      	adds	r6, #8
 800be16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be18:	2b80      	cmp	r3, #128	; 0x80
 800be1a:	d11f      	bne.n	800be5c <_vfiprintf_r+0x56c>
 800be1c:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800be20:	1a9c      	subs	r4, r3, r2
 800be22:	2c00      	cmp	r4, #0
 800be24:	dd1a      	ble.n	800be5c <_vfiprintf_r+0x56c>
 800be26:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800be2a:	4898      	ldr	r0, [pc, #608]	; (800c08c <_vfiprintf_r+0x79c>)
 800be2c:	6030      	str	r0, [r6, #0]
 800be2e:	2c10      	cmp	r4, #16
 800be30:	f103 0301 	add.w	r3, r3, #1
 800be34:	f106 0108 	add.w	r1, r6, #8
 800be38:	f300 8135 	bgt.w	800c0a6 <_vfiprintf_r+0x7b6>
 800be3c:	6074      	str	r4, [r6, #4]
 800be3e:	2b07      	cmp	r3, #7
 800be40:	4414      	add	r4, r2
 800be42:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 800be46:	f340 8140 	ble.w	800c0ca <_vfiprintf_r+0x7da>
 800be4a:	aa0c      	add	r2, sp, #48	; 0x30
 800be4c:	4639      	mov	r1, r7
 800be4e:	4648      	mov	r0, r9
 800be50:	f7ff fd1b 	bl	800b88a <__sprint_r>
 800be54:	2800      	cmp	r0, #0
 800be56:	f040 8173 	bne.w	800c140 <_vfiprintf_r+0x850>
 800be5a:	ae0f      	add	r6, sp, #60	; 0x3c
 800be5c:	9b00      	ldr	r3, [sp, #0]
 800be5e:	1aec      	subs	r4, r5, r3
 800be60:	2c00      	cmp	r4, #0
 800be62:	dd1a      	ble.n	800be9a <_vfiprintf_r+0x5aa>
 800be64:	4d89      	ldr	r5, [pc, #548]	; (800c08c <_vfiprintf_r+0x79c>)
 800be66:	6035      	str	r5, [r6, #0]
 800be68:	e9dd 310d 	ldrd	r3, r1, [sp, #52]	; 0x34
 800be6c:	2c10      	cmp	r4, #16
 800be6e:	f103 0301 	add.w	r3, r3, #1
 800be72:	f106 0208 	add.w	r2, r6, #8
 800be76:	f300 812a 	bgt.w	800c0ce <_vfiprintf_r+0x7de>
 800be7a:	6074      	str	r4, [r6, #4]
 800be7c:	2b07      	cmp	r3, #7
 800be7e:	440c      	add	r4, r1
 800be80:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 800be84:	f340 8134 	ble.w	800c0f0 <_vfiprintf_r+0x800>
 800be88:	aa0c      	add	r2, sp, #48	; 0x30
 800be8a:	4639      	mov	r1, r7
 800be8c:	4648      	mov	r0, r9
 800be8e:	f7ff fcfc 	bl	800b88a <__sprint_r>
 800be92:	2800      	cmp	r0, #0
 800be94:	f040 8154 	bne.w	800c140 <_vfiprintf_r+0x850>
 800be98:	ae0f      	add	r6, sp, #60	; 0x3c
 800be9a:	9b00      	ldr	r3, [sp, #0]
 800be9c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800be9e:	6073      	str	r3, [r6, #4]
 800bea0:	4418      	add	r0, r3
 800bea2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bea4:	f8c6 8000 	str.w	r8, [r6]
 800bea8:	3301      	adds	r3, #1
 800beaa:	2b07      	cmp	r3, #7
 800beac:	900e      	str	r0, [sp, #56]	; 0x38
 800beae:	930d      	str	r3, [sp, #52]	; 0x34
 800beb0:	f300 8120 	bgt.w	800c0f4 <_vfiprintf_r+0x804>
 800beb4:	f106 0308 	add.w	r3, r6, #8
 800beb8:	f01a 0f04 	tst.w	sl, #4
 800bebc:	f040 8122 	bne.w	800c104 <_vfiprintf_r+0x814>
 800bec0:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800bec4:	9904      	ldr	r1, [sp, #16]
 800bec6:	428a      	cmp	r2, r1
 800bec8:	bfac      	ite	ge
 800beca:	189b      	addge	r3, r3, r2
 800becc:	185b      	addlt	r3, r3, r1
 800bece:	9302      	str	r3, [sp, #8]
 800bed0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bed2:	b13b      	cbz	r3, 800bee4 <_vfiprintf_r+0x5f4>
 800bed4:	aa0c      	add	r2, sp, #48	; 0x30
 800bed6:	4639      	mov	r1, r7
 800bed8:	4648      	mov	r0, r9
 800beda:	f7ff fcd6 	bl	800b88a <__sprint_r>
 800bede:	2800      	cmp	r0, #0
 800bee0:	f040 812e 	bne.w	800c140 <_vfiprintf_r+0x850>
 800bee4:	2300      	movs	r3, #0
 800bee6:	930d      	str	r3, [sp, #52]	; 0x34
 800bee8:	465c      	mov	r4, fp
 800beea:	ae0f      	add	r6, sp, #60	; 0x3c
 800beec:	e564      	b.n	800b9b8 <_vfiprintf_r+0xc8>
 800beee:	4640      	mov	r0, r8
 800bef0:	f7f4 f98e 	bl	8000210 <strlen>
 800bef4:	9000      	str	r0, [sp, #0]
 800bef6:	e736      	b.n	800bd66 <_vfiprintf_r+0x476>
 800bef8:	f04a 0a10 	orr.w	sl, sl, #16
 800befc:	f01a 0f20 	tst.w	sl, #32
 800bf00:	d006      	beq.n	800bf10 <_vfiprintf_r+0x620>
 800bf02:	3407      	adds	r4, #7
 800bf04:	f024 0b07 	bic.w	fp, r4, #7
 800bf08:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800bf0c:	2301      	movs	r3, #1
 800bf0e:	e6dd      	b.n	800bccc <_vfiprintf_r+0x3dc>
 800bf10:	f01a 0f10 	tst.w	sl, #16
 800bf14:	f104 0b04 	add.w	fp, r4, #4
 800bf18:	d001      	beq.n	800bf1e <_vfiprintf_r+0x62e>
 800bf1a:	6824      	ldr	r4, [r4, #0]
 800bf1c:	e003      	b.n	800bf26 <_vfiprintf_r+0x636>
 800bf1e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bf22:	d002      	beq.n	800bf2a <_vfiprintf_r+0x63a>
 800bf24:	8824      	ldrh	r4, [r4, #0]
 800bf26:	2500      	movs	r5, #0
 800bf28:	e7f0      	b.n	800bf0c <_vfiprintf_r+0x61c>
 800bf2a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bf2e:	d0f4      	beq.n	800bf1a <_vfiprintf_r+0x62a>
 800bf30:	7824      	ldrb	r4, [r4, #0]
 800bf32:	e7f8      	b.n	800bf26 <_vfiprintf_r+0x636>
 800bf34:	4a56      	ldr	r2, [pc, #344]	; (800c090 <_vfiprintf_r+0x7a0>)
 800bf36:	e5d5      	b.n	800bae4 <_vfiprintf_r+0x1f4>
 800bf38:	f01a 0f10 	tst.w	sl, #16
 800bf3c:	f104 0b04 	add.w	fp, r4, #4
 800bf40:	d001      	beq.n	800bf46 <_vfiprintf_r+0x656>
 800bf42:	6824      	ldr	r4, [r4, #0]
 800bf44:	e003      	b.n	800bf4e <_vfiprintf_r+0x65e>
 800bf46:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800bf4a:	d002      	beq.n	800bf52 <_vfiprintf_r+0x662>
 800bf4c:	8824      	ldrh	r4, [r4, #0]
 800bf4e:	2500      	movs	r5, #0
 800bf50:	e5d2      	b.n	800baf8 <_vfiprintf_r+0x208>
 800bf52:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800bf56:	d0f4      	beq.n	800bf42 <_vfiprintf_r+0x652>
 800bf58:	7824      	ldrb	r4, [r4, #0]
 800bf5a:	e7f8      	b.n	800bf4e <_vfiprintf_r+0x65e>
 800bf5c:	2d00      	cmp	r5, #0
 800bf5e:	bf08      	it	eq
 800bf60:	2c0a      	cmpeq	r4, #10
 800bf62:	d205      	bcs.n	800bf70 <_vfiprintf_r+0x680>
 800bf64:	3430      	adds	r4, #48	; 0x30
 800bf66:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 800bf6a:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 800bf6e:	e13c      	b.n	800c1ea <_vfiprintf_r+0x8fa>
 800bf70:	ab38      	add	r3, sp, #224	; 0xe0
 800bf72:	9308      	str	r3, [sp, #32]
 800bf74:	9b04      	ldr	r3, [sp, #16]
 800bf76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf7a:	f04f 0a00 	mov.w	sl, #0
 800bf7e:	9309      	str	r3, [sp, #36]	; 0x24
 800bf80:	9b08      	ldr	r3, [sp, #32]
 800bf82:	220a      	movs	r2, #10
 800bf84:	f103 38ff 	add.w	r8, r3, #4294967295
 800bf88:	4620      	mov	r0, r4
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	4629      	mov	r1, r5
 800bf8e:	f7f4 fe35 	bl	8000bfc <__aeabi_uldivmod>
 800bf92:	9b08      	ldr	r3, [sp, #32]
 800bf94:	3230      	adds	r2, #48	; 0x30
 800bf96:	f803 2c01 	strb.w	r2, [r3, #-1]
 800bf9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf9c:	f10a 0a01 	add.w	sl, sl, #1
 800bfa0:	b1db      	cbz	r3, 800bfda <_vfiprintf_r+0x6ea>
 800bfa2:	9b06      	ldr	r3, [sp, #24]
 800bfa4:	781b      	ldrb	r3, [r3, #0]
 800bfa6:	4553      	cmp	r3, sl
 800bfa8:	d117      	bne.n	800bfda <_vfiprintf_r+0x6ea>
 800bfaa:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800bfae:	d014      	beq.n	800bfda <_vfiprintf_r+0x6ea>
 800bfb0:	2d00      	cmp	r5, #0
 800bfb2:	bf08      	it	eq
 800bfb4:	2c0a      	cmpeq	r4, #10
 800bfb6:	d310      	bcc.n	800bfda <_vfiprintf_r+0x6ea>
 800bfb8:	9b07      	ldr	r3, [sp, #28]
 800bfba:	eba8 0803 	sub.w	r8, r8, r3
 800bfbe:	461a      	mov	r2, r3
 800bfc0:	ee18 1a10 	vmov	r1, s16
 800bfc4:	4640      	mov	r0, r8
 800bfc6:	f7fe fb48 	bl	800a65a <strncpy>
 800bfca:	9b06      	ldr	r3, [sp, #24]
 800bfcc:	785b      	ldrb	r3, [r3, #1]
 800bfce:	b1a3      	cbz	r3, 800bffa <_vfiprintf_r+0x70a>
 800bfd0:	9b06      	ldr	r3, [sp, #24]
 800bfd2:	3301      	adds	r3, #1
 800bfd4:	9306      	str	r3, [sp, #24]
 800bfd6:	f04f 0a00 	mov.w	sl, #0
 800bfda:	220a      	movs	r2, #10
 800bfdc:	2300      	movs	r3, #0
 800bfde:	4620      	mov	r0, r4
 800bfe0:	4629      	mov	r1, r5
 800bfe2:	f7f4 fe0b 	bl	8000bfc <__aeabi_uldivmod>
 800bfe6:	2d00      	cmp	r5, #0
 800bfe8:	bf08      	it	eq
 800bfea:	2c0a      	cmpeq	r4, #10
 800bfec:	f0c0 80fd 	bcc.w	800c1ea <_vfiprintf_r+0x8fa>
 800bff0:	4604      	mov	r4, r0
 800bff2:	460d      	mov	r5, r1
 800bff4:	f8cd 8020 	str.w	r8, [sp, #32]
 800bff8:	e7c2      	b.n	800bf80 <_vfiprintf_r+0x690>
 800bffa:	469a      	mov	sl, r3
 800bffc:	e7ed      	b.n	800bfda <_vfiprintf_r+0x6ea>
 800bffe:	9a05      	ldr	r2, [sp, #20]
 800c000:	f004 030f 	and.w	r3, r4, #15
 800c004:	5cd3      	ldrb	r3, [r2, r3]
 800c006:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800c00a:	0923      	lsrs	r3, r4, #4
 800c00c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800c010:	092a      	lsrs	r2, r5, #4
 800c012:	461c      	mov	r4, r3
 800c014:	4615      	mov	r5, r2
 800c016:	ea54 0305 	orrs.w	r3, r4, r5
 800c01a:	d1f0      	bne.n	800bffe <_vfiprintf_r+0x70e>
 800c01c:	e0e5      	b.n	800c1ea <_vfiprintf_r+0x8fa>
 800c01e:	b933      	cbnz	r3, 800c02e <_vfiprintf_r+0x73e>
 800c020:	f01a 0f01 	tst.w	sl, #1
 800c024:	d003      	beq.n	800c02e <_vfiprintf_r+0x73e>
 800c026:	2330      	movs	r3, #48	; 0x30
 800c028:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 800c02c:	e79d      	b.n	800bf6a <_vfiprintf_r+0x67a>
 800c02e:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 800c032:	e0da      	b.n	800c1ea <_vfiprintf_r+0x8fa>
 800c034:	2b00      	cmp	r3, #0
 800c036:	f000 80a4 	beq.w	800c182 <_vfiprintf_r+0x892>
 800c03a:	2100      	movs	r1, #0
 800c03c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800c040:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 800c044:	46a3      	mov	fp, r4
 800c046:	e5e7      	b.n	800bc18 <_vfiprintf_r+0x328>
 800c048:	4605      	mov	r5, r0
 800c04a:	e68c      	b.n	800bd66 <_vfiprintf_r+0x476>
 800c04c:	2010      	movs	r0, #16
 800c04e:	4402      	add	r2, r0
 800c050:	2b07      	cmp	r3, #7
 800c052:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800c056:	6070      	str	r0, [r6, #4]
 800c058:	dd07      	ble.n	800c06a <_vfiprintf_r+0x77a>
 800c05a:	aa0c      	add	r2, sp, #48	; 0x30
 800c05c:	4639      	mov	r1, r7
 800c05e:	4648      	mov	r0, r9
 800c060:	f7ff fc13 	bl	800b88a <__sprint_r>
 800c064:	2800      	cmp	r0, #0
 800c066:	d16b      	bne.n	800c140 <_vfiprintf_r+0x850>
 800c068:	a90f      	add	r1, sp, #60	; 0x3c
 800c06a:	3c10      	subs	r4, #16
 800c06c:	460e      	mov	r6, r1
 800c06e:	e695      	b.n	800bd9c <_vfiprintf_r+0x4ac>
 800c070:	460e      	mov	r6, r1
 800c072:	e6ae      	b.n	800bdd2 <_vfiprintf_r+0x4e2>
 800c074:	aa0c      	add	r2, sp, #48	; 0x30
 800c076:	4639      	mov	r1, r7
 800c078:	4648      	mov	r0, r9
 800c07a:	f7ff fc06 	bl	800b88a <__sprint_r>
 800c07e:	2800      	cmp	r0, #0
 800c080:	d15e      	bne.n	800c140 <_vfiprintf_r+0x850>
 800c082:	ae0f      	add	r6, sp, #60	; 0x3c
 800c084:	e6b7      	b.n	800bdf6 <_vfiprintf_r+0x506>
 800c086:	bf00      	nop
 800c088:	0800e5fe 	.word	0x0800e5fe
 800c08c:	0800e60e 	.word	0x0800e60e
 800c090:	0800e369 	.word	0x0800e369
 800c094:	aa0c      	add	r2, sp, #48	; 0x30
 800c096:	4639      	mov	r1, r7
 800c098:	4648      	mov	r0, r9
 800c09a:	f7ff fbf6 	bl	800b88a <__sprint_r>
 800c09e:	2800      	cmp	r0, #0
 800c0a0:	d14e      	bne.n	800c140 <_vfiprintf_r+0x850>
 800c0a2:	ae0f      	add	r6, sp, #60	; 0x3c
 800c0a4:	e6b7      	b.n	800be16 <_vfiprintf_r+0x526>
 800c0a6:	2010      	movs	r0, #16
 800c0a8:	4402      	add	r2, r0
 800c0aa:	2b07      	cmp	r3, #7
 800c0ac:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 800c0b0:	6070      	str	r0, [r6, #4]
 800c0b2:	dd07      	ble.n	800c0c4 <_vfiprintf_r+0x7d4>
 800c0b4:	aa0c      	add	r2, sp, #48	; 0x30
 800c0b6:	4639      	mov	r1, r7
 800c0b8:	4648      	mov	r0, r9
 800c0ba:	f7ff fbe6 	bl	800b88a <__sprint_r>
 800c0be:	2800      	cmp	r0, #0
 800c0c0:	d13e      	bne.n	800c140 <_vfiprintf_r+0x850>
 800c0c2:	a90f      	add	r1, sp, #60	; 0x3c
 800c0c4:	3c10      	subs	r4, #16
 800c0c6:	460e      	mov	r6, r1
 800c0c8:	e6ad      	b.n	800be26 <_vfiprintf_r+0x536>
 800c0ca:	460e      	mov	r6, r1
 800c0cc:	e6c6      	b.n	800be5c <_vfiprintf_r+0x56c>
 800c0ce:	2010      	movs	r0, #16
 800c0d0:	4401      	add	r1, r0
 800c0d2:	2b07      	cmp	r3, #7
 800c0d4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800c0d8:	6070      	str	r0, [r6, #4]
 800c0da:	dd06      	ble.n	800c0ea <_vfiprintf_r+0x7fa>
 800c0dc:	aa0c      	add	r2, sp, #48	; 0x30
 800c0de:	4639      	mov	r1, r7
 800c0e0:	4648      	mov	r0, r9
 800c0e2:	f7ff fbd2 	bl	800b88a <__sprint_r>
 800c0e6:	bb58      	cbnz	r0, 800c140 <_vfiprintf_r+0x850>
 800c0e8:	aa0f      	add	r2, sp, #60	; 0x3c
 800c0ea:	3c10      	subs	r4, #16
 800c0ec:	4616      	mov	r6, r2
 800c0ee:	e6ba      	b.n	800be66 <_vfiprintf_r+0x576>
 800c0f0:	4616      	mov	r6, r2
 800c0f2:	e6d2      	b.n	800be9a <_vfiprintf_r+0x5aa>
 800c0f4:	aa0c      	add	r2, sp, #48	; 0x30
 800c0f6:	4639      	mov	r1, r7
 800c0f8:	4648      	mov	r0, r9
 800c0fa:	f7ff fbc6 	bl	800b88a <__sprint_r>
 800c0fe:	b9f8      	cbnz	r0, 800c140 <_vfiprintf_r+0x850>
 800c100:	ab0f      	add	r3, sp, #60	; 0x3c
 800c102:	e6d9      	b.n	800beb8 <_vfiprintf_r+0x5c8>
 800c104:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 800c108:	1a54      	subs	r4, r2, r1
 800c10a:	2c00      	cmp	r4, #0
 800c10c:	f77f aed8 	ble.w	800bec0 <_vfiprintf_r+0x5d0>
 800c110:	4d3a      	ldr	r5, [pc, #232]	; (800c1fc <_vfiprintf_r+0x90c>)
 800c112:	2610      	movs	r6, #16
 800c114:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 800c118:	2c10      	cmp	r4, #16
 800c11a:	f102 0201 	add.w	r2, r2, #1
 800c11e:	601d      	str	r5, [r3, #0]
 800c120:	dc1d      	bgt.n	800c15e <_vfiprintf_r+0x86e>
 800c122:	605c      	str	r4, [r3, #4]
 800c124:	2a07      	cmp	r2, #7
 800c126:	440c      	add	r4, r1
 800c128:	e9cd 240d 	strd	r2, r4, [sp, #52]	; 0x34
 800c12c:	f77f aec8 	ble.w	800bec0 <_vfiprintf_r+0x5d0>
 800c130:	aa0c      	add	r2, sp, #48	; 0x30
 800c132:	4639      	mov	r1, r7
 800c134:	4648      	mov	r0, r9
 800c136:	f7ff fba8 	bl	800b88a <__sprint_r>
 800c13a:	2800      	cmp	r0, #0
 800c13c:	f43f aec0 	beq.w	800bec0 <_vfiprintf_r+0x5d0>
 800c140:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c142:	07d9      	lsls	r1, r3, #31
 800c144:	d405      	bmi.n	800c152 <_vfiprintf_r+0x862>
 800c146:	89bb      	ldrh	r3, [r7, #12]
 800c148:	059a      	lsls	r2, r3, #22
 800c14a:	d402      	bmi.n	800c152 <_vfiprintf_r+0x862>
 800c14c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c14e:	f7fd fba8 	bl	80098a2 <__retarget_lock_release_recursive>
 800c152:	89bb      	ldrh	r3, [r7, #12]
 800c154:	065b      	lsls	r3, r3, #25
 800c156:	f57f abfe 	bpl.w	800b956 <_vfiprintf_r+0x66>
 800c15a:	f7ff bbf9 	b.w	800b950 <_vfiprintf_r+0x60>
 800c15e:	3110      	adds	r1, #16
 800c160:	2a07      	cmp	r2, #7
 800c162:	e9cd 210d 	strd	r2, r1, [sp, #52]	; 0x34
 800c166:	605e      	str	r6, [r3, #4]
 800c168:	dc02      	bgt.n	800c170 <_vfiprintf_r+0x880>
 800c16a:	3308      	adds	r3, #8
 800c16c:	3c10      	subs	r4, #16
 800c16e:	e7d1      	b.n	800c114 <_vfiprintf_r+0x824>
 800c170:	aa0c      	add	r2, sp, #48	; 0x30
 800c172:	4639      	mov	r1, r7
 800c174:	4648      	mov	r0, r9
 800c176:	f7ff fb88 	bl	800b88a <__sprint_r>
 800c17a:	2800      	cmp	r0, #0
 800c17c:	d1e0      	bne.n	800c140 <_vfiprintf_r+0x850>
 800c17e:	ab0f      	add	r3, sp, #60	; 0x3c
 800c180:	e7f4      	b.n	800c16c <_vfiprintf_r+0x87c>
 800c182:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c184:	b913      	cbnz	r3, 800c18c <_vfiprintf_r+0x89c>
 800c186:	2300      	movs	r3, #0
 800c188:	930d      	str	r3, [sp, #52]	; 0x34
 800c18a:	e7d9      	b.n	800c140 <_vfiprintf_r+0x850>
 800c18c:	aa0c      	add	r2, sp, #48	; 0x30
 800c18e:	4639      	mov	r1, r7
 800c190:	4648      	mov	r0, r9
 800c192:	f7ff fb7a 	bl	800b88a <__sprint_r>
 800c196:	2800      	cmp	r0, #0
 800c198:	d0f5      	beq.n	800c186 <_vfiprintf_r+0x896>
 800c19a:	e7d1      	b.n	800c140 <_vfiprintf_r+0x850>
 800c19c:	ea54 0205 	orrs.w	r2, r4, r5
 800c1a0:	f8cd a010 	str.w	sl, [sp, #16]
 800c1a4:	f43f ada4 	beq.w	800bcf0 <_vfiprintf_r+0x400>
 800c1a8:	2b01      	cmp	r3, #1
 800c1aa:	f43f aed7 	beq.w	800bf5c <_vfiprintf_r+0x66c>
 800c1ae:	2b02      	cmp	r3, #2
 800c1b0:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 800c1b4:	f43f af23 	beq.w	800bffe <_vfiprintf_r+0x70e>
 800c1b8:	08e2      	lsrs	r2, r4, #3
 800c1ba:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800c1be:	08e8      	lsrs	r0, r5, #3
 800c1c0:	f004 0307 	and.w	r3, r4, #7
 800c1c4:	4605      	mov	r5, r0
 800c1c6:	4614      	mov	r4, r2
 800c1c8:	3330      	adds	r3, #48	; 0x30
 800c1ca:	ea54 0205 	orrs.w	r2, r4, r5
 800c1ce:	4641      	mov	r1, r8
 800c1d0:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800c1d4:	d1f0      	bne.n	800c1b8 <_vfiprintf_r+0x8c8>
 800c1d6:	9a04      	ldr	r2, [sp, #16]
 800c1d8:	07d0      	lsls	r0, r2, #31
 800c1da:	d506      	bpl.n	800c1ea <_vfiprintf_r+0x8fa>
 800c1dc:	2b30      	cmp	r3, #48	; 0x30
 800c1de:	d004      	beq.n	800c1ea <_vfiprintf_r+0x8fa>
 800c1e0:	2330      	movs	r3, #48	; 0x30
 800c1e2:	f808 3c01 	strb.w	r3, [r8, #-1]
 800c1e6:	f1a1 0802 	sub.w	r8, r1, #2
 800c1ea:	ab38      	add	r3, sp, #224	; 0xe0
 800c1ec:	eba3 0308 	sub.w	r3, r3, r8
 800c1f0:	9d00      	ldr	r5, [sp, #0]
 800c1f2:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c1f6:	9300      	str	r3, [sp, #0]
 800c1f8:	e5b5      	b.n	800bd66 <_vfiprintf_r+0x476>
 800c1fa:	bf00      	nop
 800c1fc:	0800e5fe 	.word	0x0800e5fe

0800c200 <__sbprintf>:
 800c200:	b570      	push	{r4, r5, r6, lr}
 800c202:	460c      	mov	r4, r1
 800c204:	8989      	ldrh	r1, [r1, #12]
 800c206:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 800c20a:	f021 0102 	bic.w	r1, r1, #2
 800c20e:	f8ad 1014 	strh.w	r1, [sp, #20]
 800c212:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800c214:	911b      	str	r1, [sp, #108]	; 0x6c
 800c216:	89e1      	ldrh	r1, [r4, #14]
 800c218:	f8ad 1016 	strh.w	r1, [sp, #22]
 800c21c:	69e1      	ldr	r1, [r4, #28]
 800c21e:	9109      	str	r1, [sp, #36]	; 0x24
 800c220:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c222:	910b      	str	r1, [sp, #44]	; 0x2c
 800c224:	a91c      	add	r1, sp, #112	; 0x70
 800c226:	9102      	str	r1, [sp, #8]
 800c228:	9106      	str	r1, [sp, #24]
 800c22a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c22e:	4606      	mov	r6, r0
 800c230:	9104      	str	r1, [sp, #16]
 800c232:	9107      	str	r1, [sp, #28]
 800c234:	a818      	add	r0, sp, #96	; 0x60
 800c236:	2100      	movs	r1, #0
 800c238:	e9cd 3200 	strd	r3, r2, [sp]
 800c23c:	9108      	str	r1, [sp, #32]
 800c23e:	f7fd fb2b 	bl	8009898 <__retarget_lock_init_recursive>
 800c242:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c246:	a902      	add	r1, sp, #8
 800c248:	4630      	mov	r0, r6
 800c24a:	f7ff fb51 	bl	800b8f0 <_vfiprintf_r>
 800c24e:	1e05      	subs	r5, r0, #0
 800c250:	db07      	blt.n	800c262 <__sbprintf+0x62>
 800c252:	a902      	add	r1, sp, #8
 800c254:	4630      	mov	r0, r6
 800c256:	f7fd f8f9 	bl	800944c <_fflush_r>
 800c25a:	2800      	cmp	r0, #0
 800c25c:	bf18      	it	ne
 800c25e:	f04f 35ff 	movne.w	r5, #4294967295
 800c262:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 800c266:	9818      	ldr	r0, [sp, #96]	; 0x60
 800c268:	065b      	lsls	r3, r3, #25
 800c26a:	bf42      	ittt	mi
 800c26c:	89a3      	ldrhmi	r3, [r4, #12]
 800c26e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800c272:	81a3      	strhmi	r3, [r4, #12]
 800c274:	f7fd fb11 	bl	800989a <__retarget_lock_close_recursive>
 800c278:	4628      	mov	r0, r5
 800c27a:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 800c27e:	bd70      	pop	{r4, r5, r6, pc}

0800c280 <_write_r>:
 800c280:	b538      	push	{r3, r4, r5, lr}
 800c282:	4d07      	ldr	r5, [pc, #28]	; (800c2a0 <_write_r+0x20>)
 800c284:	4604      	mov	r4, r0
 800c286:	4608      	mov	r0, r1
 800c288:	4611      	mov	r1, r2
 800c28a:	2200      	movs	r2, #0
 800c28c:	602a      	str	r2, [r5, #0]
 800c28e:	461a      	mov	r2, r3
 800c290:	f7f4 fe57 	bl	8000f42 <_write>
 800c294:	1c43      	adds	r3, r0, #1
 800c296:	d102      	bne.n	800c29e <_write_r+0x1e>
 800c298:	682b      	ldr	r3, [r5, #0]
 800c29a:	b103      	cbz	r3, 800c29e <_write_r+0x1e>
 800c29c:	6023      	str	r3, [r4, #0]
 800c29e:	bd38      	pop	{r3, r4, r5, pc}
 800c2a0:	20000c80 	.word	0x20000c80

0800c2a4 <__register_exitproc>:
 800c2a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2a8:	4d1c      	ldr	r5, [pc, #112]	; (800c31c <__register_exitproc+0x78>)
 800c2aa:	4606      	mov	r6, r0
 800c2ac:	6828      	ldr	r0, [r5, #0]
 800c2ae:	4698      	mov	r8, r3
 800c2b0:	460f      	mov	r7, r1
 800c2b2:	4691      	mov	r9, r2
 800c2b4:	f7fd faf3 	bl	800989e <__retarget_lock_acquire_recursive>
 800c2b8:	4b19      	ldr	r3, [pc, #100]	; (800c320 <__register_exitproc+0x7c>)
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800c2c0:	4628      	mov	r0, r5
 800c2c2:	b91c      	cbnz	r4, 800c2cc <__register_exitproc+0x28>
 800c2c4:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800c2c8:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800c2cc:	6865      	ldr	r5, [r4, #4]
 800c2ce:	6800      	ldr	r0, [r0, #0]
 800c2d0:	2d1f      	cmp	r5, #31
 800c2d2:	dd05      	ble.n	800c2e0 <__register_exitproc+0x3c>
 800c2d4:	f7fd fae5 	bl	80098a2 <__retarget_lock_release_recursive>
 800c2d8:	f04f 30ff 	mov.w	r0, #4294967295
 800c2dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2e0:	b19e      	cbz	r6, 800c30a <__register_exitproc+0x66>
 800c2e2:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800c2e6:	2201      	movs	r2, #1
 800c2e8:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800c2ec:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800c2f0:	40aa      	lsls	r2, r5
 800c2f2:	4313      	orrs	r3, r2
 800c2f4:	2e02      	cmp	r6, #2
 800c2f6:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800c2fa:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800c2fe:	bf02      	ittt	eq
 800c300:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800c304:	431a      	orreq	r2, r3
 800c306:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800c30a:	1c6b      	adds	r3, r5, #1
 800c30c:	3502      	adds	r5, #2
 800c30e:	6063      	str	r3, [r4, #4]
 800c310:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800c314:	f7fd fac5 	bl	80098a2 <__retarget_lock_release_recursive>
 800c318:	2000      	movs	r0, #0
 800c31a:	e7df      	b.n	800c2dc <__register_exitproc+0x38>
 800c31c:	20000450 	.word	0x20000450
 800c320:	0800e2a8 	.word	0x0800e2a8

0800c324 <__assert_func>:
 800c324:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c326:	4614      	mov	r4, r2
 800c328:	461a      	mov	r2, r3
 800c32a:	4b09      	ldr	r3, [pc, #36]	; (800c350 <__assert_func+0x2c>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	4605      	mov	r5, r0
 800c330:	68d8      	ldr	r0, [r3, #12]
 800c332:	b14c      	cbz	r4, 800c348 <__assert_func+0x24>
 800c334:	4b07      	ldr	r3, [pc, #28]	; (800c354 <__assert_func+0x30>)
 800c336:	9100      	str	r1, [sp, #0]
 800c338:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c33c:	4906      	ldr	r1, [pc, #24]	; (800c358 <__assert_func+0x34>)
 800c33e:	462b      	mov	r3, r5
 800c340:	f000 f8b0 	bl	800c4a4 <fiprintf>
 800c344:	f000 ff25 	bl	800d192 <abort>
 800c348:	4b04      	ldr	r3, [pc, #16]	; (800c35c <__assert_func+0x38>)
 800c34a:	461c      	mov	r4, r3
 800c34c:	e7f3      	b.n	800c336 <__assert_func+0x12>
 800c34e:	bf00      	nop
 800c350:	20000018 	.word	0x20000018
 800c354:	0800e61e 	.word	0x0800e61e
 800c358:	0800e62b 	.word	0x0800e62b
 800c35c:	0800e659 	.word	0x0800e659

0800c360 <_calloc_r>:
 800c360:	b510      	push	{r4, lr}
 800c362:	4351      	muls	r1, r2
 800c364:	f7fd fb1a 	bl	800999c <_malloc_r>
 800c368:	4604      	mov	r4, r0
 800c36a:	b198      	cbz	r0, 800c394 <_calloc_r+0x34>
 800c36c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800c370:	f022 0203 	bic.w	r2, r2, #3
 800c374:	3a04      	subs	r2, #4
 800c376:	2a24      	cmp	r2, #36	; 0x24
 800c378:	d81b      	bhi.n	800c3b2 <_calloc_r+0x52>
 800c37a:	2a13      	cmp	r2, #19
 800c37c:	d917      	bls.n	800c3ae <_calloc_r+0x4e>
 800c37e:	2100      	movs	r1, #0
 800c380:	2a1b      	cmp	r2, #27
 800c382:	e9c0 1100 	strd	r1, r1, [r0]
 800c386:	d807      	bhi.n	800c398 <_calloc_r+0x38>
 800c388:	f100 0308 	add.w	r3, r0, #8
 800c38c:	2200      	movs	r2, #0
 800c38e:	e9c3 2200 	strd	r2, r2, [r3]
 800c392:	609a      	str	r2, [r3, #8]
 800c394:	4620      	mov	r0, r4
 800c396:	bd10      	pop	{r4, pc}
 800c398:	2a24      	cmp	r2, #36	; 0x24
 800c39a:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800c39e:	bf11      	iteee	ne
 800c3a0:	f100 0310 	addne.w	r3, r0, #16
 800c3a4:	6101      	streq	r1, [r0, #16]
 800c3a6:	f100 0318 	addeq.w	r3, r0, #24
 800c3aa:	6141      	streq	r1, [r0, #20]
 800c3ac:	e7ee      	b.n	800c38c <_calloc_r+0x2c>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	e7ec      	b.n	800c38c <_calloc_r+0x2c>
 800c3b2:	2100      	movs	r1, #0
 800c3b4:	f7fa f99a 	bl	80066ec <memset>
 800c3b8:	e7ec      	b.n	800c394 <_calloc_r+0x34>
	...

0800c3bc <_close_r>:
 800c3bc:	b538      	push	{r3, r4, r5, lr}
 800c3be:	4d06      	ldr	r5, [pc, #24]	; (800c3d8 <_close_r+0x1c>)
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	4604      	mov	r4, r0
 800c3c4:	4608      	mov	r0, r1
 800c3c6:	602b      	str	r3, [r5, #0]
 800c3c8:	f7f6 fa25 	bl	8002816 <_close>
 800c3cc:	1c43      	adds	r3, r0, #1
 800c3ce:	d102      	bne.n	800c3d6 <_close_r+0x1a>
 800c3d0:	682b      	ldr	r3, [r5, #0]
 800c3d2:	b103      	cbz	r3, 800c3d6 <_close_r+0x1a>
 800c3d4:	6023      	str	r3, [r4, #0]
 800c3d6:	bd38      	pop	{r3, r4, r5, pc}
 800c3d8:	20000c80 	.word	0x20000c80

0800c3dc <__env_lock>:
 800c3dc:	4801      	ldr	r0, [pc, #4]	; (800c3e4 <__env_lock+0x8>)
 800c3de:	f7fd ba5e 	b.w	800989e <__retarget_lock_acquire_recursive>
 800c3e2:	bf00      	nop
 800c3e4:	20000c76 	.word	0x20000c76

0800c3e8 <__env_unlock>:
 800c3e8:	4801      	ldr	r0, [pc, #4]	; (800c3f0 <__env_unlock+0x8>)
 800c3ea:	f7fd ba5a 	b.w	80098a2 <__retarget_lock_release_recursive>
 800c3ee:	bf00      	nop
 800c3f0:	20000c76 	.word	0x20000c76

0800c3f4 <_fclose_r>:
 800c3f4:	b570      	push	{r4, r5, r6, lr}
 800c3f6:	4606      	mov	r6, r0
 800c3f8:	460c      	mov	r4, r1
 800c3fa:	b911      	cbnz	r1, 800c402 <_fclose_r+0xe>
 800c3fc:	2500      	movs	r5, #0
 800c3fe:	4628      	mov	r0, r5
 800c400:	bd70      	pop	{r4, r5, r6, pc}
 800c402:	b118      	cbz	r0, 800c40c <_fclose_r+0x18>
 800c404:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c406:	b90b      	cbnz	r3, 800c40c <_fclose_r+0x18>
 800c408:	f7fd f88c 	bl	8009524 <__sinit>
 800c40c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c40e:	07d8      	lsls	r0, r3, #31
 800c410:	d405      	bmi.n	800c41e <_fclose_r+0x2a>
 800c412:	89a3      	ldrh	r3, [r4, #12]
 800c414:	0599      	lsls	r1, r3, #22
 800c416:	d402      	bmi.n	800c41e <_fclose_r+0x2a>
 800c418:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c41a:	f7fd fa40 	bl	800989e <__retarget_lock_acquire_recursive>
 800c41e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c422:	b93b      	cbnz	r3, 800c434 <_fclose_r+0x40>
 800c424:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800c426:	f015 0501 	ands.w	r5, r5, #1
 800c42a:	d1e7      	bne.n	800c3fc <_fclose_r+0x8>
 800c42c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c42e:	f7fd fa38 	bl	80098a2 <__retarget_lock_release_recursive>
 800c432:	e7e4      	b.n	800c3fe <_fclose_r+0xa>
 800c434:	4621      	mov	r1, r4
 800c436:	4630      	mov	r0, r6
 800c438:	f7fc ff7a 	bl	8009330 <__sflush_r>
 800c43c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c43e:	4605      	mov	r5, r0
 800c440:	b133      	cbz	r3, 800c450 <_fclose_r+0x5c>
 800c442:	69e1      	ldr	r1, [r4, #28]
 800c444:	4630      	mov	r0, r6
 800c446:	4798      	blx	r3
 800c448:	2800      	cmp	r0, #0
 800c44a:	bfb8      	it	lt
 800c44c:	f04f 35ff 	movlt.w	r5, #4294967295
 800c450:	89a3      	ldrh	r3, [r4, #12]
 800c452:	061a      	lsls	r2, r3, #24
 800c454:	d503      	bpl.n	800c45e <_fclose_r+0x6a>
 800c456:	6921      	ldr	r1, [r4, #16]
 800c458:	4630      	mov	r0, r6
 800c45a:	f7fd f8f3 	bl	8009644 <_free_r>
 800c45e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c460:	b141      	cbz	r1, 800c474 <_fclose_r+0x80>
 800c462:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c466:	4299      	cmp	r1, r3
 800c468:	d002      	beq.n	800c470 <_fclose_r+0x7c>
 800c46a:	4630      	mov	r0, r6
 800c46c:	f7fd f8ea 	bl	8009644 <_free_r>
 800c470:	2300      	movs	r3, #0
 800c472:	6323      	str	r3, [r4, #48]	; 0x30
 800c474:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c476:	b121      	cbz	r1, 800c482 <_fclose_r+0x8e>
 800c478:	4630      	mov	r0, r6
 800c47a:	f7fd f8e3 	bl	8009644 <_free_r>
 800c47e:	2300      	movs	r3, #0
 800c480:	6463      	str	r3, [r4, #68]	; 0x44
 800c482:	f7fd f837 	bl	80094f4 <__sfp_lock_acquire>
 800c486:	2300      	movs	r3, #0
 800c488:	81a3      	strh	r3, [r4, #12]
 800c48a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c48c:	07db      	lsls	r3, r3, #31
 800c48e:	d402      	bmi.n	800c496 <_fclose_r+0xa2>
 800c490:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c492:	f7fd fa06 	bl	80098a2 <__retarget_lock_release_recursive>
 800c496:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c498:	f7fd f9ff 	bl	800989a <__retarget_lock_close_recursive>
 800c49c:	f7fd f830 	bl	8009500 <__sfp_lock_release>
 800c4a0:	e7ad      	b.n	800c3fe <_fclose_r+0xa>
	...

0800c4a4 <fiprintf>:
 800c4a4:	b40e      	push	{r1, r2, r3}
 800c4a6:	b503      	push	{r0, r1, lr}
 800c4a8:	4601      	mov	r1, r0
 800c4aa:	ab03      	add	r3, sp, #12
 800c4ac:	4805      	ldr	r0, [pc, #20]	; (800c4c4 <fiprintf+0x20>)
 800c4ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4b2:	6800      	ldr	r0, [r0, #0]
 800c4b4:	9301      	str	r3, [sp, #4]
 800c4b6:	f7ff fa1b 	bl	800b8f0 <_vfiprintf_r>
 800c4ba:	b002      	add	sp, #8
 800c4bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c4c0:	b003      	add	sp, #12
 800c4c2:	4770      	bx	lr
 800c4c4:	20000018 	.word	0x20000018

0800c4c8 <__fputwc>:
 800c4c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c4cc:	4680      	mov	r8, r0
 800c4ce:	460e      	mov	r6, r1
 800c4d0:	4615      	mov	r5, r2
 800c4d2:	f000 f9df 	bl	800c894 <__locale_mb_cur_max>
 800c4d6:	2801      	cmp	r0, #1
 800c4d8:	d11c      	bne.n	800c514 <__fputwc+0x4c>
 800c4da:	1e73      	subs	r3, r6, #1
 800c4dc:	2bfe      	cmp	r3, #254	; 0xfe
 800c4de:	d819      	bhi.n	800c514 <__fputwc+0x4c>
 800c4e0:	f88d 6004 	strb.w	r6, [sp, #4]
 800c4e4:	4604      	mov	r4, r0
 800c4e6:	2700      	movs	r7, #0
 800c4e8:	f10d 0904 	add.w	r9, sp, #4
 800c4ec:	42a7      	cmp	r7, r4
 800c4ee:	d020      	beq.n	800c532 <__fputwc+0x6a>
 800c4f0:	68ab      	ldr	r3, [r5, #8]
 800c4f2:	f817 1009 	ldrb.w	r1, [r7, r9]
 800c4f6:	3b01      	subs	r3, #1
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	60ab      	str	r3, [r5, #8]
 800c4fc:	da04      	bge.n	800c508 <__fputwc+0x40>
 800c4fe:	69aa      	ldr	r2, [r5, #24]
 800c500:	4293      	cmp	r3, r2
 800c502:	db1a      	blt.n	800c53a <__fputwc+0x72>
 800c504:	290a      	cmp	r1, #10
 800c506:	d018      	beq.n	800c53a <__fputwc+0x72>
 800c508:	682b      	ldr	r3, [r5, #0]
 800c50a:	1c5a      	adds	r2, r3, #1
 800c50c:	602a      	str	r2, [r5, #0]
 800c50e:	7019      	strb	r1, [r3, #0]
 800c510:	3701      	adds	r7, #1
 800c512:	e7eb      	b.n	800c4ec <__fputwc+0x24>
 800c514:	4632      	mov	r2, r6
 800c516:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800c51a:	a901      	add	r1, sp, #4
 800c51c:	4640      	mov	r0, r8
 800c51e:	f000 fe15 	bl	800d14c <_wcrtomb_r>
 800c522:	1c42      	adds	r2, r0, #1
 800c524:	4604      	mov	r4, r0
 800c526:	d1de      	bne.n	800c4e6 <__fputwc+0x1e>
 800c528:	89ab      	ldrh	r3, [r5, #12]
 800c52a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c52e:	81ab      	strh	r3, [r5, #12]
 800c530:	4606      	mov	r6, r0
 800c532:	4630      	mov	r0, r6
 800c534:	b003      	add	sp, #12
 800c536:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c53a:	462a      	mov	r2, r5
 800c53c:	4640      	mov	r0, r8
 800c53e:	f000 fdbb 	bl	800d0b8 <__swbuf_r>
 800c542:	1c43      	adds	r3, r0, #1
 800c544:	d1e4      	bne.n	800c510 <__fputwc+0x48>
 800c546:	4606      	mov	r6, r0
 800c548:	e7f3      	b.n	800c532 <__fputwc+0x6a>

0800c54a <_fputwc_r>:
 800c54a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800c54c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c54e:	4614      	mov	r4, r2
 800c550:	07da      	lsls	r2, r3, #31
 800c552:	4605      	mov	r5, r0
 800c554:	d407      	bmi.n	800c566 <_fputwc_r+0x1c>
 800c556:	89a3      	ldrh	r3, [r4, #12]
 800c558:	059b      	lsls	r3, r3, #22
 800c55a:	d404      	bmi.n	800c566 <_fputwc_r+0x1c>
 800c55c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c55e:	9101      	str	r1, [sp, #4]
 800c560:	f7fd f99d 	bl	800989e <__retarget_lock_acquire_recursive>
 800c564:	9901      	ldr	r1, [sp, #4]
 800c566:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c56a:	0498      	lsls	r0, r3, #18
 800c56c:	d406      	bmi.n	800c57c <_fputwc_r+0x32>
 800c56e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c572:	81a3      	strh	r3, [r4, #12]
 800c574:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c576:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c57a:	6663      	str	r3, [r4, #100]	; 0x64
 800c57c:	4622      	mov	r2, r4
 800c57e:	4628      	mov	r0, r5
 800c580:	f7ff ffa2 	bl	800c4c8 <__fputwc>
 800c584:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c586:	07da      	lsls	r2, r3, #31
 800c588:	4605      	mov	r5, r0
 800c58a:	d405      	bmi.n	800c598 <_fputwc_r+0x4e>
 800c58c:	89a3      	ldrh	r3, [r4, #12]
 800c58e:	059b      	lsls	r3, r3, #22
 800c590:	d402      	bmi.n	800c598 <_fputwc_r+0x4e>
 800c592:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c594:	f7fd f985 	bl	80098a2 <__retarget_lock_release_recursive>
 800c598:	4628      	mov	r0, r5
 800c59a:	b003      	add	sp, #12
 800c59c:	bd30      	pop	{r4, r5, pc}
	...

0800c5a0 <_fstat_r>:
 800c5a0:	b538      	push	{r3, r4, r5, lr}
 800c5a2:	4d07      	ldr	r5, [pc, #28]	; (800c5c0 <_fstat_r+0x20>)
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	4604      	mov	r4, r0
 800c5a8:	4608      	mov	r0, r1
 800c5aa:	4611      	mov	r1, r2
 800c5ac:	602b      	str	r3, [r5, #0]
 800c5ae:	f7f6 f93e 	bl	800282e <_fstat>
 800c5b2:	1c43      	adds	r3, r0, #1
 800c5b4:	d102      	bne.n	800c5bc <_fstat_r+0x1c>
 800c5b6:	682b      	ldr	r3, [r5, #0]
 800c5b8:	b103      	cbz	r3, 800c5bc <_fstat_r+0x1c>
 800c5ba:	6023      	str	r3, [r4, #0]
 800c5bc:	bd38      	pop	{r3, r4, r5, pc}
 800c5be:	bf00      	nop
 800c5c0:	20000c80 	.word	0x20000c80

0800c5c4 <__sfvwrite_r>:
 800c5c4:	6893      	ldr	r3, [r2, #8]
 800c5c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5ca:	4606      	mov	r6, r0
 800c5cc:	460c      	mov	r4, r1
 800c5ce:	4690      	mov	r8, r2
 800c5d0:	b91b      	cbnz	r3, 800c5da <__sfvwrite_r+0x16>
 800c5d2:	2000      	movs	r0, #0
 800c5d4:	b003      	add	sp, #12
 800c5d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5da:	898b      	ldrh	r3, [r1, #12]
 800c5dc:	0718      	lsls	r0, r3, #28
 800c5de:	d550      	bpl.n	800c682 <__sfvwrite_r+0xbe>
 800c5e0:	690b      	ldr	r3, [r1, #16]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d04d      	beq.n	800c682 <__sfvwrite_r+0xbe>
 800c5e6:	89a3      	ldrh	r3, [r4, #12]
 800c5e8:	f8d8 7000 	ldr.w	r7, [r8]
 800c5ec:	f013 0902 	ands.w	r9, r3, #2
 800c5f0:	d16c      	bne.n	800c6cc <__sfvwrite_r+0x108>
 800c5f2:	f013 0301 	ands.w	r3, r3, #1
 800c5f6:	f000 809c 	beq.w	800c732 <__sfvwrite_r+0x16e>
 800c5fa:	4648      	mov	r0, r9
 800c5fc:	46ca      	mov	sl, r9
 800c5fe:	46cb      	mov	fp, r9
 800c600:	f1bb 0f00 	cmp.w	fp, #0
 800c604:	f000 8103 	beq.w	800c80e <__sfvwrite_r+0x24a>
 800c608:	b950      	cbnz	r0, 800c620 <__sfvwrite_r+0x5c>
 800c60a:	465a      	mov	r2, fp
 800c60c:	210a      	movs	r1, #10
 800c60e:	4650      	mov	r0, sl
 800c610:	f7f3 fe06 	bl	8000220 <memchr>
 800c614:	2800      	cmp	r0, #0
 800c616:	f000 80ff 	beq.w	800c818 <__sfvwrite_r+0x254>
 800c61a:	3001      	adds	r0, #1
 800c61c:	eba0 090a 	sub.w	r9, r0, sl
 800c620:	6820      	ldr	r0, [r4, #0]
 800c622:	6921      	ldr	r1, [r4, #16]
 800c624:	6963      	ldr	r3, [r4, #20]
 800c626:	45d9      	cmp	r9, fp
 800c628:	464a      	mov	r2, r9
 800c62a:	bf28      	it	cs
 800c62c:	465a      	movcs	r2, fp
 800c62e:	4288      	cmp	r0, r1
 800c630:	f240 80f5 	bls.w	800c81e <__sfvwrite_r+0x25a>
 800c634:	68a5      	ldr	r5, [r4, #8]
 800c636:	441d      	add	r5, r3
 800c638:	42aa      	cmp	r2, r5
 800c63a:	f340 80f0 	ble.w	800c81e <__sfvwrite_r+0x25a>
 800c63e:	4651      	mov	r1, sl
 800c640:	462a      	mov	r2, r5
 800c642:	f000 f96b 	bl	800c91c <memmove>
 800c646:	6823      	ldr	r3, [r4, #0]
 800c648:	442b      	add	r3, r5
 800c64a:	6023      	str	r3, [r4, #0]
 800c64c:	4621      	mov	r1, r4
 800c64e:	4630      	mov	r0, r6
 800c650:	f7fc fefc 	bl	800944c <_fflush_r>
 800c654:	2800      	cmp	r0, #0
 800c656:	d167      	bne.n	800c728 <__sfvwrite_r+0x164>
 800c658:	ebb9 0905 	subs.w	r9, r9, r5
 800c65c:	f040 80f7 	bne.w	800c84e <__sfvwrite_r+0x28a>
 800c660:	4621      	mov	r1, r4
 800c662:	4630      	mov	r0, r6
 800c664:	f7fc fef2 	bl	800944c <_fflush_r>
 800c668:	2800      	cmp	r0, #0
 800c66a:	d15d      	bne.n	800c728 <__sfvwrite_r+0x164>
 800c66c:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800c670:	44aa      	add	sl, r5
 800c672:	ebab 0b05 	sub.w	fp, fp, r5
 800c676:	1b55      	subs	r5, r2, r5
 800c678:	f8c8 5008 	str.w	r5, [r8, #8]
 800c67c:	2d00      	cmp	r5, #0
 800c67e:	d1bf      	bne.n	800c600 <__sfvwrite_r+0x3c>
 800c680:	e7a7      	b.n	800c5d2 <__sfvwrite_r+0xe>
 800c682:	4621      	mov	r1, r4
 800c684:	4630      	mov	r0, r6
 800c686:	f7fb ff75 	bl	8008574 <__swsetup_r>
 800c68a:	2800      	cmp	r0, #0
 800c68c:	d0ab      	beq.n	800c5e6 <__sfvwrite_r+0x22>
 800c68e:	f04f 30ff 	mov.w	r0, #4294967295
 800c692:	e79f      	b.n	800c5d4 <__sfvwrite_r+0x10>
 800c694:	e9d7 b900 	ldrd	fp, r9, [r7]
 800c698:	3708      	adds	r7, #8
 800c69a:	f1b9 0f00 	cmp.w	r9, #0
 800c69e:	d0f9      	beq.n	800c694 <__sfvwrite_r+0xd0>
 800c6a0:	45d1      	cmp	r9, sl
 800c6a2:	464b      	mov	r3, r9
 800c6a4:	69e1      	ldr	r1, [r4, #28]
 800c6a6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c6a8:	bf28      	it	cs
 800c6aa:	4653      	movcs	r3, sl
 800c6ac:	465a      	mov	r2, fp
 800c6ae:	4630      	mov	r0, r6
 800c6b0:	47a8      	blx	r5
 800c6b2:	2800      	cmp	r0, #0
 800c6b4:	dd38      	ble.n	800c728 <__sfvwrite_r+0x164>
 800c6b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c6ba:	4483      	add	fp, r0
 800c6bc:	eba9 0900 	sub.w	r9, r9, r0
 800c6c0:	1a18      	subs	r0, r3, r0
 800c6c2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c6c6:	2800      	cmp	r0, #0
 800c6c8:	d1e7      	bne.n	800c69a <__sfvwrite_r+0xd6>
 800c6ca:	e782      	b.n	800c5d2 <__sfvwrite_r+0xe>
 800c6cc:	f04f 0b00 	mov.w	fp, #0
 800c6d0:	f8df a180 	ldr.w	sl, [pc, #384]	; 800c854 <__sfvwrite_r+0x290>
 800c6d4:	46d9      	mov	r9, fp
 800c6d6:	e7e0      	b.n	800c69a <__sfvwrite_r+0xd6>
 800c6d8:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800c6dc:	3708      	adds	r7, #8
 800c6de:	f1ba 0f00 	cmp.w	sl, #0
 800c6e2:	d0f9      	beq.n	800c6d8 <__sfvwrite_r+0x114>
 800c6e4:	89a3      	ldrh	r3, [r4, #12]
 800c6e6:	68a2      	ldr	r2, [r4, #8]
 800c6e8:	6820      	ldr	r0, [r4, #0]
 800c6ea:	0599      	lsls	r1, r3, #22
 800c6ec:	d563      	bpl.n	800c7b6 <__sfvwrite_r+0x1f2>
 800c6ee:	4552      	cmp	r2, sl
 800c6f0:	d836      	bhi.n	800c760 <__sfvwrite_r+0x19c>
 800c6f2:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800c6f6:	d033      	beq.n	800c760 <__sfvwrite_r+0x19c>
 800c6f8:	6921      	ldr	r1, [r4, #16]
 800c6fa:	6965      	ldr	r5, [r4, #20]
 800c6fc:	eba0 0b01 	sub.w	fp, r0, r1
 800c700:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c704:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c708:	f10b 0201 	add.w	r2, fp, #1
 800c70c:	106d      	asrs	r5, r5, #1
 800c70e:	4452      	add	r2, sl
 800c710:	4295      	cmp	r5, r2
 800c712:	bf38      	it	cc
 800c714:	4615      	movcc	r5, r2
 800c716:	055b      	lsls	r3, r3, #21
 800c718:	d53d      	bpl.n	800c796 <__sfvwrite_r+0x1d2>
 800c71a:	4629      	mov	r1, r5
 800c71c:	4630      	mov	r0, r6
 800c71e:	f7fd f93d 	bl	800999c <_malloc_r>
 800c722:	b948      	cbnz	r0, 800c738 <__sfvwrite_r+0x174>
 800c724:	230c      	movs	r3, #12
 800c726:	6033      	str	r3, [r6, #0]
 800c728:	89a3      	ldrh	r3, [r4, #12]
 800c72a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c72e:	81a3      	strh	r3, [r4, #12]
 800c730:	e7ad      	b.n	800c68e <__sfvwrite_r+0xca>
 800c732:	4699      	mov	r9, r3
 800c734:	469a      	mov	sl, r3
 800c736:	e7d2      	b.n	800c6de <__sfvwrite_r+0x11a>
 800c738:	465a      	mov	r2, fp
 800c73a:	6921      	ldr	r1, [r4, #16]
 800c73c:	9001      	str	r0, [sp, #4]
 800c73e:	f7fd fb6f 	bl	8009e20 <memcpy>
 800c742:	89a2      	ldrh	r2, [r4, #12]
 800c744:	9b01      	ldr	r3, [sp, #4]
 800c746:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c74a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c74e:	81a2      	strh	r2, [r4, #12]
 800c750:	6123      	str	r3, [r4, #16]
 800c752:	6165      	str	r5, [r4, #20]
 800c754:	445b      	add	r3, fp
 800c756:	eba5 050b 	sub.w	r5, r5, fp
 800c75a:	6023      	str	r3, [r4, #0]
 800c75c:	4652      	mov	r2, sl
 800c75e:	60a5      	str	r5, [r4, #8]
 800c760:	4552      	cmp	r2, sl
 800c762:	bf28      	it	cs
 800c764:	4652      	movcs	r2, sl
 800c766:	6820      	ldr	r0, [r4, #0]
 800c768:	9201      	str	r2, [sp, #4]
 800c76a:	4649      	mov	r1, r9
 800c76c:	f000 f8d6 	bl	800c91c <memmove>
 800c770:	68a3      	ldr	r3, [r4, #8]
 800c772:	9a01      	ldr	r2, [sp, #4]
 800c774:	1a9b      	subs	r3, r3, r2
 800c776:	60a3      	str	r3, [r4, #8]
 800c778:	6823      	ldr	r3, [r4, #0]
 800c77a:	441a      	add	r2, r3
 800c77c:	4655      	mov	r5, sl
 800c77e:	6022      	str	r2, [r4, #0]
 800c780:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800c784:	44a9      	add	r9, r5
 800c786:	ebaa 0a05 	sub.w	sl, sl, r5
 800c78a:	1b45      	subs	r5, r0, r5
 800c78c:	f8c8 5008 	str.w	r5, [r8, #8]
 800c790:	2d00      	cmp	r5, #0
 800c792:	d1a4      	bne.n	800c6de <__sfvwrite_r+0x11a>
 800c794:	e71d      	b.n	800c5d2 <__sfvwrite_r+0xe>
 800c796:	462a      	mov	r2, r5
 800c798:	4630      	mov	r0, r6
 800c79a:	f000 f8f3 	bl	800c984 <_realloc_r>
 800c79e:	4603      	mov	r3, r0
 800c7a0:	2800      	cmp	r0, #0
 800c7a2:	d1d5      	bne.n	800c750 <__sfvwrite_r+0x18c>
 800c7a4:	6921      	ldr	r1, [r4, #16]
 800c7a6:	4630      	mov	r0, r6
 800c7a8:	f7fc ff4c 	bl	8009644 <_free_r>
 800c7ac:	89a3      	ldrh	r3, [r4, #12]
 800c7ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c7b2:	81a3      	strh	r3, [r4, #12]
 800c7b4:	e7b6      	b.n	800c724 <__sfvwrite_r+0x160>
 800c7b6:	6923      	ldr	r3, [r4, #16]
 800c7b8:	4283      	cmp	r3, r0
 800c7ba:	d302      	bcc.n	800c7c2 <__sfvwrite_r+0x1fe>
 800c7bc:	6961      	ldr	r1, [r4, #20]
 800c7be:	4551      	cmp	r1, sl
 800c7c0:	d915      	bls.n	800c7ee <__sfvwrite_r+0x22a>
 800c7c2:	4552      	cmp	r2, sl
 800c7c4:	bf28      	it	cs
 800c7c6:	4652      	movcs	r2, sl
 800c7c8:	4649      	mov	r1, r9
 800c7ca:	4615      	mov	r5, r2
 800c7cc:	f000 f8a6 	bl	800c91c <memmove>
 800c7d0:	68a3      	ldr	r3, [r4, #8]
 800c7d2:	6822      	ldr	r2, [r4, #0]
 800c7d4:	1b5b      	subs	r3, r3, r5
 800c7d6:	442a      	add	r2, r5
 800c7d8:	60a3      	str	r3, [r4, #8]
 800c7da:	6022      	str	r2, [r4, #0]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d1cf      	bne.n	800c780 <__sfvwrite_r+0x1bc>
 800c7e0:	4621      	mov	r1, r4
 800c7e2:	4630      	mov	r0, r6
 800c7e4:	f7fc fe32 	bl	800944c <_fflush_r>
 800c7e8:	2800      	cmp	r0, #0
 800c7ea:	d0c9      	beq.n	800c780 <__sfvwrite_r+0x1bc>
 800c7ec:	e79c      	b.n	800c728 <__sfvwrite_r+0x164>
 800c7ee:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800c7f2:	459a      	cmp	sl, r3
 800c7f4:	bf38      	it	cc
 800c7f6:	4653      	movcc	r3, sl
 800c7f8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c7fa:	fb93 f3f1 	sdiv	r3, r3, r1
 800c7fe:	464a      	mov	r2, r9
 800c800:	434b      	muls	r3, r1
 800c802:	4630      	mov	r0, r6
 800c804:	69e1      	ldr	r1, [r4, #28]
 800c806:	47a8      	blx	r5
 800c808:	1e05      	subs	r5, r0, #0
 800c80a:	dcb9      	bgt.n	800c780 <__sfvwrite_r+0x1bc>
 800c80c:	e78c      	b.n	800c728 <__sfvwrite_r+0x164>
 800c80e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c812:	2000      	movs	r0, #0
 800c814:	3708      	adds	r7, #8
 800c816:	e6f3      	b.n	800c600 <__sfvwrite_r+0x3c>
 800c818:	f10b 0901 	add.w	r9, fp, #1
 800c81c:	e700      	b.n	800c620 <__sfvwrite_r+0x5c>
 800c81e:	4293      	cmp	r3, r2
 800c820:	dc08      	bgt.n	800c834 <__sfvwrite_r+0x270>
 800c822:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c824:	69e1      	ldr	r1, [r4, #28]
 800c826:	4652      	mov	r2, sl
 800c828:	4630      	mov	r0, r6
 800c82a:	47a8      	blx	r5
 800c82c:	1e05      	subs	r5, r0, #0
 800c82e:	f73f af13 	bgt.w	800c658 <__sfvwrite_r+0x94>
 800c832:	e779      	b.n	800c728 <__sfvwrite_r+0x164>
 800c834:	4651      	mov	r1, sl
 800c836:	9201      	str	r2, [sp, #4]
 800c838:	f000 f870 	bl	800c91c <memmove>
 800c83c:	9a01      	ldr	r2, [sp, #4]
 800c83e:	68a3      	ldr	r3, [r4, #8]
 800c840:	1a9b      	subs	r3, r3, r2
 800c842:	60a3      	str	r3, [r4, #8]
 800c844:	6823      	ldr	r3, [r4, #0]
 800c846:	4413      	add	r3, r2
 800c848:	6023      	str	r3, [r4, #0]
 800c84a:	4615      	mov	r5, r2
 800c84c:	e704      	b.n	800c658 <__sfvwrite_r+0x94>
 800c84e:	2001      	movs	r0, #1
 800c850:	e70c      	b.n	800c66c <__sfvwrite_r+0xa8>
 800c852:	bf00      	nop
 800c854:	7ffffc00 	.word	0x7ffffc00

0800c858 <_isatty_r>:
 800c858:	b538      	push	{r3, r4, r5, lr}
 800c85a:	4d06      	ldr	r5, [pc, #24]	; (800c874 <_isatty_r+0x1c>)
 800c85c:	2300      	movs	r3, #0
 800c85e:	4604      	mov	r4, r0
 800c860:	4608      	mov	r0, r1
 800c862:	602b      	str	r3, [r5, #0]
 800c864:	f7f5 fff3 	bl	800284e <_isatty>
 800c868:	1c43      	adds	r3, r0, #1
 800c86a:	d102      	bne.n	800c872 <_isatty_r+0x1a>
 800c86c:	682b      	ldr	r3, [r5, #0]
 800c86e:	b103      	cbz	r3, 800c872 <_isatty_r+0x1a>
 800c870:	6023      	str	r3, [r4, #0]
 800c872:	bd38      	pop	{r3, r4, r5, pc}
 800c874:	20000c80 	.word	0x20000c80

0800c878 <iswspace>:
 800c878:	2100      	movs	r1, #0
 800c87a:	f000 b801 	b.w	800c880 <iswspace_l>
	...

0800c880 <iswspace_l>:
 800c880:	28ff      	cmp	r0, #255	; 0xff
 800c882:	bf9d      	ittte	ls
 800c884:	4b02      	ldrls	r3, [pc, #8]	; (800c890 <iswspace_l+0x10>)
 800c886:	5cc0      	ldrbls	r0, [r0, r3]
 800c888:	f000 0008 	andls.w	r0, r0, #8
 800c88c:	2000      	movhi	r0, #0
 800c88e:	4770      	bx	lr
 800c890:	0800e65b 	.word	0x0800e65b

0800c894 <__locale_mb_cur_max>:
 800c894:	4b01      	ldr	r3, [pc, #4]	; (800c89c <__locale_mb_cur_max+0x8>)
 800c896:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800c89a:	4770      	bx	lr
 800c89c:	200008c0 	.word	0x200008c0

0800c8a0 <_lseek_r>:
 800c8a0:	b538      	push	{r3, r4, r5, lr}
 800c8a2:	4d07      	ldr	r5, [pc, #28]	; (800c8c0 <_lseek_r+0x20>)
 800c8a4:	4604      	mov	r4, r0
 800c8a6:	4608      	mov	r0, r1
 800c8a8:	4611      	mov	r1, r2
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	602a      	str	r2, [r5, #0]
 800c8ae:	461a      	mov	r2, r3
 800c8b0:	f7f5 ffd8 	bl	8002864 <_lseek>
 800c8b4:	1c43      	adds	r3, r0, #1
 800c8b6:	d102      	bne.n	800c8be <_lseek_r+0x1e>
 800c8b8:	682b      	ldr	r3, [r5, #0]
 800c8ba:	b103      	cbz	r3, 800c8be <_lseek_r+0x1e>
 800c8bc:	6023      	str	r3, [r4, #0]
 800c8be:	bd38      	pop	{r3, r4, r5, pc}
 800c8c0:	20000c80 	.word	0x20000c80

0800c8c4 <_mbrtowc_r>:
 800c8c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c8c6:	4c0a      	ldr	r4, [pc, #40]	; (800c8f0 <_mbrtowc_r+0x2c>)
 800c8c8:	9e08      	ldr	r6, [sp, #32]
 800c8ca:	f8d4 70e4 	ldr.w	r7, [r4, #228]	; 0xe4
 800c8ce:	9600      	str	r6, [sp, #0]
 800c8d0:	4605      	mov	r5, r0
 800c8d2:	4614      	mov	r4, r2
 800c8d4:	b912      	cbnz	r2, 800c8dc <_mbrtowc_r+0x18>
 800c8d6:	4a07      	ldr	r2, [pc, #28]	; (800c8f4 <_mbrtowc_r+0x30>)
 800c8d8:	2301      	movs	r3, #1
 800c8da:	4621      	mov	r1, r4
 800c8dc:	47b8      	blx	r7
 800c8de:	1c43      	adds	r3, r0, #1
 800c8e0:	bf01      	itttt	eq
 800c8e2:	2300      	moveq	r3, #0
 800c8e4:	6033      	streq	r3, [r6, #0]
 800c8e6:	238a      	moveq	r3, #138	; 0x8a
 800c8e8:	602b      	streq	r3, [r5, #0]
 800c8ea:	b003      	add	sp, #12
 800c8ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8ee:	bf00      	nop
 800c8f0:	200008c0 	.word	0x200008c0
 800c8f4:	0800e659 	.word	0x0800e659

0800c8f8 <__ascii_mbtowc>:
 800c8f8:	b082      	sub	sp, #8
 800c8fa:	b901      	cbnz	r1, 800c8fe <__ascii_mbtowc+0x6>
 800c8fc:	a901      	add	r1, sp, #4
 800c8fe:	b142      	cbz	r2, 800c912 <__ascii_mbtowc+0x1a>
 800c900:	b14b      	cbz	r3, 800c916 <__ascii_mbtowc+0x1e>
 800c902:	7813      	ldrb	r3, [r2, #0]
 800c904:	600b      	str	r3, [r1, #0]
 800c906:	7812      	ldrb	r2, [r2, #0]
 800c908:	1e10      	subs	r0, r2, #0
 800c90a:	bf18      	it	ne
 800c90c:	2001      	movne	r0, #1
 800c90e:	b002      	add	sp, #8
 800c910:	4770      	bx	lr
 800c912:	4610      	mov	r0, r2
 800c914:	e7fb      	b.n	800c90e <__ascii_mbtowc+0x16>
 800c916:	f06f 0001 	mvn.w	r0, #1
 800c91a:	e7f8      	b.n	800c90e <__ascii_mbtowc+0x16>

0800c91c <memmove>:
 800c91c:	4288      	cmp	r0, r1
 800c91e:	b510      	push	{r4, lr}
 800c920:	eb01 0402 	add.w	r4, r1, r2
 800c924:	d902      	bls.n	800c92c <memmove+0x10>
 800c926:	4284      	cmp	r4, r0
 800c928:	4623      	mov	r3, r4
 800c92a:	d807      	bhi.n	800c93c <memmove+0x20>
 800c92c:	1e43      	subs	r3, r0, #1
 800c92e:	42a1      	cmp	r1, r4
 800c930:	d008      	beq.n	800c944 <memmove+0x28>
 800c932:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c936:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c93a:	e7f8      	b.n	800c92e <memmove+0x12>
 800c93c:	4402      	add	r2, r0
 800c93e:	4601      	mov	r1, r0
 800c940:	428a      	cmp	r2, r1
 800c942:	d100      	bne.n	800c946 <memmove+0x2a>
 800c944:	bd10      	pop	{r4, pc}
 800c946:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c94a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c94e:	e7f7      	b.n	800c940 <memmove+0x24>

0800c950 <_read_r>:
 800c950:	b538      	push	{r3, r4, r5, lr}
 800c952:	4d07      	ldr	r5, [pc, #28]	; (800c970 <_read_r+0x20>)
 800c954:	4604      	mov	r4, r0
 800c956:	4608      	mov	r0, r1
 800c958:	4611      	mov	r1, r2
 800c95a:	2200      	movs	r2, #0
 800c95c:	602a      	str	r2, [r5, #0]
 800c95e:	461a      	mov	r2, r3
 800c960:	f7f5 ff3c 	bl	80027dc <_read>
 800c964:	1c43      	adds	r3, r0, #1
 800c966:	d102      	bne.n	800c96e <_read_r+0x1e>
 800c968:	682b      	ldr	r3, [r5, #0]
 800c96a:	b103      	cbz	r3, 800c96e <_read_r+0x1e>
 800c96c:	6023      	str	r3, [r4, #0]
 800c96e:	bd38      	pop	{r3, r4, r5, pc}
 800c970:	20000c80 	.word	0x20000c80

0800c974 <realloc>:
 800c974:	4b02      	ldr	r3, [pc, #8]	; (800c980 <realloc+0xc>)
 800c976:	460a      	mov	r2, r1
 800c978:	4601      	mov	r1, r0
 800c97a:	6818      	ldr	r0, [r3, #0]
 800c97c:	f000 b802 	b.w	800c984 <_realloc_r>
 800c980:	20000018 	.word	0x20000018

0800c984 <_realloc_r>:
 800c984:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c988:	4681      	mov	r9, r0
 800c98a:	460c      	mov	r4, r1
 800c98c:	b929      	cbnz	r1, 800c99a <_realloc_r+0x16>
 800c98e:	4611      	mov	r1, r2
 800c990:	b003      	add	sp, #12
 800c992:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c996:	f7fd b801 	b.w	800999c <_malloc_r>
 800c99a:	9201      	str	r2, [sp, #4]
 800c99c:	f7fd fa4e 	bl	8009e3c <__malloc_lock>
 800c9a0:	9a01      	ldr	r2, [sp, #4]
 800c9a2:	f102 080b 	add.w	r8, r2, #11
 800c9a6:	f1b8 0f16 	cmp.w	r8, #22
 800c9aa:	d90b      	bls.n	800c9c4 <_realloc_r+0x40>
 800c9ac:	f038 0807 	bics.w	r8, r8, #7
 800c9b0:	d50a      	bpl.n	800c9c8 <_realloc_r+0x44>
 800c9b2:	230c      	movs	r3, #12
 800c9b4:	f8c9 3000 	str.w	r3, [r9]
 800c9b8:	f04f 0b00 	mov.w	fp, #0
 800c9bc:	4658      	mov	r0, fp
 800c9be:	b003      	add	sp, #12
 800c9c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9c4:	f04f 0810 	mov.w	r8, #16
 800c9c8:	4590      	cmp	r8, r2
 800c9ca:	d3f2      	bcc.n	800c9b2 <_realloc_r+0x2e>
 800c9cc:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c9d0:	f025 0603 	bic.w	r6, r5, #3
 800c9d4:	45b0      	cmp	r8, r6
 800c9d6:	f1a4 0a08 	sub.w	sl, r4, #8
 800c9da:	f340 8170 	ble.w	800ccbe <_realloc_r+0x33a>
 800c9de:	48a9      	ldr	r0, [pc, #676]	; (800cc84 <_realloc_r+0x300>)
 800c9e0:	9001      	str	r0, [sp, #4]
 800c9e2:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800c9e6:	eb0a 0306 	add.w	r3, sl, r6
 800c9ea:	459c      	cmp	ip, r3
 800c9ec:	6859      	ldr	r1, [r3, #4]
 800c9ee:	d005      	beq.n	800c9fc <_realloc_r+0x78>
 800c9f0:	f021 0001 	bic.w	r0, r1, #1
 800c9f4:	4418      	add	r0, r3
 800c9f6:	6840      	ldr	r0, [r0, #4]
 800c9f8:	07c7      	lsls	r7, r0, #31
 800c9fa:	d427      	bmi.n	800ca4c <_realloc_r+0xc8>
 800c9fc:	f021 0103 	bic.w	r1, r1, #3
 800ca00:	459c      	cmp	ip, r3
 800ca02:	eb06 0701 	add.w	r7, r6, r1
 800ca06:	d119      	bne.n	800ca3c <_realloc_r+0xb8>
 800ca08:	f108 0010 	add.w	r0, r8, #16
 800ca0c:	42b8      	cmp	r0, r7
 800ca0e:	dc1f      	bgt.n	800ca50 <_realloc_r+0xcc>
 800ca10:	eb0a 0308 	add.w	r3, sl, r8
 800ca14:	9a01      	ldr	r2, [sp, #4]
 800ca16:	eba7 0708 	sub.w	r7, r7, r8
 800ca1a:	f047 0701 	orr.w	r7, r7, #1
 800ca1e:	6093      	str	r3, [r2, #8]
 800ca20:	605f      	str	r7, [r3, #4]
 800ca22:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ca26:	f003 0301 	and.w	r3, r3, #1
 800ca2a:	ea43 0308 	orr.w	r3, r3, r8
 800ca2e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ca32:	4648      	mov	r0, r9
 800ca34:	f7fd fa08 	bl	8009e48 <__malloc_unlock>
 800ca38:	46a3      	mov	fp, r4
 800ca3a:	e7bf      	b.n	800c9bc <_realloc_r+0x38>
 800ca3c:	45b8      	cmp	r8, r7
 800ca3e:	dc07      	bgt.n	800ca50 <_realloc_r+0xcc>
 800ca40:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800ca44:	60da      	str	r2, [r3, #12]
 800ca46:	6093      	str	r3, [r2, #8]
 800ca48:	4655      	mov	r5, sl
 800ca4a:	e07f      	b.n	800cb4c <_realloc_r+0x1c8>
 800ca4c:	2100      	movs	r1, #0
 800ca4e:	460b      	mov	r3, r1
 800ca50:	07e8      	lsls	r0, r5, #31
 800ca52:	f100 80e5 	bmi.w	800cc20 <_realloc_r+0x29c>
 800ca56:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800ca5a:	ebaa 0505 	sub.w	r5, sl, r5
 800ca5e:	6868      	ldr	r0, [r5, #4]
 800ca60:	f020 0003 	bic.w	r0, r0, #3
 800ca64:	eb00 0b06 	add.w	fp, r0, r6
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	f000 80a5 	beq.w	800cbb8 <_realloc_r+0x234>
 800ca6e:	459c      	cmp	ip, r3
 800ca70:	eb01 070b 	add.w	r7, r1, fp
 800ca74:	d14a      	bne.n	800cb0c <_realloc_r+0x188>
 800ca76:	f108 0310 	add.w	r3, r8, #16
 800ca7a:	42bb      	cmp	r3, r7
 800ca7c:	f300 809c 	bgt.w	800cbb8 <_realloc_r+0x234>
 800ca80:	46ab      	mov	fp, r5
 800ca82:	68eb      	ldr	r3, [r5, #12]
 800ca84:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800ca88:	60d3      	str	r3, [r2, #12]
 800ca8a:	609a      	str	r2, [r3, #8]
 800ca8c:	1f32      	subs	r2, r6, #4
 800ca8e:	2a24      	cmp	r2, #36	; 0x24
 800ca90:	d837      	bhi.n	800cb02 <_realloc_r+0x17e>
 800ca92:	2a13      	cmp	r2, #19
 800ca94:	d933      	bls.n	800cafe <_realloc_r+0x17a>
 800ca96:	6823      	ldr	r3, [r4, #0]
 800ca98:	60ab      	str	r3, [r5, #8]
 800ca9a:	6863      	ldr	r3, [r4, #4]
 800ca9c:	60eb      	str	r3, [r5, #12]
 800ca9e:	2a1b      	cmp	r2, #27
 800caa0:	d81b      	bhi.n	800cada <_realloc_r+0x156>
 800caa2:	3408      	adds	r4, #8
 800caa4:	f105 0310 	add.w	r3, r5, #16
 800caa8:	6822      	ldr	r2, [r4, #0]
 800caaa:	601a      	str	r2, [r3, #0]
 800caac:	6862      	ldr	r2, [r4, #4]
 800caae:	605a      	str	r2, [r3, #4]
 800cab0:	68a2      	ldr	r2, [r4, #8]
 800cab2:	609a      	str	r2, [r3, #8]
 800cab4:	eb05 0308 	add.w	r3, r5, r8
 800cab8:	9a01      	ldr	r2, [sp, #4]
 800caba:	eba7 0708 	sub.w	r7, r7, r8
 800cabe:	f047 0701 	orr.w	r7, r7, #1
 800cac2:	6093      	str	r3, [r2, #8]
 800cac4:	605f      	str	r7, [r3, #4]
 800cac6:	686b      	ldr	r3, [r5, #4]
 800cac8:	f003 0301 	and.w	r3, r3, #1
 800cacc:	ea43 0308 	orr.w	r3, r3, r8
 800cad0:	606b      	str	r3, [r5, #4]
 800cad2:	4648      	mov	r0, r9
 800cad4:	f7fd f9b8 	bl	8009e48 <__malloc_unlock>
 800cad8:	e770      	b.n	800c9bc <_realloc_r+0x38>
 800cada:	68a3      	ldr	r3, [r4, #8]
 800cadc:	612b      	str	r3, [r5, #16]
 800cade:	68e3      	ldr	r3, [r4, #12]
 800cae0:	616b      	str	r3, [r5, #20]
 800cae2:	2a24      	cmp	r2, #36	; 0x24
 800cae4:	bf01      	itttt	eq
 800cae6:	6923      	ldreq	r3, [r4, #16]
 800cae8:	61ab      	streq	r3, [r5, #24]
 800caea:	6962      	ldreq	r2, [r4, #20]
 800caec:	61ea      	streq	r2, [r5, #28]
 800caee:	bf19      	ittee	ne
 800caf0:	3410      	addne	r4, #16
 800caf2:	f105 0318 	addne.w	r3, r5, #24
 800caf6:	f105 0320 	addeq.w	r3, r5, #32
 800cafa:	3418      	addeq	r4, #24
 800cafc:	e7d4      	b.n	800caa8 <_realloc_r+0x124>
 800cafe:	465b      	mov	r3, fp
 800cb00:	e7d2      	b.n	800caa8 <_realloc_r+0x124>
 800cb02:	4621      	mov	r1, r4
 800cb04:	4658      	mov	r0, fp
 800cb06:	f7ff ff09 	bl	800c91c <memmove>
 800cb0a:	e7d3      	b.n	800cab4 <_realloc_r+0x130>
 800cb0c:	45b8      	cmp	r8, r7
 800cb0e:	dc53      	bgt.n	800cbb8 <_realloc_r+0x234>
 800cb10:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800cb14:	4628      	mov	r0, r5
 800cb16:	60da      	str	r2, [r3, #12]
 800cb18:	6093      	str	r3, [r2, #8]
 800cb1a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800cb1e:	68eb      	ldr	r3, [r5, #12]
 800cb20:	60d3      	str	r3, [r2, #12]
 800cb22:	609a      	str	r2, [r3, #8]
 800cb24:	1f32      	subs	r2, r6, #4
 800cb26:	2a24      	cmp	r2, #36	; 0x24
 800cb28:	d842      	bhi.n	800cbb0 <_realloc_r+0x22c>
 800cb2a:	2a13      	cmp	r2, #19
 800cb2c:	d908      	bls.n	800cb40 <_realloc_r+0x1bc>
 800cb2e:	6823      	ldr	r3, [r4, #0]
 800cb30:	60ab      	str	r3, [r5, #8]
 800cb32:	6863      	ldr	r3, [r4, #4]
 800cb34:	60eb      	str	r3, [r5, #12]
 800cb36:	2a1b      	cmp	r2, #27
 800cb38:	d828      	bhi.n	800cb8c <_realloc_r+0x208>
 800cb3a:	3408      	adds	r4, #8
 800cb3c:	f105 0010 	add.w	r0, r5, #16
 800cb40:	6823      	ldr	r3, [r4, #0]
 800cb42:	6003      	str	r3, [r0, #0]
 800cb44:	6863      	ldr	r3, [r4, #4]
 800cb46:	6043      	str	r3, [r0, #4]
 800cb48:	68a3      	ldr	r3, [r4, #8]
 800cb4a:	6083      	str	r3, [r0, #8]
 800cb4c:	686a      	ldr	r2, [r5, #4]
 800cb4e:	eba7 0008 	sub.w	r0, r7, r8
 800cb52:	280f      	cmp	r0, #15
 800cb54:	f002 0201 	and.w	r2, r2, #1
 800cb58:	eb05 0307 	add.w	r3, r5, r7
 800cb5c:	f240 80b1 	bls.w	800ccc2 <_realloc_r+0x33e>
 800cb60:	eb05 0108 	add.w	r1, r5, r8
 800cb64:	ea48 0202 	orr.w	r2, r8, r2
 800cb68:	f040 0001 	orr.w	r0, r0, #1
 800cb6c:	606a      	str	r2, [r5, #4]
 800cb6e:	6048      	str	r0, [r1, #4]
 800cb70:	685a      	ldr	r2, [r3, #4]
 800cb72:	f042 0201 	orr.w	r2, r2, #1
 800cb76:	605a      	str	r2, [r3, #4]
 800cb78:	3108      	adds	r1, #8
 800cb7a:	4648      	mov	r0, r9
 800cb7c:	f7fc fd62 	bl	8009644 <_free_r>
 800cb80:	4648      	mov	r0, r9
 800cb82:	f7fd f961 	bl	8009e48 <__malloc_unlock>
 800cb86:	f105 0b08 	add.w	fp, r5, #8
 800cb8a:	e717      	b.n	800c9bc <_realloc_r+0x38>
 800cb8c:	68a3      	ldr	r3, [r4, #8]
 800cb8e:	612b      	str	r3, [r5, #16]
 800cb90:	68e3      	ldr	r3, [r4, #12]
 800cb92:	616b      	str	r3, [r5, #20]
 800cb94:	2a24      	cmp	r2, #36	; 0x24
 800cb96:	bf01      	itttt	eq
 800cb98:	6923      	ldreq	r3, [r4, #16]
 800cb9a:	61ab      	streq	r3, [r5, #24]
 800cb9c:	6963      	ldreq	r3, [r4, #20]
 800cb9e:	61eb      	streq	r3, [r5, #28]
 800cba0:	bf19      	ittee	ne
 800cba2:	3410      	addne	r4, #16
 800cba4:	f105 0018 	addne.w	r0, r5, #24
 800cba8:	f105 0020 	addeq.w	r0, r5, #32
 800cbac:	3418      	addeq	r4, #24
 800cbae:	e7c7      	b.n	800cb40 <_realloc_r+0x1bc>
 800cbb0:	4621      	mov	r1, r4
 800cbb2:	f7ff feb3 	bl	800c91c <memmove>
 800cbb6:	e7c9      	b.n	800cb4c <_realloc_r+0x1c8>
 800cbb8:	45d8      	cmp	r8, fp
 800cbba:	dc31      	bgt.n	800cc20 <_realloc_r+0x29c>
 800cbbc:	4628      	mov	r0, r5
 800cbbe:	68eb      	ldr	r3, [r5, #12]
 800cbc0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800cbc4:	60d3      	str	r3, [r2, #12]
 800cbc6:	609a      	str	r2, [r3, #8]
 800cbc8:	1f32      	subs	r2, r6, #4
 800cbca:	2a24      	cmp	r2, #36	; 0x24
 800cbcc:	d824      	bhi.n	800cc18 <_realloc_r+0x294>
 800cbce:	2a13      	cmp	r2, #19
 800cbd0:	d908      	bls.n	800cbe4 <_realloc_r+0x260>
 800cbd2:	6823      	ldr	r3, [r4, #0]
 800cbd4:	60ab      	str	r3, [r5, #8]
 800cbd6:	6863      	ldr	r3, [r4, #4]
 800cbd8:	60eb      	str	r3, [r5, #12]
 800cbda:	2a1b      	cmp	r2, #27
 800cbdc:	d80a      	bhi.n	800cbf4 <_realloc_r+0x270>
 800cbde:	3408      	adds	r4, #8
 800cbe0:	f105 0010 	add.w	r0, r5, #16
 800cbe4:	6823      	ldr	r3, [r4, #0]
 800cbe6:	6003      	str	r3, [r0, #0]
 800cbe8:	6863      	ldr	r3, [r4, #4]
 800cbea:	6043      	str	r3, [r0, #4]
 800cbec:	68a3      	ldr	r3, [r4, #8]
 800cbee:	6083      	str	r3, [r0, #8]
 800cbf0:	465f      	mov	r7, fp
 800cbf2:	e7ab      	b.n	800cb4c <_realloc_r+0x1c8>
 800cbf4:	68a3      	ldr	r3, [r4, #8]
 800cbf6:	612b      	str	r3, [r5, #16]
 800cbf8:	68e3      	ldr	r3, [r4, #12]
 800cbfa:	616b      	str	r3, [r5, #20]
 800cbfc:	2a24      	cmp	r2, #36	; 0x24
 800cbfe:	bf01      	itttt	eq
 800cc00:	6923      	ldreq	r3, [r4, #16]
 800cc02:	61ab      	streq	r3, [r5, #24]
 800cc04:	6963      	ldreq	r3, [r4, #20]
 800cc06:	61eb      	streq	r3, [r5, #28]
 800cc08:	bf19      	ittee	ne
 800cc0a:	3410      	addne	r4, #16
 800cc0c:	f105 0018 	addne.w	r0, r5, #24
 800cc10:	f105 0020 	addeq.w	r0, r5, #32
 800cc14:	3418      	addeq	r4, #24
 800cc16:	e7e5      	b.n	800cbe4 <_realloc_r+0x260>
 800cc18:	4621      	mov	r1, r4
 800cc1a:	f7ff fe7f 	bl	800c91c <memmove>
 800cc1e:	e7e7      	b.n	800cbf0 <_realloc_r+0x26c>
 800cc20:	4611      	mov	r1, r2
 800cc22:	4648      	mov	r0, r9
 800cc24:	f7fc feba 	bl	800999c <_malloc_r>
 800cc28:	4683      	mov	fp, r0
 800cc2a:	2800      	cmp	r0, #0
 800cc2c:	f43f af51 	beq.w	800cad2 <_realloc_r+0x14e>
 800cc30:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800cc34:	f023 0301 	bic.w	r3, r3, #1
 800cc38:	4453      	add	r3, sl
 800cc3a:	f1a0 0208 	sub.w	r2, r0, #8
 800cc3e:	4293      	cmp	r3, r2
 800cc40:	d105      	bne.n	800cc4e <_realloc_r+0x2ca>
 800cc42:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800cc46:	f027 0703 	bic.w	r7, r7, #3
 800cc4a:	4437      	add	r7, r6
 800cc4c:	e6fc      	b.n	800ca48 <_realloc_r+0xc4>
 800cc4e:	1f32      	subs	r2, r6, #4
 800cc50:	2a24      	cmp	r2, #36	; 0x24
 800cc52:	d830      	bhi.n	800ccb6 <_realloc_r+0x332>
 800cc54:	2a13      	cmp	r2, #19
 800cc56:	d92b      	bls.n	800ccb0 <_realloc_r+0x32c>
 800cc58:	6823      	ldr	r3, [r4, #0]
 800cc5a:	6003      	str	r3, [r0, #0]
 800cc5c:	6863      	ldr	r3, [r4, #4]
 800cc5e:	6043      	str	r3, [r0, #4]
 800cc60:	2a1b      	cmp	r2, #27
 800cc62:	d811      	bhi.n	800cc88 <_realloc_r+0x304>
 800cc64:	f104 0208 	add.w	r2, r4, #8
 800cc68:	f100 0308 	add.w	r3, r0, #8
 800cc6c:	6811      	ldr	r1, [r2, #0]
 800cc6e:	6019      	str	r1, [r3, #0]
 800cc70:	6851      	ldr	r1, [r2, #4]
 800cc72:	6059      	str	r1, [r3, #4]
 800cc74:	6892      	ldr	r2, [r2, #8]
 800cc76:	609a      	str	r2, [r3, #8]
 800cc78:	4621      	mov	r1, r4
 800cc7a:	4648      	mov	r0, r9
 800cc7c:	f7fc fce2 	bl	8009644 <_free_r>
 800cc80:	e727      	b.n	800cad2 <_realloc_r+0x14e>
 800cc82:	bf00      	nop
 800cc84:	200004b0 	.word	0x200004b0
 800cc88:	68a3      	ldr	r3, [r4, #8]
 800cc8a:	6083      	str	r3, [r0, #8]
 800cc8c:	68e3      	ldr	r3, [r4, #12]
 800cc8e:	60c3      	str	r3, [r0, #12]
 800cc90:	2a24      	cmp	r2, #36	; 0x24
 800cc92:	bf01      	itttt	eq
 800cc94:	6923      	ldreq	r3, [r4, #16]
 800cc96:	6103      	streq	r3, [r0, #16]
 800cc98:	6961      	ldreq	r1, [r4, #20]
 800cc9a:	6141      	streq	r1, [r0, #20]
 800cc9c:	bf19      	ittee	ne
 800cc9e:	f104 0210 	addne.w	r2, r4, #16
 800cca2:	f100 0310 	addne.w	r3, r0, #16
 800cca6:	f104 0218 	addeq.w	r2, r4, #24
 800ccaa:	f100 0318 	addeq.w	r3, r0, #24
 800ccae:	e7dd      	b.n	800cc6c <_realloc_r+0x2e8>
 800ccb0:	4603      	mov	r3, r0
 800ccb2:	4622      	mov	r2, r4
 800ccb4:	e7da      	b.n	800cc6c <_realloc_r+0x2e8>
 800ccb6:	4621      	mov	r1, r4
 800ccb8:	f7ff fe30 	bl	800c91c <memmove>
 800ccbc:	e7dc      	b.n	800cc78 <_realloc_r+0x2f4>
 800ccbe:	4637      	mov	r7, r6
 800ccc0:	e6c2      	b.n	800ca48 <_realloc_r+0xc4>
 800ccc2:	4317      	orrs	r7, r2
 800ccc4:	606f      	str	r7, [r5, #4]
 800ccc6:	685a      	ldr	r2, [r3, #4]
 800ccc8:	f042 0201 	orr.w	r2, r2, #1
 800cccc:	605a      	str	r2, [r3, #4]
 800ccce:	e757      	b.n	800cb80 <_realloc_r+0x1fc>

0800ccd0 <__sccl>:
 800ccd0:	b570      	push	{r4, r5, r6, lr}
 800ccd2:	780b      	ldrb	r3, [r1, #0]
 800ccd4:	4604      	mov	r4, r0
 800ccd6:	2b5e      	cmp	r3, #94	; 0x5e
 800ccd8:	bf0b      	itete	eq
 800ccda:	784b      	ldrbeq	r3, [r1, #1]
 800ccdc:	1c48      	addne	r0, r1, #1
 800ccde:	1c88      	addeq	r0, r1, #2
 800cce0:	2200      	movne	r2, #0
 800cce2:	bf08      	it	eq
 800cce4:	2201      	moveq	r2, #1
 800cce6:	1e61      	subs	r1, r4, #1
 800cce8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800ccec:	f801 2f01 	strb.w	r2, [r1, #1]!
 800ccf0:	42a9      	cmp	r1, r5
 800ccf2:	d1fb      	bne.n	800ccec <__sccl+0x1c>
 800ccf4:	b90b      	cbnz	r3, 800ccfa <__sccl+0x2a>
 800ccf6:	3801      	subs	r0, #1
 800ccf8:	bd70      	pop	{r4, r5, r6, pc}
 800ccfa:	f082 0101 	eor.w	r1, r2, #1
 800ccfe:	54e1      	strb	r1, [r4, r3]
 800cd00:	1c42      	adds	r2, r0, #1
 800cd02:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800cd06:	2d2d      	cmp	r5, #45	; 0x2d
 800cd08:	f102 36ff 	add.w	r6, r2, #4294967295
 800cd0c:	4610      	mov	r0, r2
 800cd0e:	d006      	beq.n	800cd1e <__sccl+0x4e>
 800cd10:	2d5d      	cmp	r5, #93	; 0x5d
 800cd12:	d0f1      	beq.n	800ccf8 <__sccl+0x28>
 800cd14:	b90d      	cbnz	r5, 800cd1a <__sccl+0x4a>
 800cd16:	4630      	mov	r0, r6
 800cd18:	e7ee      	b.n	800ccf8 <__sccl+0x28>
 800cd1a:	462b      	mov	r3, r5
 800cd1c:	e7ef      	b.n	800ccfe <__sccl+0x2e>
 800cd1e:	7816      	ldrb	r6, [r2, #0]
 800cd20:	2e5d      	cmp	r6, #93	; 0x5d
 800cd22:	d0fa      	beq.n	800cd1a <__sccl+0x4a>
 800cd24:	42b3      	cmp	r3, r6
 800cd26:	dcf8      	bgt.n	800cd1a <__sccl+0x4a>
 800cd28:	4618      	mov	r0, r3
 800cd2a:	3001      	adds	r0, #1
 800cd2c:	4286      	cmp	r6, r0
 800cd2e:	5421      	strb	r1, [r4, r0]
 800cd30:	dcfb      	bgt.n	800cd2a <__sccl+0x5a>
 800cd32:	43d8      	mvns	r0, r3
 800cd34:	4430      	add	r0, r6
 800cd36:	1c5d      	adds	r5, r3, #1
 800cd38:	42b3      	cmp	r3, r6
 800cd3a:	bfa8      	it	ge
 800cd3c:	2000      	movge	r0, #0
 800cd3e:	182b      	adds	r3, r5, r0
 800cd40:	3202      	adds	r2, #2
 800cd42:	e7de      	b.n	800cd02 <__sccl+0x32>

0800cd44 <_strtol_l.isra.0>:
 800cd44:	2b01      	cmp	r3, #1
 800cd46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd4a:	d001      	beq.n	800cd50 <_strtol_l.isra.0+0xc>
 800cd4c:	2b24      	cmp	r3, #36	; 0x24
 800cd4e:	d906      	bls.n	800cd5e <_strtol_l.isra.0+0x1a>
 800cd50:	f7f9 fca2 	bl	8006698 <__errno>
 800cd54:	2316      	movs	r3, #22
 800cd56:	6003      	str	r3, [r0, #0]
 800cd58:	2000      	movs	r0, #0
 800cd5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd5e:	4f3a      	ldr	r7, [pc, #232]	; (800ce48 <_strtol_l.isra.0+0x104>)
 800cd60:	468e      	mov	lr, r1
 800cd62:	4676      	mov	r6, lr
 800cd64:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800cd68:	5de5      	ldrb	r5, [r4, r7]
 800cd6a:	f015 0508 	ands.w	r5, r5, #8
 800cd6e:	d1f8      	bne.n	800cd62 <_strtol_l.isra.0+0x1e>
 800cd70:	2c2d      	cmp	r4, #45	; 0x2d
 800cd72:	d134      	bne.n	800cdde <_strtol_l.isra.0+0x9a>
 800cd74:	f89e 4000 	ldrb.w	r4, [lr]
 800cd78:	f04f 0801 	mov.w	r8, #1
 800cd7c:	f106 0e02 	add.w	lr, r6, #2
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d05c      	beq.n	800ce3e <_strtol_l.isra.0+0xfa>
 800cd84:	2b10      	cmp	r3, #16
 800cd86:	d10c      	bne.n	800cda2 <_strtol_l.isra.0+0x5e>
 800cd88:	2c30      	cmp	r4, #48	; 0x30
 800cd8a:	d10a      	bne.n	800cda2 <_strtol_l.isra.0+0x5e>
 800cd8c:	f89e 4000 	ldrb.w	r4, [lr]
 800cd90:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800cd94:	2c58      	cmp	r4, #88	; 0x58
 800cd96:	d14d      	bne.n	800ce34 <_strtol_l.isra.0+0xf0>
 800cd98:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800cd9c:	2310      	movs	r3, #16
 800cd9e:	f10e 0e02 	add.w	lr, lr, #2
 800cda2:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800cda6:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cdaa:	2600      	movs	r6, #0
 800cdac:	fbbc f9f3 	udiv	r9, ip, r3
 800cdb0:	4635      	mov	r5, r6
 800cdb2:	fb03 ca19 	mls	sl, r3, r9, ip
 800cdb6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800cdba:	2f09      	cmp	r7, #9
 800cdbc:	d818      	bhi.n	800cdf0 <_strtol_l.isra.0+0xac>
 800cdbe:	463c      	mov	r4, r7
 800cdc0:	42a3      	cmp	r3, r4
 800cdc2:	dd24      	ble.n	800ce0e <_strtol_l.isra.0+0xca>
 800cdc4:	2e00      	cmp	r6, #0
 800cdc6:	db1f      	blt.n	800ce08 <_strtol_l.isra.0+0xc4>
 800cdc8:	45a9      	cmp	r9, r5
 800cdca:	d31d      	bcc.n	800ce08 <_strtol_l.isra.0+0xc4>
 800cdcc:	d101      	bne.n	800cdd2 <_strtol_l.isra.0+0x8e>
 800cdce:	45a2      	cmp	sl, r4
 800cdd0:	db1a      	blt.n	800ce08 <_strtol_l.isra.0+0xc4>
 800cdd2:	fb05 4503 	mla	r5, r5, r3, r4
 800cdd6:	2601      	movs	r6, #1
 800cdd8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800cddc:	e7eb      	b.n	800cdb6 <_strtol_l.isra.0+0x72>
 800cdde:	2c2b      	cmp	r4, #43	; 0x2b
 800cde0:	bf08      	it	eq
 800cde2:	f89e 4000 	ldrbeq.w	r4, [lr]
 800cde6:	46a8      	mov	r8, r5
 800cde8:	bf08      	it	eq
 800cdea:	f106 0e02 	addeq.w	lr, r6, #2
 800cdee:	e7c7      	b.n	800cd80 <_strtol_l.isra.0+0x3c>
 800cdf0:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800cdf4:	2f19      	cmp	r7, #25
 800cdf6:	d801      	bhi.n	800cdfc <_strtol_l.isra.0+0xb8>
 800cdf8:	3c37      	subs	r4, #55	; 0x37
 800cdfa:	e7e1      	b.n	800cdc0 <_strtol_l.isra.0+0x7c>
 800cdfc:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800ce00:	2f19      	cmp	r7, #25
 800ce02:	d804      	bhi.n	800ce0e <_strtol_l.isra.0+0xca>
 800ce04:	3c57      	subs	r4, #87	; 0x57
 800ce06:	e7db      	b.n	800cdc0 <_strtol_l.isra.0+0x7c>
 800ce08:	f04f 36ff 	mov.w	r6, #4294967295
 800ce0c:	e7e4      	b.n	800cdd8 <_strtol_l.isra.0+0x94>
 800ce0e:	2e00      	cmp	r6, #0
 800ce10:	da05      	bge.n	800ce1e <_strtol_l.isra.0+0xda>
 800ce12:	2322      	movs	r3, #34	; 0x22
 800ce14:	6003      	str	r3, [r0, #0]
 800ce16:	4665      	mov	r5, ip
 800ce18:	b942      	cbnz	r2, 800ce2c <_strtol_l.isra.0+0xe8>
 800ce1a:	4628      	mov	r0, r5
 800ce1c:	e79d      	b.n	800cd5a <_strtol_l.isra.0+0x16>
 800ce1e:	f1b8 0f00 	cmp.w	r8, #0
 800ce22:	d000      	beq.n	800ce26 <_strtol_l.isra.0+0xe2>
 800ce24:	426d      	negs	r5, r5
 800ce26:	2a00      	cmp	r2, #0
 800ce28:	d0f7      	beq.n	800ce1a <_strtol_l.isra.0+0xd6>
 800ce2a:	b10e      	cbz	r6, 800ce30 <_strtol_l.isra.0+0xec>
 800ce2c:	f10e 31ff 	add.w	r1, lr, #4294967295
 800ce30:	6011      	str	r1, [r2, #0]
 800ce32:	e7f2      	b.n	800ce1a <_strtol_l.isra.0+0xd6>
 800ce34:	2430      	movs	r4, #48	; 0x30
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d1b3      	bne.n	800cda2 <_strtol_l.isra.0+0x5e>
 800ce3a:	2308      	movs	r3, #8
 800ce3c:	e7b1      	b.n	800cda2 <_strtol_l.isra.0+0x5e>
 800ce3e:	2c30      	cmp	r4, #48	; 0x30
 800ce40:	d0a4      	beq.n	800cd8c <_strtol_l.isra.0+0x48>
 800ce42:	230a      	movs	r3, #10
 800ce44:	e7ad      	b.n	800cda2 <_strtol_l.isra.0+0x5e>
 800ce46:	bf00      	nop
 800ce48:	0800e65b 	.word	0x0800e65b

0800ce4c <_strtol_r>:
 800ce4c:	f7ff bf7a 	b.w	800cd44 <_strtol_l.isra.0>

0800ce50 <_strtoll_l.isra.0>:
 800ce50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce54:	b087      	sub	sp, #28
 800ce56:	4691      	mov	r9, r2
 800ce58:	4a47      	ldr	r2, [pc, #284]	; (800cf78 <_strtoll_l.isra.0+0x128>)
 800ce5a:	9005      	str	r0, [sp, #20]
 800ce5c:	4688      	mov	r8, r1
 800ce5e:	461f      	mov	r7, r3
 800ce60:	460d      	mov	r5, r1
 800ce62:	462b      	mov	r3, r5
 800ce64:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce68:	5ca6      	ldrb	r6, [r4, r2]
 800ce6a:	f016 0608 	ands.w	r6, r6, #8
 800ce6e:	d1f8      	bne.n	800ce62 <_strtoll_l.isra.0+0x12>
 800ce70:	2c2d      	cmp	r4, #45	; 0x2d
 800ce72:	d147      	bne.n	800cf04 <_strtoll_l.isra.0+0xb4>
 800ce74:	782c      	ldrb	r4, [r5, #0]
 800ce76:	2601      	movs	r6, #1
 800ce78:	1c9d      	adds	r5, r3, #2
 800ce7a:	2f00      	cmp	r7, #0
 800ce7c:	d077      	beq.n	800cf6e <_strtoll_l.isra.0+0x11e>
 800ce7e:	2f10      	cmp	r7, #16
 800ce80:	d109      	bne.n	800ce96 <_strtoll_l.isra.0+0x46>
 800ce82:	2c30      	cmp	r4, #48	; 0x30
 800ce84:	d107      	bne.n	800ce96 <_strtoll_l.isra.0+0x46>
 800ce86:	782b      	ldrb	r3, [r5, #0]
 800ce88:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ce8c:	2b58      	cmp	r3, #88	; 0x58
 800ce8e:	d169      	bne.n	800cf64 <_strtoll_l.isra.0+0x114>
 800ce90:	786c      	ldrb	r4, [r5, #1]
 800ce92:	2710      	movs	r7, #16
 800ce94:	3502      	adds	r5, #2
 800ce96:	f04f 32ff 	mov.w	r2, #4294967295
 800ce9a:	1990      	adds	r0, r2, r6
 800ce9c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800cea0:	ea4f 7be7 	mov.w	fp, r7, asr #31
 800cea4:	eb43 71e6 	adc.w	r1, r3, r6, asr #31
 800cea8:	463a      	mov	r2, r7
 800ceaa:	465b      	mov	r3, fp
 800ceac:	e9cd 0100 	strd	r0, r1, [sp]
 800ceb0:	f7f3 fea4 	bl	8000bfc <__aeabi_uldivmod>
 800ceb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ceb8:	46ba      	mov	sl, r7
 800ceba:	4696      	mov	lr, r2
 800cebc:	2300      	movs	r3, #0
 800cebe:	2000      	movs	r0, #0
 800cec0:	2100      	movs	r1, #0
 800cec2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800cec6:	f1bc 0f09 	cmp.w	ip, #9
 800ceca:	d820      	bhi.n	800cf0e <_strtoll_l.isra.0+0xbe>
 800cecc:	4664      	mov	r4, ip
 800cece:	42a7      	cmp	r7, r4
 800ced0:	dd2e      	ble.n	800cf30 <_strtoll_l.isra.0+0xe0>
 800ced2:	1c5a      	adds	r2, r3, #1
 800ced4:	d013      	beq.n	800cefe <_strtoll_l.isra.0+0xae>
 800ced6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ceda:	428b      	cmp	r3, r1
 800cedc:	bf08      	it	eq
 800cede:	4282      	cmpeq	r2, r0
 800cee0:	d323      	bcc.n	800cf2a <_strtoll_l.isra.0+0xda>
 800cee2:	d101      	bne.n	800cee8 <_strtoll_l.isra.0+0x98>
 800cee4:	45a6      	cmp	lr, r4
 800cee6:	db20      	blt.n	800cf2a <_strtoll_l.isra.0+0xda>
 800cee8:	fb0a f301 	mul.w	r3, sl, r1
 800ceec:	fb00 330b 	mla	r3, r0, fp, r3
 800cef0:	fbaa 0100 	umull	r0, r1, sl, r0
 800cef4:	4419      	add	r1, r3
 800cef6:	1900      	adds	r0, r0, r4
 800cef8:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800cefc:	2301      	movs	r3, #1
 800cefe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cf02:	e7de      	b.n	800cec2 <_strtoll_l.isra.0+0x72>
 800cf04:	2c2b      	cmp	r4, #43	; 0x2b
 800cf06:	bf04      	itt	eq
 800cf08:	782c      	ldrbeq	r4, [r5, #0]
 800cf0a:	1c9d      	addeq	r5, r3, #2
 800cf0c:	e7b5      	b.n	800ce7a <_strtoll_l.isra.0+0x2a>
 800cf0e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800cf12:	f1bc 0f19 	cmp.w	ip, #25
 800cf16:	d801      	bhi.n	800cf1c <_strtoll_l.isra.0+0xcc>
 800cf18:	3c37      	subs	r4, #55	; 0x37
 800cf1a:	e7d8      	b.n	800cece <_strtoll_l.isra.0+0x7e>
 800cf1c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800cf20:	f1bc 0f19 	cmp.w	ip, #25
 800cf24:	d804      	bhi.n	800cf30 <_strtoll_l.isra.0+0xe0>
 800cf26:	3c57      	subs	r4, #87	; 0x57
 800cf28:	e7d1      	b.n	800cece <_strtoll_l.isra.0+0x7e>
 800cf2a:	f04f 33ff 	mov.w	r3, #4294967295
 800cf2e:	e7e6      	b.n	800cefe <_strtoll_l.isra.0+0xae>
 800cf30:	1c5a      	adds	r2, r3, #1
 800cf32:	d10a      	bne.n	800cf4a <_strtoll_l.isra.0+0xfa>
 800cf34:	9a05      	ldr	r2, [sp, #20]
 800cf36:	2322      	movs	r3, #34	; 0x22
 800cf38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf3c:	6013      	str	r3, [r2, #0]
 800cf3e:	f1b9 0f00 	cmp.w	r9, #0
 800cf42:	d10a      	bne.n	800cf5a <_strtoll_l.isra.0+0x10a>
 800cf44:	b007      	add	sp, #28
 800cf46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf4a:	b116      	cbz	r6, 800cf52 <_strtoll_l.isra.0+0x102>
 800cf4c:	4240      	negs	r0, r0
 800cf4e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800cf52:	f1b9 0f00 	cmp.w	r9, #0
 800cf56:	d0f5      	beq.n	800cf44 <_strtoll_l.isra.0+0xf4>
 800cf58:	b10b      	cbz	r3, 800cf5e <_strtoll_l.isra.0+0x10e>
 800cf5a:	f105 38ff 	add.w	r8, r5, #4294967295
 800cf5e:	f8c9 8000 	str.w	r8, [r9]
 800cf62:	e7ef      	b.n	800cf44 <_strtoll_l.isra.0+0xf4>
 800cf64:	2430      	movs	r4, #48	; 0x30
 800cf66:	2f00      	cmp	r7, #0
 800cf68:	d195      	bne.n	800ce96 <_strtoll_l.isra.0+0x46>
 800cf6a:	2708      	movs	r7, #8
 800cf6c:	e793      	b.n	800ce96 <_strtoll_l.isra.0+0x46>
 800cf6e:	2c30      	cmp	r4, #48	; 0x30
 800cf70:	d089      	beq.n	800ce86 <_strtoll_l.isra.0+0x36>
 800cf72:	270a      	movs	r7, #10
 800cf74:	e78f      	b.n	800ce96 <_strtoll_l.isra.0+0x46>
 800cf76:	bf00      	nop
 800cf78:	0800e65b 	.word	0x0800e65b

0800cf7c <_strtoll_r>:
 800cf7c:	f7ff bf68 	b.w	800ce50 <_strtoll_l.isra.0>

0800cf80 <_strtoull_l.isra.0>:
 800cf80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf84:	b085      	sub	sp, #20
 800cf86:	4691      	mov	r9, r2
 800cf88:	4a49      	ldr	r2, [pc, #292]	; (800d0b0 <_strtoull_l.isra.0+0x130>)
 800cf8a:	9003      	str	r0, [sp, #12]
 800cf8c:	4688      	mov	r8, r1
 800cf8e:	461e      	mov	r6, r3
 800cf90:	460d      	mov	r5, r1
 800cf92:	462b      	mov	r3, r5
 800cf94:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cf98:	5ca7      	ldrb	r7, [r4, r2]
 800cf9a:	f017 0708 	ands.w	r7, r7, #8
 800cf9e:	d1f8      	bne.n	800cf92 <_strtoull_l.isra.0+0x12>
 800cfa0:	2c2d      	cmp	r4, #45	; 0x2d
 800cfa2:	d14a      	bne.n	800d03a <_strtoull_l.isra.0+0xba>
 800cfa4:	782c      	ldrb	r4, [r5, #0]
 800cfa6:	2701      	movs	r7, #1
 800cfa8:	1c9d      	adds	r5, r3, #2
 800cfaa:	2e00      	cmp	r6, #0
 800cfac:	d07c      	beq.n	800d0a8 <_strtoull_l.isra.0+0x128>
 800cfae:	2e10      	cmp	r6, #16
 800cfb0:	d109      	bne.n	800cfc6 <_strtoull_l.isra.0+0x46>
 800cfb2:	2c30      	cmp	r4, #48	; 0x30
 800cfb4:	d107      	bne.n	800cfc6 <_strtoull_l.isra.0+0x46>
 800cfb6:	782b      	ldrb	r3, [r5, #0]
 800cfb8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cfbc:	2b58      	cmp	r3, #88	; 0x58
 800cfbe:	d16e      	bne.n	800d09e <_strtoull_l.isra.0+0x11e>
 800cfc0:	786c      	ldrb	r4, [r5, #1]
 800cfc2:	2610      	movs	r6, #16
 800cfc4:	3502      	adds	r5, #2
 800cfc6:	ea4f 7be6 	mov.w	fp, r6, asr #31
 800cfca:	4632      	mov	r2, r6
 800cfcc:	465b      	mov	r3, fp
 800cfce:	f04f 30ff 	mov.w	r0, #4294967295
 800cfd2:	f04f 31ff 	mov.w	r1, #4294967295
 800cfd6:	f7f3 fe11 	bl	8000bfc <__aeabi_uldivmod>
 800cfda:	e9cd 0100 	strd	r0, r1, [sp]
 800cfde:	4632      	mov	r2, r6
 800cfe0:	465b      	mov	r3, fp
 800cfe2:	f04f 30ff 	mov.w	r0, #4294967295
 800cfe6:	f04f 31ff 	mov.w	r1, #4294967295
 800cfea:	f7f3 fe07 	bl	8000bfc <__aeabi_uldivmod>
 800cfee:	46b2      	mov	sl, r6
 800cff0:	4696      	mov	lr, r2
 800cff2:	2300      	movs	r3, #0
 800cff4:	2000      	movs	r0, #0
 800cff6:	2100      	movs	r1, #0
 800cff8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800cffc:	f1bc 0f09 	cmp.w	ip, #9
 800d000:	d820      	bhi.n	800d044 <_strtoull_l.isra.0+0xc4>
 800d002:	4664      	mov	r4, ip
 800d004:	42a6      	cmp	r6, r4
 800d006:	dd2e      	ble.n	800d066 <_strtoull_l.isra.0+0xe6>
 800d008:	2b00      	cmp	r3, #0
 800d00a:	db29      	blt.n	800d060 <_strtoull_l.isra.0+0xe0>
 800d00c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d010:	428b      	cmp	r3, r1
 800d012:	bf08      	it	eq
 800d014:	4282      	cmpeq	r2, r0
 800d016:	d323      	bcc.n	800d060 <_strtoull_l.isra.0+0xe0>
 800d018:	d101      	bne.n	800d01e <_strtoull_l.isra.0+0x9e>
 800d01a:	45a6      	cmp	lr, r4
 800d01c:	db20      	blt.n	800d060 <_strtoull_l.isra.0+0xe0>
 800d01e:	fb0a f301 	mul.w	r3, sl, r1
 800d022:	fb00 330b 	mla	r3, r0, fp, r3
 800d026:	fbaa 0100 	umull	r0, r1, sl, r0
 800d02a:	4419      	add	r1, r3
 800d02c:	1900      	adds	r0, r0, r4
 800d02e:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800d032:	2301      	movs	r3, #1
 800d034:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d038:	e7de      	b.n	800cff8 <_strtoull_l.isra.0+0x78>
 800d03a:	2c2b      	cmp	r4, #43	; 0x2b
 800d03c:	bf04      	itt	eq
 800d03e:	782c      	ldrbeq	r4, [r5, #0]
 800d040:	1c9d      	addeq	r5, r3, #2
 800d042:	e7b2      	b.n	800cfaa <_strtoull_l.isra.0+0x2a>
 800d044:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800d048:	f1bc 0f19 	cmp.w	ip, #25
 800d04c:	d801      	bhi.n	800d052 <_strtoull_l.isra.0+0xd2>
 800d04e:	3c37      	subs	r4, #55	; 0x37
 800d050:	e7d8      	b.n	800d004 <_strtoull_l.isra.0+0x84>
 800d052:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800d056:	f1bc 0f19 	cmp.w	ip, #25
 800d05a:	d804      	bhi.n	800d066 <_strtoull_l.isra.0+0xe6>
 800d05c:	3c57      	subs	r4, #87	; 0x57
 800d05e:	e7d1      	b.n	800d004 <_strtoull_l.isra.0+0x84>
 800d060:	f04f 33ff 	mov.w	r3, #4294967295
 800d064:	e7e6      	b.n	800d034 <_strtoull_l.isra.0+0xb4>
 800d066:	2b00      	cmp	r3, #0
 800d068:	da0c      	bge.n	800d084 <_strtoull_l.isra.0+0x104>
 800d06a:	9a03      	ldr	r2, [sp, #12]
 800d06c:	2322      	movs	r3, #34	; 0x22
 800d06e:	6013      	str	r3, [r2, #0]
 800d070:	f04f 30ff 	mov.w	r0, #4294967295
 800d074:	f04f 31ff 	mov.w	r1, #4294967295
 800d078:	f1b9 0f00 	cmp.w	r9, #0
 800d07c:	d10a      	bne.n	800d094 <_strtoull_l.isra.0+0x114>
 800d07e:	b005      	add	sp, #20
 800d080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d084:	b117      	cbz	r7, 800d08c <_strtoull_l.isra.0+0x10c>
 800d086:	4240      	negs	r0, r0
 800d088:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800d08c:	f1b9 0f00 	cmp.w	r9, #0
 800d090:	d0f5      	beq.n	800d07e <_strtoull_l.isra.0+0xfe>
 800d092:	b10b      	cbz	r3, 800d098 <_strtoull_l.isra.0+0x118>
 800d094:	f105 38ff 	add.w	r8, r5, #4294967295
 800d098:	f8c9 8000 	str.w	r8, [r9]
 800d09c:	e7ef      	b.n	800d07e <_strtoull_l.isra.0+0xfe>
 800d09e:	2430      	movs	r4, #48	; 0x30
 800d0a0:	2e00      	cmp	r6, #0
 800d0a2:	d190      	bne.n	800cfc6 <_strtoull_l.isra.0+0x46>
 800d0a4:	2608      	movs	r6, #8
 800d0a6:	e78e      	b.n	800cfc6 <_strtoull_l.isra.0+0x46>
 800d0a8:	2c30      	cmp	r4, #48	; 0x30
 800d0aa:	d084      	beq.n	800cfb6 <_strtoull_l.isra.0+0x36>
 800d0ac:	260a      	movs	r6, #10
 800d0ae:	e78a      	b.n	800cfc6 <_strtoull_l.isra.0+0x46>
 800d0b0:	0800e65b 	.word	0x0800e65b

0800d0b4 <_strtoull_r>:
 800d0b4:	f7ff bf64 	b.w	800cf80 <_strtoull_l.isra.0>

0800d0b8 <__swbuf_r>:
 800d0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0ba:	460e      	mov	r6, r1
 800d0bc:	4614      	mov	r4, r2
 800d0be:	4605      	mov	r5, r0
 800d0c0:	b118      	cbz	r0, 800d0ca <__swbuf_r+0x12>
 800d0c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d0c4:	b90b      	cbnz	r3, 800d0ca <__swbuf_r+0x12>
 800d0c6:	f7fc fa2d 	bl	8009524 <__sinit>
 800d0ca:	69a3      	ldr	r3, [r4, #24]
 800d0cc:	60a3      	str	r3, [r4, #8]
 800d0ce:	89a3      	ldrh	r3, [r4, #12]
 800d0d0:	0719      	lsls	r1, r3, #28
 800d0d2:	d529      	bpl.n	800d128 <__swbuf_r+0x70>
 800d0d4:	6923      	ldr	r3, [r4, #16]
 800d0d6:	b33b      	cbz	r3, 800d128 <__swbuf_r+0x70>
 800d0d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0dc:	b2f6      	uxtb	r6, r6
 800d0de:	049a      	lsls	r2, r3, #18
 800d0e0:	4637      	mov	r7, r6
 800d0e2:	d52a      	bpl.n	800d13a <__swbuf_r+0x82>
 800d0e4:	6823      	ldr	r3, [r4, #0]
 800d0e6:	6920      	ldr	r0, [r4, #16]
 800d0e8:	1a18      	subs	r0, r3, r0
 800d0ea:	6963      	ldr	r3, [r4, #20]
 800d0ec:	4283      	cmp	r3, r0
 800d0ee:	dc04      	bgt.n	800d0fa <__swbuf_r+0x42>
 800d0f0:	4621      	mov	r1, r4
 800d0f2:	4628      	mov	r0, r5
 800d0f4:	f7fc f9aa 	bl	800944c <_fflush_r>
 800d0f8:	b9e0      	cbnz	r0, 800d134 <__swbuf_r+0x7c>
 800d0fa:	68a3      	ldr	r3, [r4, #8]
 800d0fc:	3b01      	subs	r3, #1
 800d0fe:	60a3      	str	r3, [r4, #8]
 800d100:	6823      	ldr	r3, [r4, #0]
 800d102:	1c5a      	adds	r2, r3, #1
 800d104:	6022      	str	r2, [r4, #0]
 800d106:	701e      	strb	r6, [r3, #0]
 800d108:	6962      	ldr	r2, [r4, #20]
 800d10a:	1c43      	adds	r3, r0, #1
 800d10c:	429a      	cmp	r2, r3
 800d10e:	d004      	beq.n	800d11a <__swbuf_r+0x62>
 800d110:	89a3      	ldrh	r3, [r4, #12]
 800d112:	07db      	lsls	r3, r3, #31
 800d114:	d506      	bpl.n	800d124 <__swbuf_r+0x6c>
 800d116:	2e0a      	cmp	r6, #10
 800d118:	d104      	bne.n	800d124 <__swbuf_r+0x6c>
 800d11a:	4621      	mov	r1, r4
 800d11c:	4628      	mov	r0, r5
 800d11e:	f7fc f995 	bl	800944c <_fflush_r>
 800d122:	b938      	cbnz	r0, 800d134 <__swbuf_r+0x7c>
 800d124:	4638      	mov	r0, r7
 800d126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d128:	4621      	mov	r1, r4
 800d12a:	4628      	mov	r0, r5
 800d12c:	f7fb fa22 	bl	8008574 <__swsetup_r>
 800d130:	2800      	cmp	r0, #0
 800d132:	d0d1      	beq.n	800d0d8 <__swbuf_r+0x20>
 800d134:	f04f 37ff 	mov.w	r7, #4294967295
 800d138:	e7f4      	b.n	800d124 <__swbuf_r+0x6c>
 800d13a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d13e:	81a3      	strh	r3, [r4, #12]
 800d140:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d142:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d146:	6663      	str	r3, [r4, #100]	; 0x64
 800d148:	e7cc      	b.n	800d0e4 <__swbuf_r+0x2c>
	...

0800d14c <_wcrtomb_r>:
 800d14c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d14e:	4c09      	ldr	r4, [pc, #36]	; (800d174 <_wcrtomb_r+0x28>)
 800d150:	b085      	sub	sp, #20
 800d152:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800d156:	4605      	mov	r5, r0
 800d158:	461e      	mov	r6, r3
 800d15a:	b909      	cbnz	r1, 800d160 <_wcrtomb_r+0x14>
 800d15c:	460a      	mov	r2, r1
 800d15e:	a901      	add	r1, sp, #4
 800d160:	47b8      	blx	r7
 800d162:	1c43      	adds	r3, r0, #1
 800d164:	bf01      	itttt	eq
 800d166:	2300      	moveq	r3, #0
 800d168:	6033      	streq	r3, [r6, #0]
 800d16a:	238a      	moveq	r3, #138	; 0x8a
 800d16c:	602b      	streq	r3, [r5, #0]
 800d16e:	b005      	add	sp, #20
 800d170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d172:	bf00      	nop
 800d174:	200008c0 	.word	0x200008c0

0800d178 <__ascii_wctomb>:
 800d178:	b149      	cbz	r1, 800d18e <__ascii_wctomb+0x16>
 800d17a:	2aff      	cmp	r2, #255	; 0xff
 800d17c:	bf85      	ittet	hi
 800d17e:	238a      	movhi	r3, #138	; 0x8a
 800d180:	6003      	strhi	r3, [r0, #0]
 800d182:	700a      	strbls	r2, [r1, #0]
 800d184:	f04f 30ff 	movhi.w	r0, #4294967295
 800d188:	bf98      	it	ls
 800d18a:	2001      	movls	r0, #1
 800d18c:	4770      	bx	lr
 800d18e:	4608      	mov	r0, r1
 800d190:	4770      	bx	lr

0800d192 <abort>:
 800d192:	b508      	push	{r3, lr}
 800d194:	2006      	movs	r0, #6
 800d196:	f000 f82d 	bl	800d1f4 <raise>
 800d19a:	2001      	movs	r0, #1
 800d19c:	f7f5 fb14 	bl	80027c8 <_exit>

0800d1a0 <_raise_r>:
 800d1a0:	291f      	cmp	r1, #31
 800d1a2:	b538      	push	{r3, r4, r5, lr}
 800d1a4:	4604      	mov	r4, r0
 800d1a6:	460d      	mov	r5, r1
 800d1a8:	d904      	bls.n	800d1b4 <_raise_r+0x14>
 800d1aa:	2316      	movs	r3, #22
 800d1ac:	6003      	str	r3, [r0, #0]
 800d1ae:	f04f 30ff 	mov.w	r0, #4294967295
 800d1b2:	bd38      	pop	{r3, r4, r5, pc}
 800d1b4:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800d1b8:	b112      	cbz	r2, 800d1c0 <_raise_r+0x20>
 800d1ba:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d1be:	b94b      	cbnz	r3, 800d1d4 <_raise_r+0x34>
 800d1c0:	4620      	mov	r0, r4
 800d1c2:	f000 f831 	bl	800d228 <_getpid_r>
 800d1c6:	462a      	mov	r2, r5
 800d1c8:	4601      	mov	r1, r0
 800d1ca:	4620      	mov	r0, r4
 800d1cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d1d0:	f000 b818 	b.w	800d204 <_kill_r>
 800d1d4:	2b01      	cmp	r3, #1
 800d1d6:	d00a      	beq.n	800d1ee <_raise_r+0x4e>
 800d1d8:	1c59      	adds	r1, r3, #1
 800d1da:	d103      	bne.n	800d1e4 <_raise_r+0x44>
 800d1dc:	2316      	movs	r3, #22
 800d1de:	6003      	str	r3, [r0, #0]
 800d1e0:	2001      	movs	r0, #1
 800d1e2:	e7e6      	b.n	800d1b2 <_raise_r+0x12>
 800d1e4:	2400      	movs	r4, #0
 800d1e6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d1ea:	4628      	mov	r0, r5
 800d1ec:	4798      	blx	r3
 800d1ee:	2000      	movs	r0, #0
 800d1f0:	e7df      	b.n	800d1b2 <_raise_r+0x12>
	...

0800d1f4 <raise>:
 800d1f4:	4b02      	ldr	r3, [pc, #8]	; (800d200 <raise+0xc>)
 800d1f6:	4601      	mov	r1, r0
 800d1f8:	6818      	ldr	r0, [r3, #0]
 800d1fa:	f7ff bfd1 	b.w	800d1a0 <_raise_r>
 800d1fe:	bf00      	nop
 800d200:	20000018 	.word	0x20000018

0800d204 <_kill_r>:
 800d204:	b538      	push	{r3, r4, r5, lr}
 800d206:	4d07      	ldr	r5, [pc, #28]	; (800d224 <_kill_r+0x20>)
 800d208:	2300      	movs	r3, #0
 800d20a:	4604      	mov	r4, r0
 800d20c:	4608      	mov	r0, r1
 800d20e:	4611      	mov	r1, r2
 800d210:	602b      	str	r3, [r5, #0]
 800d212:	f7f5 fac9 	bl	80027a8 <_kill>
 800d216:	1c43      	adds	r3, r0, #1
 800d218:	d102      	bne.n	800d220 <_kill_r+0x1c>
 800d21a:	682b      	ldr	r3, [r5, #0]
 800d21c:	b103      	cbz	r3, 800d220 <_kill_r+0x1c>
 800d21e:	6023      	str	r3, [r4, #0]
 800d220:	bd38      	pop	{r3, r4, r5, pc}
 800d222:	bf00      	nop
 800d224:	20000c80 	.word	0x20000c80

0800d228 <_getpid_r>:
 800d228:	f7f5 bab6 	b.w	8002798 <_getpid>

0800d22c <pow>:
 800d22c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d230:	ec59 8b10 	vmov	r8, r9, d0
 800d234:	ec57 6b11 	vmov	r6, r7, d1
 800d238:	f000 f8a6 	bl	800d388 <__ieee754_pow>
 800d23c:	4b4e      	ldr	r3, [pc, #312]	; (800d378 <pow+0x14c>)
 800d23e:	f993 3000 	ldrsb.w	r3, [r3]
 800d242:	3301      	adds	r3, #1
 800d244:	ec55 4b10 	vmov	r4, r5, d0
 800d248:	d015      	beq.n	800d276 <pow+0x4a>
 800d24a:	4632      	mov	r2, r6
 800d24c:	463b      	mov	r3, r7
 800d24e:	4630      	mov	r0, r6
 800d250:	4639      	mov	r1, r7
 800d252:	f7f3 fc95 	bl	8000b80 <__aeabi_dcmpun>
 800d256:	b970      	cbnz	r0, 800d276 <pow+0x4a>
 800d258:	4642      	mov	r2, r8
 800d25a:	464b      	mov	r3, r9
 800d25c:	4640      	mov	r0, r8
 800d25e:	4649      	mov	r1, r9
 800d260:	f7f3 fc8e 	bl	8000b80 <__aeabi_dcmpun>
 800d264:	2200      	movs	r2, #0
 800d266:	2300      	movs	r3, #0
 800d268:	b148      	cbz	r0, 800d27e <pow+0x52>
 800d26a:	4630      	mov	r0, r6
 800d26c:	4639      	mov	r1, r7
 800d26e:	f7f3 fc55 	bl	8000b1c <__aeabi_dcmpeq>
 800d272:	2800      	cmp	r0, #0
 800d274:	d17d      	bne.n	800d372 <pow+0x146>
 800d276:	ec45 4b10 	vmov	d0, r4, r5
 800d27a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d27e:	4640      	mov	r0, r8
 800d280:	4649      	mov	r1, r9
 800d282:	f7f3 fc4b 	bl	8000b1c <__aeabi_dcmpeq>
 800d286:	b1e0      	cbz	r0, 800d2c2 <pow+0x96>
 800d288:	2200      	movs	r2, #0
 800d28a:	2300      	movs	r3, #0
 800d28c:	4630      	mov	r0, r6
 800d28e:	4639      	mov	r1, r7
 800d290:	f7f3 fc44 	bl	8000b1c <__aeabi_dcmpeq>
 800d294:	2800      	cmp	r0, #0
 800d296:	d16c      	bne.n	800d372 <pow+0x146>
 800d298:	ec47 6b10 	vmov	d0, r6, r7
 800d29c:	f000 fe53 	bl	800df46 <finite>
 800d2a0:	2800      	cmp	r0, #0
 800d2a2:	d0e8      	beq.n	800d276 <pow+0x4a>
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	4630      	mov	r0, r6
 800d2aa:	4639      	mov	r1, r7
 800d2ac:	f7f3 fc40 	bl	8000b30 <__aeabi_dcmplt>
 800d2b0:	2800      	cmp	r0, #0
 800d2b2:	d0e0      	beq.n	800d276 <pow+0x4a>
 800d2b4:	f7f9 f9f0 	bl	8006698 <__errno>
 800d2b8:	2321      	movs	r3, #33	; 0x21
 800d2ba:	6003      	str	r3, [r0, #0]
 800d2bc:	2400      	movs	r4, #0
 800d2be:	4d2f      	ldr	r5, [pc, #188]	; (800d37c <pow+0x150>)
 800d2c0:	e7d9      	b.n	800d276 <pow+0x4a>
 800d2c2:	ec45 4b10 	vmov	d0, r4, r5
 800d2c6:	f000 fe3e 	bl	800df46 <finite>
 800d2ca:	bbb8      	cbnz	r0, 800d33c <pow+0x110>
 800d2cc:	ec49 8b10 	vmov	d0, r8, r9
 800d2d0:	f000 fe39 	bl	800df46 <finite>
 800d2d4:	b390      	cbz	r0, 800d33c <pow+0x110>
 800d2d6:	ec47 6b10 	vmov	d0, r6, r7
 800d2da:	f000 fe34 	bl	800df46 <finite>
 800d2de:	b368      	cbz	r0, 800d33c <pow+0x110>
 800d2e0:	4622      	mov	r2, r4
 800d2e2:	462b      	mov	r3, r5
 800d2e4:	4620      	mov	r0, r4
 800d2e6:	4629      	mov	r1, r5
 800d2e8:	f7f3 fc4a 	bl	8000b80 <__aeabi_dcmpun>
 800d2ec:	b160      	cbz	r0, 800d308 <pow+0xdc>
 800d2ee:	f7f9 f9d3 	bl	8006698 <__errno>
 800d2f2:	2321      	movs	r3, #33	; 0x21
 800d2f4:	6003      	str	r3, [r0, #0]
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	2300      	movs	r3, #0
 800d2fa:	4610      	mov	r0, r2
 800d2fc:	4619      	mov	r1, r3
 800d2fe:	f7f3 facf 	bl	80008a0 <__aeabi_ddiv>
 800d302:	4604      	mov	r4, r0
 800d304:	460d      	mov	r5, r1
 800d306:	e7b6      	b.n	800d276 <pow+0x4a>
 800d308:	f7f9 f9c6 	bl	8006698 <__errno>
 800d30c:	2322      	movs	r3, #34	; 0x22
 800d30e:	6003      	str	r3, [r0, #0]
 800d310:	2200      	movs	r2, #0
 800d312:	2300      	movs	r3, #0
 800d314:	4640      	mov	r0, r8
 800d316:	4649      	mov	r1, r9
 800d318:	f7f3 fc0a 	bl	8000b30 <__aeabi_dcmplt>
 800d31c:	2400      	movs	r4, #0
 800d31e:	b158      	cbz	r0, 800d338 <pow+0x10c>
 800d320:	ec47 6b10 	vmov	d0, r6, r7
 800d324:	f000 fe24 	bl	800df70 <rint>
 800d328:	4632      	mov	r2, r6
 800d32a:	ec51 0b10 	vmov	r0, r1, d0
 800d32e:	463b      	mov	r3, r7
 800d330:	f7f3 fbf4 	bl	8000b1c <__aeabi_dcmpeq>
 800d334:	2800      	cmp	r0, #0
 800d336:	d0c2      	beq.n	800d2be <pow+0x92>
 800d338:	4d11      	ldr	r5, [pc, #68]	; (800d380 <pow+0x154>)
 800d33a:	e79c      	b.n	800d276 <pow+0x4a>
 800d33c:	2200      	movs	r2, #0
 800d33e:	2300      	movs	r3, #0
 800d340:	4620      	mov	r0, r4
 800d342:	4629      	mov	r1, r5
 800d344:	f7f3 fbea 	bl	8000b1c <__aeabi_dcmpeq>
 800d348:	2800      	cmp	r0, #0
 800d34a:	d094      	beq.n	800d276 <pow+0x4a>
 800d34c:	ec49 8b10 	vmov	d0, r8, r9
 800d350:	f000 fdf9 	bl	800df46 <finite>
 800d354:	2800      	cmp	r0, #0
 800d356:	d08e      	beq.n	800d276 <pow+0x4a>
 800d358:	ec47 6b10 	vmov	d0, r6, r7
 800d35c:	f000 fdf3 	bl	800df46 <finite>
 800d360:	2800      	cmp	r0, #0
 800d362:	d088      	beq.n	800d276 <pow+0x4a>
 800d364:	f7f9 f998 	bl	8006698 <__errno>
 800d368:	2322      	movs	r3, #34	; 0x22
 800d36a:	6003      	str	r3, [r0, #0]
 800d36c:	2400      	movs	r4, #0
 800d36e:	2500      	movs	r5, #0
 800d370:	e781      	b.n	800d276 <pow+0x4a>
 800d372:	4d04      	ldr	r5, [pc, #16]	; (800d384 <pow+0x158>)
 800d374:	2400      	movs	r4, #0
 800d376:	e77e      	b.n	800d276 <pow+0x4a>
 800d378:	20000a2c 	.word	0x20000a2c
 800d37c:	fff00000 	.word	0xfff00000
 800d380:	7ff00000 	.word	0x7ff00000
 800d384:	3ff00000 	.word	0x3ff00000

0800d388 <__ieee754_pow>:
 800d388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d38c:	ed2d 8b06 	vpush	{d8-d10}
 800d390:	b08d      	sub	sp, #52	; 0x34
 800d392:	ed8d 1b02 	vstr	d1, [sp, #8]
 800d396:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800d39a:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800d39e:	ea56 0100 	orrs.w	r1, r6, r0
 800d3a2:	ec53 2b10 	vmov	r2, r3, d0
 800d3a6:	f000 84d1 	beq.w	800dd4c <__ieee754_pow+0x9c4>
 800d3aa:	497f      	ldr	r1, [pc, #508]	; (800d5a8 <__ieee754_pow+0x220>)
 800d3ac:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800d3b0:	428c      	cmp	r4, r1
 800d3b2:	ee10 8a10 	vmov	r8, s0
 800d3b6:	4699      	mov	r9, r3
 800d3b8:	dc09      	bgt.n	800d3ce <__ieee754_pow+0x46>
 800d3ba:	d103      	bne.n	800d3c4 <__ieee754_pow+0x3c>
 800d3bc:	b97a      	cbnz	r2, 800d3de <__ieee754_pow+0x56>
 800d3be:	42a6      	cmp	r6, r4
 800d3c0:	dd02      	ble.n	800d3c8 <__ieee754_pow+0x40>
 800d3c2:	e00c      	b.n	800d3de <__ieee754_pow+0x56>
 800d3c4:	428e      	cmp	r6, r1
 800d3c6:	dc02      	bgt.n	800d3ce <__ieee754_pow+0x46>
 800d3c8:	428e      	cmp	r6, r1
 800d3ca:	d110      	bne.n	800d3ee <__ieee754_pow+0x66>
 800d3cc:	b178      	cbz	r0, 800d3ee <__ieee754_pow+0x66>
 800d3ce:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d3d2:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d3d6:	ea54 0308 	orrs.w	r3, r4, r8
 800d3da:	f000 84b7 	beq.w	800dd4c <__ieee754_pow+0x9c4>
 800d3de:	4873      	ldr	r0, [pc, #460]	; (800d5ac <__ieee754_pow+0x224>)
 800d3e0:	b00d      	add	sp, #52	; 0x34
 800d3e2:	ecbd 8b06 	vpop	{d8-d10}
 800d3e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3ea:	f000 bdb9 	b.w	800df60 <nan>
 800d3ee:	f1b9 0f00 	cmp.w	r9, #0
 800d3f2:	da36      	bge.n	800d462 <__ieee754_pow+0xda>
 800d3f4:	496e      	ldr	r1, [pc, #440]	; (800d5b0 <__ieee754_pow+0x228>)
 800d3f6:	428e      	cmp	r6, r1
 800d3f8:	dc51      	bgt.n	800d49e <__ieee754_pow+0x116>
 800d3fa:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800d3fe:	428e      	cmp	r6, r1
 800d400:	f340 84af 	ble.w	800dd62 <__ieee754_pow+0x9da>
 800d404:	1531      	asrs	r1, r6, #20
 800d406:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800d40a:	2914      	cmp	r1, #20
 800d40c:	dd0f      	ble.n	800d42e <__ieee754_pow+0xa6>
 800d40e:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800d412:	fa20 fc01 	lsr.w	ip, r0, r1
 800d416:	fa0c f101 	lsl.w	r1, ip, r1
 800d41a:	4281      	cmp	r1, r0
 800d41c:	f040 84a1 	bne.w	800dd62 <__ieee754_pow+0x9da>
 800d420:	f00c 0c01 	and.w	ip, ip, #1
 800d424:	f1cc 0102 	rsb	r1, ip, #2
 800d428:	9100      	str	r1, [sp, #0]
 800d42a:	b180      	cbz	r0, 800d44e <__ieee754_pow+0xc6>
 800d42c:	e059      	b.n	800d4e2 <__ieee754_pow+0x15a>
 800d42e:	2800      	cmp	r0, #0
 800d430:	d155      	bne.n	800d4de <__ieee754_pow+0x156>
 800d432:	f1c1 0114 	rsb	r1, r1, #20
 800d436:	fa46 fc01 	asr.w	ip, r6, r1
 800d43a:	fa0c f101 	lsl.w	r1, ip, r1
 800d43e:	42b1      	cmp	r1, r6
 800d440:	f040 848c 	bne.w	800dd5c <__ieee754_pow+0x9d4>
 800d444:	f00c 0c01 	and.w	ip, ip, #1
 800d448:	f1cc 0102 	rsb	r1, ip, #2
 800d44c:	9100      	str	r1, [sp, #0]
 800d44e:	4959      	ldr	r1, [pc, #356]	; (800d5b4 <__ieee754_pow+0x22c>)
 800d450:	428e      	cmp	r6, r1
 800d452:	d12d      	bne.n	800d4b0 <__ieee754_pow+0x128>
 800d454:	2f00      	cmp	r7, #0
 800d456:	da79      	bge.n	800d54c <__ieee754_pow+0x1c4>
 800d458:	4956      	ldr	r1, [pc, #344]	; (800d5b4 <__ieee754_pow+0x22c>)
 800d45a:	2000      	movs	r0, #0
 800d45c:	f7f3 fa20 	bl	80008a0 <__aeabi_ddiv>
 800d460:	e016      	b.n	800d490 <__ieee754_pow+0x108>
 800d462:	2100      	movs	r1, #0
 800d464:	9100      	str	r1, [sp, #0]
 800d466:	2800      	cmp	r0, #0
 800d468:	d13b      	bne.n	800d4e2 <__ieee754_pow+0x15a>
 800d46a:	494f      	ldr	r1, [pc, #316]	; (800d5a8 <__ieee754_pow+0x220>)
 800d46c:	428e      	cmp	r6, r1
 800d46e:	d1ee      	bne.n	800d44e <__ieee754_pow+0xc6>
 800d470:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800d474:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d478:	ea53 0308 	orrs.w	r3, r3, r8
 800d47c:	f000 8466 	beq.w	800dd4c <__ieee754_pow+0x9c4>
 800d480:	4b4d      	ldr	r3, [pc, #308]	; (800d5b8 <__ieee754_pow+0x230>)
 800d482:	429c      	cmp	r4, r3
 800d484:	dd0d      	ble.n	800d4a2 <__ieee754_pow+0x11a>
 800d486:	2f00      	cmp	r7, #0
 800d488:	f280 8464 	bge.w	800dd54 <__ieee754_pow+0x9cc>
 800d48c:	2000      	movs	r0, #0
 800d48e:	2100      	movs	r1, #0
 800d490:	ec41 0b10 	vmov	d0, r0, r1
 800d494:	b00d      	add	sp, #52	; 0x34
 800d496:	ecbd 8b06 	vpop	{d8-d10}
 800d49a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d49e:	2102      	movs	r1, #2
 800d4a0:	e7e0      	b.n	800d464 <__ieee754_pow+0xdc>
 800d4a2:	2f00      	cmp	r7, #0
 800d4a4:	daf2      	bge.n	800d48c <__ieee754_pow+0x104>
 800d4a6:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800d4aa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d4ae:	e7ef      	b.n	800d490 <__ieee754_pow+0x108>
 800d4b0:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800d4b4:	d104      	bne.n	800d4c0 <__ieee754_pow+0x138>
 800d4b6:	4610      	mov	r0, r2
 800d4b8:	4619      	mov	r1, r3
 800d4ba:	f7f3 f8c7 	bl	800064c <__aeabi_dmul>
 800d4be:	e7e7      	b.n	800d490 <__ieee754_pow+0x108>
 800d4c0:	493e      	ldr	r1, [pc, #248]	; (800d5bc <__ieee754_pow+0x234>)
 800d4c2:	428f      	cmp	r7, r1
 800d4c4:	d10d      	bne.n	800d4e2 <__ieee754_pow+0x15a>
 800d4c6:	f1b9 0f00 	cmp.w	r9, #0
 800d4ca:	db0a      	blt.n	800d4e2 <__ieee754_pow+0x15a>
 800d4cc:	ec43 2b10 	vmov	d0, r2, r3
 800d4d0:	b00d      	add	sp, #52	; 0x34
 800d4d2:	ecbd 8b06 	vpop	{d8-d10}
 800d4d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4da:	f000 bc77 	b.w	800ddcc <__ieee754_sqrt>
 800d4de:	2100      	movs	r1, #0
 800d4e0:	9100      	str	r1, [sp, #0]
 800d4e2:	ec43 2b10 	vmov	d0, r2, r3
 800d4e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d4ea:	f000 fd23 	bl	800df34 <fabs>
 800d4ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4f2:	ec51 0b10 	vmov	r0, r1, d0
 800d4f6:	f1b8 0f00 	cmp.w	r8, #0
 800d4fa:	d12a      	bne.n	800d552 <__ieee754_pow+0x1ca>
 800d4fc:	b12c      	cbz	r4, 800d50a <__ieee754_pow+0x182>
 800d4fe:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800d5b4 <__ieee754_pow+0x22c>
 800d502:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800d506:	45e6      	cmp	lr, ip
 800d508:	d123      	bne.n	800d552 <__ieee754_pow+0x1ca>
 800d50a:	2f00      	cmp	r7, #0
 800d50c:	da05      	bge.n	800d51a <__ieee754_pow+0x192>
 800d50e:	4602      	mov	r2, r0
 800d510:	460b      	mov	r3, r1
 800d512:	2000      	movs	r0, #0
 800d514:	4927      	ldr	r1, [pc, #156]	; (800d5b4 <__ieee754_pow+0x22c>)
 800d516:	f7f3 f9c3 	bl	80008a0 <__aeabi_ddiv>
 800d51a:	f1b9 0f00 	cmp.w	r9, #0
 800d51e:	dab7      	bge.n	800d490 <__ieee754_pow+0x108>
 800d520:	9b00      	ldr	r3, [sp, #0]
 800d522:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d526:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d52a:	4323      	orrs	r3, r4
 800d52c:	d108      	bne.n	800d540 <__ieee754_pow+0x1b8>
 800d52e:	4602      	mov	r2, r0
 800d530:	460b      	mov	r3, r1
 800d532:	4610      	mov	r0, r2
 800d534:	4619      	mov	r1, r3
 800d536:	f7f2 fed1 	bl	80002dc <__aeabi_dsub>
 800d53a:	4602      	mov	r2, r0
 800d53c:	460b      	mov	r3, r1
 800d53e:	e78d      	b.n	800d45c <__ieee754_pow+0xd4>
 800d540:	9b00      	ldr	r3, [sp, #0]
 800d542:	2b01      	cmp	r3, #1
 800d544:	d1a4      	bne.n	800d490 <__ieee754_pow+0x108>
 800d546:	4602      	mov	r2, r0
 800d548:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d54c:	4610      	mov	r0, r2
 800d54e:	4619      	mov	r1, r3
 800d550:	e79e      	b.n	800d490 <__ieee754_pow+0x108>
 800d552:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 800d556:	f10c 35ff 	add.w	r5, ip, #4294967295
 800d55a:	950a      	str	r5, [sp, #40]	; 0x28
 800d55c:	9d00      	ldr	r5, [sp, #0]
 800d55e:	46ac      	mov	ip, r5
 800d560:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d562:	ea5c 0505 	orrs.w	r5, ip, r5
 800d566:	d0e4      	beq.n	800d532 <__ieee754_pow+0x1aa>
 800d568:	4b15      	ldr	r3, [pc, #84]	; (800d5c0 <__ieee754_pow+0x238>)
 800d56a:	429e      	cmp	r6, r3
 800d56c:	f340 80fc 	ble.w	800d768 <__ieee754_pow+0x3e0>
 800d570:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800d574:	429e      	cmp	r6, r3
 800d576:	4b10      	ldr	r3, [pc, #64]	; (800d5b8 <__ieee754_pow+0x230>)
 800d578:	dd07      	ble.n	800d58a <__ieee754_pow+0x202>
 800d57a:	429c      	cmp	r4, r3
 800d57c:	dc0a      	bgt.n	800d594 <__ieee754_pow+0x20c>
 800d57e:	2f00      	cmp	r7, #0
 800d580:	da84      	bge.n	800d48c <__ieee754_pow+0x104>
 800d582:	a307      	add	r3, pc, #28	; (adr r3, 800d5a0 <__ieee754_pow+0x218>)
 800d584:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d588:	e795      	b.n	800d4b6 <__ieee754_pow+0x12e>
 800d58a:	429c      	cmp	r4, r3
 800d58c:	dbf7      	blt.n	800d57e <__ieee754_pow+0x1f6>
 800d58e:	4b09      	ldr	r3, [pc, #36]	; (800d5b4 <__ieee754_pow+0x22c>)
 800d590:	429c      	cmp	r4, r3
 800d592:	dd17      	ble.n	800d5c4 <__ieee754_pow+0x23c>
 800d594:	2f00      	cmp	r7, #0
 800d596:	dcf4      	bgt.n	800d582 <__ieee754_pow+0x1fa>
 800d598:	e778      	b.n	800d48c <__ieee754_pow+0x104>
 800d59a:	bf00      	nop
 800d59c:	f3af 8000 	nop.w
 800d5a0:	8800759c 	.word	0x8800759c
 800d5a4:	7e37e43c 	.word	0x7e37e43c
 800d5a8:	7ff00000 	.word	0x7ff00000
 800d5ac:	0800e659 	.word	0x0800e659
 800d5b0:	433fffff 	.word	0x433fffff
 800d5b4:	3ff00000 	.word	0x3ff00000
 800d5b8:	3fefffff 	.word	0x3fefffff
 800d5bc:	3fe00000 	.word	0x3fe00000
 800d5c0:	41e00000 	.word	0x41e00000
 800d5c4:	4b64      	ldr	r3, [pc, #400]	; (800d758 <__ieee754_pow+0x3d0>)
 800d5c6:	2200      	movs	r2, #0
 800d5c8:	f7f2 fe88 	bl	80002dc <__aeabi_dsub>
 800d5cc:	a356      	add	r3, pc, #344	; (adr r3, 800d728 <__ieee754_pow+0x3a0>)
 800d5ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5d2:	4604      	mov	r4, r0
 800d5d4:	460d      	mov	r5, r1
 800d5d6:	f7f3 f839 	bl	800064c <__aeabi_dmul>
 800d5da:	a355      	add	r3, pc, #340	; (adr r3, 800d730 <__ieee754_pow+0x3a8>)
 800d5dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5e0:	4606      	mov	r6, r0
 800d5e2:	460f      	mov	r7, r1
 800d5e4:	4620      	mov	r0, r4
 800d5e6:	4629      	mov	r1, r5
 800d5e8:	f7f3 f830 	bl	800064c <__aeabi_dmul>
 800d5ec:	4b5b      	ldr	r3, [pc, #364]	; (800d75c <__ieee754_pow+0x3d4>)
 800d5ee:	4682      	mov	sl, r0
 800d5f0:	468b      	mov	fp, r1
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	4620      	mov	r0, r4
 800d5f6:	4629      	mov	r1, r5
 800d5f8:	f7f3 f828 	bl	800064c <__aeabi_dmul>
 800d5fc:	4602      	mov	r2, r0
 800d5fe:	460b      	mov	r3, r1
 800d600:	a14d      	add	r1, pc, #308	; (adr r1, 800d738 <__ieee754_pow+0x3b0>)
 800d602:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d606:	f7f2 fe69 	bl	80002dc <__aeabi_dsub>
 800d60a:	4622      	mov	r2, r4
 800d60c:	462b      	mov	r3, r5
 800d60e:	f7f3 f81d 	bl	800064c <__aeabi_dmul>
 800d612:	4602      	mov	r2, r0
 800d614:	460b      	mov	r3, r1
 800d616:	2000      	movs	r0, #0
 800d618:	4951      	ldr	r1, [pc, #324]	; (800d760 <__ieee754_pow+0x3d8>)
 800d61a:	f7f2 fe5f 	bl	80002dc <__aeabi_dsub>
 800d61e:	4622      	mov	r2, r4
 800d620:	4680      	mov	r8, r0
 800d622:	4689      	mov	r9, r1
 800d624:	462b      	mov	r3, r5
 800d626:	4620      	mov	r0, r4
 800d628:	4629      	mov	r1, r5
 800d62a:	f7f3 f80f 	bl	800064c <__aeabi_dmul>
 800d62e:	4602      	mov	r2, r0
 800d630:	460b      	mov	r3, r1
 800d632:	4640      	mov	r0, r8
 800d634:	4649      	mov	r1, r9
 800d636:	f7f3 f809 	bl	800064c <__aeabi_dmul>
 800d63a:	a341      	add	r3, pc, #260	; (adr r3, 800d740 <__ieee754_pow+0x3b8>)
 800d63c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d640:	f7f3 f804 	bl	800064c <__aeabi_dmul>
 800d644:	4602      	mov	r2, r0
 800d646:	460b      	mov	r3, r1
 800d648:	4650      	mov	r0, sl
 800d64a:	4659      	mov	r1, fp
 800d64c:	f7f2 fe46 	bl	80002dc <__aeabi_dsub>
 800d650:	4602      	mov	r2, r0
 800d652:	460b      	mov	r3, r1
 800d654:	4680      	mov	r8, r0
 800d656:	4689      	mov	r9, r1
 800d658:	4630      	mov	r0, r6
 800d65a:	4639      	mov	r1, r7
 800d65c:	f7f2 fe40 	bl	80002e0 <__adddf3>
 800d660:	2400      	movs	r4, #0
 800d662:	4632      	mov	r2, r6
 800d664:	463b      	mov	r3, r7
 800d666:	4620      	mov	r0, r4
 800d668:	460d      	mov	r5, r1
 800d66a:	f7f2 fe37 	bl	80002dc <__aeabi_dsub>
 800d66e:	4602      	mov	r2, r0
 800d670:	460b      	mov	r3, r1
 800d672:	4640      	mov	r0, r8
 800d674:	4649      	mov	r1, r9
 800d676:	f7f2 fe31 	bl	80002dc <__aeabi_dsub>
 800d67a:	9b00      	ldr	r3, [sp, #0]
 800d67c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d67e:	3b01      	subs	r3, #1
 800d680:	4313      	orrs	r3, r2
 800d682:	4682      	mov	sl, r0
 800d684:	468b      	mov	fp, r1
 800d686:	f040 81f1 	bne.w	800da6c <__ieee754_pow+0x6e4>
 800d68a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800d748 <__ieee754_pow+0x3c0>
 800d68e:	eeb0 8a47 	vmov.f32	s16, s14
 800d692:	eef0 8a67 	vmov.f32	s17, s15
 800d696:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d69a:	2600      	movs	r6, #0
 800d69c:	4632      	mov	r2, r6
 800d69e:	463b      	mov	r3, r7
 800d6a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d6a4:	f7f2 fe1a 	bl	80002dc <__aeabi_dsub>
 800d6a8:	4622      	mov	r2, r4
 800d6aa:	462b      	mov	r3, r5
 800d6ac:	f7f2 ffce 	bl	800064c <__aeabi_dmul>
 800d6b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d6b4:	4680      	mov	r8, r0
 800d6b6:	4689      	mov	r9, r1
 800d6b8:	4650      	mov	r0, sl
 800d6ba:	4659      	mov	r1, fp
 800d6bc:	f7f2 ffc6 	bl	800064c <__aeabi_dmul>
 800d6c0:	4602      	mov	r2, r0
 800d6c2:	460b      	mov	r3, r1
 800d6c4:	4640      	mov	r0, r8
 800d6c6:	4649      	mov	r1, r9
 800d6c8:	f7f2 fe0a 	bl	80002e0 <__adddf3>
 800d6cc:	4632      	mov	r2, r6
 800d6ce:	463b      	mov	r3, r7
 800d6d0:	4680      	mov	r8, r0
 800d6d2:	4689      	mov	r9, r1
 800d6d4:	4620      	mov	r0, r4
 800d6d6:	4629      	mov	r1, r5
 800d6d8:	f7f2 ffb8 	bl	800064c <__aeabi_dmul>
 800d6dc:	460b      	mov	r3, r1
 800d6de:	4604      	mov	r4, r0
 800d6e0:	460d      	mov	r5, r1
 800d6e2:	4602      	mov	r2, r0
 800d6e4:	4649      	mov	r1, r9
 800d6e6:	4640      	mov	r0, r8
 800d6e8:	f7f2 fdfa 	bl	80002e0 <__adddf3>
 800d6ec:	4b1d      	ldr	r3, [pc, #116]	; (800d764 <__ieee754_pow+0x3dc>)
 800d6ee:	4299      	cmp	r1, r3
 800d6f0:	ec45 4b19 	vmov	d9, r4, r5
 800d6f4:	4606      	mov	r6, r0
 800d6f6:	460f      	mov	r7, r1
 800d6f8:	468b      	mov	fp, r1
 800d6fa:	f340 82fe 	ble.w	800dcfa <__ieee754_pow+0x972>
 800d6fe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800d702:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800d706:	4303      	orrs	r3, r0
 800d708:	f000 81f0 	beq.w	800daec <__ieee754_pow+0x764>
 800d70c:	a310      	add	r3, pc, #64	; (adr r3, 800d750 <__ieee754_pow+0x3c8>)
 800d70e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d712:	ec51 0b18 	vmov	r0, r1, d8
 800d716:	f7f2 ff99 	bl	800064c <__aeabi_dmul>
 800d71a:	a30d      	add	r3, pc, #52	; (adr r3, 800d750 <__ieee754_pow+0x3c8>)
 800d71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d720:	e6cb      	b.n	800d4ba <__ieee754_pow+0x132>
 800d722:	bf00      	nop
 800d724:	f3af 8000 	nop.w
 800d728:	60000000 	.word	0x60000000
 800d72c:	3ff71547 	.word	0x3ff71547
 800d730:	f85ddf44 	.word	0xf85ddf44
 800d734:	3e54ae0b 	.word	0x3e54ae0b
 800d738:	55555555 	.word	0x55555555
 800d73c:	3fd55555 	.word	0x3fd55555
 800d740:	652b82fe 	.word	0x652b82fe
 800d744:	3ff71547 	.word	0x3ff71547
 800d748:	00000000 	.word	0x00000000
 800d74c:	bff00000 	.word	0xbff00000
 800d750:	8800759c 	.word	0x8800759c
 800d754:	7e37e43c 	.word	0x7e37e43c
 800d758:	3ff00000 	.word	0x3ff00000
 800d75c:	3fd00000 	.word	0x3fd00000
 800d760:	3fe00000 	.word	0x3fe00000
 800d764:	408fffff 	.word	0x408fffff
 800d768:	4bd7      	ldr	r3, [pc, #860]	; (800dac8 <__ieee754_pow+0x740>)
 800d76a:	ea03 0309 	and.w	r3, r3, r9
 800d76e:	2200      	movs	r2, #0
 800d770:	b92b      	cbnz	r3, 800d77e <__ieee754_pow+0x3f6>
 800d772:	4bd6      	ldr	r3, [pc, #856]	; (800dacc <__ieee754_pow+0x744>)
 800d774:	f7f2 ff6a 	bl	800064c <__aeabi_dmul>
 800d778:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800d77c:	460c      	mov	r4, r1
 800d77e:	1523      	asrs	r3, r4, #20
 800d780:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d784:	4413      	add	r3, r2
 800d786:	9309      	str	r3, [sp, #36]	; 0x24
 800d788:	4bd1      	ldr	r3, [pc, #836]	; (800dad0 <__ieee754_pow+0x748>)
 800d78a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800d78e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800d792:	429c      	cmp	r4, r3
 800d794:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d798:	dd08      	ble.n	800d7ac <__ieee754_pow+0x424>
 800d79a:	4bce      	ldr	r3, [pc, #824]	; (800dad4 <__ieee754_pow+0x74c>)
 800d79c:	429c      	cmp	r4, r3
 800d79e:	f340 8163 	ble.w	800da68 <__ieee754_pow+0x6e0>
 800d7a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7a4:	3301      	adds	r3, #1
 800d7a6:	9309      	str	r3, [sp, #36]	; 0x24
 800d7a8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800d7ac:	2400      	movs	r4, #0
 800d7ae:	00e3      	lsls	r3, r4, #3
 800d7b0:	930b      	str	r3, [sp, #44]	; 0x2c
 800d7b2:	4bc9      	ldr	r3, [pc, #804]	; (800dad8 <__ieee754_pow+0x750>)
 800d7b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d7b8:	ed93 7b00 	vldr	d7, [r3]
 800d7bc:	4629      	mov	r1, r5
 800d7be:	ec53 2b17 	vmov	r2, r3, d7
 800d7c2:	eeb0 8a47 	vmov.f32	s16, s14
 800d7c6:	eef0 8a67 	vmov.f32	s17, s15
 800d7ca:	4682      	mov	sl, r0
 800d7cc:	f7f2 fd86 	bl	80002dc <__aeabi_dsub>
 800d7d0:	4652      	mov	r2, sl
 800d7d2:	4606      	mov	r6, r0
 800d7d4:	460f      	mov	r7, r1
 800d7d6:	462b      	mov	r3, r5
 800d7d8:	ec51 0b18 	vmov	r0, r1, d8
 800d7dc:	f7f2 fd80 	bl	80002e0 <__adddf3>
 800d7e0:	4602      	mov	r2, r0
 800d7e2:	460b      	mov	r3, r1
 800d7e4:	2000      	movs	r0, #0
 800d7e6:	49bd      	ldr	r1, [pc, #756]	; (800dadc <__ieee754_pow+0x754>)
 800d7e8:	f7f3 f85a 	bl	80008a0 <__aeabi_ddiv>
 800d7ec:	ec41 0b19 	vmov	d9, r0, r1
 800d7f0:	4602      	mov	r2, r0
 800d7f2:	460b      	mov	r3, r1
 800d7f4:	4630      	mov	r0, r6
 800d7f6:	4639      	mov	r1, r7
 800d7f8:	f7f2 ff28 	bl	800064c <__aeabi_dmul>
 800d7fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d800:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d804:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d808:	2300      	movs	r3, #0
 800d80a:	9304      	str	r3, [sp, #16]
 800d80c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800d810:	46ab      	mov	fp, r5
 800d812:	106d      	asrs	r5, r5, #1
 800d814:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800d818:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800d81c:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800d820:	2200      	movs	r2, #0
 800d822:	4640      	mov	r0, r8
 800d824:	4649      	mov	r1, r9
 800d826:	4614      	mov	r4, r2
 800d828:	461d      	mov	r5, r3
 800d82a:	f7f2 ff0f 	bl	800064c <__aeabi_dmul>
 800d82e:	4602      	mov	r2, r0
 800d830:	460b      	mov	r3, r1
 800d832:	4630      	mov	r0, r6
 800d834:	4639      	mov	r1, r7
 800d836:	f7f2 fd51 	bl	80002dc <__aeabi_dsub>
 800d83a:	ec53 2b18 	vmov	r2, r3, d8
 800d83e:	4606      	mov	r6, r0
 800d840:	460f      	mov	r7, r1
 800d842:	4620      	mov	r0, r4
 800d844:	4629      	mov	r1, r5
 800d846:	f7f2 fd49 	bl	80002dc <__aeabi_dsub>
 800d84a:	4602      	mov	r2, r0
 800d84c:	460b      	mov	r3, r1
 800d84e:	4650      	mov	r0, sl
 800d850:	4659      	mov	r1, fp
 800d852:	f7f2 fd43 	bl	80002dc <__aeabi_dsub>
 800d856:	4642      	mov	r2, r8
 800d858:	464b      	mov	r3, r9
 800d85a:	f7f2 fef7 	bl	800064c <__aeabi_dmul>
 800d85e:	4602      	mov	r2, r0
 800d860:	460b      	mov	r3, r1
 800d862:	4630      	mov	r0, r6
 800d864:	4639      	mov	r1, r7
 800d866:	f7f2 fd39 	bl	80002dc <__aeabi_dsub>
 800d86a:	ec53 2b19 	vmov	r2, r3, d9
 800d86e:	f7f2 feed 	bl	800064c <__aeabi_dmul>
 800d872:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d876:	ec41 0b18 	vmov	d8, r0, r1
 800d87a:	4610      	mov	r0, r2
 800d87c:	4619      	mov	r1, r3
 800d87e:	f7f2 fee5 	bl	800064c <__aeabi_dmul>
 800d882:	a37d      	add	r3, pc, #500	; (adr r3, 800da78 <__ieee754_pow+0x6f0>)
 800d884:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d888:	4604      	mov	r4, r0
 800d88a:	460d      	mov	r5, r1
 800d88c:	f7f2 fede 	bl	800064c <__aeabi_dmul>
 800d890:	a37b      	add	r3, pc, #492	; (adr r3, 800da80 <__ieee754_pow+0x6f8>)
 800d892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d896:	f7f2 fd23 	bl	80002e0 <__adddf3>
 800d89a:	4622      	mov	r2, r4
 800d89c:	462b      	mov	r3, r5
 800d89e:	f7f2 fed5 	bl	800064c <__aeabi_dmul>
 800d8a2:	a379      	add	r3, pc, #484	; (adr r3, 800da88 <__ieee754_pow+0x700>)
 800d8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8a8:	f7f2 fd1a 	bl	80002e0 <__adddf3>
 800d8ac:	4622      	mov	r2, r4
 800d8ae:	462b      	mov	r3, r5
 800d8b0:	f7f2 fecc 	bl	800064c <__aeabi_dmul>
 800d8b4:	a376      	add	r3, pc, #472	; (adr r3, 800da90 <__ieee754_pow+0x708>)
 800d8b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8ba:	f7f2 fd11 	bl	80002e0 <__adddf3>
 800d8be:	4622      	mov	r2, r4
 800d8c0:	462b      	mov	r3, r5
 800d8c2:	f7f2 fec3 	bl	800064c <__aeabi_dmul>
 800d8c6:	a374      	add	r3, pc, #464	; (adr r3, 800da98 <__ieee754_pow+0x710>)
 800d8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8cc:	f7f2 fd08 	bl	80002e0 <__adddf3>
 800d8d0:	4622      	mov	r2, r4
 800d8d2:	462b      	mov	r3, r5
 800d8d4:	f7f2 feba 	bl	800064c <__aeabi_dmul>
 800d8d8:	a371      	add	r3, pc, #452	; (adr r3, 800daa0 <__ieee754_pow+0x718>)
 800d8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8de:	f7f2 fcff 	bl	80002e0 <__adddf3>
 800d8e2:	4622      	mov	r2, r4
 800d8e4:	4606      	mov	r6, r0
 800d8e6:	460f      	mov	r7, r1
 800d8e8:	462b      	mov	r3, r5
 800d8ea:	4620      	mov	r0, r4
 800d8ec:	4629      	mov	r1, r5
 800d8ee:	f7f2 fead 	bl	800064c <__aeabi_dmul>
 800d8f2:	4602      	mov	r2, r0
 800d8f4:	460b      	mov	r3, r1
 800d8f6:	4630      	mov	r0, r6
 800d8f8:	4639      	mov	r1, r7
 800d8fa:	f7f2 fea7 	bl	800064c <__aeabi_dmul>
 800d8fe:	4642      	mov	r2, r8
 800d900:	4604      	mov	r4, r0
 800d902:	460d      	mov	r5, r1
 800d904:	464b      	mov	r3, r9
 800d906:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d90a:	f7f2 fce9 	bl	80002e0 <__adddf3>
 800d90e:	ec53 2b18 	vmov	r2, r3, d8
 800d912:	f7f2 fe9b 	bl	800064c <__aeabi_dmul>
 800d916:	4622      	mov	r2, r4
 800d918:	462b      	mov	r3, r5
 800d91a:	f7f2 fce1 	bl	80002e0 <__adddf3>
 800d91e:	4642      	mov	r2, r8
 800d920:	4682      	mov	sl, r0
 800d922:	468b      	mov	fp, r1
 800d924:	464b      	mov	r3, r9
 800d926:	4640      	mov	r0, r8
 800d928:	4649      	mov	r1, r9
 800d92a:	f7f2 fe8f 	bl	800064c <__aeabi_dmul>
 800d92e:	4b6c      	ldr	r3, [pc, #432]	; (800dae0 <__ieee754_pow+0x758>)
 800d930:	2200      	movs	r2, #0
 800d932:	4606      	mov	r6, r0
 800d934:	460f      	mov	r7, r1
 800d936:	f7f2 fcd3 	bl	80002e0 <__adddf3>
 800d93a:	4652      	mov	r2, sl
 800d93c:	465b      	mov	r3, fp
 800d93e:	f7f2 fccf 	bl	80002e0 <__adddf3>
 800d942:	9c04      	ldr	r4, [sp, #16]
 800d944:	460d      	mov	r5, r1
 800d946:	4622      	mov	r2, r4
 800d948:	460b      	mov	r3, r1
 800d94a:	4640      	mov	r0, r8
 800d94c:	4649      	mov	r1, r9
 800d94e:	f7f2 fe7d 	bl	800064c <__aeabi_dmul>
 800d952:	4b63      	ldr	r3, [pc, #396]	; (800dae0 <__ieee754_pow+0x758>)
 800d954:	4680      	mov	r8, r0
 800d956:	4689      	mov	r9, r1
 800d958:	2200      	movs	r2, #0
 800d95a:	4620      	mov	r0, r4
 800d95c:	4629      	mov	r1, r5
 800d95e:	f7f2 fcbd 	bl	80002dc <__aeabi_dsub>
 800d962:	4632      	mov	r2, r6
 800d964:	463b      	mov	r3, r7
 800d966:	f7f2 fcb9 	bl	80002dc <__aeabi_dsub>
 800d96a:	4602      	mov	r2, r0
 800d96c:	460b      	mov	r3, r1
 800d96e:	4650      	mov	r0, sl
 800d970:	4659      	mov	r1, fp
 800d972:	f7f2 fcb3 	bl	80002dc <__aeabi_dsub>
 800d976:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d97a:	f7f2 fe67 	bl	800064c <__aeabi_dmul>
 800d97e:	4622      	mov	r2, r4
 800d980:	4606      	mov	r6, r0
 800d982:	460f      	mov	r7, r1
 800d984:	462b      	mov	r3, r5
 800d986:	ec51 0b18 	vmov	r0, r1, d8
 800d98a:	f7f2 fe5f 	bl	800064c <__aeabi_dmul>
 800d98e:	4602      	mov	r2, r0
 800d990:	460b      	mov	r3, r1
 800d992:	4630      	mov	r0, r6
 800d994:	4639      	mov	r1, r7
 800d996:	f7f2 fca3 	bl	80002e0 <__adddf3>
 800d99a:	4606      	mov	r6, r0
 800d99c:	460f      	mov	r7, r1
 800d99e:	4602      	mov	r2, r0
 800d9a0:	460b      	mov	r3, r1
 800d9a2:	4640      	mov	r0, r8
 800d9a4:	4649      	mov	r1, r9
 800d9a6:	f7f2 fc9b 	bl	80002e0 <__adddf3>
 800d9aa:	9c04      	ldr	r4, [sp, #16]
 800d9ac:	a33e      	add	r3, pc, #248	; (adr r3, 800daa8 <__ieee754_pow+0x720>)
 800d9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9b2:	4620      	mov	r0, r4
 800d9b4:	460d      	mov	r5, r1
 800d9b6:	f7f2 fe49 	bl	800064c <__aeabi_dmul>
 800d9ba:	4642      	mov	r2, r8
 800d9bc:	ec41 0b18 	vmov	d8, r0, r1
 800d9c0:	464b      	mov	r3, r9
 800d9c2:	4620      	mov	r0, r4
 800d9c4:	4629      	mov	r1, r5
 800d9c6:	f7f2 fc89 	bl	80002dc <__aeabi_dsub>
 800d9ca:	4602      	mov	r2, r0
 800d9cc:	460b      	mov	r3, r1
 800d9ce:	4630      	mov	r0, r6
 800d9d0:	4639      	mov	r1, r7
 800d9d2:	f7f2 fc83 	bl	80002dc <__aeabi_dsub>
 800d9d6:	a336      	add	r3, pc, #216	; (adr r3, 800dab0 <__ieee754_pow+0x728>)
 800d9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9dc:	f7f2 fe36 	bl	800064c <__aeabi_dmul>
 800d9e0:	a335      	add	r3, pc, #212	; (adr r3, 800dab8 <__ieee754_pow+0x730>)
 800d9e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9e6:	4606      	mov	r6, r0
 800d9e8:	460f      	mov	r7, r1
 800d9ea:	4620      	mov	r0, r4
 800d9ec:	4629      	mov	r1, r5
 800d9ee:	f7f2 fe2d 	bl	800064c <__aeabi_dmul>
 800d9f2:	4602      	mov	r2, r0
 800d9f4:	460b      	mov	r3, r1
 800d9f6:	4630      	mov	r0, r6
 800d9f8:	4639      	mov	r1, r7
 800d9fa:	f7f2 fc71 	bl	80002e0 <__adddf3>
 800d9fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800da00:	4b38      	ldr	r3, [pc, #224]	; (800dae4 <__ieee754_pow+0x75c>)
 800da02:	4413      	add	r3, r2
 800da04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da08:	f7f2 fc6a 	bl	80002e0 <__adddf3>
 800da0c:	4682      	mov	sl, r0
 800da0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800da10:	468b      	mov	fp, r1
 800da12:	f7f2 fdb1 	bl	8000578 <__aeabi_i2d>
 800da16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800da18:	4b33      	ldr	r3, [pc, #204]	; (800dae8 <__ieee754_pow+0x760>)
 800da1a:	4413      	add	r3, r2
 800da1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800da20:	4606      	mov	r6, r0
 800da22:	460f      	mov	r7, r1
 800da24:	4652      	mov	r2, sl
 800da26:	465b      	mov	r3, fp
 800da28:	ec51 0b18 	vmov	r0, r1, d8
 800da2c:	f7f2 fc58 	bl	80002e0 <__adddf3>
 800da30:	4642      	mov	r2, r8
 800da32:	464b      	mov	r3, r9
 800da34:	f7f2 fc54 	bl	80002e0 <__adddf3>
 800da38:	4632      	mov	r2, r6
 800da3a:	463b      	mov	r3, r7
 800da3c:	f7f2 fc50 	bl	80002e0 <__adddf3>
 800da40:	9c04      	ldr	r4, [sp, #16]
 800da42:	4632      	mov	r2, r6
 800da44:	463b      	mov	r3, r7
 800da46:	4620      	mov	r0, r4
 800da48:	460d      	mov	r5, r1
 800da4a:	f7f2 fc47 	bl	80002dc <__aeabi_dsub>
 800da4e:	4642      	mov	r2, r8
 800da50:	464b      	mov	r3, r9
 800da52:	f7f2 fc43 	bl	80002dc <__aeabi_dsub>
 800da56:	ec53 2b18 	vmov	r2, r3, d8
 800da5a:	f7f2 fc3f 	bl	80002dc <__aeabi_dsub>
 800da5e:	4602      	mov	r2, r0
 800da60:	460b      	mov	r3, r1
 800da62:	4650      	mov	r0, sl
 800da64:	4659      	mov	r1, fp
 800da66:	e606      	b.n	800d676 <__ieee754_pow+0x2ee>
 800da68:	2401      	movs	r4, #1
 800da6a:	e6a0      	b.n	800d7ae <__ieee754_pow+0x426>
 800da6c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800dac0 <__ieee754_pow+0x738>
 800da70:	e60d      	b.n	800d68e <__ieee754_pow+0x306>
 800da72:	bf00      	nop
 800da74:	f3af 8000 	nop.w
 800da78:	4a454eef 	.word	0x4a454eef
 800da7c:	3fca7e28 	.word	0x3fca7e28
 800da80:	93c9db65 	.word	0x93c9db65
 800da84:	3fcd864a 	.word	0x3fcd864a
 800da88:	a91d4101 	.word	0xa91d4101
 800da8c:	3fd17460 	.word	0x3fd17460
 800da90:	518f264d 	.word	0x518f264d
 800da94:	3fd55555 	.word	0x3fd55555
 800da98:	db6fabff 	.word	0xdb6fabff
 800da9c:	3fdb6db6 	.word	0x3fdb6db6
 800daa0:	33333303 	.word	0x33333303
 800daa4:	3fe33333 	.word	0x3fe33333
 800daa8:	e0000000 	.word	0xe0000000
 800daac:	3feec709 	.word	0x3feec709
 800dab0:	dc3a03fd 	.word	0xdc3a03fd
 800dab4:	3feec709 	.word	0x3feec709
 800dab8:	145b01f5 	.word	0x145b01f5
 800dabc:	be3e2fe0 	.word	0xbe3e2fe0
 800dac0:	00000000 	.word	0x00000000
 800dac4:	3ff00000 	.word	0x3ff00000
 800dac8:	7ff00000 	.word	0x7ff00000
 800dacc:	43400000 	.word	0x43400000
 800dad0:	0003988e 	.word	0x0003988e
 800dad4:	000bb679 	.word	0x000bb679
 800dad8:	0800e768 	.word	0x0800e768
 800dadc:	3ff00000 	.word	0x3ff00000
 800dae0:	40080000 	.word	0x40080000
 800dae4:	0800e788 	.word	0x0800e788
 800dae8:	0800e778 	.word	0x0800e778
 800daec:	a3b5      	add	r3, pc, #724	; (adr r3, 800ddc4 <__ieee754_pow+0xa3c>)
 800daee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daf2:	4640      	mov	r0, r8
 800daf4:	4649      	mov	r1, r9
 800daf6:	f7f2 fbf3 	bl	80002e0 <__adddf3>
 800dafa:	4622      	mov	r2, r4
 800dafc:	ec41 0b1a 	vmov	d10, r0, r1
 800db00:	462b      	mov	r3, r5
 800db02:	4630      	mov	r0, r6
 800db04:	4639      	mov	r1, r7
 800db06:	f7f2 fbe9 	bl	80002dc <__aeabi_dsub>
 800db0a:	4602      	mov	r2, r0
 800db0c:	460b      	mov	r3, r1
 800db0e:	ec51 0b1a 	vmov	r0, r1, d10
 800db12:	f7f3 f82b 	bl	8000b6c <__aeabi_dcmpgt>
 800db16:	2800      	cmp	r0, #0
 800db18:	f47f adf8 	bne.w	800d70c <__ieee754_pow+0x384>
 800db1c:	4aa4      	ldr	r2, [pc, #656]	; (800ddb0 <__ieee754_pow+0xa28>)
 800db1e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800db22:	4293      	cmp	r3, r2
 800db24:	f340 810b 	ble.w	800dd3e <__ieee754_pow+0x9b6>
 800db28:	151b      	asrs	r3, r3, #20
 800db2a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800db2e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800db32:	fa4a f303 	asr.w	r3, sl, r3
 800db36:	445b      	add	r3, fp
 800db38:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800db3c:	4e9d      	ldr	r6, [pc, #628]	; (800ddb4 <__ieee754_pow+0xa2c>)
 800db3e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800db42:	4116      	asrs	r6, r2
 800db44:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800db48:	2000      	movs	r0, #0
 800db4a:	ea23 0106 	bic.w	r1, r3, r6
 800db4e:	f1c2 0214 	rsb	r2, r2, #20
 800db52:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800db56:	fa4a fa02 	asr.w	sl, sl, r2
 800db5a:	f1bb 0f00 	cmp.w	fp, #0
 800db5e:	4602      	mov	r2, r0
 800db60:	460b      	mov	r3, r1
 800db62:	4620      	mov	r0, r4
 800db64:	4629      	mov	r1, r5
 800db66:	bfb8      	it	lt
 800db68:	f1ca 0a00 	rsblt	sl, sl, #0
 800db6c:	f7f2 fbb6 	bl	80002dc <__aeabi_dsub>
 800db70:	ec41 0b19 	vmov	d9, r0, r1
 800db74:	4642      	mov	r2, r8
 800db76:	464b      	mov	r3, r9
 800db78:	ec51 0b19 	vmov	r0, r1, d9
 800db7c:	f7f2 fbb0 	bl	80002e0 <__adddf3>
 800db80:	2400      	movs	r4, #0
 800db82:	a379      	add	r3, pc, #484	; (adr r3, 800dd68 <__ieee754_pow+0x9e0>)
 800db84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db88:	4620      	mov	r0, r4
 800db8a:	460d      	mov	r5, r1
 800db8c:	f7f2 fd5e 	bl	800064c <__aeabi_dmul>
 800db90:	ec53 2b19 	vmov	r2, r3, d9
 800db94:	4606      	mov	r6, r0
 800db96:	460f      	mov	r7, r1
 800db98:	4620      	mov	r0, r4
 800db9a:	4629      	mov	r1, r5
 800db9c:	f7f2 fb9e 	bl	80002dc <__aeabi_dsub>
 800dba0:	4602      	mov	r2, r0
 800dba2:	460b      	mov	r3, r1
 800dba4:	4640      	mov	r0, r8
 800dba6:	4649      	mov	r1, r9
 800dba8:	f7f2 fb98 	bl	80002dc <__aeabi_dsub>
 800dbac:	a370      	add	r3, pc, #448	; (adr r3, 800dd70 <__ieee754_pow+0x9e8>)
 800dbae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbb2:	f7f2 fd4b 	bl	800064c <__aeabi_dmul>
 800dbb6:	a370      	add	r3, pc, #448	; (adr r3, 800dd78 <__ieee754_pow+0x9f0>)
 800dbb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbbc:	4680      	mov	r8, r0
 800dbbe:	4689      	mov	r9, r1
 800dbc0:	4620      	mov	r0, r4
 800dbc2:	4629      	mov	r1, r5
 800dbc4:	f7f2 fd42 	bl	800064c <__aeabi_dmul>
 800dbc8:	4602      	mov	r2, r0
 800dbca:	460b      	mov	r3, r1
 800dbcc:	4640      	mov	r0, r8
 800dbce:	4649      	mov	r1, r9
 800dbd0:	f7f2 fb86 	bl	80002e0 <__adddf3>
 800dbd4:	4604      	mov	r4, r0
 800dbd6:	460d      	mov	r5, r1
 800dbd8:	4602      	mov	r2, r0
 800dbda:	460b      	mov	r3, r1
 800dbdc:	4630      	mov	r0, r6
 800dbde:	4639      	mov	r1, r7
 800dbe0:	f7f2 fb7e 	bl	80002e0 <__adddf3>
 800dbe4:	4632      	mov	r2, r6
 800dbe6:	463b      	mov	r3, r7
 800dbe8:	4680      	mov	r8, r0
 800dbea:	4689      	mov	r9, r1
 800dbec:	f7f2 fb76 	bl	80002dc <__aeabi_dsub>
 800dbf0:	4602      	mov	r2, r0
 800dbf2:	460b      	mov	r3, r1
 800dbf4:	4620      	mov	r0, r4
 800dbf6:	4629      	mov	r1, r5
 800dbf8:	f7f2 fb70 	bl	80002dc <__aeabi_dsub>
 800dbfc:	4642      	mov	r2, r8
 800dbfe:	4606      	mov	r6, r0
 800dc00:	460f      	mov	r7, r1
 800dc02:	464b      	mov	r3, r9
 800dc04:	4640      	mov	r0, r8
 800dc06:	4649      	mov	r1, r9
 800dc08:	f7f2 fd20 	bl	800064c <__aeabi_dmul>
 800dc0c:	a35c      	add	r3, pc, #368	; (adr r3, 800dd80 <__ieee754_pow+0x9f8>)
 800dc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc12:	4604      	mov	r4, r0
 800dc14:	460d      	mov	r5, r1
 800dc16:	f7f2 fd19 	bl	800064c <__aeabi_dmul>
 800dc1a:	a35b      	add	r3, pc, #364	; (adr r3, 800dd88 <__ieee754_pow+0xa00>)
 800dc1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc20:	f7f2 fb5c 	bl	80002dc <__aeabi_dsub>
 800dc24:	4622      	mov	r2, r4
 800dc26:	462b      	mov	r3, r5
 800dc28:	f7f2 fd10 	bl	800064c <__aeabi_dmul>
 800dc2c:	a358      	add	r3, pc, #352	; (adr r3, 800dd90 <__ieee754_pow+0xa08>)
 800dc2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc32:	f7f2 fb55 	bl	80002e0 <__adddf3>
 800dc36:	4622      	mov	r2, r4
 800dc38:	462b      	mov	r3, r5
 800dc3a:	f7f2 fd07 	bl	800064c <__aeabi_dmul>
 800dc3e:	a356      	add	r3, pc, #344	; (adr r3, 800dd98 <__ieee754_pow+0xa10>)
 800dc40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc44:	f7f2 fb4a 	bl	80002dc <__aeabi_dsub>
 800dc48:	4622      	mov	r2, r4
 800dc4a:	462b      	mov	r3, r5
 800dc4c:	f7f2 fcfe 	bl	800064c <__aeabi_dmul>
 800dc50:	a353      	add	r3, pc, #332	; (adr r3, 800dda0 <__ieee754_pow+0xa18>)
 800dc52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc56:	f7f2 fb43 	bl	80002e0 <__adddf3>
 800dc5a:	4622      	mov	r2, r4
 800dc5c:	462b      	mov	r3, r5
 800dc5e:	f7f2 fcf5 	bl	800064c <__aeabi_dmul>
 800dc62:	4602      	mov	r2, r0
 800dc64:	460b      	mov	r3, r1
 800dc66:	4640      	mov	r0, r8
 800dc68:	4649      	mov	r1, r9
 800dc6a:	f7f2 fb37 	bl	80002dc <__aeabi_dsub>
 800dc6e:	4604      	mov	r4, r0
 800dc70:	460d      	mov	r5, r1
 800dc72:	4602      	mov	r2, r0
 800dc74:	460b      	mov	r3, r1
 800dc76:	4640      	mov	r0, r8
 800dc78:	4649      	mov	r1, r9
 800dc7a:	f7f2 fce7 	bl	800064c <__aeabi_dmul>
 800dc7e:	2200      	movs	r2, #0
 800dc80:	ec41 0b19 	vmov	d9, r0, r1
 800dc84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dc88:	4620      	mov	r0, r4
 800dc8a:	4629      	mov	r1, r5
 800dc8c:	f7f2 fb26 	bl	80002dc <__aeabi_dsub>
 800dc90:	4602      	mov	r2, r0
 800dc92:	460b      	mov	r3, r1
 800dc94:	ec51 0b19 	vmov	r0, r1, d9
 800dc98:	f7f2 fe02 	bl	80008a0 <__aeabi_ddiv>
 800dc9c:	4632      	mov	r2, r6
 800dc9e:	4604      	mov	r4, r0
 800dca0:	460d      	mov	r5, r1
 800dca2:	463b      	mov	r3, r7
 800dca4:	4640      	mov	r0, r8
 800dca6:	4649      	mov	r1, r9
 800dca8:	f7f2 fcd0 	bl	800064c <__aeabi_dmul>
 800dcac:	4632      	mov	r2, r6
 800dcae:	463b      	mov	r3, r7
 800dcb0:	f7f2 fb16 	bl	80002e0 <__adddf3>
 800dcb4:	4602      	mov	r2, r0
 800dcb6:	460b      	mov	r3, r1
 800dcb8:	4620      	mov	r0, r4
 800dcba:	4629      	mov	r1, r5
 800dcbc:	f7f2 fb0e 	bl	80002dc <__aeabi_dsub>
 800dcc0:	4642      	mov	r2, r8
 800dcc2:	464b      	mov	r3, r9
 800dcc4:	f7f2 fb0a 	bl	80002dc <__aeabi_dsub>
 800dcc8:	460b      	mov	r3, r1
 800dcca:	4602      	mov	r2, r0
 800dccc:	493a      	ldr	r1, [pc, #232]	; (800ddb8 <__ieee754_pow+0xa30>)
 800dcce:	2000      	movs	r0, #0
 800dcd0:	f7f2 fb04 	bl	80002dc <__aeabi_dsub>
 800dcd4:	e9cd 0100 	strd	r0, r1, [sp]
 800dcd8:	9b01      	ldr	r3, [sp, #4]
 800dcda:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800dcde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dce2:	da2f      	bge.n	800dd44 <__ieee754_pow+0x9bc>
 800dce4:	4650      	mov	r0, sl
 800dce6:	ed9d 0b00 	vldr	d0, [sp]
 800dcea:	f000 f9cd 	bl	800e088 <scalbn>
 800dcee:	ec51 0b10 	vmov	r0, r1, d0
 800dcf2:	ec53 2b18 	vmov	r2, r3, d8
 800dcf6:	f7ff bbe0 	b.w	800d4ba <__ieee754_pow+0x132>
 800dcfa:	4b30      	ldr	r3, [pc, #192]	; (800ddbc <__ieee754_pow+0xa34>)
 800dcfc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800dd00:	429e      	cmp	r6, r3
 800dd02:	f77f af0b 	ble.w	800db1c <__ieee754_pow+0x794>
 800dd06:	4b2e      	ldr	r3, [pc, #184]	; (800ddc0 <__ieee754_pow+0xa38>)
 800dd08:	440b      	add	r3, r1
 800dd0a:	4303      	orrs	r3, r0
 800dd0c:	d00b      	beq.n	800dd26 <__ieee754_pow+0x99e>
 800dd0e:	a326      	add	r3, pc, #152	; (adr r3, 800dda8 <__ieee754_pow+0xa20>)
 800dd10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd14:	ec51 0b18 	vmov	r0, r1, d8
 800dd18:	f7f2 fc98 	bl	800064c <__aeabi_dmul>
 800dd1c:	a322      	add	r3, pc, #136	; (adr r3, 800dda8 <__ieee754_pow+0xa20>)
 800dd1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd22:	f7ff bbca 	b.w	800d4ba <__ieee754_pow+0x132>
 800dd26:	4622      	mov	r2, r4
 800dd28:	462b      	mov	r3, r5
 800dd2a:	f7f2 fad7 	bl	80002dc <__aeabi_dsub>
 800dd2e:	4642      	mov	r2, r8
 800dd30:	464b      	mov	r3, r9
 800dd32:	f7f2 ff11 	bl	8000b58 <__aeabi_dcmpge>
 800dd36:	2800      	cmp	r0, #0
 800dd38:	f43f aef0 	beq.w	800db1c <__ieee754_pow+0x794>
 800dd3c:	e7e7      	b.n	800dd0e <__ieee754_pow+0x986>
 800dd3e:	f04f 0a00 	mov.w	sl, #0
 800dd42:	e717      	b.n	800db74 <__ieee754_pow+0x7ec>
 800dd44:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd48:	4619      	mov	r1, r3
 800dd4a:	e7d2      	b.n	800dcf2 <__ieee754_pow+0x96a>
 800dd4c:	491a      	ldr	r1, [pc, #104]	; (800ddb8 <__ieee754_pow+0xa30>)
 800dd4e:	2000      	movs	r0, #0
 800dd50:	f7ff bb9e 	b.w	800d490 <__ieee754_pow+0x108>
 800dd54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dd58:	f7ff bb9a 	b.w	800d490 <__ieee754_pow+0x108>
 800dd5c:	9000      	str	r0, [sp, #0]
 800dd5e:	f7ff bb76 	b.w	800d44e <__ieee754_pow+0xc6>
 800dd62:	2100      	movs	r1, #0
 800dd64:	f7ff bb60 	b.w	800d428 <__ieee754_pow+0xa0>
 800dd68:	00000000 	.word	0x00000000
 800dd6c:	3fe62e43 	.word	0x3fe62e43
 800dd70:	fefa39ef 	.word	0xfefa39ef
 800dd74:	3fe62e42 	.word	0x3fe62e42
 800dd78:	0ca86c39 	.word	0x0ca86c39
 800dd7c:	be205c61 	.word	0xbe205c61
 800dd80:	72bea4d0 	.word	0x72bea4d0
 800dd84:	3e663769 	.word	0x3e663769
 800dd88:	c5d26bf1 	.word	0xc5d26bf1
 800dd8c:	3ebbbd41 	.word	0x3ebbbd41
 800dd90:	af25de2c 	.word	0xaf25de2c
 800dd94:	3f11566a 	.word	0x3f11566a
 800dd98:	16bebd93 	.word	0x16bebd93
 800dd9c:	3f66c16c 	.word	0x3f66c16c
 800dda0:	5555553e 	.word	0x5555553e
 800dda4:	3fc55555 	.word	0x3fc55555
 800dda8:	c2f8f359 	.word	0xc2f8f359
 800ddac:	01a56e1f 	.word	0x01a56e1f
 800ddb0:	3fe00000 	.word	0x3fe00000
 800ddb4:	000fffff 	.word	0x000fffff
 800ddb8:	3ff00000 	.word	0x3ff00000
 800ddbc:	4090cbff 	.word	0x4090cbff
 800ddc0:	3f6f3400 	.word	0x3f6f3400
 800ddc4:	652b82fe 	.word	0x652b82fe
 800ddc8:	3c971547 	.word	0x3c971547

0800ddcc <__ieee754_sqrt>:
 800ddcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddd0:	ec55 4b10 	vmov	r4, r5, d0
 800ddd4:	4e56      	ldr	r6, [pc, #344]	; (800df30 <__ieee754_sqrt+0x164>)
 800ddd6:	43ae      	bics	r6, r5
 800ddd8:	ee10 0a10 	vmov	r0, s0
 800dddc:	ee10 3a10 	vmov	r3, s0
 800dde0:	4629      	mov	r1, r5
 800dde2:	462a      	mov	r2, r5
 800dde4:	d110      	bne.n	800de08 <__ieee754_sqrt+0x3c>
 800dde6:	ee10 2a10 	vmov	r2, s0
 800ddea:	462b      	mov	r3, r5
 800ddec:	f7f2 fc2e 	bl	800064c <__aeabi_dmul>
 800ddf0:	4602      	mov	r2, r0
 800ddf2:	460b      	mov	r3, r1
 800ddf4:	4620      	mov	r0, r4
 800ddf6:	4629      	mov	r1, r5
 800ddf8:	f7f2 fa72 	bl	80002e0 <__adddf3>
 800ddfc:	4604      	mov	r4, r0
 800ddfe:	460d      	mov	r5, r1
 800de00:	ec45 4b10 	vmov	d0, r4, r5
 800de04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de08:	2d00      	cmp	r5, #0
 800de0a:	dc10      	bgt.n	800de2e <__ieee754_sqrt+0x62>
 800de0c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800de10:	4330      	orrs	r0, r6
 800de12:	d0f5      	beq.n	800de00 <__ieee754_sqrt+0x34>
 800de14:	b15d      	cbz	r5, 800de2e <__ieee754_sqrt+0x62>
 800de16:	ee10 2a10 	vmov	r2, s0
 800de1a:	462b      	mov	r3, r5
 800de1c:	ee10 0a10 	vmov	r0, s0
 800de20:	f7f2 fa5c 	bl	80002dc <__aeabi_dsub>
 800de24:	4602      	mov	r2, r0
 800de26:	460b      	mov	r3, r1
 800de28:	f7f2 fd3a 	bl	80008a0 <__aeabi_ddiv>
 800de2c:	e7e6      	b.n	800ddfc <__ieee754_sqrt+0x30>
 800de2e:	1509      	asrs	r1, r1, #20
 800de30:	d076      	beq.n	800df20 <__ieee754_sqrt+0x154>
 800de32:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800de36:	07ce      	lsls	r6, r1, #31
 800de38:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800de3c:	bf5e      	ittt	pl
 800de3e:	0fda      	lsrpl	r2, r3, #31
 800de40:	005b      	lslpl	r3, r3, #1
 800de42:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800de46:	0fda      	lsrs	r2, r3, #31
 800de48:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800de4c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800de50:	2000      	movs	r0, #0
 800de52:	106d      	asrs	r5, r5, #1
 800de54:	005b      	lsls	r3, r3, #1
 800de56:	f04f 0e16 	mov.w	lr, #22
 800de5a:	4684      	mov	ip, r0
 800de5c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800de60:	eb0c 0401 	add.w	r4, ip, r1
 800de64:	4294      	cmp	r4, r2
 800de66:	bfde      	ittt	le
 800de68:	1b12      	suble	r2, r2, r4
 800de6a:	eb04 0c01 	addle.w	ip, r4, r1
 800de6e:	1840      	addle	r0, r0, r1
 800de70:	0052      	lsls	r2, r2, #1
 800de72:	f1be 0e01 	subs.w	lr, lr, #1
 800de76:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800de7a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800de7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800de82:	d1ed      	bne.n	800de60 <__ieee754_sqrt+0x94>
 800de84:	4671      	mov	r1, lr
 800de86:	2720      	movs	r7, #32
 800de88:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800de8c:	4562      	cmp	r2, ip
 800de8e:	eb04 060e 	add.w	r6, r4, lr
 800de92:	dc02      	bgt.n	800de9a <__ieee754_sqrt+0xce>
 800de94:	d113      	bne.n	800debe <__ieee754_sqrt+0xf2>
 800de96:	429e      	cmp	r6, r3
 800de98:	d811      	bhi.n	800debe <__ieee754_sqrt+0xf2>
 800de9a:	2e00      	cmp	r6, #0
 800de9c:	eb06 0e04 	add.w	lr, r6, r4
 800dea0:	da43      	bge.n	800df2a <__ieee754_sqrt+0x15e>
 800dea2:	f1be 0f00 	cmp.w	lr, #0
 800dea6:	db40      	blt.n	800df2a <__ieee754_sqrt+0x15e>
 800dea8:	f10c 0801 	add.w	r8, ip, #1
 800deac:	eba2 020c 	sub.w	r2, r2, ip
 800deb0:	429e      	cmp	r6, r3
 800deb2:	bf88      	it	hi
 800deb4:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800deb8:	1b9b      	subs	r3, r3, r6
 800deba:	4421      	add	r1, r4
 800debc:	46c4      	mov	ip, r8
 800debe:	0052      	lsls	r2, r2, #1
 800dec0:	3f01      	subs	r7, #1
 800dec2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800dec6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800deca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800dece:	d1dd      	bne.n	800de8c <__ieee754_sqrt+0xc0>
 800ded0:	4313      	orrs	r3, r2
 800ded2:	d006      	beq.n	800dee2 <__ieee754_sqrt+0x116>
 800ded4:	1c4c      	adds	r4, r1, #1
 800ded6:	bf13      	iteet	ne
 800ded8:	3101      	addne	r1, #1
 800deda:	3001      	addeq	r0, #1
 800dedc:	4639      	moveq	r1, r7
 800dede:	f021 0101 	bicne.w	r1, r1, #1
 800dee2:	1043      	asrs	r3, r0, #1
 800dee4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800dee8:	0849      	lsrs	r1, r1, #1
 800deea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800deee:	07c2      	lsls	r2, r0, #31
 800def0:	bf48      	it	mi
 800def2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800def6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800defa:	460c      	mov	r4, r1
 800defc:	463d      	mov	r5, r7
 800defe:	e77f      	b.n	800de00 <__ieee754_sqrt+0x34>
 800df00:	0ada      	lsrs	r2, r3, #11
 800df02:	3815      	subs	r0, #21
 800df04:	055b      	lsls	r3, r3, #21
 800df06:	2a00      	cmp	r2, #0
 800df08:	d0fa      	beq.n	800df00 <__ieee754_sqrt+0x134>
 800df0a:	02d7      	lsls	r7, r2, #11
 800df0c:	d50a      	bpl.n	800df24 <__ieee754_sqrt+0x158>
 800df0e:	f1c1 0420 	rsb	r4, r1, #32
 800df12:	fa23 f404 	lsr.w	r4, r3, r4
 800df16:	1e4d      	subs	r5, r1, #1
 800df18:	408b      	lsls	r3, r1
 800df1a:	4322      	orrs	r2, r4
 800df1c:	1b41      	subs	r1, r0, r5
 800df1e:	e788      	b.n	800de32 <__ieee754_sqrt+0x66>
 800df20:	4608      	mov	r0, r1
 800df22:	e7f0      	b.n	800df06 <__ieee754_sqrt+0x13a>
 800df24:	0052      	lsls	r2, r2, #1
 800df26:	3101      	adds	r1, #1
 800df28:	e7ef      	b.n	800df0a <__ieee754_sqrt+0x13e>
 800df2a:	46e0      	mov	r8, ip
 800df2c:	e7be      	b.n	800deac <__ieee754_sqrt+0xe0>
 800df2e:	bf00      	nop
 800df30:	7ff00000 	.word	0x7ff00000

0800df34 <fabs>:
 800df34:	ec51 0b10 	vmov	r0, r1, d0
 800df38:	ee10 2a10 	vmov	r2, s0
 800df3c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800df40:	ec43 2b10 	vmov	d0, r2, r3
 800df44:	4770      	bx	lr

0800df46 <finite>:
 800df46:	b082      	sub	sp, #8
 800df48:	ed8d 0b00 	vstr	d0, [sp]
 800df4c:	9801      	ldr	r0, [sp, #4]
 800df4e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800df52:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800df56:	0fc0      	lsrs	r0, r0, #31
 800df58:	b002      	add	sp, #8
 800df5a:	4770      	bx	lr
 800df5c:	0000      	movs	r0, r0
	...

0800df60 <nan>:
 800df60:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800df68 <nan+0x8>
 800df64:	4770      	bx	lr
 800df66:	bf00      	nop
 800df68:	00000000 	.word	0x00000000
 800df6c:	7ff80000 	.word	0x7ff80000

0800df70 <rint>:
 800df70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df72:	ec51 0b10 	vmov	r0, r1, d0
 800df76:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800df7a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800df7e:	2e13      	cmp	r6, #19
 800df80:	ee10 4a10 	vmov	r4, s0
 800df84:	460b      	mov	r3, r1
 800df86:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800df8a:	dc58      	bgt.n	800e03e <rint+0xce>
 800df8c:	2e00      	cmp	r6, #0
 800df8e:	da2b      	bge.n	800dfe8 <rint+0x78>
 800df90:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800df94:	4302      	orrs	r2, r0
 800df96:	d023      	beq.n	800dfe0 <rint+0x70>
 800df98:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800df9c:	4302      	orrs	r2, r0
 800df9e:	4254      	negs	r4, r2
 800dfa0:	4314      	orrs	r4, r2
 800dfa2:	0c4b      	lsrs	r3, r1, #17
 800dfa4:	0b24      	lsrs	r4, r4, #12
 800dfa6:	045b      	lsls	r3, r3, #17
 800dfa8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800dfac:	ea44 0103 	orr.w	r1, r4, r3
 800dfb0:	4b32      	ldr	r3, [pc, #200]	; (800e07c <rint+0x10c>)
 800dfb2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800dfb6:	e9d3 6700 	ldrd	r6, r7, [r3]
 800dfba:	4602      	mov	r2, r0
 800dfbc:	460b      	mov	r3, r1
 800dfbe:	4630      	mov	r0, r6
 800dfc0:	4639      	mov	r1, r7
 800dfc2:	f7f2 f98d 	bl	80002e0 <__adddf3>
 800dfc6:	e9cd 0100 	strd	r0, r1, [sp]
 800dfca:	463b      	mov	r3, r7
 800dfcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dfd0:	4632      	mov	r2, r6
 800dfd2:	f7f2 f983 	bl	80002dc <__aeabi_dsub>
 800dfd6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dfda:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800dfde:	4639      	mov	r1, r7
 800dfe0:	ec41 0b10 	vmov	d0, r0, r1
 800dfe4:	b003      	add	sp, #12
 800dfe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dfe8:	4a25      	ldr	r2, [pc, #148]	; (800e080 <rint+0x110>)
 800dfea:	4132      	asrs	r2, r6
 800dfec:	ea01 0702 	and.w	r7, r1, r2
 800dff0:	4307      	orrs	r7, r0
 800dff2:	d0f5      	beq.n	800dfe0 <rint+0x70>
 800dff4:	0851      	lsrs	r1, r2, #1
 800dff6:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800dffa:	4314      	orrs	r4, r2
 800dffc:	d00c      	beq.n	800e018 <rint+0xa8>
 800dffe:	ea23 0201 	bic.w	r2, r3, r1
 800e002:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800e006:	2e13      	cmp	r6, #19
 800e008:	fa43 f606 	asr.w	r6, r3, r6
 800e00c:	bf0c      	ite	eq
 800e00e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800e012:	2400      	movne	r4, #0
 800e014:	ea42 0306 	orr.w	r3, r2, r6
 800e018:	4918      	ldr	r1, [pc, #96]	; (800e07c <rint+0x10c>)
 800e01a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800e01e:	4622      	mov	r2, r4
 800e020:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e024:	4620      	mov	r0, r4
 800e026:	4629      	mov	r1, r5
 800e028:	f7f2 f95a 	bl	80002e0 <__adddf3>
 800e02c:	e9cd 0100 	strd	r0, r1, [sp]
 800e030:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e034:	4622      	mov	r2, r4
 800e036:	462b      	mov	r3, r5
 800e038:	f7f2 f950 	bl	80002dc <__aeabi_dsub>
 800e03c:	e7d0      	b.n	800dfe0 <rint+0x70>
 800e03e:	2e33      	cmp	r6, #51	; 0x33
 800e040:	dd07      	ble.n	800e052 <rint+0xe2>
 800e042:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e046:	d1cb      	bne.n	800dfe0 <rint+0x70>
 800e048:	ee10 2a10 	vmov	r2, s0
 800e04c:	f7f2 f948 	bl	80002e0 <__adddf3>
 800e050:	e7c6      	b.n	800dfe0 <rint+0x70>
 800e052:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800e056:	f04f 36ff 	mov.w	r6, #4294967295
 800e05a:	40d6      	lsrs	r6, r2
 800e05c:	4230      	tst	r0, r6
 800e05e:	d0bf      	beq.n	800dfe0 <rint+0x70>
 800e060:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800e064:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800e068:	bf1f      	itttt	ne
 800e06a:	ea24 0101 	bicne.w	r1, r4, r1
 800e06e:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800e072:	fa44 f202 	asrne.w	r2, r4, r2
 800e076:	ea41 0402 	orrne.w	r4, r1, r2
 800e07a:	e7cd      	b.n	800e018 <rint+0xa8>
 800e07c:	0800e798 	.word	0x0800e798
 800e080:	000fffff 	.word	0x000fffff
 800e084:	00000000 	.word	0x00000000

0800e088 <scalbn>:
 800e088:	b570      	push	{r4, r5, r6, lr}
 800e08a:	ec55 4b10 	vmov	r4, r5, d0
 800e08e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e092:	4606      	mov	r6, r0
 800e094:	462b      	mov	r3, r5
 800e096:	b99a      	cbnz	r2, 800e0c0 <scalbn+0x38>
 800e098:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e09c:	4323      	orrs	r3, r4
 800e09e:	d036      	beq.n	800e10e <scalbn+0x86>
 800e0a0:	4b39      	ldr	r3, [pc, #228]	; (800e188 <scalbn+0x100>)
 800e0a2:	4629      	mov	r1, r5
 800e0a4:	ee10 0a10 	vmov	r0, s0
 800e0a8:	2200      	movs	r2, #0
 800e0aa:	f7f2 facf 	bl	800064c <__aeabi_dmul>
 800e0ae:	4b37      	ldr	r3, [pc, #220]	; (800e18c <scalbn+0x104>)
 800e0b0:	429e      	cmp	r6, r3
 800e0b2:	4604      	mov	r4, r0
 800e0b4:	460d      	mov	r5, r1
 800e0b6:	da10      	bge.n	800e0da <scalbn+0x52>
 800e0b8:	a32b      	add	r3, pc, #172	; (adr r3, 800e168 <scalbn+0xe0>)
 800e0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0be:	e03a      	b.n	800e136 <scalbn+0xae>
 800e0c0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e0c4:	428a      	cmp	r2, r1
 800e0c6:	d10c      	bne.n	800e0e2 <scalbn+0x5a>
 800e0c8:	ee10 2a10 	vmov	r2, s0
 800e0cc:	4620      	mov	r0, r4
 800e0ce:	4629      	mov	r1, r5
 800e0d0:	f7f2 f906 	bl	80002e0 <__adddf3>
 800e0d4:	4604      	mov	r4, r0
 800e0d6:	460d      	mov	r5, r1
 800e0d8:	e019      	b.n	800e10e <scalbn+0x86>
 800e0da:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e0de:	460b      	mov	r3, r1
 800e0e0:	3a36      	subs	r2, #54	; 0x36
 800e0e2:	4432      	add	r2, r6
 800e0e4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e0e8:	428a      	cmp	r2, r1
 800e0ea:	dd08      	ble.n	800e0fe <scalbn+0x76>
 800e0ec:	2d00      	cmp	r5, #0
 800e0ee:	a120      	add	r1, pc, #128	; (adr r1, 800e170 <scalbn+0xe8>)
 800e0f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0f4:	da1c      	bge.n	800e130 <scalbn+0xa8>
 800e0f6:	a120      	add	r1, pc, #128	; (adr r1, 800e178 <scalbn+0xf0>)
 800e0f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0fc:	e018      	b.n	800e130 <scalbn+0xa8>
 800e0fe:	2a00      	cmp	r2, #0
 800e100:	dd08      	ble.n	800e114 <scalbn+0x8c>
 800e102:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e106:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e10a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e10e:	ec45 4b10 	vmov	d0, r4, r5
 800e112:	bd70      	pop	{r4, r5, r6, pc}
 800e114:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e118:	da19      	bge.n	800e14e <scalbn+0xc6>
 800e11a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e11e:	429e      	cmp	r6, r3
 800e120:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800e124:	dd0a      	ble.n	800e13c <scalbn+0xb4>
 800e126:	a112      	add	r1, pc, #72	; (adr r1, 800e170 <scalbn+0xe8>)
 800e128:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d1e2      	bne.n	800e0f6 <scalbn+0x6e>
 800e130:	a30f      	add	r3, pc, #60	; (adr r3, 800e170 <scalbn+0xe8>)
 800e132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e136:	f7f2 fa89 	bl	800064c <__aeabi_dmul>
 800e13a:	e7cb      	b.n	800e0d4 <scalbn+0x4c>
 800e13c:	a10a      	add	r1, pc, #40	; (adr r1, 800e168 <scalbn+0xe0>)
 800e13e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e142:	2b00      	cmp	r3, #0
 800e144:	d0b8      	beq.n	800e0b8 <scalbn+0x30>
 800e146:	a10e      	add	r1, pc, #56	; (adr r1, 800e180 <scalbn+0xf8>)
 800e148:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e14c:	e7b4      	b.n	800e0b8 <scalbn+0x30>
 800e14e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e152:	3236      	adds	r2, #54	; 0x36
 800e154:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e158:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e15c:	4620      	mov	r0, r4
 800e15e:	4b0c      	ldr	r3, [pc, #48]	; (800e190 <scalbn+0x108>)
 800e160:	2200      	movs	r2, #0
 800e162:	e7e8      	b.n	800e136 <scalbn+0xae>
 800e164:	f3af 8000 	nop.w
 800e168:	c2f8f359 	.word	0xc2f8f359
 800e16c:	01a56e1f 	.word	0x01a56e1f
 800e170:	8800759c 	.word	0x8800759c
 800e174:	7e37e43c 	.word	0x7e37e43c
 800e178:	8800759c 	.word	0x8800759c
 800e17c:	fe37e43c 	.word	0xfe37e43c
 800e180:	c2f8f359 	.word	0xc2f8f359
 800e184:	81a56e1f 	.word	0x81a56e1f
 800e188:	43500000 	.word	0x43500000
 800e18c:	ffff3cb0 	.word	0xffff3cb0
 800e190:	3c900000 	.word	0x3c900000

0800e194 <_init>:
 800e194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e196:	bf00      	nop
 800e198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e19a:	bc08      	pop	{r3}
 800e19c:	469e      	mov	lr, r3
 800e19e:	4770      	bx	lr

0800e1a0 <_fini>:
 800e1a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1a2:	bf00      	nop
 800e1a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e1a6:	bc08      	pop	{r3}
 800e1a8:	469e      	mov	lr, r3
 800e1aa:	4770      	bx	lr
