blk_mem_64x1000.v,verilog,xil_defaultlib,../../../../swtich.gen/sources_1/ip/blk_mem_64x1000/sim/blk_mem_64x1000.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
