// Seed: 3687902487
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
    , id_6,
    input logic id_2,
    input logic id_3,
    output id_4,
    output logic id_5
);
  assign id_6[1] = 1;
endmodule
