
simonS_index_sig.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026c4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  080027d0  080027d0  000127d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800284c  0800284c  0001284c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002850  08002850  00012850  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000024  20000000  08002854  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000dc  20000024  08002878  00020024  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000100  08002878  00020100  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001238b  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002506  00000000  00000000  000323d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000bd8  00000000  00000000  000348e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ac0  00000000  00000000  000354b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005bf0  00000000  00000000  00035f78  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000036f7  00000000  00000000  0003bb68  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003f25f  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002fac  00000000  00000000  0003f2dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000024 	.word	0x20000024
 8000128:	00000000 	.word	0x00000000
 800012c:	080027b8 	.word	0x080027b8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000028 	.word	0x20000028
 8000148:	080027b8 	.word	0x080027b8

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000160:	4a38      	ldr	r2, [pc, #224]	; (8000244 <MX_GPIO_Init+0xf8>)
 8000162:	4b38      	ldr	r3, [pc, #224]	; (8000244 <MX_GPIO_Init+0xf8>)
 8000164:	699b      	ldr	r3, [r3, #24]
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b35      	ldr	r3, [pc, #212]	; (8000244 <MX_GPIO_Init+0xf8>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0310 	and.w	r3, r3, #16
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000178:	4a32      	ldr	r2, [pc, #200]	; (8000244 <MX_GPIO_Init+0xf8>)
 800017a:	4b32      	ldr	r3, [pc, #200]	; (8000244 <MX_GPIO_Init+0xf8>)
 800017c:	699b      	ldr	r3, [r3, #24]
 800017e:	f043 0304 	orr.w	r3, r3, #4
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b2f      	ldr	r3, [pc, #188]	; (8000244 <MX_GPIO_Init+0xf8>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0304 	and.w	r3, r3, #4
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000190:	4a2c      	ldr	r2, [pc, #176]	; (8000244 <MX_GPIO_Init+0xf8>)
 8000192:	4b2c      	ldr	r3, [pc, #176]	; (8000244 <MX_GPIO_Init+0xf8>)
 8000194:	699b      	ldr	r3, [r3, #24]
 8000196:	f043 0308 	orr.w	r3, r3, #8
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b29      	ldr	r3, [pc, #164]	; (8000244 <MX_GPIO_Init+0xf8>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0308 	and.w	r3, r3, #8
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 80001a8:	2200      	movs	r2, #0
 80001aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001ae:	4826      	ldr	r0, [pc, #152]	; (8000248 <MX_GPIO_Init+0xfc>)
 80001b0:	f000 fdcc 	bl	8000d4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, out0_Pin|out1_Pin|out2_Pin|out3_Pin, GPIO_PIN_RESET);
 80001b4:	2200      	movs	r2, #0
 80001b6:	210f      	movs	r1, #15
 80001b8:	4824      	ldr	r0, [pc, #144]	; (800024c <MX_GPIO_Init+0x100>)
 80001ba:	f000 fdc7 	bl	8000d4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = led_Pin;
 80001be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80001c4:	2311      	movs	r3, #17
 80001c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001c8:	2300      	movs	r3, #0
 80001ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001cc:	2302      	movs	r3, #2
 80001ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 80001d0:	f107 0310 	add.w	r3, r7, #16
 80001d4:	4619      	mov	r1, r3
 80001d6:	481c      	ldr	r0, [pc, #112]	; (8000248 <MX_GPIO_Init+0xfc>)
 80001d8:	f000 fc5a 	bl	8000a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = out0_Pin|out1_Pin|out2_Pin|out3_Pin;
 80001dc:	230f      	movs	r3, #15
 80001de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001e0:	2301      	movs	r3, #1
 80001e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001e4:	2300      	movs	r3, #0
 80001e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001e8:	2302      	movs	r3, #2
 80001ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001ec:	f107 0310 	add.w	r3, r7, #16
 80001f0:	4619      	mov	r1, r3
 80001f2:	4816      	ldr	r0, [pc, #88]	; (800024c <MX_GPIO_Init+0x100>)
 80001f4:	f000 fc4c 	bl	8000a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = END_SW0_Pin|END_SW1_Pin|END_SW2_Pin|END_SW3_Pin;
 80001f8:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80001fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80001fe:	2300      	movs	r3, #0
 8000200:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000202:	2301      	movs	r3, #1
 8000204:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000206:	f107 0310 	add.w	r3, r7, #16
 800020a:	4619      	mov	r1, r3
 800020c:	4810      	ldr	r0, [pc, #64]	; (8000250 <MX_GPIO_Init+0x104>)
 800020e:	f000 fc3f 	bl	8000a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = idx_int0_Pin|idx_int1_Pin|idx_int2_Pin|idx_int3_Pin;
 8000212:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000216:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000218:	4b0e      	ldr	r3, [pc, #56]	; (8000254 <MX_GPIO_Init+0x108>)
 800021a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800021c:	2300      	movs	r3, #0
 800021e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000220:	f107 0310 	add.w	r3, r7, #16
 8000224:	4619      	mov	r1, r3
 8000226:	480a      	ldr	r0, [pc, #40]	; (8000250 <MX_GPIO_Init+0x104>)
 8000228:	f000 fc32 	bl	8000a90 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800022c:	2200      	movs	r2, #0
 800022e:	2100      	movs	r1, #0
 8000230:	2017      	movs	r0, #23
 8000232:	f000 fb7a 	bl	800092a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000236:	2017      	movs	r0, #23
 8000238:	f000 fb93 	bl	8000962 <HAL_NVIC_EnableIRQ>

}
 800023c:	bf00      	nop
 800023e:	3720      	adds	r7, #32
 8000240:	46bd      	mov	sp, r7
 8000242:	bd80      	pop	{r7, pc}
 8000244:	40021000 	.word	0x40021000
 8000248:	40011000 	.word	0x40011000
 800024c:	40010800 	.word	0x40010800
 8000250:	40010c00 	.word	0x40010c00
 8000254:	10110000 	.word	0x10110000

08000258 <taskTimer_cb>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void taskTimer_cb(void) {
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
 800025c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000260:	4807      	ldr	r0, [pc, #28]	; (8000280 <taskTimer_cb+0x28>)
 8000262:	f000 fd8b 	bl	8000d7c <HAL_GPIO_TogglePin>
    HAL_UART_Transmit_IT(&huart1, uart_test_msg, sizeof(uart_test_msg));
 8000266:	2215      	movs	r2, #21
 8000268:	4906      	ldr	r1, [pc, #24]	; (8000284 <taskTimer_cb+0x2c>)
 800026a:	4807      	ldr	r0, [pc, #28]	; (8000288 <taskTimer_cb+0x30>)
 800026c:	f001 fdd6 	bl	8001e1c <HAL_UART_Transmit_IT>

    /* set timer for new cycle */
    swTimer.set(&xTaskTimer, TASK_PERIODE);
 8000270:	4b06      	ldr	r3, [pc, #24]	; (800028c <taskTimer_cb+0x34>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	f242 7110 	movw	r1, #10000	; 0x2710
 8000278:	4805      	ldr	r0, [pc, #20]	; (8000290 <taskTimer_cb+0x38>)
 800027a:	4798      	blx	r3
}
 800027c:	bf00      	nop
 800027e:	bd80      	pop	{r7, pc}
 8000280:	40011000 	.word	0x40011000
 8000284:	20000000 	.word	0x20000000
 8000288:	20000094 	.word	0x20000094
 800028c:	08002830 	.word	0x08002830
 8000290:	20000040 	.word	0x20000040

08000294 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000294:	b580      	push	{r7, lr}
 8000296:	b082      	sub	sp, #8
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
    //     HAL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
    // }
    // cnt++;

    /* drive software timers: resolition is 0.1 ms */
    swTimer_tick();
 800029c:	f002 f980 	bl	80025a0 <swTimer_tick>
}
 80002a0:	bf00      	nop
 80002a2:	3708      	adds	r7, #8
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}

080002a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002ac:	f000 fa0a 	bl	80006c4 <HAL_Init>

  /* USER CODE BEGIN Init */

  swTimer_init(&xTaskTimer);
 80002b0:	480c      	ldr	r0, [pc, #48]	; (80002e4 <main+0x3c>)
 80002b2:	f002 f9b1 	bl	8002618 <swTimer_init>
  swTimer.attach_callBack(&xTaskTimer, taskTimer_cb);
 80002b6:	4b0c      	ldr	r3, [pc, #48]	; (80002e8 <main+0x40>)
 80002b8:	699b      	ldr	r3, [r3, #24]
 80002ba:	490c      	ldr	r1, [pc, #48]	; (80002ec <main+0x44>)
 80002bc:	4809      	ldr	r0, [pc, #36]	; (80002e4 <main+0x3c>)
 80002be:	4798      	blx	r3
  swTimer.set(&xTaskTimer, TASK_PERIODE);
 80002c0:	4b09      	ldr	r3, [pc, #36]	; (80002e8 <main+0x40>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	f242 7110 	movw	r1, #10000	; 0x2710
 80002c8:	4806      	ldr	r0, [pc, #24]	; (80002e4 <main+0x3c>)
 80002ca:	4798      	blx	r3

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002cc:	f000 f812 	bl	80002f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002d0:	f7ff ff3c 	bl	800014c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80002d4:	f000 f978 	bl	80005c8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80002d8:	f000 f906 	bl	80004e8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <main+0x48>)
 80002de:	f001 f9ce 	bl	800167e <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
 80002e2:	e7fe      	b.n	80002e2 <main+0x3a>
 80002e4:	20000040 	.word	0x20000040
 80002e8:	08002830 	.word	0x08002830
 80002ec:	08000259 	.word	0x08000259
 80002f0:	20000054 	.word	0x20000054

080002f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b090      	sub	sp, #64	; 0x40
 80002f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002fa:	f107 0318 	add.w	r3, r7, #24
 80002fe:	2228      	movs	r2, #40	; 0x28
 8000300:	2100      	movs	r1, #0
 8000302:	4618      	mov	r0, r3
 8000304:	f002 fa50 	bl	80027a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000308:	1d3b      	adds	r3, r7, #4
 800030a:	2200      	movs	r2, #0
 800030c:	601a      	str	r2, [r3, #0]
 800030e:	605a      	str	r2, [r3, #4]
 8000310:	609a      	str	r2, [r3, #8]
 8000312:	60da      	str	r2, [r3, #12]
 8000314:	611a      	str	r2, [r3, #16]

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000316:	2302      	movs	r3, #2
 8000318:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800031a:	2301      	movs	r3, #1
 800031c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800031e:	2310      	movs	r3, #16
 8000320:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000322:	2300      	movs	r3, #0
 8000324:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000326:	f107 0318 	add.w	r3, r7, #24
 800032a:	4618      	mov	r0, r3
 800032c:	f000 fd5a 	bl	8000de4 <HAL_RCC_OscConfig>
 8000330:	4603      	mov	r3, r0
 8000332:	2b00      	cmp	r3, #0
 8000334:	d001      	beq.n	800033a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000336:	f000 f818 	bl	800036a <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800033a:	230f      	movs	r3, #15
 800033c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800033e:	2300      	movs	r3, #0
 8000340:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000342:	2300      	movs	r3, #0
 8000344:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000346:	2300      	movs	r3, #0
 8000348:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800034a:	2300      	movs	r3, #0
 800034c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800034e:	1d3b      	adds	r3, r7, #4
 8000350:	2100      	movs	r1, #0
 8000352:	4618      	mov	r0, r3
 8000354:	f000 ffaa 	bl	80012ac <HAL_RCC_ClockConfig>
 8000358:	4603      	mov	r3, r0
 800035a:	2b00      	cmp	r3, #0
 800035c:	d001      	beq.n	8000362 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800035e:	f000 f804 	bl	800036a <Error_Handler>
  }
}
 8000362:	bf00      	nop
 8000364:	3740      	adds	r7, #64	; 0x40
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}

0800036a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800036a:	b480      	push	{r7}
 800036c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800036e:	bf00      	nop
 8000370:	46bd      	mov	sp, r7
 8000372:	bc80      	pop	{r7}
 8000374:	4770      	bx	lr
	...

08000378 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000378:	b480      	push	{r7}
 800037a:	b085      	sub	sp, #20
 800037c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800037e:	4a15      	ldr	r2, [pc, #84]	; (80003d4 <HAL_MspInit+0x5c>)
 8000380:	4b14      	ldr	r3, [pc, #80]	; (80003d4 <HAL_MspInit+0x5c>)
 8000382:	699b      	ldr	r3, [r3, #24]
 8000384:	f043 0301 	orr.w	r3, r3, #1
 8000388:	6193      	str	r3, [r2, #24]
 800038a:	4b12      	ldr	r3, [pc, #72]	; (80003d4 <HAL_MspInit+0x5c>)
 800038c:	699b      	ldr	r3, [r3, #24]
 800038e:	f003 0301 	and.w	r3, r3, #1
 8000392:	60bb      	str	r3, [r7, #8]
 8000394:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000396:	4a0f      	ldr	r2, [pc, #60]	; (80003d4 <HAL_MspInit+0x5c>)
 8000398:	4b0e      	ldr	r3, [pc, #56]	; (80003d4 <HAL_MspInit+0x5c>)
 800039a:	69db      	ldr	r3, [r3, #28]
 800039c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003a0:	61d3      	str	r3, [r2, #28]
 80003a2:	4b0c      	ldr	r3, [pc, #48]	; (80003d4 <HAL_MspInit+0x5c>)
 80003a4:	69db      	ldr	r3, [r3, #28]
 80003a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003aa:	607b      	str	r3, [r7, #4]
 80003ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003ae:	4b0a      	ldr	r3, [pc, #40]	; (80003d8 <HAL_MspInit+0x60>)
 80003b0:	685b      	ldr	r3, [r3, #4]
 80003b2:	60fb      	str	r3, [r7, #12]
 80003b4:	68fb      	ldr	r3, [r7, #12]
 80003b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003ba:	60fb      	str	r3, [r7, #12]
 80003bc:	68fb      	ldr	r3, [r7, #12]
 80003be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003c2:	60fb      	str	r3, [r7, #12]
 80003c4:	4a04      	ldr	r2, [pc, #16]	; (80003d8 <HAL_MspInit+0x60>)
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ca:	bf00      	nop
 80003cc:	3714      	adds	r7, #20
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bc80      	pop	{r7}
 80003d2:	4770      	bx	lr
 80003d4:	40021000 	.word	0x40021000
 80003d8:	40010000 	.word	0x40010000

080003dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80003e0:	bf00      	nop
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bc80      	pop	{r7}
 80003e6:	4770      	bx	lr

080003e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ec:	e7fe      	b.n	80003ec <HardFault_Handler+0x4>

080003ee <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003ee:	b480      	push	{r7}
 80003f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003f2:	e7fe      	b.n	80003f2 <MemManage_Handler+0x4>

080003f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003f8:	e7fe      	b.n	80003f8 <BusFault_Handler+0x4>

080003fa <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003fa:	b480      	push	{r7}
 80003fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003fe:	e7fe      	b.n	80003fe <UsageFault_Handler+0x4>

08000400 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000404:	bf00      	nop
 8000406:	46bd      	mov	sp, r7
 8000408:	bc80      	pop	{r7}
 800040a:	4770      	bx	lr

0800040c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000410:	bf00      	nop
 8000412:	46bd      	mov	sp, r7
 8000414:	bc80      	pop	{r7}
 8000416:	4770      	bx	lr

08000418 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800041c:	bf00      	nop
 800041e:	46bd      	mov	sp, r7
 8000420:	bc80      	pop	{r7}
 8000422:	4770      	bx	lr

08000424 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000428:	f000 f992 	bl	8000750 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  swTimer_tick();
 800042c:	f002 f8b8 	bl	80025a0 <swTimer_tick>

  /* USER CODE END SysTick_IRQn 1 */
}
 8000430:	bf00      	nop
 8000432:	bd80      	pop	{r7, pc}

08000434 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8000438:	2040      	movs	r0, #64	; 0x40
 800043a:	f000 fcb1 	bl	8000da0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800043e:	2080      	movs	r0, #128	; 0x80
 8000440:	f000 fcae 	bl	8000da0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000444:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000448:	f000 fcaa 	bl	8000da0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 800044c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000450:	f000 fca6 	bl	8000da0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000454:	bf00      	nop
 8000456:	bd80      	pop	{r7, pc}

08000458 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800045c:	4802      	ldr	r0, [pc, #8]	; (8000468 <TIM2_IRQHandler+0x10>)
 800045e:	f001 f928 	bl	80016b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000462:	bf00      	nop
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	20000054 	.word	0x20000054

0800046c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000470:	4802      	ldr	r0, [pc, #8]	; (800047c <USART1_IRQHandler+0x10>)
 8000472:	f001 fd17 	bl	8001ea4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000476:	bf00      	nop
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	20000094 	.word	0x20000094

08000480 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000484:	4a15      	ldr	r2, [pc, #84]	; (80004dc <SystemInit+0x5c>)
 8000486:	4b15      	ldr	r3, [pc, #84]	; (80004dc <SystemInit+0x5c>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	f043 0301 	orr.w	r3, r3, #1
 800048e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000490:	4912      	ldr	r1, [pc, #72]	; (80004dc <SystemInit+0x5c>)
 8000492:	4b12      	ldr	r3, [pc, #72]	; (80004dc <SystemInit+0x5c>)
 8000494:	685a      	ldr	r2, [r3, #4]
 8000496:	4b12      	ldr	r3, [pc, #72]	; (80004e0 <SystemInit+0x60>)
 8000498:	4013      	ands	r3, r2
 800049a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800049c:	4a0f      	ldr	r2, [pc, #60]	; (80004dc <SystemInit+0x5c>)
 800049e:	4b0f      	ldr	r3, [pc, #60]	; (80004dc <SystemInit+0x5c>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80004a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80004aa:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80004ac:	4a0b      	ldr	r2, [pc, #44]	; (80004dc <SystemInit+0x5c>)
 80004ae:	4b0b      	ldr	r3, [pc, #44]	; (80004dc <SystemInit+0x5c>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80004b6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80004b8:	4a08      	ldr	r2, [pc, #32]	; (80004dc <SystemInit+0x5c>)
 80004ba:	4b08      	ldr	r3, [pc, #32]	; (80004dc <SystemInit+0x5c>)
 80004bc:	685b      	ldr	r3, [r3, #4]
 80004be:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80004c2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80004c4:	4b05      	ldr	r3, [pc, #20]	; (80004dc <SystemInit+0x5c>)
 80004c6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80004ca:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80004cc:	4b05      	ldr	r3, [pc, #20]	; (80004e4 <SystemInit+0x64>)
 80004ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80004d2:	609a      	str	r2, [r3, #8]
#endif 
}
 80004d4:	bf00      	nop
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bc80      	pop	{r7}
 80004da:	4770      	bx	lr
 80004dc:	40021000 	.word	0x40021000
 80004e0:	f8ff0000 	.word	0xf8ff0000
 80004e4:	e000ed00 	.word	0xe000ed00

080004e8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b086      	sub	sp, #24
 80004ec:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004ee:	f107 0308 	add.w	r3, r7, #8
 80004f2:	2200      	movs	r2, #0
 80004f4:	601a      	str	r2, [r3, #0]
 80004f6:	605a      	str	r2, [r3, #4]
 80004f8:	609a      	str	r2, [r3, #8]
 80004fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004fc:	463b      	mov	r3, r7
 80004fe:	2200      	movs	r2, #0
 8000500:	601a      	str	r2, [r3, #0]
 8000502:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8000504:	4b1d      	ldr	r3, [pc, #116]	; (800057c <MX_TIM2_Init+0x94>)
 8000506:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800050a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8;
 800050c:	4b1b      	ldr	r3, [pc, #108]	; (800057c <MX_TIM2_Init+0x94>)
 800050e:	2208      	movs	r2, #8
 8000510:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000512:	4b1a      	ldr	r3, [pc, #104]	; (800057c <MX_TIM2_Init+0x94>)
 8000514:	2200      	movs	r2, #0
 8000516:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = TIM2_CNT;
 8000518:	4b18      	ldr	r3, [pc, #96]	; (800057c <MX_TIM2_Init+0x94>)
 800051a:	2264      	movs	r2, #100	; 0x64
 800051c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800051e:	4b17      	ldr	r3, [pc, #92]	; (800057c <MX_TIM2_Init+0x94>)
 8000520:	2200      	movs	r2, #0
 8000522:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000524:	4b15      	ldr	r3, [pc, #84]	; (800057c <MX_TIM2_Init+0x94>)
 8000526:	2280      	movs	r2, #128	; 0x80
 8000528:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800052a:	4814      	ldr	r0, [pc, #80]	; (800057c <MX_TIM2_Init+0x94>)
 800052c:	f001 f87c 	bl	8001628 <HAL_TIM_Base_Init>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8000536:	f7ff ff18 	bl	800036a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800053a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800053e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000540:	f107 0308 	add.w	r3, r7, #8
 8000544:	4619      	mov	r1, r3
 8000546:	480d      	ldr	r0, [pc, #52]	; (800057c <MX_TIM2_Init+0x94>)
 8000548:	f001 f9bb 	bl	80018c2 <HAL_TIM_ConfigClockSource>
 800054c:	4603      	mov	r3, r0
 800054e:	2b00      	cmp	r3, #0
 8000550:	d001      	beq.n	8000556 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8000552:	f7ff ff0a 	bl	800036a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000556:	2300      	movs	r3, #0
 8000558:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800055a:	2300      	movs	r3, #0
 800055c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800055e:	463b      	mov	r3, r7
 8000560:	4619      	mov	r1, r3
 8000562:	4806      	ldr	r0, [pc, #24]	; (800057c <MX_TIM2_Init+0x94>)
 8000564:	f001 fbb7 	bl	8001cd6 <HAL_TIMEx_MasterConfigSynchronization>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800056e:	f7ff fefc 	bl	800036a <Error_Handler>
  }

}
 8000572:	bf00      	nop
 8000574:	3718      	adds	r7, #24
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	20000054 	.word	0x20000054

08000580 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000590:	d113      	bne.n	80005ba <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000592:	4a0c      	ldr	r2, [pc, #48]	; (80005c4 <HAL_TIM_Base_MspInit+0x44>)
 8000594:	4b0b      	ldr	r3, [pc, #44]	; (80005c4 <HAL_TIM_Base_MspInit+0x44>)
 8000596:	69db      	ldr	r3, [r3, #28]
 8000598:	f043 0301 	orr.w	r3, r3, #1
 800059c:	61d3      	str	r3, [r2, #28]
 800059e:	4b09      	ldr	r3, [pc, #36]	; (80005c4 <HAL_TIM_Base_MspInit+0x44>)
 80005a0:	69db      	ldr	r3, [r3, #28]
 80005a2:	f003 0301 	and.w	r3, r3, #1
 80005a6:	60fb      	str	r3, [r7, #12]
 80005a8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80005aa:	2200      	movs	r2, #0
 80005ac:	2100      	movs	r1, #0
 80005ae:	201c      	movs	r0, #28
 80005b0:	f000 f9bb 	bl	800092a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80005b4:	201c      	movs	r0, #28
 80005b6:	f000 f9d4 	bl	8000962 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80005ba:	bf00      	nop
 80005bc:	3710      	adds	r7, #16
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	40021000 	.word	0x40021000

080005c8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80005cc:	4b11      	ldr	r3, [pc, #68]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005ce:	4a12      	ldr	r2, [pc, #72]	; (8000618 <MX_USART1_UART_Init+0x50>)
 80005d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80005d2:	4b10      	ldr	r3, [pc, #64]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80005d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005da:	4b0e      	ldr	r3, [pc, #56]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005dc:	2200      	movs	r2, #0
 80005de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005e0:	4b0c      	ldr	r3, [pc, #48]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005e6:	4b0b      	ldr	r3, [pc, #44]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005ec:	4b09      	ldr	r3, [pc, #36]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005ee:	220c      	movs	r2, #12
 80005f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005f2:	4b08      	ldr	r3, [pc, #32]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005f8:	4b06      	ldr	r3, [pc, #24]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005fe:	4805      	ldr	r0, [pc, #20]	; (8000614 <MX_USART1_UART_Init+0x4c>)
 8000600:	f001 fbbf 	bl	8001d82 <HAL_UART_Init>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800060a:	f7ff feae 	bl	800036a <Error_Handler>
  }

}
 800060e:	bf00      	nop
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	20000094 	.word	0x20000094
 8000618:	40013800 	.word	0x40013800

0800061c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b088      	sub	sp, #32
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000624:	f107 0310 	add.w	r3, r7, #16
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
 800062c:	605a      	str	r2, [r3, #4]
 800062e:	609a      	str	r2, [r3, #8]
 8000630:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a20      	ldr	r2, [pc, #128]	; (80006b8 <HAL_UART_MspInit+0x9c>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d139      	bne.n	80006b0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800063c:	4a1f      	ldr	r2, [pc, #124]	; (80006bc <HAL_UART_MspInit+0xa0>)
 800063e:	4b1f      	ldr	r3, [pc, #124]	; (80006bc <HAL_UART_MspInit+0xa0>)
 8000640:	699b      	ldr	r3, [r3, #24]
 8000642:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000646:	6193      	str	r3, [r2, #24]
 8000648:	4b1c      	ldr	r3, [pc, #112]	; (80006bc <HAL_UART_MspInit+0xa0>)
 800064a:	699b      	ldr	r3, [r3, #24]
 800064c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000650:	60fb      	str	r3, [r7, #12]
 8000652:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000654:	4a19      	ldr	r2, [pc, #100]	; (80006bc <HAL_UART_MspInit+0xa0>)
 8000656:	4b19      	ldr	r3, [pc, #100]	; (80006bc <HAL_UART_MspInit+0xa0>)
 8000658:	699b      	ldr	r3, [r3, #24]
 800065a:	f043 0304 	orr.w	r3, r3, #4
 800065e:	6193      	str	r3, [r2, #24]
 8000660:	4b16      	ldr	r3, [pc, #88]	; (80006bc <HAL_UART_MspInit+0xa0>)
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	f003 0304 	and.w	r3, r3, #4
 8000668:	60bb      	str	r3, [r7, #8]
 800066a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800066c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000670:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000672:	2302      	movs	r3, #2
 8000674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000676:	2303      	movs	r3, #3
 8000678:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800067a:	f107 0310 	add.w	r3, r7, #16
 800067e:	4619      	mov	r1, r3
 8000680:	480f      	ldr	r0, [pc, #60]	; (80006c0 <HAL_UART_MspInit+0xa4>)
 8000682:	f000 fa05 	bl	8000a90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000686:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800068a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800068c:	2300      	movs	r3, #0
 800068e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000690:	2300      	movs	r3, #0
 8000692:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000694:	f107 0310 	add.w	r3, r7, #16
 8000698:	4619      	mov	r1, r3
 800069a:	4809      	ldr	r0, [pc, #36]	; (80006c0 <HAL_UART_MspInit+0xa4>)
 800069c:	f000 f9f8 	bl	8000a90 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80006a0:	2200      	movs	r2, #0
 80006a2:	2100      	movs	r1, #0
 80006a4:	2025      	movs	r0, #37	; 0x25
 80006a6:	f000 f940 	bl	800092a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80006aa:	2025      	movs	r0, #37	; 0x25
 80006ac:	f000 f959 	bl	8000962 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80006b0:	bf00      	nop
 80006b2:	3720      	adds	r7, #32
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	40013800 	.word	0x40013800
 80006bc:	40021000 	.word	0x40021000
 80006c0:	40010800 	.word	0x40010800

080006c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006c8:	4a08      	ldr	r2, [pc, #32]	; (80006ec <HAL_Init+0x28>)
 80006ca:	4b08      	ldr	r3, [pc, #32]	; (80006ec <HAL_Init+0x28>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	f043 0310 	orr.w	r3, r3, #16
 80006d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006d4:	2003      	movs	r0, #3
 80006d6:	f000 f91d 	bl	8000914 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006da:	2000      	movs	r0, #0
 80006dc:	f000 f808 	bl	80006f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006e0:	f7ff fe4a 	bl	8000378 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006e4:	2300      	movs	r3, #0
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40022000 	.word	0x40022000

080006f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006f8:	4b12      	ldr	r3, [pc, #72]	; (8000744 <HAL_InitTick+0x54>)
 80006fa:	681a      	ldr	r2, [r3, #0]
 80006fc:	4b12      	ldr	r3, [pc, #72]	; (8000748 <HAL_InitTick+0x58>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	4619      	mov	r1, r3
 8000702:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000706:	fbb3 f3f1 	udiv	r3, r3, r1
 800070a:	fbb2 f3f3 	udiv	r3, r2, r3
 800070e:	4618      	mov	r0, r3
 8000710:	f000 f935 	bl	800097e <HAL_SYSTICK_Config>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800071a:	2301      	movs	r3, #1
 800071c:	e00e      	b.n	800073c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b0f      	cmp	r3, #15
 8000722:	d80a      	bhi.n	800073a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000724:	2200      	movs	r2, #0
 8000726:	6879      	ldr	r1, [r7, #4]
 8000728:	f04f 30ff 	mov.w	r0, #4294967295
 800072c:	f000 f8fd 	bl	800092a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000730:	4a06      	ldr	r2, [pc, #24]	; (800074c <HAL_InitTick+0x5c>)
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000736:	2300      	movs	r3, #0
 8000738:	e000      	b.n	800073c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800073a:	2301      	movs	r3, #1
}
 800073c:	4618      	mov	r0, r3
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	20000018 	.word	0x20000018
 8000748:	20000020 	.word	0x20000020
 800074c:	2000001c 	.word	0x2000001c

08000750 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000754:	4b05      	ldr	r3, [pc, #20]	; (800076c <HAL_IncTick+0x1c>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	461a      	mov	r2, r3
 800075a:	4b05      	ldr	r3, [pc, #20]	; (8000770 <HAL_IncTick+0x20>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	4413      	add	r3, r2
 8000760:	4a03      	ldr	r2, [pc, #12]	; (8000770 <HAL_IncTick+0x20>)
 8000762:	6013      	str	r3, [r2, #0]
}
 8000764:	bf00      	nop
 8000766:	46bd      	mov	sp, r7
 8000768:	bc80      	pop	{r7}
 800076a:	4770      	bx	lr
 800076c:	20000020 	.word	0x20000020
 8000770:	200000d4 	.word	0x200000d4

08000774 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  return uwTick;
 8000778:	4b02      	ldr	r3, [pc, #8]	; (8000784 <HAL_GetTick+0x10>)
 800077a:	681b      	ldr	r3, [r3, #0]
}
 800077c:	4618      	mov	r0, r3
 800077e:	46bd      	mov	sp, r7
 8000780:	bc80      	pop	{r7}
 8000782:	4770      	bx	lr
 8000784:	200000d4 	.word	0x200000d4

08000788 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	f003 0307 	and.w	r3, r3, #7
 8000796:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000798:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <NVIC_SetPriorityGrouping+0x44>)
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800079e:	68ba      	ldr	r2, [r7, #8]
 80007a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007a4:	4013      	ands	r3, r2
 80007a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007ba:	4a04      	ldr	r2, [pc, #16]	; (80007cc <NVIC_SetPriorityGrouping+0x44>)
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	60d3      	str	r3, [r2, #12]
}
 80007c0:	bf00      	nop
 80007c2:	3714      	adds	r7, #20
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bc80      	pop	{r7}
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	e000ed00 	.word	0xe000ed00

080007d0 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007d4:	4b04      	ldr	r3, [pc, #16]	; (80007e8 <NVIC_GetPriorityGrouping+0x18>)
 80007d6:	68db      	ldr	r3, [r3, #12]
 80007d8:	0a1b      	lsrs	r3, r3, #8
 80007da:	f003 0307 	and.w	r3, r3, #7
}
 80007de:	4618      	mov	r0, r3
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bc80      	pop	{r7}
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00

080007ec <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	4603      	mov	r3, r0
 80007f4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80007f6:	4908      	ldr	r1, [pc, #32]	; (8000818 <NVIC_EnableIRQ+0x2c>)
 80007f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fc:	095b      	lsrs	r3, r3, #5
 80007fe:	79fa      	ldrb	r2, [r7, #7]
 8000800:	f002 021f 	and.w	r2, r2, #31
 8000804:	2001      	movs	r0, #1
 8000806:	fa00 f202 	lsl.w	r2, r0, r2
 800080a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800080e:	bf00      	nop
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	bc80      	pop	{r7}
 8000816:	4770      	bx	lr
 8000818:	e000e100 	.word	0xe000e100

0800081c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	6039      	str	r1, [r7, #0]
 8000826:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082c:	2b00      	cmp	r3, #0
 800082e:	da0b      	bge.n	8000848 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000830:	490d      	ldr	r1, [pc, #52]	; (8000868 <NVIC_SetPriority+0x4c>)
 8000832:	79fb      	ldrb	r3, [r7, #7]
 8000834:	f003 030f 	and.w	r3, r3, #15
 8000838:	3b04      	subs	r3, #4
 800083a:	683a      	ldr	r2, [r7, #0]
 800083c:	b2d2      	uxtb	r2, r2
 800083e:	0112      	lsls	r2, r2, #4
 8000840:	b2d2      	uxtb	r2, r2
 8000842:	440b      	add	r3, r1
 8000844:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000846:	e009      	b.n	800085c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000848:	4908      	ldr	r1, [pc, #32]	; (800086c <NVIC_SetPriority+0x50>)
 800084a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800084e:	683a      	ldr	r2, [r7, #0]
 8000850:	b2d2      	uxtb	r2, r2
 8000852:	0112      	lsls	r2, r2, #4
 8000854:	b2d2      	uxtb	r2, r2
 8000856:	440b      	add	r3, r1
 8000858:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800085c:	bf00      	nop
 800085e:	370c      	adds	r7, #12
 8000860:	46bd      	mov	sp, r7
 8000862:	bc80      	pop	{r7}
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	e000ed00 	.word	0xe000ed00
 800086c:	e000e100 	.word	0xe000e100

08000870 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000870:	b480      	push	{r7}
 8000872:	b089      	sub	sp, #36	; 0x24
 8000874:	af00      	add	r7, sp, #0
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	60b9      	str	r1, [r7, #8]
 800087a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	f003 0307 	and.w	r3, r3, #7
 8000882:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000884:	69fb      	ldr	r3, [r7, #28]
 8000886:	f1c3 0307 	rsb	r3, r3, #7
 800088a:	2b04      	cmp	r3, #4
 800088c:	bf28      	it	cs
 800088e:	2304      	movcs	r3, #4
 8000890:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000892:	69fb      	ldr	r3, [r7, #28]
 8000894:	3304      	adds	r3, #4
 8000896:	2b06      	cmp	r3, #6
 8000898:	d902      	bls.n	80008a0 <NVIC_EncodePriority+0x30>
 800089a:	69fb      	ldr	r3, [r7, #28]
 800089c:	3b03      	subs	r3, #3
 800089e:	e000      	b.n	80008a2 <NVIC_EncodePriority+0x32>
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008a4:	2201      	movs	r2, #1
 80008a6:	69bb      	ldr	r3, [r7, #24]
 80008a8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ac:	1e5a      	subs	r2, r3, #1
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	401a      	ands	r2, r3
 80008b2:	697b      	ldr	r3, [r7, #20]
 80008b4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008b6:	2101      	movs	r1, #1
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	fa01 f303 	lsl.w	r3, r1, r3
 80008be:	1e59      	subs	r1, r3, #1
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008c4:	4313      	orrs	r3, r2
         );
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	3724      	adds	r7, #36	; 0x24
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bc80      	pop	{r7}
 80008ce:	4770      	bx	lr

080008d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	3b01      	subs	r3, #1
 80008dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008e0:	d301      	bcc.n	80008e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008e2:	2301      	movs	r3, #1
 80008e4:	e00f      	b.n	8000906 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008e6:	4a0a      	ldr	r2, [pc, #40]	; (8000910 <SysTick_Config+0x40>)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	3b01      	subs	r3, #1
 80008ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008ee:	210f      	movs	r1, #15
 80008f0:	f04f 30ff 	mov.w	r0, #4294967295
 80008f4:	f7ff ff92 	bl	800081c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008f8:	4b05      	ldr	r3, [pc, #20]	; (8000910 <SysTick_Config+0x40>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008fe:	4b04      	ldr	r3, [pc, #16]	; (8000910 <SysTick_Config+0x40>)
 8000900:	2207      	movs	r2, #7
 8000902:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000904:	2300      	movs	r3, #0
}
 8000906:	4618      	mov	r0, r3
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	e000e010 	.word	0xe000e010

08000914 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800091c:	6878      	ldr	r0, [r7, #4]
 800091e:	f7ff ff33 	bl	8000788 <NVIC_SetPriorityGrouping>
}
 8000922:	bf00      	nop
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}

0800092a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800092a:	b580      	push	{r7, lr}
 800092c:	b086      	sub	sp, #24
 800092e:	af00      	add	r7, sp, #0
 8000930:	4603      	mov	r3, r0
 8000932:	60b9      	str	r1, [r7, #8]
 8000934:	607a      	str	r2, [r7, #4]
 8000936:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000938:	2300      	movs	r3, #0
 800093a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800093c:	f7ff ff48 	bl	80007d0 <NVIC_GetPriorityGrouping>
 8000940:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000942:	687a      	ldr	r2, [r7, #4]
 8000944:	68b9      	ldr	r1, [r7, #8]
 8000946:	6978      	ldr	r0, [r7, #20]
 8000948:	f7ff ff92 	bl	8000870 <NVIC_EncodePriority>
 800094c:	4602      	mov	r2, r0
 800094e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000952:	4611      	mov	r1, r2
 8000954:	4618      	mov	r0, r3
 8000956:	f7ff ff61 	bl	800081c <NVIC_SetPriority>
}
 800095a:	bf00      	nop
 800095c:	3718      	adds	r7, #24
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}

08000962 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000962:	b580      	push	{r7, lr}
 8000964:	b082      	sub	sp, #8
 8000966:	af00      	add	r7, sp, #0
 8000968:	4603      	mov	r3, r0
 800096a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800096c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff ff3b 	bl	80007ec <NVIC_EnableIRQ>
}
 8000976:	bf00      	nop
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}

0800097e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	b082      	sub	sp, #8
 8000982:	af00      	add	r7, sp, #0
 8000984:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000986:	6878      	ldr	r0, [r7, #4]
 8000988:	f7ff ffa2 	bl	80008d0 <SysTick_Config>
 800098c:	4603      	mov	r3, r0
}
 800098e:	4618      	mov	r0, r3
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
	...

08000998 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80009a0:	2300      	movs	r3, #0
 80009a2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80009aa:	2b02      	cmp	r3, #2
 80009ac:	d005      	beq.n	80009ba <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	2204      	movs	r2, #4
 80009b2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80009b4:	2301      	movs	r3, #1
 80009b6:	73fb      	strb	r3, [r7, #15]
 80009b8:	e057      	b.n	8000a6a <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	6812      	ldr	r2, [r2, #0]
 80009c2:	6812      	ldr	r2, [r2, #0]
 80009c4:	f022 020e 	bic.w	r2, r2, #14
 80009c8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	687a      	ldr	r2, [r7, #4]
 80009d0:	6812      	ldr	r2, [r2, #0]
 80009d2:	6812      	ldr	r2, [r2, #0]
 80009d4:	f022 0201 	bic.w	r2, r2, #1
 80009d8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80009da:	4a26      	ldr	r2, [pc, #152]	; (8000a74 <HAL_DMA_Abort_IT+0xdc>)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4619      	mov	r1, r3
 80009e2:	4b25      	ldr	r3, [pc, #148]	; (8000a78 <HAL_DMA_Abort_IT+0xe0>)
 80009e4:	4299      	cmp	r1, r3
 80009e6:	d02e      	beq.n	8000a46 <HAL_DMA_Abort_IT+0xae>
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4619      	mov	r1, r3
 80009ee:	4b23      	ldr	r3, [pc, #140]	; (8000a7c <HAL_DMA_Abort_IT+0xe4>)
 80009f0:	4299      	cmp	r1, r3
 80009f2:	d026      	beq.n	8000a42 <HAL_DMA_Abort_IT+0xaa>
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4619      	mov	r1, r3
 80009fa:	4b21      	ldr	r3, [pc, #132]	; (8000a80 <HAL_DMA_Abort_IT+0xe8>)
 80009fc:	4299      	cmp	r1, r3
 80009fe:	d01d      	beq.n	8000a3c <HAL_DMA_Abort_IT+0xa4>
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4619      	mov	r1, r3
 8000a06:	4b1f      	ldr	r3, [pc, #124]	; (8000a84 <HAL_DMA_Abort_IT+0xec>)
 8000a08:	4299      	cmp	r1, r3
 8000a0a:	d014      	beq.n	8000a36 <HAL_DMA_Abort_IT+0x9e>
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4619      	mov	r1, r3
 8000a12:	4b1d      	ldr	r3, [pc, #116]	; (8000a88 <HAL_DMA_Abort_IT+0xf0>)
 8000a14:	4299      	cmp	r1, r3
 8000a16:	d00b      	beq.n	8000a30 <HAL_DMA_Abort_IT+0x98>
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4b1b      	ldr	r3, [pc, #108]	; (8000a8c <HAL_DMA_Abort_IT+0xf4>)
 8000a20:	4299      	cmp	r1, r3
 8000a22:	d102      	bne.n	8000a2a <HAL_DMA_Abort_IT+0x92>
 8000a24:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000a28:	e00e      	b.n	8000a48 <HAL_DMA_Abort_IT+0xb0>
 8000a2a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000a2e:	e00b      	b.n	8000a48 <HAL_DMA_Abort_IT+0xb0>
 8000a30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a34:	e008      	b.n	8000a48 <HAL_DMA_Abort_IT+0xb0>
 8000a36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a3a:	e005      	b.n	8000a48 <HAL_DMA_Abort_IT+0xb0>
 8000a3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a40:	e002      	b.n	8000a48 <HAL_DMA_Abort_IT+0xb0>
 8000a42:	2310      	movs	r3, #16
 8000a44:	e000      	b.n	8000a48 <HAL_DMA_Abort_IT+0xb0>
 8000a46:	2301      	movs	r3, #1
 8000a48:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2200      	movs	r2, #0
 8000a56:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d003      	beq.n	8000a6a <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	4798      	blx	r3
    } 
  }
  return status;
 8000a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	3710      	adds	r7, #16
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	40020000 	.word	0x40020000
 8000a78:	40020008 	.word	0x40020008
 8000a7c:	4002001c 	.word	0x4002001c
 8000a80:	40020030 	.word	0x40020030
 8000a84:	40020044 	.word	0x40020044
 8000a88:	40020058 	.word	0x40020058
 8000a8c:	4002006c 	.word	0x4002006c

08000a90 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b08b      	sub	sp, #44	; 0x2c
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
 8000a98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8000aaa:	2300      	movs	r3, #0
 8000aac:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000aae:	2300      	movs	r3, #0
 8000ab0:	627b      	str	r3, [r7, #36]	; 0x24
 8000ab2:	e127      	b.n	8000d04 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8000abc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	69fb      	ldr	r3, [r7, #28]
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ac8:	69ba      	ldr	r2, [r7, #24]
 8000aca:	69fb      	ldr	r3, [r7, #28]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	f040 8116 	bne.w	8000cfe <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	2b12      	cmp	r3, #18
 8000ad8:	d034      	beq.n	8000b44 <HAL_GPIO_Init+0xb4>
 8000ada:	2b12      	cmp	r3, #18
 8000adc:	d80d      	bhi.n	8000afa <HAL_GPIO_Init+0x6a>
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d02b      	beq.n	8000b3a <HAL_GPIO_Init+0xaa>
 8000ae2:	2b02      	cmp	r3, #2
 8000ae4:	d804      	bhi.n	8000af0 <HAL_GPIO_Init+0x60>
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d031      	beq.n	8000b4e <HAL_GPIO_Init+0xbe>
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d01c      	beq.n	8000b28 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000aee:	e048      	b.n	8000b82 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000af0:	2b03      	cmp	r3, #3
 8000af2:	d043      	beq.n	8000b7c <HAL_GPIO_Init+0xec>
 8000af4:	2b11      	cmp	r3, #17
 8000af6:	d01b      	beq.n	8000b30 <HAL_GPIO_Init+0xa0>
          break;
 8000af8:	e043      	b.n	8000b82 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000afa:	4a87      	ldr	r2, [pc, #540]	; (8000d18 <HAL_GPIO_Init+0x288>)
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d026      	beq.n	8000b4e <HAL_GPIO_Init+0xbe>
 8000b00:	4a85      	ldr	r2, [pc, #532]	; (8000d18 <HAL_GPIO_Init+0x288>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d806      	bhi.n	8000b14 <HAL_GPIO_Init+0x84>
 8000b06:	4a85      	ldr	r2, [pc, #532]	; (8000d1c <HAL_GPIO_Init+0x28c>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d020      	beq.n	8000b4e <HAL_GPIO_Init+0xbe>
 8000b0c:	4a84      	ldr	r2, [pc, #528]	; (8000d20 <HAL_GPIO_Init+0x290>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d01d      	beq.n	8000b4e <HAL_GPIO_Init+0xbe>
          break;
 8000b12:	e036      	b.n	8000b82 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000b14:	4a83      	ldr	r2, [pc, #524]	; (8000d24 <HAL_GPIO_Init+0x294>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d019      	beq.n	8000b4e <HAL_GPIO_Init+0xbe>
 8000b1a:	4a83      	ldr	r2, [pc, #524]	; (8000d28 <HAL_GPIO_Init+0x298>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d016      	beq.n	8000b4e <HAL_GPIO_Init+0xbe>
 8000b20:	4a82      	ldr	r2, [pc, #520]	; (8000d2c <HAL_GPIO_Init+0x29c>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d013      	beq.n	8000b4e <HAL_GPIO_Init+0xbe>
          break;
 8000b26:	e02c      	b.n	8000b82 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	623b      	str	r3, [r7, #32]
          break;
 8000b2e:	e028      	b.n	8000b82 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	3304      	adds	r3, #4
 8000b36:	623b      	str	r3, [r7, #32]
          break;
 8000b38:	e023      	b.n	8000b82 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	68db      	ldr	r3, [r3, #12]
 8000b3e:	3308      	adds	r3, #8
 8000b40:	623b      	str	r3, [r7, #32]
          break;
 8000b42:	e01e      	b.n	8000b82 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	68db      	ldr	r3, [r3, #12]
 8000b48:	330c      	adds	r3, #12
 8000b4a:	623b      	str	r3, [r7, #32]
          break;
 8000b4c:	e019      	b.n	8000b82 <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	689b      	ldr	r3, [r3, #8]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d102      	bne.n	8000b5c <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b56:	2304      	movs	r3, #4
 8000b58:	623b      	str	r3, [r7, #32]
          break;
 8000b5a:	e012      	b.n	8000b82 <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	689b      	ldr	r3, [r3, #8]
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d105      	bne.n	8000b70 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b64:	2308      	movs	r3, #8
 8000b66:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	69fa      	ldr	r2, [r7, #28]
 8000b6c:	611a      	str	r2, [r3, #16]
          break;
 8000b6e:	e008      	b.n	8000b82 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b70:	2308      	movs	r3, #8
 8000b72:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	69fa      	ldr	r2, [r7, #28]
 8000b78:	615a      	str	r2, [r3, #20]
          break;
 8000b7a:	e002      	b.n	8000b82 <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	623b      	str	r3, [r7, #32]
          break;
 8000b80:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b82:	69bb      	ldr	r3, [r7, #24]
 8000b84:	2bff      	cmp	r3, #255	; 0xff
 8000b86:	d801      	bhi.n	8000b8c <HAL_GPIO_Init+0xfc>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	e001      	b.n	8000b90 <HAL_GPIO_Init+0x100>
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	3304      	adds	r3, #4
 8000b90:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8000b92:	69bb      	ldr	r3, [r7, #24]
 8000b94:	2bff      	cmp	r3, #255	; 0xff
 8000b96:	d802      	bhi.n	8000b9e <HAL_GPIO_Init+0x10e>
 8000b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b9a:	009b      	lsls	r3, r3, #2
 8000b9c:	e002      	b.n	8000ba4 <HAL_GPIO_Init+0x114>
 8000b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba0:	3b08      	subs	r3, #8
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	210f      	movs	r1, #15
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb2:	43db      	mvns	r3, r3
 8000bb4:	401a      	ands	r2, r3
 8000bb6:	6a39      	ldr	r1, [r7, #32]
 8000bb8:	693b      	ldr	r3, [r7, #16]
 8000bba:	fa01 f303 	lsl.w	r3, r1, r3
 8000bbe:	431a      	orrs	r2, r3
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	f000 8096 	beq.w	8000cfe <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bd2:	4a57      	ldr	r2, [pc, #348]	; (8000d30 <HAL_GPIO_Init+0x2a0>)
 8000bd4:	4b56      	ldr	r3, [pc, #344]	; (8000d30 <HAL_GPIO_Init+0x2a0>)
 8000bd6:	699b      	ldr	r3, [r3, #24]
 8000bd8:	f043 0301 	orr.w	r3, r3, #1
 8000bdc:	6193      	str	r3, [r2, #24]
 8000bde:	4b54      	ldr	r3, [pc, #336]	; (8000d30 <HAL_GPIO_Init+0x2a0>)
 8000be0:	699b      	ldr	r3, [r3, #24]
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	60bb      	str	r3, [r7, #8]
 8000be8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8000bea:	4a52      	ldr	r2, [pc, #328]	; (8000d34 <HAL_GPIO_Init+0x2a4>)
 8000bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bee:	089b      	lsrs	r3, r3, #2
 8000bf0:	3302      	adds	r3, #2
 8000bf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bf6:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bfa:	f003 0303 	and.w	r3, r3, #3
 8000bfe:	009b      	lsls	r3, r3, #2
 8000c00:	220f      	movs	r2, #15
 8000c02:	fa02 f303 	lsl.w	r3, r2, r3
 8000c06:	43db      	mvns	r3, r3
 8000c08:	697a      	ldr	r2, [r7, #20]
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4a49      	ldr	r2, [pc, #292]	; (8000d38 <HAL_GPIO_Init+0x2a8>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d013      	beq.n	8000c3e <HAL_GPIO_Init+0x1ae>
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	4a48      	ldr	r2, [pc, #288]	; (8000d3c <HAL_GPIO_Init+0x2ac>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d00d      	beq.n	8000c3a <HAL_GPIO_Init+0x1aa>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4a47      	ldr	r2, [pc, #284]	; (8000d40 <HAL_GPIO_Init+0x2b0>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d007      	beq.n	8000c36 <HAL_GPIO_Init+0x1a6>
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4a46      	ldr	r2, [pc, #280]	; (8000d44 <HAL_GPIO_Init+0x2b4>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d101      	bne.n	8000c32 <HAL_GPIO_Init+0x1a2>
 8000c2e:	2303      	movs	r3, #3
 8000c30:	e006      	b.n	8000c40 <HAL_GPIO_Init+0x1b0>
 8000c32:	2304      	movs	r3, #4
 8000c34:	e004      	b.n	8000c40 <HAL_GPIO_Init+0x1b0>
 8000c36:	2302      	movs	r3, #2
 8000c38:	e002      	b.n	8000c40 <HAL_GPIO_Init+0x1b0>
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e000      	b.n	8000c40 <HAL_GPIO_Init+0x1b0>
 8000c3e:	2300      	movs	r3, #0
 8000c40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c42:	f002 0203 	and.w	r2, r2, #3
 8000c46:	0092      	lsls	r2, r2, #2
 8000c48:	4093      	lsls	r3, r2
 8000c4a:	697a      	ldr	r2, [r7, #20]
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8000c50:	4938      	ldr	r1, [pc, #224]	; (8000d34 <HAL_GPIO_Init+0x2a4>)
 8000c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c54:	089b      	lsrs	r3, r3, #2
 8000c56:	3302      	adds	r3, #2
 8000c58:	697a      	ldr	r2, [r7, #20]
 8000c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d006      	beq.n	8000c78 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c6a:	4937      	ldr	r1, [pc, #220]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000c6c:	4b36      	ldr	r3, [pc, #216]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	69bb      	ldr	r3, [r7, #24]
 8000c72:	4313      	orrs	r3, r2
 8000c74:	600b      	str	r3, [r1, #0]
 8000c76:	e006      	b.n	8000c86 <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c78:	4933      	ldr	r1, [pc, #204]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000c7a:	4b33      	ldr	r3, [pc, #204]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	69bb      	ldr	r3, [r7, #24]
 8000c80:	43db      	mvns	r3, r3
 8000c82:	4013      	ands	r3, r2
 8000c84:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d006      	beq.n	8000ca0 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c92:	492d      	ldr	r1, [pc, #180]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000c94:	4b2c      	ldr	r3, [pc, #176]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000c96:	685a      	ldr	r2, [r3, #4]
 8000c98:	69bb      	ldr	r3, [r7, #24]
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	604b      	str	r3, [r1, #4]
 8000c9e:	e006      	b.n	8000cae <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ca0:	4929      	ldr	r1, [pc, #164]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000ca2:	4b29      	ldr	r3, [pc, #164]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000ca4:	685a      	ldr	r2, [r3, #4]
 8000ca6:	69bb      	ldr	r3, [r7, #24]
 8000ca8:	43db      	mvns	r3, r3
 8000caa:	4013      	ands	r3, r2
 8000cac:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d006      	beq.n	8000cc8 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000cba:	4923      	ldr	r1, [pc, #140]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000cbc:	4b22      	ldr	r3, [pc, #136]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000cbe:	689a      	ldr	r2, [r3, #8]
 8000cc0:	69bb      	ldr	r3, [r7, #24]
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	608b      	str	r3, [r1, #8]
 8000cc6:	e006      	b.n	8000cd6 <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cc8:	491f      	ldr	r1, [pc, #124]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000cca:	4b1f      	ldr	r3, [pc, #124]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000ccc:	689a      	ldr	r2, [r3, #8]
 8000cce:	69bb      	ldr	r3, [r7, #24]
 8000cd0:	43db      	mvns	r3, r3
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d006      	beq.n	8000cf0 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ce2:	4919      	ldr	r1, [pc, #100]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000ce4:	4b18      	ldr	r3, [pc, #96]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000ce6:	68da      	ldr	r2, [r3, #12]
 8000ce8:	69bb      	ldr	r3, [r7, #24]
 8000cea:	4313      	orrs	r3, r2
 8000cec:	60cb      	str	r3, [r1, #12]
 8000cee:	e006      	b.n	8000cfe <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000cf0:	4915      	ldr	r1, [pc, #84]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000cf2:	4b15      	ldr	r3, [pc, #84]	; (8000d48 <HAL_GPIO_Init+0x2b8>)
 8000cf4:	68da      	ldr	r2, [r3, #12]
 8000cf6:	69bb      	ldr	r3, [r7, #24]
 8000cf8:	43db      	mvns	r3, r3
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d00:	3301      	adds	r3, #1
 8000d02:	627b      	str	r3, [r7, #36]	; 0x24
 8000d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d06:	2b0f      	cmp	r3, #15
 8000d08:	f67f aed4 	bls.w	8000ab4 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8000d0c:	bf00      	nop
 8000d0e:	372c      	adds	r7, #44	; 0x2c
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bc80      	pop	{r7}
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	10210000 	.word	0x10210000
 8000d1c:	10110000 	.word	0x10110000
 8000d20:	10120000 	.word	0x10120000
 8000d24:	10310000 	.word	0x10310000
 8000d28:	10320000 	.word	0x10320000
 8000d2c:	10220000 	.word	0x10220000
 8000d30:	40021000 	.word	0x40021000
 8000d34:	40010000 	.word	0x40010000
 8000d38:	40010800 	.word	0x40010800
 8000d3c:	40010c00 	.word	0x40010c00
 8000d40:	40011000 	.word	0x40011000
 8000d44:	40011400 	.word	0x40011400
 8000d48:	40010400 	.word	0x40010400

08000d4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
 8000d54:	460b      	mov	r3, r1
 8000d56:	807b      	strh	r3, [r7, #2]
 8000d58:	4613      	mov	r3, r2
 8000d5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d5c:	787b      	ldrb	r3, [r7, #1]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d003      	beq.n	8000d6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d62:	887a      	ldrh	r2, [r7, #2]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000d68:	e003      	b.n	8000d72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000d6a:	887b      	ldrh	r3, [r7, #2]
 8000d6c:	041a      	lsls	r2, r3, #16
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	611a      	str	r2, [r3, #16]
}
 8000d72:	bf00      	nop
 8000d74:	370c      	adds	r7, #12
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr

08000d7c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	460b      	mov	r3, r1
 8000d86:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	68da      	ldr	r2, [r3, #12]
 8000d8c:	887b      	ldrh	r3, [r7, #2]
 8000d8e:	405a      	eors	r2, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	60da      	str	r2, [r3, #12]
}
 8000d94:	bf00      	nop
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bc80      	pop	{r7}
 8000d9c:	4770      	bx	lr
	...

08000da0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000daa:	4b08      	ldr	r3, [pc, #32]	; (8000dcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000dac:	695a      	ldr	r2, [r3, #20]
 8000dae:	88fb      	ldrh	r3, [r7, #6]
 8000db0:	4013      	ands	r3, r2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d006      	beq.n	8000dc4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000db6:	4a05      	ldr	r2, [pc, #20]	; (8000dcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000db8:	88fb      	ldrh	r3, [r7, #6]
 8000dba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000dbc:	88fb      	ldrh	r3, [r7, #6]
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f000 f806 	bl	8000dd0 <HAL_GPIO_EXTI_Callback>
  }
}
 8000dc4:	bf00      	nop
 8000dc6:	3708      	adds	r7, #8
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	40010400 	.word	0x40010400

08000dd0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000dda:	bf00      	nop
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bc80      	pop	{r7}
 8000de2:	4770      	bx	lr

08000de4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b086      	sub	sp, #24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000dec:	2300      	movs	r3, #0
 8000dee:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f003 0301 	and.w	r3, r3, #1
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	f000 8087 	beq.w	8000f0c <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000dfe:	4b92      	ldr	r3, [pc, #584]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	f003 030c 	and.w	r3, r3, #12
 8000e06:	2b04      	cmp	r3, #4
 8000e08:	d00c      	beq.n	8000e24 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e0a:	4b8f      	ldr	r3, [pc, #572]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f003 030c 	and.w	r3, r3, #12
 8000e12:	2b08      	cmp	r3, #8
 8000e14:	d112      	bne.n	8000e3c <HAL_RCC_OscConfig+0x58>
 8000e16:	4b8c      	ldr	r3, [pc, #560]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e22:	d10b      	bne.n	8000e3c <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e24:	4b88      	ldr	r3, [pc, #544]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d06c      	beq.n	8000f0a <HAL_RCC_OscConfig+0x126>
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d168      	bne.n	8000f0a <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	e22d      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e44:	d106      	bne.n	8000e54 <HAL_RCC_OscConfig+0x70>
 8000e46:	4a80      	ldr	r2, [pc, #512]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e48:	4b7f      	ldr	r3, [pc, #508]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e50:	6013      	str	r3, [r2, #0]
 8000e52:	e02e      	b.n	8000eb2 <HAL_RCC_OscConfig+0xce>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d10c      	bne.n	8000e76 <HAL_RCC_OscConfig+0x92>
 8000e5c:	4a7a      	ldr	r2, [pc, #488]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e5e:	4b7a      	ldr	r3, [pc, #488]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e66:	6013      	str	r3, [r2, #0]
 8000e68:	4a77      	ldr	r2, [pc, #476]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e6a:	4b77      	ldr	r3, [pc, #476]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e72:	6013      	str	r3, [r2, #0]
 8000e74:	e01d      	b.n	8000eb2 <HAL_RCC_OscConfig+0xce>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e7e:	d10c      	bne.n	8000e9a <HAL_RCC_OscConfig+0xb6>
 8000e80:	4a71      	ldr	r2, [pc, #452]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e82:	4b71      	ldr	r3, [pc, #452]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e8a:	6013      	str	r3, [r2, #0]
 8000e8c:	4a6e      	ldr	r2, [pc, #440]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e8e:	4b6e      	ldr	r3, [pc, #440]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e96:	6013      	str	r3, [r2, #0]
 8000e98:	e00b      	b.n	8000eb2 <HAL_RCC_OscConfig+0xce>
 8000e9a:	4a6b      	ldr	r2, [pc, #428]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e9c:	4b6a      	ldr	r3, [pc, #424]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ea4:	6013      	str	r3, [r2, #0]
 8000ea6:	4a68      	ldr	r2, [pc, #416]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000ea8:	4b67      	ldr	r3, [pc, #412]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eb0:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d013      	beq.n	8000ee2 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eba:	f7ff fc5b 	bl	8000774 <HAL_GetTick>
 8000ebe:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ec0:	e008      	b.n	8000ed4 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ec2:	f7ff fc57 	bl	8000774 <HAL_GetTick>
 8000ec6:	4602      	mov	r2, r0
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	2b64      	cmp	r3, #100	; 0x64
 8000ece:	d901      	bls.n	8000ed4 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	e1e1      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ed4:	4b5c      	ldr	r3, [pc, #368]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d0f0      	beq.n	8000ec2 <HAL_RCC_OscConfig+0xde>
 8000ee0:	e014      	b.n	8000f0c <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ee2:	f7ff fc47 	bl	8000774 <HAL_GetTick>
 8000ee6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ee8:	e008      	b.n	8000efc <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000eea:	f7ff fc43 	bl	8000774 <HAL_GetTick>
 8000eee:	4602      	mov	r2, r0
 8000ef0:	693b      	ldr	r3, [r7, #16]
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	2b64      	cmp	r3, #100	; 0x64
 8000ef6:	d901      	bls.n	8000efc <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	e1cd      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000efc:	4b52      	ldr	r3, [pc, #328]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d1f0      	bne.n	8000eea <HAL_RCC_OscConfig+0x106>
 8000f08:	e000      	b.n	8000f0c <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f0a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f003 0302 	and.w	r3, r3, #2
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d063      	beq.n	8000fe0 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f18:	4b4b      	ldr	r3, [pc, #300]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f003 030c 	and.w	r3, r3, #12
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d00b      	beq.n	8000f3c <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f24:	4b48      	ldr	r3, [pc, #288]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 030c 	and.w	r3, r3, #12
 8000f2c:	2b08      	cmp	r3, #8
 8000f2e:	d11c      	bne.n	8000f6a <HAL_RCC_OscConfig+0x186>
 8000f30:	4b45      	ldr	r3, [pc, #276]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d116      	bne.n	8000f6a <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f3c:	4b42      	ldr	r3, [pc, #264]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f003 0302 	and.w	r3, r3, #2
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d005      	beq.n	8000f54 <HAL_RCC_OscConfig+0x170>
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	691b      	ldr	r3, [r3, #16]
 8000f4c:	2b01      	cmp	r3, #1
 8000f4e:	d001      	beq.n	8000f54 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8000f50:	2301      	movs	r3, #1
 8000f52:	e1a1      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f54:	493c      	ldr	r1, [pc, #240]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000f56:	4b3c      	ldr	r3, [pc, #240]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	00db      	lsls	r3, r3, #3
 8000f64:	4313      	orrs	r3, r2
 8000f66:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f68:	e03a      	b.n	8000fe0 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	691b      	ldr	r3, [r3, #16]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d020      	beq.n	8000fb4 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f72:	4b36      	ldr	r3, [pc, #216]	; (800104c <HAL_RCC_OscConfig+0x268>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f78:	f7ff fbfc 	bl	8000774 <HAL_GetTick>
 8000f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f7e:	e008      	b.n	8000f92 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f80:	f7ff fbf8 	bl	8000774 <HAL_GetTick>
 8000f84:	4602      	mov	r2, r0
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d901      	bls.n	8000f92 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	e182      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f92:	4b2d      	ldr	r3, [pc, #180]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 0302 	and.w	r3, r3, #2
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d0f0      	beq.n	8000f80 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f9e:	492a      	ldr	r1, [pc, #168]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000fa0:	4b29      	ldr	r3, [pc, #164]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	695b      	ldr	r3, [r3, #20]
 8000fac:	00db      	lsls	r3, r3, #3
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	600b      	str	r3, [r1, #0]
 8000fb2:	e015      	b.n	8000fe0 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fb4:	4b25      	ldr	r3, [pc, #148]	; (800104c <HAL_RCC_OscConfig+0x268>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fba:	f7ff fbdb 	bl	8000774 <HAL_GetTick>
 8000fbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fc0:	e008      	b.n	8000fd4 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fc2:	f7ff fbd7 	bl	8000774 <HAL_GetTick>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	2b02      	cmp	r3, #2
 8000fce:	d901      	bls.n	8000fd4 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	e161      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fd4:	4b1c      	ldr	r3, [pc, #112]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f003 0302 	and.w	r3, r3, #2
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d1f0      	bne.n	8000fc2 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f003 0308 	and.w	r3, r3, #8
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d039      	beq.n	8001060 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	699b      	ldr	r3, [r3, #24]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d019      	beq.n	8001028 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ff4:	4b16      	ldr	r3, [pc, #88]	; (8001050 <HAL_RCC_OscConfig+0x26c>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ffa:	f7ff fbbb 	bl	8000774 <HAL_GetTick>
 8000ffe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001000:	e008      	b.n	8001014 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001002:	f7ff fbb7 	bl	8000774 <HAL_GetTick>
 8001006:	4602      	mov	r2, r0
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	1ad3      	subs	r3, r2, r3
 800100c:	2b02      	cmp	r3, #2
 800100e:	d901      	bls.n	8001014 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8001010:	2303      	movs	r3, #3
 8001012:	e141      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001014:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <HAL_RCC_OscConfig+0x264>)
 8001016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001018:	f003 0302 	and.w	r3, r3, #2
 800101c:	2b00      	cmp	r3, #0
 800101e:	d0f0      	beq.n	8001002 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8001020:	2001      	movs	r0, #1
 8001022:	f000 fae3 	bl	80015ec <RCC_Delay>
 8001026:	e01b      	b.n	8001060 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001028:	4b09      	ldr	r3, [pc, #36]	; (8001050 <HAL_RCC_OscConfig+0x26c>)
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800102e:	f7ff fba1 	bl	8000774 <HAL_GetTick>
 8001032:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001034:	e00e      	b.n	8001054 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001036:	f7ff fb9d 	bl	8000774 <HAL_GetTick>
 800103a:	4602      	mov	r2, r0
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	2b02      	cmp	r3, #2
 8001042:	d907      	bls.n	8001054 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8001044:	2303      	movs	r3, #3
 8001046:	e127      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
 8001048:	40021000 	.word	0x40021000
 800104c:	42420000 	.word	0x42420000
 8001050:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001054:	4b92      	ldr	r3, [pc, #584]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001058:	f003 0302 	and.w	r3, r3, #2
 800105c:	2b00      	cmp	r3, #0
 800105e:	d1ea      	bne.n	8001036 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f003 0304 	and.w	r3, r3, #4
 8001068:	2b00      	cmp	r3, #0
 800106a:	f000 80a6 	beq.w	80011ba <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 800106e:	2300      	movs	r3, #0
 8001070:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001072:	4b8b      	ldr	r3, [pc, #556]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001074:	69db      	ldr	r3, [r3, #28]
 8001076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800107a:	2b00      	cmp	r3, #0
 800107c:	d10d      	bne.n	800109a <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800107e:	4a88      	ldr	r2, [pc, #544]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001080:	4b87      	ldr	r3, [pc, #540]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001082:	69db      	ldr	r3, [r3, #28]
 8001084:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001088:	61d3      	str	r3, [r2, #28]
 800108a:	4b85      	ldr	r3, [pc, #532]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 800108c:	69db      	ldr	r3, [r3, #28]
 800108e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001096:	2301      	movs	r3, #1
 8001098:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800109a:	4b82      	ldr	r3, [pc, #520]	; (80012a4 <HAL_RCC_OscConfig+0x4c0>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d118      	bne.n	80010d8 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010a6:	4a7f      	ldr	r2, [pc, #508]	; (80012a4 <HAL_RCC_OscConfig+0x4c0>)
 80010a8:	4b7e      	ldr	r3, [pc, #504]	; (80012a4 <HAL_RCC_OscConfig+0x4c0>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010b2:	f7ff fb5f 	bl	8000774 <HAL_GetTick>
 80010b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010b8:	e008      	b.n	80010cc <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010ba:	f7ff fb5b 	bl	8000774 <HAL_GetTick>
 80010be:	4602      	mov	r2, r0
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	2b64      	cmp	r3, #100	; 0x64
 80010c6:	d901      	bls.n	80010cc <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 80010c8:	2303      	movs	r3, #3
 80010ca:	e0e5      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010cc:	4b75      	ldr	r3, [pc, #468]	; (80012a4 <HAL_RCC_OscConfig+0x4c0>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d0f0      	beq.n	80010ba <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d106      	bne.n	80010ee <HAL_RCC_OscConfig+0x30a>
 80010e0:	4a6f      	ldr	r2, [pc, #444]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 80010e2:	4b6f      	ldr	r3, [pc, #444]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 80010e4:	6a1b      	ldr	r3, [r3, #32]
 80010e6:	f043 0301 	orr.w	r3, r3, #1
 80010ea:	6213      	str	r3, [r2, #32]
 80010ec:	e02d      	b.n	800114a <HAL_RCC_OscConfig+0x366>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	68db      	ldr	r3, [r3, #12]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d10c      	bne.n	8001110 <HAL_RCC_OscConfig+0x32c>
 80010f6:	4a6a      	ldr	r2, [pc, #424]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 80010f8:	4b69      	ldr	r3, [pc, #420]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 80010fa:	6a1b      	ldr	r3, [r3, #32]
 80010fc:	f023 0301 	bic.w	r3, r3, #1
 8001100:	6213      	str	r3, [r2, #32]
 8001102:	4a67      	ldr	r2, [pc, #412]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001104:	4b66      	ldr	r3, [pc, #408]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001106:	6a1b      	ldr	r3, [r3, #32]
 8001108:	f023 0304 	bic.w	r3, r3, #4
 800110c:	6213      	str	r3, [r2, #32]
 800110e:	e01c      	b.n	800114a <HAL_RCC_OscConfig+0x366>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	2b05      	cmp	r3, #5
 8001116:	d10c      	bne.n	8001132 <HAL_RCC_OscConfig+0x34e>
 8001118:	4a61      	ldr	r2, [pc, #388]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 800111a:	4b61      	ldr	r3, [pc, #388]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 800111c:	6a1b      	ldr	r3, [r3, #32]
 800111e:	f043 0304 	orr.w	r3, r3, #4
 8001122:	6213      	str	r3, [r2, #32]
 8001124:	4a5e      	ldr	r2, [pc, #376]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001126:	4b5e      	ldr	r3, [pc, #376]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001128:	6a1b      	ldr	r3, [r3, #32]
 800112a:	f043 0301 	orr.w	r3, r3, #1
 800112e:	6213      	str	r3, [r2, #32]
 8001130:	e00b      	b.n	800114a <HAL_RCC_OscConfig+0x366>
 8001132:	4a5b      	ldr	r2, [pc, #364]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001134:	4b5a      	ldr	r3, [pc, #360]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001136:	6a1b      	ldr	r3, [r3, #32]
 8001138:	f023 0301 	bic.w	r3, r3, #1
 800113c:	6213      	str	r3, [r2, #32]
 800113e:	4a58      	ldr	r2, [pc, #352]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001140:	4b57      	ldr	r3, [pc, #348]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001142:	6a1b      	ldr	r3, [r3, #32]
 8001144:	f023 0304 	bic.w	r3, r3, #4
 8001148:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	68db      	ldr	r3, [r3, #12]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d015      	beq.n	800117e <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001152:	f7ff fb0f 	bl	8000774 <HAL_GetTick>
 8001156:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001158:	e00a      	b.n	8001170 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800115a:	f7ff fb0b 	bl	8000774 <HAL_GetTick>
 800115e:	4602      	mov	r2, r0
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	f241 3288 	movw	r2, #5000	; 0x1388
 8001168:	4293      	cmp	r3, r2
 800116a:	d901      	bls.n	8001170 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e093      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001170:	4b4b      	ldr	r3, [pc, #300]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001172:	6a1b      	ldr	r3, [r3, #32]
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	2b00      	cmp	r3, #0
 800117a:	d0ee      	beq.n	800115a <HAL_RCC_OscConfig+0x376>
 800117c:	e014      	b.n	80011a8 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800117e:	f7ff faf9 	bl	8000774 <HAL_GetTick>
 8001182:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001184:	e00a      	b.n	800119c <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001186:	f7ff faf5 	bl	8000774 <HAL_GetTick>
 800118a:	4602      	mov	r2, r0
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	f241 3288 	movw	r2, #5000	; 0x1388
 8001194:	4293      	cmp	r3, r2
 8001196:	d901      	bls.n	800119c <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e07d      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800119c:	4b40      	ldr	r3, [pc, #256]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 800119e:	6a1b      	ldr	r3, [r3, #32]
 80011a0:	f003 0302 	and.w	r3, r3, #2
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d1ee      	bne.n	8001186 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80011a8:	7dfb      	ldrb	r3, [r7, #23]
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d105      	bne.n	80011ba <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011ae:	4a3c      	ldr	r2, [pc, #240]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 80011b0:	4b3b      	ldr	r3, [pc, #236]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 80011b2:	69db      	ldr	r3, [r3, #28]
 80011b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011b8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	69db      	ldr	r3, [r3, #28]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d069      	beq.n	8001296 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011c2:	4b37      	ldr	r3, [pc, #220]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f003 030c 	and.w	r3, r3, #12
 80011ca:	2b08      	cmp	r3, #8
 80011cc:	d061      	beq.n	8001292 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d146      	bne.n	8001264 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011d6:	4b34      	ldr	r3, [pc, #208]	; (80012a8 <HAL_RCC_OscConfig+0x4c4>)
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011dc:	f7ff faca 	bl	8000774 <HAL_GetTick>
 80011e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011e2:	e008      	b.n	80011f6 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011e4:	f7ff fac6 	bl	8000774 <HAL_GetTick>
 80011e8:	4602      	mov	r2, r0
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	d901      	bls.n	80011f6 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80011f2:	2303      	movs	r3, #3
 80011f4:	e050      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011f6:	4b2a      	ldr	r3, [pc, #168]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d1f0      	bne.n	80011e4 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6a1b      	ldr	r3, [r3, #32]
 8001206:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800120a:	d108      	bne.n	800121e <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800120c:	4924      	ldr	r1, [pc, #144]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 800120e:	4b24      	ldr	r3, [pc, #144]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	4313      	orrs	r3, r2
 800121c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800121e:	4820      	ldr	r0, [pc, #128]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001220:	4b1f      	ldr	r3, [pc, #124]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a19      	ldr	r1, [r3, #32]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001230:	430b      	orrs	r3, r1
 8001232:	4313      	orrs	r3, r2
 8001234:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001236:	4b1c      	ldr	r3, [pc, #112]	; (80012a8 <HAL_RCC_OscConfig+0x4c4>)
 8001238:	2201      	movs	r2, #1
 800123a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800123c:	f7ff fa9a 	bl	8000774 <HAL_GetTick>
 8001240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001242:	e008      	b.n	8001256 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001244:	f7ff fa96 	bl	8000774 <HAL_GetTick>
 8001248:	4602      	mov	r2, r0
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	2b02      	cmp	r3, #2
 8001250:	d901      	bls.n	8001256 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	e020      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001256:	4b12      	ldr	r3, [pc, #72]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d0f0      	beq.n	8001244 <HAL_RCC_OscConfig+0x460>
 8001262:	e018      	b.n	8001296 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001264:	4b10      	ldr	r3, [pc, #64]	; (80012a8 <HAL_RCC_OscConfig+0x4c4>)
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800126a:	f7ff fa83 	bl	8000774 <HAL_GetTick>
 800126e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001270:	e008      	b.n	8001284 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001272:	f7ff fa7f 	bl	8000774 <HAL_GetTick>
 8001276:	4602      	mov	r2, r0
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	1ad3      	subs	r3, r2, r3
 800127c:	2b02      	cmp	r3, #2
 800127e:	d901      	bls.n	8001284 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8001280:	2303      	movs	r3, #3
 8001282:	e009      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001284:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <HAL_RCC_OscConfig+0x4bc>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800128c:	2b00      	cmp	r3, #0
 800128e:	d1f0      	bne.n	8001272 <HAL_RCC_OscConfig+0x48e>
 8001290:	e001      	b.n	8001296 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e000      	b.n	8001298 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	3718      	adds	r7, #24
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40021000 	.word	0x40021000
 80012a4:	40007000 	.word	0x40007000
 80012a8:	42420060 	.word	0x42420060

080012ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80012b6:	2300      	movs	r3, #0
 80012b8:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80012ba:	4b7e      	ldr	r3, [pc, #504]	; (80014b4 <HAL_RCC_ClockConfig+0x208>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0207 	and.w	r2, r3, #7
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d210      	bcs.n	80012ea <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012c8:	497a      	ldr	r1, [pc, #488]	; (80014b4 <HAL_RCC_ClockConfig+0x208>)
 80012ca:	4b7a      	ldr	r3, [pc, #488]	; (80014b4 <HAL_RCC_ClockConfig+0x208>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f023 0207 	bic.w	r2, r3, #7
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80012d8:	4b76      	ldr	r3, [pc, #472]	; (80014b4 <HAL_RCC_ClockConfig+0x208>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 0207 	and.w	r2, r3, #7
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d001      	beq.n	80012ea <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e0e0      	b.n	80014ac <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d020      	beq.n	8001338 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 0304 	and.w	r3, r3, #4
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d005      	beq.n	800130e <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001302:	4a6d      	ldr	r2, [pc, #436]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 8001304:	4b6c      	ldr	r3, [pc, #432]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800130c:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0308 	and.w	r3, r3, #8
 8001316:	2b00      	cmp	r3, #0
 8001318:	d005      	beq.n	8001326 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800131a:	4a67      	ldr	r2, [pc, #412]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 800131c:	4b66      	ldr	r3, [pc, #408]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001324:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001326:	4964      	ldr	r1, [pc, #400]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 8001328:	4b63      	ldr	r3, [pc, #396]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	4313      	orrs	r3, r2
 8001336:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 0301 	and.w	r3, r3, #1
 8001340:	2b00      	cmp	r3, #0
 8001342:	d06a      	beq.n	800141a <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d107      	bne.n	800135c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134c:	4b5a      	ldr	r3, [pc, #360]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001354:	2b00      	cmp	r3, #0
 8001356:	d115      	bne.n	8001384 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	e0a7      	b.n	80014ac <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	2b02      	cmp	r3, #2
 8001362:	d107      	bne.n	8001374 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001364:	4b54      	ldr	r3, [pc, #336]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800136c:	2b00      	cmp	r3, #0
 800136e:	d109      	bne.n	8001384 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	e09b      	b.n	80014ac <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001374:	4b50      	ldr	r3, [pc, #320]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 0302 	and.w	r3, r3, #2
 800137c:	2b00      	cmp	r3, #0
 800137e:	d101      	bne.n	8001384 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	e093      	b.n	80014ac <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001384:	494c      	ldr	r1, [pc, #304]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 8001386:	4b4c      	ldr	r3, [pc, #304]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f023 0203 	bic.w	r2, r3, #3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	4313      	orrs	r3, r2
 8001394:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001396:	f7ff f9ed 	bl	8000774 <HAL_GetTick>
 800139a:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d112      	bne.n	80013ca <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80013a4:	e00a      	b.n	80013bc <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013a6:	f7ff f9e5 	bl	8000774 <HAL_GetTick>
 80013aa:	4602      	mov	r2, r0
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d901      	bls.n	80013bc <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 80013b8:	2303      	movs	r3, #3
 80013ba:	e077      	b.n	80014ac <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80013bc:	4b3e      	ldr	r3, [pc, #248]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f003 030c 	and.w	r3, r3, #12
 80013c4:	2b04      	cmp	r3, #4
 80013c6:	d1ee      	bne.n	80013a6 <HAL_RCC_ClockConfig+0xfa>
 80013c8:	e027      	b.n	800141a <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	2b02      	cmp	r3, #2
 80013d0:	d11d      	bne.n	800140e <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013d2:	e00a      	b.n	80013ea <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013d4:	f7ff f9ce 	bl	8000774 <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	f241 3288 	movw	r2, #5000	; 0x1388
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d901      	bls.n	80013ea <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e060      	b.n	80014ac <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013ea:	4b33      	ldr	r3, [pc, #204]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f003 030c 	and.w	r3, r3, #12
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d1ee      	bne.n	80013d4 <HAL_RCC_ClockConfig+0x128>
 80013f6:	e010      	b.n	800141a <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013f8:	f7ff f9bc 	bl	8000774 <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	f241 3288 	movw	r2, #5000	; 0x1388
 8001406:	4293      	cmp	r3, r2
 8001408:	d901      	bls.n	800140e <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e04e      	b.n	80014ac <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800140e:	4b2a      	ldr	r3, [pc, #168]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f003 030c 	and.w	r3, r3, #12
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1ee      	bne.n	80013f8 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800141a:	4b26      	ldr	r3, [pc, #152]	; (80014b4 <HAL_RCC_ClockConfig+0x208>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0207 	and.w	r2, r3, #7
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	429a      	cmp	r2, r3
 8001426:	d910      	bls.n	800144a <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001428:	4922      	ldr	r1, [pc, #136]	; (80014b4 <HAL_RCC_ClockConfig+0x208>)
 800142a:	4b22      	ldr	r3, [pc, #136]	; (80014b4 <HAL_RCC_ClockConfig+0x208>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f023 0207 	bic.w	r2, r3, #7
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	4313      	orrs	r3, r2
 8001436:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001438:	4b1e      	ldr	r3, [pc, #120]	; (80014b4 <HAL_RCC_ClockConfig+0x208>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f003 0207 	and.w	r2, r3, #7
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	429a      	cmp	r2, r3
 8001444:	d001      	beq.n	800144a <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e030      	b.n	80014ac <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f003 0304 	and.w	r3, r3, #4
 8001452:	2b00      	cmp	r3, #0
 8001454:	d008      	beq.n	8001468 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001456:	4918      	ldr	r1, [pc, #96]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 8001458:	4b17      	ldr	r3, [pc, #92]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	4313      	orrs	r3, r2
 8001466:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f003 0308 	and.w	r3, r3, #8
 8001470:	2b00      	cmp	r3, #0
 8001472:	d009      	beq.n	8001488 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001474:	4910      	ldr	r1, [pc, #64]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 8001476:	4b10      	ldr	r3, [pc, #64]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	00db      	lsls	r3, r3, #3
 8001484:	4313      	orrs	r3, r2
 8001486:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001488:	f000 f81c 	bl	80014c4 <HAL_RCC_GetSysClockFreq>
 800148c:	4601      	mov	r1, r0
 800148e:	4b0a      	ldr	r3, [pc, #40]	; (80014b8 <HAL_RCC_ClockConfig+0x20c>)
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	091b      	lsrs	r3, r3, #4
 8001494:	f003 030f 	and.w	r3, r3, #15
 8001498:	4a08      	ldr	r2, [pc, #32]	; (80014bc <HAL_RCC_ClockConfig+0x210>)
 800149a:	5cd3      	ldrb	r3, [r2, r3]
 800149c:	fa21 f303 	lsr.w	r3, r1, r3
 80014a0:	4a07      	ldr	r2, [pc, #28]	; (80014c0 <HAL_RCC_ClockConfig+0x214>)
 80014a2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80014a4:	2000      	movs	r0, #0
 80014a6:	f7ff f923 	bl	80006f0 <HAL_InitTick>
  
  return HAL_OK;
 80014aa:	2300      	movs	r3, #0
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3710      	adds	r7, #16
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40022000 	.word	0x40022000
 80014b8:	40021000 	.word	0x40021000
 80014bc:	08002818 	.word	0x08002818
 80014c0:	20000018 	.word	0x20000018

080014c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014c4:	b490      	push	{r4, r7}
 80014c6:	b08a      	sub	sp, #40	; 0x28
 80014c8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80014ca:	4b2a      	ldr	r3, [pc, #168]	; (8001574 <HAL_RCC_GetSysClockFreq+0xb0>)
 80014cc:	1d3c      	adds	r4, r7, #4
 80014ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80014d4:	4b28      	ldr	r3, [pc, #160]	; (8001578 <HAL_RCC_GetSysClockFreq+0xb4>)
 80014d6:	881b      	ldrh	r3, [r3, #0]
 80014d8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014da:	2300      	movs	r3, #0
 80014dc:	61fb      	str	r3, [r7, #28]
 80014de:	2300      	movs	r3, #0
 80014e0:	61bb      	str	r3, [r7, #24]
 80014e2:	2300      	movs	r3, #0
 80014e4:	627b      	str	r3, [r7, #36]	; 0x24
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80014ea:	2300      	movs	r3, #0
 80014ec:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014ee:	4b23      	ldr	r3, [pc, #140]	; (800157c <HAL_RCC_GetSysClockFreq+0xb8>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	f003 030c 	and.w	r3, r3, #12
 80014fa:	2b04      	cmp	r3, #4
 80014fc:	d002      	beq.n	8001504 <HAL_RCC_GetSysClockFreq+0x40>
 80014fe:	2b08      	cmp	r3, #8
 8001500:	d003      	beq.n	800150a <HAL_RCC_GetSysClockFreq+0x46>
 8001502:	e02d      	b.n	8001560 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001504:	4b1e      	ldr	r3, [pc, #120]	; (8001580 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001506:	623b      	str	r3, [r7, #32]
      break;
 8001508:	e02d      	b.n	8001566 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	0c9b      	lsrs	r3, r3, #18
 800150e:	f003 030f 	and.w	r3, r3, #15
 8001512:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001516:	4413      	add	r3, r2
 8001518:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800151c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d013      	beq.n	8001550 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001528:	4b14      	ldr	r3, [pc, #80]	; (800157c <HAL_RCC_GetSysClockFreq+0xb8>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	0c5b      	lsrs	r3, r3, #17
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001536:	4413      	add	r3, r2
 8001538:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800153c:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	4a0f      	ldr	r2, [pc, #60]	; (8001580 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001542:	fb02 f203 	mul.w	r2, r2, r3
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	fbb2 f3f3 	udiv	r3, r2, r3
 800154c:	627b      	str	r3, [r7, #36]	; 0x24
 800154e:	e004      	b.n	800155a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	4a0c      	ldr	r2, [pc, #48]	; (8001584 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001554:	fb02 f303 	mul.w	r3, r2, r3
 8001558:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800155a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800155c:	623b      	str	r3, [r7, #32]
      break;
 800155e:	e002      	b.n	8001566 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001560:	4b07      	ldr	r3, [pc, #28]	; (8001580 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001562:	623b      	str	r3, [r7, #32]
      break;
 8001564:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001566:	6a3b      	ldr	r3, [r7, #32]
}
 8001568:	4618      	mov	r0, r3
 800156a:	3728      	adds	r7, #40	; 0x28
 800156c:	46bd      	mov	sp, r7
 800156e:	bc90      	pop	{r4, r7}
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	080027d0 	.word	0x080027d0
 8001578:	080027e0 	.word	0x080027e0
 800157c:	40021000 	.word	0x40021000
 8001580:	007a1200 	.word	0x007a1200
 8001584:	003d0900 	.word	0x003d0900

08001588 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800158c:	4b02      	ldr	r3, [pc, #8]	; (8001598 <HAL_RCC_GetHCLKFreq+0x10>)
 800158e:	681b      	ldr	r3, [r3, #0]
}
 8001590:	4618      	mov	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr
 8001598:	20000018 	.word	0x20000018

0800159c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80015a0:	f7ff fff2 	bl	8001588 <HAL_RCC_GetHCLKFreq>
 80015a4:	4601      	mov	r1, r0
 80015a6:	4b05      	ldr	r3, [pc, #20]	; (80015bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	0a1b      	lsrs	r3, r3, #8
 80015ac:	f003 0307 	and.w	r3, r3, #7
 80015b0:	4a03      	ldr	r2, [pc, #12]	; (80015c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80015b2:	5cd3      	ldrb	r3, [r2, r3]
 80015b4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80015b8:	4618      	mov	r0, r3
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	40021000 	.word	0x40021000
 80015c0:	08002828 	.word	0x08002828

080015c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80015c8:	f7ff ffde 	bl	8001588 <HAL_RCC_GetHCLKFreq>
 80015cc:	4601      	mov	r1, r0
 80015ce:	4b05      	ldr	r3, [pc, #20]	; (80015e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	0adb      	lsrs	r3, r3, #11
 80015d4:	f003 0307 	and.w	r3, r3, #7
 80015d8:	4a03      	ldr	r2, [pc, #12]	; (80015e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80015da:	5cd3      	ldrb	r3, [r2, r3]
 80015dc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80015e0:	4618      	mov	r0, r3
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40021000 	.word	0x40021000
 80015e8:	08002828 	.word	0x08002828

080015ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015f4:	4b0a      	ldr	r3, [pc, #40]	; (8001620 <RCC_Delay+0x34>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a0a      	ldr	r2, [pc, #40]	; (8001624 <RCC_Delay+0x38>)
 80015fa:	fba2 2303 	umull	r2, r3, r2, r3
 80015fe:	0a5b      	lsrs	r3, r3, #9
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	fb02 f303 	mul.w	r3, r2, r3
 8001606:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001608:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	1e5a      	subs	r2, r3, #1
 800160e:	60fa      	str	r2, [r7, #12]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1f9      	bne.n	8001608 <RCC_Delay+0x1c>
}
 8001614:	bf00      	nop
 8001616:	3714      	adds	r7, #20
 8001618:	46bd      	mov	sp, r7
 800161a:	bc80      	pop	{r7}
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	20000018 	.word	0x20000018
 8001624:	10624dd3 	.word	0x10624dd3

08001628 <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d101      	bne.n	800163a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e01d      	b.n	8001676 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001640:	b2db      	uxtb	r3, r3
 8001642:	2b00      	cmp	r3, #0
 8001644:	d106      	bne.n	8001654 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7fe ff96 	bl	8000580 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2202      	movs	r2, #2
 8001658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3304      	adds	r3, #4
 8001664:	4619      	mov	r1, r3
 8001666:	4610      	mov	r0, r2
 8001668:	f000 fa2a 	bl	8001ac0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2201      	movs	r2, #1
 8001670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}

0800167e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800167e:	b480      	push	{r7}
 8001680:	b083      	sub	sp, #12
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	6812      	ldr	r2, [r2, #0]
 800168e:	68d2      	ldr	r2, [r2, #12]
 8001690:	f042 0201 	orr.w	r2, r2, #1
 8001694:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	6812      	ldr	r2, [r2, #0]
 800169e:	6812      	ldr	r2, [r2, #0]
 80016a0:	f042 0201 	orr.w	r2, r2, #1
 80016a4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80016a6:	2300      	movs	r3, #0
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bc80      	pop	{r7}
 80016b0:	4770      	bx	lr

080016b2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b082      	sub	sp, #8
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	691b      	ldr	r3, [r3, #16]
 80016c0:	f003 0302 	and.w	r3, r3, #2
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d122      	bne.n	800170e <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	68db      	ldr	r3, [r3, #12]
 80016ce:	f003 0302 	and.w	r3, r3, #2
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d11b      	bne.n	800170e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f06f 0202 	mvn.w	r2, #2
 80016de:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2201      	movs	r2, #1
 80016e4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	f003 0303 	and.w	r3, r3, #3
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d003      	beq.n	80016fc <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f000 f9c8 	bl	8001a8a <HAL_TIM_IC_CaptureCallback>
 80016fa:	e005      	b.n	8001708 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f000 f9bb 	bl	8001a78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f000 f9ca 	bl	8001a9c <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	691b      	ldr	r3, [r3, #16]
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	2b04      	cmp	r3, #4
 800171a:	d122      	bne.n	8001762 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	f003 0304 	and.w	r3, r3, #4
 8001726:	2b04      	cmp	r3, #4
 8001728:	d11b      	bne.n	8001762 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f06f 0204 	mvn.w	r2, #4
 8001732:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2202      	movs	r2, #2
 8001738:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001744:	2b00      	cmp	r3, #0
 8001746:	d003      	beq.n	8001750 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f000 f99e 	bl	8001a8a <HAL_TIM_IC_CaptureCallback>
 800174e:	e005      	b.n	800175c <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f000 f991 	bl	8001a78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f000 f9a0 	bl	8001a9c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2200      	movs	r2, #0
 8001760:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	691b      	ldr	r3, [r3, #16]
 8001768:	f003 0308 	and.w	r3, r3, #8
 800176c:	2b08      	cmp	r3, #8
 800176e:	d122      	bne.n	80017b6 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	f003 0308 	and.w	r3, r3, #8
 800177a:	2b08      	cmp	r3, #8
 800177c:	d11b      	bne.n	80017b6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f06f 0208 	mvn.w	r2, #8
 8001786:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2204      	movs	r2, #4
 800178c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	69db      	ldr	r3, [r3, #28]
 8001794:	f003 0303 	and.w	r3, r3, #3
 8001798:	2b00      	cmp	r3, #0
 800179a:	d003      	beq.n	80017a4 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	f000 f974 	bl	8001a8a <HAL_TIM_IC_CaptureCallback>
 80017a2:	e005      	b.n	80017b0 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f000 f967 	bl	8001a78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f000 f976 	bl	8001a9c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2200      	movs	r2, #0
 80017b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	691b      	ldr	r3, [r3, #16]
 80017bc:	f003 0310 	and.w	r3, r3, #16
 80017c0:	2b10      	cmp	r3, #16
 80017c2:	d122      	bne.n	800180a <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	68db      	ldr	r3, [r3, #12]
 80017ca:	f003 0310 	and.w	r3, r3, #16
 80017ce:	2b10      	cmp	r3, #16
 80017d0:	d11b      	bne.n	800180a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f06f 0210 	mvn.w	r2, #16
 80017da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2208      	movs	r2, #8
 80017e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	69db      	ldr	r3, [r3, #28]
 80017e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d003      	beq.n	80017f8 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f000 f94a 	bl	8001a8a <HAL_TIM_IC_CaptureCallback>
 80017f6:	e005      	b.n	8001804 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f000 f93d 	bl	8001a78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f000 f94c 	bl	8001a9c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2200      	movs	r2, #0
 8001808:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	691b      	ldr	r3, [r3, #16]
 8001810:	f003 0301 	and.w	r3, r3, #1
 8001814:	2b01      	cmp	r3, #1
 8001816:	d10e      	bne.n	8001836 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	68db      	ldr	r3, [r3, #12]
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	2b01      	cmp	r3, #1
 8001824:	d107      	bne.n	8001836 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f06f 0201 	mvn.w	r2, #1
 800182e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7fe fd2f 	bl	8000294 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	691b      	ldr	r3, [r3, #16]
 800183c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001840:	2b80      	cmp	r3, #128	; 0x80
 8001842:	d10e      	bne.n	8001862 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	68db      	ldr	r3, [r3, #12]
 800184a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800184e:	2b80      	cmp	r3, #128	; 0x80
 8001850:	d107      	bne.n	8001862 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800185a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f000 fa87 	bl	8001d70 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	691b      	ldr	r3, [r3, #16]
 8001868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800186c:	2b40      	cmp	r3, #64	; 0x40
 800186e:	d10e      	bne.n	800188e <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	68db      	ldr	r3, [r3, #12]
 8001876:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800187a:	2b40      	cmp	r3, #64	; 0x40
 800187c:	d107      	bne.n	800188e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001886:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f000 f910 	bl	8001aae <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	691b      	ldr	r3, [r3, #16]
 8001894:	f003 0320 	and.w	r3, r3, #32
 8001898:	2b20      	cmp	r3, #32
 800189a:	d10e      	bne.n	80018ba <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	f003 0320 	and.w	r3, r3, #32
 80018a6:	2b20      	cmp	r3, #32
 80018a8:	d107      	bne.n	80018ba <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f06f 0220 	mvn.w	r2, #32
 80018b2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f000 fa52 	bl	8001d5e <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b084      	sub	sp, #16
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
 80018ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80018cc:	2300      	movs	r3, #0
 80018ce:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d101      	bne.n	80018de <HAL_TIM_ConfigClockSource+0x1c>
 80018da:	2302      	movs	r3, #2
 80018dc:	e0c8      	b.n	8001a70 <HAL_TIM_ConfigClockSource+0x1ae>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2201      	movs	r2, #1
 80018e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2202      	movs	r2, #2
 80018ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80018fc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001904:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	68fa      	ldr	r2, [r7, #12]
 800190c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2b40      	cmp	r3, #64	; 0x40
 8001914:	d077      	beq.n	8001a06 <HAL_TIM_ConfigClockSource+0x144>
 8001916:	2b40      	cmp	r3, #64	; 0x40
 8001918:	d80e      	bhi.n	8001938 <HAL_TIM_ConfigClockSource+0x76>
 800191a:	2b10      	cmp	r3, #16
 800191c:	f000 808a 	beq.w	8001a34 <HAL_TIM_ConfigClockSource+0x172>
 8001920:	2b10      	cmp	r3, #16
 8001922:	d802      	bhi.n	800192a <HAL_TIM_ConfigClockSource+0x68>
 8001924:	2b00      	cmp	r3, #0
 8001926:	d07e      	beq.n	8001a26 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8001928:	e099      	b.n	8001a5e <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800192a:	2b20      	cmp	r3, #32
 800192c:	f000 8089 	beq.w	8001a42 <HAL_TIM_ConfigClockSource+0x180>
 8001930:	2b30      	cmp	r3, #48	; 0x30
 8001932:	f000 808d 	beq.w	8001a50 <HAL_TIM_ConfigClockSource+0x18e>
    break;
 8001936:	e092      	b.n	8001a5e <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8001938:	2b70      	cmp	r3, #112	; 0x70
 800193a:	d016      	beq.n	800196a <HAL_TIM_ConfigClockSource+0xa8>
 800193c:	2b70      	cmp	r3, #112	; 0x70
 800193e:	d804      	bhi.n	800194a <HAL_TIM_ConfigClockSource+0x88>
 8001940:	2b50      	cmp	r3, #80	; 0x50
 8001942:	d040      	beq.n	80019c6 <HAL_TIM_ConfigClockSource+0x104>
 8001944:	2b60      	cmp	r3, #96	; 0x60
 8001946:	d04e      	beq.n	80019e6 <HAL_TIM_ConfigClockSource+0x124>
    break;
 8001948:	e089      	b.n	8001a5e <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800194a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800194e:	d003      	beq.n	8001958 <HAL_TIM_ConfigClockSource+0x96>
 8001950:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001954:	d024      	beq.n	80019a0 <HAL_TIM_ConfigClockSource+0xde>
    break;
 8001956:	e082      	b.n	8001a5e <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	6812      	ldr	r2, [r2, #0]
 8001960:	6892      	ldr	r2, [r2, #8]
 8001962:	f022 0207 	bic.w	r2, r2, #7
 8001966:	609a      	str	r2, [r3, #8]
    break;
 8001968:	e079      	b.n	8001a5e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6818      	ldr	r0, [r3, #0]
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	6899      	ldr	r1, [r3, #8]
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	685a      	ldr	r2, [r3, #4]
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	f000 f98b 	bl	8001c94 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800198c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001994:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	68fa      	ldr	r2, [r7, #12]
 800199c:	609a      	str	r2, [r3, #8]
    break;
 800199e:	e05e      	b.n	8001a5e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6818      	ldr	r0, [r3, #0]
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	6899      	ldr	r1, [r3, #8]
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685a      	ldr	r2, [r3, #4]
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	f000 f970 	bl	8001c94 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	6812      	ldr	r2, [r2, #0]
 80019bc:	6892      	ldr	r2, [r2, #8]
 80019be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80019c2:	609a      	str	r2, [r3, #8]
    break;
 80019c4:	e04b      	b.n	8001a5e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6818      	ldr	r0, [r3, #0]
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	6859      	ldr	r1, [r3, #4]
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	461a      	mov	r2, r3
 80019d4:	f000 f8da 	bl	8001b8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2150      	movs	r1, #80	; 0x50
 80019de:	4618      	mov	r0, r3
 80019e0:	f000 f939 	bl	8001c56 <TIM_ITRx_SetConfig>
    break;
 80019e4:	e03b      	b.n	8001a5e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6818      	ldr	r0, [r3, #0]
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	6859      	ldr	r1, [r3, #4]
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	68db      	ldr	r3, [r3, #12]
 80019f2:	461a      	mov	r2, r3
 80019f4:	f000 f8fc 	bl	8001bf0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2160      	movs	r1, #96	; 0x60
 80019fe:	4618      	mov	r0, r3
 8001a00:	f000 f929 	bl	8001c56 <TIM_ITRx_SetConfig>
    break;
 8001a04:	e02b      	b.n	8001a5e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6818      	ldr	r0, [r3, #0]
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	6859      	ldr	r1, [r3, #4]
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	461a      	mov	r2, r3
 8001a14:	f000 f8ba 	bl	8001b8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2140      	movs	r1, #64	; 0x40
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f000 f919 	bl	8001c56 <TIM_ITRx_SetConfig>
    break;
 8001a24:	e01b      	b.n	8001a5e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f000 f912 	bl	8001c56 <TIM_ITRx_SetConfig>
    break;
 8001a32:	e014      	b.n	8001a5e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2110      	movs	r1, #16
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f000 f90b 	bl	8001c56 <TIM_ITRx_SetConfig>
    break;
 8001a40:	e00d      	b.n	8001a5e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2120      	movs	r1, #32
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f000 f904 	bl	8001c56 <TIM_ITRx_SetConfig>
    break;
 8001a4e:	e006      	b.n	8001a5e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2130      	movs	r1, #48	; 0x30
 8001a56:	4618      	mov	r0, r3
 8001a58:	f000 f8fd 	bl	8001c56 <TIM_ITRx_SetConfig>
    break;
 8001a5c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2201      	movs	r2, #1
 8001a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001a6e:	2300      	movs	r3, #0
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3710      	adds	r7, #16
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr

08001a8a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	b083      	sub	sp, #12
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr

08001a9c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001aa4:	bf00      	nop
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bc80      	pop	{r7}
 8001aac:	4770      	bx	lr

08001aae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	b083      	sub	sp, #12
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ab6:	bf00      	nop
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bc80      	pop	{r7}
 8001abe:	4770      	bx	lr

08001ac0 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001aca:	2300      	movs	r3, #0
 8001acc:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4a2a      	ldr	r2, [pc, #168]	; (8001b80 <TIM_Base_SetConfig+0xc0>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d00b      	beq.n	8001af4 <TIM_Base_SetConfig+0x34>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ae2:	d007      	beq.n	8001af4 <TIM_Base_SetConfig+0x34>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a27      	ldr	r2, [pc, #156]	; (8001b84 <TIM_Base_SetConfig+0xc4>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d003      	beq.n	8001af4 <TIM_Base_SetConfig+0x34>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4a26      	ldr	r2, [pc, #152]	; (8001b88 <TIM_Base_SetConfig+0xc8>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d108      	bne.n	8001b06 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001afa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	68fa      	ldr	r2, [r7, #12]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a1d      	ldr	r2, [pc, #116]	; (8001b80 <TIM_Base_SetConfig+0xc0>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d00b      	beq.n	8001b26 <TIM_Base_SetConfig+0x66>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b14:	d007      	beq.n	8001b26 <TIM_Base_SetConfig+0x66>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a1a      	ldr	r2, [pc, #104]	; (8001b84 <TIM_Base_SetConfig+0xc4>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d003      	beq.n	8001b26 <TIM_Base_SetConfig+0x66>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a19      	ldr	r2, [pc, #100]	; (8001b88 <TIM_Base_SetConfig+0xc8>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d108      	bne.n	8001b38 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	68fa      	ldr	r2, [r7, #12]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b3e:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	695b      	ldr	r3, [r3, #20]
 8001b44:	68fa      	ldr	r2, [r7, #12]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	68fa      	ldr	r2, [r7, #12]
 8001b4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	689a      	ldr	r2, [r3, #8]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a07      	ldr	r2, [pc, #28]	; (8001b80 <TIM_Base_SetConfig+0xc0>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d103      	bne.n	8001b70 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	691a      	ldr	r2, [r3, #16]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2201      	movs	r2, #1
 8001b74:	615a      	str	r2, [r3, #20]
}
 8001b76:	bf00      	nop
 8001b78:	3714      	adds	r7, #20
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr
 8001b80:	40012c00 	.word	0x40012c00
 8001b84:	40000400 	.word	0x40000400
 8001b88:	40000800 	.word	0x40000800

08001b8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b087      	sub	sp, #28
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6a1b      	ldr	r3, [r3, #32]
 8001ba4:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6a1b      	ldr	r3, [r3, #32]
 8001baa:	f023 0201 	bic.w	r2, r3, #1
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	699b      	ldr	r3, [r3, #24]
 8001bb6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001bbe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	011b      	lsls	r3, r3, #4
 8001bc4:	697a      	ldr	r2, [r7, #20]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	f023 030a 	bic.w	r3, r3, #10
 8001bd0:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	697a      	ldr	r2, [r7, #20]
 8001bde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	621a      	str	r2, [r3, #32]
}
 8001be6:	bf00      	nop
 8001be8:	371c      	adds	r7, #28
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr

08001bf0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b087      	sub	sp, #28
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8001c00:	2300      	movs	r3, #0
 8001c02:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	f023 0210 	bic.w	r2, r3, #16
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	6a1b      	ldr	r3, [r3, #32]
 8001c1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001c22:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	031b      	lsls	r3, r3, #12
 8001c28:	697a      	ldr	r2, [r7, #20]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001c34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	011b      	lsls	r3, r3, #4
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	697a      	ldr	r2, [r7, #20]
 8001c44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	693a      	ldr	r2, [r7, #16]
 8001c4a:	621a      	str	r2, [r3, #32]
}
 8001c4c:	bf00      	nop
 8001c4e:	371c      	adds	r7, #28
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bc80      	pop	{r7}
 8001c54:	4770      	bx	lr

08001c56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8001c56:	b480      	push	{r7}
 8001c58:	b085      	sub	sp, #20
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
 8001c5e:	460b      	mov	r3, r1
 8001c60:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8001c62:	2300      	movs	r3, #0
 8001c64:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c72:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001c74:	887b      	ldrh	r3, [r7, #2]
 8001c76:	f043 0307 	orr.w	r3, r3, #7
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	68fa      	ldr	r2, [r7, #12]
 8001c88:	609a      	str	r2, [r3, #8]
}
 8001c8a:	bf00      	nop
 8001c8c:	3714      	adds	r7, #20
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr

08001c94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b087      	sub	sp, #28
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	60b9      	str	r1, [r7, #8]
 8001c9e:	607a      	str	r2, [r7, #4]
 8001ca0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001cb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	021a      	lsls	r2, r3, #8
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	431a      	orrs	r2, r3
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	697a      	ldr	r2, [r7, #20]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	697a      	ldr	r2, [r7, #20]
 8001cca:	609a      	str	r2, [r3, #8]
}
 8001ccc:	bf00      	nop
 8001cce:	371c      	adds	r7, #28
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bc80      	pop	{r7}
 8001cd4:	4770      	bx	lr

08001cd6 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b083      	sub	sp, #12
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
 8001cde:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d101      	bne.n	8001cee <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001cea:	2302      	movs	r3, #2
 8001cec:	e032      	b.n	8001d54 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2202      	movs	r2, #2
 8001cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	6812      	ldr	r2, [r2, #0]
 8001d06:	6852      	ldr	r2, [r2, #4]
 8001d08:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001d0c:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	6812      	ldr	r2, [r2, #0]
 8001d16:	6851      	ldr	r1, [r2, #4]
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	6812      	ldr	r2, [r2, #0]
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	6812      	ldr	r2, [r2, #0]
 8001d28:	6892      	ldr	r2, [r2, #8]
 8001d2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d2e:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	6812      	ldr	r2, [r2, #0]
 8001d38:	6891      	ldr	r1, [r2, #8]
 8001d3a:	683a      	ldr	r2, [r7, #0]
 8001d3c:	6852      	ldr	r2, [r2, #4]
 8001d3e:	430a      	orrs	r2, r1
 8001d40:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2201      	movs	r2, #1
 8001d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bc80      	pop	{r7}
 8001d5c:	4770      	bx	lr

08001d5e <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b083      	sub	sp, #12
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8001d66:	bf00      	nop
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bc80      	pop	{r7}
 8001d6e:	4770      	bx	lr

08001d70 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bc80      	pop	{r7}
 8001d80:	4770      	bx	lr

08001d82 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d101      	bne.n	8001d94 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e03f      	b.n	8001e14 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d106      	bne.n	8001dae <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f7fe fc37 	bl	800061c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2224      	movs	r2, #36	; 0x24
 8001db2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	6812      	ldr	r2, [r2, #0]
 8001dbe:	68d2      	ldr	r2, [r2, #12]
 8001dc0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001dc4:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f000 faa2 	bl	8002310 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	6812      	ldr	r2, [r2, #0]
 8001dd4:	6912      	ldr	r2, [r2, #16]
 8001dd6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001dda:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	6812      	ldr	r2, [r2, #0]
 8001de4:	6952      	ldr	r2, [r2, #20]
 8001de6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001dea:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6812      	ldr	r2, [r2, #0]
 8001df4:	68d2      	ldr	r2, [r2, #12]
 8001df6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001dfa:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2220      	movs	r2, #32
 8001e06:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2220      	movs	r2, #32
 8001e0e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8001e12:	2300      	movs	r3, #0
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	4613      	mov	r3, r2
 8001e28:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b20      	cmp	r3, #32
 8001e34:	d130      	bne.n	8001e98 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d002      	beq.n	8001e42 <HAL_UART_Transmit_IT+0x26>
 8001e3c:	88fb      	ldrh	r3, [r7, #6]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e029      	b.n	8001e9a <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d101      	bne.n	8001e54 <HAL_UART_Transmit_IT+0x38>
 8001e50:	2302      	movs	r3, #2
 8001e52:	e022      	b.n	8001e9a <HAL_UART_Transmit_IT+0x7e>
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	68ba      	ldr	r2, [r7, #8]
 8001e60:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	88fa      	ldrh	r2, [r7, #6]
 8001e66:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	88fa      	ldrh	r2, [r7, #6]
 8001e6c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2200      	movs	r2, #0
 8001e72:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2221      	movs	r2, #33	; 0x21
 8001e78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68fa      	ldr	r2, [r7, #12]
 8001e8a:	6812      	ldr	r2, [r2, #0]
 8001e8c:	68d2      	ldr	r2, [r2, #12]
 8001e8e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001e92:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001e94:	2300      	movs	r3, #0
 8001e96:	e000      	b.n	8001e9a <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8001e98:	2302      	movs	r3, #2
  }
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3714      	adds	r7, #20
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bc80      	pop	{r7}
 8001ea2:	4770      	bx	lr

08001ea4 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b088      	sub	sp, #32
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	695b      	ldr	r3, [r3, #20]
 8001ec2:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	f003 030f 	and.w	r3, r3, #15
 8001ed2:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d10d      	bne.n	8001ef6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	f003 0320 	and.w	r3, r3, #32
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d008      	beq.n	8001ef6 <HAL_UART_IRQHandler+0x52>
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	f003 0320 	and.w	r3, r3, #32
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d003      	beq.n	8001ef6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f000 f98c 	bl	800220c <UART_Receive_IT>
      return;
 8001ef4:	e0cc      	b.n	8002090 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	f000 80ab 	beq.w	8002054 <HAL_UART_IRQHandler+0x1b0>
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	f003 0301 	and.w	r3, r3, #1
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d105      	bne.n	8001f14 <HAL_UART_IRQHandler+0x70>
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	f000 80a0 	beq.w	8002054 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d00a      	beq.n	8001f34 <HAL_UART_IRQHandler+0x90>
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d005      	beq.n	8001f34 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f2c:	f043 0201 	orr.w	r2, r3, #1
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	f003 0304 	and.w	r3, r3, #4
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d00a      	beq.n	8001f54 <HAL_UART_IRQHandler+0xb0>
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	f003 0301 	and.w	r3, r3, #1
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d005      	beq.n	8001f54 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f4c:	f043 0202 	orr.w	r2, r3, #2
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d00a      	beq.n	8001f74 <HAL_UART_IRQHandler+0xd0>
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d005      	beq.n	8001f74 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f6c:	f043 0204 	orr.w	r2, r3, #4
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	f003 0308 	and.w	r3, r3, #8
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d00a      	beq.n	8001f94 <HAL_UART_IRQHandler+0xf0>
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d005      	beq.n	8001f94 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f8c:	f043 0208 	orr.w	r2, r3, #8
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d078      	beq.n	800208e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	f003 0320 	and.w	r3, r3, #32
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d007      	beq.n	8001fb6 <HAL_UART_IRQHandler+0x112>
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	f003 0320 	and.w	r3, r3, #32
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d002      	beq.n	8001fb6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f000 f92b 	bl	800220c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	695b      	ldr	r3, [r3, #20]
 8001fbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	bf14      	ite	ne
 8001fc4:	2301      	movne	r3, #1
 8001fc6:	2300      	moveq	r3, #0
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fd0:	f003 0308 	and.w	r3, r3, #8
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d102      	bne.n	8001fde <HAL_UART_IRQHandler+0x13a>
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d031      	beq.n	8002042 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 f877 	bl	80020d2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	695b      	ldr	r3, [r3, #20]
 8001fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d023      	beq.n	800203a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	6812      	ldr	r2, [r2, #0]
 8001ffa:	6952      	ldr	r2, [r2, #20]
 8001ffc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002000:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002006:	2b00      	cmp	r3, #0
 8002008:	d013      	beq.n	8002032 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800200e:	4a22      	ldr	r2, [pc, #136]	; (8002098 <HAL_UART_IRQHandler+0x1f4>)
 8002010:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002016:	4618      	mov	r0, r3
 8002018:	f7fe fcbe 	bl	8000998 <HAL_DMA_Abort_IT>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d016      	beq.n	8002050 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800202c:	4610      	mov	r0, r2
 800202e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002030:	e00e      	b.n	8002050 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 f844 	bl	80020c0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002038:	e00a      	b.n	8002050 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f000 f840 	bl	80020c0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002040:	e006      	b.n	8002050 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f83c 	bl	80020c0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800204e:	e01e      	b.n	800208e <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002050:	bf00      	nop
    return;
 8002052:	e01c      	b.n	800208e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800205a:	2b00      	cmp	r3, #0
 800205c:	d008      	beq.n	8002070 <HAL_UART_IRQHandler+0x1cc>
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002064:	2b00      	cmp	r3, #0
 8002066:	d003      	beq.n	8002070 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f000 f863 	bl	8002134 <UART_Transmit_IT>
    return;
 800206e:	e00f      	b.n	8002090 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002076:	2b00      	cmp	r3, #0
 8002078:	d00a      	beq.n	8002090 <HAL_UART_IRQHandler+0x1ec>
 800207a:	69bb      	ldr	r3, [r7, #24]
 800207c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002080:	2b00      	cmp	r3, #0
 8002082:	d005      	beq.n	8002090 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f000 f8a9 	bl	80021dc <UART_EndTransmit_IT>
    return;
 800208a:	bf00      	nop
 800208c:	e000      	b.n	8002090 <HAL_UART_IRQHandler+0x1ec>
    return;
 800208e:	bf00      	nop
  }
}
 8002090:	3720      	adds	r7, #32
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	0800210d 	.word	0x0800210d

0800209c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bc80      	pop	{r7}
 80020ac:	4770      	bx	lr

080020ae <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80020ae:	b480      	push	{r7}
 80020b0:	b083      	sub	sp, #12
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80020b6:	bf00      	nop
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr

080020c0 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr

080020d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80020d2:	b480      	push	{r7}
 80020d4:	b083      	sub	sp, #12
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	6812      	ldr	r2, [r2, #0]
 80020e2:	68d2      	ldr	r2, [r2, #12]
 80020e4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80020e8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	6812      	ldr	r2, [r2, #0]
 80020f2:	6952      	ldr	r2, [r2, #20]
 80020f4:	f022 0201 	bic.w	r2, r2, #1
 80020f8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2220      	movs	r2, #32
 80020fe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002102:	bf00      	nop
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr

0800210c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002118:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2200      	movs	r2, #0
 800211e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2200      	movs	r2, #0
 8002124:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8002126:	68f8      	ldr	r0, [r7, #12]
 8002128:	f7ff ffca 	bl	80020c0 <HAL_UART_ErrorCallback>
}
 800212c:	bf00      	nop
 800212e:	3710      	adds	r7, #16
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002142:	b2db      	uxtb	r3, r3
 8002144:	2b21      	cmp	r3, #33	; 0x21
 8002146:	d143      	bne.n	80021d0 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002150:	d119      	bne.n	8002186 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a1b      	ldr	r3, [r3, #32]
 8002156:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68fa      	ldr	r2, [r7, #12]
 800215e:	8812      	ldrh	r2, [r2, #0]
 8002160:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002164:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d105      	bne.n	800217a <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a1b      	ldr	r3, [r3, #32]
 8002172:	1c9a      	adds	r2, r3, #2
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	621a      	str	r2, [r3, #32]
 8002178:	e00e      	b.n	8002198 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	1c5a      	adds	r2, r3, #1
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	621a      	str	r2, [r3, #32]
 8002184:	e008      	b.n	8002198 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6a1b      	ldr	r3, [r3, #32]
 800218e:	1c58      	adds	r0, r3, #1
 8002190:	6879      	ldr	r1, [r7, #4]
 8002192:	6208      	str	r0, [r1, #32]
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800219c:	b29b      	uxth	r3, r3
 800219e:	3b01      	subs	r3, #1
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	4619      	mov	r1, r3
 80021a6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d10f      	bne.n	80021cc <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	6812      	ldr	r2, [r2, #0]
 80021b4:	68d2      	ldr	r2, [r2, #12]
 80021b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021ba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	6812      	ldr	r2, [r2, #0]
 80021c4:	68d2      	ldr	r2, [r2, #12]
 80021c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021ca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80021cc:	2300      	movs	r3, #0
 80021ce:	e000      	b.n	80021d2 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80021d0:	2302      	movs	r3, #2
  }
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3714      	adds	r7, #20
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bc80      	pop	{r7}
 80021da:	4770      	bx	lr

080021dc <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	687a      	ldr	r2, [r7, #4]
 80021ea:	6812      	ldr	r2, [r2, #0]
 80021ec:	68d2      	ldr	r2, [r2, #12]
 80021ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021f2:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2220      	movs	r2, #32
 80021f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f7ff ff4d 	bl	800209c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8002202:	2300      	movs	r3, #0
}
 8002204:	4618      	mov	r0, r3
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800221a:	b2db      	uxtb	r3, r3
 800221c:	2b22      	cmp	r3, #34	; 0x22
 800221e:	d171      	bne.n	8002304 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002228:	d123      	bne.n	8002272 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800222e:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	691b      	ldr	r3, [r3, #16]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d10e      	bne.n	8002256 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	b29b      	uxth	r3, r3
 8002240:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002244:	b29a      	uxth	r2, r3
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800224e:	1c9a      	adds	r2, r3, #2
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	629a      	str	r2, [r3, #40]	; 0x28
 8002254:	e029      	b.n	80022aa <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	b29b      	uxth	r3, r3
 800225e:	b2db      	uxtb	r3, r3
 8002260:	b29a      	uxth	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800226a:	1c5a      	adds	r2, r3, #1
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	629a      	str	r2, [r3, #40]	; 0x28
 8002270:	e01b      	b.n	80022aa <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	691b      	ldr	r3, [r3, #16]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d10a      	bne.n	8002290 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227e:	1c59      	adds	r1, r3, #1
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	6291      	str	r1, [r2, #40]	; 0x28
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	6812      	ldr	r2, [r2, #0]
 8002288:	6852      	ldr	r2, [r2, #4]
 800228a:	b2d2      	uxtb	r2, r2
 800228c:	701a      	strb	r2, [r3, #0]
 800228e:	e00c      	b.n	80022aa <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002294:	1c59      	adds	r1, r3, #1
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	6291      	str	r1, [r2, #40]	; 0x28
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	6812      	ldr	r2, [r2, #0]
 800229e:	6852      	ldr	r2, [r2, #4]
 80022a0:	b2d2      	uxtb	r2, r2
 80022a2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80022a6:	b2d2      	uxtb	r2, r2
 80022a8:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	3b01      	subs	r3, #1
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	4619      	mov	r1, r3
 80022b8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d120      	bne.n	8002300 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6812      	ldr	r2, [r2, #0]
 80022c6:	68d2      	ldr	r2, [r2, #12]
 80022c8:	f022 0220 	bic.w	r2, r2, #32
 80022cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	6812      	ldr	r2, [r2, #0]
 80022d6:	68d2      	ldr	r2, [r2, #12]
 80022d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022dc:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	6812      	ldr	r2, [r2, #0]
 80022e6:	6952      	ldr	r2, [r2, #20]
 80022e8:	f022 0201 	bic.w	r2, r2, #1
 80022ec:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2220      	movs	r2, #32
 80022f2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f7ff fed9 	bl	80020ae <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80022fc:	2300      	movs	r3, #0
 80022fe:	e002      	b.n	8002306 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002300:	2300      	movs	r3, #0
 8002302:	e000      	b.n	8002306 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002304:	2302      	movs	r3, #2
  }
}
 8002306:	4618      	mov	r0, r3
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
	...

08002310 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8002318:	2300      	movs	r3, #0
 800231a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	687a      	ldr	r2, [r7, #4]
 8002322:	6812      	ldr	r2, [r2, #0]
 8002324:	6912      	ldr	r2, [r2, #16]
 8002326:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	68d2      	ldr	r2, [r2, #12]
 800232e:	430a      	orrs	r2, r1
 8002330:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	689a      	ldr	r2, [r3, #8]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	691b      	ldr	r3, [r3, #16]
 800233a:	431a      	orrs	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	695b      	ldr	r3, [r3, #20]
 8002340:	4313      	orrs	r3, r2
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	4313      	orrs	r3, r2
 8002346:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002356:	f023 030c 	bic.w	r3, r3, #12
 800235a:	68f9      	ldr	r1, [r7, #12]
 800235c:	430b      	orrs	r3, r1
 800235e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	6812      	ldr	r2, [r2, #0]
 8002368:	6952      	ldr	r2, [r2, #20]
 800236a:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	6992      	ldr	r2, [r2, #24]
 8002372:	430a      	orrs	r2, r1
 8002374:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a6f      	ldr	r2, [pc, #444]	; (8002538 <UART_SetConfig+0x228>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d16b      	bne.n	8002458 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681c      	ldr	r4, [r3, #0]
 8002384:	f7ff f91e 	bl	80015c4 <HAL_RCC_GetPCLK2Freq>
 8002388:	4602      	mov	r2, r0
 800238a:	4613      	mov	r3, r2
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	4413      	add	r3, r2
 8002390:	009a      	lsls	r2, r3, #2
 8002392:	441a      	add	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	fbb2 f3f3 	udiv	r3, r2, r3
 800239e:	4a67      	ldr	r2, [pc, #412]	; (800253c <UART_SetConfig+0x22c>)
 80023a0:	fba2 2303 	umull	r2, r3, r2, r3
 80023a4:	095b      	lsrs	r3, r3, #5
 80023a6:	011d      	lsls	r5, r3, #4
 80023a8:	f7ff f90c 	bl	80015c4 <HAL_RCC_GetPCLK2Freq>
 80023ac:	4602      	mov	r2, r0
 80023ae:	4613      	mov	r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	4413      	add	r3, r2
 80023b4:	009a      	lsls	r2, r3, #2
 80023b6:	441a      	add	r2, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	fbb2 f6f3 	udiv	r6, r2, r3
 80023c2:	f7ff f8ff 	bl	80015c4 <HAL_RCC_GetPCLK2Freq>
 80023c6:	4602      	mov	r2, r0
 80023c8:	4613      	mov	r3, r2
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	4413      	add	r3, r2
 80023ce:	009a      	lsls	r2, r3, #2
 80023d0:	441a      	add	r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023dc:	4a57      	ldr	r2, [pc, #348]	; (800253c <UART_SetConfig+0x22c>)
 80023de:	fba2 2303 	umull	r2, r3, r2, r3
 80023e2:	095b      	lsrs	r3, r3, #5
 80023e4:	2264      	movs	r2, #100	; 0x64
 80023e6:	fb02 f303 	mul.w	r3, r2, r3
 80023ea:	1af3      	subs	r3, r6, r3
 80023ec:	011b      	lsls	r3, r3, #4
 80023ee:	3332      	adds	r3, #50	; 0x32
 80023f0:	4a52      	ldr	r2, [pc, #328]	; (800253c <UART_SetConfig+0x22c>)
 80023f2:	fba2 2303 	umull	r2, r3, r2, r3
 80023f6:	095b      	lsrs	r3, r3, #5
 80023f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023fc:	441d      	add	r5, r3
 80023fe:	f7ff f8e1 	bl	80015c4 <HAL_RCC_GetPCLK2Freq>
 8002402:	4602      	mov	r2, r0
 8002404:	4613      	mov	r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	4413      	add	r3, r2
 800240a:	009a      	lsls	r2, r3, #2
 800240c:	441a      	add	r2, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	fbb2 f6f3 	udiv	r6, r2, r3
 8002418:	f7ff f8d4 	bl	80015c4 <HAL_RCC_GetPCLK2Freq>
 800241c:	4602      	mov	r2, r0
 800241e:	4613      	mov	r3, r2
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	4413      	add	r3, r2
 8002424:	009a      	lsls	r2, r3, #2
 8002426:	441a      	add	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002432:	4a42      	ldr	r2, [pc, #264]	; (800253c <UART_SetConfig+0x22c>)
 8002434:	fba2 2303 	umull	r2, r3, r2, r3
 8002438:	095b      	lsrs	r3, r3, #5
 800243a:	2264      	movs	r2, #100	; 0x64
 800243c:	fb02 f303 	mul.w	r3, r2, r3
 8002440:	1af3      	subs	r3, r6, r3
 8002442:	011b      	lsls	r3, r3, #4
 8002444:	3332      	adds	r3, #50	; 0x32
 8002446:	4a3d      	ldr	r2, [pc, #244]	; (800253c <UART_SetConfig+0x22c>)
 8002448:	fba2 2303 	umull	r2, r3, r2, r3
 800244c:	095b      	lsrs	r3, r3, #5
 800244e:	f003 030f 	and.w	r3, r3, #15
 8002452:	442b      	add	r3, r5
 8002454:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002456:	e06a      	b.n	800252e <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681c      	ldr	r4, [r3, #0]
 800245c:	f7ff f89e 	bl	800159c <HAL_RCC_GetPCLK1Freq>
 8002460:	4602      	mov	r2, r0
 8002462:	4613      	mov	r3, r2
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	4413      	add	r3, r2
 8002468:	009a      	lsls	r2, r3, #2
 800246a:	441a      	add	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	fbb2 f3f3 	udiv	r3, r2, r3
 8002476:	4a31      	ldr	r2, [pc, #196]	; (800253c <UART_SetConfig+0x22c>)
 8002478:	fba2 2303 	umull	r2, r3, r2, r3
 800247c:	095b      	lsrs	r3, r3, #5
 800247e:	011d      	lsls	r5, r3, #4
 8002480:	f7ff f88c 	bl	800159c <HAL_RCC_GetPCLK1Freq>
 8002484:	4602      	mov	r2, r0
 8002486:	4613      	mov	r3, r2
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	4413      	add	r3, r2
 800248c:	009a      	lsls	r2, r3, #2
 800248e:	441a      	add	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	fbb2 f6f3 	udiv	r6, r2, r3
 800249a:	f7ff f87f 	bl	800159c <HAL_RCC_GetPCLK1Freq>
 800249e:	4602      	mov	r2, r0
 80024a0:	4613      	mov	r3, r2
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	4413      	add	r3, r2
 80024a6:	009a      	lsls	r2, r3, #2
 80024a8:	441a      	add	r2, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024b4:	4a21      	ldr	r2, [pc, #132]	; (800253c <UART_SetConfig+0x22c>)
 80024b6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ba:	095b      	lsrs	r3, r3, #5
 80024bc:	2264      	movs	r2, #100	; 0x64
 80024be:	fb02 f303 	mul.w	r3, r2, r3
 80024c2:	1af3      	subs	r3, r6, r3
 80024c4:	011b      	lsls	r3, r3, #4
 80024c6:	3332      	adds	r3, #50	; 0x32
 80024c8:	4a1c      	ldr	r2, [pc, #112]	; (800253c <UART_SetConfig+0x22c>)
 80024ca:	fba2 2303 	umull	r2, r3, r2, r3
 80024ce:	095b      	lsrs	r3, r3, #5
 80024d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024d4:	441d      	add	r5, r3
 80024d6:	f7ff f861 	bl	800159c <HAL_RCC_GetPCLK1Freq>
 80024da:	4602      	mov	r2, r0
 80024dc:	4613      	mov	r3, r2
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	4413      	add	r3, r2
 80024e2:	009a      	lsls	r2, r3, #2
 80024e4:	441a      	add	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	fbb2 f6f3 	udiv	r6, r2, r3
 80024f0:	f7ff f854 	bl	800159c <HAL_RCC_GetPCLK1Freq>
 80024f4:	4602      	mov	r2, r0
 80024f6:	4613      	mov	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	4413      	add	r3, r2
 80024fc:	009a      	lsls	r2, r3, #2
 80024fe:	441a      	add	r2, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	fbb2 f3f3 	udiv	r3, r2, r3
 800250a:	4a0c      	ldr	r2, [pc, #48]	; (800253c <UART_SetConfig+0x22c>)
 800250c:	fba2 2303 	umull	r2, r3, r2, r3
 8002510:	095b      	lsrs	r3, r3, #5
 8002512:	2264      	movs	r2, #100	; 0x64
 8002514:	fb02 f303 	mul.w	r3, r2, r3
 8002518:	1af3      	subs	r3, r6, r3
 800251a:	011b      	lsls	r3, r3, #4
 800251c:	3332      	adds	r3, #50	; 0x32
 800251e:	4a07      	ldr	r2, [pc, #28]	; (800253c <UART_SetConfig+0x22c>)
 8002520:	fba2 2303 	umull	r2, r3, r2, r3
 8002524:	095b      	lsrs	r3, r3, #5
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	442b      	add	r3, r5
 800252c:	60a3      	str	r3, [r4, #8]
}
 800252e:	bf00      	nop
 8002530:	3714      	adds	r7, #20
 8002532:	46bd      	mov	sp, r7
 8002534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002536:	bf00      	nop
 8002538:	40013800 	.word	0x40013800
 800253c:	51eb851f 	.word	0x51eb851f

08002540 <assert_failed>:
    }

#else
    // empty function !
    void assert_failed(uint8_t * file, uint32_t line) 
    {
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
        (void)file;
        (void)line;
    }
 800254a:	bf00      	nop
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	bc80      	pop	{r7}
 8002552:	4770      	bx	lr

08002554 <sw_tm_getNewSlot>:
sw_timer_t *pSw_timers[SW_TM_INST_MAX]; 

/* track number of sw timer instances */
static uint8_t sw_tm_slot_id = 0;

static uint8_t sw_tm_getNewSlot(sw_timer_t* pThis) {
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
	
	if (sw_tm_slot_id >= SW_TM_INST_MAX)
 800255c:	4b0d      	ldr	r3, [pc, #52]	; (8002594 <sw_tm_getNewSlot+0x40>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	2b09      	cmp	r3, #9
 8002562:	d905      	bls.n	8002570 <sw_tm_getNewSlot+0x1c>
	{
        assert(0);
 8002564:	213a      	movs	r1, #58	; 0x3a
 8002566:	480c      	ldr	r0, [pc, #48]	; (8002598 <sw_tm_getNewSlot+0x44>)
 8002568:	f7ff ffea 	bl	8002540 <assert_failed>
		return 1; // max number of counter reached
 800256c:	2301      	movs	r3, #1
 800256e:	e00d      	b.n	800258c <sw_tm_getNewSlot+0x38>
	} else {
		pSw_timers[sw_tm_slot_id] = pThis;	
 8002570:	4b08      	ldr	r3, [pc, #32]	; (8002594 <sw_tm_getNewSlot+0x40>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	4619      	mov	r1, r3
 8002576:	4a09      	ldr	r2, [pc, #36]	; (800259c <sw_tm_getNewSlot+0x48>)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		// count number of software_timers
		++sw_tm_slot_id;
 800257e:	4b05      	ldr	r3, [pc, #20]	; (8002594 <sw_tm_getNewSlot+0x40>)
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	3301      	adds	r3, #1
 8002584:	b2da      	uxtb	r2, r3
 8002586:	4b03      	ldr	r3, [pc, #12]	; (8002594 <sw_tm_getNewSlot+0x40>)
 8002588:	701a      	strb	r2, [r3, #0]
		return 0;
 800258a:	2300      	movs	r3, #0
	}	
}
 800258c:	4618      	mov	r0, r3
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	20000050 	.word	0x20000050
 8002598:	080027e4 	.word	0x080027e4
 800259c:	200000d8 	.word	0x200000d8

080025a0 <swTimer_tick>:


void swTimer_tick() {
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 80025a6:	2300      	movs	r3, #0
 80025a8:	71fb      	strb	r3, [r7, #7]
    sw_timer_t *pTimer;

	for (i; i < sw_tm_slot_id; ++i) {
 80025aa:	e027      	b.n	80025fc <swTimer_tick+0x5c>
        pTimer = pSw_timers[i]; 
 80025ac:	79fb      	ldrb	r3, [r7, #7]
 80025ae:	4a18      	ldr	r2, [pc, #96]	; (8002610 <swTimer_tick+0x70>)
 80025b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b4:	603b      	str	r3, [r7, #0]
		if (pTimer->_status == SWTM_RUNNING) {
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	7a1b      	ldrb	r3, [r3, #8]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d11b      	bne.n	80025f6 <swTimer_tick+0x56>
			pTimer->_cnt++;
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	1c5a      	adds	r2, r3, #1
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	601a      	str	r2, [r3, #0]
			
			if (pTimer->_cnt >= pTimer->_set_value && pTimer->_set_value != SWTM_CON_RUN) {
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d310      	bcc.n	80025f6 <swTimer_tick+0x56>
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d00c      	beq.n	80025f6 <swTimer_tick+0x56>
				pTimer->_status = SWTM_ELAPSED;
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	2203      	movs	r2, #3
 80025e0:	721a      	strb	r2, [r3, #8]
				pTimer->_cnt = 0;
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
				
				if (pTimer->_callback_fptr != NULL) {
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d002      	beq.n	80025f6 <swTimer_tick+0x56>
					pTimer->_callback_fptr(); 
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	4798      	blx	r3
	for (i; i < sw_tm_slot_id; ++i) {
 80025f6:	79fb      	ldrb	r3, [r7, #7]
 80025f8:	3301      	adds	r3, #1
 80025fa:	71fb      	strb	r3, [r7, #7]
 80025fc:	4b05      	ldr	r3, [pc, #20]	; (8002614 <swTimer_tick+0x74>)
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	79fa      	ldrb	r2, [r7, #7]
 8002602:	429a      	cmp	r2, r3
 8002604:	d3d2      	bcc.n	80025ac <swTimer_tick+0xc>
				}
			}
		} 		
	}
}
 8002606:	bf00      	nop
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	200000d8 	.word	0x200000d8
 8002614:	20000050 	.word	0x20000050

08002618 <swTimer_init>:

/* constructor */
void swTimer_init(sw_timer_t* pThis) {
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
	sw_tm_getNewSlot(pThis);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f7ff ff97 	bl	8002554 <sw_tm_getNewSlot>
	
	pThis->_status = SWTM_STOP;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	721a      	strb	r2, [r3, #8]
	pThis->_cnt = 0;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	601a      	str	r2, [r3, #0]
	pThis->_set_value = 0;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	605a      	str	r2, [r3, #4]
	pThis->_callback_fptr = NULL;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2200      	movs	r2, #0
 800263c:	60da      	str	r2, [r3, #12]
}
 800263e:	bf00      	nop
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <set_method>:


static void set_method(sw_timer_t* pThis, uint32_t set_value){
 8002646:	b480      	push	{r7}
 8002648:	b083      	sub	sp, #12
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
 800264e:	6039      	str	r1, [r7, #0]
	pThis->_set_value = set_value;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	683a      	ldr	r2, [r7, #0]
 8002654:	605a      	str	r2, [r3, #4]
	pThis->_status = SWTM_RUNNING;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	721a      	strb	r2, [r3, #8]
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	bc80      	pop	{r7}
 8002664:	4770      	bx	lr

08002666 <reSet_method>:

static void reSet_method(sw_timer_t* pThis, uint32_t set_value) {
 8002666:	b480      	push	{r7}
 8002668:	b083      	sub	sp, #12
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
 800266e:	6039      	str	r1, [r7, #0]
	pThis->_set_value = set_value;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	683a      	ldr	r2, [r7, #0]
 8002674:	605a      	str	r2, [r3, #4]
	pThis->_status = SWTM_RUNNING;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2201      	movs	r2, #1
 800267a:	721a      	strb	r2, [r3, #8]
	pThis->_cnt = 0;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
}
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	bc80      	pop	{r7}
 800268a:	4770      	bx	lr

0800268c <flush_method>:

static void flush_method(sw_timer_t* pThis) {
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
	pThis->_cnt = 0;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	601a      	str	r2, [r3, #0]
	pThis->_status = SWTM_STOP;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	721a      	strb	r2, [r3, #8]
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bc80      	pop	{r7}
 80026a8:	4770      	bx	lr

080026aa <getTime_method>:

static uint32_t getTime_method(sw_timer_t* pThis) {
 80026aa:	b480      	push	{r7}
 80026ac:	b083      	sub	sp, #12
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
    return (pThis->_cnt);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bc80      	pop	{r7}
 80026be:	4770      	bx	lr

080026c0 <pause_method>:

static void pause_method(sw_timer_t* pThis) {
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
	pThis->_status = SWTM_PAUSE;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2202      	movs	r2, #2
 80026cc:	721a      	strb	r2, [r3, #8]
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr

080026d8 <isElapsed_method>:

static bool isElapsed_method(sw_timer_t* pThis) {
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
	if (pThis->_status == SWTM_ELAPSED)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	7a1b      	ldrb	r3, [r3, #8]
 80026e4:	2b03      	cmp	r3, #3
 80026e6:	d101      	bne.n	80026ec <isElapsed_method+0x14>
	{ 
		return true;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e000      	b.n	80026ee <isElapsed_method+0x16>
	} else {
		return false;
 80026ec:	2300      	movs	r3, #0
	}
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bc80      	pop	{r7}
 80026f6:	4770      	bx	lr

080026f8 <attach_callBack_method>:

static void attach_callBack_method(sw_timer_t* pThis, pF_swTm callback) {
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]
	pThis->_callback_fptr = callback;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	683a      	ldr	r2, [r7, #0]
 8002706:	60da      	str	r2, [r3, #12]
}
 8002708:	bf00      	nop
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr
	...

08002714 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002714:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002716:	e003      	b.n	8002720 <LoopCopyDataInit>

08002718 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002718:	4b0b      	ldr	r3, [pc, #44]	; (8002748 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800271a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800271c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800271e:	3104      	adds	r1, #4

08002720 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002720:	480a      	ldr	r0, [pc, #40]	; (800274c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002722:	4b0b      	ldr	r3, [pc, #44]	; (8002750 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002724:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002726:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002728:	d3f6      	bcc.n	8002718 <CopyDataInit>
  ldr r2, =_sbss
 800272a:	4a0a      	ldr	r2, [pc, #40]	; (8002754 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800272c:	e002      	b.n	8002734 <LoopFillZerobss>

0800272e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800272e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002730:	f842 3b04 	str.w	r3, [r2], #4

08002734 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002734:	4b08      	ldr	r3, [pc, #32]	; (8002758 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002736:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002738:	d3f9      	bcc.n	800272e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800273a:	f7fd fea1 	bl	8000480 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800273e:	f000 f80f 	bl	8002760 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002742:	f7fd fdb1 	bl	80002a8 <main>
  bx lr
 8002746:	4770      	bx	lr
  ldr r3, =_sidata
 8002748:	08002854 	.word	0x08002854
  ldr r0, =_sdata
 800274c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002750:	20000024 	.word	0x20000024
  ldr r2, =_sbss
 8002754:	20000024 	.word	0x20000024
  ldr r3, = _ebss
 8002758:	20000100 	.word	0x20000100

0800275c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800275c:	e7fe      	b.n	800275c <ADC1_2_IRQHandler>
	...

08002760 <__libc_init_array>:
 8002760:	b570      	push	{r4, r5, r6, lr}
 8002762:	2500      	movs	r5, #0
 8002764:	4e0c      	ldr	r6, [pc, #48]	; (8002798 <__libc_init_array+0x38>)
 8002766:	4c0d      	ldr	r4, [pc, #52]	; (800279c <__libc_init_array+0x3c>)
 8002768:	1ba4      	subs	r4, r4, r6
 800276a:	10a4      	asrs	r4, r4, #2
 800276c:	42a5      	cmp	r5, r4
 800276e:	d109      	bne.n	8002784 <__libc_init_array+0x24>
 8002770:	f000 f822 	bl	80027b8 <_init>
 8002774:	2500      	movs	r5, #0
 8002776:	4e0a      	ldr	r6, [pc, #40]	; (80027a0 <__libc_init_array+0x40>)
 8002778:	4c0a      	ldr	r4, [pc, #40]	; (80027a4 <__libc_init_array+0x44>)
 800277a:	1ba4      	subs	r4, r4, r6
 800277c:	10a4      	asrs	r4, r4, #2
 800277e:	42a5      	cmp	r5, r4
 8002780:	d105      	bne.n	800278e <__libc_init_array+0x2e>
 8002782:	bd70      	pop	{r4, r5, r6, pc}
 8002784:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002788:	4798      	blx	r3
 800278a:	3501      	adds	r5, #1
 800278c:	e7ee      	b.n	800276c <__libc_init_array+0xc>
 800278e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002792:	4798      	blx	r3
 8002794:	3501      	adds	r5, #1
 8002796:	e7f2      	b.n	800277e <__libc_init_array+0x1e>
 8002798:	0800284c 	.word	0x0800284c
 800279c:	0800284c 	.word	0x0800284c
 80027a0:	0800284c 	.word	0x0800284c
 80027a4:	08002850 	.word	0x08002850

080027a8 <memset>:
 80027a8:	4603      	mov	r3, r0
 80027aa:	4402      	add	r2, r0
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d100      	bne.n	80027b2 <memset+0xa>
 80027b0:	4770      	bx	lr
 80027b2:	f803 1b01 	strb.w	r1, [r3], #1
 80027b6:	e7f9      	b.n	80027ac <memset+0x4>

080027b8 <_init>:
 80027b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027ba:	bf00      	nop
 80027bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027be:	bc08      	pop	{r3}
 80027c0:	469e      	mov	lr, r3
 80027c2:	4770      	bx	lr

080027c4 <_fini>:
 80027c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027c6:	bf00      	nop
 80027c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027ca:	bc08      	pop	{r3}
 80027cc:	469e      	mov	lr, r3
 80027ce:	4770      	bx	lr
