-------------------------------------------------------------------------------
                          Semantic Analysis Summary                            
                                POGS GPL 2010                                  
            Copyright (C) 2010 Altran Praxis Limited, Bath, U.K.               
-------------------------------------------------------------------------------

Summary of:

Verification Condition files (.vcg)
Simplified Verification Condition files (.siv)
Proof Logs (.plg)
Dead Path Conjecture files (.dpc)
Summary Dead Path files (.sdp)

"status" column keys:
    1st character:
        '-' - No VC
        'S' - No SIV
        'U' - Undischarged
        'E' - Proved by Examiner
        'I' - Proved by Simplifier by Inference
        'X' - Proved by Simplifier by Contradiction
        'P' - Proved by Simplifier using User Defined Proof Rules
        'C' - Proved by Checker
        'R' - Proved by Review
        'F' - VC is False
    2nd character:
        '-' - No DPC
        'S' - No SDP
        'U' - Unchecked
        'D' - Dead path
        'L' - Live path

in the directory:
/Users/chalin/wkspdirs/36/sireum/sireum-spark-examples/src/org/sireum/profile/spark/examples/fse10/2010/Integer_Set0

Summary produced: 22-SEP-2010 18:26:09.77

File /Users/chalin/wkspdirs/36/sireum/sireum-spark-examples/src/org/sireum/profile/spark/examples/fse10/2010/Integer_Set0/integer_set0/add.vcg
procedure Integer_Set0.Add

VCs generated 22-SEP-2010 18:26:08

VCs simplified 22-SEP-2010 18:26:08

VCs for procedure_add :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start | rtc check @ 106     | Inference          | No DPC    |   I-   |
| 2   | start | rtc check @ 108     | Inference          | No DPC    |   I-   |
| 3   | start | rtc check @ 109     | Inference          | No DPC    |   I-   |
| 4   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
| 5   | start |    assert @ finish  | Contradiction      | No DPC    |   X-   |
| 6   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
| 7   |       | refinement          | Undischarged       | No DPC    |   U-   |
| 8   |       | refinement          | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /Users/chalin/wkspdirs/36/sireum/sireum-spark-examples/src/org/sireum/profile/spark/examples/fse10/2010/Integer_Set0/integer_set0/empty.vcg
procedure Integer_Set0.Empty

VCs generated 22-SEP-2010 18:26:08

VCs simplified 22-SEP-2010 18:26:08

VCs for procedure_empty :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start | rtc check @ 142     | Inference          | No DPC    |   I-   |
| 2   | start | rtc check @ 143     | Inference          | No DPC    |   I-   |
| 3   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
| 4   |       | refinement          | Examiner           | No DPC    |   E-   |
| 5   |       | refinement          | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /Users/chalin/wkspdirs/36/sireum/sireum-spark-examples/src/org/sireum/profile/spark/examples/fse10/2010/Integer_Set0/integer_set0/get_element_index.vcg
function Integer_Set0.Get_Element_Index

VCs generated 22-SEP-2010 18:26:08

VCs simplified 22-SEP-2010 18:26:08

VCs for function_get_element_index :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start | rtc check @ 72      | Inference          | No DPC    |   I-   |
| 2   | 73    | rtc check @ 72      | Undischarged       | No DPC    |   U-   |
| 3   | start |    assert @ 73      | Inference          | No DPC    |   I-   |
| 4   | 73    |    assert @ 73      | Undischarged       | No DPC    |   U-   |
| 5   | 73    | rtc check @ 77      | Inference          | No DPC    |   I-   |
| 6   | start | rtc check @ 80      | Inference          | No DPC    |   I-   |
| 7   | 73    | rtc check @ 80      | Inference          | No DPC    |   I-   |
| 8   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
| 9   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
| 10  | 73    |    assert @ finish  | Undischarged       | No DPC    |   U-   |
| 11  | 73    |    assert @ finish  | Inference          | No DPC    |   I-   |
 -----------------------------------------------------------------------------


File /Users/chalin/wkspdirs/36/sireum/sireum-spark-examples/src/org/sireum/profile/spark/examples/fse10/2010/Integer_Set0/integer_set0/isfull.vcg
function Integer_Set0.isFull

VCs generated 22-SEP-2010 18:26:08

VCs simplified 22-SEP-2010 18:26:09

VCs for function_isfull :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start |    assert @ finish  | Undischarged       | No DPC    |   U-   |
| 2   |       | refinement          | Examiner           | No DPC    |   E-   |
| 3   |       | refinement          | Undischarged       | No DPC    |   U-   |
 -----------------------------------------------------------------------------


File /Users/chalin/wkspdirs/36/sireum/sireum-spark-examples/src/org/sireum/profile/spark/examples/fse10/2010/Integer_Set0/integer_set0/ismember.vcg
function Integer_Set0.isMember

VCs generated 22-SEP-2010 18:26:08

VCs simplified 22-SEP-2010 18:26:09

VCs for function_ismember :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start | rtc check @ 92      | Inference          | No DPC    |   I-   |
| 2   | start |    assert @ finish  | Undischarged       | No DPC    |   U-   |
| 3   |       | refinement          | Examiner           | No DPC    |   E-   |
| 4   |       | refinement          | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /Users/chalin/wkspdirs/36/sireum/sireum-spark-examples/src/org/sireum/profile/spark/examples/fse10/2010/Integer_Set0/integer_set0/remove.vcg
procedure Integer_Set0.Remove

VCs generated 22-SEP-2010 18:26:08

VCs simplified 22-SEP-2010 18:26:09

VCs for procedure_remove :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start | rtc check @ 128     | Inference          | No DPC    |   I-   |
| 2   | start | rtc check @ 128     | Inference          | No DPC    |   I-   |
| 3   | start | rtc check @ 130     | Inference          | No DPC    |   I-   |
| 4   | start | rtc check @ 131     | Inference          | No DPC    |   I-   |
| 5   | start | rtc check @ 132     | Inference          | No DPC    |   I-   |
| 6   | start |    assert @ finish  | Undischarged       | No DPC    |   U-   |
| 7   | start |    assert @ finish  | Undischarged       | No DPC    |   U-   |
| 8   |       | refinement          | Undischarged       | No DPC    |   U-   |
| 9   |       | refinement          | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


File /Users/chalin/wkspdirs/36/sireum/sireum-spark-examples/src/org/sireum/profile/spark/examples/fse10/2010/Integer_Set0/integer_set0/size.vcg
function Integer_Set0.Size

VCs generated 22-SEP-2010 18:26:08

VCs simplified 22-SEP-2010 18:26:09

VCs for function_size :
 -----------------------------------------------------------------------------
| #   | From  | To                  | Proved By          | Dead Path | Status |
|-----------------------------------------------------------------------------
| 1   | start |    assert @ finish  | Inference          | No DPC    |   I-   |
| 2   |       | refinement          | Examiner           | No DPC    |   E-   |
| 3   |       | refinement          | Examiner           | No DPC    |   E-   |
 -----------------------------------------------------------------------------


===============================================================================
Summary:

The following subprograms have undischarged VCs (excluding those proved false):

   1  /Users/chalin/wkspdirs/36/sireum/sireum-spark-examples/src/org/sireum/profile/spark/examples/fse10/2010/Integer_Set0/integer_set0/add.vcg
   3  /Users/chalin/wkspdirs/36/sireum/sireum-spark-examples/src/org/sireum/profile/spark/examples/fse10/2010/Integer_Set0/integer_set0/get_element_index.vcg
   2  /Users/chalin/wkspdirs/36/sireum/sireum-spark-examples/src/org/sireum/profile/spark/examples/fse10/2010/Integer_Set0/integer_set0/isfull.vcg
   1  /Users/chalin/wkspdirs/36/sireum/sireum-spark-examples/src/org/sireum/profile/spark/examples/fse10/2010/Integer_Set0/integer_set0/ismember.vcg
   3  /Users/chalin/wkspdirs/36/sireum/sireum-spark-examples/src/org/sireum/profile/spark/examples/fse10/2010/Integer_Set0/integer_set0/remove.vcg

The following subprograms have VCs proved by contradiction:

   1  /Users/chalin/wkspdirs/36/sireum/sireum-spark-examples/src/org/sireum/profile/spark/examples/fse10/2010/Integer_Set0/integer_set0/add.vcg

Proof strategies used by subprograms
-------------------------------------------------------------------------
Total subprograms with at least one VC proved by examiner:              6
Total subprograms with at least one VC proved by simplifier:            6
Total subprograms with at least one VC proved by contradiction:         1
Total subprograms with at least one VC proved with user proof rule:     0
Total subprograms with at least one VC proved using checker:            0
Total subprograms with at least one VC discharged by review:            0

Maximum extent of strategies used for fully proved subprograms:
-------------------------------------------------------------------------
Total subprograms with proof completed by examiner:                     0
Total subprograms with proof completed by simplifier:                   2
Total subprograms with proof completed with user defined rules:         0
Total subprograms with proof completed by checker:                      0
Total subprograms with VCs discharged by review:                        0

Overall subprogram summary:
-------------------------------------------------------------------------
Total subprograms fully proved:                                         2
Total subprograms with at least one undischarged VC:                    5  <<<
Total subprograms with at least one false VC:                           0
                                                                    -----
Total subprograms for which VCs have been generated:                    7


ZombieScope Summary:
-------------------------------------------------------------------------
Total subprograms for which DPCs have been generated:                   0
Total number subprograms with dead paths found:                         0
Total number of dead paths found:                                       0


VC summary:
-------------------------------------------------------------------------
Note: U/R denotes where the Simplifier has proved VCs using one or more user-
defined proof rules.

Total VCs by type:                                       
                            -----------Proved By Or Using------------
                     Total  Examiner Simp(U/R)  Checker Review False Undiscgd
Assert or Post:         15      0      9              0      0      0       6
Precondition check:      0      0      0              0      0      0       0
Check statement:         0      0      0              0      0      0       0
Runtime check:          16      0     15              0      0      0       1
Refinement VCs:         12      9      0              0      0      0       3
Inheritance VCs:         0      0      0              0      0      0       0
===============================================================================
Totals:                 43      9     24              0      0      0      10  <<<
% Totals:                      21%    56%             0%     0%     0%     23% <<<
===================== End of Semantic Analysis Summary ========================
