verilog xil_defaultlib --include "../../../../zynq_sys.srcs/sources_1/bd/system_bd/ipshared/ec67/hdl" --include "../../../../zynq_sys.srcs/sources_1/bd/system_bd/ipshared/8c62/hdl" --include "../../../../zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_processing_system7_0_0" \
"../../../bd/system_bd/ip/system_bd_processing_system7_0_0/sim/system_bd_processing_system7_0_0.v" \

verilog fifo_generator_v13_2_4 --include "../../../../zynq_sys.srcs/sources_1/bd/system_bd/ipshared/ec67/hdl" --include "../../../../zynq_sys.srcs/sources_1/bd/system_bd/ipshared/8c62/hdl" --include "../../../../zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_processing_system7_0_0" \
"../../../../zynq_sys.srcs/sources_1/bd/system_bd/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v" \
"../../../../zynq_sys.srcs/sources_1/bd/system_bd/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "../../../../zynq_sys.srcs/sources_1/bd/system_bd/ipshared/ec67/hdl" --include "../../../../zynq_sys.srcs/sources_1/bd/system_bd/ipshared/8c62/hdl" --include "../../../../zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_processing_system7_0_0" \
"../../../bd/system_bd/ip/system_bd_axi_protocol_convert_0_0/sim/system_bd_axi_protocol_convert_0_0.v" \
"../../../bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_dsp_zynq/sim/fifo_dsp_zynq.v" \
"../../../bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_zynq_dsp/sim/fifo_zynq_dsp.v" \
"../../../bd/system_bd/ipshared/b96f/hdl/axi_emif_v1_0_S00_AXI.v" \
"../../../bd/system_bd/ipshared/b96f/src/zynq_dsp_emif.v" \
"../../../bd/system_bd/ipshared/b96f/hdl/axi_emif_v1_0.v" \
"../../../bd/system_bd/ip/system_bd_axi_emif_0_0/sim/system_bd_axi_emif_0_0.v" \
"../../../bd/system_bd/ip/system_bd_auto_pc_0/sim/system_bd_auto_pc_0.v" \
"../../../bd/system_bd/sim/system_bd.v" \

verilog xil_defaultlib "glbl.v"

nosort
