{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1514292307917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514292307949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 26 20:45:07 2017 " "Processing started: Tue Dec 26 20:45:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514292307949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514292307949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testmax1270 -c testmax1270 " "Command: quartus_map --read_settings_files=on --write_settings_files=off testmax1270 -c testmax1270" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514292307950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1514292308094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1514292308094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmax1270.v 1 1 " "Found 1 design units, including 1 entities, in source file testmax1270.v" { { "Info" "ISGN_ENTITY_NAME" "1 testmax1270 " "Found entity 1: testmax1270" {  } { { "testmax1270.v" "" { Text "/home/d/alteraproj/textmax1270/testmax1270.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514292316005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514292316005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shiftreg.v" "" { Text "/home/d/alteraproj/textmax1270/shiftreg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514292316005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514292316005 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "random_done testmax1270.v(163) " "Verilog HDL error at testmax1270.v(163): object \"random_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testmax1270.v" "" { Text "/home/d/alteraproj/textmax1270/testmax1270.v" 163 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1514292316006 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "random_done testmax1270.v(164) " "Verilog HDL error at testmax1270.v(164): object \"random_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testmax1270.v" "" { Text "/home/d/alteraproj/textmax1270/testmax1270.v" 164 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1514292316006 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "random_done testmax1270.v(165) " "Verilog HDL error at testmax1270.v(165): object \"random_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testmax1270.v" "" { Text "/home/d/alteraproj/textmax1270/testmax1270.v" 165 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1514292316006 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "random_done testmax1270.v(166) " "Verilog HDL error at testmax1270.v(166): object \"random_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testmax1270.v" "" { Text "/home/d/alteraproj/textmax1270/testmax1270.v" 166 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1514292316006 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "random_done testmax1270.v(168) " "Verilog HDL error at testmax1270.v(168): object \"random_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testmax1270.v" "" { Text "/home/d/alteraproj/textmax1270/testmax1270.v" 168 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1514292316006 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "random_done testmax1270.v(169) " "Verilog HDL error at testmax1270.v(169): object \"random_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testmax1270.v" "" { Text "/home/d/alteraproj/textmax1270/testmax1270.v" 169 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1514292316006 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "random_done testmax1270.v(170) " "Verilog HDL error at testmax1270.v(170): object \"random_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testmax1270.v" "" { Text "/home/d/alteraproj/textmax1270/testmax1270.v" 170 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1514292316006 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "random_done testmax1270.v(171) " "Verilog HDL error at testmax1270.v(171): object \"random_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testmax1270.v" "" { Text "/home/d/alteraproj/textmax1270/testmax1270.v" 171 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1514292316006 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "random_done testmax1270.v(172) " "Verilog HDL error at testmax1270.v(172): object \"random_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testmax1270.v" "" { Text "/home/d/alteraproj/textmax1270/testmax1270.v" 172 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1514292316006 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "random_done testmax1270.v(173) " "Verilog HDL error at testmax1270.v(173): object \"random_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testmax1270.v" "" { Text "/home/d/alteraproj/textmax1270/testmax1270.v" 173 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1514292316006 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "random_done testmax1270.v(174) " "Verilog HDL error at testmax1270.v(174): object \"random_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testmax1270.v" "" { Text "/home/d/alteraproj/textmax1270/testmax1270.v" 174 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1514292316006 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "random_done testmax1270.v(175) " "Verilog HDL error at testmax1270.v(175): object \"random_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "testmax1270.v" "" { Text "/home/d/alteraproj/textmax1270/testmax1270.v" 175 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1514292316006 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "989 " "Peak virtual memory: 989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514292316016 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 26 20:45:16 2017 " "Processing ended: Tue Dec 26 20:45:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514292316016 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514292316016 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514292316016 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1514292316016 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1514292316645 ""}
