\# Program start time:     UTC 2024.09.20 22:58:06.621
\# Local time: CEST (UTC+02:00) 2024.09.21 00:58:06.621
\o Program:		@(#)$CDS: virtuoso version 6.1.8-64b 01/30/2024 20:11 (cpgbld02) $
\o Hierarchy:		/pkg/cadence/installs/IC618/tools.lnx86/dfII/
\o Sub version:		sub-version  IC6.1.8-64b.500.35  (64-bit addresses)
\# Command line:	/pkg/cadence/installs/IC618/tools.lnx86/dfII/bin/64bit/virtuoso -noautostart -mpssession virtuoso1471 -mpshost s2424 -davinciService DaVinciService_1471_1726865621 -log /home/saul/projects/ASKA/logs_saul/logs0/Job4.log1 -licenseLockFileName /home/saul/projects/ASKA/.tmp_saul/.s2424_1471 -interactiveA -interactiveE -interactiveRTT -nostdin -nographE -axlChildIdFlag 4
\# Host name (type):	s2424 (x86_64)
\# Operating system:	Linux 3.10.0-1160.53.1.el7.x86_64 #1 SMP Fri Jan 14 13:59:45 UTC 2022
\# Linux /etc/issue:	\S
\# Linux /etc/issue:	Kernel \r on an \m
\# X display name (WxH):	:5418 (1024x868)
\# Available geometry:			TL(0:0) BR(1023:867)
\# X server:			The X.Org Foundation
\# Depth of Visual (Root):	24 (24)
\# Number of Planes Used:	24
\# X version:		11.0 (vendor release 12004000)
\# X resource pool:	base 0x400000, mask 0x1fffff (2097151), shift 0
\# 			current id 0x0, current max 0x1ffffa (2097146)
\# Max data seg size:	     unlimited
\# Max process size:	     unlimited
\# Initial sbrk value:	        640 MB
\# Available memory:	     82,130 MB
\# System memory:	     96,361 MB
\# Maximum memory size:	     96,011 MB
\# Max mem available:	     82,421 MB
\# Initial memory used:	        291 MB
\#        process size:	      1,888 MB
\# Thread usage limits (effective/default):	maxthreads 4096/4096 maxload 32.00/32.00
\# Qt version:		5.9.1
\# Window Manager:	other
\# User Name:		saul
\o Working Directory:	s2424:/home/saul/projects/ASKA
\# Process Id:		14033
\o 
\o COPYRIGHT (C) 1992-2024  CADENCE DESIGN SYSTEMS INC.  ALL RIGHTS RESERVED.
\o           (C) 1992-2024  UNIX SYSTEMS Laboratories INC.,
\o                          Reproduced with permission.
\o 
\o This Cadence Design Systems program and online documentation are
\o proprietary/confidential information and may be disclosed/used only
\o as authorized in a license agreement controlling such use and disclosure.
\o 
\o           RESTRICTED RIGHTS NOTICE (SHORT FORM)
\o Use/reproduction/disclosure is subject to restriction
\o set forth at FAR 1252.227-19 or its equivalent.
\o Loading geView.cxt 
\o Loading menuBuilder.cxt 
\o Loading schView.cxt 
\o Loading selectSv.cxt 
\o Loading pvsui.cxt
\o Loading wireEdit.cxt 
\o Loading pte2.cxt 
\o Loading xlUI.cxt 
\o Loading auCore.cxt 
\o Loading vhdl.cxt 
\o Loading seismic.cxt 
\o Loading ci.cxt 
\o Loading ams.cxt 
\o Loading oasis.cxt 
\o Loading analog.cxt 
\o Loading asimenv.cxt 
\o Loading dal.cxt 
\o Loading awv.cxt 
\o Loading socket.cxt 
\o Loading par.cxt 
\o Loading alvs.cxt 
\o Loading caa.cxt 
\o Loading amps.cxt 
\o Loading adexlCore.cxt 
\o Loading adexl.cxt 
\# Memory report: using         420 MB, process size 2,140 MB at UTC 2024.09.20 22:58:09.121
\o *Info*    Exporting services from client ... 
\o 
\o Loading adexlDM.cxt 
\o Loading cpf.cxt 
\o Loading cli.cxt 
\o Loading lp.cxt 
\o INFO (ELI-00302) Connecting to parent process (session=virtuoso1471, host=s2424). Connection mode is ICRP. Total timeout is 180 seconds. Connection timeout is 90 seconds.
\o INFO (ELI-00303) Step 1: Connecting to parent. Time spent is 0 seconds.
\o INFO (ELI-00304) The registration of the child 14033 within 90 seconds is being processed...
\o INFO (ELI-00305) The result of registration is true. Time spent is 0 seconds.
\o INFO (ELI-00308) The connection has ended. Result is true. Total time spent is 0 seconds.
\# [00:58:06.512409] Configured Lic search path (22.01-s002): 3000@lic08.ug.kth.se
\o Loading .cdsinit for the XH018 X-Fab XKit.
\o     LOAD xh018_1143 SPECIFIC CALL-BACK ROUTINES
\o     LOAD ALL AVAILABLE P-CELL FUNCTIONS
\o ** Info: PDK loadpath is "/pkg/xfab2/XKIT/xh018/cadence/v9_0/PDK/IC61/v9_0_4"
\o Loading XfSktTools.cxt
\o Loading XfMenu.cxt
\o Loading XfTechXh018.cxt
\o Loading XfPcellCore.cxt
\o function ansiSpicePrintProperties_subcircuit redefined
\o Loading XfSkillExt.cxt
\o Initializing library.
\o Finished Initializing Library .
\o     Generic PcellKit: 'production' loaded.
\o     Generic Pcell Skill Tools: 'production' loaded.
\o Loading Circuit Prospector Setup (XfCircuitProspSetup.il)
\o     LOAD THE ENVIRONMENT FILE
\o  --> Setting the required PDK definitions...
\o     GDSII LAYER MAPPING FILE = "./.xkit/setup/xh018/cadence/PDK/TECH_XH018_1143/strmInOut.layertable"
\o     GDSII OBJECT MAPPING FILE = "./.xkit/setup/xh018/cadence/PDK/TECH_XH018_1143/strmOutObjects.map"
\o Use model setup from PDK...
\o Loading spectrei.cxt 
\o Loading devCheck.cxt 
\o Loading relXpert.cxt 
\o Loading vdsil.cxt 
\o Loading hspiceD.cxt 
\o Loading spectreinl.cxt 
\o Loading UltraSim.cxt 
\o Loading msgHandler.cxt 
\o Loading AMSOSS.cxt 
\o Loading AMS.cxt 
\# Memory report: using         543 MB, process size 2,270 MB at UTC 2024.09.20 22:58:11.522
\o  --> Finished setting the required PDK definitions
\o  --> Setting the recommended EDA tool defaults...
\o  --> Finished setting the recommended EDA tool defaults
\o     LOAD DEFAULT BINDKEYS
\o Loading viva.cxt 
\o  --> AssuraTools Setup not available
\o *Info*    Client has finished starting ... 
\o 
\p > 
\# Loading perfDiag...
\# (PerfDiag): Set GDB path to environment variable 'gdbPath' (gdb).
\# Performance Diagnostic tool is installed. You can access PerfDiag from CIW Tools or use the shell command 'cdsPerfDiag -p 14033' to open it when Virtuoso freezes.
\# (PerfDiag): Loading backtrace from /pkg/cadence/installs/IC618/tools/lib/64bit/cdnslibunwind.so
\o Loading vqp.cxt 
\o Loading hdlPkg.cxt 
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o Loading simui.cxt 
\o 	Library      = ASKA_TOP
\o 	Cell         = aska_top16_tb
\o 	View         = config_analog_extracted
\o 	Simulator    = ams
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = Short_Sim_none_Interactive.56
\o 	Results DB   = /home/saul/projects/ASKA/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56.rdb
\o 	Results Dir  = /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/1/Short_Sim
\o 	Results Loc  = /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data
\o 	Project Dir  = /home/saul/projects/ASKA/Sim
\o 	Setup DB loc = /home/saul/projects/ASKA/ASKA_TOP/aska_top16_tb/adexl
\o 	File Encoding = 0
\o 
\o 
\o WARNING (AMS-1058): The rule 'ConnRules_inhconn_full_fast_gnd' has been specified twice for the library 'xfab_connectLib' in the connectRules.il file. Therefore, the second occurrence of this rule has been ignored.
\o 
\o 
\o *Info*    The auto suspension is disabled.
\o 
\o     LOAD GENERIC "X-KIT" SKILL CONTEXT "./.xkit/setup/x_all/cadence/xenv/skill/context6/xkit.cxt" 
\o  - Menu "XKit Utilities" installed to CIW.
\o     LOAD ".cdsinit_personal" FILE FROM THE WORKING DIRECTORY.
\o     INFO: To customize this setup, please use the following environment variables:
\o           CUSTOM_SCRIPT_PATH - should point to the master shell or perl script
\o                              e.g.:
\o                              setenv CUSTOM_SCRIPT_PATH /path/to/my/script/LoadMyScripts.csh
\o           CUSTOM_SKILL_PATH - should point to your master skill load file
\o                              e.g.:
\o                              setenv CUSTOM_SKILL_PATH /path/to/my/skill/LoadMySkills.il
\o  loading default key binding 
\o  -> END LOAD ".cdsinit" FILE
\o Loading monte.cxt 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (1 2) on testbench [ Short_Sim ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var ADDR0 = "0"
\o Setting var ADDR1 = "0"
\o Setting var POR_PULSE = "0"
\o Setting var RES = "100"
\o Setting var VDD3 = "3.3"
\o Setting var VDD3_PULSE = "0"
\o Setting var VDDHV = "40"
\o Setting var VDDHV_PULSE = "0"
\o Setting var temperature = "85"
\o Setting temp(T) = 85
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/2/Short_Sim/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/2/Short_Sim
\o 
\o 
\o *Info*    Creating Netlist for Point ID (1 2)
\o 
\o generate netlist...
\# Available memory:         77,703 MB at UTC 2024.09.20 22:58:17.226
\# Memory report: Maximum memory size now 78,280 MB at UTC 2024.09.20 22:58:17.226
\# Thread usage report: 38 active threads, active load 1.40 at UTC 2024.09.20 22:58:17.226
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o Loading seCore.cxt 
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o Loading verilogI.cxt 
\# [00:58:17.417115] Periodic Lic check successful
\# [00:58:17.417121] Feature usage summary:
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.ver /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/2/Short_Sim/netlist/digital/control
\o Begin Netlisting Sep 21 00:58:17 2024
\o Loading verilogAMSNet.cxt 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/2/Short_Sim/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\# Memory report: using       1,126 MB, process size 2,859 MB at UTC 2024.09.20 22:58:18.512
\# Memory report: using       1,686 MB, process size 3,419 MB at UTC 2024.09.20 22:58:25.280
\# Available memory:         62,415 MB at UTC 2024.09.20 22:58:32.834
\# Memory report: Maximum memory size now 64,656 MB at UTC 2024.09.20 22:58:32.834
\# Memory report: using       2,240 MB, process size 3,973 MB at UTC 2024.09.20 22:58:32.835
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o Loading digitalSim.cxt 
\# Memory report: using       2,400 MB, process size 4,133 MB at UTC 2024.09.20 22:58:37.434
\# Memory report: Maximum memory size now 62,903 MB at UTC 2024.09.20 22:58:42.441
\# Memory report: using       2,502 MB, process size 4,235 MB at UTC 2024.09.20 22:59:55.152
\# Memory report: Maximum memory size now 61,633 MB at UTC 2024.09.20 23:00:22.517
\# Memory report: using       2,604 MB, process size 4,337 MB at UTC 2024.09.20 23:01:01.361
\# Memory report: Maximum memory size now 60,395 MB at UTC 2024.09.20 23:01:52.440
\# Memory report: using       2,705 MB, process size 4,438 MB at UTC 2024.09.20 23:02:09.364
\# Available memory:         56,704 MB at UTC 2024.09.20 23:02:52.043
\# Memory report: using       2,805 MB, process size 4,538 MB at UTC 2024.09.20 23:03:10.060
\# Memory report: Maximum memory size now 59,209 MB at UTC 2024.09.20 23:03:12.066
\o WARNING (VLOGNET-199): An explicit netlist for cellview 'ASKA_16ELE_TOP_FINAL/aska_top_16ele_v2_TOP/analog_extracted_RC_50fF1Ohm' cannot be generated because either split buses or bundle terminals are present in it.
\o  Therefore, an implicit netlist for this instance has been generated. 
\o 
\o WARNING (VLOGNET-184): Unable to generate explicit netlist for instance 'I0' in the 'ASKA_TOP/aska_top16_tb/schematic' cell view because the switch master of this instance is a text view and its place master contains split buses, bundle terminals, or both. Therefore, implicit netlist is being generated.
\o 
\o WARNING (VLOGNET-110): The cell 'ASKA_TOP/aska_top16_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o LIB NAME                    CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------                   ---------            ----             
\o 
\o PRIMLIB                     ne3i_6                      spectre              *Stopping View*  
\o PRIMLIB                     pe3i                        spectre              *Stopping View*  
\o PRIMLIB                     ne3i                        spectre              *Stopping View*  
\o PRIMLIB                     pe3                         spectre              *Stopping View*  
\o PRIMLIB                     pmb                         spectre              *Stopping View*  
\o PRIMLIB                     p_dnw3                      spectre              *Stopping View*  
\o PRIMLIB                     p_dp3                       spectre              *Stopping View*  
\o PRIMLIB                     cmm5t                       spectre              *Stopping View*  
\o PRIMLIB                     dp3                         spectre              *Stopping View*  
\o PRIMLIB                     ddnwmv                      spectre              *Stopping View*  
\o PRIMLIB                     dsba                        spectre              *Stopping View*  
\o PRIMLIB                     dphnw                       spectre              *Stopping View*  
\o PRIMLIB                     dpp20                       spectre              *Stopping View*  
\o PRIMLIB                     dnpdd_scr                   spectre              *Stopping View*  
\o PRIMLIB                     p_dwhn                      spectre              *Stopping View*  
\o PRIMLIB                     p_dipdnwmv                  spectre              *Stopping View*  
\o PRIMLIB                     dn3                         spectre              *Stopping View*  
\o PRIMLIB                     p_ddnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     dipdnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     p_ddnw                      spectre              *Stopping View*  
\o PRIMLIB                     dpdd_scr                    spectre              *Stopping View*  
\o PRIMLIB                     ddnw                        spectre              *Stopping View*  
\o PRIMLIB                     p_dnw                       spectre              *Stopping View*  
\o PRIMLIB                     rdn3                        spectre              *Stopping View*  
\o PRIMLIB                     ped                         spectre              *Stopping View*  
\o PRIMLIB                     mosvc3                      spectre              *Stopping View*  
\o PRIMLIB                     qpvc3                       spectre              *Stopping View*  
\o PRIMLIB                     nedia                       spectre              *Stopping View*  
\o PRIMLIB                     p_cap                       spectre              *Stopping View*  
\o PRIMLIB                     csf4a                       spectre              *Stopping View*  
\o PRIMLIB                     p_res                       spectre              *Stopping View*  
\o PRIMLIB                     s_res                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1s                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1                        spectre              *Stopping View*  
\o PRIMLIB                     rnp1                        spectre              *Stopping View*  
\o PRIMLIB                     rpp1k1_3                    spectre              *Stopping View*  
\o PRIMLIB                     rdp3                        spectre              *Stopping View*  
\o PRIMLIB                     dhpw                        spectre              *Stopping View*  
\o PRIMLIB                     ne3                         spectre              *Stopping View*  
\o PRIMLIB                     rdp_io                      spectre              *Stopping View*  
\o analogLib                   vpulse                      spectre              *Stopping View*  
\o analogLib                   cap                         spectre              *Stopping View*  
\o analogLib                   vdc                         spectre              *Stopping View*  
\o analogLib                   ind                         spectre              *Stopping View*  
\o analogLib                   res                         spectre              *Stopping View*  
\o ASKA_DIG2                   DIG_stimulus                verilogams           *Stopping View*  
\o ASKA_TOP                    aska_top16_tb               schematic                             
\o ASKA_16ELE_TOP_FINAL        aska_top_16ele_v2_TOP       analog_extracted_RC_50fF1Ohm                  
\o 
\o ---------- End of netlist configuration information   ----------
\o function ansCdlCompPrim redefined
\o Loading hnlInit.cxt 
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.spectre /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/2/Short_Sim/netlist/analog/control
\o Copying Spectre source file 'spectre.inp'
\o Copying Spectre command file 'spectre.sim'
\# Memory report: using       2,932 MB, process size 4,665 MB at UTC 2024.09.20 23:03:46.884
\# Memory report: Maximum memory size now 58,033 MB at UTC 2024.09.20 23:06:16.293
\# Available memory:         51,481 MB at UTC 2024.09.20 23:08:26.808
\# Memory report: Maximum memory size now 54,517 MB at UTC 2024.09.20 23:08:26.808
\# Memory report: using       3,037 MB, process size 4,770 MB at UTC 2024.09.20 23:08:26.809
\o WARNING (ADE-6003): Terminal "ELE<16>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<17>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<18>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<19>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<20>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<21>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<22>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<23>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<24>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<25>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<26>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<27>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<28>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<29>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<30>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "ELE<31>", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6003): Terminal "GNDOHV", specified in the CDF termOrder, does not exist
\o            in the cell-view "ASKA_16ELE_TOP_FINAL" "aska_top_16ele_v2_TOP" "analog_extracted_RC_50fF1Ohm"
\o WARNING (ADE-6004): Mismatch was found between the terminals in the cellView and those on the
\o            termOrder property on the CDF. Because of the mismatch, the CDF termOrder will
\o            be ignored. The terminals in the cellView will be netlisted in the alphabetical
\o            order of their names. Eliminate the mismatch if you want the CDF termOrder
\o            property to be used for netlisting.
\o            To edit CDF of a cell, 
\o            i) Open CIW->Tools->CDF->Edit.
\o            ii) Select Library Name & Cell Name.
\o            iii) Click on the Edit button in the simulation information section of the
\o                 Edit CDF window.
\o Loading json.cxt 
\o Running netlist assembly..
\# Memory report: Maximum memory size now 50,141 MB at UTC 2024.09.20 23:08:37.720
\# Available memory:         41,560 MB at UTC 2024.09.20 23:08:47.729
\# Memory report: Maximum memory size now 44,602 MB at UTC 2024.09.20 23:08:47.729
\# Available memory:         37,507 MB at UTC 2024.09.20 23:08:57.743
\# Memory report: Maximum memory size now 40,549 MB at UTC 2024.09.20 23:08:57.743
\# Memory report: Maximum memory size now 42,860 MB at UTC 2024.09.20 23:09:07.757
\# Available memory:         46,166 MB at UTC 2024.09.20 23:09:17.769
\# Memory report: Maximum memory size now 49,207 MB at UTC 2024.09.20 23:09:17.769
\# Memory report: Maximum memory size now 51,648 MB at UTC 2024.09.20 23:09:27.782
\o .........
\# Available memory:         55,517 MB at UTC 2024.09.20 23:09:37.904
\# Memory report: Maximum memory size now 58,559 MB at UTC 2024.09.20 23:09:37.905
\# Memory report: Maximum memory size now 60,702 MB at UTC 2024.09.20 23:10:19.275
\o End netlisting Sep 21 01:10:25 2024
\o INFO (AMS-1241): AMS UNL netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o Loading cdf.cxt 
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ Short_Sim ] for Point ID
\o           (1 2).
\o 
\o Delete simulation data in /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/2/Short_Sim/psf.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o Loading paraplot.cxt 
\# Memory report: Maximum memory size now 57,977 MB at UTC 2024.09.20 23:10:39.308
\# Memory report: Maximum memory size now 54,633 MB at UTC 2024.09.20 23:10:49.307
\# Available memory:         49,542 MB at UTC 2024.09.20 23:10:59.308
\# Memory report: Maximum memory size now 52,614 MB at UTC 2024.09.20 23:10:59.308
\# Memory report: Maximum memory size now 49,923 MB at UTC 2024.09.20 23:11:19.308
\# Memory report: Maximum memory size now 48,705 MB at UTC 2024.09.20 23:11:29.308
\# Memory report: Maximum memory size now 50,159 MB at UTC 2024.09.20 23:11:39.307
\# Available memory:         41,879 MB at UTC 2024.09.20 23:11:49.308
\# Memory report: Maximum memory size now 44,951 MB at UTC 2024.09.20 23:11:49.308
\# Available memory:         34,388 MB at UTC 2024.09.20 23:11:59.308
\# Memory report: Maximum memory size now 37,460 MB at UTC 2024.09.20 23:11:59.308
\# Memory report: Maximum memory size now 35,717 MB at UTC 2024.09.20 23:12:09.314
\# Available memory:         29,855 MB at UTC 2024.09.20 23:12:19.635
\# Memory report: Maximum memory size now 32,927 MB at UTC 2024.09.20 23:12:19.636
\# Memory report: Maximum memory size now 30,929 MB at UTC 2024.09.20 23:12:29.354
\# Available memory:         25,999 MB at UTC 2024.09.20 23:12:39.334
\# Memory report: Maximum memory size now 29,071 MB at UTC 2024.09.20 23:12:39.334
\# Memory report: Maximum memory size now 27,041 MB at UTC 2024.09.20 23:12:49.342
\# Available memory:         21,906 MB at UTC 2024.09.20 23:13:00.308
\# Memory report: Maximum memory size now 24,978 MB at UTC 2024.09.20 23:13:00.308
\# Memory report: Maximum memory size now 23,196 MB at UTC 2024.09.20 23:13:11.766
\# Available memory:         17,086 MB at UTC 2024.09.20 23:13:32.307
\# Memory report: Maximum memory size now 20,158 MB at UTC 2024.09.20 23:13:32.467
\# Available memory:         14,824 MB at UTC 2024.09.20 23:13:42.307
\# Memory report: Maximum memory size now 17,897 MB at UTC 2024.09.20 23:13:42.309
\# Available memory:         12,556 MB at UTC 2024.09.20 23:13:52.583
\# Memory report: Maximum memory size now 15,628 MB at UTC 2024.09.20 23:13:54.093
\# Available memory:          9,254 MB at UTC 2024.09.20 23:14:05.308
\# Memory report: Maximum memory size now 12,326 MB at UTC 2024.09.20 23:14:05.417
\# Available memory:          6,767 MB at UTC 2024.09.20 23:14:15.308
\# Memory report: Maximum memory size now 9,840 MB at UTC 2024.09.20 23:14:15.403
\# Available memory:         11,573 MB at UTC 2024.09.20 23:14:26.307
\# Memory report: Maximum memory size now 14,645 MB at UTC 2024.09.20 23:14:26.308
\# Available memory:          9,150 MB at UTC 2024.09.20 23:14:36.308
\# Memory report: Maximum memory size now 12,222 MB at UTC 2024.09.20 23:14:36.308
\# Available memory:         11,089 MB at UTC 2024.09.20 23:14:46.308
\# Memory report: Maximum memory size now 14,161 MB at UTC 2024.09.20 23:14:46.308
\# Available memory:          8,281 MB at UTC 2024.09.20 23:14:56.307
\# Memory report: Maximum memory size now 11,353 MB at UTC 2024.09.20 23:14:56.307
\# Memory report: Maximum memory size now 10,783 MB at UTC 2024.09.20 23:15:06.307
\# Available memory:          6,191 MB at UTC 2024.09.20 23:15:26.307
\# Memory report: Maximum memory size now 9,263 MB at UTC 2024.09.20 23:15:26.310
\# Memory report: Maximum memory size now 8,893 MB at UTC 2024.09.20 23:15:36.308
\# Available memory:          5,604 MB at UTC 2024.09.20 23:15:46.308
\# Memory report: Maximum memory size now 8,676 MB at UTC 2024.09.20 23:15:46.308
\# Memory report: Maximum memory size now 8,896 MB at UTC 2024.09.20 23:16:26.307
\# Memory report: Maximum memory size now 8,597 MB at UTC 2024.09.20 23:16:36.308
\# Memory report: Maximum memory size now 8,374 MB at UTC 2024.09.20 23:16:46.308
\# Available memory:          5,023 MB at UTC 2024.09.20 23:16:56.308
\# Memory report: Maximum memory size now 8,095 MB at UTC 2024.09.20 23:16:56.308
\# Available memory:          4,402 MB at UTC 2024.09.20 23:17:06.307
\# Memory report: Maximum memory size now 7,474 MB at UTC 2024.09.20 23:17:06.308
\# Memory report: Maximum memory size now 7,303 MB at UTC 2024.09.20 23:17:16.415
\# Available memory:         12,514 MB at UTC 2024.09.20 23:17:27.308
\# Memory report: Maximum memory size now 15,586 MB at UTC 2024.09.20 23:17:27.308
\# Memory report: Maximum memory size now 15,953 MB at UTC 2024.09.20 23:17:57.307
\# Memory report: Maximum memory size now 16,474 MB at UTC 2024.09.20 23:18:17.307
\# Memory report: Maximum memory size now 16,070 MB at UTC 2024.09.20 23:22:27.308
\# Memory report: Maximum memory size now 15,654 MB at UTC 2024.09.20 23:22:37.307
\# Memory report: Maximum memory size now 14,462 MB at UTC 2024.09.20 23:22:47.308
\# Available memory:          9,459 MB at UTC 2024.09.20 23:22:57.308
\# Memory report: Maximum memory size now 12,531 MB at UTC 2024.09.20 23:22:57.308
\# Available memory:          7,780 MB at UTC 2024.09.20 23:23:07.308
\# Memory report: Maximum memory size now 10,852 MB at UTC 2024.09.20 23:23:07.308
\# Available memory:          7,005 MB at UTC 2024.09.20 23:23:17.308
\# Memory report: Maximum memory size now 10,078 MB at UTC 2024.09.20 23:23:17.308
\# Available memory:          9,632 MB at UTC 2024.09.20 23:23:27.307
\# Memory report: Maximum memory size now 12,705 MB at UTC 2024.09.20 23:23:27.307
\# Memory report: Maximum memory size now 12,056 MB at UTC 2024.09.20 23:23:37.308
\# Memory report: Maximum memory size now 13,452 MB at UTC 2024.09.20 23:23:47.307
\# Available memory:         10,629 MB at UTC 2024.09.20 23:24:07.308
\# Memory report: Maximum memory size now 13,938 MB at UTC 2024.09.20 23:24:17.308
\# Memory report: Maximum memory size now 13,478 MB at UTC 2024.09.20 23:24:27.307
\# Available memory:          9,276 MB at UTC 2024.09.20 23:24:37.308
\# Memory report: Maximum memory size now 12,348 MB at UTC 2024.09.20 23:24:37.308
\# Available memory:          7,543 MB at UTC 2024.09.20 23:24:47.308
\# Memory report: Maximum memory size now 10,615 MB at UTC 2024.09.20 23:24:47.309
\# Memory report: Maximum memory size now 10,326 MB at UTC 2024.09.20 23:24:57.308
\# Available memory:          5,770 MB at UTC 2024.09.20 23:25:07.308
\# Memory report: Maximum memory size now 8,842 MB at UTC 2024.09.20 23:25:07.308
\# Memory report: Maximum memory size now 9,309 MB at UTC 2024.09.20 23:25:17.307
\# Memory report: Maximum memory size now 8,431 MB at UTC 2024.09.20 23:25:27.307
\o INFO (ADE-3067): Errors encountered during simulation. For more information, right-click
\o         on a test name in the 'Results' tab of the Outputs pane and choose 'Output Log'
\o         to view the simulation run log.
\o INFO (ADE-1654): Simulator 'ams' doesn't provide simulation failure
\o         information at the analysis level. So 'SkipFailedAnalyses' for option
\o         'evalOutputsOnSimFailure' wouldn't work for this simulator.
\o 
\o *Error*   Error ID  = 5031
\o *Error*   Error Msg = Simulator failed to complete the simulation.
\o  
\o 
\o 
\o 
\o 
\# Available memory:         11,535 MB at UTC 2024.09.20 23:25:55.982
\# Memory report: Maximum memory size now 14,607 MB at UTC 2024.09.20 23:25:55.983
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (1 2) on testbench [ Short_Sim ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var ADDR0 = "0"
\o Setting var ADDR1 = "0"
\o Setting var POR_PULSE = "0"
\o Setting var RES = "100"
\o Setting var VDD3 = "3.3"
\o Setting var VDD3_PULSE = "0"
\o Setting var VDDHV = "40"
\o Setting var VDDHV_PULSE = "0"
\o Setting var temperature = "85"
\o Setting temp(T) = 85
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/2/Short_Sim/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/2/Short_Sim
\o 
\o 
\o *Info*    Creating Netlist for Point ID (1 2)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Begin Netlisting Sep 21 01:25:59 2024
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/2/Short_Sim/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\# Available memory:          5,058 MB at UTC 2024.09.20 23:26:19.258
\# Memory report: Maximum memory size now 8,131 MB at UTC 2024.09.20 23:26:19.258
\# Available memory:         11,652 MB at UTC 2024.09.20 23:26:39.852
\# Memory report: Maximum memory size now 14,724 MB at UTC 2024.09.20 23:26:39.853
\# Available memory:         10,535 MB at UTC 2024.09.20 23:26:51.587
\# Memory report: Maximum memory size now 13,723 MB at UTC 2024.09.20 23:26:51.587
\# Memory report: using       3,188 MB, process size 4,971 MB at UTC 2024.09.20 23:26:51.587
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\# Memory report: Maximum memory size now 14,567 MB at UTC 2024.09.20 23:27:11.355
\# Memory report: Maximum memory size now 12,911 MB at UTC 2024.09.20 23:27:21.350
\# Available memory:          9,477 MB at UTC 2024.09.20 23:27:31.077
\# Memory report: Maximum memory size now 12,585 MB at UTC 2024.09.20 23:27:41.280
\# Memory report: Maximum memory size now 12,967 MB at UTC 2024.09.20 23:27:51.396
\# Available memory:          7,277 MB at UTC 2024.09.20 23:28:01.426
\# Memory report: Maximum memory size now 10,468 MB at UTC 2024.09.20 23:28:01.426
\# Available memory:         13,367 MB at UTC 2024.09.20 23:28:11.413
\# Memory report: Maximum memory size now 16,561 MB at UTC 2024.09.20 23:28:11.413
\# Available memory:         11,668 MB at UTC 2024.09.20 23:28:21.333
\# Memory report: Maximum memory size now 14,862 MB at UTC 2024.09.20 23:28:21.333
\# Memory report: Maximum memory size now 14,297 MB at UTC 2024.09.20 23:28:31.343
\w *WARNING* Swap Activity: Excessive swap activity has been detected, which can cause decreased performance.  The application will continue to run, but if excessive swapping continues
\w *WARNING* Swap Activity: due to the memory requirements of all the programs currently running on this system, the performance of this program may continue to be negatively affected.
\# Memory report: Maximum memory size now 13,938 MB at UTC 2024.09.20 23:29:01.385
\# Available memory:         10,604 MB at UTC 2024.09.20 23:31:31.126
\w *WARNING* Swap Activity: Another warning will be output after 10 minutes if the condition persists or recurs.
\o WARNING (VLOGNET-199): An explicit netlist for cellview 'ASKA_16ELE_TOP_FINAL/aska_top_16ele_v2_TOP/analog_extracted_RC_50fF1Ohm' cannot be generated because either split buses or bundle terminals are present in it.
\o  Therefore, an implicit netlist for this instance has been generated. 
\o 
\# Memory report: using       3,289 MB, process size 5,073 MB at UTC 2024.09.20 23:31:54.709
\o WARNING (VLOGNET-184): Unable to generate explicit netlist for instance 'I0' in the 'ASKA_TOP/aska_top16_tb/schematic' cell view because the switch master of this instance is a text view and its place master contains split buses, bundle terminals, or both. Therefore, implicit netlist is being generated.
\o 
\o WARNING (VLOGNET-110): The cell 'ASKA_TOP/aska_top16_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o LIB NAME                    CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------                   ---------            ----             
\o 
\o PRIMLIB                     ne3i_6                      spectre              *Stopping View*  
\o PRIMLIB                     pe3i                        spectre              *Stopping View*  
\o PRIMLIB                     ne3i                        spectre              *Stopping View*  
\o PRIMLIB                     pe3                         spectre              *Stopping View*  
\o PRIMLIB                     pmb                         spectre              *Stopping View*  
\o PRIMLIB                     p_dnw3                      spectre              *Stopping View*  
\o PRIMLIB                     p_dp3                       spectre              *Stopping View*  
\o PRIMLIB                     cmm5t                       spectre              *Stopping View*  
\o PRIMLIB                     dp3                         spectre              *Stopping View*  
\o PRIMLIB                     ddnwmv                      spectre              *Stopping View*  
\o PRIMLIB                     dsba                        spectre              *Stopping View*  
\o PRIMLIB                     dphnw                       spectre              *Stopping View*  
\o PRIMLIB                     dpp20                       spectre              *Stopping View*  
\o PRIMLIB                     dnpdd_scr                   spectre              *Stopping View*  
\o PRIMLIB                     p_dwhn                      spectre              *Stopping View*  
\o PRIMLIB                     p_dipdnwmv                  spectre              *Stopping View*  
\o PRIMLIB                     dn3                         spectre              *Stopping View*  
\o PRIMLIB                     p_ddnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     dipdnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     p_ddnw                      spectre              *Stopping View*  
\o PRIMLIB                     dpdd_scr                    spectre              *Stopping View*  
\o PRIMLIB                     ddnw                        spectre              *Stopping View*  
\o PRIMLIB                     p_dnw                       spectre              *Stopping View*  
\o PRIMLIB                     rdn3                        spectre              *Stopping View*  
\o PRIMLIB                     ped                         spectre              *Stopping View*  
\o PRIMLIB                     mosvc3                      spectre              *Stopping View*  
\o PRIMLIB                     qpvc3                       spectre              *Stopping View*  
\o PRIMLIB                     nedia                       spectre              *Stopping View*  
\o PRIMLIB                     p_cap                       spectre              *Stopping View*  
\o PRIMLIB                     csf4a                       spectre              *Stopping View*  
\o PRIMLIB                     p_res                       spectre              *Stopping View*  
\o PRIMLIB                     s_res                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1s                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1                        spectre              *Stopping View*  
\o PRIMLIB                     rnp1                        spectre              *Stopping View*  
\o PRIMLIB                     rpp1k1_3                    spectre              *Stopping View*  
\o PRIMLIB                     rdp3                        spectre              *Stopping View*  
\o PRIMLIB                     dhpw                        spectre              *Stopping View*  
\o PRIMLIB                     ne3                         spectre              *Stopping View*  
\o PRIMLIB                     rdp_io                      spectre              *Stopping View*  
\o analogLib                   vpulse                      spectre              *Stopping View*  
\o analogLib                   cap                         spectre              *Stopping View*  
\o analogLib                   vdc                         spectre              *Stopping View*  
\o analogLib                   ind                         spectre              *Stopping View*  
\o analogLib                   res                         spectre              *Stopping View*  
\o ASKA_DIG2                   DIG_stimulus                verilogams           *Stopping View*  
\o ASKA_TOP                    aska_top16_tb               schematic                             
\o ASKA_16ELE_TOP_FINAL        aska_top_16ele_v2_TOP       analog_extracted_RC_50fF1Ohm                  
\o 
\o ---------- End of netlist configuration information   ----------
\# Memory report: Maximum memory size now 13,549 MB at UTC 2024.09.20 23:32:01.164
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.spectre /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/2/Short_Sim/netlist/analog/control
\o Copying Spectre source file 'spectre.inp'
\o Copying Spectre command file 'spectre.sim'
\# Available memory:          9,371 MB at UTC 2024.09.20 23:32:15.751
\# Memory report: Maximum memory size now 12,661 MB at UTC 2024.09.20 23:32:15.751
\# Memory report: Maximum memory size now 12,128 MB at UTC 2024.09.20 23:32:25.720
\# Memory report: using       3,408 MB, process size 5,191 MB at UTC 2024.09.20 23:32:25.721
\o Running netlist assembly..
\# Available memory:          7,779 MB at UTC 2024.09.20 23:32:36.551
\# Memory report: Maximum memory size now 11,187 MB at UTC 2024.09.20 23:32:36.551
\# Memory report: Maximum memory size now 10,898 MB at UTC 2024.09.20 23:32:46.561
\# Available memory:          8,986 MB at UTC 2024.09.20 23:32:56.571
\# Memory report: Maximum memory size now 12,394 MB at UTC 2024.09.20 23:32:56.572
\# Memory report: Maximum memory size now 11,634 MB at UTC 2024.09.20 23:33:06.582
\o .........
\# Available memory:          9,823 MB at UTC 2024.09.20 23:33:16.586
\# Memory report: Maximum memory size now 13,231 MB at UTC 2024.09.20 23:33:16.586
\# Memory report: Maximum memory size now 12,783 MB at UTC 2024.09.20 23:33:26.688
\# Available memory:          8,377 MB at UTC 2024.09.20 23:33:56.316
\# Memory report: Maximum memory size now 11,785 MB at UTC 2024.09.20 23:33:56.316
\# Available memory:          6,755 MB at UTC 2024.09.20 23:34:06.053
\# Memory report: Maximum memory size now 10,163 MB at UTC 2024.09.20 23:34:06.053
\o End netlisting Sep 21 01:34:06 2024
\o INFO (AMS-1241): AMS UNL netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ Short_Sim ] for Point ID
\o           (1 2).
\o 
\o Delete simulation data in /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/2/Short_Sim/psf.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\# Available memory:          5,975 MB at UTC 2024.09.20 23:34:16.307
\# Memory report: Maximum memory size now 9,404 MB at UTC 2024.09.20 23:34:16.307
\# Memory report: Maximum memory size now 9,887 MB at UTC 2024.09.20 23:34:26.307
\# Available memory:         12,174 MB at UTC 2024.09.20 23:34:36.308
\# Memory report: Maximum memory size now 15,604 MB at UTC 2024.09.20 23:34:36.308
\# Available memory:         16,442 MB at UTC 2024.09.20 23:34:46.307
\# Memory report: Maximum memory size now 19,872 MB at UTC 2024.09.20 23:34:46.307
\# Memory report: Maximum memory size now 19,383 MB at UTC 2024.09.20 23:34:56.308
\# Available memory:         14,573 MB at UTC 2024.09.20 23:35:06.307
\# Memory report: Maximum memory size now 18,002 MB at UTC 2024.09.20 23:35:06.307
\# Available memory:         10,718 MB at UTC 2024.09.20 23:35:16.307
\# Memory report: Maximum memory size now 14,147 MB at UTC 2024.09.20 23:35:16.307
\# Available memory:          9,277 MB at UTC 2024.09.20 23:35:26.308
\# Memory report: Maximum memory size now 12,707 MB at UTC 2024.09.20 23:35:26.308
\# Available memory:          6,096 MB at UTC 2024.09.20 23:35:36.307
\# Memory report: Maximum memory size now 9,526 MB at UTC 2024.09.20 23:35:36.308
\# Available memory:          4,676 MB at UTC 2024.09.20 23:35:46.590
\# Memory report: Maximum memory size now 8,106 MB at UTC 2024.09.20 23:35:47.145
\# Available memory:         13,347 MB at UTC 2024.09.20 23:36:07.308
\# Memory report: Maximum memory size now 16,777 MB at UTC 2024.09.20 23:36:07.308
\# Available memory:          9,633 MB at UTC 2024.09.20 23:36:17.308
\# Memory report: Maximum memory size now 13,062 MB at UTC 2024.09.20 23:36:17.308
\# Available memory:          8,252 MB at UTC 2024.09.20 23:36:27.307
\# Memory report: Maximum memory size now 11,682 MB at UTC 2024.09.20 23:36:27.307
\# Available memory:          6,227 MB at UTC 2024.09.20 23:36:47.308
\# Memory report: Maximum memory size now 9,657 MB at UTC 2024.09.20 23:36:47.308
\# Memory report: Maximum memory size now 9,330 MB at UTC 2024.09.20 23:36:57.307
\# Memory report: Maximum memory size now 9,664 MB at UTC 2024.09.20 23:37:07.308
\# Available memory:          5,292 MB at UTC 2024.09.20 23:37:17.308
\# Memory report: Maximum memory size now 8,722 MB at UTC 2024.09.20 23:37:17.308
\# Available memory:          4,238 MB at UTC 2024.09.20 23:37:27.317
\# Memory report: Maximum memory size now 7,668 MB at UTC 2024.09.20 23:37:27.328
\# Available memory:         10,691 MB at UTC 2024.09.20 23:37:37.308
\# Memory report: Maximum memory size now 14,121 MB at UTC 2024.09.20 23:37:37.308
\# Available memory:          9,617 MB at UTC 2024.09.20 23:37:47.307
\# Memory report: Maximum memory size now 13,046 MB at UTC 2024.09.20 23:37:47.307
\# Memory report: Maximum memory size now 12,530 MB at UTC 2024.09.20 23:40:27.307
\# Available memory:          8,399 MB at UTC 2024.09.20 23:40:57.308
\# Memory report: Maximum memory size now 11,828 MB at UTC 2024.09.20 23:40:57.308
\# Memory report: Maximum memory size now 11,284 MB at UTC 2024.09.20 23:41:07.307
\# Available memory:          7,413 MB at UTC 2024.09.20 23:41:17.308
\# Memory report: Maximum memory size now 10,843 MB at UTC 2024.09.20 23:41:17.308
\# Memory report: Maximum memory size now 10,623 MB at UTC 2024.09.20 23:41:27.308
\# Memory report: Maximum memory size now 10,330 MB at UTC 2024.09.20 23:41:37.308
\# Available memory:          8,309 MB at UTC 2024.09.20 23:41:47.308
\# Memory report: Maximum memory size now 11,739 MB at UTC 2024.09.20 23:41:47.308
\# Memory report: Maximum memory size now 11,101 MB at UTC 2024.09.20 23:41:57.307
\# Available memory:          7,306 MB at UTC 2024.09.20 23:42:07.308
\# Memory report: Maximum memory size now 10,735 MB at UTC 2024.09.20 23:42:07.308
\# Memory report: Maximum memory size now 10,378 MB at UTC 2024.09.20 23:42:17.308
\# Memory report: Maximum memory size now 10,095 MB at UTC 2024.09.20 23:42:37.308
\# Memory report: Maximum memory size now 11,268 MB at UTC 2024.09.20 23:42:47.307
\# Memory report: Maximum memory size now 10,659 MB at UTC 2024.09.20 23:42:57.308
\# Memory report: Maximum memory size now 10,194 MB at UTC 2024.09.20 23:43:17.308
\# Available memory:          6,306 MB at UTC 2024.09.20 23:43:27.308
\# Memory report: Maximum memory size now 9,736 MB at UTC 2024.09.20 23:43:27.308
\# Available memory:          5,456 MB at UTC 2024.09.20 23:43:37.310
\# Memory report: Maximum memory size now 8,886 MB at UTC 2024.09.20 23:43:37.340
\# Available memory:          4,696 MB at UTC 2024.09.20 23:43:57.350
\# Memory report: Maximum memory size now 8,125 MB at UTC 2024.09.20 23:43:57.371
\# Available memory:         13,196 MB at UTC 2024.09.20 23:44:07.307
\# Memory report: Maximum memory size now 16,626 MB at UTC 2024.09.20 23:44:07.308
\# Available memory:         10,059 MB at UTC 2024.09.20 23:44:17.675
\# Memory report: Maximum memory size now 13,489 MB at UTC 2024.09.20 23:44:17.756
\# Memory report: Maximum memory size now 12,807 MB at UTC 2024.09.20 23:44:27.307
\# Available memory:          7,960 MB at UTC 2024.09.20 23:44:37.308
\# Memory report: Maximum memory size now 11,390 MB at UTC 2024.09.20 23:44:37.308
\# Available memory:          7,093 MB at UTC 2024.09.20 23:44:47.308
\# Memory report: Maximum memory size now 10,522 MB at UTC 2024.09.20 23:44:47.308
\# Available memory:          7,875 MB at UTC 2024.09.20 23:45:07.307
\# Memory report: Maximum memory size now 11,305 MB at UTC 2024.09.20 23:45:07.307
\# Available memory:          5,904 MB at UTC 2024.09.20 23:45:17.307
\# Memory report: Maximum memory size now 9,333 MB at UTC 2024.09.20 23:45:17.351
\# Available memory:          4,223 MB at UTC 2024.09.20 23:45:27.376
\# Memory report: Maximum memory size now 7,652 MB at UTC 2024.09.20 23:45:27.867
\# Available memory:          8,543 MB at UTC 2024.09.20 23:45:38.323
\# Memory report: Maximum memory size now 11,972 MB at UTC 2024.09.20 23:45:38.448
\# Available memory:          7,518 MB at UTC 2024.09.20 23:45:48.308
\# Memory report: Maximum memory size now 10,948 MB at UTC 2024.09.20 23:45:48.308
\# Available memory:          6,814 MB at UTC 2024.09.20 23:45:58.307
\# Memory report: Maximum memory size now 10,243 MB at UTC 2024.09.20 23:45:58.324
\# Memory report: Maximum memory size now 9,878 MB at UTC 2024.09.20 23:46:08.308
\# Memory report: Maximum memory size now 9,682 MB at UTC 2024.09.20 23:46:18.337
\# Memory report: Maximum memory size now 10,183 MB at UTC 2024.09.20 23:46:28.307
\# Available memory:          5,956 MB at UTC 2024.09.20 23:46:58.308
\# Memory report: Maximum memory size now 9,385 MB at UTC 2024.09.20 23:46:58.312
\o INFO (ADE-3067): Errors encountered during simulation. For more information, right-click
\o         on a test name in the 'Results' tab of the Outputs pane and choose 'Output Log'
\o         to view the simulation run log.
\o INFO (ADE-1654): Simulator 'ams' doesn't provide simulation failure
\o         information at the analysis level. So 'SkipFailedAnalyses' for option
\o         'evalOutputsOnSimFailure' wouldn't work for this simulator.
\o 
\o *Error*   Error ID  = 5031
\o *Error*   Error Msg = Simulator failed to complete the simulation.
\o  
\o 
\o 
\o 
\o 
\# Available memory:         11,182 MB at UTC 2024.09.20 23:47:08.438
\# Memory report: Maximum memory size now 14,612 MB at UTC 2024.09.20 23:47:08.438
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (1 18) on testbench [ Short_Sim ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var ADDR0 = "0"
\o Setting var ADDR1 = "0"
\o Setting var POR_PULSE = "0"
\o Setting var RES = "100"
\o Setting var VDD3 = "3.3"
\o Setting var VDD3_PULSE = "0"
\o Setting var VDDHV = "40"
\o Setting var VDDHV_PULSE = "0"
\o Setting var temperature = "85"
\o Setting temp(T) = 85
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/18/Short_Sim/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/18/Short_Sim
\o 
\o 
\o *Info*    Creating Netlist for Point ID (1 18)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Begin Netlisting Sep 21 01:47:11 2024
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/18/Short_Sim/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\# Available memory:          7,175 MB at UTC 2024.09.20 23:47:22.667
\# Memory report: Maximum memory size now 10,604 MB at UTC 2024.09.20 23:47:22.667
\# Available memory:          6,273 MB at UTC 2024.09.20 23:47:32.352
\# Memory report: Maximum memory size now 9,860 MB at UTC 2024.09.20 23:47:32.352
\# Memory report: using       3,588 MB, process size 5,371 MB at UTC 2024.09.20 23:47:32.352
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\# Available memory:          5,628 MB at UTC 2024.09.20 23:47:42.423
\# Memory report: Maximum memory size now 9,216 MB at UTC 2024.09.20 23:47:42.423
\# Memory report: Maximum memory size now 8,900 MB at UTC 2024.09.20 23:47:52.022
\# Available memory:          6,143 MB at UTC 2024.09.20 23:48:02.048
\# Memory report: Maximum memory size now 9,731 MB at UTC 2024.09.20 23:48:02.048
\# Available memory:          5,229 MB at UTC 2024.09.20 23:48:12.253
\# Memory report: Maximum memory size now 8,817 MB at UTC 2024.09.20 23:48:12.253
\# Available memory:          5,774 MB at UTC 2024.09.20 23:48:32.284
\# Memory report: Maximum memory size now 9,363 MB at UTC 2024.09.20 23:48:32.284
\# Available memory:         12,821 MB at UTC 2024.09.20 23:48:42.405
\# Memory report: Maximum memory size now 16,413 MB at UTC 2024.09.20 23:48:42.405
\# Available memory:          9,830 MB at UTC 2024.09.20 23:48:52.422
\# Memory report: Maximum memory size now 13,422 MB at UTC 2024.09.20 23:48:52.422
\# Available memory:          8,319 MB at UTC 2024.09.20 23:49:02.441
\# Memory report: Maximum memory size now 11,911 MB at UTC 2024.09.20 23:49:02.442
\# Memory report: Maximum memory size now 12,207 MB at UTC 2024.09.20 23:49:12.152
\# Memory report: Maximum memory size now 12,529 MB at UTC 2024.09.20 23:49:32.281
\# Memory report: Maximum memory size now 11,997 MB at UTC 2024.09.20 23:50:02.171
\# Memory report: Maximum memory size now 11,668 MB at UTC 2024.09.20 23:50:22.161
\# Memory report: Maximum memory size now 11,317 MB at UTC 2024.09.20 23:50:32.175
\# Available memory:          7,511 MB at UTC 2024.09.20 23:50:42.095
\# Memory report: Maximum memory size now 10,550 MB at UTC 2024.09.20 23:50:52.016
\# Available memory:          6,531 MB at UTC 2024.09.20 23:51:02.207
\# Memory report: Maximum memory size now 10,149 MB at UTC 2024.09.20 23:51:02.207
\# Memory report: Maximum memory size now 9,840 MB at UTC 2024.09.20 23:51:12.352
\# Available memory:          5,713 MB at UTC 2024.09.20 23:51:22.455
\# Memory report: Maximum memory size now 9,343 MB at UTC 2024.09.20 23:51:22.455
\# Memory report: Maximum memory size now 8,977 MB at UTC 2024.09.20 23:52:02.113
\# Available memory:         11,738 MB at UTC 2024.09.20 23:52:12.215
\# Memory report: Maximum memory size now 15,406 MB at UTC 2024.09.20 23:52:12.218
\# Memory report: Maximum memory size now 14,888 MB at UTC 2024.09.20 23:52:22.331
\o WARNING (VLOGNET-199): An explicit netlist for cellview 'ASKA_16ELE_TOP_FINAL/aska_top_16ele_v2_TOP/analog_extracted_RC_50fF1Ohm' cannot be generated because either split buses or bundle terminals are present in it.
\o  Therefore, an implicit netlist for this instance has been generated. 
\o 
\# Memory report: using       3,692 MB, process size 5,475 MB at UTC 2024.09.20 23:52:25.335
\o WARNING (VLOGNET-184): Unable to generate explicit netlist for instance 'I0' in the 'ASKA_TOP/aska_top16_tb/schematic' cell view because the switch master of this instance is a text view and its place master contains split buses, bundle terminals, or both. Therefore, implicit netlist is being generated.
\o 
\o WARNING (VLOGNET-110): The cell 'ASKA_TOP/aska_top16_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\# Available memory:         10,572 MB at UTC 2024.09.20 23:52:33.300
\# Memory report: Maximum memory size now 14,274 MB at UTC 2024.09.20 23:52:33.300
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o LIB NAME                    CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------                   ---------            ----             
\o 
\o PRIMLIB                     ne3i_6                      spectre              *Stopping View*  
\o PRIMLIB                     pe3i                        spectre              *Stopping View*  
\o PRIMLIB                     ne3i                        spectre              *Stopping View*  
\o PRIMLIB                     pe3                         spectre              *Stopping View*  
\o PRIMLIB                     pmb                         spectre              *Stopping View*  
\o PRIMLIB                     p_dnw3                      spectre              *Stopping View*  
\o PRIMLIB                     p_dp3                       spectre              *Stopping View*  
\o PRIMLIB                     cmm5t                       spectre              *Stopping View*  
\o PRIMLIB                     dp3                         spectre              *Stopping View*  
\o PRIMLIB                     ddnwmv                      spectre              *Stopping View*  
\o PRIMLIB                     dsba                        spectre              *Stopping View*  
\o PRIMLIB                     dphnw                       spectre              *Stopping View*  
\o PRIMLIB                     dpp20                       spectre              *Stopping View*  
\o PRIMLIB                     dnpdd_scr                   spectre              *Stopping View*  
\o PRIMLIB                     p_dwhn                      spectre              *Stopping View*  
\o PRIMLIB                     p_dipdnwmv                  spectre              *Stopping View*  
\o PRIMLIB                     dn3                         spectre              *Stopping View*  
\o PRIMLIB                     p_ddnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     dipdnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     p_ddnw                      spectre              *Stopping View*  
\o PRIMLIB                     dpdd_scr                    spectre              *Stopping View*  
\o PRIMLIB                     ddnw                        spectre              *Stopping View*  
\o PRIMLIB                     p_dnw                       spectre              *Stopping View*  
\o PRIMLIB                     rdn3                        spectre              *Stopping View*  
\o PRIMLIB                     ped                         spectre              *Stopping View*  
\o PRIMLIB                     mosvc3                      spectre              *Stopping View*  
\o PRIMLIB                     qpvc3                       spectre              *Stopping View*  
\o PRIMLIB                     nedia                       spectre              *Stopping View*  
\o PRIMLIB                     p_cap                       spectre              *Stopping View*  
\o PRIMLIB                     csf4a                       spectre              *Stopping View*  
\o PRIMLIB                     p_res                       spectre              *Stopping View*  
\o PRIMLIB                     s_res                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1s                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1                        spectre              *Stopping View*  
\o PRIMLIB                     rnp1                        spectre              *Stopping View*  
\o PRIMLIB                     rpp1k1_3                    spectre              *Stopping View*  
\o PRIMLIB                     rdp3                        spectre              *Stopping View*  
\o PRIMLIB                     dhpw                        spectre              *Stopping View*  
\o PRIMLIB                     ne3                         spectre              *Stopping View*  
\o PRIMLIB                     rdp_io                      spectre              *Stopping View*  
\o analogLib                   vpulse                      spectre              *Stopping View*  
\o analogLib                   cap                         spectre              *Stopping View*  
\o analogLib                   vdc                         spectre              *Stopping View*  
\o analogLib                   ind                         spectre              *Stopping View*  
\o analogLib                   res                         spectre              *Stopping View*  
\o ASKA_DIG2                   DIG_stimulus                verilogams           *Stopping View*  
\o ASKA_TOP                    aska_top16_tb               schematic                             
\o ASKA_16ELE_TOP_FINAL        aska_top_16ele_v2_TOP       analog_extracted_RC_50fF1Ohm                  
\o 
\o ---------- End of netlist configuration information   ----------
\# Available memory:          9,544 MB at UTC 2024.09.20 23:52:44.255
\# Memory report: Maximum memory size now 13,246 MB at UTC 2024.09.20 23:52:44.256
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.spectre /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/18/Short_Sim/netlist/analog/control
\o Copying Spectre source file 'spectre.inp'
\o Copying Spectre command file 'spectre.sim'
\# Memory report: Maximum memory size now 12,810 MB at UTC 2024.09.20 23:52:54.243
\# Available memory:          8,020 MB at UTC 2024.09.20 23:53:06.453
\# Memory report: Maximum memory size now 11,803 MB at UTC 2024.09.20 23:53:06.459
\o Running netlist assembly..
\# Memory report: Maximum memory size now 12,043 MB at UTC 2024.09.20 23:53:18.446
\# Memory report: Maximum memory size now 11,121 MB at UTC 2024.09.20 23:53:28.886
\# Available memory:          6,441 MB at UTC 2024.09.20 23:53:38.900
\# Memory report: Maximum memory size now 10,224 MB at UTC 2024.09.20 23:53:38.900
\# Available memory:          7,948 MB at UTC 2024.09.20 23:53:48.937
\# Memory report: Maximum memory size now 11,731 MB at UTC 2024.09.20 23:53:48.937
\# Memory report: Maximum memory size now 12,205 MB at UTC 2024.09.20 23:53:58.767
\o .........
\# Available memory:          8,804 MB at UTC 2024.09.20 23:54:08.711
\# Memory report: Maximum memory size now 12,587 MB at UTC 2024.09.20 23:54:08.711
\# Memory report: Maximum memory size now 12,974 MB at UTC 2024.09.20 23:54:28.080
\# Memory report: Maximum memory size now 12,204 MB at UTC 2024.09.20 23:54:48.148
\o End netlisting Sep 21 01:54:48 2024
\o INFO (AMS-1241): AMS UNL netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\# Memory report: using       3,795 MB, process size 5,578 MB at UTC 2024.09.20 23:54:50.067
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ Short_Sim ] for Point ID
\o           (1 18).
\o 
\o Delete simulation data in /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/18/Short_Sim/psf.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\# Available memory:          7,105 MB at UTC 2024.09.20 23:55:08.307
\# Memory report: Maximum memory size now 10,900 MB at UTC 2024.09.20 23:55:08.307
\# Available memory:          5,787 MB at UTC 2024.09.20 23:55:18.308
\# Memory report: Maximum memory size now 9,582 MB at UTC 2024.09.20 23:55:18.308
\# Memory report: Maximum memory size now 10,005 MB at UTC 2024.09.20 23:55:28.308
\# Available memory:          4,915 MB at UTC 2024.09.20 23:55:48.307
\# Memory report: Maximum memory size now 8,710 MB at UTC 2024.09.20 23:55:48.308
\# Available memory:          4,226 MB at UTC 2024.09.20 23:55:58.416
\# Memory report: Maximum memory size now 8,021 MB at UTC 2024.09.20 23:55:59.182
\# Available memory:         10,406 MB at UTC 2024.09.20 23:56:10.308
\# Memory report: Maximum memory size now 14,201 MB at UTC 2024.09.20 23:56:10.308
\# Available memory:          8,431 MB at UTC 2024.09.20 23:56:20.307
\# Memory report: Maximum memory size now 12,226 MB at UTC 2024.09.20 23:56:20.307
\# Available memory:          6,294 MB at UTC 2024.09.20 23:56:30.308
\# Memory report: Maximum memory size now 10,089 MB at UTC 2024.09.20 23:56:30.308
\# Available memory:         11,976 MB at UTC 2024.09.20 23:56:40.313
\# Memory report: Maximum memory size now 15,770 MB at UTC 2024.09.20 23:56:40.319
\# Available memory:         20,402 MB at UTC 2024.09.20 23:56:50.307
\# Memory report: Maximum memory size now 24,197 MB at UTC 2024.09.20 23:56:50.308
\# Available memory:         17,183 MB at UTC 2024.09.20 23:57:00.307
\# Memory report: Maximum memory size now 20,977 MB at UTC 2024.09.20 23:57:00.307
\# Available memory:         14,516 MB at UTC 2024.09.20 23:57:10.307
\# Memory report: Maximum memory size now 18,311 MB at UTC 2024.09.20 23:57:10.307
\# Memory report: Maximum memory size now 17,165 MB at UTC 2024.09.20 23:57:20.308
\# Available memory:         11,197 MB at UTC 2024.09.20 23:57:40.308
\# Memory report: Maximum memory size now 14,992 MB at UTC 2024.09.20 23:57:40.314
\# Memory report: Maximum memory size now 14,272 MB at UTC 2024.09.20 23:57:50.307
\# Available memory:         10,140 MB at UTC 2024.09.20 23:58:00.307
\# Memory report: Maximum memory size now 13,934 MB at UTC 2024.09.20 23:58:00.307
\# Memory report: Maximum memory size now 13,390 MB at UTC 2024.09.20 23:58:10.307
\# Available memory:          9,173 MB at UTC 2024.09.20 23:58:30.308
\# Memory report: Maximum memory size now 12,968 MB at UTC 2024.09.20 23:58:30.308
\# Memory report: Maximum memory size now 13,364 MB at UTC 2024.09.20 23:58:50.308
\# Memory report: Maximum memory size now 12,497 MB at UTC 2024.09.20 23:59:30.308
\# Available memory:          6,922 MB at UTC 2024.09.20 23:59:40.308
\# Memory report: Maximum memory size now 10,716 MB at UTC 2024.09.20 23:59:40.308
\# Available memory:          7,903 MB at UTC 2024.09.20 23:59:50.308
\# Memory report: Maximum memory size now 11,698 MB at UTC 2024.09.20 23:59:50.308
\# Memory report: Maximum memory size now 11,177 MB at UTC 2024.09.21 00:00:00.307
\# Available memory:          7,077 MB at UTC 2024.09.21 00:00:10.308
\# Memory report: Maximum memory size now 10,872 MB at UTC 2024.09.21 00:00:10.308
\# Memory report: Maximum memory size now 10,368 MB at UTC 2024.09.21 00:00:20.307
\# Available memory:          8,202 MB at UTC 2024.09.21 00:00:30.307
\# Memory report: Maximum memory size now 11,996 MB at UTC 2024.09.21 00:00:30.307
\# Memory report: Maximum memory size now 11,260 MB at UTC 2024.09.21 00:01:00.308
\# Available memory:          7,323 MB at UTC 2024.09.21 00:01:10.307
\# Available memory:          8,494 MB at UTC 2024.09.21 00:01:20.308
\# Memory report: Maximum memory size now 12,289 MB at UTC 2024.09.21 00:01:20.308
\# Available memory:          6,715 MB at UTC 2024.09.21 00:01:30.308
\# Memory report: Maximum memory size now 10,510 MB at UTC 2024.09.21 00:01:30.308
\# Memory report: Maximum memory size now 9,908 MB at UTC 2024.09.21 00:01:40.307
\# Available memory:          5,994 MB at UTC 2024.09.21 00:01:50.307
\# Available memory:          6,895 MB at UTC 2024.09.21 00:02:00.308
\# Memory report: Maximum memory size now 10,690 MB at UTC 2024.09.21 00:02:00.308
\# Available memory:          5,379 MB at UTC 2024.09.21 00:02:10.307
\# Memory report: Maximum memory size now 9,174 MB at UTC 2024.09.21 00:02:10.307
\# Available memory:         11,922 MB at UTC 2024.09.21 00:02:20.308
\# Memory report: Maximum memory size now 15,717 MB at UTC 2024.09.21 00:02:20.308
\# Available memory:          9,010 MB at UTC 2024.09.21 00:02:30.307
\# Memory report: Maximum memory size now 12,805 MB at UTC 2024.09.21 00:02:30.307
\# Available memory:          7,752 MB at UTC 2024.09.21 00:02:40.308
\# Memory report: Maximum memory size now 11,547 MB at UTC 2024.09.21 00:02:40.308
\# Memory report: Maximum memory size now 11,865 MB at UTC 2024.09.21 00:02:50.307
\# Available memory:          6,266 MB at UTC 2024.09.21 00:03:00.307
\# Memory report: Maximum memory size now 10,061 MB at UTC 2024.09.21 00:03:00.308
\o INFO (ADE-3067): Errors encountered during simulation. For more information, right-click
\o         on a test name in the 'Results' tab of the Outputs pane and choose 'Output Log'
\o         to view the simulation run log.
\o INFO (ADE-1654): Simulator 'ams' doesn't provide simulation failure
\o         information at the analysis level. So 'SkipFailedAnalyses' for option
\o         'evalOutputsOnSimFailure' wouldn't work for this simulator.
\o 
\o *Error*   Error ID  = 5031
\o *Error*   Error Msg = Simulator failed to complete the simulation.
\o  
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (1 18) on testbench [ Short_Sim ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var ADDR0 = "0"
\o Setting var ADDR1 = "0"
\o Setting var POR_PULSE = "0"
\o Setting var RES = "100"
\o Setting var VDD3 = "3.3"
\o Setting var VDD3_PULSE = "0"
\o Setting var VDDHV = "40"
\o Setting var VDDHV_PULSE = "0"
\o Setting var temperature = "85"
\o Setting temp(T) = 85
\# Available memory:         10,543 MB at UTC 2024.09.21 00:03:12.261
\# Memory report: Maximum memory size now 14,338 MB at UTC 2024.09.21 00:03:12.261
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/18/Short_Sim/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/18/Short_Sim
\o 
\o 
\o *Info*    Creating Netlist for Point ID (1 18)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Begin Netlisting Sep 21 02:03:13 2024
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/18/Short_Sim/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\# Available memory:          7,839 MB at UTC 2024.09.21 00:03:26.353
\# Memory report: Maximum memory size now 11,634 MB at UTC 2024.09.21 00:03:26.353
\# Available memory:          6,747 MB at UTC 2024.09.21 00:03:38.453
\# Memory report: Maximum memory size now 10,723 MB at UTC 2024.09.21 00:03:38.453
\# Memory report: using       3,976 MB, process size 5,760 MB at UTC 2024.09.21 00:03:38.453
\o ERROR (OSSHNL-514): Netlist generation failed because of the errors reported above. The netlist might not have been generated at all, or the generated netlist could be corrupt. Fix the reported errors and regenerate the netlist.
\e *ERROR* (AMS-1245): AMS UNL netlisting has failed because of errors in the design.
\e Right-click the test name on the Outputs assistant pane 
\e and check Output Log->Netlister Log for errors.
\e Correct your design and netlist again.
\o       ...unsuccessful.
\e *Error* Error during netlisting of design for the point ID (1 18).
\e ""
\e 
\e 
\o 
\o *Error*   Error ID  = 5012
\o *Error*   Error Msg = Failed to create netlist.
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (1 24) on testbench [ Short_Sim ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var ADDR0 = "0"
\o Setting var ADDR1 = "0"
\o Setting var POR_PULSE = "0"
\o Setting var RES = "100"
\o Setting var VDD3 = "3.3"
\o Setting var VDD3_PULSE = "0"
\o Setting var VDDHV = "40"
\o Setting var VDDHV_PULSE = "0"
\o Setting var temperature = "85"
\o Setting temp(T) = 85
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/24/Short_Sim/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/24/Short_Sim
\o 
\o 
\o *Info*    Creating Netlist for Point ID (1 24)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Begin Netlisting Sep 21 02:03:43 2024
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/24/Short_Sim/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\# Memory report: using       4,142 MB, process size 5,926 MB at UTC 2024.09.21 00:03:55.851
\# Available memory:          6,121 MB at UTC 2024.09.21 00:04:09.174
\# Memory report: using       4,561 MB, process size 6,344 MB at UTC 2024.09.21 00:04:09.179
\o ERROR (OSSHNL-514): Netlist generation failed because of the errors reported above. The netlist might not have been generated at all, or the generated netlist could be corrupt. Fix the reported errors and regenerate the netlist.
\e *ERROR* (AMS-1245): AMS UNL netlisting has failed because of errors in the design.
\e Right-click the test name on the Outputs assistant pane 
\e and check Output Log->Netlister Log for errors.
\e Correct your design and netlist again.
\o       ...unsuccessful.
\e *Error* Error during netlisting of design for the point ID (1 24).
\e ""
\e 
\e 
\o 
\o *Error*   Error ID  = 5012
\o *Error*   Error Msg = Failed to create netlist.
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (1 24) on testbench [ Short_Sim ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var ADDR0 = "0"
\o Setting var ADDR1 = "0"
\o Setting var POR_PULSE = "0"
\o Setting var RES = "100"
\o Setting var VDD3 = "3.3"
\o Setting var VDD3_PULSE = "0"
\o Setting var VDDHV = "40"
\o Setting var VDDHV_PULSE = "0"
\o Setting var temperature = "85"
\o Setting temp(T) = 85
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/24/Short_Sim/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/24/Short_Sim
\o 
\o 
\o *Info*    Creating Netlist for Point ID (1 24)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Begin Netlisting Sep 21 02:04:14 2024
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/24/Short_Sim/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\# Memory report: using       4,729 MB, process size 6,513 MB at UTC 2024.09.21 00:04:23.338
\# Available memory:          4,860 MB at UTC 2024.09.21 00:04:33.215
\# Memory report: Maximum memory size now 10,008 MB at UTC 2024.09.21 00:04:33.215
\# Memory report: using       5,149 MB, process size 6,932 MB at UTC 2024.09.21 00:04:33.215
\o ERROR (OSSHNL-514): Netlist generation failed because of the errors reported above. The netlist might not have been generated at all, or the generated netlist could be corrupt. Fix the reported errors and regenerate the netlist.
\e *ERROR* (AMS-1245): AMS UNL netlisting has failed because of errors in the design.
\e Right-click the test name on the Outputs assistant pane 
\e and check Output Log->Netlister Log for errors.
\e Correct your design and netlist again.
\o       ...unsuccessful.
\e *Error* Error during netlisting of design for the point ID (1 24).
\e ""
\e 
\e 
\o 
\o *Error*   Error ID  = 5012
\o *Error*   Error Msg = Failed to create netlist.
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (1 25) on testbench [ Short_Sim ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var ADDR0 = "0"
\o Setting var ADDR1 = "0"
\o Setting var POR_PULSE = "0"
\o Setting var RES = "100"
\o Setting var VDD3 = "3.3"
\o Setting var VDD3_PULSE = "0"
\o Setting var VDDHV = "40"
\o Setting var VDDHV_PULSE = "0"
\o Setting var temperature = "-40"
\o Setting temp(T) = -40
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/25/Short_Sim/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/25/Short_Sim
\o 
\o 
\o *Info*    Creating Netlist for Point ID (1 25)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Begin Netlisting Sep 21 02:04:38 2024
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/25/Short_Sim/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\# Available memory:         16,314 MB at UTC 2024.09.21 00:04:52.444
\# Memory report: Maximum memory size now 21,631 MB at UTC 2024.09.21 00:04:52.445
\# Memory report: using       5,316 MB, process size 7,100 MB at UTC 2024.09.21 00:04:52.445
\# Memory report: Maximum memory size now 22,536 MB at UTC 2024.09.21 00:05:03.933
\# Memory report: using       5,735 MB, process size 7,519 MB at UTC 2024.09.21 00:05:03.933
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\# Memory report: Maximum memory size now 21,850 MB at UTC 2024.09.21 00:05:23.064
\# Memory report: Maximum memory size now 22,695 MB at UTC 2024.09.21 00:05:33.095
\w *WARNING* Swap Activity: Excessive swap activity has been detected, which can cause decreased performance.  The application will continue to run, but if excessive swapping continues
\w *WARNING* Swap Activity: due to the memory requirements of all the programs currently running on this system, the performance of this program may continue to be negatively affected.
\# Memory report: Maximum memory size now 23,236 MB at UTC 2024.09.21 00:05:53.115
\# Memory report: Maximum memory size now 22,077 MB at UTC 2024.09.21 00:06:03.144
\# Memory report: Maximum memory size now 20,674 MB at UTC 2024.09.21 00:06:13.144
\# Available memory:         14,606 MB at UTC 2024.09.21 00:06:33.175
\# Available memory:          8,483 MB at UTC 2024.09.21 00:06:43.292
\# Memory report: Maximum memory size now 14,220 MB at UTC 2024.09.21 00:06:43.292
\# Available memory:          5,713 MB at UTC 2024.09.21 00:06:53.317
\# Memory report: Maximum memory size now 11,451 MB at UTC 2024.09.21 00:06:53.317
\# Available memory:          6,785 MB at UTC 2024.09.21 00:07:03.323
\# Memory report: Maximum memory size now 12,522 MB at UTC 2024.09.21 00:07:03.323
\# Available memory:          4,329 MB at UTC 2024.09.21 00:07:13.351
\# Memory report: Maximum memory size now 10,066 MB at UTC 2024.09.21 00:07:13.351
\# Available memory:         10,291 MB at UTC 2024.09.21 00:07:23.157
\# Memory report: Maximum memory size now 16,029 MB at UTC 2024.09.21 00:07:23.207
\# Available memory:          8,149 MB at UTC 2024.09.21 00:07:33.077
\# Memory report: Maximum memory size now 13,890 MB at UTC 2024.09.21 00:07:33.077
\# Memory report: Maximum memory size now 14,258 MB at UTC 2024.09.21 00:07:43.088
\# Available memory:          5,293 MB at UTC 2024.09.21 00:07:53.110
\# Memory report: Maximum memory size now 11,034 MB at UTC 2024.09.21 00:07:53.115
\# Available memory:          4,364 MB at UTC 2024.09.21 00:08:03.555
\# Memory report: Maximum memory size now 10,105 MB at UTC 2024.09.21 00:08:03.590
\# Available memory:         19,647 MB at UTC 2024.09.21 00:08:13.054
\# Memory report: Maximum memory size now 25,388 MB at UTC 2024.09.21 00:08:13.056
\# Available memory:         26,558 MB at UTC 2024.09.21 00:08:23.071
\# Memory report: Maximum memory size now 32,299 MB at UTC 2024.09.21 00:08:23.071
\# Memory report: Maximum memory size now 31,592 MB at UTC 2024.09.21 00:08:43.586
\# Memory report: Maximum memory size now 30,245 MB at UTC 2024.09.21 00:09:13.167
\# Available memory:         24,083 MB at UTC 2024.09.21 00:09:23.071
\# Memory report: Maximum memory size now 29,084 MB at UTC 2024.09.21 00:09:33.740
\# Memory report: Maximum memory size now 27,905 MB at UTC 2024.09.21 00:09:43.304
\# Available memory:         21,574 MB at UTC 2024.09.21 00:09:53.413
\# Memory report: Maximum memory size now 26,692 MB at UTC 2024.09.21 00:10:03.181
\# Memory report: Maximum memory size now 26,026 MB at UTC 2024.09.21 00:10:13.241
\# Memory report: Maximum memory size now 27,718 MB at UTC 2024.09.21 00:10:23.161
\w *WARNING* Swap Activity: Another warning will be output after 10 minutes if the condition persists or recurs.
\o WARNING (VLOGNET-199): An explicit netlist for cellview 'ASKA_16ELE_TOP_FINAL/aska_top_16ele_v2_TOP/analog_extracted_RC_50fF1Ohm' cannot be generated because either split buses or bundle terminals are present in it.
\o  Therefore, an implicit netlist for this instance has been generated. 
\o 
\# Memory report: using       5,842 MB, process size 7,626 MB at UTC 2024.09.21 00:10:39.481
\o WARNING (VLOGNET-184): Unable to generate explicit netlist for instance 'I0' in the 'ASKA_TOP/aska_top16_tb/schematic' cell view because the switch master of this instance is a text view and its place master contains split buses, bundle terminals, or both. Therefore, implicit netlist is being generated.
\o 
\o WARNING (VLOGNET-110): The cell 'ASKA_TOP/aska_top16_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o LIB NAME                    CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------                   ---------            ----             
\o 
\o PRIMLIB                     ne3i_6                      spectre              *Stopping View*  
\o PRIMLIB                     pe3i                        spectre              *Stopping View*  
\o PRIMLIB                     ne3i                        spectre              *Stopping View*  
\o PRIMLIB                     pe3                         spectre              *Stopping View*  
\o PRIMLIB                     pmb                         spectre              *Stopping View*  
\o PRIMLIB                     p_dnw3                      spectre              *Stopping View*  
\o PRIMLIB                     p_dp3                       spectre              *Stopping View*  
\o PRIMLIB                     cmm5t                       spectre              *Stopping View*  
\o PRIMLIB                     dp3                         spectre              *Stopping View*  
\o PRIMLIB                     ddnwmv                      spectre              *Stopping View*  
\o PRIMLIB                     dsba                        spectre              *Stopping View*  
\o PRIMLIB                     dphnw                       spectre              *Stopping View*  
\o PRIMLIB                     dpp20                       spectre              *Stopping View*  
\o PRIMLIB                     dnpdd_scr                   spectre              *Stopping View*  
\o PRIMLIB                     p_dwhn                      spectre              *Stopping View*  
\o PRIMLIB                     p_dipdnwmv                  spectre              *Stopping View*  
\o PRIMLIB                     dn3                         spectre              *Stopping View*  
\o PRIMLIB                     p_ddnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     dipdnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     p_ddnw                      spectre              *Stopping View*  
\o PRIMLIB                     dpdd_scr                    spectre              *Stopping View*  
\o PRIMLIB                     ddnw                        spectre              *Stopping View*  
\o PRIMLIB                     p_dnw                       spectre              *Stopping View*  
\o PRIMLIB                     rdn3                        spectre              *Stopping View*  
\o PRIMLIB                     ped                         spectre              *Stopping View*  
\o PRIMLIB                     mosvc3                      spectre              *Stopping View*  
\o PRIMLIB                     qpvc3                       spectre              *Stopping View*  
\o PRIMLIB                     nedia                       spectre              *Stopping View*  
\o PRIMLIB                     p_cap                       spectre              *Stopping View*  
\o PRIMLIB                     csf4a                       spectre              *Stopping View*  
\o PRIMLIB                     p_res                       spectre              *Stopping View*  
\o PRIMLIB                     s_res                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1s                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1                        spectre              *Stopping View*  
\o PRIMLIB                     rnp1                        spectre              *Stopping View*  
\o PRIMLIB                     rpp1k1_3                    spectre              *Stopping View*  
\o PRIMLIB                     rdp3                        spectre              *Stopping View*  
\o PRIMLIB                     dhpw                        spectre              *Stopping View*  
\o PRIMLIB                     ne3                         spectre              *Stopping View*  
\o PRIMLIB                     rdp_io                      spectre              *Stopping View*  
\o analogLib                   vpulse                      spectre              *Stopping View*  
\o analogLib                   cap                         spectre              *Stopping View*  
\o analogLib                   vdc                         spectre              *Stopping View*  
\o analogLib                   ind                         spectre              *Stopping View*  
\o analogLib                   res                         spectre              *Stopping View*  
\o ASKA_DIG2                   DIG_stimulus                verilogams           *Stopping View*  
\o ASKA_TOP                    aska_top16_tb               schematic                             
\o ASKA_16ELE_TOP_FINAL        aska_top_16ele_v2_TOP       analog_extracted_RC_50fF1Ohm                  
\o 
\o ---------- End of netlist configuration information   ----------
\# Memory report: Maximum memory size now 27,122 MB at UTC 2024.09.21 00:10:53.498
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.spectre /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/25/Short_Sim/netlist/analog/control
\o Copying Spectre source file 'spectre.inp'
\o Copying Spectre command file 'spectre.sim'
\o Running netlist assembly..
\# Available memory:         19,370 MB at UTC 2024.09.21 00:11:32.747
\# Memory report: Maximum memory size now 25,308 MB at UTC 2024.09.21 00:11:32.747
\# Memory report: Maximum memory size now 24,093 MB at UTC 2024.09.21 00:11:43.150
\# Available memory:         17,239 MB at UTC 2024.09.21 00:11:53.165
\# Memory report: Maximum memory size now 23,178 MB at UTC 2024.09.21 00:11:53.165
\# Available memory:         19,372 MB at UTC 2024.09.21 00:12:03.178
\# Memory report: Maximum memory size now 25,310 MB at UTC 2024.09.21 00:12:03.178
\# Available memory:         17,495 MB at UTC 2024.09.21 00:12:13.196
\# Memory report: Maximum memory size now 23,433 MB at UTC 2024.09.21 00:12:13.196
\o .........
\# Memory report: Maximum memory size now 24,312 MB at UTC 2024.09.21 00:12:23.851
\# Memory report: Maximum memory size now 23,112 MB at UTC 2024.09.21 00:12:44.098
\# Available memory:         13,547 MB at UTC 2024.09.21 00:12:54.720
\# Memory report: Maximum memory size now 19,485 MB at UTC 2024.09.21 00:12:54.720
\# Available memory:         10,669 MB at UTC 2024.09.21 00:13:04.277
\# Memory report: Maximum memory size now 16,607 MB at UTC 2024.09.21 00:13:04.277
\# Available memory:          9,608 MB at UTC 2024.09.21 00:13:15.323
\# Memory report: Maximum memory size now 15,546 MB at UTC 2024.09.21 00:13:15.323
\o End netlisting Sep 21 02:13:16 2024
\o INFO (AMS-1241): AMS UNL netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\# Memory report: using       5,960 MB, process size 7,743 MB at UTC 2024.09.21 00:13:18.211
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ Short_Sim ] for Point ID
\o           (1 25).
\o 
\o Delete simulation data in /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/25/Short_Sim/psf.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\# Memory report: Maximum memory size now 15,934 MB at UTC 2024.09.21 00:13:25.308
\# Memory report: Maximum memory size now 14,919 MB at UTC 2024.09.21 00:13:45.307
\# Available memory:          8,443 MB at UTC 2024.09.21 00:14:05.308
\# Memory report: Maximum memory size now 14,393 MB at UTC 2024.09.21 00:14:05.308
\# Available memory:          9,489 MB at UTC 2024.09.21 00:14:15.307
\# Memory report: Maximum memory size now 15,439 MB at UTC 2024.09.21 00:14:15.308
\# Available memory:          8,388 MB at UTC 2024.09.21 00:14:25.307
\# Memory report: Maximum memory size now 14,338 MB at UTC 2024.09.21 00:14:25.307
\# Available memory:          5,513 MB at UTC 2024.09.21 00:14:35.307
\# Memory report: Maximum memory size now 11,463 MB at UTC 2024.09.21 00:14:35.308
\# Available memory:          7,058 MB at UTC 2024.09.21 00:14:45.308
\# Memory report: Maximum memory size now 13,007 MB at UTC 2024.09.21 00:14:45.314
\# Available memory:         11,616 MB at UTC 2024.09.21 00:14:55.308
\# Memory report: Maximum memory size now 17,566 MB at UTC 2024.09.21 00:14:55.308
\# Available memory:          6,424 MB at UTC 2024.09.21 00:15:05.308
\# Memory report: Maximum memory size now 12,374 MB at UTC 2024.09.21 00:15:05.308
\# Available memory:          4,225 MB at UTC 2024.09.21 00:15:15.358
\# Memory report: Maximum memory size now 10,175 MB at UTC 2024.09.21 00:15:15.631
\# Available memory:         12,513 MB at UTC 2024.09.21 00:15:25.310
\# Memory report: Maximum memory size now 18,463 MB at UTC 2024.09.21 00:15:25.310
\# Available memory:         11,177 MB at UTC 2024.09.21 00:15:35.308
\# Memory report: Maximum memory size now 17,127 MB at UTC 2024.09.21 00:15:35.308
\# Memory report: Maximum memory size now 17,488 MB at UTC 2024.09.21 00:15:45.307
\# Available memory:         14,769 MB at UTC 2024.09.21 00:15:55.308
\# Memory report: Maximum memory size now 20,719 MB at UTC 2024.09.21 00:15:55.308
\# Memory report: Maximum memory size now 19,989 MB at UTC 2024.09.21 00:16:05.307
\# Memory report: Maximum memory size now 21,300 MB at UTC 2024.09.21 00:16:15.307
\# Memory report: Maximum memory size now 19,743 MB at UTC 2024.09.21 00:16:35.307
\# Available memory:         12,936 MB at UTC 2024.09.21 00:16:55.307
\# Memory report: Maximum memory size now 18,886 MB at UTC 2024.09.21 00:16:55.345
\# Memory report: Maximum memory size now 18,396 MB at UTC 2024.09.21 00:17:05.308
\# Available memory:         11,150 MB at UTC 2024.09.21 00:17:15.308
\# Memory report: Maximum memory size now 17,100 MB at UTC 2024.09.21 00:17:15.308
\# Available memory:          8,625 MB at UTC 2024.09.21 00:17:25.308
\# Memory report: Maximum memory size now 14,574 MB at UTC 2024.09.21 00:17:25.308
\# Memory report: Maximum memory size now 14,237 MB at UTC 2024.09.21 00:17:35.308
\# Memory report: Maximum memory size now 14,740 MB at UTC 2024.09.21 00:17:45.307
\# Memory report: Maximum memory size now 14,073 MB at UTC 2024.09.21 00:17:55.308
\# Available memory:          6,663 MB at UTC 2024.09.21 00:18:05.321
\# Memory report: Maximum memory size now 12,612 MB at UTC 2024.09.21 00:18:05.348
\# Available memory:          5,710 MB at UTC 2024.09.21 00:18:15.307
\# Memory report: Maximum memory size now 11,660 MB at UTC 2024.09.21 00:18:15.307
\# Memory report: Maximum memory size now 12,109 MB at UTC 2024.09.21 00:18:25.307
\# Memory report: Maximum memory size now 11,685 MB at UTC 2024.09.21 00:18:35.307
\# Available memory:          4,218 MB at UTC 2024.09.21 00:18:55.900
\# Memory report: Maximum memory size now 10,168 MB at UTC 2024.09.21 00:18:56.856
\# Available memory:         15,257 MB at UTC 2024.09.21 00:19:17.248
\# Memory report: Maximum memory size now 21,207 MB at UTC 2024.09.21 00:19:17.248
\w *WARNING* Swap Activity: Excessive swap activity has been detected, which can cause decreased performance.  The application will continue to run, but if excessive swapping continues
\w *WARNING* Swap Activity: due to the memory requirements of all the programs currently running on this system, the performance of this program may continue to be negatively affected.
\w *WARNING* Swap Activity: Another warning will be output after 10 minutes if the condition persists or recurs.
\o INFO (ADE-3067): Errors encountered during simulation. For more information, right-click
\o         on a test name in the 'Results' tab of the Outputs pane and choose 'Output Log'
\o         to view the simulation run log.
\o INFO (ADE-1654): Simulator 'ams' doesn't provide simulation failure
\o         information at the analysis level. So 'SkipFailedAnalyses' for option
\o         'evalOutputsOnSimFailure' wouldn't work for this simulator.
\o 
\o *Error*   Error ID  = 5031
\o *Error*   Error Msg = Simulator failed to complete the simulation.
\o  
\o 
\o 
\o 
\o 
\# Available memory:          7,664 MB at UTC 2024.09.21 00:20:13.136
\# Memory report: Maximum memory size now 13,614 MB at UTC 2024.09.21 00:20:13.136
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (1 25) on testbench [ Short_Sim ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var ADDR0 = "0"
\o Setting var ADDR1 = "0"
\o Setting var POR_PULSE = "0"
\o Setting var RES = "100"
\o Setting var VDD3 = "3.3"
\o Setting var VDD3_PULSE = "0"
\o Setting var VDDHV = "40"
\o Setting var VDDHV_PULSE = "0"
\o Setting var temperature = "-40"
\o Setting temp(T) = -40
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/25/Short_Sim/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/25/Short_Sim
\o 
\o 
\o *Info*    Creating Netlist for Point ID (1 25)
\o 
\o generate netlist...
\# Available memory:          5,645 MB at UTC 2024.09.21 00:20:23.821
\# Memory report: Maximum memory size now 11,595 MB at UTC 2024.09.21 00:20:23.821
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Begin Netlisting Sep 21 02:20:27 2024
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/25/Short_Sim/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\# Memory report: Maximum memory size now 11,928 MB at UTC 2024.09.21 00:21:01.276
\# Memory report: using       6,127 MB, process size 7,911 MB at UTC 2024.09.21 00:21:17.506
\o ERROR (OSSHNL-514): Netlist generation failed because of the errors reported above. The netlist might not have been generated at all, or the generated netlist could be corrupt. Fix the reported errors and regenerate the netlist.
\e *ERROR* (AMS-1245): AMS UNL netlisting has failed because of errors in the design.
\e Right-click the test name on the Outputs assistant pane 
\e and check Output Log->Netlister Log for errors.
\e Correct your design and netlist again.
\o       ...unsuccessful.
\e *Error* Error during netlisting of design for the point ID (1 25).
\e ""
\e 
\e 
\o 
\o *Error*   Error ID  = 5012
\o *Error*   Error Msg = Failed to create netlist.
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (1 31) on testbench [ Short_Sim ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var ADDR0 = "0"
\o Setting var ADDR1 = "0"
\o Setting var POR_PULSE = "0"
\o Setting var RES = "100"
\o Setting var VDD3 = "3.3"
\o Setting var VDD3_PULSE = "0"
\o Setting var VDDHV = "40"
\o Setting var VDDHV_PULSE = "0"
\o Setting var temperature = "-40"
\o Setting temp(T) = -40
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/31/Short_Sim/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/31/Short_Sim
\o 
\o 
\o *Info*    Creating Netlist for Point ID (1 31)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Begin Netlisting Sep 21 02:21:24 2024
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/31/Short_Sim/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\# Memory report: Maximum memory size now 11,597 MB at UTC 2024.09.21 00:21:27.560
\# Memory report: using       6,295 MB, process size 8,079 MB at UTC 2024.09.21 00:21:36.694
\# Available memory:          4,819 MB at UTC 2024.09.21 00:21:38.667
\# Memory report: Maximum memory size now 11,137 MB at UTC 2024.09.21 00:21:38.667
\# Memory report: using       6,714 MB, process size 8,498 MB at UTC 2024.09.21 00:21:47.967
\o ERROR (OSSHNL-514): Netlist generation failed because of the errors reported above. The netlist might not have been generated at all, or the generated netlist could be corrupt. Fix the reported errors and regenerate the netlist.
\e *ERROR* (AMS-1245): AMS UNL netlisting has failed because of errors in the design.
\e Right-click the test name on the Outputs assistant pane 
\e and check Output Log->Netlister Log for errors.
\e Correct your design and netlist again.
\o       ...unsuccessful.
\e *Error* Error during netlisting of design for the point ID (1 31).
\e ""
\e 
\e 
\o 
\o *Error*   Error ID  = 5012
\o *Error*   Error Msg = Failed to create netlist.
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (1 31) on testbench [ Short_Sim ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting var ADDR0 = "0"
\o Setting var ADDR1 = "0"
\o Setting var POR_PULSE = "0"
\o Setting var RES = "100"
\o Setting var VDD3 = "3.3"
\o Setting var VDD3_PULSE = "0"
\o Setting var VDDHV = "40"
\o Setting var VDDHV_PULSE = "0"
\o Setting var temperature = "-40"
\o Setting temp(T) = -40
\o 
\o *Info*    Netlist Directory =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/31/Short_Sim/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/31/Short_Sim
\o 
\o 
\o *Info*    Creating Netlist for Point ID (1 31)
\o 
\o generate netlist...
\o INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
\w *WARNING* (AMS-2187): Support for the 'Connect Rule/Connect Module Based Setup' option in the Interface Element (IE) Setup form will be removed in a future release. Cadence recommends that you switch to use the 'Interface Element/IE-card Based Setup (OSS/UNL)' option in this form.
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Begin Netlisting Sep 21 02:21:53 2024
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/31/Short_Sim/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\# Available memory:         13,261 MB at UTC 2024.09.21 00:22:02.063
\# Memory report: Maximum memory size now 20,119 MB at UTC 2024.09.21 00:22:02.064
\# Memory report: using       6,857 MB, process size 8,641 MB at UTC 2024.09.21 00:22:02.064
\# Memory report: using       7,302 MB, process size 9,085 MB at UTC 2024.09.21 00:22:13.770
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\# Memory report: Maximum memory size now 20,980 MB at UTC 2024.09.21 00:22:23.293
\# Memory report: Maximum memory size now 21,409 MB at UTC 2024.09.21 00:22:33.293
\# Available memory:         14,583 MB at UTC 2024.09.21 00:22:43.309
\# Memory report: Maximum memory size now 21,884 MB at UTC 2024.09.21 00:22:43.309
\# Memory report: Maximum memory size now 21,415 MB at UTC 2024.09.21 00:24:33.494
\# Memory report: Maximum memory size now 20,789 MB at UTC 2024.09.21 00:24:43.506
\# Available memory:         13,146 MB at UTC 2024.09.21 00:24:53.409
\# Memory report: Maximum memory size now 19,948 MB at UTC 2024.09.21 00:25:03.137
\# Memory report: Maximum memory size now 21,583 MB at UTC 2024.09.21 00:25:13.048
\# Memory report: Maximum memory size now 20,537 MB at UTC 2024.09.21 00:25:33.178
\# Memory report: Maximum memory size now 19,901 MB at UTC 2024.09.21 00:25:43.185
\# Memory report: Maximum memory size now 20,926 MB at UTC 2024.09.21 00:26:13.236
\# Memory report: Maximum memory size now 20,304 MB at UTC 2024.09.21 00:26:23.448
\# Memory report: Maximum memory size now 19,431 MB at UTC 2024.09.21 00:26:53.407
\# Memory report: Maximum memory size now 20,407 MB at UTC 2024.09.21 00:27:03.005
\# Memory report: Maximum memory size now 19,794 MB at UTC 2024.09.21 00:27:23.138
\# Available memory:          9,144 MB at UTC 2024.09.21 00:27:33.360
\# Memory report: Maximum memory size now 16,525 MB at UTC 2024.09.21 00:27:33.362
\# Available memory:          6,168 MB at UTC 2024.09.21 00:27:43.269
\# Memory report: Maximum memory size now 13,552 MB at UTC 2024.09.21 00:27:43.287
\o WARNING (VLOGNET-199): An explicit netlist for cellview 'ASKA_16ELE_TOP_FINAL/aska_top_16ele_v2_TOP/analog_extracted_RC_50fF1Ohm' cannot be generated because either split buses or bundle terminals are present in it.
\o  Therefore, an implicit netlist for this instance has been generated. 
\o 
\# Memory report: using       7,408 MB, process size 9,192 MB at UTC 2024.09.21 00:27:51.279
\# Available memory:          4,644 MB at UTC 2024.09.21 00:27:53.690
\# Memory report: Maximum memory size now 12,057 MB at UTC 2024.09.21 00:27:53.694
\o WARNING (VLOGNET-184): Unable to generate explicit netlist for instance 'I0' in the 'ASKA_TOP/aska_top16_tb/schematic' cell view because the switch master of this instance is a text view and its place master contains split buses, bundle terminals, or both. Therefore, implicit netlist is being generated.
\o 
\o WARNING (VLOGNET-110): The cell 'ASKA_TOP/aska_top16_tb/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o LIB NAME                    CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------                   ---------            ----             
\o 
\o PRIMLIB                     ne3i_6                      spectre              *Stopping View*  
\o PRIMLIB                     pe3i                        spectre              *Stopping View*  
\o PRIMLIB                     ne3i                        spectre              *Stopping View*  
\o PRIMLIB                     pe3                         spectre              *Stopping View*  
\o PRIMLIB                     pmb                         spectre              *Stopping View*  
\o PRIMLIB                     p_dnw3                      spectre              *Stopping View*  
\o PRIMLIB                     p_dp3                       spectre              *Stopping View*  
\o PRIMLIB                     cmm5t                       spectre              *Stopping View*  
\o PRIMLIB                     dp3                         spectre              *Stopping View*  
\o PRIMLIB                     ddnwmv                      spectre              *Stopping View*  
\o PRIMLIB                     dsba                        spectre              *Stopping View*  
\o PRIMLIB                     dphnw                       spectre              *Stopping View*  
\o PRIMLIB                     dpp20                       spectre              *Stopping View*  
\o PRIMLIB                     dnpdd_scr                   spectre              *Stopping View*  
\o PRIMLIB                     p_dwhn                      spectre              *Stopping View*  
\o PRIMLIB                     p_dipdnwmv                  spectre              *Stopping View*  
\o PRIMLIB                     dn3                         spectre              *Stopping View*  
\o PRIMLIB                     p_ddnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     dipdnwmv                    spectre              *Stopping View*  
\o PRIMLIB                     p_ddnw                      spectre              *Stopping View*  
\o PRIMLIB                     dpdd_scr                    spectre              *Stopping View*  
\o PRIMLIB                     ddnw                        spectre              *Stopping View*  
\o PRIMLIB                     p_dnw                       spectre              *Stopping View*  
\o PRIMLIB                     rdn3                        spectre              *Stopping View*  
\o PRIMLIB                     ped                         spectre              *Stopping View*  
\o PRIMLIB                     mosvc3                      spectre              *Stopping View*  
\o PRIMLIB                     qpvc3                       spectre              *Stopping View*  
\o PRIMLIB                     nedia                       spectre              *Stopping View*  
\o PRIMLIB                     p_cap                       spectre              *Stopping View*  
\o PRIMLIB                     csf4a                       spectre              *Stopping View*  
\o PRIMLIB                     p_res                       spectre              *Stopping View*  
\o PRIMLIB                     s_res                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1s                       spectre              *Stopping View*  
\o PRIMLIB                     rpp1                        spectre              *Stopping View*  
\o PRIMLIB                     rnp1                        spectre              *Stopping View*  
\o PRIMLIB                     rpp1k1_3                    spectre              *Stopping View*  
\o PRIMLIB                     rdp3                        spectre              *Stopping View*  
\o PRIMLIB                     dhpw                        spectre              *Stopping View*  
\o PRIMLIB                     ne3                         spectre              *Stopping View*  
\o PRIMLIB                     rdp_io                      spectre              *Stopping View*  
\o analogLib                   vpulse                      spectre              *Stopping View*  
\o analogLib                   cap                         spectre              *Stopping View*  
\o analogLib                   vdc                         spectre              *Stopping View*  
\o analogLib                   ind                         spectre              *Stopping View*  
\o analogLib                   res                         spectre              *Stopping View*  
\o ASKA_DIG2                   DIG_stimulus                verilogams           *Stopping View*  
\o ASKA_TOP                    aska_top16_tb               schematic                             
\o ASKA_16ELE_TOP_FINAL        aska_top_16ele_v2_TOP       analog_extracted_RC_50fF1Ohm                  
\o 
\o ---------- End of netlist configuration information   ----------
\# Available memory:         14,371 MB at UTC 2024.09.21 00:28:03.217
\# Memory report: Maximum memory size now 21,785 MB at UTC 2024.09.21 00:28:03.217
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o function ansCdlCompPrim redefined
\o Initializing the control file using cp:
\o     cp /pkg/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.spectre /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/31/Short_Sim/netlist/analog/control
\o Copying Spectre source file 'spectre.inp'
\o Copying Spectre command file 'spectre.sim'
\# Memory report: Maximum memory size now 21,273 MB at UTC 2024.09.21 00:28:30.846
\o Running netlist assembly..
\# Available memory:         12,617 MB at UTC 2024.09.21 00:28:40.072
\# Memory report: Maximum memory size now 20,121 MB at UTC 2024.09.21 00:28:40.072
\# Available memory:         10,812 MB at UTC 2024.09.21 00:28:51.208
\# Memory report: Maximum memory size now 18,317 MB at UTC 2024.09.21 00:28:51.208
\# Available memory:          6,753 MB at UTC 2024.09.21 00:29:01.281
\# Memory report: Maximum memory size now 14,257 MB at UTC 2024.09.21 00:29:01.284
\# Available memory:         13,437 MB at UTC 2024.09.21 00:29:11.302
\# Memory report: Maximum memory size now 20,942 MB at UTC 2024.09.21 00:29:11.305
\# Available memory:         14,889 MB at UTC 2024.09.21 00:29:21.176
\# Memory report: Maximum memory size now 22,394 MB at UTC 2024.09.21 00:29:21.177
\o .........
\# Memory report: Maximum memory size now 23,229 MB at UTC 2024.09.21 00:29:31.622
\# Memory report: Maximum memory size now 22,681 MB at UTC 2024.09.21 00:29:51.968
\# Memory report: Maximum memory size now 21,195 MB at UTC 2024.09.21 00:30:11.301
\o End netlisting Sep 21 02:30:12 2024
\o INFO (AMS-1241): AMS UNL netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [ Short_Sim ] for Point ID
\o           (1 31).
\o 
\o Delete simulation data in /home/saul/projects/ASKA/Sim/ASKA_TOP/aska_top16_tb/adexl/results/data/Interactive.56/31/Short_Sim/psf.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\# Available memory:         13,520 MB at UTC 2024.09.21 00:30:21.308
\# Memory report: Maximum memory size now 19,879 MB at UTC 2024.09.21 00:30:31.307
\# Available memory:         11,071 MB at UTC 2024.09.21 00:30:41.308
\# Memory report: Maximum memory size now 18,576 MB at UTC 2024.09.21 00:30:41.308
\# Memory report: Maximum memory size now 17,694 MB at UTC 2024.09.21 00:30:51.307
\# Available memory:          9,617 MB at UTC 2024.09.21 00:31:01.308
\# Memory report: Maximum memory size now 17,121 MB at UTC 2024.09.21 00:31:01.308
\# Available memory:          8,559 MB at UTC 2024.09.21 00:31:11.308
\# Memory report: Maximum memory size now 16,064 MB at UTC 2024.09.21 00:31:11.308
\# Available memory:          6,694 MB at UTC 2024.09.21 00:31:21.307
\# Memory report: Maximum memory size now 14,199 MB at UTC 2024.09.21 00:31:21.308
\# Available memory:          5,506 MB at UTC 2024.09.21 00:31:31.307
\# Memory report: Maximum memory size now 13,011 MB at UTC 2024.09.21 00:31:31.308
\o INFO (ADE-3067): Errors encountered during simulation. For more information, right-click
\o         on a test name in the 'Results' tab of the Outputs pane and choose 'Output Log'
\o         to view the simulation run log.
\o INFO (ADE-1654): Simulator 'ams' doesn't provide simulation failure
\o         information at the analysis level. So 'SkipFailedAnalyses' for option
\o         'evalOutputsOnSimFailure' wouldn't work for this simulator.
\o 
\o *Error*   Error ID  = 5031
\o *Error*   Error Msg = Simulator failed to complete the simulation.
\o  
\o 
\o 
\o 
\o 
\# Available memory:         15,945 MB at UTC 2024.09.21 00:31:41.307
\# Memory report: Maximum memory size now 23,450 MB at UTC 2024.09.21 00:31:41.307
\# Memory report: Maximum memory size now 22,631 MB at UTC 2024.09.21 00:31:51.307
\# Available memory:         14,354 MB at UTC 2024.09.21 00:32:31.307
\# Memory report: Maximum memory size now 21,859 MB at UTC 2024.09.21 00:32:31.307
\# Memory report: Maximum memory size now 21,375 MB at UTC 2024.09.21 00:32:41.308
\# Memory report: Maximum memory size now 20,927 MB at UTC 2024.09.21 00:32:51.307
\# Available memory:         12,469 MB at UTC 2024.09.21 00:33:11.307
\# Memory report: Maximum memory size now 19,974 MB at UTC 2024.09.21 00:33:11.307
\# Memory report: Maximum memory size now 19,391 MB at UTC 2024.09.21 00:33:41.308
\# Available memory:         15,436 MB at UTC 2024.09.21 00:34:21.307
\# Memory report: Maximum memory size now 22,941 MB at UTC 2024.09.21 00:34:21.307
\# Memory report: Maximum memory size now 22,483 MB at UTC 2024.09.21 00:35:11.308
\# Memory report: Maximum memory size now 21,967 MB at UTC 2024.09.21 00:35:21.308
\# Available memory:         13,616 MB at UTC 2024.09.21 00:35:31.308
\# Memory report: Maximum memory size now 21,120 MB at UTC 2024.09.21 00:35:31.308
\# Memory report: Maximum memory size now 20,096 MB at UTC 2024.09.21 00:35:41.308
\# Available memory:         11,525 MB at UTC 2024.09.21 00:35:51.307
\# Memory report: Maximum memory size now 19,030 MB at UTC 2024.09.21 00:35:51.307
\# Available memory:         12,825 MB at UTC 2024.09.21 00:36:01.308
\# Memory report: Maximum memory size now 20,330 MB at UTC 2024.09.21 00:36:01.308
\# Memory report: Maximum memory size now 20,869 MB at UTC 2024.09.21 00:36:11.308
\# Memory report: Maximum memory size now 21,298 MB at UTC 2024.09.21 00:36:21.308
\o Job 4 timed out after no activity in 300 seconds.
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables1".
\o To save future changes, copy variables to cellView before exiting.
\o 
\o *Info*    Received signal SIGTERM.
\o 
\o 
