Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/daeyoung/projects/de10-nano/blinky/soc_system.qsys --block-symbol-file --output-directory=/home/daeyoung/projects/de10-nano/blinky/soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading blinky/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 24.1]
Progress: Parameterizing module hps_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 24.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding pll_0 [altera_pll 24.1]
Progress: Parameterizing module pll_0
Progress: Adding pulse_delay_pio [altera_avalon_pio 24.1]
Progress: Parameterizing module pulse_delay_pio
Progress: Adding pulse_start_pio [altera_avalon_pio 24.1]
Progress: Parameterizing module pulse_start_pio
Progress: Adding pulse_width_pio [altera_avalon_pio 24.1]
Progress: Parameterizing module pulse_width_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges.
Warning: soc_system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/daeyoung/projects/de10-nano/blinky/soc_system.qsys --synthesis=VERILOG --output-directory=/home/daeyoung/projects/de10-nano/blinky/soc_system/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading blinky/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 24.1]
Progress: Parameterizing module hps_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 24.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding pll_0 [altera_pll 24.1]
Progress: Parameterizing module pll_0
Progress: Adding pulse_delay_pio [altera_avalon_pio 24.1]
Progress: Parameterizing module pulse_delay_pio
Progress: Adding pulse_start_pio [altera_avalon_pio 24.1]
Progress: Parameterizing module pulse_start_pio
Progress: Adding pulse_width_pio [altera_avalon_pio 24.1]
Progress: Parameterizing module pulse_width_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges.
Warning: soc_system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system: Generating "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: HPS model no longer supports simulation for HPS FPGA Bridges.
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: pulse_delay_pio: Starting RTL generation for module 'soc_system_pulse_delay_pio'
Info: pulse_delay_pio:   Generation command is [exec /home/daeyoung/intelFPGA_lite/24.1std/quartus/linux64/perl/bin/perl -I /home/daeyoung/intelFPGA_lite/24.1std/quartus/linux64/perl/lib -I /home/daeyoung/intelFPGA_lite/24.1std/quartus/sopc_builder/bin/europa -I /home/daeyoung/intelFPGA_lite/24.1std/quartus/sopc_builder/bin -I /home/daeyoung/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/daeyoung/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/daeyoung/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pulse_delay_pio --dir=/tmp/alt0203_7978096199738189410.dir/0024_pulse_delay_pio_gen/ --quartus_dir=/home/daeyoung/intelFPGA_lite/24.1std/quartus --verilog --config=/tmp/alt0203_7978096199738189410.dir/0024_pulse_delay_pio_gen//soc_system_pulse_delay_pio_component_configuration.pl  --do_build_sim=0  ]
Info: pulse_delay_pio: Done RTL generation for module 'soc_system_pulse_delay_pio'
Info: pulse_delay_pio: "soc_system" instantiated altera_avalon_pio "pulse_delay_pio"
Info: pulse_start_pio: Starting RTL generation for module 'soc_system_pulse_start_pio'
Info: pulse_start_pio:   Generation command is [exec /home/daeyoung/intelFPGA_lite/24.1std/quartus/linux64/perl/bin/perl -I /home/daeyoung/intelFPGA_lite/24.1std/quartus/linux64/perl/lib -I /home/daeyoung/intelFPGA_lite/24.1std/quartus/sopc_builder/bin/europa -I /home/daeyoung/intelFPGA_lite/24.1std/quartus/sopc_builder/bin -I /home/daeyoung/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/daeyoung/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/daeyoung/intelFPGA_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pulse_start_pio --dir=/tmp/alt0203_7978096199738189410.dir/0025_pulse_start_pio_gen/ --quartus_dir=/home/daeyoung/intelFPGA_lite/24.1std/quartus --verilog --config=/tmp/alt0203_7978096199738189410.dir/0025_pulse_start_pio_gen//soc_system_pulse_start_pio_component_configuration.pl  --do_build_sim=0  ]
Info: pulse_start_pio: Done RTL generation for module 'soc_system_pulse_start_pio'
Info: pulse_start_pio: "soc_system" instantiated altera_avalon_pio "pulse_start_pio"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: mm_bridge_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mm_bridge_0_s0_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: mm_bridge_0_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mm_bridge_0_s0_agent"
Info: mm_bridge_0_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mm_bridge_0_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: mm_bridge_0_s0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mm_bridge_0_s0_burst_adapter"
Info: Reusing file /home/daeyoung/projects/de10-nano/blinky/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/daeyoung/projects/de10-nano/blinky/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: mm_bridge_0_m0_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "mm_bridge_0_m0_translator"
Info: mm_bridge_0_m0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "mm_bridge_0_m0_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: mm_bridge_0_m0_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "mm_bridge_0_m0_limiter"
Info: Reusing file /home/daeyoung/projects/de10-nano/blinky/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/daeyoung/projects/de10-nano/blinky/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/daeyoung/projects/de10-nano/blinky/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/daeyoung/projects/de10-nano/blinky/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 34 modules, 91 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
