m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Lee/Desktop/CODE/Verilog/Design/Flip_Flop
vcnt0
Z0 !s110 1558366160
!i10b 1
!s100 ^UXE=j[DWQZ8L2FaK0VjN1
Io=lEoOcS8o7KSBFR]a_Xi1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter
w1558364922
8C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt0.v
FC:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt0.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1558366159.000000
!s107 C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt0.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt0.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vcnt1
R0
!i10b 1
!s100 ?i_D>=`ja9;BL>1hA19Z>2
In<kROmbnQ294?T8J?fg@m3
R1
R2
w1558366137
8C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt1.v
FC:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt1.v
L0 1
R3
r1
!s85 0
31
Z7 !s108 1558366160.000000
!s107 C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt1.v|
!i113 1
R5
R6
vcnt2
R0
!i10b 1
!s100 7`:cFm;d3CfXC7SKbBGzM0
Iie3GS@a]D_<;PlUHH4UXz1
R1
R2
w1558366116
8C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt2.v
FC:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt2.v
L0 1
R3
r1
!s85 0
31
R7
!s107 C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt2.v|
!i113 1
R5
R6
vcnt3
R0
!i10b 1
!s100 oY6c;Y_jmYL9XKC]EQEX:3
InOjAd1eX4P;i3OBhNNZhM3
R1
R2
w1558366138
8C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt3.v
FC:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt3.v
L0 1
R3
r1
!s85 0
31
R7
!s107 C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt3.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/cnt3.v|
!i113 1
R5
R6
vsync_counter
!s110 1558366159
!i10b 1
!s100 >:[X3i;mhU9a?bAF5S5cK0
IJ;_^c67iMhJKA`m><7Oma1
R1
R2
w1558363993
8C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/sync_counter.v
FC:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/sync_counter.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/sync_counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/sync_counter.v|
!i113 1
R5
R6
vtb_sync_counter
!s110 1558366161
!i10b 1
!s100 A`oYnnbCbW`TOg?aNm3=B1
Ien5d;jVUXlD7U`W?>EN@E3
R1
R2
w1558364923
8C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/tb_sync_counter.v
FC:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/tb_sync_counter.v
L0 2
R3
r1
!s85 0
31
R7
!s107 C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/tb_sync_counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lee/Desktop/CODE/Verilog/Design/sync_counter/tb_sync_counter.v|
!i113 1
R5
R6
