{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652313457510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652313457525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 18:57:37 2022 " "Processing started: Wed May 11 18:57:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652313457525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313457525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c riscv_testtop " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c riscv_testtop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313457525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652313457944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652313457944 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652313477797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 0 0 " "Found 0 design units, including 0 entities, in source file definitions.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/datapath.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem_io.sv 0 0 " "Found 0 design units, including 0 entities, in source file data_mem_io.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.sv 0 0 " "Found 0 design units, including 0 entities, in source file controlpath.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_transfer.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_transfer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_transfer " "Found entity 1: control_transfer" {  } { { "control_transfer.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/control_transfer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477812 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_control.sv(24) " "Verilog HDL warning at alu_control.sv(24): extended using \"x\" or \"z\"" {  } { { "alu_control.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/alu_control.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652313477812 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_control.sv(50) " "Verilog HDL warning at alu_control.sv(50): extended using \"x\" or \"z\"" {  } { { "alu_control.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/alu_control.sv" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652313477812 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_control.sv(56) " "Verilog HDL warning at alu_control.sv(56): extended using \"x\" or \"z\"" {  } { { "alu_control.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/alu_control.sv" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652313477812 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_control.sv(66) " "Verilog HDL warning at alu_control.sv(66): extended using \"x\" or \"z\"" {  } { { "alu_control.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/alu_control.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652313477812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/alu_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "synchronizer.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/synchronizer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477828 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "synchronizer.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/synchronizer.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477828 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "synchronizer.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/synchronizer.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscv_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_testtop " "Found entity 1: riscv_testtop" {  } { { "riscv_testtop.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN riscV_sramtop.sv(2) " "Verilog HDL Declaration information at riscV_sramtop.sv(2): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "riscV_sramtop.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV_sramtop.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652313477828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE riscV_sramtop.sv(2) " "Verilog HDL Declaration information at riscV_sramtop.sv(2): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "riscV_sramtop.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV_sramtop.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652313477828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscv_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscV_sramtop " "Found entity 1: riscV_sramtop" {  } { { "riscV_sramtop.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV_sramtop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_opcode_constants.sv 1 0 " "Found 1 design units, including 0 entities, in source file riscv_opcode_constants.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_Opcode_Constants (SystemVerilog) " "Found design unit 1: RISCV_Opcode_Constants (SystemVerilog)" {  } { { "RISCV_Opcode_Constants.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/RISCV_Opcode_Constants.sv" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 riscV.sv(26) " "Verilog HDL Declaration information at riscV.sv(26): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "riscV.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652313477828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 riscV.sv(26) " "Verilog HDL Declaration information at riscV.sv(26): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "riscV.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652313477828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 riscV.sv(26) " "Verilog HDL Declaration information at riscV.sv(26): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "riscV.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652313477828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 riscV.sv(26) " "Verilog HDL Declaration information at riscV.sv(26): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "riscV.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652313477828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 riscV.sv(26) " "Verilog HDL Declaration information at riscV.sv(26): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "riscV.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652313477828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 riscV.sv(26) " "Verilog HDL Declaration information at riscV.sv(26): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "riscV.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652313477828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscV " "Found entity 1: riscV" {  } { { "riscV.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/registerfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/reg_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477844 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_2x1.sv(11) " "Verilog HDL warning at mux_2x1.sv(11): extended using \"x\" or \"z\"" {  } { { "mux_2x1.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/mux_2x1.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652313477844 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_2x1.sv(28) " "Verilog HDL warning at mux_2x1.sv(28): extended using \"x\" or \"z\"" {  } { { "mux_2x1.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/mux_2x1.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652313477844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/mux_2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477844 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4x1 " "Found entity 2: mux_4x1" {  } { { "mux_2x1.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/mux_2x1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/memory_contents.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem2IO " "Found entity 1: mem2IO" {  } { { "mem2IO.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/mem2IO.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/instruction_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instantiatememory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instantiatememory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstantiateMemory " "Found entity 1: InstantiateMemory" {  } { { "InstantiateMemory.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/InstantiateMemory.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file immediate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "immediate_generator.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/immediate_generator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477860 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.sv(79) " "Verilog HDL warning at control.sv(79): extended using \"x\" or \"z\"" {  } { { "control.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/control.sv" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652313477860 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.sv(83) " "Verilog HDL warning at control.sv(83): extended using \"x\" or \"z\"" {  } { { "control.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/control.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652313477860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652313477860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313477860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_testtop " "Elaborating entity \"riscv_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652313477938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "riscv_testtop.sv" "button_sync\[0\]" { Text "C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313477938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscV riscV:riscv " "Elaborating entity \"riscV\" for hierarchy \"riscV:riscv\"" {  } { { "riscv_testtop.sv" "riscv" { Text "C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313477938 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MIO_EN riscV.sv(45) " "Verilog HDL or VHDL warning at riscV.sv(45): object \"MIO_EN\" assigned a value but never read" {  } { { "riscV.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652313477938 "|riscv_testtop|riscV:riscv"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LD_LED 0 riscV.sv(42) " "Net \"LD_LED\" at riscV.sv(42) has no driver or initial value, using a default initial value '0'" {  } { { "riscV.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1652313477938 "|riscv_testtop|riscV:riscv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver riscV:riscv\|HexDriver:hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"riscV:riscv\|HexDriver:hex0\"" {  } { { "riscV.sv" "hex0" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313477954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscV:riscv\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"riscV:riscv\|datapath:d0\"" {  } { { "riscV.sv" "d0" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313477956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator riscV:riscv\|datapath:d0\|immediate_generator:IG " "Elaborating entity \"immediate_generator\" for hierarchy \"riscV:riscv\|datapath:d0\|immediate_generator:IG\"" {  } { { "datapath.sv" "IG" { Text "C:/Users/mikelee/Documents/ECE385/final/datapath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313477956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscV:riscv\|datapath:d0\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"riscV:riscv\|datapath:d0\|alu:ALU\"" {  } { { "datapath.sv" "ALU" { Text "C:/Users/mikelee/Documents/ECE385/final/datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313477956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 riscV:riscv\|datapath:d0\|mux_2x1:AMUX " "Elaborating entity \"mux_2x1\" for hierarchy \"riscV:riscv\|datapath:d0\|mux_2x1:AMUX\"" {  } { { "datapath.sv" "AMUX" { Text "C:/Users/mikelee/Documents/ECE385/final/datapath.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313477970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 riscV:riscv\|datapath:d0\|mux_4x1:writeback_mux " "Elaborating entity \"mux_4x1\" for hierarchy \"riscV:riscv\|datapath:d0\|mux_4x1:writeback_mux\"" {  } { { "datapath.sv" "writeback_mux" { Text "C:/Users/mikelee/Documents/ECE385/final/datapath.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313477970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile riscV:riscv\|datapath:d0\|registerfile:reg_file " "Elaborating entity \"registerfile\" for hierarchy \"riscV:riscv\|datapath:d0\|registerfile:reg_file\"" {  } { { "datapath.sv" "reg_file" { Text "C:/Users/mikelee/Documents/ECE385/final/datapath.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313477970 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reg1 registerfile.sv(4) " "Output port \"reg1\" at registerfile.sv(4) has no driver" {  } { { "registerfile.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/registerfile.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652313477985 "|riscv_testtop|riscV:riscv|datapath:d0|registerfile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32 riscV:riscv\|datapath:d0\|reg_32:MDRR " "Elaborating entity \"reg_32\" for hierarchy \"riscV:riscv\|datapath:d0\|reg_32:MDRR\"" {  } { { "datapath.sv" "MDRR" { Text "C:/Users/mikelee/Documents/ECE385/final/datapath.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313477985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder riscV:riscv\|datapath:d0\|instruction_decoder:inst_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"riscV:riscv\|datapath:d0\|instruction_decoder:inst_decoder\"" {  } { { "datapath.sv" "inst_decoder" { Text "C:/Users/mikelee/Documents/ECE385/final/datapath.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313477985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem2IO riscV:riscv\|mem2IO:memory_subsystem " "Elaborating entity \"mem2IO\" for hierarchy \"riscV:riscv\|mem2IO:memory_subsystem\"" {  } { { "riscV.sv" "memory_subsystem" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313477985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control riscV:riscv\|control:state_controller " "Elaborating entity \"control\" for hierarchy \"riscV:riscv\|control:state_controller\"" {  } { { "riscV.sv" "state_controller" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313478002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.sv(66) " "Verilog HDL assignment warning at control.sv(66): truncated value with size 2 to match size of target (1)" {  } { { "control.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/control.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652313478002 "|riscv_testtop|riscV:riscv|control:state_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.sv(67) " "Verilog HDL assignment warning at control.sv(67): truncated value with size 2 to match size of target (1)" {  } { { "control.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/control.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652313478002 "|riscv_testtop|riscV:riscv|control:state_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.sv(68) " "Verilog HDL assignment warning at control.sv(68): truncated value with size 2 to match size of target (1)" {  } { { "control.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/control.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652313478002 "|riscv_testtop|riscV:riscv|control:state_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.sv(69) " "Verilog HDL assignment warning at control.sv(69): truncated value with size 2 to match size of target (1)" {  } { { "control.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/control.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652313478002 "|riscv_testtop|riscV:riscv|control:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control riscV:riscv\|alu_control:alu_control " "Elaborating entity \"alu_control\" for hierarchy \"riscV:riscv\|alu_control:alu_control\"" {  } { { "riscV.sv" "alu_control" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313478002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_transfer riscV:riscv\|control_transfer:control_trans " "Elaborating entity \"control_transfer\" for hierarchy \"riscV:riscv\|control_transfer:control_trans\"" {  } { { "riscV.sv" "control_trans" { Text "C:/Users/mikelee/Documents/ECE385/final/riscV.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313478002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "riscv_testtop.sv" "mem" { Text "C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313478002 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "test_memory.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652313478002 "|riscv_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/Users/mikelee/Documents/ECE385/final/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313478002 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652313479786 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "riscv_testtop.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652313480882 "|riscv_testtop|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "riscv_testtop.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652313480882 "|riscv_testtop|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "riscv_testtop.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652313480882 "|riscv_testtop|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "riscv_testtop.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652313480882 "|riscv_testtop|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "riscv_testtop.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652313480882 "|riscv_testtop|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "riscv_testtop.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652313480882 "|riscv_testtop|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "riscv_testtop.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652313480882 "|riscv_testtop|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "riscv_testtop.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652313480882 "|riscv_testtop|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "riscv_testtop.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652313480882 "|riscv_testtop|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "riscv_testtop.sv" "" { Text "C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652313480882 "|riscv_testtop|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652313480882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652313481008 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "997 " "997 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652313483911 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mikelee/Documents/ECE385/final/output_files/riscv_testtop.map.smsg " "Generated suppressed messages file C:/Users/mikelee/Documents/ECE385/final/output_files/riscv_testtop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313484010 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652313484216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652313484216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1042 " "Implemented 1042 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652313484389 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652313484389 ""} { "Info" "ICUT_CUT_TM_LCELLS" "977 " "Implemented 977 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652313484389 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652313484389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13165 " "Peak virtual memory: 13165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652313484436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 18:58:04 2022 " "Processing ended: Wed May 11 18:58:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652313484436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652313484436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652313484436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652313484436 ""}
