/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_2z[2] ^ celloutsig_0_2z[8];
  assign celloutsig_1_5z = celloutsig_1_4z[0] ^ celloutsig_1_1z;
  assign celloutsig_0_1z = in_data[33] ^ in_data[57];
  assign celloutsig_1_16z = celloutsig_1_12z ^ celloutsig_1_6z[0];
  assign celloutsig_1_18z = celloutsig_1_7z ^ celloutsig_1_9z;
  assign celloutsig_1_12z = ~(celloutsig_1_5z ^ celloutsig_1_6z[0]);
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 5'h00;
    else _00_ <= in_data[69:65];
  assign celloutsig_0_3z = celloutsig_0_2z[6:2] / { 1'h1, _00_[2:0], celloutsig_0_1z };
  assign celloutsig_0_7z = _00_[3:0] / { 1'h1, celloutsig_0_5z[2:0] };
  assign celloutsig_1_0z = in_data[159:157] / { 1'h1, in_data[180:179] };
  assign celloutsig_1_9z = in_data[153:147] >= { celloutsig_1_0z[1:0], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_9z } >= { celloutsig_1_2z[9:1], celloutsig_1_5z, celloutsig_1_18z };
  assign celloutsig_1_1z = { in_data[185:174], celloutsig_1_0z, celloutsig_1_0z } && { in_data[165:151], celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[39:25], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[61:46] };
  assign celloutsig_0_5z = celloutsig_0_4z[4:1] % { 1'h1, celloutsig_0_4z[2:0] };
  assign celloutsig_1_2z = in_data[135:126] % { 1'h1, in_data[154:146] };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z } | celloutsig_0_2z[16:10];
  assign celloutsig_1_6z = { celloutsig_1_2z[1:0], celloutsig_1_1z, celloutsig_1_5z } | celloutsig_1_4z[7:4];
  assign celloutsig_1_7z = & { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_2z[8:1], celloutsig_0_6z } - { celloutsig_0_7z[3], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_4z = in_data[129:122] - { celloutsig_1_0z[2:1], celloutsig_1_0z, celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
