// Seed: 1863579291
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2
);
  supply1 id_4, id_5, id_6, id_7, id_8 = 1, id_9;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output uwire id_6,
    output tri1 id_7,
    input tri1 id_8,
    input wor id_9,
    input wor id_10,
    input supply1 id_11,
    output tri id_12,
    output tri1 id_13,
    output supply1 id_14
);
  wire id_16;
  always @(negedge 1 or posedge 1) id_1 = #id_17 1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3
  );
endmodule
