```verilog
module top_module (
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q
);

    always @(posedge clk) begin
        if (reset) begin
            // If reset is high, reset the counter to 0
            q <= 4'b0000;
        end else if (slowena) begin
            // If slowena is high, then increment the counter
            if (q == 4'b1001) begin
                // If counter reaches 9, reset it to 0
                q <= 4'b0000;
            end else begin
                // Otherwise, increment the counter
                q <= q + 1;
            end
        end
    end

endmodule
```