

================================================================
== Vivado HLS Report for 'matchFilter'
================================================================
* Date:           Sat Mar 23 11:59:23 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        matchedRee
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.15|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  641|  641|  641|  641|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  381|  381|         3|          -|          -|   127|    no    |
        |- Loop 2  |  256|  256|         2|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	5  / (tmp)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond_i)
	8  / (exitcond_i)
7 --> 
	6  / true
8 --> 

* FSM state operations: 

 <State 1> : 2.66ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_data_V), !map !94"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last_V), !map !98"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_data_V), !map !102"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !106"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matchFilter_str) nounwind"
ST_1 : Operation 14 [1/1] (2.66ns)   --->   "%buffIn_data_V = alloca [128 x i32], align 4" [matchedRee/matchFilter.cpp:12]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 15 [1/1] (1.47ns)   --->   "%buffIn_last_V = alloca [128 x i1], align 1" [matchedRee/matchFilter.cpp:12]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_data_V, i1* %in_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [matchedRee/matchFilter.cpp:5]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i1* %out_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [matchedRee/matchFilter.cpp:6]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [matchedRee/matchFilter.cpp:7]
ST_1 : Operation 19 [1/1] (1.06ns)   --->   "br label %.preheader" [matchedRee/matchFilter.cpp:15]

 <State 2> : 4.04ns
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%a = phi i7 [ %a_1, %0 ], [ -1, %.preheader.preheader ]"
ST_2 : Operation 21 [1/1] (1.18ns)   --->   "%tmp = icmp eq i7 %a, 0" [matchedRee/matchFilter.cpp:15]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127)"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %0" [matchedRee/matchFilter.cpp:15]
ST_2 : Operation 24 [1/1] (1.37ns)   --->   "%a_1 = add i7 %a, -1" [matchedRee/matchFilter.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = zext i7 %a_1 to i64" [matchedRee/matchFilter.cpp:16]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buffIn_data_V_addr_1 = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 %tmp_4" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]
ST_2 : Operation 27 [2/2] (2.66ns)   --->   "%buffIn_data_V_load = load i32* %buffIn_data_V_addr_1, align 8" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buffIn_last_V_addr_1 = getelementptr [128 x i1]* %buffIn_last_V, i64 0, i64 %tmp_4" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]
ST_2 : Operation 29 [2/2] (1.47ns)   --->   "%buffIn_last_V_load = load i1* %buffIn_last_V_addr_1, align 4" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_2 : Operation 30 [2/2] (0.00ns)   --->   "%empty_5 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_data_V, i1* %in_last_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 3> : 2.66ns
ST_3 : Operation 31 [1/2] (2.66ns)   --->   "%buffIn_data_V_load = load i32* %buffIn_data_V_addr_1, align 8" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_3 : Operation 32 [1/2] (1.47ns)   --->   "%buffIn_last_V_load = load i1* %buffIn_last_V_addr_1, align 4" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>

 <State 4> : 2.66ns
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %a to i64" [matchedRee/matchFilter.cpp:16]
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%buffIn_data_V_addr_2 = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 %tmp_s" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]
ST_4 : Operation 35 [1/1] (2.66ns)   --->   "store i32 %buffIn_data_V_load, i32* %buffIn_data_V_addr_2, align 8" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%buffIn_last_V_addr_2 = getelementptr [128 x i1]* %buffIn_last_V, i64 0, i64 %tmp_s" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]
ST_4 : Operation 37 [1/1] (1.47ns)   --->   "store i1 %buffIn_last_V_load, i1* %buffIn_last_V_addr_2, align 4" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %.preheader" [matchedRee/matchFilter.cpp:15]

 <State 5> : 2.66ns
ST_5 : Operation 39 [1/2] (0.00ns)   --->   "%empty_5 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %in_data_V, i1* %in_last_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%in_data_V_tmp = extractvalue { i32, i1 } %empty_5, 0"
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%out_last_V_1 = extractvalue { i32, i1 } %empty_5, 1"
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%buffIn_data_V_addr = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 0" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18]
ST_5 : Operation 43 [1/1] (2.66ns)   --->   "store i32 %in_data_V_tmp, i32* %buffIn_data_V_addr, align 16" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%buffIn_last_V_addr = getelementptr [128 x i1]* %buffIn_last_V, i64 0, i64 0" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18]
ST_5 : Operation 45 [1/1] (1.47ns)   --->   "store i1 %out_last_V_1, i1* %buffIn_last_V_addr, align 4" [matchedRee/matchFilter.h:5->matchedRee/matchFilter.cpp:18]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 46 [1/1] (1.06ns)   --->   "br label %2" [matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19]

 <State 6> : 2.66ns
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i16 [ 0, %1 ], [ %tempQ_V, %3 ]"
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i16 [ 0, %1 ], [ %tempI_V, %3 ]"
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%b_i = phi i8 [ 0, %1 ], [ %b, %3 ]"
ST_6 : Operation 50 [1/1] (1.22ns)   --->   "%exitcond_i = icmp eq i8 %b_i, -128" [matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"
ST_6 : Operation 52 [1/1] (1.39ns)   --->   "%b = add i8 %b_i, 1" [matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %convol.exit, label %3" [matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19]
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2_i = zext i8 %b_i to i64" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19]
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%buffIn_data_V_addr_3 = getelementptr [128 x i32]* %buffIn_data_V, i64 0, i64 %tmp_2_i" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19]
ST_6 : Operation 56 [2/2] (2.66ns)   --->   "%p_Val2_s = load i32* %buffIn_data_V_addr_3, align 4" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Val2_1, i16 %p_Val2_3)" [matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19]
ST_6 : Operation 58 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_data_V, i1* %out_last_V, i32 %p_Result_s, i1 %out_last_V_1)" [matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 7> : 4.15ns
ST_7 : Operation 59 [1/2] (2.66ns)   --->   "%p_Val2_s = load i32* %buffIn_data_V_addr_3, align 4" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_s, i32 16, i32 31)" [matchedRee/matchFilter.h:157->matchedRee/matchFilter.cpp:19]
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%p_Val2_4 = trunc i32 %p_Val2_s to i16" [matchedRee/matchFilter.h:158->matchedRee/matchFilter.cpp:19]
ST_7 : Operation 62 [1/1] (1.48ns)   --->   "%tempI_V = add i16 %p_Val2_1, %p_Val2_2" [matchedRee/matchFilter.h:159->matchedRee/matchFilter.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (1.48ns)   --->   "%tempQ_V = add i16 %p_Val2_3, %p_Val2_4" [matchedRee/matchFilter.h:160->matchedRee/matchFilter.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "br label %2" [matchedRee/matchFilter.h:156->matchedRee/matchFilter.cpp:19]

 <State 8> : 0.00ns
ST_8 : Operation 65 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %out_data_V, i1* %out_last_V, i32 %p_Result_s, i1 %out_last_V_1)" [matchedRee/matchFilter.h:163->matchedRee/matchFilter.cpp:19]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [matchedRee/matchFilter.cpp:20]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9           (specbitsmap      ) [ 000000000]
StgValue_10          (specbitsmap      ) [ 000000000]
StgValue_11          (specbitsmap      ) [ 000000000]
StgValue_12          (specbitsmap      ) [ 000000000]
StgValue_13          (spectopmodule    ) [ 000000000]
buffIn_data_V        (alloca           ) [ 001111110]
buffIn_last_V        (alloca           ) [ 001111000]
StgValue_16          (specinterface    ) [ 000000000]
StgValue_17          (specinterface    ) [ 000000000]
StgValue_18          (specinterface    ) [ 000000000]
StgValue_19          (br               ) [ 011110000]
a                    (phi              ) [ 001110000]
tmp                  (icmp             ) [ 001110000]
empty                (speclooptripcount) [ 000000000]
StgValue_23          (br               ) [ 000000000]
a_1                  (add              ) [ 011110000]
tmp_4                (zext             ) [ 000000000]
buffIn_data_V_addr_1 (getelementptr    ) [ 000100000]
buffIn_last_V_addr_1 (getelementptr    ) [ 000100000]
buffIn_data_V_load   (load             ) [ 000010000]
buffIn_last_V_load   (load             ) [ 000010000]
tmp_s                (zext             ) [ 000000000]
buffIn_data_V_addr_2 (getelementptr    ) [ 000000000]
StgValue_35          (store            ) [ 000000000]
buffIn_last_V_addr_2 (getelementptr    ) [ 000000000]
StgValue_37          (store            ) [ 000000000]
StgValue_38          (br               ) [ 011110000]
empty_5              (read             ) [ 000000000]
in_data_V_tmp        (extractvalue     ) [ 000000000]
out_last_V_1         (extractvalue     ) [ 000000111]
buffIn_data_V_addr   (getelementptr    ) [ 000000000]
StgValue_43          (store            ) [ 000000000]
buffIn_last_V_addr   (getelementptr    ) [ 000000000]
StgValue_45          (store            ) [ 000000000]
StgValue_46          (br               ) [ 000001110]
p_Val2_3             (phi              ) [ 000000110]
p_Val2_1             (phi              ) [ 000000110]
b_i                  (phi              ) [ 000000100]
exitcond_i           (icmp             ) [ 000000110]
empty_6              (speclooptripcount) [ 000000000]
b                    (add              ) [ 000001110]
StgValue_53          (br               ) [ 000000000]
tmp_2_i              (zext             ) [ 000000000]
buffIn_data_V_addr_3 (getelementptr    ) [ 000000010]
p_Result_s           (bitconcatenate   ) [ 000000001]
p_Val2_s             (load             ) [ 000000000]
p_Val2_2             (partselect       ) [ 000000000]
p_Val2_4             (trunc            ) [ 000000000]
tempI_V              (add              ) [ 000001110]
tempQ_V              (add              ) [ 000001110]
StgValue_64          (br               ) [ 000001110]
StgValue_65          (write            ) [ 000000000]
StgValue_66          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchFilter_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="buffIn_data_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffIn_data_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buffIn_last_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffIn_last_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="33" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="0" index="3" bw="32" slack="0"/>
<pin id="83" dir="0" index="4" bw="1" slack="1"/>
<pin id="84" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_58/6 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buffIn_data_V_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="0"/>
<pin id="92" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buffIn_data_V_load/2 StgValue_35/4 StgValue_43/5 p_Val2_s/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="buffIn_last_V_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_last_V_addr_1/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffIn_last_V_load/2 StgValue_37/4 StgValue_45/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buffIn_data_V_addr_2_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="7" slack="0"/>
<pin id="114" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr_2/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="buffIn_last_V_addr_2_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_last_V_addr_2/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buffIn_data_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buffIn_last_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_last_V_addr/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="buffIn_data_V_addr_3_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffIn_data_V_addr_3/6 "/>
</bind>
</comp>

<comp id="147" class="1005" name="a_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="1"/>
<pin id="149" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="a_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="p_Val2_3_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="1"/>
<pin id="161" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_Val2_3_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="16" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_Val2_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="1"/>
<pin id="173" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_Val2_1_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="16" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/6 "/>
</bind>
</comp>

<comp id="183" class="1005" name="b_i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="1"/>
<pin id="185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_i (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="b_i_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_i/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="a_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_s_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="2"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="in_data_V_tmp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="33" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_V_tmp/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="out_last_V_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="33" slack="0"/>
<pin id="225" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_last_V_1/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="exitcond_i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="b_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_2_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Result_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="0" index="2" bw="16" slack="0"/>
<pin id="249" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Val2_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="0" index="3" bw="6" slack="0"/>
<pin id="259" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Val2_4_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_4/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tempI_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="1"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempI_V/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tempQ_V_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="1"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempQ_V/7 "/>
</bind>
</comp>

<comp id="283" class="1005" name="a_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="288" class="1005" name="buffIn_data_V_addr_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="1"/>
<pin id="290" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_data_V_addr_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="buffIn_last_V_addr_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="1"/>
<pin id="295" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_last_V_addr_1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="buffIn_data_V_load_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_data_V_load "/>
</bind>
</comp>

<comp id="303" class="1005" name="buffIn_last_V_load_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_last_V_load "/>
</bind>
</comp>

<comp id="308" class="1005" name="out_last_V_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_last_V_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="b_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="321" class="1005" name="buffIn_data_V_addr_3_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="1"/>
<pin id="323" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffIn_data_V_addr_3 "/>
</bind>
</comp>

<comp id="326" class="1005" name="p_Result_s_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="331" class="1005" name="tempI_V_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="1"/>
<pin id="333" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tempI_V "/>
</bind>
</comp>

<comp id="336" class="1005" name="tempQ_V_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="1"/>
<pin id="338" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tempQ_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="88" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="99" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="110" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="117" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="140" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="158"><net_src comp="151" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="151" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="151" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="215"><net_src comp="147" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="221"><net_src comp="70" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="226"><net_src comp="70" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="232"><net_src comp="187" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="187" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="187" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="175" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="163" pin="4"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="245" pin="3"/><net_sink comp="78" pin=3"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="94" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="267"><net_src comp="94" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="171" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="254" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="159" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="264" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="200" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="291"><net_src comp="88" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="296"><net_src comp="99" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="301"><net_src comp="94" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="306"><net_src comp="105" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="311"><net_src comp="223" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="78" pin=4"/></net>

<net id="319"><net_src comp="234" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="324"><net_src comp="140" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="329"><net_src comp="245" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="78" pin=3"/></net>

<net id="334"><net_src comp="268" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="339"><net_src comp="274" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="163" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V | {8 }
	Port: out_last_V | {8 }
 - Input state : 
	Port: matchFilter : in_data_V | {2 }
	Port: matchFilter : in_last_V | {2 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		StgValue_23 : 2
		a_1 : 1
		tmp_4 : 2
		buffIn_data_V_addr_1 : 3
		buffIn_data_V_load : 4
		buffIn_last_V_addr_1 : 3
		buffIn_last_V_load : 4
	State 3
	State 4
		buffIn_data_V_addr_2 : 1
		StgValue_35 : 2
		buffIn_last_V_addr_2 : 1
		StgValue_37 : 2
	State 5
		StgValue_43 : 1
		StgValue_45 : 1
	State 6
		exitcond_i : 1
		b : 1
		StgValue_53 : 2
		tmp_2_i : 1
		buffIn_data_V_addr_3 : 2
		p_Val2_s : 3
		p_Result_s : 1
		StgValue_58 : 2
	State 7
		p_Val2_2 : 1
		p_Val2_4 : 1
		tempI_V : 2
		tempQ_V : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      a_1_fu_200      |    0    |    15   |
|    add   |       b_fu_234       |    0    |    15   |
|          |    tempI_V_fu_268    |    0    |    23   |
|          |    tempQ_V_fu_274    |    0    |    23   |
|----------|----------------------|---------|---------|
|   icmp   |      tmp_fu_194      |    0    |    11   |
|          |   exitcond_i_fu_228  |    0    |    11   |
|----------|----------------------|---------|---------|
|   read   |    grp_read_fu_70    |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |    grp_write_fu_78   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_4_fu_206     |    0    |    0    |
|   zext   |     tmp_s_fu_212     |    0    |    0    |
|          |    tmp_2_i_fu_240    |    0    |    0    |
|----------|----------------------|---------|---------|
|extractvalue| in_data_V_tmp_fu_218 |    0    |    0    |
|          |  out_last_V_1_fu_223 |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|   p_Result_s_fu_245  |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|    p_Val2_2_fu_254   |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |    p_Val2_4_fu_264   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    98   |
|----------|----------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|buffIn_data_V|    1   |    0   |    0   |
|buffIn_last_V|    0   |    2   |    2   |
+-------------+--------+--------+--------+
|    Total    |    1   |    2   |    2   |
+-------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         a_1_reg_283        |    7   |
|          a_reg_147         |    7   |
|         b_i_reg_183        |    8   |
|          b_reg_316         |    8   |
|buffIn_data_V_addr_1_reg_288|    7   |
|buffIn_data_V_addr_3_reg_321|    7   |
| buffIn_data_V_load_reg_298 |   32   |
|buffIn_last_V_addr_1_reg_293|    7   |
| buffIn_last_V_load_reg_303 |    1   |
|    out_last_V_1_reg_308    |    1   |
|     p_Result_s_reg_326     |   32   |
|      p_Val2_1_reg_171      |   16   |
|      p_Val2_3_reg_159      |   16   |
|       tempI_V_reg_331      |   16   |
|       tempQ_V_reg_336      |   16   |
+----------------------------+--------+
|            Total           |   181  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_78  |  p3  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_94 |  p0  |   6  |   7  |   42   ||    33   |
|  grp_access_fu_94 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_105 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_105 |  p1  |   2  |   1  |    2   ||    9    |
|     a_reg_147     |  p0  |   2  |   7  |   14   ||    9    |
|  p_Val2_3_reg_159 |  p0  |   2  |  16  |   32   ||    9    |
|  p_Val2_1_reg_171 |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  ||  8.899  ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   98   |
|   Memory  |    1   |    -   |    2   |    2   |
|Multiplexer|    -   |    8   |    -   |   108  |
|  Register |    -   |    -   |   181  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   183  |   208  |
+-----------+--------+--------+--------+--------+
