# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 842 \
    name x \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x \
    op interface \
    ports { x_address0 { O 10 vector } x_ce0 { O 1 bit } x_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 843 \
    name x_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_1 \
    op interface \
    ports { x_1_address0 { O 10 vector } x_1_ce0 { O 1 bit } x_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 844 \
    name x_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_2 \
    op interface \
    ports { x_2_address0 { O 10 vector } x_2_ce0 { O 1 bit } x_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 845 \
    name x_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_3 \
    op interface \
    ports { x_3_address0 { O 10 vector } x_3_ce0 { O 1 bit } x_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 846 \
    name x_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_4 \
    op interface \
    ports { x_4_address0 { O 10 vector } x_4_ce0 { O 1 bit } x_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 847 \
    name x_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_5 \
    op interface \
    ports { x_5_address0 { O 10 vector } x_5_ce0 { O 1 bit } x_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 848 \
    name x_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_6 \
    op interface \
    ports { x_6_address0 { O 10 vector } x_6_ce0 { O 1 bit } x_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 849 \
    name x_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_7 \
    op interface \
    ports { x_7_address0 { O 10 vector } x_7_ce0 { O 1 bit } x_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 850 \
    name x_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_8 \
    op interface \
    ports { x_8_address0 { O 10 vector } x_8_ce0 { O 1 bit } x_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 851 \
    name x_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_9 \
    op interface \
    ports { x_9_address0 { O 10 vector } x_9_ce0 { O 1 bit } x_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 852 \
    name x_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_10 \
    op interface \
    ports { x_10_address0 { O 10 vector } x_10_ce0 { O 1 bit } x_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 853 \
    name x_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_11 \
    op interface \
    ports { x_11_address0 { O 10 vector } x_11_ce0 { O 1 bit } x_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 854 \
    name x_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_12 \
    op interface \
    ports { x_12_address0 { O 10 vector } x_12_ce0 { O 1 bit } x_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 855 \
    name x_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_13 \
    op interface \
    ports { x_13_address0 { O 10 vector } x_13_ce0 { O 1 bit } x_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 856 \
    name x_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_14 \
    op interface \
    ports { x_14_address0 { O 10 vector } x_14_ce0 { O 1 bit } x_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 857 \
    name x_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_15 \
    op interface \
    ports { x_15_address0 { O 10 vector } x_15_ce0 { O 1 bit } x_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 858 \
    name x_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_16 \
    op interface \
    ports { x_16_address0 { O 10 vector } x_16_ce0 { O 1 bit } x_16_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 859 \
    name x_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_17 \
    op interface \
    ports { x_17_address0 { O 10 vector } x_17_ce0 { O 1 bit } x_17_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 860 \
    name x_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_18 \
    op interface \
    ports { x_18_address0 { O 10 vector } x_18_ce0 { O 1 bit } x_18_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 861 \
    name x_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_19 \
    op interface \
    ports { x_19_address0 { O 10 vector } x_19_ce0 { O 1 bit } x_19_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 862 \
    name x_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_20 \
    op interface \
    ports { x_20_address0 { O 10 vector } x_20_ce0 { O 1 bit } x_20_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 863 \
    name x_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_21 \
    op interface \
    ports { x_21_address0 { O 10 vector } x_21_ce0 { O 1 bit } x_21_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 864 \
    name x_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_22 \
    op interface \
    ports { x_22_address0 { O 10 vector } x_22_ce0 { O 1 bit } x_22_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 865 \
    name x_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_23 \
    op interface \
    ports { x_23_address0 { O 10 vector } x_23_ce0 { O 1 bit } x_23_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 866 \
    name x_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_24 \
    op interface \
    ports { x_24_address0 { O 10 vector } x_24_ce0 { O 1 bit } x_24_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 867 \
    name x_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_25 \
    op interface \
    ports { x_25_address0 { O 10 vector } x_25_ce0 { O 1 bit } x_25_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 868 \
    name x_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_26 \
    op interface \
    ports { x_26_address0 { O 10 vector } x_26_ce0 { O 1 bit } x_26_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 869 \
    name x_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_27 \
    op interface \
    ports { x_27_address0 { O 10 vector } x_27_ce0 { O 1 bit } x_27_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 870 \
    name x_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_28 \
    op interface \
    ports { x_28_address0 { O 10 vector } x_28_ce0 { O 1 bit } x_28_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 871 \
    name x_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_29 \
    op interface \
    ports { x_29_address0 { O 10 vector } x_29_ce0 { O 1 bit } x_29_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 872 \
    name x_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_30 \
    op interface \
    ports { x_30_address0 { O 10 vector } x_30_ce0 { O 1 bit } x_30_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 873 \
    name x_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_31 \
    op interface \
    ports { x_31_address0 { O 10 vector } x_31_ce0 { O 1 bit } x_31_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 874 \
    name x_32 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_32 \
    op interface \
    ports { x_32_address0 { O 10 vector } x_32_ce0 { O 1 bit } x_32_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 875 \
    name x_33 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_33 \
    op interface \
    ports { x_33_address0 { O 10 vector } x_33_ce0 { O 1 bit } x_33_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 876 \
    name x_34 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_34 \
    op interface \
    ports { x_34_address0 { O 10 vector } x_34_ce0 { O 1 bit } x_34_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 877 \
    name x_35 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_35 \
    op interface \
    ports { x_35_address0 { O 10 vector } x_35_ce0 { O 1 bit } x_35_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 878 \
    name x_36 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_36 \
    op interface \
    ports { x_36_address0 { O 10 vector } x_36_ce0 { O 1 bit } x_36_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 879 \
    name x_37 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_37 \
    op interface \
    ports { x_37_address0 { O 10 vector } x_37_ce0 { O 1 bit } x_37_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 880 \
    name x_38 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_38 \
    op interface \
    ports { x_38_address0 { O 10 vector } x_38_ce0 { O 1 bit } x_38_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 881 \
    name x_39 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_39 \
    op interface \
    ports { x_39_address0 { O 10 vector } x_39_ce0 { O 1 bit } x_39_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 882 \
    name x_40 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_40 \
    op interface \
    ports { x_40_address0 { O 10 vector } x_40_ce0 { O 1 bit } x_40_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 883 \
    name x_41 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_41 \
    op interface \
    ports { x_41_address0 { O 10 vector } x_41_ce0 { O 1 bit } x_41_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 884 \
    name x_42 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_42 \
    op interface \
    ports { x_42_address0 { O 10 vector } x_42_ce0 { O 1 bit } x_42_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 885 \
    name x_43 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_43 \
    op interface \
    ports { x_43_address0 { O 10 vector } x_43_ce0 { O 1 bit } x_43_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 886 \
    name x_44 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_44 \
    op interface \
    ports { x_44_address0 { O 10 vector } x_44_ce0 { O 1 bit } x_44_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 887 \
    name x_45 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_45 \
    op interface \
    ports { x_45_address0 { O 10 vector } x_45_ce0 { O 1 bit } x_45_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 888 \
    name x_46 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_46 \
    op interface \
    ports { x_46_address0 { O 10 vector } x_46_ce0 { O 1 bit } x_46_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 889 \
    name x_47 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_47 \
    op interface \
    ports { x_47_address0 { O 10 vector } x_47_ce0 { O 1 bit } x_47_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 890 \
    name x_48 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_48 \
    op interface \
    ports { x_48_address0 { O 10 vector } x_48_ce0 { O 1 bit } x_48_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 891 \
    name x_49 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_49 \
    op interface \
    ports { x_49_address0 { O 10 vector } x_49_ce0 { O 1 bit } x_49_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 892 \
    name x_50 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_50 \
    op interface \
    ports { x_50_address0 { O 10 vector } x_50_ce0 { O 1 bit } x_50_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 893 \
    name x_51 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_51 \
    op interface \
    ports { x_51_address0 { O 10 vector } x_51_ce0 { O 1 bit } x_51_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 894 \
    name x_52 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_52 \
    op interface \
    ports { x_52_address0 { O 10 vector } x_52_ce0 { O 1 bit } x_52_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 895 \
    name x_53 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_53 \
    op interface \
    ports { x_53_address0 { O 10 vector } x_53_ce0 { O 1 bit } x_53_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 896 \
    name x_54 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_54 \
    op interface \
    ports { x_54_address0 { O 10 vector } x_54_ce0 { O 1 bit } x_54_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 897 \
    name x_55 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_55 \
    op interface \
    ports { x_55_address0 { O 10 vector } x_55_ce0 { O 1 bit } x_55_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 898 \
    name x_56 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_56 \
    op interface \
    ports { x_56_address0 { O 10 vector } x_56_ce0 { O 1 bit } x_56_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 899 \
    name x_57 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_57 \
    op interface \
    ports { x_57_address0 { O 10 vector } x_57_ce0 { O 1 bit } x_57_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 900 \
    name x_58 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_58 \
    op interface \
    ports { x_58_address0 { O 10 vector } x_58_ce0 { O 1 bit } x_58_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 901 \
    name x_59 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_59 \
    op interface \
    ports { x_59_address0 { O 10 vector } x_59_ce0 { O 1 bit } x_59_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 902 \
    name x_60 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_60 \
    op interface \
    ports { x_60_address0 { O 10 vector } x_60_ce0 { O 1 bit } x_60_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 903 \
    name x_61 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_61 \
    op interface \
    ports { x_61_address0 { O 10 vector } x_61_ce0 { O 1 bit } x_61_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 904 \
    name x_62 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_62 \
    op interface \
    ports { x_62_address0 { O 10 vector } x_62_ce0 { O 1 bit } x_62_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 905 \
    name x_63 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_63 \
    op interface \
    ports { x_63_address0 { O 10 vector } x_63_ce0 { O 1 bit } x_63_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_63'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 906 \
    name add15_i_63103_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_63103_out \
    op interface \
    ports { add15_i_63103_out { O 32 vector } add15_i_63103_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 907 \
    name add15_i_62102_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_62102_out \
    op interface \
    ports { add15_i_62102_out { O 32 vector } add15_i_62102_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 908 \
    name add15_i_61101_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_61101_out \
    op interface \
    ports { add15_i_61101_out { O 32 vector } add15_i_61101_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 909 \
    name add15_i_60100_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_60100_out \
    op interface \
    ports { add15_i_60100_out { O 32 vector } add15_i_60100_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 910 \
    name add15_i_5999_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_5999_out \
    op interface \
    ports { add15_i_5999_out { O 32 vector } add15_i_5999_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 911 \
    name add15_i_5898_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_5898_out \
    op interface \
    ports { add15_i_5898_out { O 32 vector } add15_i_5898_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 912 \
    name add15_i_5797_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_5797_out \
    op interface \
    ports { add15_i_5797_out { O 32 vector } add15_i_5797_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 913 \
    name add15_i_5696_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_5696_out \
    op interface \
    ports { add15_i_5696_out { O 32 vector } add15_i_5696_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 914 \
    name add15_i_5595_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_5595_out \
    op interface \
    ports { add15_i_5595_out { O 32 vector } add15_i_5595_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 915 \
    name add15_i_5494_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_5494_out \
    op interface \
    ports { add15_i_5494_out { O 32 vector } add15_i_5494_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 916 \
    name add15_i_5393_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_5393_out \
    op interface \
    ports { add15_i_5393_out { O 32 vector } add15_i_5393_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 917 \
    name add15_i_5292_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_5292_out \
    op interface \
    ports { add15_i_5292_out { O 32 vector } add15_i_5292_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 918 \
    name add15_i_5191_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_5191_out \
    op interface \
    ports { add15_i_5191_out { O 32 vector } add15_i_5191_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 919 \
    name add15_i_5090_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_5090_out \
    op interface \
    ports { add15_i_5090_out { O 32 vector } add15_i_5090_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 920 \
    name add15_i_4989_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_4989_out \
    op interface \
    ports { add15_i_4989_out { O 32 vector } add15_i_4989_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 921 \
    name add15_i_4888_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_4888_out \
    op interface \
    ports { add15_i_4888_out { O 32 vector } add15_i_4888_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 922 \
    name add15_i_4787_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_4787_out \
    op interface \
    ports { add15_i_4787_out { O 32 vector } add15_i_4787_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 923 \
    name add15_i_4686_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_4686_out \
    op interface \
    ports { add15_i_4686_out { O 32 vector } add15_i_4686_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 924 \
    name add15_i_4585_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_4585_out \
    op interface \
    ports { add15_i_4585_out { O 32 vector } add15_i_4585_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 925 \
    name add15_i_4484_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_4484_out \
    op interface \
    ports { add15_i_4484_out { O 32 vector } add15_i_4484_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 926 \
    name add15_i_4383_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_4383_out \
    op interface \
    ports { add15_i_4383_out { O 32 vector } add15_i_4383_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 927 \
    name add15_i_4282_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_4282_out \
    op interface \
    ports { add15_i_4282_out { O 32 vector } add15_i_4282_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 928 \
    name add15_i_4181_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_4181_out \
    op interface \
    ports { add15_i_4181_out { O 32 vector } add15_i_4181_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 929 \
    name add15_i_4080_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_4080_out \
    op interface \
    ports { add15_i_4080_out { O 32 vector } add15_i_4080_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 930 \
    name add15_i_3979_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_3979_out \
    op interface \
    ports { add15_i_3979_out { O 32 vector } add15_i_3979_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 931 \
    name add15_i_3878_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_3878_out \
    op interface \
    ports { add15_i_3878_out { O 32 vector } add15_i_3878_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 932 \
    name add15_i_3777_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_3777_out \
    op interface \
    ports { add15_i_3777_out { O 32 vector } add15_i_3777_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 933 \
    name add15_i_3676_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_3676_out \
    op interface \
    ports { add15_i_3676_out { O 32 vector } add15_i_3676_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 934 \
    name add15_i_3575_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_3575_out \
    op interface \
    ports { add15_i_3575_out { O 32 vector } add15_i_3575_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 935 \
    name add15_i_3474_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_3474_out \
    op interface \
    ports { add15_i_3474_out { O 32 vector } add15_i_3474_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 936 \
    name add15_i_3373_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_3373_out \
    op interface \
    ports { add15_i_3373_out { O 32 vector } add15_i_3373_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 937 \
    name add15_i_3272_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_3272_out \
    op interface \
    ports { add15_i_3272_out { O 32 vector } add15_i_3272_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 938 \
    name add15_i_3171_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_3171_out \
    op interface \
    ports { add15_i_3171_out { O 32 vector } add15_i_3171_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 939 \
    name add15_i_3070_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_3070_out \
    op interface \
    ports { add15_i_3070_out { O 32 vector } add15_i_3070_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 940 \
    name add15_i_2969_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_2969_out \
    op interface \
    ports { add15_i_2969_out { O 32 vector } add15_i_2969_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 941 \
    name add15_i_2868_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_2868_out \
    op interface \
    ports { add15_i_2868_out { O 32 vector } add15_i_2868_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 942 \
    name add15_i_2767_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_2767_out \
    op interface \
    ports { add15_i_2767_out { O 32 vector } add15_i_2767_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 943 \
    name add15_i_2666_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_2666_out \
    op interface \
    ports { add15_i_2666_out { O 32 vector } add15_i_2666_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 944 \
    name add15_i_2565_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_2565_out \
    op interface \
    ports { add15_i_2565_out { O 32 vector } add15_i_2565_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 945 \
    name add15_i_2464_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_2464_out \
    op interface \
    ports { add15_i_2464_out { O 32 vector } add15_i_2464_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 946 \
    name add15_i_2363_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_2363_out \
    op interface \
    ports { add15_i_2363_out { O 32 vector } add15_i_2363_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 947 \
    name add15_i_2262_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_2262_out \
    op interface \
    ports { add15_i_2262_out { O 32 vector } add15_i_2262_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 948 \
    name add15_i_2161_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_2161_out \
    op interface \
    ports { add15_i_2161_out { O 32 vector } add15_i_2161_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 949 \
    name add15_i_2060_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_2060_out \
    op interface \
    ports { add15_i_2060_out { O 32 vector } add15_i_2060_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 950 \
    name add15_i_1959_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_1959_out \
    op interface \
    ports { add15_i_1959_out { O 32 vector } add15_i_1959_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 951 \
    name add15_i_1858_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_1858_out \
    op interface \
    ports { add15_i_1858_out { O 32 vector } add15_i_1858_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 952 \
    name add15_i_1757_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_1757_out \
    op interface \
    ports { add15_i_1757_out { O 32 vector } add15_i_1757_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 953 \
    name add15_i_1656_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_1656_out \
    op interface \
    ports { add15_i_1656_out { O 32 vector } add15_i_1656_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 954 \
    name add15_i_1555_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_1555_out \
    op interface \
    ports { add15_i_1555_out { O 32 vector } add15_i_1555_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 955 \
    name add15_i_1454_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_1454_out \
    op interface \
    ports { add15_i_1454_out { O 32 vector } add15_i_1454_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 956 \
    name add15_i_1353_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_1353_out \
    op interface \
    ports { add15_i_1353_out { O 32 vector } add15_i_1353_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 957 \
    name add15_i_1252_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_1252_out \
    op interface \
    ports { add15_i_1252_out { O 32 vector } add15_i_1252_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 958 \
    name add15_i_1151_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_1151_out \
    op interface \
    ports { add15_i_1151_out { O 32 vector } add15_i_1151_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 959 \
    name add15_i_1050_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_1050_out \
    op interface \
    ports { add15_i_1050_out { O 32 vector } add15_i_1050_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 960 \
    name add15_i_949_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_949_out \
    op interface \
    ports { add15_i_949_out { O 32 vector } add15_i_949_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 961 \
    name add15_i_848_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_848_out \
    op interface \
    ports { add15_i_848_out { O 32 vector } add15_i_848_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 962 \
    name add15_i_747_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_747_out \
    op interface \
    ports { add15_i_747_out { O 32 vector } add15_i_747_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 963 \
    name add15_i_646_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_646_out \
    op interface \
    ports { add15_i_646_out { O 32 vector } add15_i_646_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 964 \
    name add15_i_545_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_545_out \
    op interface \
    ports { add15_i_545_out { O 32 vector } add15_i_545_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 965 \
    name add15_i_444_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_444_out \
    op interface \
    ports { add15_i_444_out { O 32 vector } add15_i_444_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 966 \
    name add15_i_343_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_343_out \
    op interface \
    ports { add15_i_343_out { O 32 vector } add15_i_343_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 967 \
    name add15_i_242_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_242_out \
    op interface \
    ports { add15_i_242_out { O 32 vector } add15_i_242_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 968 \
    name add15_i_141_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i_141_out \
    op interface \
    ports { add15_i_141_out { O 32 vector } add15_i_141_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 969 \
    name add15_i40_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add15_i40_out \
    op interface \
    ports { add15_i40_out { O 32 vector } add15_i40_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


