$date
	Tue Aug 15 11:46:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_BCD_to_Excess3 $end
$var wire 10 ! excess3_out [9:0] $end
$var reg 4 " bcd_in [3:0] $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 4 $ bcd_in [3:0] $end
$var wire 10 % excess3_out [9:0] $end
$var wire 10 & decoder_out [9:0] $end
$scope module decoder $end
$var wire 4 ' inputs [3:0] $end
$var wire 10 ( outputs [9:0] $end
$var wire 16 ) and_terms [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000000000000000 )
b1010000000 (
b0 '
b1010000000 &
b1000111110 %
b0 $
0#
b0 "
b1000111110 !
$end
#5
1#
#10
b11110 !
b11110 %
b1000001000 &
b1000001000 (
b10000000 )
0#
b1 "
b1 $
b1 '
#15
1#
#20
b10111110 !
b10111110 %
b1000100000 &
b1000100000 (
b100000000000 )
0#
b10 "
b10 $
b10 '
#25
1#
#30
b110110 !
b110110 %
b1000000010 &
b1000000010 (
b1000 )
0#
b11 "
b11 $
b11 '
#35
1#
#40
b100111110 !
b100111110 %
b101000000 &
b101000000 (
b10000000000000 )
0#
b100 "
b100 $
b100 '
#45
1#
#50
b101110 !
b101110 %
b100000100 &
b100000100 (
b100000 )
0#
b101 "
b101 $
b101 '
#55
1#
#60
b1111110 !
b1111110 %
b100010000 &
b100010000 (
b1000000000 )
0#
b110 "
b110 $
b110 '
#65
1#
#70
b111010 !
b111010 %
b100000001 &
b100000001 (
b10 )
0#
b111 "
b111 $
b111 '
#75
1#
#80
b1000111110 !
b1000111110 %
b1010000000 &
b1010000000 (
b100000000000000 )
0#
b1000 "
b1000 $
b1000 '
#85
1#
#90
b11110 !
b11110 %
b1000001000 &
b1000001000 (
b1000000 )
0#
b1001 "
b1001 $
b1001 '
#95
1#
#100
b10111110 !
b10111110 %
b1000100000 &
b1000100000 (
b10000000000 )
0#
b1010 "
b1010 $
b1010 '
