Version 4
SHEET 1 1588 1108
WIRE 32 32 0 32
WIRE 32 64 0 64
WIRE 224 80 192 80
WIRE 32 96 0 96
WIRE -464 112 -464 80
WIRE -352 112 -352 80
WIRE -240 112 -240 80
WIRE 32 144 0 144
WIRE 32 176 0 176
WIRE 32 208 0 208
WIRE -464 224 -464 192
WIRE -352 224 -352 192
WIRE -240 224 -240 192
WIRE 64 336 0 336
WIRE 160 336 64 336
WIRE 64 368 64 336
WIRE 160 368 160 336
WIRE -464 384 -464 352
WIRE -352 384 -352 352
WIRE -240 384 -240 352
WIRE 64 480 64 432
WIRE 160 480 160 448
WIRE -464 496 -464 464
WIRE -352 496 -352 464
WIRE -240 496 -240 464
FLAG -240 496 0
FLAG -352 496 0
FLAG -464 496 0
FLAG -464 224 0
FLAG -464 80 LVdd
FLAG -464 352 C0
FLAG -352 352 EN
FLAG -240 352 ~LOCK
FLAG -352 224 0
FLAG -352 80 HVss1
FLAG 0 336 HVdd
FLAG 160 480 0
FLAG 64 480 0
FLAG -240 224 0
FLAG -240 80 HVss2
FLAG 0 64 HVss1
FLAG 0 96 HVss2
FLAG 0 144 C0
FLAG 0 208 EN
FLAG 0 176 ~LOCK
FLAG 224 80 HVdd
FLAG 0 32 LVdd
SYMBOL voltage -464 368 R0
WINDOW 3 -23 260 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 5 0 1u 1u 0.25 0.5)
SYMATTR InstName V1
SYMBOL voltage -352 368 R0
WINDOW 3 -31 214 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 5 0 1u 1u 1 2)
SYMATTR InstName V2
SYMBOL voltage -240 368 R0
WINDOW 3 -35 175 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 5 0 1u 1u 0.6 1.2)
SYMATTR InstName V3
SYMBOL voltage -464 96 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V4
SYMATTR Value 5
SYMBOL voltage -352 96 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V5
SYMATTR Value 40
SYMBOL res 144 352 R0
SYMATTR InstName RL
SYMATTR Value 1k
SYMBOL cap 48 368 R0
SYMATTR InstName C1
SYMATTR Value 10µ
SYMBOL voltage -240 96 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V6
SYMATTR Value 30
SYMBOL PMux-2ch 112 112 R0
SYMATTR InstName X2
TEXT -448 -16 Left 2 !.tran 0 4 0 0.1s
TEXT -480 -280 Left 3 ;Power Multiplexer (PMux) Control Test
TEXT -480 -240 Left 1 ;Test inputs to control the open/closed state of\n2 HV MOSFET switches
TEXT 224 408 Left 2 ;Load
TEXT 32 256 Left 2 ;1b Power Mux
TEXT -72 -216 Left 0 ;Copyright © 2023 Brian Costantino\n \nThis file is a part of DynaVolt.\n \nDynaVolt is a free hardware design: you can redistribute it and/or modify \nit under the terms of the CERN Open Hardware License (OHL) v2.\n \nDynaVolt is distributed in the hope that it will be useful, but WITHOUT \nANY WARRANTY; without even the implied warranty of MERCHANTABILITY\nor FITNESS FOR A PARTICULAR PURPOSE. See ~/LICENSE for more details.\n \nYou should have received a copy of the CERN-OHL-W v2 along with this \nrepository. If not, see https://ohwr.org/cern_ohl_w_v2.tx
TEXT -480 -192 Left 1 ;Pinout:\n       LVdd     logic voltage\n       C0          digital control voltage\n       EN          switch enable\n    ~LOCK     lock switch in last state\n       HVssi     high-voltage input #i\n       HVo        switched high-voltage output
LINE Normal 288 -48 -480 -48 2
