{
  "module_name": "grph_object_ctrl_defs.h",
  "hash_id": "488ba9a7be52c3db65a637949280fcb2dc0e720681a390af797fe501478cd987",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/include/grph_object_ctrl_defs.h",
  "human_readable_source": " \n\n#ifndef __DAL_GRPH_OBJECT_CTRL_DEFS_H__\n#define __DAL_GRPH_OBJECT_CTRL_DEFS_H__\n\n#include \"grph_object_defs.h\"\n\n \n\nenum display_output_bit_depth {\n\tPANEL_UNDEFINE = 0,\n\tPANEL_6BIT_COLOR = 1,\n\tPANEL_8BIT_COLOR = 2,\n\tPANEL_10BIT_COLOR = 3,\n\tPANEL_12BIT_COLOR = 4,\n\tPANEL_16BIT_COLOR = 5,\n};\n\n\n \nenum dal_device_type {\n\tDEVICE_TYPE_UNKNOWN = 0,\n\tDEVICE_TYPE_LCD,\n\tDEVICE_TYPE_CRT,\n\tDEVICE_TYPE_DFP,\n\tDEVICE_TYPE_CV,\n\tDEVICE_TYPE_TV,\n\tDEVICE_TYPE_CF,\n\tDEVICE_TYPE_WIRELESS\n};\n\n \nstruct device_id {\n\tenum dal_device_type device_type:16;\n\tuint32_t enum_id:16;\t \n\tuint16_t raw_device_tag;\n};\n\nstruct graphics_object_i2c_info {\n\tstruct gpio_info {\n\t\tuint32_t clk_mask_register_index;\n\t\tuint32_t clk_en_register_index;\n\t\tuint32_t clk_y_register_index;\n\t\tuint32_t clk_a_register_index;\n\t\tuint32_t data_mask_register_index;\n\t\tuint32_t data_en_register_index;\n\t\tuint32_t data_y_register_index;\n\t\tuint32_t data_a_register_index;\n\n\t\tuint32_t clk_mask_shift;\n\t\tuint32_t clk_en_shift;\n\t\tuint32_t clk_y_shift;\n\t\tuint32_t clk_a_shift;\n\t\tuint32_t data_mask_shift;\n\t\tuint32_t data_en_shift;\n\t\tuint32_t data_y_shift;\n\t\tuint32_t data_a_shift;\n\t} gpio_info;\n\n\tbool i2c_hw_assist;\n\tuint32_t i2c_line;\n\tuint32_t i2c_engine_id;\n\tuint32_t i2c_slave_address;\n};\n\nstruct graphics_object_hpd_info {\n\tuint8_t hpd_int_gpio_uid;\n\tuint8_t hpd_active;\n};\n\nstruct connector_device_tag_info {\n\tuint32_t acpi_device;\n\tstruct device_id dev_id;\n};\n\nstruct device_timing {\n\tstruct misc_info {\n\t\tuint32_t HORIZONTAL_CUT_OFF:1;\n\t\t \n\t\tuint32_t H_SYNC_POLARITY:1;\n\t\t \n\t\tuint32_t V_SYNC_POLARITY:1;\n\t\tuint32_t VERTICAL_CUT_OFF:1;\n\t\tuint32_t H_REPLICATION_BY2:1;\n\t\tuint32_t V_REPLICATION_BY2:1;\n\t\tuint32_t COMPOSITE_SYNC:1;\n\t\tuint32_t INTERLACE:1;\n\t\tuint32_t DOUBLE_CLOCK:1;\n\t\tuint32_t RGB888:1;\n\t\tuint32_t GREY_LEVEL:2;\n\t\tuint32_t SPATIAL:1;\n\t\tuint32_t TEMPORAL:1;\n\t\tuint32_t API_ENABLED:1;\n\t} misc_info;\n\n\tuint32_t pixel_clk;  \n\tuint32_t horizontal_addressable;\n\tuint32_t horizontal_blanking_time;\n\tuint32_t vertical_addressable;\n\tuint32_t vertical_blanking_time;\n\tuint32_t horizontal_sync_offset;\n\tuint32_t horizontal_sync_width;\n\tuint32_t vertical_sync_offset;\n\tuint32_t vertical_sync_width;\n\tuint32_t horizontal_border;\n\tuint32_t vertical_border;\n};\n\nstruct supported_refresh_rate {\n\tuint32_t REFRESH_RATE_30HZ:1;\n\tuint32_t REFRESH_RATE_40HZ:1;\n\tuint32_t REFRESH_RATE_48HZ:1;\n\tuint32_t REFRESH_RATE_50HZ:1;\n\tuint32_t REFRESH_RATE_60HZ:1;\n};\n\nstruct embedded_panel_info {\n\tstruct device_timing lcd_timing;\n\tuint32_t ss_id;\n\tstruct supported_refresh_rate supported_rr;\n\tuint32_t drr_enabled;\n\tuint32_t min_drr_refresh_rate;\n\tbool realtek_eDPToLVDS;\n};\n\nstruct dc_firmware_info {\n\tstruct pll_info {\n\t\tuint32_t crystal_frequency;  \n\t\tuint32_t min_input_pxl_clk_pll_frequency;  \n\t\tuint32_t max_input_pxl_clk_pll_frequency;  \n\t\tuint32_t min_output_pxl_clk_pll_frequency;  \n\t\tuint32_t max_output_pxl_clk_pll_frequency;  \n\t} pll_info;\n\n\tstruct firmware_feature {\n\t\tuint32_t memory_clk_ss_percentage;\n\t\tuint32_t engine_clk_ss_percentage;\n\t} feature;\n\n\tuint32_t default_display_engine_pll_frequency;  \n\tuint32_t external_clock_source_frequency_for_dp;  \n\tuint32_t smu_gpu_pll_output_freq;  \n\tuint8_t min_allowed_bl_level;\n\tuint8_t remote_display_config;\n\tuint32_t default_memory_clk;  \n\tuint32_t default_engine_clk;  \n\tuint32_t dp_phy_ref_clk;  \n\tuint32_t i2c_engine_ref_clk;  \n\tbool oem_i2c_present;\n\tuint8_t oem_i2c_obj_id;\n\n};\n\nstruct dc_vram_info {\n\tunsigned int num_chans;\n\tunsigned int dram_channel_width_bytes;\n};\n\nstruct step_and_delay_info {\n\tuint32_t step;\n\tuint32_t delay;\n\tuint32_t recommended_ref_div;\n};\n\nstruct spread_spectrum_info {\n\tstruct spread_spectrum_type {\n\t\tbool CENTER_MODE:1;\n\t\tbool EXTERNAL:1;\n\t\tbool STEP_AND_DELAY_INFO:1;\n\t} type;\n\n\t \n\tuint32_t spread_spectrum_percentage;\n\tuint32_t spread_percentage_divider;  \n\tuint32_t spread_spectrum_range;  \n\n\tunion {\n\t\tstruct step_and_delay_info step_and_delay_info;\n\t\t \n\t\tuint32_t target_clock_range;  \n\t};\n\n};\n\nstruct graphics_object_encoder_cap_info {\n\tuint32_t dp_hbr2_cap:1;\n\tuint32_t dp_hbr2_validated:1;\n\t \n\tuint32_t reserved:15;\n};\n\nstruct din_connector_info {\n\tuint32_t gpio_id;\n\tbool gpio_tv_active_state;\n};\n\n \nenum { INVALID_DDI_CHANNEL_MAPPING = 0x0 };\n\n \nunion ddi_channel_mapping {\n\tstruct mapping {\n\t\tuint8_t lane0:2;\t \n\t\tuint8_t lane1:2;\t \n\t\tuint8_t lane2:2;\t \n\t\tuint8_t lane3:2;\t \n\t} mapping;\n\tuint8_t raw;\n};\n\n \nstruct transmitter_configuration_info {\n\t \n\tenum transmitter transmitter_phy_id;\n\t \n\tunion ddi_channel_mapping output_channel_mapping;\n};\n\nstruct transmitter_configuration {\n\t \n\tstruct transmitter_configuration_info primary_transmitter_config;\n\t \n\tstruct transmitter_configuration_info secondary_transmitter_config;\n};\n\n \n#define NUMBER_OF_UCHAR_FOR_GUID 16\n#define MAX_NUMBER_OF_EXT_DISPLAY_PATH 7\n#define NUMBER_OF_CSR_M3_ARB 10\n#define NUMBER_OF_DISP_CLK_VOLTAGE 4\n#define NUMBER_OF_AVAILABLE_SCLK 5\n\nstruct i2c_reg_info {\n\tunsigned char       i2c_reg_index;\n\tunsigned char       i2c_reg_val;\n};\n\nstruct ext_hdmi_settings {\n\tunsigned char   slv_addr;\n\tunsigned char   reg_num;\n\tstruct i2c_reg_info      reg_settings[9];\n\tunsigned char   reg_num_6g;\n\tstruct i2c_reg_info      reg_settings_6g[3];\n};\n\nstruct edp_info {\n\tuint16_t edp_backlight_pwm_hz;\n\tuint16_t edp_ss_percentage;\n\tuint16_t edp_ss_rate_10hz;\n\tuint8_t  edp_pwr_on_off_delay;\n\tuint8_t  edp_pwr_on_vary_bl_to_blon;\n\tuint8_t  edp_pwr_down_bloff_to_vary_bloff;\n\tuint8_t  edp_panel_bpc;\n\tuint8_t  edp_bootup_bl_level;\n};\n\n \nstruct integrated_info {\n\tstruct clock_voltage_caps {\n\t\t \n\t\tuint32_t voltage_index;\n\t\t \n\t\tuint32_t max_supported_clk;  \n\t} disp_clk_voltage[NUMBER_OF_DISP_CLK_VOLTAGE];\n\n\tstruct display_connection_info {\n\t\tstruct external_display_path {\n\t\t\t \n\t\t\tuint32_t device_tag;\n\t\t\t \n\t\t\tuint32_t device_acpi_enum;\n\t\t\t \n\t\t\tstruct graphics_object_id device_connector_id;\n\t\t\t \n\t\t\tuint8_t ext_aux_ddc_lut_index;\n\t\t\t \n\t\t\tuint8_t ext_hpd_pin_lut_index;\n\t\t\t \n\t\t\tstruct graphics_object_id ext_encoder_obj_id;\n\t\t\t \n\t\t\tunion ddi_channel_mapping channel_mapping;\n\n\t\t\tunsigned short caps;\n\t\t} path[MAX_NUMBER_OF_EXT_DISPLAY_PATH];\n\n\t\tuint8_t gu_id[NUMBER_OF_UCHAR_FOR_GUID];\n\t\tuint8_t checksum;\n\t\tuint8_t fixdpvoltageswing;\n\t} ext_disp_conn_info;  \n\n\tstruct available_s_clk_list {\n\t\t \n\t\tuint32_t supported_s_clk;  \n\t\t \n\t\tuint32_t voltage_index;\n\t\t \n\t\tuint32_t voltage_id;\n\t} avail_s_clk[NUMBER_OF_AVAILABLE_SCLK];\n\n\tuint8_t memory_type;\n\tuint8_t ma_channel_number;\n\tuint32_t boot_up_engine_clock;  \n\tuint32_t dentist_vco_freq;  \n\tuint32_t boot_up_uma_clock;  \n\tuint32_t boot_up_req_display_vector;\n\tuint32_t other_display_misc;\n\tuint32_t gpu_cap_info;\n\tuint32_t sb_mmio_base_addr;\n\tuint32_t system_config;\n\tuint32_t cpu_cap_info;\n\tuint32_t max_nb_voltage;\n\tuint32_t min_nb_voltage;\n\tuint32_t boot_up_nb_voltage;\n\tuint32_t ext_disp_conn_info_offset;\n\tuint32_t csr_m3_arb_cntl_default[NUMBER_OF_CSR_M3_ARB];\n\tuint32_t csr_m3_arb_cntl_uvd[NUMBER_OF_CSR_M3_ARB];\n\tuint32_t csr_m3_arb_cntl_fs3d[NUMBER_OF_CSR_M3_ARB];\n\tuint32_t gmc_restore_reset_time;\n\tuint32_t minimum_n_clk;\n\tuint32_t idle_n_clk;\n\tuint32_t ddr_dll_power_up_time;\n\tuint32_t ddr_pll_power_up_time;\n\t \n\tuint32_t pcie_clk_ss_type;\n\tuint32_t lvds_ss_percentage;\n\tuint32_t lvds_sspread_rate_in_10hz;\n\tuint32_t hdmi_ss_percentage;\n\tuint32_t hdmi_sspread_rate_in_10hz;\n\tuint32_t dvi_ss_percentage;\n\tuint32_t dvi_sspread_rate_in_10_hz;\n\tuint32_t sclk_dpm_boost_margin;\n\tuint32_t sclk_dpm_throttle_margin;\n\tuint32_t sclk_dpm_tdp_limit_pg;\n\tuint32_t sclk_dpm_tdp_limit_boost;\n\tuint32_t boost_engine_clock;\n\tuint32_t boost_vid_2bit;\n\tuint32_t enable_boost;\n\tuint32_t gnb_tdp_limit;\n\t \n\tuint32_t max_lvds_pclk_freq_in_single_link;\n\tuint32_t lvds_misc;\n\tuint32_t lvds_pwr_on_seq_dig_on_to_de_in_4ms;\n\tuint32_t lvds_pwr_on_seq_de_to_vary_bl_in_4ms;\n\tuint32_t lvds_pwr_off_seq_vary_bl_to_de_in4ms;\n\tuint32_t lvds_pwr_off_seq_de_to_dig_on_in4ms;\n\tuint32_t lvds_off_to_on_delay_in_4ms;\n\tuint32_t lvds_pwr_on_seq_vary_bl_to_blon_in_4ms;\n\tuint32_t lvds_pwr_off_seq_blon_to_vary_bl_in_4ms;\n\tuint32_t lvds_reserved1;\n\tuint32_t lvds_bit_depth_control_val;\n\t\n\tunsigned char dp0_ext_hdmi_slv_addr;\n\tunsigned char dp0_ext_hdmi_reg_num;\n\tstruct i2c_reg_info dp0_ext_hdmi_reg_settings[9];\n\tunsigned char dp0_ext_hdmi_6g_reg_num;\n\tstruct i2c_reg_info dp0_ext_hdmi_6g_reg_settings[3];\n\tunsigned char dp1_ext_hdmi_slv_addr;\n\tunsigned char dp1_ext_hdmi_reg_num;\n\tstruct i2c_reg_info dp1_ext_hdmi_reg_settings[9];\n\tunsigned char dp1_ext_hdmi_6g_reg_num;\n\tstruct i2c_reg_info dp1_ext_hdmi_6g_reg_settings[3];\n\tunsigned char dp2_ext_hdmi_slv_addr;\n\tunsigned char dp2_ext_hdmi_reg_num;\n\tstruct i2c_reg_info dp2_ext_hdmi_reg_settings[9];\n\tunsigned char dp2_ext_hdmi_6g_reg_num;\n\tstruct i2c_reg_info dp2_ext_hdmi_6g_reg_settings[3];\n\tunsigned char dp3_ext_hdmi_slv_addr;\n\tunsigned char dp3_ext_hdmi_reg_num;\n\tstruct i2c_reg_info dp3_ext_hdmi_reg_settings[9];\n\tunsigned char dp3_ext_hdmi_6g_reg_num;\n\tstruct i2c_reg_info dp3_ext_hdmi_6g_reg_settings[3];\n\t \n\tuint32_t dp_ss_control;\n\t \n\tstruct edp_info edp1_info;\n\tstruct edp_info edp2_info;\n\tuint32_t gpuclk_ss_percentage;\n\tuint32_t gpuclk_ss_type;\n};\n\n \n \nenum {\n\tDFS_BYPASS_ENABLE = 0x10\n};\n\nenum {\n\tINVALID_BACKLIGHT = -1\n};\n\nstruct panel_backlight_boundaries {\n\tuint32_t min_signal_level;\n\tuint32_t max_signal_level;\n};\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}