-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity trigger is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 13;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    phase4x_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    phase4x_in_TVALID : IN STD_LOGIC;
    phase4x_in_TREADY : OUT STD_LOGIC;
    phase4x_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    phase4x_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    phase4x_in_TUSER : IN STD_LOGIC_VECTOR (8 downto 0);
    phase4x_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    iq4x_in_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    iq4x_in_TVALID : IN STD_LOGIC;
    iq4x_in_TREADY : OUT STD_LOGIC;
    iq4x_in_TKEEP : IN STD_LOGIC_VECTOR (15 downto 0);
    iq4x_in_TSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
    iq4x_in_TUSER : IN STD_LOGIC_VECTOR (8 downto 0);
    iq4x_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    postage_stream_TDATA : OUT STD_LOGIC_VECTOR (191 downto 0);
    postage_stream_TVALID : OUT STD_LOGIC;
    postage_stream_TREADY : IN STD_LOGIC;
    postage_stream_TKEEP : OUT STD_LOGIC_VECTOR (23 downto 0);
    postage_stream_TSTRB : OUT STD_LOGIC_VECTOR (23 downto 0);
    postage_stream_TUSER : OUT STD_LOGIC_VECTOR (12 downto 0);
    postage_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    timestamp_TDATA : IN STD_LOGIC_VECTOR (39 downto 0);
    timestamp_TVALID : IN STD_LOGIC;
    timestamp_TREADY : OUT STD_LOGIC;
    photons_lane_0_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    photons_lane_0_TVALID : OUT STD_LOGIC;
    photons_lane_0_TREADY : IN STD_LOGIC;
    photons_lane_1_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    photons_lane_1_TVALID : OUT STD_LOGIC;
    photons_lane_1_TREADY : IN STD_LOGIC;
    photons_lane_2_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    photons_lane_2_TVALID : OUT STD_LOGIC;
    photons_lane_2_TREADY : IN STD_LOGIC;
    photons_lane_3_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    photons_lane_3_TVALID : OUT STD_LOGIC;
    photons_lane_3_TREADY : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of trigger is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "trigger_trigger,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.237000,HLS_SYN_LAT=5,HLS_SYN_TPT=1,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=1387,HLS_SYN_LUT=1225,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";

    signal ap_rst_n_inv : STD_LOGIC;
    signal threshoffs_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal threshoffs_ce0 : STD_LOGIC;
    signal threshoffs_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal desync : STD_LOGIC;
    signal desync_ap_vld : STD_LOGIC;
    signal since_cache_since_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_cache_since_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_cache_since_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_cache_since : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal since_data_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal since_data_ce0 : STD_LOGIC;
    signal since_data_we0 : STD_LOGIC;
    signal since_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal since_data_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal since_data_ce1 : STD_LOGIC;
    signal since_data_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal photon_cache_lane_time_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal photon_cache_lane_phase_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_time_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal photon_cache_lane_phase_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_time_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal photon_cache_lane_phase : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_cache_lane_time : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal photon_cache_lane_phase_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal photon_data_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal photon_data_ce0 : STD_LOGIC;
    signal photon_data_we0 : STD_LOGIC;
    signal photon_data_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal photon_data_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal photon_data_ce1 : STD_LOGIC;
    signal photon_data_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal or_ln97_reg_1623 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_1_reg_1642 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_2_reg_1661 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_3_reg_1680 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal or_ln97_reg_1623_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_1_reg_1642_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_2_reg_1661_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_3_reg_1680_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_postage_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_photons_lane_0_U_apdone_blk : STD_LOGIC;
    signal regslice_both_photons_lane_1_U_apdone_blk : STD_LOGIC;
    signal regslice_both_photons_lane_2_U_apdone_blk : STD_LOGIC;
    signal regslice_both_photons_lane_3_U_apdone_blk : STD_LOGIC;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal phase4x_in_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal iq4x_in_TDATA_blk_n : STD_LOGIC;
    signal postage_stream_TDATA_blk_n : STD_LOGIC;
    signal timestamp_TDATA_blk_n : STD_LOGIC;
    signal photons_lane_0_TDATA_blk_n : STD_LOGIC;
    signal photons_lane_1_TDATA_blk_n : STD_LOGIC;
    signal photons_lane_2_TDATA_blk_n : STD_LOGIC;
    signal photons_lane_3_TDATA_blk_n : STD_LOGIC;
    signal tmp_data_V_1_reg_1315 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_1_reg_1315_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_1_reg_1315_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_1_reg_1315_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_user_V_1_reg_1324 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_user_V_1_reg_1324_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_user_V_1_reg_1324_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_user_V_1_reg_1324_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_last_V_reg_1332 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1332_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1332_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_1332_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_2_reg_1337 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_data_V_2_reg_1337_pp0_iter1_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_data_V_2_reg_1337_pp0_iter2_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_data_V_2_reg_1337_pp0_iter3_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_fu_395_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_reg_1342 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_reg_1342_pp0_iter1_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_reg_1342_pp0_iter2_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_reg_1342_pp0_iter3_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal xor_ln1069_fu_399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1069_reg_1350 : STD_LOGIC_VECTOR (0 downto 0);
    signal sinces_since_fu_412_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_reg_1369 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_reg_1369_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_1_reg_1377 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_1_reg_1377_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_2_reg_1385 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_2_reg_1385_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_3_reg_1393 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_3_reg_1393_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_fu_446_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_reg_1401 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_reg_1401_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_reg_1407 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_reg_1407_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_1_reg_1414 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_1_reg_1414_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_1_reg_1420 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_1_reg_1420_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_2_reg_1427 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_2_reg_1427_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_2_reg_1433 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_2_reg_1433_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_time_3_reg_1440 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_3_reg_1440_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_3_reg_1446 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_3_reg_1446_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal hoffs_reg_1453 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_reg_1453_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_1_reg_1459 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_1_reg_1459_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_2_reg_1465 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_2_reg_1465_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_3_reg_1471 : STD_LOGIC_VECTOR (7 downto 0);
    signal hoffs_3_reg_1471_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln884_fu_560_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln884_reg_1477 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_1482 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_1487 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_1492 : STD_LOGIC_VECTOR (7 downto 0);
    signal last_group_fu_594_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal last_group_reg_1497 : STD_LOGIC_VECTOR (8 downto 0);
    signal phase_fu_599_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_reg_1502 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1696_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_reg_1508 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_1513 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_fu_620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_reg_1519 : STD_LOGIC_VECTOR (0 downto 0);
    signal new_since_fu_625_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal new_since_reg_1525 : STD_LOGIC_VECTOR (7 downto 0);
    signal phase_1_fu_630_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_1_reg_1531 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1696_1_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_1_reg_1537 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_1_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_1_reg_1542 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_1_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_1_reg_1548 : STD_LOGIC_VECTOR (0 downto 0);
    signal new_since_1_fu_662_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal new_since_1_reg_1554 : STD_LOGIC_VECTOR (7 downto 0);
    signal phase_2_fu_667_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_2_reg_1560 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1696_2_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_2_reg_1566 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_2_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_2_reg_1571 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_2_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_2_reg_1577 : STD_LOGIC_VECTOR (0 downto 0);
    signal new_since_2_fu_699_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal new_since_2_reg_1583 : STD_LOGIC_VECTOR (7 downto 0);
    signal phase_3_fu_704_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal phase_3_reg_1589 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1696_3_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1696_3_reg_1595 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_3_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_3_reg_1600 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_3_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal update_photon_3_reg_1606 : STD_LOGIC_VECTOR (0 downto 0);
    signal new_since_3_fu_736_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal new_since_3_reg_1612 : STD_LOGIC_VECTOR (7 downto 0);
    signal trig_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_reg_1618 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photons_lane_time_4_fu_843_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_4_reg_1627 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_13_fu_892_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_13_reg_1632 : STD_LOGIC_VECTOR (15 downto 0);
    signal trig_1_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_1_reg_1637 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_1_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photons_lane_time_6_fu_914_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_6_reg_1646 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_15_fu_963_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_15_reg_1651 : STD_LOGIC_VECTOR (15 downto 0);
    signal trig_2_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_2_reg_1656 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_2_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photons_lane_time_8_fu_985_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_8_reg_1665 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_17_fu_1034_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_17_reg_1670 : STD_LOGIC_VECTOR (15 downto 0);
    signal trig_3_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trig_3_reg_1675 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln97_3_fu_1050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photons_lane_time_10_fu_1056_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_10_reg_1684 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_19_fu_1105_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photons_lane_phase_19_reg_1689 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal zext_ln587_1_fu_405_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_fu_741_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sinces_since_5_fu_864_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_7_fu_935_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_9_fu_1006_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sinces_since_11_fu_1077_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_5_fu_878_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_7_fu_949_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_9_fu_1020_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_time_11_fu_1091_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal shl_ln_fu_602_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln884_1_fu_639_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln884_2_fu_676_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln884_3_fu_713_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln97_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln90_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_fu_853_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln90_2_fu_871_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_12_fu_848_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln90_4_fu_885_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln97_1_fu_903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln90_1_fu_930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_6_fu_924_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln90_8_fu_942_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_14_fu_919_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln90_10_fu_956_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln97_2_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln90_2_fu_1001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_12_fu_995_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln90_14_fu_1013_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_16_fu_990_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln90_16_fu_1027_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln97_3_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln90_3_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln90_18_fu_1066_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln90_20_fu_1084_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal photons_lane_phase_18_fu_1061_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln90_22_fu_1098_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln232_fu_1191_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal photon_out_time_V_fu_1194_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_2_fu_1199_p5 : STD_LOGIC_VECTOR (62 downto 0);
    signal photon_out_id_V_fu_1184_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln232_1_fu_1220_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal photon_out_id_V_1_fu_1214_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal photon_out_time_V_1_fu_1223_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_5_fu_1228_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln232_2_fu_1248_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal photon_out_id_V_2_fu_1242_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal photon_out_time_V_2_fu_1251_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_8_fu_1256_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln232_3_fu_1276_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal photon_out_id_V_3_fu_1270_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal photon_out_time_V_3_fu_1279_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_s_fu_1284_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_phase4x_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal phase4x_in_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal phase4x_in_TVALID_int_regslice : STD_LOGIC;
    signal phase4x_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_phase4x_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_phase4x_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal phase4x_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_phase4x_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_phase4x_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_phase4x_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal phase4x_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_phase4x_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_phase4x_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_phase4x_in_V_user_V_U_apdone_blk : STD_LOGIC;
    signal phase4x_in_TUSER_int_regslice : STD_LOGIC_VECTOR (8 downto 0);
    signal regslice_both_phase4x_in_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_phase4x_in_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_phase4x_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal phase4x_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_phase4x_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_phase4x_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_iq4x_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal iq4x_in_TDATA_int_regslice : STD_LOGIC_VECTOR (127 downto 0);
    signal iq4x_in_TVALID_int_regslice : STD_LOGIC;
    signal iq4x_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_iq4x_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_iq4x_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal iq4x_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal regslice_both_iq4x_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_iq4x_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_iq4x_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal iq4x_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal regslice_both_iq4x_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_iq4x_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_iq4x_in_V_user_V_U_apdone_blk : STD_LOGIC;
    signal iq4x_in_TUSER_int_regslice : STD_LOGIC_VECTOR (8 downto 0);
    signal regslice_both_iq4x_in_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_iq4x_in_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_iq4x_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal iq4x_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_iq4x_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_iq4x_in_V_last_V_U_ack_in : STD_LOGIC;
    signal postage_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (191 downto 0);
    signal postage_stream_TVALID_int_regslice : STD_LOGIC;
    signal postage_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_postage_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_postage_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_postage_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_postage_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_postage_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_postage_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_postage_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_postage_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal postage_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (12 downto 0);
    signal regslice_both_postage_stream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_postage_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_postage_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_postage_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_postage_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_timestamp_U_apdone_blk : STD_LOGIC;
    signal timestamp_TDATA_int_regslice : STD_LOGIC_VECTOR (39 downto 0);
    signal timestamp_TVALID_int_regslice : STD_LOGIC;
    signal timestamp_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_timestamp_U_ack_in : STD_LOGIC;
    signal photons_lane_0_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal photons_lane_0_TVALID_int_regslice : STD_LOGIC;
    signal photons_lane_0_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_photons_lane_0_U_vld_out : STD_LOGIC;
    signal photons_lane_1_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal photons_lane_1_TVALID_int_regslice : STD_LOGIC;
    signal photons_lane_1_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_photons_lane_1_U_vld_out : STD_LOGIC;
    signal photons_lane_2_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal photons_lane_2_TVALID_int_regslice : STD_LOGIC;
    signal photons_lane_2_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_photons_lane_2_U_vld_out : STD_LOGIC;
    signal photons_lane_3_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal photons_lane_3_TVALID_int_regslice : STD_LOGIC;
    signal photons_lane_3_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_photons_lane_3_U_vld_out : STD_LOGIC;
    signal ap_condition_519 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component trigger_since_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component trigger_photon_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (95 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (95 downto 0) );
    end component;


    component trigger_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        desync : IN STD_LOGIC;
        desync_ap_vld : IN STD_LOGIC;
        threshoffs_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        threshoffs_ce0 : IN STD_LOGIC;
        threshoffs_q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component trigger_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    since_data_U : component trigger_since_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => since_data_address0,
        ce0 => since_data_ce0,
        we0 => since_data_we0,
        d0 => since_data_d0,
        address1 => since_data_address1,
        ce1 => since_data_ce1,
        q1 => since_data_q1);

    photon_data_U : component trigger_photon_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 96,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => photon_data_address0,
        ce0 => photon_data_ce0,
        we0 => photon_data_we0,
        d0 => photon_data_d0,
        address1 => photon_data_address1,
        ce1 => photon_data_ce1,
        q1 => photon_data_q1);

    control_s_axi_U : component trigger_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        desync => desync,
        desync_ap_vld => desync_ap_vld,
        threshoffs_address0 => threshoffs_address0,
        threshoffs_ce0 => threshoffs_ce0,
        threshoffs_q0 => threshoffs_q0);

    regslice_both_phase4x_in_V_data_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => phase4x_in_TDATA,
        vld_in => phase4x_in_TVALID,
        ack_in => regslice_both_phase4x_in_V_data_V_U_ack_in,
        data_out => phase4x_in_TDATA_int_regslice,
        vld_out => phase4x_in_TVALID_int_regslice,
        ack_out => phase4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_phase4x_in_V_data_V_U_apdone_blk);

    regslice_both_phase4x_in_V_keep_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => phase4x_in_TKEEP,
        vld_in => phase4x_in_TVALID,
        ack_in => regslice_both_phase4x_in_V_keep_V_U_ack_in,
        data_out => phase4x_in_TKEEP_int_regslice,
        vld_out => regslice_both_phase4x_in_V_keep_V_U_vld_out,
        ack_out => phase4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_phase4x_in_V_keep_V_U_apdone_blk);

    regslice_both_phase4x_in_V_strb_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => phase4x_in_TSTRB,
        vld_in => phase4x_in_TVALID,
        ack_in => regslice_both_phase4x_in_V_strb_V_U_ack_in,
        data_out => phase4x_in_TSTRB_int_regslice,
        vld_out => regslice_both_phase4x_in_V_strb_V_U_vld_out,
        ack_out => phase4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_phase4x_in_V_strb_V_U_apdone_blk);

    regslice_both_phase4x_in_V_user_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 9)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => phase4x_in_TUSER,
        vld_in => phase4x_in_TVALID,
        ack_in => regslice_both_phase4x_in_V_user_V_U_ack_in,
        data_out => phase4x_in_TUSER_int_regslice,
        vld_out => regslice_both_phase4x_in_V_user_V_U_vld_out,
        ack_out => phase4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_phase4x_in_V_user_V_U_apdone_blk);

    regslice_both_phase4x_in_V_last_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => phase4x_in_TLAST,
        vld_in => phase4x_in_TVALID,
        ack_in => regslice_both_phase4x_in_V_last_V_U_ack_in,
        data_out => phase4x_in_TLAST_int_regslice,
        vld_out => regslice_both_phase4x_in_V_last_V_U_vld_out,
        ack_out => phase4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_phase4x_in_V_last_V_U_apdone_blk);

    regslice_both_iq4x_in_V_data_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => iq4x_in_TDATA,
        vld_in => iq4x_in_TVALID,
        ack_in => regslice_both_iq4x_in_V_data_V_U_ack_in,
        data_out => iq4x_in_TDATA_int_regslice,
        vld_out => iq4x_in_TVALID_int_regslice,
        ack_out => iq4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_iq4x_in_V_data_V_U_apdone_blk);

    regslice_both_iq4x_in_V_keep_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => iq4x_in_TKEEP,
        vld_in => iq4x_in_TVALID,
        ack_in => regslice_both_iq4x_in_V_keep_V_U_ack_in,
        data_out => iq4x_in_TKEEP_int_regslice,
        vld_out => regslice_both_iq4x_in_V_keep_V_U_vld_out,
        ack_out => iq4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_iq4x_in_V_keep_V_U_apdone_blk);

    regslice_both_iq4x_in_V_strb_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => iq4x_in_TSTRB,
        vld_in => iq4x_in_TVALID,
        ack_in => regslice_both_iq4x_in_V_strb_V_U_ack_in,
        data_out => iq4x_in_TSTRB_int_regslice,
        vld_out => regslice_both_iq4x_in_V_strb_V_U_vld_out,
        ack_out => iq4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_iq4x_in_V_strb_V_U_apdone_blk);

    regslice_both_iq4x_in_V_user_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 9)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => iq4x_in_TUSER,
        vld_in => iq4x_in_TVALID,
        ack_in => regslice_both_iq4x_in_V_user_V_U_ack_in,
        data_out => iq4x_in_TUSER_int_regslice,
        vld_out => regslice_both_iq4x_in_V_user_V_U_vld_out,
        ack_out => iq4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_iq4x_in_V_user_V_U_apdone_blk);

    regslice_both_iq4x_in_V_last_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => iq4x_in_TLAST,
        vld_in => iq4x_in_TVALID,
        ack_in => regslice_both_iq4x_in_V_last_V_U_ack_in,
        data_out => iq4x_in_TLAST_int_regslice,
        vld_out => regslice_both_iq4x_in_V_last_V_U_vld_out,
        ack_out => iq4x_in_TREADY_int_regslice,
        apdone_blk => regslice_both_iq4x_in_V_last_V_U_apdone_blk);

    regslice_both_postage_stream_V_data_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 192)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => postage_stream_TDATA_int_regslice,
        vld_in => postage_stream_TVALID_int_regslice,
        ack_in => postage_stream_TREADY_int_regslice,
        data_out => postage_stream_TDATA,
        vld_out => regslice_both_postage_stream_V_data_V_U_vld_out,
        ack_out => postage_stream_TREADY,
        apdone_blk => regslice_both_postage_stream_V_data_V_U_apdone_blk);

    regslice_both_postage_stream_V_keep_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv24_0,
        vld_in => postage_stream_TVALID_int_regslice,
        ack_in => regslice_both_postage_stream_V_keep_V_U_ack_in_dummy,
        data_out => postage_stream_TKEEP,
        vld_out => regslice_both_postage_stream_V_keep_V_U_vld_out,
        ack_out => postage_stream_TREADY,
        apdone_blk => regslice_both_postage_stream_V_keep_V_U_apdone_blk);

    regslice_both_postage_stream_V_strb_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv24_0,
        vld_in => postage_stream_TVALID_int_regslice,
        ack_in => regslice_both_postage_stream_V_strb_V_U_ack_in_dummy,
        data_out => postage_stream_TSTRB,
        vld_out => regslice_both_postage_stream_V_strb_V_U_vld_out,
        ack_out => postage_stream_TREADY,
        apdone_blk => regslice_both_postage_stream_V_strb_V_U_apdone_blk);

    regslice_both_postage_stream_V_user_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 13)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => postage_stream_TUSER_int_regslice,
        vld_in => postage_stream_TVALID_int_regslice,
        ack_in => regslice_both_postage_stream_V_user_V_U_ack_in_dummy,
        data_out => postage_stream_TUSER,
        vld_out => regslice_both_postage_stream_V_user_V_U_vld_out,
        ack_out => postage_stream_TREADY,
        apdone_blk => regslice_both_postage_stream_V_user_V_U_apdone_blk);

    regslice_both_postage_stream_V_last_V_U : component trigger_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_last_V_reg_1332_pp0_iter3_reg,
        vld_in => postage_stream_TVALID_int_regslice,
        ack_in => regslice_both_postage_stream_V_last_V_U_ack_in_dummy,
        data_out => postage_stream_TLAST,
        vld_out => regslice_both_postage_stream_V_last_V_U_vld_out,
        ack_out => postage_stream_TREADY,
        apdone_blk => regslice_both_postage_stream_V_last_V_U_apdone_blk);

    regslice_both_timestamp_U : component trigger_regslice_both
    generic map (
        DataWidth => 40)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => timestamp_TDATA,
        vld_in => timestamp_TVALID,
        ack_in => regslice_both_timestamp_U_ack_in,
        data_out => timestamp_TDATA_int_regslice,
        vld_out => timestamp_TVALID_int_regslice,
        ack_out => timestamp_TREADY_int_regslice,
        apdone_blk => regslice_both_timestamp_U_apdone_blk);

    regslice_both_photons_lane_0_U : component trigger_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photons_lane_0_TDATA_int_regslice,
        vld_in => photons_lane_0_TVALID_int_regslice,
        ack_in => photons_lane_0_TREADY_int_regslice,
        data_out => photons_lane_0_TDATA,
        vld_out => regslice_both_photons_lane_0_U_vld_out,
        ack_out => photons_lane_0_TREADY,
        apdone_blk => regslice_both_photons_lane_0_U_apdone_blk);

    regslice_both_photons_lane_1_U : component trigger_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photons_lane_1_TDATA_int_regslice,
        vld_in => photons_lane_1_TVALID_int_regslice,
        ack_in => photons_lane_1_TREADY_int_regslice,
        data_out => photons_lane_1_TDATA,
        vld_out => regslice_both_photons_lane_1_U_vld_out,
        ack_out => photons_lane_1_TREADY,
        apdone_blk => regslice_both_photons_lane_1_U_apdone_blk);

    regslice_both_photons_lane_2_U : component trigger_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photons_lane_2_TDATA_int_regslice,
        vld_in => photons_lane_2_TVALID_int_regslice,
        ack_in => photons_lane_2_TREADY_int_regslice,
        data_out => photons_lane_2_TDATA,
        vld_out => regslice_both_photons_lane_2_U_vld_out,
        ack_out => photons_lane_2_TREADY,
        apdone_blk => regslice_both_photons_lane_2_U_apdone_blk);

    regslice_both_photons_lane_3_U : component trigger_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => photons_lane_3_TDATA_int_regslice,
        vld_in => photons_lane_3_TVALID_int_regslice,
        ack_in => photons_lane_3_TREADY_int_regslice,
        data_out => photons_lane_3_TDATA,
        vld_out => regslice_both_photons_lane_3_U_vld_out,
        ack_out => photons_lane_3_TREADY,
        apdone_blk => regslice_both_photons_lane_3_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                hoffs_1_reg_1459 <= threshoffs_q0(31 downto 24);
                hoffs_2_reg_1465 <= threshoffs_q0(47 downto 40);
                hoffs_3_reg_1471 <= threshoffs_q0(63 downto 56);
                hoffs_reg_1453 <= threshoffs_q0(15 downto 8);
                photons_lane_phase_1_reg_1420 <= photon_data_q1(47 downto 32);
                photons_lane_phase_2_reg_1433 <= photon_data_q1(71 downto 56);
                photons_lane_phase_3_reg_1446 <= photon_data_q1(95 downto 80);
                photons_lane_phase_reg_1407 <= photon_data_q1(23 downto 8);
                photons_lane_time_1_reg_1414 <= photon_data_q1(31 downto 24);
                photons_lane_time_2_reg_1427 <= photon_data_q1(55 downto 48);
                photons_lane_time_3_reg_1440 <= photon_data_q1(79 downto 72);
                photons_lane_time_reg_1401 <= photons_lane_time_fu_446_p1;
                sinces_since_1_reg_1377 <= since_data_q1(15 downto 8);
                sinces_since_2_reg_1385 <= since_data_q1(23 downto 16);
                sinces_since_3_reg_1393 <= since_data_q1(31 downto 24);
                sinces_since_reg_1369 <= sinces_since_fu_412_p1;
                tmp_1_reg_1482 <= threshoffs_q0(23 downto 16);
                tmp_3_reg_1487 <= threshoffs_q0(39 downto 32);
                tmp_4_reg_1492 <= threshoffs_q0(55 downto 48);
                tmp_data_V_1_reg_1315 <= phase4x_in_TDATA_int_regslice;
                tmp_data_V_1_reg_1315_pp0_iter1_reg <= tmp_data_V_1_reg_1315;
                tmp_data_V_2_reg_1337 <= iq4x_in_TDATA_int_regslice;
                tmp_data_V_2_reg_1337_pp0_iter1_reg <= tmp_data_V_2_reg_1337;
                tmp_last_V_reg_1332 <= phase4x_in_TLAST_int_regslice;
                tmp_last_V_reg_1332_pp0_iter1_reg <= tmp_last_V_reg_1332;
                tmp_reg_1342 <= tmp_fu_395_p1;
                tmp_reg_1342_pp0_iter1_reg <= tmp_reg_1342;
                tmp_user_V_1_reg_1324 <= phase4x_in_TUSER_int_regslice;
                tmp_user_V_1_reg_1324_pp0_iter1_reg <= tmp_user_V_1_reg_1324;
                trunc_ln884_reg_1477 <= trunc_ln884_fu_560_p1;
                xor_ln1069_reg_1350 <= xor_ln1069_fu_399_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                hoffs_1_reg_1459_pp0_iter2_reg <= hoffs_1_reg_1459;
                hoffs_2_reg_1465_pp0_iter2_reg <= hoffs_2_reg_1465;
                hoffs_3_reg_1471_pp0_iter2_reg <= hoffs_3_reg_1471;
                hoffs_reg_1453_pp0_iter2_reg <= hoffs_reg_1453;
                icmp_ln1696_1_reg_1537 <= icmp_ln1696_1_fu_646_p2;
                icmp_ln1696_2_reg_1566 <= icmp_ln1696_2_fu_683_p2;
                icmp_ln1696_3_reg_1595 <= icmp_ln1696_3_fu_720_p2;
                icmp_ln1696_reg_1508 <= icmp_ln1696_fu_609_p2;
                icmp_ln90_1_reg_1542 <= icmp_ln90_1_fu_652_p2;
                icmp_ln90_2_reg_1571 <= icmp_ln90_2_fu_689_p2;
                icmp_ln90_3_reg_1600 <= icmp_ln90_3_fu_726_p2;
                icmp_ln90_reg_1513 <= icmp_ln90_fu_615_p2;
                last_group_reg_1497 <= last_group_fu_594_p2;
                new_since_1_reg_1554 <= new_since_1_fu_662_p2;
                new_since_2_reg_1583 <= new_since_2_fu_699_p2;
                new_since_3_reg_1612 <= new_since_3_fu_736_p2;
                new_since_reg_1525 <= new_since_fu_625_p2;
                or_ln97_1_reg_1642 <= or_ln97_1_fu_908_p2;
                or_ln97_1_reg_1642_pp0_iter4_reg <= or_ln97_1_reg_1642;
                or_ln97_2_reg_1661 <= or_ln97_2_fu_979_p2;
                or_ln97_2_reg_1661_pp0_iter4_reg <= or_ln97_2_reg_1661;
                or_ln97_3_reg_1680 <= or_ln97_3_fu_1050_p2;
                or_ln97_3_reg_1680_pp0_iter4_reg <= or_ln97_3_reg_1680;
                or_ln97_reg_1623 <= or_ln97_fu_837_p2;
                or_ln97_reg_1623_pp0_iter4_reg <= or_ln97_reg_1623;
                phase_1_reg_1531 <= tmp_data_V_1_reg_1315_pp0_iter1_reg(31 downto 16);
                phase_2_reg_1560 <= tmp_data_V_1_reg_1315_pp0_iter1_reg(47 downto 32);
                phase_3_reg_1589 <= tmp_data_V_1_reg_1315_pp0_iter1_reg(63 downto 48);
                phase_reg_1502 <= phase_fu_599_p1;
                photons_lane_phase_13_reg_1632 <= photons_lane_phase_13_fu_892_p3;
                photons_lane_phase_15_reg_1651 <= photons_lane_phase_15_fu_963_p3;
                photons_lane_phase_17_reg_1670 <= photons_lane_phase_17_fu_1034_p3;
                photons_lane_phase_19_reg_1689 <= photons_lane_phase_19_fu_1105_p3;
                photons_lane_phase_1_reg_1420_pp0_iter2_reg <= photons_lane_phase_1_reg_1420;
                photons_lane_phase_2_reg_1433_pp0_iter2_reg <= photons_lane_phase_2_reg_1433;
                photons_lane_phase_3_reg_1446_pp0_iter2_reg <= photons_lane_phase_3_reg_1446;
                photons_lane_phase_reg_1407_pp0_iter2_reg <= photons_lane_phase_reg_1407;
                photons_lane_time_10_reg_1684 <= photons_lane_time_10_fu_1056_p3;
                photons_lane_time_1_reg_1414_pp0_iter2_reg <= photons_lane_time_1_reg_1414;
                photons_lane_time_2_reg_1427_pp0_iter2_reg <= photons_lane_time_2_reg_1427;
                photons_lane_time_3_reg_1440_pp0_iter2_reg <= photons_lane_time_3_reg_1440;
                photons_lane_time_4_reg_1627 <= photons_lane_time_4_fu_843_p3;
                photons_lane_time_6_reg_1646 <= photons_lane_time_6_fu_914_p3;
                photons_lane_time_8_reg_1665 <= photons_lane_time_8_fu_985_p3;
                photons_lane_time_reg_1401_pp0_iter2_reg <= photons_lane_time_reg_1401;
                sinces_since_1_reg_1377_pp0_iter2_reg <= sinces_since_1_reg_1377;
                sinces_since_2_reg_1385_pp0_iter2_reg <= sinces_since_2_reg_1385;
                sinces_since_3_reg_1393_pp0_iter2_reg <= sinces_since_3_reg_1393;
                sinces_since_reg_1369_pp0_iter2_reg <= sinces_since_reg_1369;
                tmp_data_V_1_reg_1315_pp0_iter2_reg <= tmp_data_V_1_reg_1315_pp0_iter1_reg;
                tmp_data_V_1_reg_1315_pp0_iter3_reg <= tmp_data_V_1_reg_1315_pp0_iter2_reg;
                tmp_data_V_2_reg_1337_pp0_iter2_reg <= tmp_data_V_2_reg_1337_pp0_iter1_reg;
                tmp_data_V_2_reg_1337_pp0_iter3_reg <= tmp_data_V_2_reg_1337_pp0_iter2_reg;
                tmp_last_V_reg_1332_pp0_iter2_reg <= tmp_last_V_reg_1332_pp0_iter1_reg;
                tmp_last_V_reg_1332_pp0_iter3_reg <= tmp_last_V_reg_1332_pp0_iter2_reg;
                tmp_reg_1342_pp0_iter2_reg <= tmp_reg_1342_pp0_iter1_reg;
                tmp_reg_1342_pp0_iter3_reg <= tmp_reg_1342_pp0_iter2_reg;
                tmp_user_V_1_reg_1324_pp0_iter2_reg <= tmp_user_V_1_reg_1324_pp0_iter1_reg;
                tmp_user_V_1_reg_1324_pp0_iter3_reg <= tmp_user_V_1_reg_1324_pp0_iter2_reg;
                trig_1_reg_1637 <= trig_1_fu_899_p2;
                trig_2_reg_1656 <= trig_2_fu_970_p2;
                trig_3_reg_1675 <= trig_3_fu_1041_p2;
                trig_reg_1618 <= trig_fu_828_p2;
                update_photon_1_reg_1548 <= update_photon_1_fu_657_p2;
                update_photon_2_reg_1577 <= update_photon_2_fu_694_p2;
                update_photon_3_reg_1606 <= update_photon_3_fu_731_p2;
                update_photon_reg_1519 <= update_photon_fu_620_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                photon_cache_lane_phase <= photons_lane_phase_17_fu_1034_p3;
                photon_cache_lane_phase_1 <= photons_lane_phase_15_fu_963_p3;
                photon_cache_lane_phase_2 <= photons_lane_phase_13_fu_892_p3;
                photon_cache_lane_phase_3 <= photons_lane_phase_19_fu_1105_p3;
                photon_cache_lane_time <= photons_lane_time_11_fu_1091_p3;
                photon_cache_lane_time_1 <= photons_lane_time_9_fu_1020_p3;
                photon_cache_lane_time_2 <= photons_lane_time_7_fu_949_p3;
                photon_cache_lane_time_3 <= photons_lane_time_5_fu_878_p3;
                since_cache_since <= sinces_since_11_fu_1077_p3;
                since_cache_since_1 <= sinces_since_9_fu_1006_p3;
                since_cache_since_2 <= sinces_since_7_fu_935_p3;
                since_cache_since_3 <= sinces_since_5_fu_864_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(or_ln97_reg_1623, or_ln97_1_reg_1642, or_ln97_2_reg_1661, or_ln97_3_reg_1680, ap_enable_reg_pp0_iter4, or_ln97_reg_1623_pp0_iter4_reg, or_ln97_1_reg_1642_pp0_iter4_reg, or_ln97_2_reg_1661_pp0_iter4_reg, or_ln97_3_reg_1680_pp0_iter4_reg, regslice_both_postage_stream_V_data_V_U_apdone_blk, regslice_both_photons_lane_0_U_apdone_blk, regslice_both_photons_lane_1_U_apdone_blk, regslice_both_photons_lane_2_U_apdone_blk, regslice_both_photons_lane_3_U_apdone_blk, ap_enable_reg_pp0_iter5, phase4x_in_TVALID_int_regslice, iq4x_in_TVALID_int_regslice, postage_stream_TREADY_int_regslice, timestamp_TVALID_int_regslice, photons_lane_0_TREADY_int_regslice, photons_lane_1_TREADY_int_regslice, photons_lane_2_TREADY_int_regslice, photons_lane_3_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((regslice_both_photons_lane_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_postage_stream_V_data_V_U_apdone_blk = ap_const_logic_1) or (postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln97_3_reg_1680_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_2_reg_1661_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_1_reg_1642_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_reg_1623_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_0_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln97_3_reg_1680 = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((photons_lane_2_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_2_reg_1661 = ap_const_lv1_0)) or ((photons_lane_1_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_1_reg_1642 = ap_const_lv1_0)) or ((photons_lane_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_reg_1623 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_const_logic_1) and ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (iq4x_in_TVALID_int_regslice = ap_const_logic_0) or (phase4x_in_TVALID_int_regslice = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(or_ln97_reg_1623, or_ln97_1_reg_1642, or_ln97_2_reg_1661, or_ln97_3_reg_1680, ap_block_state5_io, ap_enable_reg_pp0_iter4, or_ln97_reg_1623_pp0_iter4_reg, or_ln97_1_reg_1642_pp0_iter4_reg, or_ln97_2_reg_1661_pp0_iter4_reg, or_ln97_3_reg_1680_pp0_iter4_reg, regslice_both_postage_stream_V_data_V_U_apdone_blk, regslice_both_photons_lane_0_U_apdone_blk, regslice_both_photons_lane_1_U_apdone_blk, regslice_both_photons_lane_2_U_apdone_blk, regslice_both_photons_lane_3_U_apdone_blk, ap_block_state6_io, ap_enable_reg_pp0_iter5, phase4x_in_TVALID_int_regslice, iq4x_in_TVALID_int_regslice, postage_stream_TREADY_int_regslice, timestamp_TVALID_int_regslice, photons_lane_0_TREADY_int_regslice, photons_lane_1_TREADY_int_regslice, photons_lane_2_TREADY_int_regslice, photons_lane_3_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state6_io) or (regslice_both_photons_lane_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_postage_stream_V_data_V_U_apdone_blk = ap_const_logic_1) or (postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln97_3_reg_1680_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_2_reg_1661_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_1_reg_1642_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_reg_1623_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_0_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or (postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln97_3_reg_1680 = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((photons_lane_2_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_2_reg_1661 = ap_const_lv1_0)) or ((photons_lane_1_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_1_reg_1642 = ap_const_lv1_0)) or ((photons_lane_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_reg_1623 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_const_logic_1) and ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (iq4x_in_TVALID_int_regslice = ap_const_logic_0) or (phase4x_in_TVALID_int_regslice = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(or_ln97_reg_1623, or_ln97_1_reg_1642, or_ln97_2_reg_1661, or_ln97_3_reg_1680, ap_block_state5_io, ap_enable_reg_pp0_iter4, or_ln97_reg_1623_pp0_iter4_reg, or_ln97_1_reg_1642_pp0_iter4_reg, or_ln97_2_reg_1661_pp0_iter4_reg, or_ln97_3_reg_1680_pp0_iter4_reg, regslice_both_postage_stream_V_data_V_U_apdone_blk, regslice_both_photons_lane_0_U_apdone_blk, regslice_both_photons_lane_1_U_apdone_blk, regslice_both_photons_lane_2_U_apdone_blk, regslice_both_photons_lane_3_U_apdone_blk, ap_block_state6_io, ap_enable_reg_pp0_iter5, phase4x_in_TVALID_int_regslice, iq4x_in_TVALID_int_regslice, postage_stream_TREADY_int_regslice, timestamp_TVALID_int_regslice, photons_lane_0_TREADY_int_regslice, photons_lane_1_TREADY_int_regslice, photons_lane_2_TREADY_int_regslice, photons_lane_3_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state6_io) or (regslice_both_photons_lane_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_postage_stream_V_data_V_U_apdone_blk = ap_const_logic_1) or (postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln97_3_reg_1680_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_2_reg_1661_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_1_reg_1642_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_reg_1623_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_0_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or (postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln97_3_reg_1680 = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((photons_lane_2_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_2_reg_1661 = ap_const_lv1_0)) or ((photons_lane_1_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_1_reg_1642 = ap_const_lv1_0)) or ((photons_lane_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_reg_1623 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_const_logic_1) and ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (iq4x_in_TVALID_int_regslice = ap_const_logic_0) or (phase4x_in_TVALID_int_regslice = ap_const_logic_0))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(phase4x_in_TVALID_int_regslice, iq4x_in_TVALID_int_regslice, timestamp_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((timestamp_TVALID_int_regslice = ap_const_logic_0) or (iq4x_in_TVALID_int_regslice = ap_const_logic_0) or (phase4x_in_TVALID_int_regslice = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(or_ln97_reg_1623, or_ln97_1_reg_1642, or_ln97_2_reg_1661, or_ln97_3_reg_1680, postage_stream_TREADY_int_regslice, photons_lane_0_TREADY_int_regslice, photons_lane_1_TREADY_int_regslice, photons_lane_2_TREADY_int_regslice, photons_lane_3_TREADY_int_regslice)
    begin
                ap_block_state5_io <= ((postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln97_3_reg_1680 = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((photons_lane_2_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_2_reg_1661 = ap_const_lv1_0)) or ((photons_lane_1_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_1_reg_1642 = ap_const_lv1_0)) or ((photons_lane_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_reg_1623 = ap_const_lv1_0)));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(or_ln97_reg_1623, or_ln97_1_reg_1642, or_ln97_2_reg_1661, or_ln97_3_reg_1680, postage_stream_TREADY_int_regslice, photons_lane_0_TREADY_int_regslice, photons_lane_1_TREADY_int_regslice, photons_lane_2_TREADY_int_regslice, photons_lane_3_TREADY_int_regslice)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln97_3_reg_1680 = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((photons_lane_2_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_2_reg_1661 = ap_const_lv1_0)) or ((photons_lane_1_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_1_reg_1642 = ap_const_lv1_0)) or ((photons_lane_0_TREADY_int_regslice = ap_const_logic_0) and (or_ln97_reg_1623 = ap_const_lv1_0)));
    end process;


    ap_block_state6_io_assign_proc : process(or_ln97_reg_1623_pp0_iter4_reg, or_ln97_1_reg_1642_pp0_iter4_reg, or_ln97_2_reg_1661_pp0_iter4_reg, or_ln97_3_reg_1680_pp0_iter4_reg, postage_stream_TREADY_int_regslice, photons_lane_0_TREADY_int_regslice, photons_lane_1_TREADY_int_regslice, photons_lane_2_TREADY_int_regslice, photons_lane_3_TREADY_int_regslice)
    begin
                ap_block_state6_io <= ((postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln97_3_reg_1680_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_2_reg_1661_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_1_reg_1642_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_reg_1623_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_0_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state6_pp0_stage0_iter5_assign_proc : process(or_ln97_reg_1623_pp0_iter4_reg, or_ln97_1_reg_1642_pp0_iter4_reg, or_ln97_2_reg_1661_pp0_iter4_reg, or_ln97_3_reg_1680_pp0_iter4_reg, regslice_both_postage_stream_V_data_V_U_apdone_blk, regslice_both_photons_lane_0_U_apdone_blk, regslice_both_photons_lane_1_U_apdone_blk, regslice_both_photons_lane_2_U_apdone_blk, regslice_both_photons_lane_3_U_apdone_blk, postage_stream_TREADY_int_regslice, photons_lane_0_TREADY_int_regslice, photons_lane_1_TREADY_int_regslice, photons_lane_2_TREADY_int_regslice, photons_lane_3_TREADY_int_regslice)
    begin
                ap_block_state6_pp0_stage0_iter5 <= ((regslice_both_photons_lane_3_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_2_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_1_U_apdone_blk = ap_const_logic_1) or (regslice_both_photons_lane_0_U_apdone_blk = ap_const_logic_1) or (regslice_both_postage_stream_V_data_V_U_apdone_blk = ap_const_logic_1) or (postage_stream_TREADY_int_regslice = ap_const_logic_0) or ((or_ln97_3_reg_1680_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_3_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_2_reg_1661_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_2_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_1_reg_1642_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_1_TREADY_int_regslice = ap_const_logic_0)) or ((or_ln97_reg_1623_pp0_iter4_reg = ap_const_lv1_0) and (photons_lane_0_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_condition_519_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_519 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    desync_assign_proc : process(tmp_last_V_reg_1332, xor_ln1069_reg_1350, ap_condition_519)
    begin
        if ((ap_const_boolean_1 = ap_condition_519)) then
            if ((xor_ln1069_reg_1350 = ap_const_lv1_1)) then 
                desync <= ap_const_logic_1;
            elsif (((xor_ln1069_reg_1350 = ap_const_lv1_0) and (tmp_last_V_reg_1332 = ap_const_lv1_1))) then 
                desync <= ap_const_logic_0;
            else 
                desync <= 'X';
            end if;
        else 
            desync <= 'X';
        end if; 
    end process;


    desync_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, tmp_last_V_reg_1332, xor_ln1069_reg_1350)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (xor_ln1069_reg_1350 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (xor_ln1069_reg_1350 = ap_const_lv1_0) and (tmp_last_V_reg_1332 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            desync_ap_vld <= ap_const_logic_1;
        else 
            desync_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1696_1_fu_646_p2 <= "1" when (signed(shl_ln884_1_fu_639_p3) > signed(phase_1_fu_630_p4)) else "0";
    icmp_ln1696_2_fu_683_p2 <= "1" when (signed(shl_ln884_2_fu_676_p3) > signed(phase_2_fu_667_p4)) else "0";
    icmp_ln1696_3_fu_720_p2 <= "1" when (signed(shl_ln884_3_fu_713_p3) > signed(phase_3_fu_704_p4)) else "0";
    icmp_ln1696_fu_609_p2 <= "1" when (signed(shl_ln_fu_602_p3) > signed(phase_fu_599_p1)) else "0";
    icmp_ln90_1_fu_652_p2 <= "1" when (sinces_since_1_reg_1377 = ap_const_lv8_0) else "0";
    icmp_ln90_2_fu_689_p2 <= "1" when (sinces_since_2_reg_1385 = ap_const_lv8_0) else "0";
    icmp_ln90_3_fu_726_p2 <= "1" when (sinces_since_3_reg_1393 = ap_const_lv8_0) else "0";
    icmp_ln90_fu_615_p2 <= "1" when (sinces_since_reg_1369 = ap_const_lv8_0) else "0";
    icmp_ln97_1_fu_903_p2 <= "0" when (sinces_since_1_reg_1377_pp0_iter2_reg = ap_const_lv8_1) else "1";
    icmp_ln97_2_fu_974_p2 <= "0" when (sinces_since_2_reg_1385_pp0_iter2_reg = ap_const_lv8_1) else "1";
    icmp_ln97_3_fu_1045_p2 <= "0" when (sinces_since_3_reg_1393_pp0_iter2_reg = ap_const_lv8_1) else "1";
    icmp_ln97_fu_832_p2 <= "0" when (sinces_since_reg_1369_pp0_iter2_reg = ap_const_lv8_1) else "1";

    iq4x_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, iq4x_in_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            iq4x_in_TDATA_blk_n <= iq4x_in_TVALID_int_regslice;
        else 
            iq4x_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    iq4x_in_TREADY <= regslice_both_iq4x_in_V_data_V_U_ack_in;

    iq4x_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            iq4x_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            iq4x_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    last_group_fu_594_p2 <= std_logic_vector(unsigned(tmp_user_V_1_reg_1324_pp0_iter1_reg) + unsigned(ap_const_lv9_1FF));
    new_since_1_fu_662_p2 <= std_logic_vector(unsigned(sinces_since_1_reg_1377) + unsigned(ap_const_lv8_FF));
    new_since_2_fu_699_p2 <= std_logic_vector(unsigned(sinces_since_2_reg_1385) + unsigned(ap_const_lv8_FF));
    new_since_3_fu_736_p2 <= std_logic_vector(unsigned(sinces_since_3_reg_1393) + unsigned(ap_const_lv8_FF));
    new_since_fu_625_p2 <= std_logic_vector(unsigned(sinces_since_reg_1369) + unsigned(ap_const_lv8_FF));
    or_ln97_1_fu_908_p2 <= (trig_1_fu_899_p2 or icmp_ln97_1_fu_903_p2);
    or_ln97_2_fu_979_p2 <= (trig_2_fu_970_p2 or icmp_ln97_2_fu_974_p2);
    or_ln97_3_fu_1050_p2 <= (trig_3_fu_1041_p2 or icmp_ln97_3_fu_1045_p2);
    or_ln97_fu_837_p2 <= (trig_fu_828_p2 or icmp_ln97_fu_832_p2);

    phase4x_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, phase4x_in_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            phase4x_in_TDATA_blk_n <= phase4x_in_TVALID_int_regslice;
        else 
            phase4x_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    phase4x_in_TREADY <= regslice_both_phase4x_in_V_data_V_U_ack_in;

    phase4x_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            phase4x_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            phase4x_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    phase_1_fu_630_p4 <= tmp_data_V_1_reg_1315_pp0_iter1_reg(31 downto 16);
    phase_2_fu_667_p4 <= tmp_data_V_1_reg_1315_pp0_iter1_reg(47 downto 32);
    phase_3_fu_704_p4 <= tmp_data_V_1_reg_1315_pp0_iter1_reg(63 downto 48);
    phase_fu_599_p1 <= tmp_data_V_1_reg_1315_pp0_iter1_reg(16 - 1 downto 0);
    photon_data_address0 <= zext_ln587_fu_741_p1(9 - 1 downto 0);
    photon_data_address1 <= zext_ln587_1_fu_405_p1(9 - 1 downto 0);

    photon_data_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            photon_data_ce0 <= ap_const_logic_1;
        else 
            photon_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    photon_data_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            photon_data_ce1 <= ap_const_logic_1;
        else 
            photon_data_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    photon_data_d0 <= (((((((photon_cache_lane_phase_3 & photon_cache_lane_time) & photon_cache_lane_phase) & photon_cache_lane_time_1) & photon_cache_lane_phase_1) & photon_cache_lane_time_2) & photon_cache_lane_phase_2) & photon_cache_lane_time_3);

    photon_data_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            photon_data_we0 <= ap_const_logic_1;
        else 
            photon_data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    photon_out_id_V_1_fu_1214_p2 <= (photon_out_id_V_fu_1184_p3 or ap_const_lv11_1);
    photon_out_id_V_2_fu_1242_p2 <= (photon_out_id_V_fu_1184_p3 or ap_const_lv11_2);
    photon_out_id_V_3_fu_1270_p2 <= (photon_out_id_V_fu_1184_p3 or ap_const_lv11_3);
    photon_out_id_V_fu_1184_p3 <= (tmp_user_V_1_reg_1324_pp0_iter3_reg & ap_const_lv2_0);
    photon_out_time_V_1_fu_1223_p2 <= std_logic_vector(unsigned(tmp_reg_1342_pp0_iter3_reg) - unsigned(zext_ln232_1_fu_1220_p1));
    photon_out_time_V_2_fu_1251_p2 <= std_logic_vector(unsigned(tmp_reg_1342_pp0_iter3_reg) - unsigned(zext_ln232_2_fu_1248_p1));
    photon_out_time_V_3_fu_1279_p2 <= std_logic_vector(unsigned(tmp_reg_1342_pp0_iter3_reg) - unsigned(zext_ln232_3_fu_1276_p1));
    photon_out_time_V_fu_1194_p2 <= std_logic_vector(unsigned(tmp_reg_1342_pp0_iter3_reg) - unsigned(zext_ln232_fu_1191_p1));

    photons_lane_0_TDATA_blk_n_assign_proc : process(or_ln97_reg_1623, ap_enable_reg_pp0_iter4, or_ln97_reg_1623_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, photons_lane_0_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (or_ln97_reg_1623_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln97_reg_1623 = ap_const_lv1_0)))) then 
            photons_lane_0_TDATA_blk_n <= photons_lane_0_TREADY_int_regslice;
        else 
            photons_lane_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    photons_lane_0_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1199_p5),64));
    photons_lane_0_TVALID <= regslice_both_photons_lane_0_U_vld_out;

    photons_lane_0_TVALID_int_regslice_assign_proc : process(or_ln97_reg_1623, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln97_reg_1623 = ap_const_lv1_0))) then 
            photons_lane_0_TVALID_int_regslice <= ap_const_logic_1;
        else 
            photons_lane_0_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    photons_lane_1_TDATA_blk_n_assign_proc : process(or_ln97_1_reg_1642, ap_enable_reg_pp0_iter4, or_ln97_1_reg_1642_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, photons_lane_1_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (or_ln97_1_reg_1642_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln97_1_reg_1642 = ap_const_lv1_0)))) then 
            photons_lane_1_TDATA_blk_n <= photons_lane_1_TREADY_int_regslice;
        else 
            photons_lane_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    photons_lane_1_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1228_p4),64));
    photons_lane_1_TVALID <= regslice_both_photons_lane_1_U_vld_out;

    photons_lane_1_TVALID_int_regslice_assign_proc : process(or_ln97_1_reg_1642, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln97_1_reg_1642 = ap_const_lv1_0))) then 
            photons_lane_1_TVALID_int_regslice <= ap_const_logic_1;
        else 
            photons_lane_1_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    photons_lane_2_TDATA_blk_n_assign_proc : process(or_ln97_2_reg_1661, ap_enable_reg_pp0_iter4, or_ln97_2_reg_1661_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, photons_lane_2_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (or_ln97_2_reg_1661_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln97_2_reg_1661 = ap_const_lv1_0)))) then 
            photons_lane_2_TDATA_blk_n <= photons_lane_2_TREADY_int_regslice;
        else 
            photons_lane_2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    photons_lane_2_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1256_p4),64));
    photons_lane_2_TVALID <= regslice_both_photons_lane_2_U_vld_out;

    photons_lane_2_TVALID_int_regslice_assign_proc : process(or_ln97_2_reg_1661, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln97_2_reg_1661 = ap_const_lv1_0))) then 
            photons_lane_2_TVALID_int_regslice <= ap_const_logic_1;
        else 
            photons_lane_2_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    photons_lane_3_TDATA_blk_n_assign_proc : process(or_ln97_3_reg_1680, ap_enable_reg_pp0_iter4, or_ln97_3_reg_1680_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, photons_lane_3_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (or_ln97_3_reg_1680_pp0_iter4_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln97_3_reg_1680 = ap_const_lv1_0)))) then 
            photons_lane_3_TDATA_blk_n <= photons_lane_3_TREADY_int_regslice;
        else 
            photons_lane_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    photons_lane_3_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1284_p4),64));
    photons_lane_3_TVALID <= regslice_both_photons_lane_3_U_vld_out;

    photons_lane_3_TVALID_int_regslice_assign_proc : process(or_ln97_3_reg_1680, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (or_ln97_3_reg_1680 = ap_const_lv1_0))) then 
            photons_lane_3_TVALID_int_regslice <= ap_const_logic_1;
        else 
            photons_lane_3_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    photons_lane_phase_12_fu_848_p3 <= 
        phase_reg_1502 when (update_photon_reg_1519(0) = '1') else 
        photons_lane_phase_reg_1407_pp0_iter2_reg;
    photons_lane_phase_13_fu_892_p3 <= 
        photons_lane_phase_reg_1407_pp0_iter2_reg when (xor_ln90_fu_859_p2(0) = '1') else 
        select_ln90_4_fu_885_p3;
    photons_lane_phase_14_fu_919_p3 <= 
        phase_1_reg_1531 when (update_photon_1_reg_1548(0) = '1') else 
        photons_lane_phase_1_reg_1420_pp0_iter2_reg;
    photons_lane_phase_15_fu_963_p3 <= 
        photons_lane_phase_1_reg_1420_pp0_iter2_reg when (xor_ln90_1_fu_930_p2(0) = '1') else 
        select_ln90_10_fu_956_p3;
    photons_lane_phase_16_fu_990_p3 <= 
        phase_2_reg_1560 when (update_photon_2_reg_1577(0) = '1') else 
        photons_lane_phase_2_reg_1433_pp0_iter2_reg;
    photons_lane_phase_17_fu_1034_p3 <= 
        photons_lane_phase_2_reg_1433_pp0_iter2_reg when (xor_ln90_2_fu_1001_p2(0) = '1') else 
        select_ln90_16_fu_1027_p3;
    photons_lane_phase_18_fu_1061_p3 <= 
        phase_3_reg_1589 when (update_photon_3_reg_1606(0) = '1') else 
        photons_lane_phase_3_reg_1446_pp0_iter2_reg;
    photons_lane_phase_19_fu_1105_p3 <= 
        photons_lane_phase_3_reg_1446_pp0_iter2_reg when (xor_ln90_3_fu_1072_p2(0) = '1') else 
        select_ln90_22_fu_1098_p3;
    photons_lane_time_10_fu_1056_p3 <= 
        new_since_3_reg_1612 when (update_photon_3_reg_1606(0) = '1') else 
        photons_lane_time_3_reg_1440_pp0_iter2_reg;
    photons_lane_time_11_fu_1091_p3 <= 
        photons_lane_time_3_reg_1440_pp0_iter2_reg when (xor_ln90_3_fu_1072_p2(0) = '1') else 
        select_ln90_20_fu_1084_p3;
    photons_lane_time_4_fu_843_p3 <= 
        new_since_reg_1525 when (update_photon_reg_1519(0) = '1') else 
        photons_lane_time_reg_1401_pp0_iter2_reg;
    photons_lane_time_5_fu_878_p3 <= 
        photons_lane_time_reg_1401_pp0_iter2_reg when (xor_ln90_fu_859_p2(0) = '1') else 
        select_ln90_2_fu_871_p3;
    photons_lane_time_6_fu_914_p3 <= 
        new_since_1_reg_1554 when (update_photon_1_reg_1548(0) = '1') else 
        photons_lane_time_1_reg_1414_pp0_iter2_reg;
    photons_lane_time_7_fu_949_p3 <= 
        photons_lane_time_1_reg_1414_pp0_iter2_reg when (xor_ln90_1_fu_930_p2(0) = '1') else 
        select_ln90_8_fu_942_p3;
    photons_lane_time_8_fu_985_p3 <= 
        new_since_2_reg_1583 when (update_photon_2_reg_1577(0) = '1') else 
        photons_lane_time_2_reg_1427_pp0_iter2_reg;
    photons_lane_time_9_fu_1020_p3 <= 
        photons_lane_time_2_reg_1427_pp0_iter2_reg when (xor_ln90_2_fu_1001_p2(0) = '1') else 
        select_ln90_14_fu_1013_p3;
    photons_lane_time_fu_446_p1 <= photon_data_q1(8 - 1 downto 0);

    postage_stream_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, postage_stream_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
            postage_stream_TDATA_blk_n <= postage_stream_TREADY_int_regslice;
        else 
            postage_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    postage_stream_TDATA_int_regslice <= (tmp_data_V_2_reg_1337_pp0_iter3_reg & tmp_data_V_1_reg_1315_pp0_iter3_reg);
    postage_stream_TUSER_int_regslice <= ((((trig_3_reg_1675 & trig_2_reg_1656) & trig_1_reg_1637) & trig_reg_1618) & tmp_user_V_1_reg_1324_pp0_iter3_reg);
    postage_stream_TVALID <= regslice_both_postage_stream_V_data_V_U_vld_out;

    postage_stream_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            postage_stream_TVALID_int_regslice <= ap_const_logic_1;
        else 
            postage_stream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    select_ln90_10_fu_956_p3 <= 
        phase_1_reg_1531 when (trig_1_fu_899_p2(0) = '1') else 
        photons_lane_phase_14_fu_919_p3;
    select_ln90_12_fu_995_p3 <= 
        hoffs_2_reg_1465_pp0_iter2_reg when (trig_2_fu_970_p2(0) = '1') else 
        new_since_2_reg_1583;
    select_ln90_14_fu_1013_p3 <= 
        hoffs_2_reg_1465_pp0_iter2_reg when (trig_2_fu_970_p2(0) = '1') else 
        photons_lane_time_8_fu_985_p3;
    select_ln90_16_fu_1027_p3 <= 
        phase_2_reg_1560 when (trig_2_fu_970_p2(0) = '1') else 
        photons_lane_phase_16_fu_990_p3;
    select_ln90_18_fu_1066_p3 <= 
        hoffs_3_reg_1471_pp0_iter2_reg when (trig_3_fu_1041_p2(0) = '1') else 
        new_since_3_reg_1612;
    select_ln90_20_fu_1084_p3 <= 
        hoffs_3_reg_1471_pp0_iter2_reg when (trig_3_fu_1041_p2(0) = '1') else 
        photons_lane_time_10_fu_1056_p3;
    select_ln90_22_fu_1098_p3 <= 
        phase_3_reg_1589 when (trig_3_fu_1041_p2(0) = '1') else 
        photons_lane_phase_18_fu_1061_p3;
    select_ln90_2_fu_871_p3 <= 
        hoffs_reg_1453_pp0_iter2_reg when (trig_fu_828_p2(0) = '1') else 
        photons_lane_time_4_fu_843_p3;
    select_ln90_4_fu_885_p3 <= 
        phase_reg_1502 when (trig_fu_828_p2(0) = '1') else 
        photons_lane_phase_12_fu_848_p3;
    select_ln90_6_fu_924_p3 <= 
        hoffs_1_reg_1459_pp0_iter2_reg when (trig_1_fu_899_p2(0) = '1') else 
        new_since_1_reg_1554;
    select_ln90_8_fu_942_p3 <= 
        hoffs_1_reg_1459_pp0_iter2_reg when (trig_1_fu_899_p2(0) = '1') else 
        photons_lane_time_6_fu_914_p3;
    select_ln90_fu_853_p3 <= 
        hoffs_reg_1453_pp0_iter2_reg when (trig_fu_828_p2(0) = '1') else 
        new_since_reg_1525;
    shl_ln884_1_fu_639_p3 <= (tmp_1_reg_1482 & ap_const_lv8_0);
    shl_ln884_2_fu_676_p3 <= (tmp_3_reg_1487 & ap_const_lv8_0);
    shl_ln884_3_fu_713_p3 <= (tmp_4_reg_1492 & ap_const_lv8_0);
    shl_ln_fu_602_p3 <= (trunc_ln884_reg_1477 & ap_const_lv8_0);
    since_data_address0 <= zext_ln587_fu_741_p1(9 - 1 downto 0);
    since_data_address1 <= zext_ln587_1_fu_405_p1(9 - 1 downto 0);

    since_data_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            since_data_ce0 <= ap_const_logic_1;
        else 
            since_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    since_data_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            since_data_ce1 <= ap_const_logic_1;
        else 
            since_data_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    since_data_d0 <= (((since_cache_since & since_cache_since_1) & since_cache_since_2) & since_cache_since_3);

    since_data_we0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            since_data_we0 <= ap_const_logic_1;
        else 
            since_data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sinces_since_11_fu_1077_p3 <= 
        sinces_since_3_reg_1393_pp0_iter2_reg when (xor_ln90_3_fu_1072_p2(0) = '1') else 
        select_ln90_18_fu_1066_p3;
    sinces_since_5_fu_864_p3 <= 
        sinces_since_reg_1369_pp0_iter2_reg when (xor_ln90_fu_859_p2(0) = '1') else 
        select_ln90_fu_853_p3;
    sinces_since_7_fu_935_p3 <= 
        sinces_since_1_reg_1377_pp0_iter2_reg when (xor_ln90_1_fu_930_p2(0) = '1') else 
        select_ln90_6_fu_924_p3;
    sinces_since_9_fu_1006_p3 <= 
        sinces_since_2_reg_1385_pp0_iter2_reg when (xor_ln90_2_fu_1001_p2(0) = '1') else 
        select_ln90_12_fu_995_p3;
    sinces_since_fu_412_p1 <= since_data_q1(8 - 1 downto 0);
    threshoffs_address0 <= zext_ln587_1_fu_405_p1(9 - 1 downto 0);

    threshoffs_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            threshoffs_ce0 <= ap_const_logic_1;
        else 
            threshoffs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    timestamp_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, timestamp_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            timestamp_TDATA_blk_n <= timestamp_TVALID_int_regslice;
        else 
            timestamp_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    timestamp_TREADY <= regslice_both_timestamp_U_ack_in;

    timestamp_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1))) then 
            timestamp_TREADY_int_regslice <= ap_const_logic_1;
        else 
            timestamp_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    tmp_2_fu_1199_p5 <= (((tmp_user_V_1_reg_1324_pp0_iter3_reg & ap_const_lv2_0) & photons_lane_phase_13_reg_1632) & photon_out_time_V_fu_1194_p2);
    tmp_5_fu_1228_p4 <= ((photon_out_id_V_1_fu_1214_p2 & photons_lane_phase_15_reg_1651) & photon_out_time_V_1_fu_1223_p2);
    tmp_8_fu_1256_p4 <= ((photon_out_id_V_2_fu_1242_p2 & photons_lane_phase_17_reg_1670) & photon_out_time_V_2_fu_1251_p2);
    tmp_fu_395_p1 <= timestamp_TDATA_int_regslice(36 - 1 downto 0);
    tmp_s_fu_1284_p4 <= ((photon_out_id_V_3_fu_1270_p2 & photons_lane_phase_19_reg_1689) & photon_out_time_V_3_fu_1279_p2);
    trig_1_fu_899_p2 <= (icmp_ln90_1_reg_1542 and icmp_ln1696_1_reg_1537);
    trig_2_fu_970_p2 <= (icmp_ln90_2_reg_1571 and icmp_ln1696_2_reg_1566);
    trig_3_fu_1041_p2 <= (icmp_ln90_3_reg_1600 and icmp_ln1696_3_reg_1595);
    trig_fu_828_p2 <= (icmp_ln90_reg_1513 and icmp_ln1696_reg_1508);
    trunc_ln884_fu_560_p1 <= threshoffs_q0(8 - 1 downto 0);
    update_photon_1_fu_657_p2 <= "1" when (signed(phase_1_fu_630_p4) < signed(photons_lane_phase_1_reg_1420)) else "0";
    update_photon_2_fu_694_p2 <= "1" when (signed(phase_2_fu_667_p4) < signed(photons_lane_phase_2_reg_1433)) else "0";
    update_photon_3_fu_731_p2 <= "1" when (signed(phase_3_fu_704_p4) < signed(photons_lane_phase_3_reg_1446)) else "0";
    update_photon_fu_620_p2 <= "1" when (signed(phase_fu_599_p1) < signed(photons_lane_phase_reg_1407)) else "0";
    xor_ln1069_fu_399_p2 <= (phase4x_in_TLAST_int_regslice xor iq4x_in_TLAST_int_regslice);
    xor_ln90_1_fu_930_p2 <= (trig_1_fu_899_p2 xor icmp_ln90_1_reg_1542);
    xor_ln90_2_fu_1001_p2 <= (trig_2_fu_970_p2 xor icmp_ln90_2_reg_1571);
    xor_ln90_3_fu_1072_p2 <= (trig_3_fu_1041_p2 xor icmp_ln90_3_reg_1600);
    xor_ln90_fu_859_p2 <= (trig_fu_828_p2 xor icmp_ln90_reg_1513);
    zext_ln232_1_fu_1220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(photons_lane_time_6_reg_1646),36));
    zext_ln232_2_fu_1248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(photons_lane_time_8_reg_1665),36));
    zext_ln232_3_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(photons_lane_time_10_reg_1684),36));
    zext_ln232_fu_1191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(photons_lane_time_4_reg_1627),36));
    zext_ln587_1_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phase4x_in_TUSER_int_regslice),64));
    zext_ln587_fu_741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(last_group_reg_1497),64));
end behav;
