// Quartus Prime SystemVerilog Template
//
// Simple Dual-Port RAM with different read/write addresses and single read/write clock
// and with a control for writing single bytes into the memory word; byte enable

// Changed to Read_only
module Pikachu
	#(parameter int
		ADDR_WIDTH = 10,
		DATA_WIDTH = 9
)
( 
//	input logic [ADDR_WIDTH-1:0] waddr,
	input logic [ADDR_WIDTH-1:0] raddr,
//	input logic [DATA_WIDTH-1:0] wdata, 
//	input logic we,
	input logic clk,
	output logic [DATA_WIDTH - 1:0] q
);
	localparam int WORDS = 1 << ADDR_WIDTH ;

	// use a packed array to model memory
	logic [DATA_WIDTH-1:0] rom[0:WORDS-1];
	
	initial begin
		$readmemb("ReadyToUse/Pikachu.txt", rom);
	end

	always_ff@(posedge clk)
	begin
		q <= rom[raddr];
	end
endmodule : Pikachu

