Broadcom Digital Timing Engine (DTE) Device Tree Bindings
-------------------------------------------------------------

Required properties:
	- compatible: Should contain the core DTE compatibility string
		      and the SoC compatibility string. The SoC specific
		      compatibility string is to account for SoC specific
		      hardware differences.
		      DTE compatibility Strings:
			"brcm,iproc-dte"
		      SoC compatibility Strings:
			"brcm,cygnus-dte"
			"brcm,stingray-dte"
	- reg       : Address and size of the DTE registers.
		      Address and size of ASIU_TOP_MISC2 register (optional)
	- reg-names : Must name "dte_primary", and optionally "dte_trigg"
		      If using Omega SoC must also name "dte_nco"

Optional properties:
	- interrupts: DTE IIG Interrupt number
	              If intr number is not specified DTE uses
	              software timer mode for reading the hw
	              fifo.
	- brcm,dte-interval-ns: DTE IRQ interval in nanoseconds for
	               generation of ITG (used to get data from
	               h/w FIFO).
	               If unspecified the default from the driver
	               is used. default value 0.5 sec


Examples:
1.
	/* Cygnus (ISR mode) */
	dte: dte@180af000 {
		compatible = "brcm,cygnus-dte", "brcm,iproc-dte";

		reg = <0x180af000 0x1000>, <0x180aa054 0x4>;
		reg-names = "dte_primary", "dte_trigg";

		interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
		brcm,dte-interval-ns = <500000000>;
		status = "okay";
	};

2.
	/* Stingray (Soft-timer mode) */
	dte: dte@180af000 {
		compatible = "brcm,stingray-dte", "brcm,iproc-dte";

		reg = <0x180af000 0x1000>;
		reg-names = "dte_primary";

		brcm,dte-interval-ns = <500000000>;
		status = "okay";
	};

3.
	/* Omega */
	dte: dte@601700 {
		compatible = "brcm,omega-dte", "brcm,iproc-dte";

		reg = <0x601700 0x100>, <0x601600 0x24>;
		reg-names = "dte_primary", "dte_nco";

		status = "disabled";
	};

