# do deoder_7_seg_board.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:13 on Mar 12,2019
# vlog -work work deoder_7_seg_board.vo 
# -- Compiling module deoder_7_seg_board
# 
# Top level modules:
# 	deoder_7_seg_board
# End time: 10:58:14 on Mar 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:14 on Mar 12,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module deoder_7_seg_board_vlg_vec_tst
# 
# Top level modules:
# 	deoder_7_seg_board_vlg_vec_tst
# End time: 10:58:14 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.deoder_7_seg_board_vlg_vec_tst 
# Start time: 10:58:14 on Mar 12,2019
# Loading work.deoder_7_seg_board_vlg_vec_tst
# Loading work.deoder_7_seg_board
# after#23
# ** Note: $finish    : Waveform.vwf.vt(44)
#    Time: 20 ns  Iteration: 0  Instance: /deoder_7_seg_board_vlg_vec_tst
# End time: 10:58:15 on Mar 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
