

================================================================
== Vivado HLS Report for 'C_drain_IO_L1_out'
================================================================
* Date:           Sat Sep 14 23:31:20 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.272 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1697|     1697| 8.485 us | 8.485 us |  1697|  1697|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     1696|     1696|       106|          -|          -|    16|    no    |
        | + Loop 1.1      |       64|       64|         2|          1|          1|    64|    yes   |
        | + Loop 1.2      |       38|       38|        19|          -|          -|     2|    no    |
        |  ++ Loop 1.2.1  |       16|       16|         2|          1|          1|    16|    yes   |
        |  ++ Loop 1.2.2  |       16|       16|         2|          1|          1|    16|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
  Pipeline-2 : II = 1, D = 2, States = { 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 10 2 
7 --> 9 8 
8 --> 7 
9 --> 6 
10 --> 9 11 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(float* %fifo_C_drain_local_in_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i128* %fifo_C_drain_out_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i128* %fifo_C_drain_in_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%local_C_V = alloca [16 x i128], align 8" [src/kernel_kernel.cpp:949]   --->   Operation 18 'alloca' 'local_C_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([16 x i128]* %local_C_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:950]   --->   Operation 19 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:953]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i5 [ 0, %0 ], [ %add_ln953, %.preheader.loopexit ]" [src/kernel_kernel.cpp:953]   --->   Operation 21 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.63ns)   --->   "%icmp_ln953 = icmp eq i5 %indvar_flatten20, -16" [src/kernel_kernel.cpp:953]   --->   Operation 22 'icmp' 'icmp_ln953' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.34ns)   --->   "%add_ln953 = add i5 %indvar_flatten20, 1" [src/kernel_kernel.cpp:953]   --->   Operation 23 'add' 'add_ln953' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln953, label %2, label %.preheader.preheader" [src/kernel_kernel.cpp:953]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 25 'speclooptripcount' 'empty_104' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:849->src/kernel_kernel.cpp:962]   --->   Operation 26 'br' <Predicate = (!icmp_ln953)> <Delay = 0.60>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:976]   --->   Operation 27 'ret' <Predicate = (icmp_ln953)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %.preheader.preheader ], [ %add_ln849, %hls_label_20_end ]" [src/kernel_kernel.cpp:849->src/kernel_kernel.cpp:962]   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_062_0_i = phi i4 [ 0, %.preheader.preheader ], [ %select_ln1371_3, %hls_label_20_end ]" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:962]   --->   Operation 29 'phi' 'p_062_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_076_0_i = phi i4 [ 0, %.preheader.preheader ], [ %c7_V, %hls_label_20_end ]"   --->   Operation 30 'phi' 'p_076_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.59ns)   --->   "%icmp_ln849 = icmp eq i7 %indvar_flatten, -64" [src/kernel_kernel.cpp:849->src/kernel_kernel.cpp:962]   --->   Operation 31 'icmp' 'icmp_ln849' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.40ns)   --->   "%add_ln849 = add i7 %indvar_flatten, 1" [src/kernel_kernel.cpp:849->src/kernel_kernel.cpp:962]   --->   Operation 32 'add' 'add_ln849' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln849, label %C_drain_IO_L1_out_intra_trans.exit.preheader, label %hls_label_20_begin" [src/kernel_kernel.cpp:849->src/kernel_kernel.cpp:962]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.33ns)   --->   "%c6_V = add i4 1, %p_062_0_i" [src/kernel_kernel.cpp:849->src/kernel_kernel.cpp:962]   --->   Operation 34 'add' 'c6_V' <Predicate = (!icmp_ln849)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.65ns)   --->   "%icmp_ln851 = icmp eq i4 %p_076_0_i, -8" [src/kernel_kernel.cpp:851->src/kernel_kernel.cpp:962]   --->   Operation 35 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln849)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.35ns)   --->   "%select_ln1371 = select i1 %icmp_ln851, i4 0, i4 %p_076_0_i" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:962]   --->   Operation 36 'select' 'select_ln1371' <Predicate = (!icmp_ln849)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.35ns)   --->   "%select_ln1371_3 = select i1 %icmp_ln851, i4 %c6_V, i4 %p_062_0_i" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:962]   --->   Operation 37 'select' 'select_ln1371_3' <Predicate = (!icmp_ln849)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %select_ln1371_3, i32 2)" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:962]   --->   Operation 38 'bitselect' 'tmp' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1371 = trunc i4 %select_ln1371_3 to i2" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:962]   --->   Operation 39 'trunc' 'trunc_ln1371' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln1371, i1 %tmp)" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:962]   --->   Operation 40 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i5 %tmp_2 to i64" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:962]   --->   Operation 41 'zext' 'zext_ln321' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr [16 x i128]* %local_C_V, i64 0, i64 %zext_ln321" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:962]   --->   Operation 42 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.15ns)   --->   "%out_data_V = load i128* %local_C_V_addr, align 16" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:962]   --->   Operation 43 'load' 'out_data_V' <Predicate = (!icmp_ln849)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_3 : Operation 44 [1/1] (0.33ns)   --->   "%c7_V = add i4 %select_ln1371, 1" [src/kernel_kernel.cpp:851->src/kernel_kernel.cpp:962]   --->   Operation 44 'add' 'c7_V' <Predicate = (!icmp_ln849)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.27>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 45 'speclooptripcount' 'empty_98' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)" [src/kernel_kernel.cpp:851->src/kernel_kernel.cpp:962]   --->   Operation 46 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:852->src/kernel_kernel.cpp:962]   --->   Operation 47 'specpipeline' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.45ns)   --->   "%tmp_8 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_C_drain_local_in_V)" [src/kernel_kernel.cpp:857->src/kernel_kernel.cpp:962]   --->   Operation 48 'read' 'tmp_8' <Predicate = (!icmp_ln849)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_4 : Operation 49 [1/2] (1.15ns)   --->   "%out_data_V = load i128* %local_C_V_addr, align 16" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:962]   --->   Operation 49 'load' 'out_data_V' <Predicate = (!icmp_ln849)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%data_split_0_V = trunc i128 %out_data_V to i32" [src/kernel_kernel.cpp:862->src/kernel_kernel.cpp:962]   --->   Operation 50 'trunc' 'data_split_0_V' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%data_split_1_V = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %out_data_V, i32 32, i32 63)" [src/kernel_kernel.cpp:862->src/kernel_kernel.cpp:962]   --->   Operation 51 'partselect' 'data_split_1_V' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%data_split_2_V = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %out_data_V, i32 64, i32 95)" [src/kernel_kernel.cpp:862->src/kernel_kernel.cpp:962]   --->   Operation 52 'partselect' 'data_split_2_V' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%data_split_3_V = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %out_data_V, i32 96, i32 127)" [src/kernel_kernel.cpp:862->src/kernel_kernel.cpp:962]   --->   Operation 53 'partselect' 'data_split_3_V' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%data_split_0_V_6 = bitcast float %tmp_8 to i32" [src/kernel_kernel.cpp:866->src/kernel_kernel.cpp:962]   --->   Operation 54 'bitcast' 'data_split_0_V_6' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.65ns)   --->   "switch i2 %trunc_ln1371, label %branch3 [
    i2 0, label %hls_label_20_end
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [src/kernel_kernel.cpp:867->src/kernel_kernel.cpp:962]   --->   Operation 55 'switch' <Predicate = (!icmp_ln849)> <Delay = 0.65>
ST_4 : Operation 56 [1/1] (0.60ns)   --->   "br label %hls_label_20_end" [src/kernel_kernel.cpp:867->src/kernel_kernel.cpp:962]   --->   Operation 56 'br' <Predicate = (!icmp_ln849 & trunc_ln1371 == 2)> <Delay = 0.60>
ST_4 : Operation 57 [1/1] (0.60ns)   --->   "br label %hls_label_20_end" [src/kernel_kernel.cpp:867->src/kernel_kernel.cpp:962]   --->   Operation 57 'br' <Predicate = (!icmp_ln849 & trunc_ln1371 == 1)> <Delay = 0.60>
ST_4 : Operation 58 [1/1] (0.60ns)   --->   "br label %hls_label_20_end" [src/kernel_kernel.cpp:867->src/kernel_kernel.cpp:962]   --->   Operation 58 'br' <Predicate = (!icmp_ln849 & trunc_ln1371 == 3)> <Delay = 0.60>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%v1_V = phi i32 [ %data_split_0_V_6, %branch3 ], [ %data_split_3_V, %branch2 ], [ %data_split_3_V, %branch1 ], [ %data_split_3_V, %hls_label_20_begin ]"   --->   Operation 59 'phi' 'v1_V' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%v2_V_14 = phi i32 [ %data_split_2_V, %branch3 ], [ %data_split_0_V_6, %branch2 ], [ %data_split_2_V, %branch1 ], [ %data_split_2_V, %hls_label_20_begin ]"   --->   Operation 60 'phi' 'v2_V_14' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%v2_V_13 = phi i32 [ %data_split_1_V, %branch3 ], [ %data_split_1_V, %branch2 ], [ %data_split_0_V_6, %branch1 ], [ %data_split_1_V, %hls_label_20_begin ]"   --->   Operation 61 'phi' 'v2_V_13' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%v2_V = phi i32 [ %data_split_0_V, %branch3 ], [ %data_split_0_V, %branch2 ], [ %data_split_0_V, %branch1 ], [ %data_split_0_V_6, %hls_label_20_begin ]"   --->   Operation 62 'phi' 'v2_V' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_s = call i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32(i32 %v1_V, i32 %v2_V_14, i32 %v2_V_13, i32 %v2_V)" [src/kernel_kernel.cpp:868->src/kernel_kernel.cpp:962]   --->   Operation 63 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.15ns)   --->   "store i128 %p_Result_s, i128* %local_C_V_addr, align 16" [src/kernel_kernel.cpp:868->src/kernel_kernel.cpp:962]   --->   Operation 64 'store' <Predicate = (!icmp_ln849)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_9)" [src/kernel_kernel.cpp:870->src/kernel_kernel.cpp:962]   --->   Operation 65 'specregionend' 'empty' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:851->src/kernel_kernel.cpp:962]   --->   Operation 66 'br' <Predicate = (!icmp_ln849)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.60>
ST_5 : Operation 67 [1/1] (0.60ns)   --->   "br label %C_drain_IO_L1_out_intra_trans.exit" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:970]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.60>

State 6 <SV = 4> <Delay = 0.60>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%p_075_0_i = phi i2 [ %c4_V, %.loopexit.i ], [ 0, %C_drain_IO_L1_out_intra_trans.exit.preheader ]"   --->   Operation 68 'phi' 'p_075_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.34ns)   --->   "%icmp_ln882 = icmp eq i2 %p_075_0_i, -2" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:970]   --->   Operation 69 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 70 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.23ns)   --->   "%c4_V = add i2 %p_075_0_i, 1" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:970]   --->   Operation 71 'add' 'c4_V' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln882, label %.preheader.loopexit, label %1" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:970]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.34ns)   --->   "%icmp_ln879 = icmp eq i2 %p_075_0_i, 0" [src/kernel_kernel.cpp:884->src/kernel_kernel.cpp:970]   --->   Operation 73 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln882)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %.preheader192.i.preheader, label %.preheader.i5.preheader" [src/kernel_kernel.cpp:884->src/kernel_kernel.cpp:970]   --->   Operation 74 'br' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.60ns)   --->   "br label %.preheader.i5" [src/kernel_kernel.cpp:899->src/kernel_kernel.cpp:970]   --->   Operation 75 'br' <Predicate = (!icmp_ln882 & !icmp_ln879)> <Delay = 0.60>
ST_6 : Operation 76 [1/1] (0.60ns)   --->   "br label %.preheader192.i" [src/kernel_kernel.cpp:885->src/kernel_kernel.cpp:970]   --->   Operation 76 'br' <Predicate = (!icmp_ln882 & icmp_ln879)> <Delay = 0.60>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 77 'br' <Predicate = (icmp_ln882)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.63>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i5 [ %add_ln899, %hls_label_23 ], [ 0, %.preheader.i5.preheader ]" [src/kernel_kernel.cpp:899->src/kernel_kernel.cpp:970]   --->   Operation 78 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.63ns)   --->   "%icmp_ln899 = icmp eq i5 %indvar_flatten13, -16" [src/kernel_kernel.cpp:899->src/kernel_kernel.cpp:970]   --->   Operation 79 'icmp' 'icmp_ln899' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.34ns)   --->   "%add_ln899 = add i5 %indvar_flatten13, 1" [src/kernel_kernel.cpp:899->src/kernel_kernel.cpp:970]   --->   Operation 80 'add' 'add_ln899' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %.loopexit.i.loopexit, label %hls_label_23" [src/kernel_kernel.cpp:899->src/kernel_kernel.cpp:970]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.91>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 82 'speclooptripcount' 'empty_102' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [src/kernel_kernel.cpp:901->src/kernel_kernel.cpp:970]   --->   Operation 83 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:902->src/kernel_kernel.cpp:970]   --->   Operation 84 'specpipeline' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.45ns)   --->   "%tmp_V_8 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_in_V_V)" [src/kernel_kernel.cpp:906->src/kernel_kernel.cpp:970]   --->   Operation 85 'read' 'tmp_V_8' <Predicate = (!icmp_ln899)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_8 : Operation 86 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %fifo_C_drain_out_V_V, i128 %tmp_V_8)" [src/kernel_kernel.cpp:908->src/kernel_kernel.cpp:970]   --->   Operation 86 'write' <Predicate = (!icmp_ln899)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_1)" [src/kernel_kernel.cpp:910->src/kernel_kernel.cpp:970]   --->   Operation 87 'specregionend' 'empty_103' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader.i5" [src/kernel_kernel.cpp:901->src/kernel_kernel.cpp:970]   --->   Operation 88 'br' <Predicate = (!icmp_ln899)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 89 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br label %.loopexit.i"   --->   Operation 90 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br label %C_drain_IO_L1_out_intra_trans.exit" [src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:970]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 2.19>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i5 [ %add_ln885, %hls_label_22 ], [ 0, %.preheader192.i.preheader ]" [src/kernel_kernel.cpp:885->src/kernel_kernel.cpp:970]   --->   Operation 92 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%p_044_0_i = phi i4 [ %select_ln544_4, %hls_label_22 ], [ 0, %.preheader192.i.preheader ]" [src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970]   --->   Operation 93 'phi' 'p_044_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%p_068_0_i = phi i2 [ %c6_V_1, %hls_label_22 ], [ 0, %.preheader192.i.preheader ]"   --->   Operation 94 'phi' 'p_068_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.63ns)   --->   "%icmp_ln885 = icmp eq i5 %indvar_flatten6, -16" [src/kernel_kernel.cpp:885->src/kernel_kernel.cpp:970]   --->   Operation 95 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.34ns)   --->   "%add_ln885 = add i5 %indvar_flatten6, 1" [src/kernel_kernel.cpp:885->src/kernel_kernel.cpp:970]   --->   Operation 96 'add' 'add_ln885' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.loopexit.i.loopexit46, label %hls_label_22" [src/kernel_kernel.cpp:885->src/kernel_kernel.cpp:970]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.33ns)   --->   "%c5_V = add i4 %p_044_0_i, 1" [src/kernel_kernel.cpp:885->src/kernel_kernel.cpp:970]   --->   Operation 98 'add' 'c5_V' <Predicate = (!icmp_ln885)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.34ns)   --->   "%icmp_ln887 = icmp eq i2 %p_068_0_i, -2" [src/kernel_kernel.cpp:887->src/kernel_kernel.cpp:970]   --->   Operation 99 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln885)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.27ns)   --->   "%select_ln544 = select i1 %icmp_ln887, i2 0, i2 %p_068_0_i" [src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970]   --->   Operation 100 'select' 'select_ln544' <Predicate = (!icmp_ln885)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.35ns)   --->   "%select_ln544_4 = select i1 %icmp_ln887, i4 %c5_V, i4 %p_044_0_i" [src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970]   --->   Operation 101 'select' 'select_ln544_4' <Predicate = (!icmp_ln885)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln544_4, i1 false)" [src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970]   --->   Operation 102 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i5 %tmp_3 to i6" [src/kernel_kernel.cpp:887->src/kernel_kernel.cpp:970]   --->   Operation 103 'zext' 'zext_ln887' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln321_5 = zext i2 %select_ln544 to i6" [src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970]   --->   Operation 104 'zext' 'zext_ln321_5' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.34ns)   --->   "%add_ln321 = add i6 %zext_ln321_5, %zext_ln887" [src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970]   --->   Operation 105 'add' 'add_ln321' <Predicate = (!icmp_ln885)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln321_6 = zext i6 %add_ln321 to i64" [src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970]   --->   Operation 106 'zext' 'zext_ln321_6' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%local_C_V_addr_2 = getelementptr [16 x i128]* %local_C_V, i64 0, i64 %zext_ln321_6" [src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970]   --->   Operation 107 'getelementptr' 'local_C_V_addr_2' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_10 : Operation 108 [2/2] (1.15ns)   --->   "%in_data_V = load i128* %local_C_V_addr_2, align 16" [src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970]   --->   Operation 108 'load' 'in_data_V' <Predicate = (!icmp_ln885)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_10 : Operation 109 [1/1] (0.23ns)   --->   "%c6_V_1 = add i2 %select_ln544, 1" [src/kernel_kernel.cpp:887->src/kernel_kernel.cpp:970]   --->   Operation 109 'add' 'c6_V_1' <Predicate = (!icmp_ln885)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 2.61>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 110 'speclooptripcount' 'empty_100' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [src/kernel_kernel.cpp:887->src/kernel_kernel.cpp:970]   --->   Operation 111 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:888->src/kernel_kernel.cpp:970]   --->   Operation 112 'specpipeline' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_11 : Operation 113 [1/2] (1.15ns)   --->   "%in_data_V = load i128* %local_C_V_addr_2, align 16" [src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970]   --->   Operation 113 'load' 'in_data_V' <Predicate = (!icmp_ln885)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_11 : Operation 114 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %fifo_C_drain_out_V_V, i128 %in_data_V)" [src/kernel_kernel.cpp:894->src/kernel_kernel.cpp:970]   --->   Operation 114 'write' <Predicate = (!icmp_ln885)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_s)" [src/kernel_kernel.cpp:896->src/kernel_kernel.cpp:970]   --->   Operation 115 'specregionend' 'empty_101' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader192.i" [src/kernel_kernel.cpp:887->src/kernel_kernel.cpp:970]   --->   Operation 116 'br' <Predicate = (!icmp_ln885)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten20', src/kernel_kernel.cpp:953) with incoming values : ('add_ln953', src/kernel_kernel.cpp:953) [14]  (0.603 ns)

 <State 2>: 0.759ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln953', src/kernel_kernel.cpp:953) [15]  (0.637 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 2.17ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('c7.V', src/kernel_kernel.cpp:851->src/kernel_kernel.cpp:962) [24]  (0 ns)
	'icmp' operation ('icmp_ln851', src/kernel_kernel.cpp:851->src/kernel_kernel.cpp:962) [31]  (0.656 ns)
	'select' operation ('select_ln1371', src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:962) [32]  (0.351 ns)
	'getelementptr' operation ('local_C_V_addr', src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:962) [41]  (0 ns)
	'load' operation ('out_data.V', src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:962) on array 'local_C.V', src/kernel_kernel.cpp:949 [42]  (1.16 ns)

 <State 4>: 3.27ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_local_in_V' (src/kernel_kernel.cpp:857->src/kernel_kernel.cpp:962) [38]  (1.46 ns)
	multiplexor before 'phi' operation ('data_split[0].V') with incoming values : ('data_split[0].V', src/kernel_kernel.cpp:862->src/kernel_kernel.cpp:962) ('data_split[0].V', src/kernel_kernel.cpp:866->src/kernel_kernel.cpp:962) [59]  (0.656 ns)
	'phi' operation ('data_split[0].V') with incoming values : ('data_split[0].V', src/kernel_kernel.cpp:862->src/kernel_kernel.cpp:962) ('data_split[0].V', src/kernel_kernel.cpp:866->src/kernel_kernel.cpp:962) [59]  (0 ns)
	'store' operation ('store_ln868', src/kernel_kernel.cpp:868->src/kernel_kernel.cpp:962) of variable '__Result__', src/kernel_kernel.cpp:868->src/kernel_kernel.cpp:962 on array 'local_C.V', src/kernel_kernel.cpp:949 [61]  (1.16 ns)

 <State 5>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c4.V') with incoming values : ('c4.V', src/kernel_kernel.cpp:882->src/kernel_kernel.cpp:970) [68]  (0.603 ns)

 <State 6>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13', src/kernel_kernel.cpp:899->src/kernel_kernel.cpp:970) with incoming values : ('add_ln899', src/kernel_kernel.cpp:899->src/kernel_kernel.cpp:970) [79]  (0.603 ns)

 <State 7>: 0.637ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten13', src/kernel_kernel.cpp:899->src/kernel_kernel.cpp:970) with incoming values : ('add_ln899', src/kernel_kernel.cpp:899->src/kernel_kernel.cpp:970) [79]  (0 ns)
	'icmp' operation ('icmp_ln899', src/kernel_kernel.cpp:899->src/kernel_kernel.cpp:970) [80]  (0.637 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_in_V_V' (src/kernel_kernel.cpp:906->src/kernel_kernel.cpp:970) [87]  (1.46 ns)
	fifo write on port 'fifo_C_drain_out_V_V' (src/kernel_kernel.cpp:908->src/kernel_kernel.cpp:970) [88]  (1.46 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.19ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('c6.V', src/kernel_kernel.cpp:887->src/kernel_kernel.cpp:970) [98]  (0 ns)
	'icmp' operation ('icmp_ln887', src/kernel_kernel.cpp:887->src/kernel_kernel.cpp:970) [105]  (0.343 ns)
	'select' operation ('select_ln544_4', src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970) [107]  (0.351 ns)
	'add' operation ('add_ln321', src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970) [113]  (0.341 ns)
	'getelementptr' operation ('local_C_V_addr_2', src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970) [115]  (0 ns)
	'load' operation ('in_data.V', src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970) on array 'local_C.V', src/kernel_kernel.cpp:949 [116]  (1.16 ns)

 <State 11>: 2.62ns
The critical path consists of the following:
	'load' operation ('in_data.V', src/kernel_kernel.cpp:892->src/kernel_kernel.cpp:970) on array 'local_C.V', src/kernel_kernel.cpp:949 [116]  (1.16 ns)
	fifo write on port 'fifo_C_drain_out_V_V' (src/kernel_kernel.cpp:894->src/kernel_kernel.cpp:970) [117]  (1.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
