isb_sizes:
    isb_s0s1: 2
    isb_s1s2: 2
    isb_s2s3: 1
    isb_s3s4: 8
    isb_s4s5: 8
num_harts: 1
merged_rf: false
s_extension:
    itlb_size: 4
    dtlb_size: 4
total_events: 32
iepoch_size: 2
m_extension:
    mul_stages_in: 1
    mul_stages_out: 1
    div_stages: 32
branch_predictor:
    instantiate: true
    predictor: gshare
    btb_depth: 32
    bht_depth: 512
    history_len: 8
    history_bits: 5
    ras_depth: 8
icache_configuration:
    instantiate: true
    sets: 64
    word_size: 4
    block_size: 16
    ways: 4
    replacement: RANDOM
    fb_size: 4
    ecc_enable: false
    one_hot_select: false
dcache_configuration:
    instantiate: true
    sets: 64
    word_size: 8
    block_size: 8
    ways: 4
    fb_size: 9
    sb_size: 2
    lb_size: 4
    ib_size: 2
    replacement: RR
    ecc_enable: false
    one_hot_select: false
    rwports: 1rw
reset_pc: 4096
bus_protocol: AXI4
bsc_compile_options:
    test_memory_size: 67108864
    assertions: true
    ovl_assertions: false
    sva_assertions: false
    ovl_path: ''
    trace_dump: true
    compile_target: sim
    suppress_warnings:
      - none
    verilog_dir: build/hw/verilog
    build_dir: build/hw/intermediate
    top_module: mkTbSoc
    top_file: TbSoc.bsv
    top_dir: test_soc
    open_ocd: false
    cocotb_sim: false
    static_check: true
    verbosity: 0
verilator_configuration:
    coverage: none
    trace: false
    threads: 1
    verbosity: true
    opt_fast: -O3
    opt_slow: -O3
    opt: '-O3 '
    out_dir: bin
noinline_modules:
    stage0: true
    stage1: true
    stage2: true
    stage3: true
    stage4: true
    stage5: true
    mbox: true
    mbox_mul: true
    mbox_div: true
    registerfile: true
    bpu: true
    riscv: true
    csrbox: true
    scoreboard: true
    bypass: true
    base_alu: true
    decoder: true
    decompress: true
waw_stalls: false
hardfloat: false
depoch_size: 1
a_extension:
    reservation_size: 8
fpu_trap: false
ISA: RV64IMAFDCSUZicsr_Zifencei
