Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Nov 17 16:42:25 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPI_If_timing_summary_routed.rpt -pb SPI_If_timing_summary_routed.pb -rpx SPI_If_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_If
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.831        0.000                      0                   75        0.179        0.000                      0                   75        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.831        0.000                      0                   75        0.179        0.000                      0                   75        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 SCLK_2X_DIVISION_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_2X_DIVISION_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.021ns (28.287%)  route 2.588ns (71.713%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.478     5.786 r  SCLK_2X_DIVISION_reg[8]/Q
                         net (fo=2, routed)           0.852     6.637    SCLK_2X_DIVISION_reg[8]
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.295     6.932 r  FSM_sequential_State_Current[1]_i_4/O
                         net (fo=3, routed)           0.415     7.347    FSM_sequential_State_Current[1]_i_4_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.471 r  MISO_REG[7]_i_2/O
                         net (fo=4, routed)           0.680     8.151    SCLK_2X_SIGNAL
    SLICE_X2Y74          LUT3 (Prop_lut3_I0_O)        0.124     8.275 r  SCLK_2X_DIVISION[8]_i_1/O
                         net (fo=9, routed)           0.642     8.917    SCLK_2X_DIVISION0
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.588    15.011    CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[6]/C
                         clock pessimism              0.297    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X2Y74          FDRE (Setup_fdre_C_R)       -0.524    14.748    SCLK_2X_DIVISION_reg[6]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 SCLK_2X_DIVISION_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_2X_DIVISION_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.021ns (28.287%)  route 2.588ns (71.713%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.478     5.786 r  SCLK_2X_DIVISION_reg[8]/Q
                         net (fo=2, routed)           0.852     6.637    SCLK_2X_DIVISION_reg[8]
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.295     6.932 r  FSM_sequential_State_Current[1]_i_4/O
                         net (fo=3, routed)           0.415     7.347    FSM_sequential_State_Current[1]_i_4_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.471 r  MISO_REG[7]_i_2/O
                         net (fo=4, routed)           0.680     8.151    SCLK_2X_SIGNAL
    SLICE_X2Y74          LUT3 (Prop_lut3_I0_O)        0.124     8.275 r  SCLK_2X_DIVISION[8]_i_1/O
                         net (fo=9, routed)           0.642     8.917    SCLK_2X_DIVISION0
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.588    15.011    CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[7]/C
                         clock pessimism              0.297    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X2Y74          FDRE (Setup_fdre_C_R)       -0.524    14.748    SCLK_2X_DIVISION_reg[7]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 SCLK_2X_DIVISION_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_2X_DIVISION_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.021ns (28.287%)  route 2.588ns (71.713%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.478     5.786 r  SCLK_2X_DIVISION_reg[8]/Q
                         net (fo=2, routed)           0.852     6.637    SCLK_2X_DIVISION_reg[8]
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.295     6.932 r  FSM_sequential_State_Current[1]_i_4/O
                         net (fo=3, routed)           0.415     7.347    FSM_sequential_State_Current[1]_i_4_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.471 r  MISO_REG[7]_i_2/O
                         net (fo=4, routed)           0.680     8.151    SCLK_2X_SIGNAL
    SLICE_X2Y74          LUT3 (Prop_lut3_I0_O)        0.124     8.275 r  SCLK_2X_DIVISION[8]_i_1/O
                         net (fo=9, routed)           0.642     8.917    SCLK_2X_DIVISION0
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.588    15.011    CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[8]/C
                         clock pessimism              0.297    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X2Y74          FDRE (Setup_fdre_C_R)       -0.524    14.748    SCLK_2X_DIVISION_reg[8]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 SCLK_2X_DIVISION_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_2X_DIVISION_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.021ns (28.287%)  route 2.588ns (71.713%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.478     5.786 r  SCLK_2X_DIVISION_reg[8]/Q
                         net (fo=2, routed)           0.852     6.637    SCLK_2X_DIVISION_reg[8]
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.295     6.932 r  FSM_sequential_State_Current[1]_i_4/O
                         net (fo=3, routed)           0.415     7.347    FSM_sequential_State_Current[1]_i_4_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.471 r  MISO_REG[7]_i_2/O
                         net (fo=4, routed)           0.680     8.151    SCLK_2X_SIGNAL
    SLICE_X2Y74          LUT3 (Prop_lut3_I0_O)        0.124     8.275 r  SCLK_2X_DIVISION[8]_i_1/O
                         net (fo=9, routed)           0.642     8.917    SCLK_2X_DIVISION0
    SLICE_X3Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.588    15.011    CLK_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.429    14.821    SCLK_2X_DIVISION_reg[3]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 SCLK_2X_DIVISION_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_2X_DIVISION_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.021ns (28.287%)  route 2.588ns (71.713%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.478     5.786 r  SCLK_2X_DIVISION_reg[8]/Q
                         net (fo=2, routed)           0.852     6.637    SCLK_2X_DIVISION_reg[8]
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.295     6.932 r  FSM_sequential_State_Current[1]_i_4/O
                         net (fo=3, routed)           0.415     7.347    FSM_sequential_State_Current[1]_i_4_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.471 r  MISO_REG[7]_i_2/O
                         net (fo=4, routed)           0.680     8.151    SCLK_2X_SIGNAL
    SLICE_X2Y74          LUT3 (Prop_lut3_I0_O)        0.124     8.275 r  SCLK_2X_DIVISION[8]_i_1/O
                         net (fo=9, routed)           0.642     8.917    SCLK_2X_DIVISION0
    SLICE_X3Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.588    15.011    CLK_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[4]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.429    14.821    SCLK_2X_DIVISION_reg[4]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 SCLK_2X_DIVISION_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_2X_DIVISION_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.021ns (28.287%)  route 2.588ns (71.713%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.478     5.786 r  SCLK_2X_DIVISION_reg[8]/Q
                         net (fo=2, routed)           0.852     6.637    SCLK_2X_DIVISION_reg[8]
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.295     6.932 r  FSM_sequential_State_Current[1]_i_4/O
                         net (fo=3, routed)           0.415     7.347    FSM_sequential_State_Current[1]_i_4_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.471 r  MISO_REG[7]_i_2/O
                         net (fo=4, routed)           0.680     8.151    SCLK_2X_SIGNAL
    SLICE_X2Y74          LUT3 (Prop_lut3_I0_O)        0.124     8.275 r  SCLK_2X_DIVISION[8]_i_1/O
                         net (fo=9, routed)           0.642     8.917    SCLK_2X_DIVISION0
    SLICE_X3Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.588    15.011    CLK_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[5]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.429    14.821    SCLK_2X_DIVISION_reg[5]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 SCLK_2X_DIVISION_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_2X_DIVISION_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 1.021ns (29.305%)  route 2.463ns (70.695%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.478     5.786 r  SCLK_2X_DIVISION_reg[8]/Q
                         net (fo=2, routed)           0.852     6.637    SCLK_2X_DIVISION_reg[8]
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.295     6.932 r  FSM_sequential_State_Current[1]_i_4/O
                         net (fo=3, routed)           0.415     7.347    FSM_sequential_State_Current[1]_i_4_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.471 r  MISO_REG[7]_i_2/O
                         net (fo=4, routed)           0.680     8.151    SCLK_2X_SIGNAL
    SLICE_X2Y74          LUT3 (Prop_lut3_I0_O)        0.124     8.275 r  SCLK_2X_DIVISION[8]_i_1/O
                         net (fo=9, routed)           0.516     8.792    SCLK_2X_DIVISION0
    SLICE_X4Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.586    15.009    CLK_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y74          FDRE (Setup_fdre_C_R)       -0.429    14.803    SCLK_2X_DIVISION_reg[0]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 SCLK_2X_DIVISION_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_2X_DIVISION_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 1.021ns (29.305%)  route 2.463ns (70.695%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.478     5.786 r  SCLK_2X_DIVISION_reg[8]/Q
                         net (fo=2, routed)           0.852     6.637    SCLK_2X_DIVISION_reg[8]
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.295     6.932 r  FSM_sequential_State_Current[1]_i_4/O
                         net (fo=3, routed)           0.415     7.347    FSM_sequential_State_Current[1]_i_4_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.471 r  MISO_REG[7]_i_2/O
                         net (fo=4, routed)           0.680     8.151    SCLK_2X_SIGNAL
    SLICE_X2Y74          LUT3 (Prop_lut3_I0_O)        0.124     8.275 r  SCLK_2X_DIVISION[8]_i_1/O
                         net (fo=9, routed)           0.516     8.792    SCLK_2X_DIVISION0
    SLICE_X4Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.586    15.009    CLK_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[1]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y74          FDRE (Setup_fdre_C_R)       -0.429    14.803    SCLK_2X_DIVISION_reg[1]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 SCLK_2X_DIVISION_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_2X_DIVISION_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 1.021ns (29.305%)  route 2.463ns (70.695%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.705     5.308    CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.478     5.786 r  SCLK_2X_DIVISION_reg[8]/Q
                         net (fo=2, routed)           0.852     6.637    SCLK_2X_DIVISION_reg[8]
    SLICE_X2Y74          LUT6 (Prop_lut6_I4_O)        0.295     6.932 r  FSM_sequential_State_Current[1]_i_4/O
                         net (fo=3, routed)           0.415     7.347    FSM_sequential_State_Current[1]_i_4_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.471 r  MISO_REG[7]_i_2/O
                         net (fo=4, routed)           0.680     8.151    SCLK_2X_SIGNAL
    SLICE_X2Y74          LUT3 (Prop_lut3_I0_O)        0.124     8.275 r  SCLK_2X_DIVISION[8]_i_1/O
                         net (fo=9, routed)           0.516     8.792    SCLK_2X_DIVISION0
    SLICE_X4Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.586    15.009    CLK_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[2]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y74          FDRE (Setup_fdre_C_R)       -0.429    14.803    SCLK_2X_DIVISION_reg[2]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 FSM_sequential_State_Current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_State_Current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.202ns (31.383%)  route 2.628ns (68.617%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.711     5.314    CLK_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  FSM_sequential_State_Current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  FSM_sequential_State_Current_reg[1]/Q
                         net (fo=22, routed)          0.879     6.611    State_Current[1]
    SLICE_X0Y78          LUT4 (Prop_lut4_I3_O)        0.327     6.938 r  FSM_sequential_State_Current[1]_i_6/O
                         net (fo=1, routed)           0.850     7.789    FSM_sequential_State_Current[1]_i_6_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.332     8.121 r  FSM_sequential_State_Current[1]_i_2/O
                         net (fo=2, routed)           0.899     9.020    FSM_sequential_State_Current[1]_i_2_n_0
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.124     9.144 r  FSM_sequential_State_Current[0]_i_1/O
                         net (fo=1, routed)           0.000     9.144    FSM_sequential_State_Current[0]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  FSM_sequential_State_Current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.593    15.016    CLK_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  FSM_sequential_State_Current_reg[0]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.029    15.307    FSM_sequential_State_Current_reg[0]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  6.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MOSI_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI_REG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.513    CLK_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  MOSI_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  MOSI_REG_reg[1]/Q
                         net (fo=1, routed)           0.097     1.751    MOSI_REG[1]
    SLICE_X0Y72          LUT3 (Prop_lut3_I2_O)        0.045     1.796 r  MOSI_REG[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    p_1_in[2]
    SLICE_X0Y72          FDRE                                         r  MOSI_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     2.029    CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  MOSI_REG_reg[2]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.091     1.617    MOSI_REG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 MISO_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  MISO_REG_reg[3]/Q
                         net (fo=2, routed)           0.119     1.774    MISO_REG_reg_n_0_[3]
    SLICE_X1Y70          FDRE                                         r  MOUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  MOUT_reg[3]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.066     1.593    MOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MISO_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.215%)  route 0.124ns (46.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  MISO_REG_reg[2]/Q
                         net (fo=2, routed)           0.124     1.779    MISO_REG_reg_n_0_[2]
    SLICE_X0Y69          FDRE                                         r  MOUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     2.032    CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  MOUT_reg[2]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.066     1.595    MOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 MISO_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MISO_REG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.481%)  route 0.133ns (48.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  MISO_REG_reg[4]/Q
                         net (fo=2, routed)           0.133     1.788    MISO_REG_reg_n_0_[4]
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[5]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.075     1.589    MISO_REG_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 CntBits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CntBits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.511    CLK_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  CntBits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.148     1.659 r  CntBits_reg[1]/Q
                         net (fo=3, routed)           0.086     1.745    CntBits[1]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.098     1.843 r  CntBits[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    CntBits[2]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  CntBits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.862     2.027    CLK_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  CntBits_reg[2]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.121     1.632    CntBits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SCLK_2X_DIVISION_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_2X_DIVISION_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.706%)  route 0.154ns (45.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.509    CLK_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  SCLK_2X_DIVISION_reg[1]/Q
                         net (fo=8, routed)           0.154     1.804    SCLK_2X_DIVISION_reg[1]
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.045     1.849 r  SCLK_2X_DIVISION[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    p_0_in[5]
    SLICE_X3Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.026    CLK_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[5]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.092     1.638    SCLK_2X_DIVISION_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 SCLK_2X_DIVISION_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_2X_DIVISION_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.454%)  route 0.126ns (37.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.510    CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  SCLK_2X_DIVISION_reg[6]/Q
                         net (fo=4, routed)           0.126     1.800    SCLK_2X_DIVISION_reg[6]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.045     1.845 r  SCLK_2X_DIVISION[6]_i_1/O
                         net (fo=1, routed)           0.000     1.845    p_0_in[6]
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.026    CLK_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[6]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.121     1.631    SCLK_2X_DIVISION_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 MISO_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.984%)  route 0.159ns (53.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  MISO_REG_reg[4]/Q
                         net (fo=2, routed)           0.159     1.814    MISO_REG_reg_n_0_[4]
    SLICE_X0Y69          FDRE                                         r  MOUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.867     2.032    CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  MOUT_reg[4]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.070     1.599    MOUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 MOSI_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.513    CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  MOSI_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  MOSI_REG_reg[5]/Q
                         net (fo=1, routed)           0.107     1.748    MOSI_REG[5]
    SLICE_X0Y72          LUT3 (Prop_lut3_I2_O)        0.098     1.846 r  MOSI_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     1.846    p_1_in[6]
    SLICE_X0Y72          FDRE                                         r  MOSI_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     2.029    CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  MOSI_REG_reg[6]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.092     1.605    MOSI_REG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 SCLK_2X_DIVISION_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_2X_DIVISION_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.190ns (49.283%)  route 0.196ns (50.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.509    CLK_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  SCLK_2X_DIVISION_reg[0]/Q
                         net (fo=9, routed)           0.196     1.846    SCLK_2X_DIVISION_reg[0]
    SLICE_X3Y74          LUT5 (Prop_lut5_I1_O)        0.049     1.895 r  SCLK_2X_DIVISION[4]_i_1/O
                         net (fo=1, routed)           0.000     1.895    p_0_in[4]
    SLICE_X3Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.026    CLK_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  SCLK_2X_DIVISION_reg[4]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.107     1.653    SCLK_2X_DIVISION_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y73     CntBits_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y73     CntBits_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y73     CntBits_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     DONE_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     Done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     FSM_sequential_State_Current_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     FSM_sequential_State_Current_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     MISO_REG_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70     MISO_REG_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     CntBits_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     CntBits_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     CntBits_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     CntBits_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     CntBits_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     CntBits_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     DONE_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     DONE_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     Done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     Done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     CntBits_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     CntBits_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     CntBits_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     CntBits_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     CntBits_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y73     CntBits_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     DONE_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     DONE_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     Done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     Done_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HOLD_SS
                            (input port)
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.767ns  (logic 5.128ns (47.626%)  route 5.639ns (52.374%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 f  HOLD_SS (IN)
                         net (fo=0)                   0.000     0.000    HOLD_SS
    E17                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  HOLD_SS_IBUF_inst/O
                         net (fo=2, routed)           2.934     4.417    HOLD_SS_IBUF
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.124     4.541 r  SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.705     7.246    SS_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.521    10.767 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000    10.767    SS
    G17                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.006ns  (logic 1.513ns (50.320%)  route 1.493ns (49.680%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           0.727     0.972    RESET_IBUF
    SLICE_X0Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.017 r  SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.767     1.784    SS_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.222     3.006 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000     3.006    SS
    G17                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_State_Current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.822ns  (logic 4.239ns (54.192%)  route 3.583ns (45.808%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.711     5.314    CLK_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  FSM_sequential_State_Current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  FSM_sequential_State_Current_reg[1]/Q
                         net (fo=22, routed)          0.879     6.611    State_Current[1]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.299     6.910 r  SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.705     9.615    SS_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.521    13.136 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000    13.136    SS
    G17                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_State_Current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 4.266ns (54.822%)  route 3.515ns (45.178%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.711     5.314    CLK_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  FSM_sequential_State_Current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  FSM_sequential_State_Current_reg[1]/Q
                         net (fo=22, routed)          1.027     6.760    State_Current[1]
    SLICE_X1Y74          LUT3 (Prop_lut3_I2_O)        0.299     7.059 r  SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.488     9.547    SCLK_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.548    13.095 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.095    SCLK
    E18                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.035ns  (logic 3.992ns (56.750%)  route 3.043ns (43.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.708     5.311    CLK_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Done_reg/Q
                         net (fo=1, routed)           3.043     8.809    Done_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.536    12.346 r  Done_OBUF_inst/O
                         net (fo=0)                   0.000    12.346    Done
    D17                                                               r  Done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.783ns  (logic 4.147ns (61.145%)  route 2.635ns (38.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.708     5.311    CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  MOSI_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.419     5.730 r  MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           2.635     8.365    MOSI_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.728    12.093 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    12.093    MOSI
    D18                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MISO_TEST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MISO_TEST
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.678ns  (logic 3.994ns (59.805%)  route 2.684ns (40.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.707     5.310    CLK_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  MISO_TEST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  MISO_TEST_reg/Q
                         net (fo=1, routed)           2.684     8.450    MISO_TEST_OBUF
    F18                  OBUF (Prop_obuf_I_O)         3.538    11.988 r  MISO_TEST_OBUF_inst/O
                         net (fo=0)                   0.000    11.988    MISO_TEST
    F18                                                               r  MISO_TEST (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.246ns  (logic 4.025ns (64.438%)  route 2.221ns (35.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.712     5.315    CLK_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  MOUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  MOUT_reg[7]/Q
                         net (fo=1, routed)           2.221     7.992    MOUT_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.561 r  MOUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.561    MOUT[7]
    V11                                                               r  MOUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.234ns  (logic 4.010ns (64.326%)  route 2.224ns (35.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.713     5.316    CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  MOUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  MOUT_reg[5]/Q
                         net (fo=1, routed)           2.224     7.996    MOUT_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.550 r  MOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.550    MOUT[5]
    V14                                                               r  MOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.108ns  (logic 4.008ns (65.624%)  route 2.100ns (34.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.713     5.316    CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  MOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  MOUT_reg[2]/Q
                         net (fo=1, routed)           2.100     7.871    MOUT_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.424 r  MOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.424    MOUT[2]
    U14                                                               r  MOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.099ns  (logic 4.026ns (66.019%)  route 2.072ns (33.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.712     5.315    CLK_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  MOUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  MOUT_reg[6]/Q
                         net (fo=1, routed)           2.072     7.843    MOUT_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.413 r  MOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.413    MOUT[6]
    V12                                                               r  MOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 4.004ns (70.475%)  route 1.677ns (29.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.713     5.316    CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  MOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  MOUT_reg[0]/Q
                         net (fo=1, routed)           1.677     7.449    MOUT_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548    10.997 r  MOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.997    MOUT[0]
    V16                                                               r  MOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MOUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.396ns (81.379%)  route 0.319ns (18.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  MOUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  MOUT_reg[1]/Q
                         net (fo=1, routed)           0.319     1.975    MOUT_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.230 r  MOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.230    MOUT[1]
    T15                                                               r  MOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.373ns (80.048%)  route 0.342ns (19.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  MOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  MOUT_reg[3]/Q
                         net (fo=1, routed)           0.342     1.998    MOUT_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.230 r  MOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.230    MOUT[3]
    T16                                                               r  MOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.393ns (80.953%)  route 0.328ns (19.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.515    CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  MOUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  MOUT_reg[4]/Q
                         net (fo=1, routed)           0.328     1.984    MOUT_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.237 r  MOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.237    MOUT[4]
    V15                                                               r  MOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.389ns (80.050%)  route 0.346ns (19.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.515    CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  MOUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  MOUT_reg[0]/Q
                         net (fo=1, routed)           0.346     2.003    MOUT_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.251 r  MOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.251    MOUT[0]
    V16                                                               r  MOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.394ns (72.995%)  route 0.516ns (27.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.515    CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  MOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  MOUT_reg[2]/Q
                         net (fo=1, routed)           0.516     2.172    MOUT_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.425 r  MOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.425    MOUT[2]
    U14                                                               r  MOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.412ns (73.676%)  route 0.504ns (26.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  MOUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  MOUT_reg[6]/Q
                         net (fo=1, routed)           0.504     2.160    MOUT_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.431 r  MOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.431    MOUT[6]
    V12                                                               r  MOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.396ns (70.860%)  route 0.574ns (29.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.596     1.515    CLK_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  MOUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  MOUT_reg[5]/Q
                         net (fo=1, routed)           0.574     2.230    MOUT_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.485 r  MOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.485    MOUT[5]
    V14                                                               r  MOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.410ns (71.354%)  route 0.566ns (28.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.514    CLK_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  MOUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  MOUT_reg[7]/Q
                         net (fo=1, routed)           0.566     2.222    MOUT_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.491 r  MOUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.491    MOUT[7]
    V11                                                               r  MOUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MISO_TEST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MISO_TEST
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.380ns (63.580%)  route 0.790ns (36.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.511    CLK_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  MISO_TEST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  MISO_TEST_reg/Q
                         net (fo=1, routed)           0.790     2.443    MISO_TEST_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.239     3.681 r  MISO_TEST_OBUF_inst/O
                         net (fo=0)                   0.000     3.681    MISO_TEST
    F18                                                               r  MISO_TEST (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.437ns (65.935%)  route 0.742ns (34.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.513    CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  MOSI_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           0.742     2.384    MOSI_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.309     3.693 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     3.693    MOSI
    D18                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HOLD_SS
                            (input port)
  Destination:            FSM_sequential_State_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 2.117ns (31.126%)  route 4.684ns (68.874%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  HOLD_SS (IN)
                         net (fo=0)                   0.000     0.000    HOLD_SS
    E17                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  HOLD_SS_IBUF_inst/O
                         net (fo=2, routed)           2.934     4.417    HOLD_SS_IBUF
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.152     4.569 r  FSM_sequential_State_Current[1]_i_6/O
                         net (fo=1, routed)           0.850     5.419    FSM_sequential_State_Current[1]_i_6_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.332     5.751 r  FSM_sequential_State_Current[1]_i_2/O
                         net (fo=2, routed)           0.899     6.651    FSM_sequential_State_Current[1]_i_2_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.150     6.801 r  FSM_sequential_State_Current[1]_i_1/O
                         net (fo=1, routed)           0.000     6.801    FSM_sequential_State_Current[1]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  FSM_sequential_State_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.593     5.016    CLK_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  FSM_sequential_State_Current_reg[1]/C

Slack:                    inf
  Source:                 HOLD_SS
                            (input port)
  Destination:            FSM_sequential_State_Current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 2.091ns (30.862%)  route 4.684ns (69.138%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  HOLD_SS (IN)
                         net (fo=0)                   0.000     0.000    HOLD_SS
    E17                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  HOLD_SS_IBUF_inst/O
                         net (fo=2, routed)           2.934     4.417    HOLD_SS_IBUF
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.152     4.569 r  FSM_sequential_State_Current[1]_i_6/O
                         net (fo=1, routed)           0.850     5.419    FSM_sequential_State_Current[1]_i_6_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.332     5.751 r  FSM_sequential_State_Current[1]_i_2/O
                         net (fo=2, routed)           0.899     6.651    FSM_sequential_State_Current[1]_i_2_n_0
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.124     6.775 r  FSM_sequential_State_Current[0]_i_1/O
                         net (fo=1, routed)           0.000     6.775    FSM_sequential_State_Current[0]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  FSM_sequential_State_Current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.593     5.016    CLK_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  FSM_sequential_State_Current_reg[0]/C

Slack:                    inf
  Source:                 MIN[4]
                            (input port)
  Destination:            MOSI_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.263ns  (logic 1.591ns (25.398%)  route 4.672ns (74.602%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  MIN[4] (IN)
                         net (fo=0)                   0.000     0.000    MIN[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  MIN_IBUF[4]_inst/O
                         net (fo=1, routed)           4.672     6.139    MIN_IBUF[4]
    SLICE_X0Y72          LUT3 (Prop_lut3_I0_O)        0.124     6.263 r  MOSI_REG[4]_i_1/O
                         net (fo=1, routed)           0.000     6.263    p_1_in[4]
    SLICE_X0Y72          FDRE                                         r  MOSI_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.591     5.014    CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  MOSI_REG_reg[4]/C

Slack:                    inf
  Source:                 MIN[0]
                            (input port)
  Destination:            MOSI_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.224ns  (logic 1.106ns (17.772%)  route 5.117ns (82.228%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  MIN[0] (IN)
                         net (fo=0)                   0.000     0.000    MIN[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  MIN_IBUF[0]_inst/O
                         net (fo=1, routed)           4.333     5.316    MIN_IBUF[0]
    SLICE_X2Y73          LUT2 (Prop_lut2_I1_O)        0.124     5.440 r  MOSI_REG[0]_i_1/O
                         net (fo=1, routed)           0.784     6.224    p_1_in[0]
    SLICE_X1Y73          FDRE                                         r  MOSI_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590     5.013    CLK_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  MOSI_REG_reg[0]/C

Slack:                    inf
  Source:                 MIN[1]
                            (input port)
  Destination:            MOSI_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.463ns  (logic 1.091ns (19.972%)  route 4.372ns (80.028%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  MIN[1] (IN)
                         net (fo=0)                   0.000     0.000    MIN[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  MIN_IBUF[1]_inst/O
                         net (fo=1, routed)           4.372     5.339    MIN_IBUF[1]
    SLICE_X1Y72          LUT3 (Prop_lut3_I0_O)        0.124     5.463 r  MOSI_REG[1]_i_1/O
                         net (fo=1, routed)           0.000     5.463    p_1_in[1]
    SLICE_X1Y72          FDRE                                         r  MOSI_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.591     5.014    CLK_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  MOSI_REG_reg[1]/C

Slack:                    inf
  Source:                 CPOL
                            (input port)
  Destination:            CntBits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.950ns  (logic 1.883ns (38.043%)  route 3.067ns (61.957%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  CPOL (IN)
                         net (fo=0)                   0.000     0.000    CPOL
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  CPOL_IBUF_inst/O
                         net (fo=3, routed)           1.812     3.297    CPOL_IBUF
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124     3.421 r  CntBits[2]_i_3/O
                         net (fo=1, routed)           0.645     4.067    CntBits[2]_i_3_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I0_O)        0.124     4.191 r  CntBits[2]_i_2/O
                         net (fo=3, routed)           0.609     4.800    SHIFT_TICK_OUT
    SLICE_X2Y73          LUT5 (Prop_lut5_I1_O)        0.150     4.950 r  CntBits[1]_i_1/O
                         net (fo=1, routed)           0.000     4.950    CntBits[1]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  CntBits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590     5.013    CLK_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  CntBits_reg[1]/C

Slack:                    inf
  Source:                 CPOL
                            (input port)
  Destination:            CntBits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.924ns  (logic 1.857ns (37.716%)  route 3.067ns (62.284%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  CPOL (IN)
                         net (fo=0)                   0.000     0.000    CPOL
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  CPOL_IBUF_inst/O
                         net (fo=3, routed)           1.812     3.297    CPOL_IBUF
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124     3.421 r  CntBits[2]_i_3/O
                         net (fo=1, routed)           0.645     4.067    CntBits[2]_i_3_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I0_O)        0.124     4.191 r  CntBits[2]_i_2/O
                         net (fo=3, routed)           0.609     4.800    SHIFT_TICK_OUT
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.124     4.924 r  CntBits[0]_i_1/O
                         net (fo=1, routed)           0.000     4.924    CntBits[0]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  CntBits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590     5.013    CLK_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  CntBits_reg[0]/C

Slack:                    inf
  Source:                 CPOL
                            (input port)
  Destination:            CntBits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.921ns  (logic 1.857ns (37.739%)  route 3.064ns (62.262%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  CPOL (IN)
                         net (fo=0)                   0.000     0.000    CPOL
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  CPOL_IBUF_inst/O
                         net (fo=3, routed)           1.812     3.297    CPOL_IBUF
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124     3.421 r  CntBits[2]_i_3/O
                         net (fo=1, routed)           0.645     4.067    CntBits[2]_i_3_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I0_O)        0.124     4.191 r  CntBits[2]_i_2/O
                         net (fo=3, routed)           0.606     4.797    SHIFT_TICK_OUT
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.124     4.921 r  CntBits[2]_i_1/O
                         net (fo=1, routed)           0.000     4.921    CntBits[2]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  CntBits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590     5.013    CLK_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  CntBits_reg[2]/C

Slack:                    inf
  Source:                 CPOL
                            (input port)
  Destination:            MOSI_REG_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.973ns  (logic 1.609ns (40.499%)  route 2.364ns (59.501%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  CPOL (IN)
                         net (fo=0)                   0.000     0.000    CPOL
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  CPOL_IBUF_inst/O
                         net (fo=3, routed)           1.734     3.220    CPOL_IBUF
    SLICE_X1Y73          LUT6 (Prop_lut6_I2_O)        0.124     3.344 r  MOSI_REG[7]_i_1/O
                         net (fo=8, routed)           0.630     3.973    MOSI_REG[7]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  MOSI_REG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590     5.013    CLK_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  MOSI_REG_reg[0]/C

Slack:                    inf
  Source:                 CPOL
                            (input port)
  Destination:            MISO_REG_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.948ns  (logic 1.609ns (40.756%)  route 2.339ns (59.244%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  CPOL (IN)
                         net (fo=0)                   0.000     0.000    CPOL
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  CPOL_IBUF_inst/O
                         net (fo=3, routed)           1.736     3.222    CPOL_IBUF
    SLICE_X1Y73          LUT6 (Prop_lut6_I4_O)        0.124     3.346 r  MISO_REG[7]_i_1/O
                         net (fo=9, routed)           0.603     3.948    SHIFT_TICK_IN
    SLICE_X0Y73          FDRE                                         r  MISO_REG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.590     5.013    CLK_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  MISO_REG_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MIN[2]
                            (input port)
  Destination:            MOSI_REG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.295ns (38.708%)  route 0.467ns (61.292%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  MIN[2] (IN)
                         net (fo=0)                   0.000     0.000    MIN[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.467     0.717    MIN_IBUF[2]
    SLICE_X0Y72          LUT3 (Prop_lut3_I0_O)        0.045     0.762 r  MOSI_REG[2]_i_1/O
                         net (fo=1, routed)           0.000     0.762    p_1_in[2]
    SLICE_X0Y72          FDRE                                         r  MOSI_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     2.029    CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  MOSI_REG_reg[2]/C

Slack:                    inf
  Source:                 CPHA
                            (input port)
  Destination:            MOSI_REG_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.290ns (34.397%)  route 0.553ns (65.603%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  CPHA (IN)
                         net (fo=0)                   0.000     0.000    CPHA
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CPHA_IBUF_inst/O
                         net (fo=3, routed)           0.422     0.668    CPHA_IBUF
    SLICE_X1Y73          LUT6 (Prop_lut6_I3_O)        0.045     0.713 r  MOSI_REG[7]_i_1/O
                         net (fo=8, routed)           0.131     0.843    MOSI_REG[7]_i_1_n_0
    SLICE_X1Y72          FDRE                                         r  MOSI_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     2.029    CLK_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  MOSI_REG_reg[1]/C

Slack:                    inf
  Source:                 CPHA
                            (input port)
  Destination:            MISO_REG_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.290ns (32.891%)  route 0.592ns (67.109%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  CPHA (IN)
                         net (fo=0)                   0.000     0.000    CPHA
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CPHA_IBUF_inst/O
                         net (fo=3, routed)           0.420     0.666    CPHA_IBUF
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.045     0.711 r  MISO_REG[7]_i_1/O
                         net (fo=9, routed)           0.171     0.882    SHIFT_TICK_IN
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[1]/C

Slack:                    inf
  Source:                 CPHA
                            (input port)
  Destination:            MISO_REG_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.290ns (32.891%)  route 0.592ns (67.109%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  CPHA (IN)
                         net (fo=0)                   0.000     0.000    CPHA
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CPHA_IBUF_inst/O
                         net (fo=3, routed)           0.420     0.666    CPHA_IBUF
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.045     0.711 r  MISO_REG[7]_i_1/O
                         net (fo=9, routed)           0.171     0.882    SHIFT_TICK_IN
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[2]/C

Slack:                    inf
  Source:                 CPHA
                            (input port)
  Destination:            MISO_REG_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.290ns (32.891%)  route 0.592ns (67.109%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  CPHA (IN)
                         net (fo=0)                   0.000     0.000    CPHA
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CPHA_IBUF_inst/O
                         net (fo=3, routed)           0.420     0.666    CPHA_IBUF
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.045     0.711 r  MISO_REG[7]_i_1/O
                         net (fo=9, routed)           0.171     0.882    SHIFT_TICK_IN
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[3]/C

Slack:                    inf
  Source:                 CPHA
                            (input port)
  Destination:            MISO_REG_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.290ns (32.891%)  route 0.592ns (67.109%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  CPHA (IN)
                         net (fo=0)                   0.000     0.000    CPHA
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CPHA_IBUF_inst/O
                         net (fo=3, routed)           0.420     0.666    CPHA_IBUF
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.045     0.711 r  MISO_REG[7]_i_1/O
                         net (fo=9, routed)           0.171     0.882    SHIFT_TICK_IN
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[4]/C

Slack:                    inf
  Source:                 CPHA
                            (input port)
  Destination:            MISO_REG_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.290ns (32.891%)  route 0.592ns (67.109%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  CPHA (IN)
                         net (fo=0)                   0.000     0.000    CPHA
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CPHA_IBUF_inst/O
                         net (fo=3, routed)           0.420     0.666    CPHA_IBUF
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.045     0.711 r  MISO_REG[7]_i_1/O
                         net (fo=9, routed)           0.171     0.882    SHIFT_TICK_IN
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[5]/C

Slack:                    inf
  Source:                 CPHA
                            (input port)
  Destination:            MISO_REG_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.290ns (32.891%)  route 0.592ns (67.109%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  CPHA (IN)
                         net (fo=0)                   0.000     0.000    CPHA
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CPHA_IBUF_inst/O
                         net (fo=3, routed)           0.420     0.666    CPHA_IBUF
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.045     0.711 r  MISO_REG[7]_i_1/O
                         net (fo=9, routed)           0.171     0.882    SHIFT_TICK_IN
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[6]/C

Slack:                    inf
  Source:                 CPHA
                            (input port)
  Destination:            MISO_REG_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.290ns (32.891%)  route 0.592ns (67.109%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  CPHA (IN)
                         net (fo=0)                   0.000     0.000    CPHA
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CPHA_IBUF_inst/O
                         net (fo=3, routed)           0.420     0.666    CPHA_IBUF
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.045     0.711 r  MISO_REG[7]_i_1/O
                         net (fo=9, routed)           0.171     0.882    SHIFT_TICK_IN
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.031    CLK_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  MISO_REG_reg[7]/C

Slack:                    inf
  Source:                 CPHA
                            (input port)
  Destination:            MOSI_REG_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.290ns (32.102%)  route 0.613ns (67.898%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  CPHA (IN)
                         net (fo=0)                   0.000     0.000    CPHA
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CPHA_IBUF_inst/O
                         net (fo=3, routed)           0.422     0.668    CPHA_IBUF
    SLICE_X1Y73          LUT6 (Prop_lut6_I3_O)        0.045     0.713 r  MOSI_REG[7]_i_1/O
                         net (fo=8, routed)           0.191     0.903    MOSI_REG[7]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  MOSI_REG_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     2.029    CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  MOSI_REG_reg[2]/C





