

================================================================
== Vitis HLS Report for 'insert_ethernet_header_512_s'
================================================================
* Date:           Tue Jul 19 06:04:40 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mac_ip_encode_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.296 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     982|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|    1837|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1837|    1047|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |ap_condition_195                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op20_read_state1     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op29_read_state1     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op53_read_state1     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op67_write_state2    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op72_write_state2    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op77_write_state2    |       and|   0|  0|    2|           1|           1|
    |grp_nbreadreq_fu_82_p3            |       and|   0|  0|    2|           1|           0|
    |grp_nbreadreq_fu_96_p3            |       and|   0|  0|    2|           1|           0|
    |p_Result_35_fu_223_p2             |       and|   0|  0|  112|         112|         112|
    |p_Result_s_fu_313_p2              |       and|   0|  0|  112|         112|         112|
    |icmp_ln674_1_fu_173_p2            |      icmp|   0|  0|   16|          25|           7|
    |icmp_ln674_fu_263_p2              |      icmp|   0|  0|   16|          25|           7|
    |icmp_ln82_fu_167_p2               |      icmp|   0|  0|   16|          25|           7|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|    2|           1|           1|
    |currWord_data_V_fu_329_p3         |    select|   0|  0|  428|           1|         512|
    |select_ln674_1_fu_297_p3          |    select|   0|  0|  108|           1|         112|
    |select_ln674_2_fu_305_p3          |    select|   0|  0|   18|           1|          18|
    |select_ln674_3_fu_195_p3          |    select|   0|  0|    2|           1|           1|
    |select_ln674_4_fu_207_p3          |    select|   0|  0|  108|           1|         112|
    |select_ln674_5_fu_215_p3          |    select|   0|  0|   18|           1|          18|
    |select_ln674_fu_285_p3            |    select|   0|  0|    2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  982|         319|        1031|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+------+-----------+
    |           Name          | LUT| Input Size| Bits | Total Bits|
    +-------------------------+----+-----------+------+-----------+
    |ap_done                  |   9|          2|     1|          2|
    |dataOut_internal_blk_n   |   9|          2|     1|          2|
    |dataOut_internal_din     |  20|          4|  1024|       4096|
    |dataStreamBuffer4_blk_n  |   9|          2|     1|          2|
    |ge_state                 |   9|          2|     2|          4|
    |headerFifo_blk_n         |   9|          2|     1|          2|
    +-------------------------+----+-----------+------+-----------+
    |Total                    |  65|         14|  1030|       4108|
    +-------------------------+----+-----------+------+-----------+

    * Register: 
    +--------------------------------+------+----+------+-----------+
    |              Name              |  FF  | LUT| Bits | Const Bits|
    +--------------------------------+------+----+------+-----------+
    |ap_CS_fsm                       |     1|   0|     1|          0|
    |ap_done_reg                     |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1         |     1|   0|     1|          0|
    |dataStreamBuffer4_read_reg_383  |  1024|   0|  1024|          0|
    |ge_state                        |     2|   0|     2|          0|
    |ge_state_load_reg_375           |     2|   0|     2|          0|
    |icmp_ln82_reg_408               |     1|   0|     1|          0|
    |p_Result_35_reg_413             |   112|   0|   112|          0|
    |p_Result_s_reg_427              |   112|   0|   112|          0|
    |tmp_2_reg_418                   |    65|   0|    65|          0|
    |tmp_3_i_reg_379                 |     1|   0|     1|          0|
    |tmp_4_i_reg_395                 |     1|   0|     1|          0|
    |tmp_data_V_1_reg_399            |   512|   0|   512|          0|
    |tmp_i_54_reg_391                |     1|   0|     1|          0|
    |tmp_i_reg_423                   |     1|   0|     1|          0|
    +--------------------------------+------+----+------+-----------+
    |Total                           |  1837|   0|  1837|          0|
    +--------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+------+------------+-----------------------------+--------------+
|         RTL Ports         | Dir | Bits |  Protocol  |        Source Object        |    C Type    |
+---------------------------+-----+------+------------+-----------------------------+--------------+
|ap_clk                     |   in|     1|  ap_ctrl_hs|  insert_ethernet_header<512>|  return value|
|ap_rst                     |   in|     1|  ap_ctrl_hs|  insert_ethernet_header<512>|  return value|
|ap_start                   |   in|     1|  ap_ctrl_hs|  insert_ethernet_header<512>|  return value|
|ap_done                    |  out|     1|  ap_ctrl_hs|  insert_ethernet_header<512>|  return value|
|ap_continue                |   in|     1|  ap_ctrl_hs|  insert_ethernet_header<512>|  return value|
|ap_idle                    |  out|     1|  ap_ctrl_hs|  insert_ethernet_header<512>|  return value|
|ap_ready                   |  out|     1|  ap_ctrl_hs|  insert_ethernet_header<512>|  return value|
|dataStreamBuffer4_dout     |   in|  1024|     ap_fifo|            dataStreamBuffer4|       pointer|
|dataStreamBuffer4_empty_n  |   in|     1|     ap_fifo|            dataStreamBuffer4|       pointer|
|dataStreamBuffer4_read     |  out|     1|     ap_fifo|            dataStreamBuffer4|       pointer|
|headerFifo_dout            |   in|   256|     ap_fifo|                   headerFifo|       pointer|
|headerFifo_empty_n         |   in|     1|     ap_fifo|                   headerFifo|       pointer|
|headerFifo_read            |  out|     1|     ap_fifo|                   headerFifo|       pointer|
|dataOut_internal_din       |  out|  1024|     ap_fifo|             dataOut_internal|       pointer|
|dataOut_internal_full_n    |   in|     1|     ap_fifo|             dataOut_internal|       pointer|
|dataOut_internal_write     |  out|     1|     ap_fifo|             dataOut_internal|       pointer|
+---------------------------+-----+------+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer4, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer4, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer4, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %headerFifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %headerFifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %headerFifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataStreamBuffer4, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %headerFifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln211 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:211]   --->   Operation 15 'specpipeline' 'specpipeline_ln211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ge_state_load = load i2 %ge_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:222]   --->   Operation 16 'load' 'ge_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%switch_ln222 = switch i2 %ge_state_load, void %insert_ethernet_header<512>.exit, i2 0, void, i2 1, void, i2 2, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:222]   --->   Operation 17 'switch' 'switch_ln222' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %dataStreamBuffer4, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 18 'nbreadreq' 'tmp_3_i' <Predicate = (ge_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %tmp_3_i, void %insert_ethernet_header<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:261]   --->   Operation 19 'br' 'br_ln261' <Predicate = (ge_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.16ns)   --->   "%dataStreamBuffer4_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %dataStreamBuffer4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'dataStreamBuffer4_read' <Predicate = (ge_state_load == 2 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %dataStreamBuffer4_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'bitselect' 'tmp_last_V_3' <Predicate = (ge_state_load == 2 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %tmp_last_V_3, void %insert_ethernet_header<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:265]   --->   Operation 22 'br' 'br_ln265' <Predicate = (ge_state_load == 2 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln267 = store i2 1, i2 %ge_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:267]   --->   Operation 23 'store' 'store_ln267' <Predicate = (ge_state_load == 2 & tmp_3_i & tmp_last_V_3)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln268 = br void %insert_ethernet_header<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:268]   --->   Operation 24 'br' 'br_ln268' <Predicate = (ge_state_load == 2 & tmp_3_i & tmp_last_V_3)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i_54 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %headerFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 25 'nbreadreq' 'tmp_i_54' <Predicate = (ge_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %tmp_i_54, void %insert_ethernet_header<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:240]   --->   Operation 26 'br' 'br_ln240' <Predicate = (ge_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %dataStreamBuffer4, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 27 'nbreadreq' 'tmp_4_i' <Predicate = (ge_state_load == 1 & tmp_i_54)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %tmp_4_i, void %insert_ethernet_header<512>.exit, void %_ifconv1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:240]   --->   Operation 28 'br' 'br_ln240' <Predicate = (ge_state_load == 1 & tmp_i_54)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.16ns)   --->   "%headerFifo_read_1 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %headerFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'headerFifo_read_1' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Result_35)   --->   "%p_Val2_6 = partselect i112 @_ssdm_op_PartSelect.i112.i256.i32.i32, i256 %headerFifo_read_1, i32 128, i32 239" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'p_Val2_6' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.16ns)   --->   "%dataStreamBuffer4_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %dataStreamBuffer4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'dataStreamBuffer4_read_1' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = trunc i1024 %dataStreamBuffer4_read_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'trunc' 'tmp_data_V_1' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %dataStreamBuffer4_read_1, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'bitselect' 'tmp_last_V' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %headerFifo_read_1, i32 16, i32 31" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:76]   --->   Operation 34 'partselect' 'tmp_1' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%and_ln76_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_1, i9 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:76]   --->   Operation 35 'bitconcatenate' 'and_ln76_1' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.77ns)   --->   "%icmp_ln82 = icmp_ult  i25 %and_ln76_1, i25 112" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:82]   --->   Operation 36 'icmp' 'icmp_ln82' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.77ns)   --->   "%icmp_ln674_1 = icmp_ugt  i25 %and_ln76_1, i25 111"   --->   Operation 37 'icmp' 'icmp_ln674_1' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Result_35)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %headerFifo_read_1, i32 128"   --->   Operation 38 'bitselect' 'tmp_72' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_35)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %headerFifo_read_1, i32 239"   --->   Operation 39 'bitselect' 'tmp_73' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_35)   --->   "%select_ln674_3 = select i1 %icmp_ln674_1, i1 %tmp_72, i1 %tmp_73"   --->   Operation 40 'select' 'select_ln674_3' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Result_35)   --->   "%zext_ln674_1 = zext i1 %select_ln674_3"   --->   Operation 41 'zext' 'zext_ln674_1' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Result_35)   --->   "%select_ln674_4 = select i1 %icmp_ln674_1, i112 %zext_ln674_1, i112 %p_Val2_6"   --->   Operation 42 'select' 'select_ln674_4' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Result_35)   --->   "%select_ln674_5 = select i1 %icmp_ln674_1, i112 262143, i112 5192296858534827628530496329220095"   --->   Operation 43 'select' 'select_ln674_5' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.34ns) (out node of the LUT)   --->   "%p_Result_35 = and i112 %select_ln674_4, i112 %select_ln674_5"   --->   Operation 44 'and' 'p_Result_35' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i65 @_ssdm_op_PartSelect.i65.i1024.i32.i32, i1024 %dataStreamBuffer4_read_1, i32 512, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'partselect' 'tmp_2' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %tmp_last_V, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:250]   --->   Operation 46 'br' 'br_ln250' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln252 = store i2 2, i2 %ge_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:252]   --->   Operation 47 'store' 'store_ln252' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i & !tmp_last_V)> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln253 = br void %insert_ethernet_header<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:253]   --->   Operation 48 'br' 'br_ln253' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i & !tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln256 = store i2 1, i2 %ge_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:256]   --->   Operation 49 'store' 'store_ln256' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i & tmp_last_V)> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %insert_ethernet_header<512>.exit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %headerFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 51 'nbreadreq' 'tmp_i' <Predicate = (ge_state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %tmp_i, void %insert_ethernet_header<512>.exit, void %_ifconv" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:226]   --->   Operation 52 'br' 'br_ln226' <Predicate = (ge_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.16ns)   --->   "%headerFifo_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %headerFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'headerFifo_read' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%p_Val2_s = partselect i112 @_ssdm_op_PartSelect.i112.i256.i32.i32, i256 %headerFifo_read, i32 128, i32 239" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'partselect' 'p_Val2_s' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %headerFifo_read, i32 16, i32 31" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:76]   --->   Operation 55 'partselect' 'tmp' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp, i9 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:76]   --->   Operation 56 'bitconcatenate' 'and_ln' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.77ns)   --->   "%icmp_ln674 = icmp_ugt  i25 %and_ln, i25 111"   --->   Operation 57 'icmp' 'icmp_ln674' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %headerFifo_read, i32 128"   --->   Operation 58 'bitselect' 'tmp_68' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %headerFifo_read, i32 239"   --->   Operation 59 'bitselect' 'tmp_69' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln674 = select i1 %icmp_ln674, i1 %tmp_68, i1 %tmp_69"   --->   Operation 60 'select' 'select_ln674' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln674 = zext i1 %select_ln674"   --->   Operation 61 'zext' 'zext_ln674' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln674_1 = select i1 %icmp_ln674, i112 %zext_ln674, i112 %p_Val2_s"   --->   Operation 62 'select' 'select_ln674_1' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln674_2 = select i1 %icmp_ln674, i112 262143, i112 5192296858534827628530496329220095"   --->   Operation 63 'select' 'select_ln674_2' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.34ns) (out node of the LUT)   --->   "%p_Result_s = and i112 %select_ln674_1, i112 %select_ln674_2"   --->   Operation 64 'and' 'p_Result_s' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln232 = store i2 1, i2 %ge_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:232]   --->   Operation 65 'store' 'store_ln232' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln236 = br void %insert_ethernet_header<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:236]   --->   Operation 66 'br' 'br_ln236' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 67 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %dataOut_internal, i1024 %dataStreamBuffer4_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'write' 'write_ln174' <Predicate = (ge_state_load == 2 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node currWord_data_V)   --->   "%p_Result_36 = partset i512 @llvm.part.set.i512.i112, i512 %tmp_data_V_1, i112 %p_Result_35, i32 0, i32 111"   --->   Operation 68 'partset' 'p_Result_36' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i & icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.57ns) (out node of the LUT)   --->   "%currWord_data_V = select i1 %icmp_ln82, i512 %p_Result_36, i512 %tmp_data_V_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:82]   --->   Operation 69 'select' 'currWord_data_V' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp_2, i512 %currWord_data_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'bitconcatenate' 'tmp_s' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i577 %tmp_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'zext' 'zext_ln174_1' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %dataOut_internal, i1024 %zext_ln174_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'write' 'write_ln174' <Predicate = (ge_state_load == 1 & tmp_i_54 & tmp_4_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_34 = partset i512 @llvm.part.set.i512.i112, i512 0, i112 %p_Result_s, i32 0, i32 111"   --->   Operation 73 'partset' 'p_Result_34' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i512, i1 1, i512 %p_Result_34" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'bitconcatenate' 'or_ln' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i513 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'sext' 'sext_ln174' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i576 %sext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'zext' 'zext_ln174' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %dataOut_internal, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'write' 'write_ln174' <Predicate = (ge_state_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ge_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ headerFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataOut_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreamBuffer4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specpipeline_ln211       (specpipeline  ) [ 000]
ge_state_load            (load          ) [ 011]
switch_ln222             (switch        ) [ 000]
tmp_3_i                  (nbreadreq     ) [ 011]
br_ln261                 (br            ) [ 000]
dataStreamBuffer4_read   (read          ) [ 011]
tmp_last_V_3             (bitselect     ) [ 010]
br_ln265                 (br            ) [ 000]
store_ln267              (store         ) [ 000]
br_ln268                 (br            ) [ 000]
tmp_i_54                 (nbreadreq     ) [ 011]
br_ln240                 (br            ) [ 000]
tmp_4_i                  (nbreadreq     ) [ 011]
br_ln240                 (br            ) [ 000]
headerFifo_read_1        (read          ) [ 000]
p_Val2_6                 (partselect    ) [ 000]
dataStreamBuffer4_read_1 (read          ) [ 000]
tmp_data_V_1             (trunc         ) [ 011]
tmp_last_V               (bitselect     ) [ 010]
tmp_1                    (partselect    ) [ 000]
and_ln76_1               (bitconcatenate) [ 000]
icmp_ln82                (icmp          ) [ 011]
icmp_ln674_1             (icmp          ) [ 000]
tmp_72                   (bitselect     ) [ 000]
tmp_73                   (bitselect     ) [ 000]
select_ln674_3           (select        ) [ 000]
zext_ln674_1             (zext          ) [ 000]
select_ln674_4           (select        ) [ 000]
select_ln674_5           (select        ) [ 000]
p_Result_35              (and           ) [ 011]
tmp_2                    (partselect    ) [ 011]
br_ln250                 (br            ) [ 000]
store_ln252              (store         ) [ 000]
br_ln253                 (br            ) [ 000]
store_ln256              (store         ) [ 000]
br_ln0                   (br            ) [ 000]
tmp_i                    (nbreadreq     ) [ 011]
br_ln226                 (br            ) [ 000]
headerFifo_read          (read          ) [ 000]
p_Val2_s                 (partselect    ) [ 000]
tmp                      (partselect    ) [ 000]
and_ln                   (bitconcatenate) [ 000]
icmp_ln674               (icmp          ) [ 000]
tmp_68                   (bitselect     ) [ 000]
tmp_69                   (bitselect     ) [ 000]
select_ln674             (select        ) [ 000]
zext_ln674               (zext          ) [ 000]
select_ln674_1           (select        ) [ 000]
select_ln674_2           (select        ) [ 000]
p_Result_s               (and           ) [ 011]
store_ln232              (store         ) [ 000]
br_ln236                 (br            ) [ 000]
write_ln174              (write         ) [ 000]
p_Result_36              (partset       ) [ 000]
currWord_data_V          (select        ) [ 000]
tmp_s                    (bitconcatenate) [ 000]
zext_ln174_1             (zext          ) [ 000]
write_ln174              (write         ) [ 000]
p_Result_34              (partset       ) [ 000]
or_ln                    (bitconcatenate) [ 000]
sext_ln174               (sext          ) [ 000]
zext_ln174               (zext          ) [ 000]
write_ln174              (write         ) [ 000]
ret_ln0                  (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ge_state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ge_state"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="headerFifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="headerFifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dataOut_internal">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_internal"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataStreamBuffer4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreamBuffer4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i112.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i65.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i112"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i65.i512"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i513.i1.i512"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="grp_nbreadreq_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1024" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_3_i/1 tmp_4_i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1024" slack="0"/>
<pin id="92" dir="0" index="1" bw="1024" slack="0"/>
<pin id="93" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dataStreamBuffer4_read/1 dataStreamBuffer4_read_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_nbreadreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="256" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_54/1 tmp_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="256" slack="0"/>
<pin id="106" dir="0" index="1" bw="256" slack="0"/>
<pin id="107" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="headerFifo_read_1/1 headerFifo_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="1024" slack="0"/>
<pin id="113" dir="0" index="2" bw="1024" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="1024" slack="0"/>
<pin id="120" dir="0" index="2" bw="11" slack="0"/>
<pin id="121" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V_3/1 tmp_last_V/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/1 store_ln256/1 store_ln232/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="256" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="0" index="3" bw="6" slack="0"/>
<pin id="136" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 tmp/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="ge_state_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ge_state_load/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_Val2_6_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="112" slack="0"/>
<pin id="147" dir="0" index="1" bw="256" slack="0"/>
<pin id="148" dir="0" index="2" bw="9" slack="0"/>
<pin id="149" dir="0" index="3" bw="9" slack="0"/>
<pin id="150" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_data_V_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1024" slack="0"/>
<pin id="157" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="and_ln76_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="25" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln76_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln82_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="25" slack="0"/>
<pin id="169" dir="0" index="1" bw="25" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln674_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="25" slack="0"/>
<pin id="175" dir="0" index="1" bw="25" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_72_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="256" slack="0"/>
<pin id="182" dir="0" index="2" bw="9" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_72/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_73_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="256" slack="0"/>
<pin id="190" dir="0" index="2" bw="9" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_73/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln674_3_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_3/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln674_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln674_4_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="112" slack="0"/>
<pin id="210" dir="0" index="2" bw="112" slack="0"/>
<pin id="211" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_4/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln674_5_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="112" slack="0"/>
<pin id="218" dir="0" index="2" bw="112" slack="0"/>
<pin id="219" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_5/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_Result_35_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="112" slack="0"/>
<pin id="225" dir="0" index="1" bw="112" slack="0"/>
<pin id="226" dir="1" index="2" bw="112" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_35/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="65" slack="0"/>
<pin id="231" dir="0" index="1" bw="1024" slack="0"/>
<pin id="232" dir="0" index="2" bw="11" slack="0"/>
<pin id="233" dir="0" index="3" bw="11" slack="0"/>
<pin id="234" dir="1" index="4" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln252_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Val2_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="112" slack="0"/>
<pin id="247" dir="0" index="1" bw="256" slack="0"/>
<pin id="248" dir="0" index="2" bw="9" slack="0"/>
<pin id="249" dir="0" index="3" bw="9" slack="0"/>
<pin id="250" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="and_ln_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="25" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln674_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="25" slack="0"/>
<pin id="265" dir="0" index="1" bw="25" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_68_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="256" slack="0"/>
<pin id="272" dir="0" index="2" bw="9" slack="0"/>
<pin id="273" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_69_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="256" slack="0"/>
<pin id="280" dir="0" index="2" bw="9" slack="0"/>
<pin id="281" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln674_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln674_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln674_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="112" slack="0"/>
<pin id="300" dir="0" index="2" bw="112" slack="0"/>
<pin id="301" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_1/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln674_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="112" slack="0"/>
<pin id="308" dir="0" index="2" bw="112" slack="0"/>
<pin id="309" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_2/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_Result_s_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="112" slack="0"/>
<pin id="315" dir="0" index="1" bw="112" slack="0"/>
<pin id="316" dir="1" index="2" bw="112" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Result_36_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="512" slack="0"/>
<pin id="321" dir="0" index="1" bw="512" slack="1"/>
<pin id="322" dir="0" index="2" bw="112" slack="1"/>
<pin id="323" dir="0" index="3" bw="1" slack="0"/>
<pin id="324" dir="0" index="4" bw="8" slack="0"/>
<pin id="325" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_36/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="currWord_data_V_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="512" slack="0"/>
<pin id="332" dir="0" index="2" bw="512" slack="1"/>
<pin id="333" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="currWord_data_V/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_s_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="577" slack="0"/>
<pin id="337" dir="0" index="1" bw="65" slack="1"/>
<pin id="338" dir="0" index="2" bw="512" slack="0"/>
<pin id="339" dir="1" index="3" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln174_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="577" slack="0"/>
<pin id="344" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_Result_34_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="512" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="112" slack="1"/>
<pin id="351" dir="0" index="3" bw="1" slack="0"/>
<pin id="352" dir="0" index="4" bw="8" slack="0"/>
<pin id="353" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_34/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_ln_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="513" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="512" slack="0"/>
<pin id="362" dir="1" index="3" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln174_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="513" slack="0"/>
<pin id="368" dir="1" index="1" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln174_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="513" slack="0"/>
<pin id="372" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="375" class="1005" name="ge_state_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="1"/>
<pin id="377" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="ge_state_load "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_3_i_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="383" class="1005" name="dataStreamBuffer4_read_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1024" slack="1"/>
<pin id="385" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="dataStreamBuffer4_read "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_i_54_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_54 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_4_i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_data_V_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="512" slack="1"/>
<pin id="401" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="408" class="1005" name="icmp_ln82_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="413" class="1005" name="p_Result_35_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="112" slack="1"/>
<pin id="415" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_35 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_2_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="65" slack="1"/>
<pin id="420" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_i_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="427" class="1005" name="p_Result_s_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="112" slack="1"/>
<pin id="429" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="68" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="90" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="104" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="104" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="158"><net_src comp="90" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="131" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="159" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="56" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="104" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="104" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="173" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="179" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="187" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="173" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="145" pin="4"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="173" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="60" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="207" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="215" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="64" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="90" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="66" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="0" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="104" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="131" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="56" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="104" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="40" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="104" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="290"><net_src comp="263" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="269" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="277" pin="3"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="263" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="245" pin="4"/><net_sink comp="297" pin=2"/></net>

<net id="310"><net_src comp="263" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="60" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="62" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="297" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="305" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="326"><net_src comp="70" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="12" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="328"><net_src comp="72" pin="0"/><net_sink comp="319" pin=4"/></net>

<net id="334"><net_src comp="319" pin="5"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="74" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="329" pin="3"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="354"><net_src comp="70" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="76" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="12" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="357"><net_src comp="72" pin="0"/><net_sink comp="347" pin=4"/></net>

<net id="363"><net_src comp="78" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="80" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="347" pin="5"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="378"><net_src comp="141" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="82" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="90" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="394"><net_src comp="96" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="82" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="155" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="411"><net_src comp="167" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="416"><net_src comp="223" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="421"><net_src comp="229" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="426"><net_src comp="96" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="313" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="347" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ge_state | {1 }
	Port: headerFifo | {}
	Port: dataOut_internal | {2 }
	Port: dataStreamBuffer4 | {}
 - Input state : 
	Port: insert_ethernet_header<512> : ge_state | {1 }
	Port: insert_ethernet_header<512> : headerFifo | {1 }
	Port: insert_ethernet_header<512> : dataOut_internal | {}
	Port: insert_ethernet_header<512> : dataStreamBuffer4 | {1 }
  - Chain level:
	State 1
		switch_ln222 : 1
		br_ln265 : 1
		and_ln76_1 : 1
		icmp_ln82 : 2
		icmp_ln674_1 : 2
		select_ln674_3 : 3
		zext_ln674_1 : 4
		select_ln674_4 : 5
		select_ln674_5 : 3
		p_Result_35 : 6
		br_ln250 : 1
		and_ln : 1
		icmp_ln674 : 2
		select_ln674 : 3
		zext_ln674 : 4
		select_ln674_1 : 5
		select_ln674_2 : 3
		p_Result_s : 6
	State 2
		currWord_data_V : 1
		tmp_s : 2
		zext_ln174_1 : 3
		write_ln174 : 4
		or_ln : 1
		sext_ln174 : 2
		zext_ln174 : 3
		write_ln174 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |  select_ln674_3_fu_195 |    0    |    2    |
|          |  select_ln674_4_fu_207 |    0    |   108   |
|          |  select_ln674_5_fu_215 |    0    |   108   |
|  select  |   select_ln674_fu_285  |    0    |    2    |
|          |  select_ln674_1_fu_297 |    0    |   108   |
|          |  select_ln674_2_fu_305 |    0    |   108   |
|          | currWord_data_V_fu_329 |    0    |   428   |
|----------|------------------------|---------|---------|
|    and   |   p_Result_35_fu_223   |    0    |   112   |
|          |    p_Result_s_fu_313   |    0    |   112   |
|----------|------------------------|---------|---------|
|          |    icmp_ln82_fu_167    |    0    |    16   |
|   icmp   |   icmp_ln674_1_fu_173  |    0    |    16   |
|          |    icmp_ln674_fu_263   |    0    |    16   |
|----------|------------------------|---------|---------|
| nbreadreq|   grp_nbreadreq_fu_82  |    0    |    0    |
|          |   grp_nbreadreq_fu_96  |    0    |    0    |
|----------|------------------------|---------|---------|
|   read   |     grp_read_fu_90     |    0    |    0    |
|          |     grp_read_fu_104    |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_110    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       grp_fu_117       |    0    |    0    |
|          |      tmp_72_fu_179     |    0    |    0    |
| bitselect|      tmp_73_fu_187     |    0    |    0    |
|          |      tmp_68_fu_269     |    0    |    0    |
|          |      tmp_69_fu_277     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       grp_fu_131       |    0    |    0    |
|partselect|     p_Val2_6_fu_145    |    0    |    0    |
|          |      tmp_2_fu_229      |    0    |    0    |
|          |     p_Val2_s_fu_245    |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   tmp_data_V_1_fu_155  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    and_ln76_1_fu_159   |    0    |    0    |
|bitconcatenate|      and_ln_fu_255     |    0    |    0    |
|          |      tmp_s_fu_335      |    0    |    0    |
|          |      or_ln_fu_358      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln674_1_fu_203  |    0    |    0    |
|   zext   |    zext_ln674_fu_293   |    0    |    0    |
|          |   zext_ln174_1_fu_342  |    0    |    0    |
|          |    zext_ln174_fu_370   |    0    |    0    |
|----------|------------------------|---------|---------|
|  partset |   p_Result_36_fu_319   |    0    |    0    |
|          |   p_Result_34_fu_347   |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln174_fu_366   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   1136  |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|dataStreamBuffer4_read_reg_383|  1024  |
|     ge_state_load_reg_375    |    2   |
|       icmp_ln82_reg_408      |    1   |
|      p_Result_35_reg_413     |   112  |
|      p_Result_s_reg_427      |   112  |
|         tmp_2_reg_418        |   65   |
|        tmp_3_i_reg_379       |    1   |
|        tmp_4_i_reg_395       |    1   |
|     tmp_data_V_1_reg_399     |   512  |
|       tmp_i_54_reg_391       |    1   |
|         tmp_i_reg_423        |    1   |
+------------------------------+--------+
|             Total            |  1832  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_110 |  p2  |   3  | 1024 |  3072  ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  3072  || 0.419857||    14   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1136  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |  1832  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1832  |  1150  |
+-----------+--------+--------+--------+
