* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jul 13 2021 16:01:56

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  D:/projects/FPGA/ksenia/pwm_project/changing_pwm_parameters/changing_pwm_parameters/changing_pwm_parameters_Implmnt\sbt\netlist\oadb-top  --package  VQ100  --outdir  D:/projects/FPGA/ksenia/pwm_project/changing_pwm_parameters/changing_pwm_parameters/changing_pwm_parameters_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/projects/FPGA/ksenia/pwm_project/changing_pwm_parameters/changing_pwm_parameters/changing_pwm_parameters_Implmnt\sbt\outputs\placer\top_pl.sdc  --dst_sdc_file  D:/projects/FPGA/ksenia/pwm_project/changing_pwm_parameters/changing_pwm_parameters/changing_pwm_parameters_Implmnt\sbt\outputs\packer\top_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: VQ100
Size: 12 X 16

***** Design Utilization Info *****
Design: top
Used Logic Cell: 87/1280
Used Logic Tile: 20/160
Used IO Cell:    4/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK_0_c_g
Clock Source: clk 
Clock Driver: CLK_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 44
Fanout to Tile: 11

Clock Domain: un1_ten_ms_i
Clock Source: un1_ten_ms_10 un1_ten_ms_7 un1_ten_ms_8 un1_ten_ms_9 
Clock Driver: delay_RNI55JF4_10 (SB_LUT4)
Driver Position: (2, 2, 6)
Fanout to FF: 12
Fanout to Tile: 6


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 2 0 0 0 0 0 0 0 0 0 0   
 8|   4 8 0 0 0 0 0 0 0 0 0 0   
 7|   8 5 0 0 0 0 0 0 0 0 0 0   
 6|   5 7 0 0 0 0 0 0 0 0 0 0   
 5|   1 8 0 0 0 0 0 0 0 0 0 0   
 4|   0 4 0 0 0 0 0 0 0 0 0 0   
 3|   8 1 0 2 2 1 0 0 0 0 0 0   
 2|   8 4 0 4 1 4 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.35

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  4  0  0  0  0  0  0  0  0  0  0    
 8|     6 16  0  0  0  0  0  0  0  0  0  0    
 7|     9 11  0  0  0  0  0  0  0  0  0  0    
 6|     9 19  0  0  0  0  0  0  0  0  0  0    
 5|     4 13  0  0  0  0  0  0  0  0  0  0    
 4|     0  9  0  0  0  0  0  0  0  0  0  0    
 3|    14  4  0  3  3  4  0  0  0  0  0  0    
 2|    16 15  0  4  4  4  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 19
Average number of input nets per logic tile: 8.55

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  4  0  0  0  0  0  0  0  0  0  0    
 8|     6 16  0  0  0  0  0  0  0  0  0  0    
 7|     9 12  0  0  0  0  0  0  0  0  0  0    
 6|    17 24  0  0  0  0  0  0  0  0  0  0    
 5|     4 26  0  0  0  0  0  0  0  0  0  0    
 4|     0 11  0  0  0  0  0  0  0  0  0  0    
 3|    18  4  0  5  5  4  0  0  0  0  0  0    
 2|    16 15  0  9  4  9  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 26
Average number of input pins per logic tile: 10.90

***** Run Time Info *****
Run Time:  0
