From 56c5584ec657641c8592da1879afdc2abe367d41 Mon Sep 17 00:00:00 2001
From: Wallace Wang <r59996@freescale.com>
Date: Thu, 28 Aug 2008 18:05:36 +0800
Subject: [PATCH] ENGR00089534 MX35: Enable IRAM for 5.1 audio playback

Use the IRAM for 5.1 audio sdma buffer

Signed-off-by: Wallace Wang <r59996@freescale.com>
---
 arch/arm/mach-mx35/dma.c |   20 ++++++++++----------
 1 files changed, 10 insertions(+), 10 deletions(-)

diff --git a/arch/arm/mach-mx35/dma.c b/arch/arm/mach-mx35/dma.c
index 721fc8a..6596a19 100644
--- a/arch/arm/mach-mx35/dma.c
+++ b/arch/arm/mach-mx35/dma.c
@@ -18,9 +18,9 @@
 #include "serial.h"
 
 #ifdef CONFIG_SND_MXC_SOC_IRAM
-#define trans_type  int_2_per
+#define soc_trans_type  int_2_per
 #else
-#define trans_type emi_2_per
+#define soc_trans_type emi_2_per
 #endif
 
 #define MXC_SPDIF_TXFIFO_WML      8
@@ -208,7 +208,7 @@ static mxc_sdma_channel_params_t mxc_sdma_ssi1_8bit_tx0_params = {
 			.watermark_level = MXC_SSI_TXFIFO_WML,
 			.per_address = SSI1_BASE_ADDR + MXC_SSI_TX0_REG,
 			.peripheral_type = SSI,
-			.transfer_type = trans_type,
+			.transfer_type = soc_trans_type,
 			.event_id = DMA_REQ_SSI1_TX1,
 			.bd_number = 32,
 			.word_size = TRANSFER_8BIT,
@@ -236,7 +236,7 @@ static mxc_sdma_channel_params_t mxc_sdma_ssi1_16bit_tx0_params = {
 			.watermark_level = MXC_SSI_TXFIFO_WML,
 			.per_address = SSI1_BASE_ADDR + MXC_SSI_TX0_REG,
 			.peripheral_type = SSI,
-			.transfer_type = trans_type,
+			.transfer_type = soc_trans_type,
 			.event_id = DMA_REQ_SSI1_TX1,
 			.bd_number = 32,
 			.word_size = TRANSFER_16BIT,
@@ -264,7 +264,7 @@ static mxc_sdma_channel_params_t mxc_sdma_ssi1_24bit_tx0_params = {
 			.watermark_level = MXC_SSI_TXFIFO_WML,
 			.per_address = SSI1_BASE_ADDR + MXC_SSI_TX0_REG,
 			.peripheral_type = SSI,
-			.transfer_type = trans_type,
+			.transfer_type = soc_trans_type,
 			.event_id = DMA_REQ_SSI1_TX1,
 			.bd_number = 32,
 			.word_size = TRANSFER_32BIT,
@@ -292,7 +292,7 @@ static mxc_sdma_channel_params_t mxc_sdma_ssi1_8bit_tx1_params = {
 			.watermark_level = MXC_SSI_TXFIFO_WML,
 			.per_address = SSI1_BASE_ADDR + MXC_SSI_TX1_REG,
 			.peripheral_type = SSI,
-			.transfer_type = trans_type,
+			.transfer_type = soc_trans_type,
 			.event_id = DMA_REQ_SSI1_TX2,
 			.bd_number = 32,
 			.word_size = TRANSFER_8BIT,
@@ -320,7 +320,7 @@ static mxc_sdma_channel_params_t mxc_sdma_ssi1_16bit_tx1_params = {
 			.watermark_level = MXC_SSI_TXFIFO_WML,
 			.per_address = SSI1_BASE_ADDR + MXC_SSI_TX1_REG,
 			.peripheral_type = SSI,
-			.transfer_type = trans_type,
+			.transfer_type = soc_trans_type,
 			.event_id = DMA_REQ_SSI1_TX2,
 			.bd_number = 32,
 			.word_size = TRANSFER_16BIT,
@@ -348,7 +348,7 @@ static mxc_sdma_channel_params_t mxc_sdma_ssi1_24bit_tx1_params = {
 			.watermark_level = MXC_SSI_TXFIFO_WML,
 			.per_address = SSI1_BASE_ADDR + MXC_SSI_TX1_REG,
 			.peripheral_type = SSI,
-			.transfer_type = trans_type,
+			.transfer_type = soc_trans_type,
 			.event_id = DMA_REQ_SSI1_TX2,
 			.bd_number = 32,
 			.word_size = TRANSFER_32BIT,
@@ -628,7 +628,7 @@ static mxc_sdma_channel_params_t mxc_sdma_esai_16bit_tx_params = {
 			.watermark_level = MXC_ESAI_FIFO_WML,
 			.per_address = ESAI_BASE_ADDR + MXC_ESAI_TX_REG,
 			.peripheral_type = ESAI,
-			.transfer_type = emi_2_per,
+			.transfer_type = soc_trans_type,
 			.event_id = DMA_REQ_ESAI_TX,
 			.bd_number = 32,
 			.word_size = TRANSFER_16BIT,
@@ -656,7 +656,7 @@ static mxc_sdma_channel_params_t mxc_sdma_esai_24bit_tx_params = {
 			.watermark_level = MXC_ESAI_FIFO_WML,
 			.per_address = ESAI_BASE_ADDR + MXC_ESAI_TX_REG,
 			.peripheral_type = ESAI,
-			.transfer_type = emi_2_per,
+			.transfer_type = soc_trans_type,
 			.event_id = DMA_REQ_ESAI_TX,
 			.bd_number = 32,
 			.word_size = TRANSFER_32BIT,
-- 
1.5.4.4

