Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Hemat/Desktop/DSD LABS/LAB5/Seven_Segment_display_TestBench_isim_beh.exe -prj C:/Users/Hemat/Desktop/DSD LABS/LAB5/Seven_Segment_display_TestBench_beh.prj work.Seven_Segment_display_TestBench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Hemat/Desktop/DSD LABS/LAB5/ROM_Seven_Segement_display_Decoder.vhd" into library work
Parsing VHDL file "C:/Users/Hemat/Desktop/DSD LABS/LAB5/Seven_Segment_display_TestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ROM_Seven_Segement_display_Decoder [rom_seven_segement_display_decod...]
Compiling architecture behavior of entity seven_segment_display_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/Hemat/Desktop/DSD LABS/LAB5/Seven_Segment_display_TestBench_isim_beh.exe
Fuse Memory Usage: 28984 KB
Fuse CPU Usage: 484 ms
