\hypertarget{group__RTEMSBSPsARMLPC32XX}{}\section{N\+XP L\+P\+C32\+XX}
\label{group__RTEMSBSPsARMLPC32XX}\index{NXP LPC32XX@{NXP LPC32XX}}


N\+XP L\+P\+C32\+XX Board Support Package.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__lpc32xx__boot}{Boot Support}}
\begin{DoxyCompactList}\small\item\em Boot support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc__clock}{Clock Support}}
\begin{DoxyCompactList}\small\item\em Clock support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc__dma}{D\+M\+A Support}}
\begin{DoxyCompactList}\small\item\em D\+MA support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc__emc}{E\+M\+C Support}}
\begin{DoxyCompactList}\small\item\em E\+MC Support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc__eth}{Ethernet Support}}
\begin{DoxyCompactList}\small\item\em Ethernet support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc32xx__hsu}{H\+S\+U Support}}
\begin{DoxyCompactList}\small\item\em H\+SU Support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc32xx__i2c}{I2\+C Support}}
\begin{DoxyCompactList}\small\item\em I2C Support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc__i2s}{I2\+S Support}}
\begin{DoxyCompactList}\small\item\em I2S support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc32xx__interrupt}{Interrupt Support}}
\item 
\mbox{\hyperlink{group__lpc__lcd}{L\+C\+D Support}}
\begin{DoxyCompactList}\small\item\em L\+CD support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc32xx__mmu}{M\+M\+U Support}}
\begin{DoxyCompactList}\small\item\em M\+MU support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc32xx__nand__mlc}{N\+A\+N\+D M\+L\+C Controller}}
\begin{DoxyCompactList}\small\item\em N\+A\+ND M\+LC Controller. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc32xx__reg}{Register Definitions}}
\begin{DoxyCompactList}\small\item\em Register definitions. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__lpc__timer}{Timer Support}}
\begin{DoxyCompactList}\small\item\em Timer support. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{arm_2lpc32xx_2console_2console-config_8c}{console-\/config.\+c}}
\begin{DoxyCompactList}\small\item\em Console configuration. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{hsu_8c}{hsu.\+c}}
\begin{DoxyCompactList}\small\item\em High speed U\+A\+RT driver (14-\/clock). \end{DoxyCompactList}\item 
file \mbox{\hyperlink{bsps_2arm_2lpc32xx_2include_2bsp_8h}{bsp.\+h}}
\begin{DoxyCompactList}\small\item\em Global B\+SP definitions. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{nand-select_8c}{nand-\/select.\+c}}
\begin{DoxyCompactList}\small\item\em N\+A\+ND controller selection. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm_2lpc32xx_2rtc_2rtc-config_8c}{rtc-\/config.\+c}}
\begin{DoxyCompactList}\small\item\em R\+TC configuration. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm_2lpc32xx_2start_2bspidle_8c}{bspidle.\+c}}
\begin{DoxyCompactList}\small\item\em \mbox{\hyperlink{group__RTEMSBSPsARMLPC176X_ga301be7085b80c41a9c5887247003c662}{bsp\+\_\+idle\+\_\+thread()}} implementation. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm_2lpc32xx_2start_2bspreset_8c}{bspreset.\+c}}
\begin{DoxyCompactList}\small\item\em Reset code. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm_2lpc32xx_2start_2bspstart_8c}{bspstart.\+c}}
\begin{DoxyCompactList}\small\item\em Startup code. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{lpc32xx_2start_2bspstarthooks_8c}{bspstarthooks.\+c}}
\begin{DoxyCompactList}\small\item\em Startup code. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm_2lpc32xx_2start_2restart_8c}{restart.\+c}}
\begin{DoxyCompactList}\small\item\em Restart implementation. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{lpc32xx_2start_2system-clocks_8c}{system-\/clocks.\+c}}
\begin{DoxyCompactList}\small\item\em System clocks. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm_2lpc32xx_2start_2timer_8c}{timer.\+c}}
\begin{DoxyCompactList}\small\item\em Benchmark timer support. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga5d7d631d3a14b7554160f14eb42f351b}\label{group__RTEMSBSPsARMLPC32XX_ga5d7d631d3a14b7554160f14eb42f351b}} 
\#define {\bfseries B\+S\+P\+\_\+\+F\+E\+A\+T\+U\+R\+E\+\_\+\+I\+R\+Q\+\_\+\+E\+X\+T\+E\+N\+S\+I\+ON}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_gadde0d66aef9442971dde465292ac14e6}\label{group__RTEMSBSPsARMLPC32XX_gadde0d66aef9442971dde465292ac14e6}} 
\#define \mbox{\hyperlink{group__RTEMSBSPsARMLPC32XX_gadde0d66aef9442971dde465292ac14e6}{R\+T\+E\+M\+S\+\_\+\+B\+S\+P\+\_\+\+N\+E\+T\+W\+O\+R\+K\+\_\+\+D\+R\+I\+V\+E\+R\+\_\+\+A\+T\+T\+A\+CH}}~\mbox{\hyperlink{group__RTEMSBSPsARMLPC24XX_ga1ee87990424a1bed28cb5081a56043b2}{lpc\+\_\+eth\+\_\+attach\+\_\+detach}}
\begin{DoxyCompactList}\small\item\em Standard network driver attach and detach function. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga86d4f9aa98431100692e31068070a8df}\label{group__RTEMSBSPsARMLPC32XX_ga86d4f9aa98431100692e31068070a8df}} 
\#define \mbox{\hyperlink{group__RTEMSBSPsARMLPC32XX_ga86d4f9aa98431100692e31068070a8df}{R\+T\+E\+M\+S\+\_\+\+B\+S\+P\+\_\+\+N\+E\+T\+W\+O\+R\+K\+\_\+\+D\+R\+I\+V\+E\+R\+\_\+\+N\+A\+ME}}~\char`\"{}eth0\char`\"{}
\begin{DoxyCompactList}\small\item\em Standard network driver name. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_gafb67622e5cceeb245a3b9ceedac09bce}\label{group__RTEMSBSPsARMLPC32XX_gafb67622e5cceeb245a3b9ceedac09bce}} 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+S\+T\+A\+N\+D\+A\+R\+D\+\_\+\+T\+I\+M\+ER}~(\&lpc32xx.\+timer\+\_\+1)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga4aa606d0badadcc28e8054cb60f13b56}\label{group__RTEMSBSPsARMLPC32XX_ga4aa606d0badadcc28e8054cb60f13b56}} 
\#define {\bfseries B\+S\+P\+\_\+\+I\+D\+L\+E\+\_\+\+T\+A\+S\+K\+\_\+\+B\+O\+DY}~\mbox{\hyperlink{group__RTEMSBSPsSPARCLEON3_ga301be7085b80c41a9c5887247003c662}{bsp\+\_\+idle\+\_\+thread}}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga079b62d123214293876069996b7665a6}\label{group__RTEMSBSPsARMLPC32XX_ga079b62d123214293876069996b7665a6}} 
\#define {\bfseries B\+S\+P\+\_\+\+C\+O\+N\+S\+O\+L\+E\+\_\+\+U\+A\+R\+T\+\_\+\+B\+A\+SE}~L\+P\+C32\+X\+X\+\_\+\+B\+A\+S\+E\+\_\+\+U\+A\+R\+T\+\_\+5
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+O\+\_\+\+S\+T\+O\+P\+\_\+\+G\+P\+D\+MA}
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+O\+\_\+\+S\+T\+O\+P\+\_\+\+E\+T\+H\+E\+R\+N\+ET}
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+O\+\_\+\+S\+T\+O\+P\+\_\+\+U\+SB}
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+D\+O\+\_\+\+R\+E\+S\+T\+A\+RT}(addr)
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_gabe9642b841513dc3da498aeeb4d2beb9}\label{group__RTEMSBSPsARMLPC32XX_gabe9642b841513dc3da498aeeb4d2beb9}} 
enum {\bfseries lpc32xx\+\_\+nand\+\_\+controller} \{ {\bfseries L\+P\+C32\+X\+X\+\_\+\+N\+A\+N\+D\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+N\+O\+NE}, 
{\bfseries L\+P\+C32\+X\+X\+\_\+\+N\+A\+N\+D\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+M\+LC}, 
{\bfseries L\+P\+C32\+X\+X\+\_\+\+N\+A\+N\+D\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+S\+LC}
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga1ee87990424a1bed28cb5081a56043b2}\label{group__RTEMSBSPsARMLPC32XX_ga1ee87990424a1bed28cb5081a56043b2}} 
int \mbox{\hyperlink{group__RTEMSBSPsARMLPC32XX_ga1ee87990424a1bed28cb5081a56043b2}{lpc\+\_\+eth\+\_\+attach\+\_\+detach}} (struct rtems\+\_\+bsdnet\+\_\+ifconfig $\ast$\mbox{\hyperlink{structconfig__s}{config}}, int attaching)
\begin{DoxyCompactList}\small\item\em Network driver attach and detach function. \end{DoxyCompactList}\item 
void $\ast$ \mbox{\hyperlink{group__RTEMSBSPsARMLPC32XX_gae59fa9eb85e332e4e50b50ac63158410}{lpc32xx\+\_\+idle}} (uintptr\+\_\+t ignored)
\begin{DoxyCompactList}\small\item\em Optimized idle task. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga9e2726ba503a5ff72838c3eae18e37ad}\label{group__RTEMSBSPsARMLPC32XX_ga9e2726ba503a5ff72838c3eae18e37ad}} 
bool {\bfseries lpc32xx\+\_\+start\+\_\+pll\+\_\+setup} (uint32\+\_\+t hclkpll\+\_\+ctrl, uint32\+\_\+t hclkdiv\+\_\+ctrl, bool force)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_gab8e4fe306b7e72be6bd3d30d82f87723}\label{group__RTEMSBSPsARMLPC32XX_gab8e4fe306b7e72be6bd3d30d82f87723}} 
uint32\+\_\+t {\bfseries lpc32xx\+\_\+sysclk} (void)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga95a5a5aebf7625f14761770b2232038f}\label{group__RTEMSBSPsARMLPC32XX_ga95a5a5aebf7625f14761770b2232038f}} 
uint32\+\_\+t {\bfseries lpc32xx\+\_\+hclkpll\+\_\+clk} (void)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga3032c31136e3c2ad69c16a52a6305a58}\label{group__RTEMSBSPsARMLPC32XX_ga3032c31136e3c2ad69c16a52a6305a58}} 
uint32\+\_\+t {\bfseries lpc32xx\+\_\+periph\+\_\+clk} (void)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_gac5497ccc2c14f3d48aee42aa4f02a64b}\label{group__RTEMSBSPsARMLPC32XX_gac5497ccc2c14f3d48aee42aa4f02a64b}} 
uint32\+\_\+t {\bfseries lpc32xx\+\_\+hclk} (void)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga46599f9cee5517f6e762b0d44610bc75}\label{group__RTEMSBSPsARMLPC32XX_ga46599f9cee5517f6e762b0d44610bc75}} 
uint32\+\_\+t {\bfseries lpc32xx\+\_\+arm\+\_\+clk} (void)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga7d83c7b61e0d9583515cd6b14df6059e}\label{group__RTEMSBSPsARMLPC32XX_ga7d83c7b61e0d9583515cd6b14df6059e}} 
uint32\+\_\+t {\bfseries lpc32xx\+\_\+ddram\+\_\+clk} (void)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga7f979ca0ac46061e5fd931c14c3f9404}\label{group__RTEMSBSPsARMLPC32XX_ga7f979ca0ac46061e5fd931c14c3f9404}} 
void {\bfseries lpc32xx\+\_\+select\+\_\+nand\+\_\+controller} (lpc32xx\+\_\+nand\+\_\+controller nand\+\_\+controller)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga22e8ff0c484a388835087ab82844fa5b}\label{group__RTEMSBSPsARMLPC32XX_ga22e8ff0c484a388835087ab82844fa5b}} 
void {\bfseries bsp\+\_\+restart} (void $\ast$addr)
\item 
void $\ast$ \mbox{\hyperlink{group__RTEMSBSPsARMLPC32XX_ga4617d29eb64a6f41a54d9f997b97d758}{bsp\+\_\+idle\+\_\+thread}} (uintptr\+\_\+t arg)
\begin{DoxyCompactList}\small\item\em Optimized idle task. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__RTEMSBSPsARMLPC32XX_gaa6841126b9e102ad39285c888ca1fff1}{lpc32xx\+\_\+magic\+\_\+zero\+\_\+begin}} \mbox{[}$\,$\mbox{]}
\begin{DoxyCompactList}\small\item\em Begin of magic zero area. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__RTEMSBSPsARMLPC32XX_gabc9033f3923cd6a1ac5052c4c47a8932}{lpc32xx\+\_\+magic\+\_\+zero\+\_\+end}} \mbox{[}$\,$\mbox{]}
\begin{DoxyCompactList}\small\item\em End of magic zero area. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{group__RTEMSBSPsARMLPC32XX_gaf20b43708e6813b3d546eabdcba5ca40}{lpc32xx\+\_\+magic\+\_\+zero\+\_\+size}} \mbox{[}$\,$\mbox{]}
\begin{DoxyCompactList}\small\item\em Size of magic zero area. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
N\+XP L\+P\+C32\+XX Board Support Package. 



\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga578433ce05071d07d57350a50cd49e48}\label{group__RTEMSBSPsARMLPC32XX_ga578433ce05071d07d57350a50cd49e48}} 
\index{NXP LPC32XX@{NXP LPC32XX}!LPC32XX\_DO\_RESTART@{LPC32XX\_DO\_RESTART}}
\index{LPC32XX\_DO\_RESTART@{LPC32XX\_DO\_RESTART}!NXP LPC32XX@{NXP LPC32XX}}
\subsubsection{\texorpdfstring{LPC32XX\_DO\_RESTART}{LPC32XX\_DO\_RESTART}}
{\footnotesize\ttfamily \#define L\+P\+C32\+X\+X\+\_\+\+D\+O\+\_\+\+R\+E\+S\+T\+A\+RT(\begin{DoxyParamCaption}\item[{}]{addr }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    ARM\_SWITCH\_REGISTERS; \(\backslash\)}
\DoxyCodeLine{    rtems\_interrupt\_level level; \(\backslash\)}
\DoxyCodeLine{    uint32\_t ctrl = 0; \mbox{\hyperlink{group__ClassicINTR_gaf105388007be1416e810e1522cfe16e1}{\(\backslash\)}}}
\DoxyCodeLine{\mbox{\hyperlink{group__ClassicINTR_gaf105388007be1416e810e1522cfe16e1}{  \(\backslash\)}}}
\DoxyCodeLine{\mbox{\hyperlink{group__ClassicINTR_gaf105388007be1416e810e1522cfe16e1}{    rtems\_interrupt\_disable}}(level); \(\backslash\)}
\DoxyCodeLine{    (void) level; \textcolor{comment}{/* avoid set but not used warning */} \(\backslash\)}
\DoxyCodeLine{  \(\backslash\)}
\DoxyCodeLine{    arm\_cp15\_data\_cache\_test\_and\_clean(); \(\backslash\)}
\DoxyCodeLine{    arm\_cp15\_instruction\_cache\_invalidate(); \(\backslash\)}
\DoxyCodeLine{  \(\backslash\)}
\DoxyCodeLine{    ctrl = arm\_cp15\_get\_control(); \(\backslash\)}
\DoxyCodeLine{    ctrl \&= ~(ARM\_CP15\_CTRL\_I | ARM\_CP15\_CTRL\_C | ARM\_CP15\_CTRL\_M); \(\backslash\)}
\DoxyCodeLine{    arm\_cp15\_set\_control(ctrl); \(\backslash\)}
\DoxyCodeLine{  \(\backslash\)}
\DoxyCodeLine{    \_\_asm\_\_ \textcolor{keyword}{volatile} ( \(\backslash\)}
\DoxyCodeLine{      ARM\_SWITCH\_TO\_ARM \(\backslash\)}
\DoxyCodeLine{      \textcolor{stringliteral}{"mov pc, \%[addr]\(\backslash\)n"} \(\backslash\)}
\DoxyCodeLine{      ARM\_SWITCH\_BACK \(\backslash\)}
\DoxyCodeLine{      : ARM\_SWITCH\_OUTPUT \(\backslash\)}
\DoxyCodeLine{      : [addr] \textcolor{stringliteral}{"r"} (addr) \(\backslash\)}
\DoxyCodeLine{    ); \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga3acdec9c803428be50c10930304db41f}\label{group__RTEMSBSPsARMLPC32XX_ga3acdec9c803428be50c10930304db41f}} 
\index{NXP LPC32XX@{NXP LPC32XX}!LPC32XX\_DO\_STOP\_ETHERNET@{LPC32XX\_DO\_STOP\_ETHERNET}}
\index{LPC32XX\_DO\_STOP\_ETHERNET@{LPC32XX\_DO\_STOP\_ETHERNET}!NXP LPC32XX@{NXP LPC32XX}}
\subsubsection{\texorpdfstring{LPC32XX\_DO\_STOP\_ETHERNET}{LPC32XX\_DO\_STOP\_ETHERNET}}
{\footnotesize\ttfamily \#define L\+P\+C32\+X\+X\+\_\+\+D\+O\+\_\+\+S\+T\+O\+P\+\_\+\+E\+T\+H\+E\+R\+N\+ET}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    if ((LPC32XX\_MAC\_CLK\_CTRL \& 0x7) == 0x7) \{ \(\backslash\)}
\DoxyCodeLine{      lpc32xx.eth.command = 0x38; \(\backslash\)}
\DoxyCodeLine{      lpc32xx.eth.mac1 = 0xcf00; \(\backslash\)}
\DoxyCodeLine{      lpc32xx.eth.mac1 = 0; \(\backslash\)}
\DoxyCodeLine{      LPC32XX\_MAC\_CLK\_CTRL = 0; \(\backslash\)}
\DoxyCodeLine{    \} \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga4147156642989d15ab04add12f8dcbb7}\label{group__RTEMSBSPsARMLPC32XX_ga4147156642989d15ab04add12f8dcbb7}} 
\index{NXP LPC32XX@{NXP LPC32XX}!LPC32XX\_DO\_STOP\_GPDMA@{LPC32XX\_DO\_STOP\_GPDMA}}
\index{LPC32XX\_DO\_STOP\_GPDMA@{LPC32XX\_DO\_STOP\_GPDMA}!NXP LPC32XX@{NXP LPC32XX}}
\subsubsection{\texorpdfstring{LPC32XX\_DO\_STOP\_GPDMA}{LPC32XX\_DO\_STOP\_GPDMA}}
{\footnotesize\ttfamily \#define L\+P\+C32\+X\+X\+\_\+\+D\+O\+\_\+\+S\+T\+O\+P\+\_\+\+G\+P\+D\+MA}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    if ((LPC32XX\_DMACLK\_CTRL \& 0x1) != 0) \{ \(\backslash\)}
\DoxyCodeLine{      if ((lpc32xx.dma.cfg \& DMA\_CFG\_E) != 0) \{ \(\backslash\)}
\DoxyCodeLine{        int i = 0; \(\backslash\)}
\DoxyCodeLine{        for (i = 0; i < 8; ++i) \{ \(\backslash\)}
\DoxyCodeLine{          lpc32xx.dma.channels [i].cfg = 0; \(\backslash\)}
\DoxyCodeLine{        \} \(\backslash\)}
\DoxyCodeLine{        lpc32xx.dma.cfg \&= ~DMA\_CFG\_E; \(\backslash\)}
\DoxyCodeLine{      \} \(\backslash\)}
\DoxyCodeLine{      LPC32XX\_DMACLK\_CTRL = 0; \(\backslash\)}
\DoxyCodeLine{    \} \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga0d183e1026064f004dd61a1d4a986aeb}\label{group__RTEMSBSPsARMLPC32XX_ga0d183e1026064f004dd61a1d4a986aeb}} 
\index{NXP LPC32XX@{NXP LPC32XX}!LPC32XX\_DO\_STOP\_USB@{LPC32XX\_DO\_STOP\_USB}}
\index{LPC32XX\_DO\_STOP\_USB@{LPC32XX\_DO\_STOP\_USB}!NXP LPC32XX@{NXP LPC32XX}}
\subsubsection{\texorpdfstring{LPC32XX\_DO\_STOP\_USB}{LPC32XX\_DO\_STOP\_USB}}
{\footnotesize\ttfamily \#define L\+P\+C32\+X\+X\+\_\+\+D\+O\+\_\+\+S\+T\+O\+P\+\_\+\+U\+SB}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    if ((LPC32XX\_USB\_CTRL \& 0x010e8000) != 0) \{ \(\backslash\)}
\DoxyCodeLine{      LPC32XX\_OTG\_CLK\_CTRL = 0; \(\backslash\)}
\DoxyCodeLine{      LPC32XX\_USB\_CTRL = 0x80000; \(\backslash\)}
\DoxyCodeLine{    \} \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_ga4617d29eb64a6f41a54d9f997b97d758}\label{group__RTEMSBSPsARMLPC32XX_ga4617d29eb64a6f41a54d9f997b97d758}} 
\index{NXP LPC32XX@{NXP LPC32XX}!bsp\_idle\_thread@{bsp\_idle\_thread}}
\index{bsp\_idle\_thread@{bsp\_idle\_thread}!NXP LPC32XX@{NXP LPC32XX}}
\subsubsection{\texorpdfstring{bsp\_idle\_thread()}{bsp\_idle\_thread()}}
{\footnotesize\ttfamily void$\ast$ bsp\+\_\+idle\+\_\+thread (\begin{DoxyParamCaption}\item[{uintptr\+\_\+t}]{ignored }\end{DoxyParamCaption})}



Optimized idle task. 

This idle task sets the power mode to idle. This causes the processor clock to be stopped, while on-\/chip peripherals remain active. Any enabled interrupt from a peripheral or an external interrupt source will cause the processor to resume execution.

To enable the idle task use the following in the system configuration\+:


\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <bsp.h>}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_INIT}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_IDLE\_TASK\_BODY bsp\_idle\_thread}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <\mbox{\hyperlink{confdefs_8h}{confdefs.h}}>}}
\end{DoxyCode}


Optimized idle task.

The M\+SR\mbox{[}P\+OW\mbox{]} bit is set to put the C\+PU into the low power mode defined in H\+I\+D0. H\+I\+D0 is set during starup in start.\+S.

This idle task sets the power mode to idle. This causes the processor clock to be stopped, while on-\/chip peripherals remain active. Any enabled interrupt from a peripheral or an external interrupt source will cause the processor to resume execution.

To enable the idle task use the following in the system configuration\+:


\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <bsp.h>}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_INIT}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_IDLE\_TASK\_BODY bsp\_idle\_thread}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <\mbox{\hyperlink{confdefs_8h}{confdefs.h}}>}}
\end{DoxyCode}


Optimized idle task.

The M\+SR\mbox{[}P\+OW\mbox{]} bit is set to put the C\+PU into the low power mode defined in H\+I\+D0. H\+I\+D0 is set during starup in start.\+S. \mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_gae59fa9eb85e332e4e50b50ac63158410}\label{group__RTEMSBSPsARMLPC32XX_gae59fa9eb85e332e4e50b50ac63158410}} 
\index{NXP LPC32XX@{NXP LPC32XX}!lpc32xx\_idle@{lpc32xx\_idle}}
\index{lpc32xx\_idle@{lpc32xx\_idle}!NXP LPC32XX@{NXP LPC32XX}}
\subsubsection{\texorpdfstring{lpc32xx\_idle()}{lpc32xx\_idle()}}
{\footnotesize\ttfamily void$\ast$ lpc32xx\+\_\+idle (\begin{DoxyParamCaption}\item[{uintptr\+\_\+t}]{ignored }\end{DoxyParamCaption})}



Optimized idle task. 

This idle task sets the power mode to idle. This causes the processor clock to be stopped, while on-\/chip peripherals remain active. Any enabled interrupt from a peripheral or an external interrupt source will cause the processor to resume execution.

To enable the idle task use the following in the system configuration\+:


\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <bsp.h>}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_INIT}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_IDLE\_TASK\_BODY lpc32xx\_idle}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <\mbox{\hyperlink{confdefs_8h}{confdefs.h}}>}}
\end{DoxyCode}
 

\subsection{Variable Documentation}
\mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_gaa6841126b9e102ad39285c888ca1fff1}\label{group__RTEMSBSPsARMLPC32XX_gaa6841126b9e102ad39285c888ca1fff1}} 
\index{NXP LPC32XX@{NXP LPC32XX}!lpc32xx\_magic\_zero\_begin@{lpc32xx\_magic\_zero\_begin}}
\index{lpc32xx\_magic\_zero\_begin@{lpc32xx\_magic\_zero\_begin}!NXP LPC32XX@{NXP LPC32XX}}
\subsubsection{\texorpdfstring{lpc32xx\_magic\_zero\_begin}{lpc32xx\_magic\_zero\_begin}}
{\footnotesize\ttfamily uint32\+\_\+t lpc32xx\+\_\+magic\+\_\+zero\+\_\+begin\mbox{[}$\,$\mbox{]}}



Begin of magic zero area. 

A read from this area returns zero. Writes have no effect. \mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_gabc9033f3923cd6a1ac5052c4c47a8932}\label{group__RTEMSBSPsARMLPC32XX_gabc9033f3923cd6a1ac5052c4c47a8932}} 
\index{NXP LPC32XX@{NXP LPC32XX}!lpc32xx\_magic\_zero\_end@{lpc32xx\_magic\_zero\_end}}
\index{lpc32xx\_magic\_zero\_end@{lpc32xx\_magic\_zero\_end}!NXP LPC32XX@{NXP LPC32XX}}
\subsubsection{\texorpdfstring{lpc32xx\_magic\_zero\_end}{lpc32xx\_magic\_zero\_end}}
{\footnotesize\ttfamily uint32\+\_\+t lpc32xx\+\_\+magic\+\_\+zero\+\_\+end\mbox{[}$\,$\mbox{]}}



End of magic zero area. 

A read from this area returns zero. Writes have no effect. \mbox{\Hypertarget{group__RTEMSBSPsARMLPC32XX_gaf20b43708e6813b3d546eabdcba5ca40}\label{group__RTEMSBSPsARMLPC32XX_gaf20b43708e6813b3d546eabdcba5ca40}} 
\index{NXP LPC32XX@{NXP LPC32XX}!lpc32xx\_magic\_zero\_size@{lpc32xx\_magic\_zero\_size}}
\index{lpc32xx\_magic\_zero\_size@{lpc32xx\_magic\_zero\_size}!NXP LPC32XX@{NXP LPC32XX}}
\subsubsection{\texorpdfstring{lpc32xx\_magic\_zero\_size}{lpc32xx\_magic\_zero\_size}}
{\footnotesize\ttfamily uint32\+\_\+t lpc32xx\+\_\+magic\+\_\+zero\+\_\+size\mbox{[}$\,$\mbox{]}}



Size of magic zero area. 

A read from this area returns zero. Writes have no effect. 