

================================================================
== Vivado HLS Report for 'Accelerator_MAT_Multiply'
================================================================
* Date:           Thu Oct 29 21:20:46 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.41|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5410|  5410|  5410|  5410|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- LoadRow     |   144|   144|        18|          -|          -|     8|    no    |
        | + LoadCol    |    16|    16|         2|          -|          -|     8|    no    |
        |- Row         |  5264|  5264|       658|          -|          -|     8|    no    |
        | + Col        |   656|   656|        82|          -|          -|     8|    no    |
        |  ++ Product  |    80|    80|        10|          -|          -|     8|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     62|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     73|
|Register         |        -|      -|     140|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     488|    846|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |                   Instance                  |                  Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Accelerator_fadd_32ns_32ns_32_5_full_dsp_U0  |Accelerator_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |Accelerator_fmul_32ns_32ns_32_4_max_dsp_U1   |Accelerator_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Total                                        |                                          |        0|      5|  348|  711|
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |               Module              | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |B_cached_U  |Accelerator_MAT_Multiply_B_cached  |        1|  0|   0|    64|   32|     1|         2048|
    +------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                                   |        1|  0|   0|    64|   32|     1|         2048|
    +------------+-----------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_187_p2        |     +    |      0|  0|   4|           4|           1|
    |i_3_fu_237_p2        |     +    |      0|  0|   4|           4|           1|
    |j_2_fu_211_p2        |     +    |      0|  0|   4|           4|           1|
    |j_3_fu_261_p2        |     +    |      0|  0|   4|           4|           1|
    |k_1_fu_277_p2        |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_309_p2    |     +    |      0|  0|   8|           8|           8|
    |p_addr5_fu_287_p2    |     +    |      0|  0|   8|           8|           8|
    |p_addr7_fu_319_p2    |     +    |      0|  0|   8|           8|           8|
    |p_addr9_fu_221_p2    |     +    |      0|  0|   8|           8|           8|
    |exitcond1_fu_255_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_231_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond3_fu_205_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond4_fu_181_p2  |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_fu_271_p2   |   icmp   |      0|  0|   2|           4|           5|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  62|          72|          62|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |B_cached_address0  |   6|          3|    6|         18|
    |ap_NS_fsm          |  15|         17|    1|         17|
    |i_1_reg_123        |   4|          2|    4|          8|
    |i_reg_101          |   4|          2|    4|          8|
    |j_1_reg_134        |   4|          2|    4|          8|
    |j_reg_112          |   4|          2|    4|          8|
    |k_reg_145          |   4|          2|    4|          8|
    |temp_reg_156       |  32|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  73|         32|   59|        139|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  16|   0|   16|          0|
    |i_1_reg_123             |   4|   0|    4|          0|
    |i_2_reg_331             |   4|   0|    4|          0|
    |i_3_reg_362             |   4|   0|    4|          0|
    |i_reg_101               |   4|   0|    4|          0|
    |j_1_reg_134             |   4|   0|    4|          0|
    |j_2_reg_344             |   4|   0|    4|          0|
    |j_3_reg_376             |   4|   0|    4|          0|
    |j_reg_112               |   4|   0|    4|          0|
    |k_1_reg_390             |   4|   0|    4|          0|
    |k_reg_145               |   4|   0|    4|          0|
    |p_addr4_cast_reg_367    |   4|   0|    8|          4|
    |p_addr8_cast_reg_336    |   4|   0|    8|          4|
    |temp_reg_156            |  32|   0|   32|          0|
    |tmp_3_reg_349           |   8|   0|   64|         56|
    |tmp_6_trn_cast_reg_381  |   4|   0|    8|          4|
    |tmp_9_reg_415           |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 140|   0|  208|         68|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+------------+-----+-----+------------+--------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply | return value |
|ap_start    |  in |    1| ap_ctrl_hs | Accelerator_MAT_Multiply | return value |
|ap_done     | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply | return value |
|ap_idle     | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply | return value |
|ap_ready    | out |    1| ap_ctrl_hs | Accelerator_MAT_Multiply | return value |
|A_address0  | out |    6|  ap_memory |             A            |     array    |
|A_ce0       | out |    1|  ap_memory |             A            |     array    |
|A_q0        |  in |   32|  ap_memory |             A            |     array    |
|B_address0  | out |    6|  ap_memory |             B            |     array    |
|B_ce0       | out |    1|  ap_memory |             B            |     array    |
|B_q0        |  in |   32|  ap_memory |             B            |     array    |
|C_address0  | out |    6|  ap_memory |             C            |     array    |
|C_ce0       | out |    1|  ap_memory |             C            |     array    |
|C_we0       | out |    1|  ap_memory |             C            |     array    |
|C_d0        | out |   32|  ap_memory |             C            |     array    |
+------------+-----+-----+------------+--------------------------+--------------+

