<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us"><head><style type="text/css"> @import url('http://www.gnu.org/software/emacs/manual.css');</style></head><body style="padding:1rem;"><strong>vhdl-highlight-verilog-keywords</strong> is a variable defined in `<code>vhdl-mode.el</code>'.</br>
Its value is <pre>nil</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Non-nil means highlight Verilog keywords as reserved words.</br>
Verilog keywords are highlighted in a warning color (face</br>
`vhdl-font-lock-reserved-words-face') to indicate not to use them.</br>
</br>
NOTE: Activate the new setting in a VHDL buffer by re-fontifying it (menu</br>
      entry "Fontify Buffer").</br>
</br>
You can customize this variable.<br/><br/><br/><br/><small>A courtesy of <a href="http://endlessparentheses.com/">Endless Parentheses</a>.</small></body></html>
