// Seed: 2881669548
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output supply1 id_3,
    input wor id_4
);
  always id_0 += 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output logic id_2,
    input logic id_3,
    input wor id_4
);
  supply0 id_6 = id_4;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_0,
      id_6,
      id_0
  );
  assign modCall_1.id_3 = 0;
  always_comb $display(1);
  always_comb id_2 <= id_3;
endmodule
module module_2;
  assign id_1 = -1'b0;
  assign id_2 = !id_1;
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  wire id_12, id_13;
  wire id_14;
  wire id_15, id_16;
  wire id_17, id_18;
endmodule
