// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_fpga417_top_complex_fir (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_bundle1_AWVALID,
        m_axi_bundle1_AWREADY,
        m_axi_bundle1_AWADDR,
        m_axi_bundle1_AWID,
        m_axi_bundle1_AWLEN,
        m_axi_bundle1_AWSIZE,
        m_axi_bundle1_AWBURST,
        m_axi_bundle1_AWLOCK,
        m_axi_bundle1_AWCACHE,
        m_axi_bundle1_AWPROT,
        m_axi_bundle1_AWQOS,
        m_axi_bundle1_AWREGION,
        m_axi_bundle1_AWUSER,
        m_axi_bundle1_WVALID,
        m_axi_bundle1_WREADY,
        m_axi_bundle1_WDATA,
        m_axi_bundle1_WSTRB,
        m_axi_bundle1_WLAST,
        m_axi_bundle1_WID,
        m_axi_bundle1_WUSER,
        m_axi_bundle1_ARVALID,
        m_axi_bundle1_ARREADY,
        m_axi_bundle1_ARADDR,
        m_axi_bundle1_ARID,
        m_axi_bundle1_ARLEN,
        m_axi_bundle1_ARSIZE,
        m_axi_bundle1_ARBURST,
        m_axi_bundle1_ARLOCK,
        m_axi_bundle1_ARCACHE,
        m_axi_bundle1_ARPROT,
        m_axi_bundle1_ARQOS,
        m_axi_bundle1_ARREGION,
        m_axi_bundle1_ARUSER,
        m_axi_bundle1_RVALID,
        m_axi_bundle1_RREADY,
        m_axi_bundle1_RDATA,
        m_axi_bundle1_RLAST,
        m_axi_bundle1_RID,
        m_axi_bundle1_RFIFONUM,
        m_axi_bundle1_RUSER,
        m_axi_bundle1_RRESP,
        m_axi_bundle1_BVALID,
        m_axi_bundle1_BREADY,
        m_axi_bundle1_BRESP,
        m_axi_bundle1_BID,
        m_axi_bundle1_BUSER,
        input_real,
        m_axi_bundle2_AWVALID,
        m_axi_bundle2_AWREADY,
        m_axi_bundle2_AWADDR,
        m_axi_bundle2_AWID,
        m_axi_bundle2_AWLEN,
        m_axi_bundle2_AWSIZE,
        m_axi_bundle2_AWBURST,
        m_axi_bundle2_AWLOCK,
        m_axi_bundle2_AWCACHE,
        m_axi_bundle2_AWPROT,
        m_axi_bundle2_AWQOS,
        m_axi_bundle2_AWREGION,
        m_axi_bundle2_AWUSER,
        m_axi_bundle2_WVALID,
        m_axi_bundle2_WREADY,
        m_axi_bundle2_WDATA,
        m_axi_bundle2_WSTRB,
        m_axi_bundle2_WLAST,
        m_axi_bundle2_WID,
        m_axi_bundle2_WUSER,
        m_axi_bundle2_ARVALID,
        m_axi_bundle2_ARREADY,
        m_axi_bundle2_ARADDR,
        m_axi_bundle2_ARID,
        m_axi_bundle2_ARLEN,
        m_axi_bundle2_ARSIZE,
        m_axi_bundle2_ARBURST,
        m_axi_bundle2_ARLOCK,
        m_axi_bundle2_ARCACHE,
        m_axi_bundle2_ARPROT,
        m_axi_bundle2_ARQOS,
        m_axi_bundle2_ARREGION,
        m_axi_bundle2_ARUSER,
        m_axi_bundle2_RVALID,
        m_axi_bundle2_RREADY,
        m_axi_bundle2_RDATA,
        m_axi_bundle2_RLAST,
        m_axi_bundle2_RID,
        m_axi_bundle2_RFIFONUM,
        m_axi_bundle2_RUSER,
        m_axi_bundle2_RRESP,
        m_axi_bundle2_BVALID,
        m_axi_bundle2_BREADY,
        m_axi_bundle2_BRESP,
        m_axi_bundle2_BID,
        m_axi_bundle2_BUSER,
        input_img,
        m_axi_bundle3_AWVALID,
        m_axi_bundle3_AWREADY,
        m_axi_bundle3_AWADDR,
        m_axi_bundle3_AWID,
        m_axi_bundle3_AWLEN,
        m_axi_bundle3_AWSIZE,
        m_axi_bundle3_AWBURST,
        m_axi_bundle3_AWLOCK,
        m_axi_bundle3_AWCACHE,
        m_axi_bundle3_AWPROT,
        m_axi_bundle3_AWQOS,
        m_axi_bundle3_AWREGION,
        m_axi_bundle3_AWUSER,
        m_axi_bundle3_WVALID,
        m_axi_bundle3_WREADY,
        m_axi_bundle3_WDATA,
        m_axi_bundle3_WSTRB,
        m_axi_bundle3_WLAST,
        m_axi_bundle3_WID,
        m_axi_bundle3_WUSER,
        m_axi_bundle3_ARVALID,
        m_axi_bundle3_ARREADY,
        m_axi_bundle3_ARADDR,
        m_axi_bundle3_ARID,
        m_axi_bundle3_ARLEN,
        m_axi_bundle3_ARSIZE,
        m_axi_bundle3_ARBURST,
        m_axi_bundle3_ARLOCK,
        m_axi_bundle3_ARCACHE,
        m_axi_bundle3_ARPROT,
        m_axi_bundle3_ARQOS,
        m_axi_bundle3_ARREGION,
        m_axi_bundle3_ARUSER,
        m_axi_bundle3_RVALID,
        m_axi_bundle3_RREADY,
        m_axi_bundle3_RDATA,
        m_axi_bundle3_RLAST,
        m_axi_bundle3_RID,
        m_axi_bundle3_RFIFONUM,
        m_axi_bundle3_RUSER,
        m_axi_bundle3_RRESP,
        m_axi_bundle3_BVALID,
        m_axi_bundle3_BREADY,
        m_axi_bundle3_BRESP,
        m_axi_bundle3_BID,
        m_axi_bundle3_BUSER,
        kernel_real,
        m_axi_bundle4_AWVALID,
        m_axi_bundle4_AWREADY,
        m_axi_bundle4_AWADDR,
        m_axi_bundle4_AWID,
        m_axi_bundle4_AWLEN,
        m_axi_bundle4_AWSIZE,
        m_axi_bundle4_AWBURST,
        m_axi_bundle4_AWLOCK,
        m_axi_bundle4_AWCACHE,
        m_axi_bundle4_AWPROT,
        m_axi_bundle4_AWQOS,
        m_axi_bundle4_AWREGION,
        m_axi_bundle4_AWUSER,
        m_axi_bundle4_WVALID,
        m_axi_bundle4_WREADY,
        m_axi_bundle4_WDATA,
        m_axi_bundle4_WSTRB,
        m_axi_bundle4_WLAST,
        m_axi_bundle4_WID,
        m_axi_bundle4_WUSER,
        m_axi_bundle4_ARVALID,
        m_axi_bundle4_ARREADY,
        m_axi_bundle4_ARADDR,
        m_axi_bundle4_ARID,
        m_axi_bundle4_ARLEN,
        m_axi_bundle4_ARSIZE,
        m_axi_bundle4_ARBURST,
        m_axi_bundle4_ARLOCK,
        m_axi_bundle4_ARCACHE,
        m_axi_bundle4_ARPROT,
        m_axi_bundle4_ARQOS,
        m_axi_bundle4_ARREGION,
        m_axi_bundle4_ARUSER,
        m_axi_bundle4_RVALID,
        m_axi_bundle4_RREADY,
        m_axi_bundle4_RDATA,
        m_axi_bundle4_RLAST,
        m_axi_bundle4_RID,
        m_axi_bundle4_RFIFONUM,
        m_axi_bundle4_RUSER,
        m_axi_bundle4_RRESP,
        m_axi_bundle4_BVALID,
        m_axi_bundle4_BREADY,
        m_axi_bundle4_BRESP,
        m_axi_bundle4_BID,
        m_axi_bundle4_BUSER,
        kernel_img,
        img_stream2_din,
        img_stream2_num_data_valid,
        img_stream2_fifo_cap,
        img_stream2_full_n,
        img_stream2_write,
        real_stream3_din,
        real_stream3_num_data_valid,
        real_stream3_fifo_cap,
        real_stream3_full_n,
        real_stream3_write,
        input_length,
        input_length_c_din,
        input_length_c_num_data_valid,
        input_length_c_fifo_cap,
        input_length_c_full_n,
        input_length_c_write
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_bundle1_AWVALID;
input   m_axi_bundle1_AWREADY;
output  [63:0] m_axi_bundle1_AWADDR;
output  [0:0] m_axi_bundle1_AWID;
output  [31:0] m_axi_bundle1_AWLEN;
output  [2:0] m_axi_bundle1_AWSIZE;
output  [1:0] m_axi_bundle1_AWBURST;
output  [1:0] m_axi_bundle1_AWLOCK;
output  [3:0] m_axi_bundle1_AWCACHE;
output  [2:0] m_axi_bundle1_AWPROT;
output  [3:0] m_axi_bundle1_AWQOS;
output  [3:0] m_axi_bundle1_AWREGION;
output  [0:0] m_axi_bundle1_AWUSER;
output   m_axi_bundle1_WVALID;
input   m_axi_bundle1_WREADY;
output  [31:0] m_axi_bundle1_WDATA;
output  [3:0] m_axi_bundle1_WSTRB;
output   m_axi_bundle1_WLAST;
output  [0:0] m_axi_bundle1_WID;
output  [0:0] m_axi_bundle1_WUSER;
output   m_axi_bundle1_ARVALID;
input   m_axi_bundle1_ARREADY;
output  [63:0] m_axi_bundle1_ARADDR;
output  [0:0] m_axi_bundle1_ARID;
output  [31:0] m_axi_bundle1_ARLEN;
output  [2:0] m_axi_bundle1_ARSIZE;
output  [1:0] m_axi_bundle1_ARBURST;
output  [1:0] m_axi_bundle1_ARLOCK;
output  [3:0] m_axi_bundle1_ARCACHE;
output  [2:0] m_axi_bundle1_ARPROT;
output  [3:0] m_axi_bundle1_ARQOS;
output  [3:0] m_axi_bundle1_ARREGION;
output  [0:0] m_axi_bundle1_ARUSER;
input   m_axi_bundle1_RVALID;
output   m_axi_bundle1_RREADY;
input  [31:0] m_axi_bundle1_RDATA;
input   m_axi_bundle1_RLAST;
input  [0:0] m_axi_bundle1_RID;
input  [8:0] m_axi_bundle1_RFIFONUM;
input  [0:0] m_axi_bundle1_RUSER;
input  [1:0] m_axi_bundle1_RRESP;
input   m_axi_bundle1_BVALID;
output   m_axi_bundle1_BREADY;
input  [1:0] m_axi_bundle1_BRESP;
input  [0:0] m_axi_bundle1_BID;
input  [0:0] m_axi_bundle1_BUSER;
input  [63:0] input_real;
output   m_axi_bundle2_AWVALID;
input   m_axi_bundle2_AWREADY;
output  [63:0] m_axi_bundle2_AWADDR;
output  [0:0] m_axi_bundle2_AWID;
output  [31:0] m_axi_bundle2_AWLEN;
output  [2:0] m_axi_bundle2_AWSIZE;
output  [1:0] m_axi_bundle2_AWBURST;
output  [1:0] m_axi_bundle2_AWLOCK;
output  [3:0] m_axi_bundle2_AWCACHE;
output  [2:0] m_axi_bundle2_AWPROT;
output  [3:0] m_axi_bundle2_AWQOS;
output  [3:0] m_axi_bundle2_AWREGION;
output  [0:0] m_axi_bundle2_AWUSER;
output   m_axi_bundle2_WVALID;
input   m_axi_bundle2_WREADY;
output  [31:0] m_axi_bundle2_WDATA;
output  [3:0] m_axi_bundle2_WSTRB;
output   m_axi_bundle2_WLAST;
output  [0:0] m_axi_bundle2_WID;
output  [0:0] m_axi_bundle2_WUSER;
output   m_axi_bundle2_ARVALID;
input   m_axi_bundle2_ARREADY;
output  [63:0] m_axi_bundle2_ARADDR;
output  [0:0] m_axi_bundle2_ARID;
output  [31:0] m_axi_bundle2_ARLEN;
output  [2:0] m_axi_bundle2_ARSIZE;
output  [1:0] m_axi_bundle2_ARBURST;
output  [1:0] m_axi_bundle2_ARLOCK;
output  [3:0] m_axi_bundle2_ARCACHE;
output  [2:0] m_axi_bundle2_ARPROT;
output  [3:0] m_axi_bundle2_ARQOS;
output  [3:0] m_axi_bundle2_ARREGION;
output  [0:0] m_axi_bundle2_ARUSER;
input   m_axi_bundle2_RVALID;
output   m_axi_bundle2_RREADY;
input  [31:0] m_axi_bundle2_RDATA;
input   m_axi_bundle2_RLAST;
input  [0:0] m_axi_bundle2_RID;
input  [8:0] m_axi_bundle2_RFIFONUM;
input  [0:0] m_axi_bundle2_RUSER;
input  [1:0] m_axi_bundle2_RRESP;
input   m_axi_bundle2_BVALID;
output   m_axi_bundle2_BREADY;
input  [1:0] m_axi_bundle2_BRESP;
input  [0:0] m_axi_bundle2_BID;
input  [0:0] m_axi_bundle2_BUSER;
input  [63:0] input_img;
output   m_axi_bundle3_AWVALID;
input   m_axi_bundle3_AWREADY;
output  [63:0] m_axi_bundle3_AWADDR;
output  [0:0] m_axi_bundle3_AWID;
output  [31:0] m_axi_bundle3_AWLEN;
output  [2:0] m_axi_bundle3_AWSIZE;
output  [1:0] m_axi_bundle3_AWBURST;
output  [1:0] m_axi_bundle3_AWLOCK;
output  [3:0] m_axi_bundle3_AWCACHE;
output  [2:0] m_axi_bundle3_AWPROT;
output  [3:0] m_axi_bundle3_AWQOS;
output  [3:0] m_axi_bundle3_AWREGION;
output  [0:0] m_axi_bundle3_AWUSER;
output   m_axi_bundle3_WVALID;
input   m_axi_bundle3_WREADY;
output  [31:0] m_axi_bundle3_WDATA;
output  [3:0] m_axi_bundle3_WSTRB;
output   m_axi_bundle3_WLAST;
output  [0:0] m_axi_bundle3_WID;
output  [0:0] m_axi_bundle3_WUSER;
output   m_axi_bundle3_ARVALID;
input   m_axi_bundle3_ARREADY;
output  [63:0] m_axi_bundle3_ARADDR;
output  [0:0] m_axi_bundle3_ARID;
output  [31:0] m_axi_bundle3_ARLEN;
output  [2:0] m_axi_bundle3_ARSIZE;
output  [1:0] m_axi_bundle3_ARBURST;
output  [1:0] m_axi_bundle3_ARLOCK;
output  [3:0] m_axi_bundle3_ARCACHE;
output  [2:0] m_axi_bundle3_ARPROT;
output  [3:0] m_axi_bundle3_ARQOS;
output  [3:0] m_axi_bundle3_ARREGION;
output  [0:0] m_axi_bundle3_ARUSER;
input   m_axi_bundle3_RVALID;
output   m_axi_bundle3_RREADY;
input  [31:0] m_axi_bundle3_RDATA;
input   m_axi_bundle3_RLAST;
input  [0:0] m_axi_bundle3_RID;
input  [8:0] m_axi_bundle3_RFIFONUM;
input  [0:0] m_axi_bundle3_RUSER;
input  [1:0] m_axi_bundle3_RRESP;
input   m_axi_bundle3_BVALID;
output   m_axi_bundle3_BREADY;
input  [1:0] m_axi_bundle3_BRESP;
input  [0:0] m_axi_bundle3_BID;
input  [0:0] m_axi_bundle3_BUSER;
input  [63:0] kernel_real;
output   m_axi_bundle4_AWVALID;
input   m_axi_bundle4_AWREADY;
output  [63:0] m_axi_bundle4_AWADDR;
output  [0:0] m_axi_bundle4_AWID;
output  [31:0] m_axi_bundle4_AWLEN;
output  [2:0] m_axi_bundle4_AWSIZE;
output  [1:0] m_axi_bundle4_AWBURST;
output  [1:0] m_axi_bundle4_AWLOCK;
output  [3:0] m_axi_bundle4_AWCACHE;
output  [2:0] m_axi_bundle4_AWPROT;
output  [3:0] m_axi_bundle4_AWQOS;
output  [3:0] m_axi_bundle4_AWREGION;
output  [0:0] m_axi_bundle4_AWUSER;
output   m_axi_bundle4_WVALID;
input   m_axi_bundle4_WREADY;
output  [31:0] m_axi_bundle4_WDATA;
output  [3:0] m_axi_bundle4_WSTRB;
output   m_axi_bundle4_WLAST;
output  [0:0] m_axi_bundle4_WID;
output  [0:0] m_axi_bundle4_WUSER;
output   m_axi_bundle4_ARVALID;
input   m_axi_bundle4_ARREADY;
output  [63:0] m_axi_bundle4_ARADDR;
output  [0:0] m_axi_bundle4_ARID;
output  [31:0] m_axi_bundle4_ARLEN;
output  [2:0] m_axi_bundle4_ARSIZE;
output  [1:0] m_axi_bundle4_ARBURST;
output  [1:0] m_axi_bundle4_ARLOCK;
output  [3:0] m_axi_bundle4_ARCACHE;
output  [2:0] m_axi_bundle4_ARPROT;
output  [3:0] m_axi_bundle4_ARQOS;
output  [3:0] m_axi_bundle4_ARREGION;
output  [0:0] m_axi_bundle4_ARUSER;
input   m_axi_bundle4_RVALID;
output   m_axi_bundle4_RREADY;
input  [31:0] m_axi_bundle4_RDATA;
input   m_axi_bundle4_RLAST;
input  [0:0] m_axi_bundle4_RID;
input  [8:0] m_axi_bundle4_RFIFONUM;
input  [0:0] m_axi_bundle4_RUSER;
input  [1:0] m_axi_bundle4_RRESP;
input   m_axi_bundle4_BVALID;
output   m_axi_bundle4_BREADY;
input  [1:0] m_axi_bundle4_BRESP;
input  [0:0] m_axi_bundle4_BID;
input  [0:0] m_axi_bundle4_BUSER;
input  [63:0] kernel_img;
output  [31:0] img_stream2_din;
input  [1:0] img_stream2_num_data_valid;
input  [1:0] img_stream2_fifo_cap;
input   img_stream2_full_n;
output   img_stream2_write;
output  [31:0] real_stream3_din;
input  [1:0] real_stream3_num_data_valid;
input  [1:0] real_stream3_fifo_cap;
input   real_stream3_full_n;
output   real_stream3_write;
input  [31:0] input_length;
output  [31:0] input_length_c_din;
input  [1:0] input_length_c_num_data_valid;
input  [1:0] input_length_c_fifo_cap;
input   input_length_c_full_n;
output   input_length_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_bundle1_ARVALID;
reg[63:0] m_axi_bundle1_ARADDR;
reg[0:0] m_axi_bundle1_ARID;
reg[31:0] m_axi_bundle1_ARLEN;
reg[2:0] m_axi_bundle1_ARSIZE;
reg[1:0] m_axi_bundle1_ARBURST;
reg[1:0] m_axi_bundle1_ARLOCK;
reg[3:0] m_axi_bundle1_ARCACHE;
reg[2:0] m_axi_bundle1_ARPROT;
reg[3:0] m_axi_bundle1_ARQOS;
reg[3:0] m_axi_bundle1_ARREGION;
reg[0:0] m_axi_bundle1_ARUSER;
reg m_axi_bundle1_RREADY;
reg m_axi_bundle2_ARVALID;
reg[63:0] m_axi_bundle2_ARADDR;
reg[0:0] m_axi_bundle2_ARID;
reg[31:0] m_axi_bundle2_ARLEN;
reg[2:0] m_axi_bundle2_ARSIZE;
reg[1:0] m_axi_bundle2_ARBURST;
reg[1:0] m_axi_bundle2_ARLOCK;
reg[3:0] m_axi_bundle2_ARCACHE;
reg[2:0] m_axi_bundle2_ARPROT;
reg[3:0] m_axi_bundle2_ARQOS;
reg[3:0] m_axi_bundle2_ARREGION;
reg[0:0] m_axi_bundle2_ARUSER;
reg m_axi_bundle2_RREADY;
reg m_axi_bundle3_ARVALID;
reg[63:0] m_axi_bundle3_ARADDR;
reg[0:0] m_axi_bundle3_ARID;
reg[31:0] m_axi_bundle3_ARLEN;
reg[2:0] m_axi_bundle3_ARSIZE;
reg[1:0] m_axi_bundle3_ARBURST;
reg[1:0] m_axi_bundle3_ARLOCK;
reg[3:0] m_axi_bundle3_ARCACHE;
reg[2:0] m_axi_bundle3_ARPROT;
reg[3:0] m_axi_bundle3_ARQOS;
reg[3:0] m_axi_bundle3_ARREGION;
reg[0:0] m_axi_bundle3_ARUSER;
reg m_axi_bundle3_RREADY;
reg m_axi_bundle4_ARVALID;
reg[63:0] m_axi_bundle4_ARADDR;
reg[0:0] m_axi_bundle4_ARID;
reg[31:0] m_axi_bundle4_ARLEN;
reg[2:0] m_axi_bundle4_ARSIZE;
reg[1:0] m_axi_bundle4_ARBURST;
reg[1:0] m_axi_bundle4_ARLOCK;
reg[3:0] m_axi_bundle4_ARCACHE;
reg[2:0] m_axi_bundle4_ARPROT;
reg[3:0] m_axi_bundle4_ARQOS;
reg[3:0] m_axi_bundle4_ARREGION;
reg[0:0] m_axi_bundle4_ARUSER;
reg m_axi_bundle4_RREADY;
reg img_stream2_write;
reg real_stream3_write;
reg input_length_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    bundle1_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    bundle2_blk_n_AR;
reg    bundle3_blk_n_AR;
reg    bundle4_blk_n_AR;
reg    input_length_c_blk_n;
wire   [30:0] empty_51_fu_479_p3;
reg   [30:0] empty_51_reg_1081;
wire  signed [61:0] trunc_ln_fu_487_p4;
reg   [61:0] trunc_ln_reg_1086;
wire  signed [61:0] trunc_ln132_1_fu_508_p4;
reg   [61:0] trunc_ln132_1_reg_1096;
wire  signed [61:0] trunc_ln1_fu_529_p4;
reg   [61:0] trunc_ln1_reg_1106;
wire   [31:0] zext_ln137_fu_550_p1;
wire  signed [61:0] trunc_ln137_1_fu_555_p4;
reg   [61:0] trunc_ln137_1_reg_1122;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_start;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_done;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_idle;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_ready;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWVALID;
wire   [63:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWADDR;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWID;
wire   [31:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWLEN;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWSIZE;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWBURST;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWLOCK;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWCACHE;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWPROT;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWQOS;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWREGION;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWUSER;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_WVALID;
wire   [31:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_WDATA;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_WSTRB;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_WLAST;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_WID;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_WUSER;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARVALID;
wire   [63:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARADDR;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARID;
wire   [31:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARLEN;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARSIZE;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARBURST;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARLOCK;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARCACHE;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARPROT;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARQOS;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARREGION;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARUSER;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_RREADY;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_BREADY;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWVALID;
wire   [63:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWADDR;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWID;
wire   [31:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWLEN;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWSIZE;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWBURST;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWLOCK;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWCACHE;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWPROT;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWQOS;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWREGION;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWUSER;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_WVALID;
wire   [31:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_WDATA;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_WSTRB;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_WLAST;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_WID;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_WUSER;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARVALID;
wire   [63:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARADDR;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARID;
wire   [31:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARLEN;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARSIZE;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARBURST;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARLOCK;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARCACHE;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARPROT;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARQOS;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARREGION;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARUSER;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_RREADY;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_BREADY;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_24_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_24_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_24_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_24_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_23_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_23_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_23_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_23_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_22_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_22_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_22_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_22_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_21_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_21_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_21_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_21_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_20_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_20_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_20_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_20_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_19_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_19_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_19_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_19_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_18_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_18_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_18_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_18_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_17_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_17_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_17_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_17_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_16_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_16_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_16_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_16_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_15_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_15_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_15_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_15_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_14_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_14_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_14_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_14_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_13_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_13_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_13_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_13_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_12_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_12_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_12_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_12_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_11_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_11_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_11_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_11_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_10_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_10_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_10_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_10_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_9_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_9_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_9_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_9_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_8_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_8_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_8_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_8_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_7_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_7_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_7_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_7_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_6_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_6_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_6_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_6_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_5_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_5_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_5_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_5_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_4_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_4_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_4_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_4_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_3_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_3_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_3_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_3_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_2_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_2_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_2_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_2_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_1_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_1_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_1_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_1_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_out_ap_vld;
wire   [16:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_out;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_out_ap_vld;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_start;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_done;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_idle;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_ready;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWVALID;
wire   [63:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWADDR;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWID;
wire   [31:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWLEN;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWSIZE;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWBURST;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWLOCK;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWCACHE;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWPROT;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWQOS;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWREGION;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWUSER;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_WVALID;
wire   [31:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_WDATA;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_WSTRB;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_WLAST;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_WID;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_WUSER;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARVALID;
wire   [63:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARADDR;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARID;
wire   [31:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARLEN;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARSIZE;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARBURST;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARLOCK;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARCACHE;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARPROT;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARQOS;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARREGION;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARUSER;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_RREADY;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_BREADY;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWVALID;
wire   [63:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWADDR;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWID;
wire   [31:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWLEN;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWSIZE;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWBURST;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWLOCK;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWCACHE;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWPROT;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWQOS;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWREGION;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWUSER;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_WVALID;
wire   [31:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_WDATA;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_WSTRB;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_WLAST;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_WID;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_WUSER;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARVALID;
wire   [63:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARADDR;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARID;
wire   [31:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARLEN;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARSIZE;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARBURST;
wire   [1:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARLOCK;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARCACHE;
wire   [2:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARPROT;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARQOS;
wire   [3:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARREGION;
wire   [0:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARUSER;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_RREADY;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_BREADY;
wire   [31:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_img_stream2_din;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_img_stream2_write;
wire   [31:0] grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_real_stream3_din;
wire    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_real_stream3_write;
reg    grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire  signed [63:0] sext_ln132_fu_497_p1;
wire  signed [63:0] sext_ln132_1_fu_518_p1;
wire  signed [63:0] sext_ln137_fu_539_p1;
wire  signed [63:0] sext_ln137_1_fu_565_p1;
reg    ap_block_state2_io;
reg    ap_block_state1;
wire   [0:0] icmp_ln137_fu_473_p2;
wire   [30:0] empty_fu_469_p1;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 12'd1;
#0 grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_start_reg = 1'b0;
#0 grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_start_reg = 1'b0;
end

top_fpga417_top_complex_fir_Pipeline_VITIS_LOOP_132_1 grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_start),
    .ap_done(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_done),
    .ap_idle(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_idle),
    .ap_ready(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_ready),
    .m_axi_bundle3_AWVALID(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWVALID),
    .m_axi_bundle3_AWREADY(1'b0),
    .m_axi_bundle3_AWADDR(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWADDR),
    .m_axi_bundle3_AWID(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWID),
    .m_axi_bundle3_AWLEN(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWLEN),
    .m_axi_bundle3_AWSIZE(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWSIZE),
    .m_axi_bundle3_AWBURST(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWBURST),
    .m_axi_bundle3_AWLOCK(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWLOCK),
    .m_axi_bundle3_AWCACHE(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWCACHE),
    .m_axi_bundle3_AWPROT(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWPROT),
    .m_axi_bundle3_AWQOS(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWQOS),
    .m_axi_bundle3_AWREGION(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWREGION),
    .m_axi_bundle3_AWUSER(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_AWUSER),
    .m_axi_bundle3_WVALID(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_WVALID),
    .m_axi_bundle3_WREADY(1'b0),
    .m_axi_bundle3_WDATA(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_WDATA),
    .m_axi_bundle3_WSTRB(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_WSTRB),
    .m_axi_bundle3_WLAST(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_WLAST),
    .m_axi_bundle3_WID(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_WID),
    .m_axi_bundle3_WUSER(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_WUSER),
    .m_axi_bundle3_ARVALID(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARVALID),
    .m_axi_bundle3_ARREADY(m_axi_bundle3_ARREADY),
    .m_axi_bundle3_ARADDR(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARADDR),
    .m_axi_bundle3_ARID(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARID),
    .m_axi_bundle3_ARLEN(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARLEN),
    .m_axi_bundle3_ARSIZE(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARSIZE),
    .m_axi_bundle3_ARBURST(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARBURST),
    .m_axi_bundle3_ARLOCK(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARLOCK),
    .m_axi_bundle3_ARCACHE(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARCACHE),
    .m_axi_bundle3_ARPROT(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARPROT),
    .m_axi_bundle3_ARQOS(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARQOS),
    .m_axi_bundle3_ARREGION(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARREGION),
    .m_axi_bundle3_ARUSER(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARUSER),
    .m_axi_bundle3_RVALID(m_axi_bundle3_RVALID),
    .m_axi_bundle3_RREADY(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_RREADY),
    .m_axi_bundle3_RDATA(m_axi_bundle3_RDATA),
    .m_axi_bundle3_RLAST(m_axi_bundle3_RLAST),
    .m_axi_bundle3_RID(m_axi_bundle3_RID),
    .m_axi_bundle3_RFIFONUM(m_axi_bundle3_RFIFONUM),
    .m_axi_bundle3_RUSER(m_axi_bundle3_RUSER),
    .m_axi_bundle3_RRESP(m_axi_bundle3_RRESP),
    .m_axi_bundle3_BVALID(1'b0),
    .m_axi_bundle3_BREADY(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_BREADY),
    .m_axi_bundle3_BRESP(2'd0),
    .m_axi_bundle3_BID(1'd0),
    .m_axi_bundle3_BUSER(1'd0),
    .m_axi_bundle4_AWVALID(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWVALID),
    .m_axi_bundle4_AWREADY(1'b0),
    .m_axi_bundle4_AWADDR(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWADDR),
    .m_axi_bundle4_AWID(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWID),
    .m_axi_bundle4_AWLEN(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWLEN),
    .m_axi_bundle4_AWSIZE(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWSIZE),
    .m_axi_bundle4_AWBURST(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWBURST),
    .m_axi_bundle4_AWLOCK(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWLOCK),
    .m_axi_bundle4_AWCACHE(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWCACHE),
    .m_axi_bundle4_AWPROT(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWPROT),
    .m_axi_bundle4_AWQOS(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWQOS),
    .m_axi_bundle4_AWREGION(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWREGION),
    .m_axi_bundle4_AWUSER(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_AWUSER),
    .m_axi_bundle4_WVALID(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_WVALID),
    .m_axi_bundle4_WREADY(1'b0),
    .m_axi_bundle4_WDATA(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_WDATA),
    .m_axi_bundle4_WSTRB(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_WSTRB),
    .m_axi_bundle4_WLAST(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_WLAST),
    .m_axi_bundle4_WID(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_WID),
    .m_axi_bundle4_WUSER(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_WUSER),
    .m_axi_bundle4_ARVALID(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARVALID),
    .m_axi_bundle4_ARREADY(m_axi_bundle4_ARREADY),
    .m_axi_bundle4_ARADDR(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARADDR),
    .m_axi_bundle4_ARID(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARID),
    .m_axi_bundle4_ARLEN(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARLEN),
    .m_axi_bundle4_ARSIZE(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARSIZE),
    .m_axi_bundle4_ARBURST(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARBURST),
    .m_axi_bundle4_ARLOCK(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARLOCK),
    .m_axi_bundle4_ARCACHE(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARCACHE),
    .m_axi_bundle4_ARPROT(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARPROT),
    .m_axi_bundle4_ARQOS(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARQOS),
    .m_axi_bundle4_ARREGION(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARREGION),
    .m_axi_bundle4_ARUSER(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARUSER),
    .m_axi_bundle4_RVALID(m_axi_bundle4_RVALID),
    .m_axi_bundle4_RREADY(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_RREADY),
    .m_axi_bundle4_RDATA(m_axi_bundle4_RDATA),
    .m_axi_bundle4_RLAST(m_axi_bundle4_RLAST),
    .m_axi_bundle4_RID(m_axi_bundle4_RID),
    .m_axi_bundle4_RFIFONUM(m_axi_bundle4_RFIFONUM),
    .m_axi_bundle4_RUSER(m_axi_bundle4_RUSER),
    .m_axi_bundle4_RRESP(m_axi_bundle4_RRESP),
    .m_axi_bundle4_BVALID(1'b0),
    .m_axi_bundle4_BREADY(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_BREADY),
    .m_axi_bundle4_BRESP(2'd0),
    .m_axi_bundle4_BID(1'd0),
    .m_axi_bundle4_BUSER(1'd0),
    .sext_ln132_1(trunc_ln132_1_reg_1096),
    .sext_ln132(trunc_ln_reg_1086),
    .kernel_img_temp_V_24_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_24_out),
    .kernel_img_temp_V_24_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_24_out_ap_vld),
    .kernel_real_temp_V_24_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_24_out),
    .kernel_real_temp_V_24_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_24_out_ap_vld),
    .kernel_img_temp_V_23_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_23_out),
    .kernel_img_temp_V_23_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_23_out_ap_vld),
    .kernel_real_temp_V_23_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_23_out),
    .kernel_real_temp_V_23_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_23_out_ap_vld),
    .kernel_img_temp_V_22_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_22_out),
    .kernel_img_temp_V_22_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_22_out_ap_vld),
    .kernel_real_temp_V_22_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_22_out),
    .kernel_real_temp_V_22_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_22_out_ap_vld),
    .kernel_img_temp_V_21_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_21_out),
    .kernel_img_temp_V_21_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_21_out_ap_vld),
    .kernel_real_temp_V_21_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_21_out),
    .kernel_real_temp_V_21_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_21_out_ap_vld),
    .kernel_img_temp_V_20_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_20_out),
    .kernel_img_temp_V_20_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_20_out_ap_vld),
    .kernel_real_temp_V_20_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_20_out),
    .kernel_real_temp_V_20_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_20_out_ap_vld),
    .kernel_img_temp_V_19_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_19_out),
    .kernel_img_temp_V_19_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_19_out_ap_vld),
    .kernel_real_temp_V_19_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_19_out),
    .kernel_real_temp_V_19_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_19_out_ap_vld),
    .kernel_img_temp_V_18_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_18_out),
    .kernel_img_temp_V_18_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_18_out_ap_vld),
    .kernel_real_temp_V_18_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_18_out),
    .kernel_real_temp_V_18_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_18_out_ap_vld),
    .kernel_img_temp_V_17_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_17_out),
    .kernel_img_temp_V_17_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_17_out_ap_vld),
    .kernel_real_temp_V_17_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_17_out),
    .kernel_real_temp_V_17_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_17_out_ap_vld),
    .kernel_img_temp_V_16_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_16_out),
    .kernel_img_temp_V_16_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_16_out_ap_vld),
    .kernel_real_temp_V_16_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_16_out),
    .kernel_real_temp_V_16_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_16_out_ap_vld),
    .kernel_img_temp_V_15_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_15_out),
    .kernel_img_temp_V_15_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_15_out_ap_vld),
    .kernel_real_temp_V_15_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_15_out),
    .kernel_real_temp_V_15_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_15_out_ap_vld),
    .kernel_img_temp_V_14_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_14_out),
    .kernel_img_temp_V_14_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_14_out_ap_vld),
    .kernel_real_temp_V_14_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_14_out),
    .kernel_real_temp_V_14_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_14_out_ap_vld),
    .kernel_img_temp_V_13_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_13_out),
    .kernel_img_temp_V_13_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_13_out_ap_vld),
    .kernel_real_temp_V_13_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_13_out),
    .kernel_real_temp_V_13_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_13_out_ap_vld),
    .kernel_img_temp_V_12_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_12_out),
    .kernel_img_temp_V_12_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_12_out_ap_vld),
    .kernel_real_temp_V_12_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_12_out),
    .kernel_real_temp_V_12_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_12_out_ap_vld),
    .kernel_img_temp_V_11_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_11_out),
    .kernel_img_temp_V_11_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_11_out_ap_vld),
    .kernel_real_temp_V_11_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_11_out),
    .kernel_real_temp_V_11_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_11_out_ap_vld),
    .kernel_img_temp_V_10_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_10_out),
    .kernel_img_temp_V_10_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_10_out_ap_vld),
    .kernel_real_temp_V_10_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_10_out),
    .kernel_real_temp_V_10_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_10_out_ap_vld),
    .kernel_img_temp_V_9_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_9_out),
    .kernel_img_temp_V_9_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_9_out_ap_vld),
    .kernel_real_temp_V_9_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_9_out),
    .kernel_real_temp_V_9_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_9_out_ap_vld),
    .kernel_img_temp_V_8_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_8_out),
    .kernel_img_temp_V_8_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_8_out_ap_vld),
    .kernel_real_temp_V_8_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_8_out),
    .kernel_real_temp_V_8_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_8_out_ap_vld),
    .kernel_img_temp_V_7_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_7_out),
    .kernel_img_temp_V_7_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_7_out_ap_vld),
    .kernel_real_temp_V_7_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_7_out),
    .kernel_real_temp_V_7_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_7_out_ap_vld),
    .kernel_img_temp_V_6_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_6_out),
    .kernel_img_temp_V_6_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_6_out_ap_vld),
    .kernel_real_temp_V_6_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_6_out),
    .kernel_real_temp_V_6_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_6_out_ap_vld),
    .kernel_img_temp_V_5_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_5_out),
    .kernel_img_temp_V_5_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_5_out_ap_vld),
    .kernel_real_temp_V_5_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_5_out),
    .kernel_real_temp_V_5_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_5_out_ap_vld),
    .kernel_img_temp_V_4_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_4_out),
    .kernel_img_temp_V_4_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_4_out_ap_vld),
    .kernel_real_temp_V_4_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_4_out),
    .kernel_real_temp_V_4_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_4_out_ap_vld),
    .kernel_img_temp_V_3_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_3_out),
    .kernel_img_temp_V_3_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_3_out_ap_vld),
    .kernel_real_temp_V_3_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_3_out),
    .kernel_real_temp_V_3_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_3_out_ap_vld),
    .kernel_img_temp_V_2_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_2_out),
    .kernel_img_temp_V_2_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_2_out_ap_vld),
    .kernel_real_temp_V_2_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_2_out),
    .kernel_real_temp_V_2_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_2_out_ap_vld),
    .kernel_img_temp_V_1_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_1_out),
    .kernel_img_temp_V_1_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_1_out_ap_vld),
    .kernel_real_temp_V_1_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_1_out),
    .kernel_real_temp_V_1_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_1_out_ap_vld),
    .kernel_img_temp_V_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_out),
    .kernel_img_temp_V_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_out_ap_vld),
    .kernel_real_temp_V_out(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_out),
    .kernel_real_temp_V_out_ap_vld(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_out_ap_vld)
);

top_fpga417_top_complex_fir_Pipeline_VITIS_LOOP_137_2 grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_start),
    .ap_done(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_done),
    .ap_idle(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_idle),
    .ap_ready(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_ready),
    .m_axi_bundle1_AWVALID(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWVALID),
    .m_axi_bundle1_AWREADY(1'b0),
    .m_axi_bundle1_AWADDR(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWADDR),
    .m_axi_bundle1_AWID(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWID),
    .m_axi_bundle1_AWLEN(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWLEN),
    .m_axi_bundle1_AWSIZE(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWSIZE),
    .m_axi_bundle1_AWBURST(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWBURST),
    .m_axi_bundle1_AWLOCK(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWLOCK),
    .m_axi_bundle1_AWCACHE(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWCACHE),
    .m_axi_bundle1_AWPROT(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWPROT),
    .m_axi_bundle1_AWQOS(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWQOS),
    .m_axi_bundle1_AWREGION(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWREGION),
    .m_axi_bundle1_AWUSER(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_AWUSER),
    .m_axi_bundle1_WVALID(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_WVALID),
    .m_axi_bundle1_WREADY(1'b0),
    .m_axi_bundle1_WDATA(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_WDATA),
    .m_axi_bundle1_WSTRB(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_WSTRB),
    .m_axi_bundle1_WLAST(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_WLAST),
    .m_axi_bundle1_WID(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_WID),
    .m_axi_bundle1_WUSER(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_WUSER),
    .m_axi_bundle1_ARVALID(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARVALID),
    .m_axi_bundle1_ARREADY(m_axi_bundle1_ARREADY),
    .m_axi_bundle1_ARADDR(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARADDR),
    .m_axi_bundle1_ARID(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARID),
    .m_axi_bundle1_ARLEN(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARLEN),
    .m_axi_bundle1_ARSIZE(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARSIZE),
    .m_axi_bundle1_ARBURST(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARBURST),
    .m_axi_bundle1_ARLOCK(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARLOCK),
    .m_axi_bundle1_ARCACHE(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARCACHE),
    .m_axi_bundle1_ARPROT(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARPROT),
    .m_axi_bundle1_ARQOS(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARQOS),
    .m_axi_bundle1_ARREGION(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARREGION),
    .m_axi_bundle1_ARUSER(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARUSER),
    .m_axi_bundle1_RVALID(m_axi_bundle1_RVALID),
    .m_axi_bundle1_RREADY(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_RREADY),
    .m_axi_bundle1_RDATA(m_axi_bundle1_RDATA),
    .m_axi_bundle1_RLAST(m_axi_bundle1_RLAST),
    .m_axi_bundle1_RID(m_axi_bundle1_RID),
    .m_axi_bundle1_RFIFONUM(m_axi_bundle1_RFIFONUM),
    .m_axi_bundle1_RUSER(m_axi_bundle1_RUSER),
    .m_axi_bundle1_RRESP(m_axi_bundle1_RRESP),
    .m_axi_bundle1_BVALID(1'b0),
    .m_axi_bundle1_BREADY(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_BREADY),
    .m_axi_bundle1_BRESP(2'd0),
    .m_axi_bundle1_BID(1'd0),
    .m_axi_bundle1_BUSER(1'd0),
    .m_axi_bundle2_AWVALID(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWVALID),
    .m_axi_bundle2_AWREADY(1'b0),
    .m_axi_bundle2_AWADDR(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWADDR),
    .m_axi_bundle2_AWID(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWID),
    .m_axi_bundle2_AWLEN(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWLEN),
    .m_axi_bundle2_AWSIZE(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWSIZE),
    .m_axi_bundle2_AWBURST(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWBURST),
    .m_axi_bundle2_AWLOCK(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWLOCK),
    .m_axi_bundle2_AWCACHE(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWCACHE),
    .m_axi_bundle2_AWPROT(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWPROT),
    .m_axi_bundle2_AWQOS(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWQOS),
    .m_axi_bundle2_AWREGION(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWREGION),
    .m_axi_bundle2_AWUSER(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_AWUSER),
    .m_axi_bundle2_WVALID(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_WVALID),
    .m_axi_bundle2_WREADY(1'b0),
    .m_axi_bundle2_WDATA(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_WDATA),
    .m_axi_bundle2_WSTRB(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_WSTRB),
    .m_axi_bundle2_WLAST(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_WLAST),
    .m_axi_bundle2_WID(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_WID),
    .m_axi_bundle2_WUSER(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_WUSER),
    .m_axi_bundle2_ARVALID(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARVALID),
    .m_axi_bundle2_ARREADY(m_axi_bundle2_ARREADY),
    .m_axi_bundle2_ARADDR(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARADDR),
    .m_axi_bundle2_ARID(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARID),
    .m_axi_bundle2_ARLEN(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARLEN),
    .m_axi_bundle2_ARSIZE(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARSIZE),
    .m_axi_bundle2_ARBURST(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARBURST),
    .m_axi_bundle2_ARLOCK(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARLOCK),
    .m_axi_bundle2_ARCACHE(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARCACHE),
    .m_axi_bundle2_ARPROT(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARPROT),
    .m_axi_bundle2_ARQOS(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARQOS),
    .m_axi_bundle2_ARREGION(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARREGION),
    .m_axi_bundle2_ARUSER(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARUSER),
    .m_axi_bundle2_RVALID(m_axi_bundle2_RVALID),
    .m_axi_bundle2_RREADY(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_RREADY),
    .m_axi_bundle2_RDATA(m_axi_bundle2_RDATA),
    .m_axi_bundle2_RLAST(m_axi_bundle2_RLAST),
    .m_axi_bundle2_RID(m_axi_bundle2_RID),
    .m_axi_bundle2_RFIFONUM(m_axi_bundle2_RFIFONUM),
    .m_axi_bundle2_RUSER(m_axi_bundle2_RUSER),
    .m_axi_bundle2_RRESP(m_axi_bundle2_RRESP),
    .m_axi_bundle2_BVALID(1'b0),
    .m_axi_bundle2_BREADY(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_BREADY),
    .m_axi_bundle2_BRESP(2'd0),
    .m_axi_bundle2_BID(1'd0),
    .m_axi_bundle2_BUSER(1'd0),
    .img_stream2_din(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_img_stream2_din),
    .img_stream2_num_data_valid(2'd0),
    .img_stream2_fifo_cap(2'd0),
    .img_stream2_full_n(img_stream2_full_n),
    .img_stream2_write(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_img_stream2_write),
    .real_stream3_din(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_real_stream3_din),
    .real_stream3_num_data_valid(2'd0),
    .real_stream3_fifo_cap(2'd0),
    .real_stream3_full_n(real_stream3_full_n),
    .real_stream3_write(grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_real_stream3_write),
    .sext_ln137_1(trunc_ln137_1_reg_1122),
    .sext_ln137(trunc_ln1_reg_1106),
    .input_length(input_length),
    .kernel_real_temp_V_23_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_23_out),
    .kernel_real_temp_V_22_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_22_out),
    .kernel_real_temp_V_21_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_21_out),
    .kernel_real_temp_V_20_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_20_out),
    .kernel_real_temp_V_19_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_19_out),
    .kernel_real_temp_V_18_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_18_out),
    .kernel_real_temp_V_17_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_17_out),
    .kernel_real_temp_V_16_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_16_out),
    .kernel_real_temp_V_15_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_15_out),
    .kernel_real_temp_V_14_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_14_out),
    .kernel_real_temp_V_13_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_13_out),
    .kernel_real_temp_V_12_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_12_out),
    .kernel_real_temp_V_11_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_11_out),
    .kernel_real_temp_V_10_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_10_out),
    .kernel_real_temp_V_9_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_9_out),
    .kernel_real_temp_V_8_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_8_out),
    .kernel_real_temp_V_7_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_7_out),
    .kernel_real_temp_V_6_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_6_out),
    .kernel_real_temp_V_5_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_5_out),
    .kernel_real_temp_V_4_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_4_out),
    .kernel_real_temp_V_3_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_3_out),
    .kernel_real_temp_V_2_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_2_out),
    .kernel_real_temp_V_1_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_1_out),
    .kernel_real_temp_V_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_out),
    .kernel_real_temp_V_24_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_real_temp_V_24_out),
    .kernel_img_temp_V_23_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_23_out),
    .kernel_img_temp_V_22_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_22_out),
    .kernel_img_temp_V_21_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_21_out),
    .kernel_img_temp_V_20_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_20_out),
    .kernel_img_temp_V_19_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_19_out),
    .kernel_img_temp_V_18_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_18_out),
    .kernel_img_temp_V_17_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_17_out),
    .kernel_img_temp_V_16_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_16_out),
    .kernel_img_temp_V_15_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_15_out),
    .kernel_img_temp_V_14_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_14_out),
    .kernel_img_temp_V_13_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_13_out),
    .kernel_img_temp_V_12_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_12_out),
    .kernel_img_temp_V_11_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_11_out),
    .kernel_img_temp_V_10_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_10_out),
    .kernel_img_temp_V_9_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_9_out),
    .kernel_img_temp_V_8_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_8_out),
    .kernel_img_temp_V_7_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_7_out),
    .kernel_img_temp_V_6_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_6_out),
    .kernel_img_temp_V_5_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_5_out),
    .kernel_img_temp_V_4_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_4_out),
    .kernel_img_temp_V_3_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_3_out),
    .kernel_img_temp_V_2_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_2_out),
    .kernel_img_temp_V_1_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_1_out),
    .kernel_img_temp_V_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_out),
    .kernel_img_temp_V_24_reload(grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_kernel_img_temp_V_24_out)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_start_reg <= 1'b1;
        end else if ((grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_ready == 1'b1)) begin
            grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_start_reg <= 1'b1;
        end else if ((grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_ready == 1'b1)) begin
            grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_51_reg_1081 <= empty_51_fu_479_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln132_1_reg_1096 <= {{kernel_img[63:2]}};
        trunc_ln137_1_reg_1122 <= {{input_img[63:2]}};
        trunc_ln1_reg_1106 <= {{input_real[63:2]}};
        trunc_ln_reg_1086 <= {{kernel_real[63:2]}};
    end
end

always @ (*) begin
    if ((grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((input_length_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_io)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bundle1_blk_n_AR = m_axi_bundle1_ARREADY;
    end else begin
        bundle1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bundle2_blk_n_AR = m_axi_bundle2_ARREADY;
    end else begin
        bundle2_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bundle3_blk_n_AR = m_axi_bundle3_ARREADY;
    end else begin
        bundle3_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bundle4_blk_n_AR = m_axi_bundle4_ARREADY;
    end else begin
        bundle4_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        img_stream2_write = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_img_stream2_write;
    end else begin
        img_stream2_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        input_length_c_blk_n = input_length_c_full_n;
    end else begin
        input_length_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((input_length_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        input_length_c_write = 1'b1;
    end else begin
        input_length_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_bundle1_ARADDR = sext_ln137_fu_539_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle1_ARADDR = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARADDR;
    end else begin
        m_axi_bundle1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle1_ARBURST = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARBURST;
    end else begin
        m_axi_bundle1_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle1_ARCACHE = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARCACHE;
    end else begin
        m_axi_bundle1_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle1_ARID = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARID;
    end else begin
        m_axi_bundle1_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_bundle1_ARLEN = zext_ln137_fu_550_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle1_ARLEN = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARLEN;
    end else begin
        m_axi_bundle1_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle1_ARLOCK = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARLOCK;
    end else begin
        m_axi_bundle1_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle1_ARPROT = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARPROT;
    end else begin
        m_axi_bundle1_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle1_ARQOS = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARQOS;
    end else begin
        m_axi_bundle1_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle1_ARREGION = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARREGION;
    end else begin
        m_axi_bundle1_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle1_ARSIZE = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARSIZE;
    end else begin
        m_axi_bundle1_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle1_ARUSER = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARUSER;
    end else begin
        m_axi_bundle1_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_bundle1_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle1_ARVALID = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_ARVALID;
    end else begin
        m_axi_bundle1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle1_RREADY = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle1_RREADY;
    end else begin
        m_axi_bundle1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_bundle2_ARADDR = sext_ln137_1_fu_565_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle2_ARADDR = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARADDR;
    end else begin
        m_axi_bundle2_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle2_ARBURST = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARBURST;
    end else begin
        m_axi_bundle2_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle2_ARCACHE = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARCACHE;
    end else begin
        m_axi_bundle2_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle2_ARID = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARID;
    end else begin
        m_axi_bundle2_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_bundle2_ARLEN = zext_ln137_fu_550_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle2_ARLEN = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARLEN;
    end else begin
        m_axi_bundle2_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle2_ARLOCK = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARLOCK;
    end else begin
        m_axi_bundle2_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle2_ARPROT = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARPROT;
    end else begin
        m_axi_bundle2_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle2_ARQOS = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARQOS;
    end else begin
        m_axi_bundle2_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle2_ARREGION = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARREGION;
    end else begin
        m_axi_bundle2_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle2_ARSIZE = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARSIZE;
    end else begin
        m_axi_bundle2_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle2_ARUSER = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARUSER;
    end else begin
        m_axi_bundle2_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_bundle2_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle2_ARVALID = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_ARVALID;
    end else begin
        m_axi_bundle2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_bundle2_RREADY = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_m_axi_bundle2_RREADY;
    end else begin
        m_axi_bundle2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_bundle3_ARADDR = sext_ln132_fu_497_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle3_ARADDR = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARADDR;
    end else begin
        m_axi_bundle3_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle3_ARBURST = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARBURST;
    end else begin
        m_axi_bundle3_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle3_ARCACHE = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARCACHE;
    end else begin
        m_axi_bundle3_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle3_ARID = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARID;
    end else begin
        m_axi_bundle3_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_bundle3_ARLEN = 32'd25;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle3_ARLEN = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARLEN;
    end else begin
        m_axi_bundle3_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle3_ARLOCK = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARLOCK;
    end else begin
        m_axi_bundle3_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle3_ARPROT = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARPROT;
    end else begin
        m_axi_bundle3_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle3_ARQOS = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARQOS;
    end else begin
        m_axi_bundle3_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle3_ARREGION = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARREGION;
    end else begin
        m_axi_bundle3_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle3_ARSIZE = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARSIZE;
    end else begin
        m_axi_bundle3_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle3_ARUSER = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARUSER;
    end else begin
        m_axi_bundle3_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_bundle3_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle3_ARVALID = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_ARVALID;
    end else begin
        m_axi_bundle3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle3_RREADY = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle3_RREADY;
    end else begin
        m_axi_bundle3_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_bundle4_ARADDR = sext_ln132_1_fu_518_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle4_ARADDR = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARADDR;
    end else begin
        m_axi_bundle4_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle4_ARBURST = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARBURST;
    end else begin
        m_axi_bundle4_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle4_ARCACHE = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARCACHE;
    end else begin
        m_axi_bundle4_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle4_ARID = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARID;
    end else begin
        m_axi_bundle4_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_bundle4_ARLEN = 32'd25;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle4_ARLEN = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARLEN;
    end else begin
        m_axi_bundle4_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle4_ARLOCK = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARLOCK;
    end else begin
        m_axi_bundle4_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle4_ARPROT = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARPROT;
    end else begin
        m_axi_bundle4_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle4_ARQOS = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARQOS;
    end else begin
        m_axi_bundle4_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle4_ARREGION = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARREGION;
    end else begin
        m_axi_bundle4_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle4_ARSIZE = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARSIZE;
    end else begin
        m_axi_bundle4_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle4_ARUSER = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARUSER;
    end else begin
        m_axi_bundle4_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_bundle4_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle4_ARVALID = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_ARVALID;
    end else begin
        m_axi_bundle4_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_bundle4_RREADY = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_m_axi_bundle4_RREADY;
    end else begin
        m_axi_bundle4_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        real_stream3_write = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_real_stream3_write;
    end else begin
        real_stream3_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((input_length_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((input_length_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2_io = ((m_axi_bundle1_ARREADY == 1'b0) | (m_axi_bundle4_ARREADY == 1'b0) | (m_axi_bundle3_ARREADY == 1'b0) | (m_axi_bundle2_ARREADY == 1'b0));
end

assign empty_51_fu_479_p3 = ((icmp_ln137_fu_473_p2[0:0] == 1'b1) ? empty_fu_469_p1 : 31'd0);

assign empty_fu_469_p1 = input_length[30:0];

assign grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_start = grp_top_complex_fir_Pipeline_VITIS_LOOP_132_1_fu_344_ap_start_reg;

assign grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_start = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_ap_start_reg;

assign icmp_ln137_fu_473_p2 = (($signed(input_length) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign img_stream2_din = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_img_stream2_din;

assign input_length_c_din = input_length;

assign m_axi_bundle1_AWADDR = 64'd0;

assign m_axi_bundle1_AWBURST = 2'd0;

assign m_axi_bundle1_AWCACHE = 4'd0;

assign m_axi_bundle1_AWID = 1'd0;

assign m_axi_bundle1_AWLEN = 32'd0;

assign m_axi_bundle1_AWLOCK = 2'd0;

assign m_axi_bundle1_AWPROT = 3'd0;

assign m_axi_bundle1_AWQOS = 4'd0;

assign m_axi_bundle1_AWREGION = 4'd0;

assign m_axi_bundle1_AWSIZE = 3'd0;

assign m_axi_bundle1_AWUSER = 1'd0;

assign m_axi_bundle1_AWVALID = 1'b0;

assign m_axi_bundle1_BREADY = 1'b0;

assign m_axi_bundle1_WDATA = 32'd0;

assign m_axi_bundle1_WID = 1'd0;

assign m_axi_bundle1_WLAST = 1'b0;

assign m_axi_bundle1_WSTRB = 4'd0;

assign m_axi_bundle1_WUSER = 1'd0;

assign m_axi_bundle1_WVALID = 1'b0;

assign m_axi_bundle2_AWADDR = 64'd0;

assign m_axi_bundle2_AWBURST = 2'd0;

assign m_axi_bundle2_AWCACHE = 4'd0;

assign m_axi_bundle2_AWID = 1'd0;

assign m_axi_bundle2_AWLEN = 32'd0;

assign m_axi_bundle2_AWLOCK = 2'd0;

assign m_axi_bundle2_AWPROT = 3'd0;

assign m_axi_bundle2_AWQOS = 4'd0;

assign m_axi_bundle2_AWREGION = 4'd0;

assign m_axi_bundle2_AWSIZE = 3'd0;

assign m_axi_bundle2_AWUSER = 1'd0;

assign m_axi_bundle2_AWVALID = 1'b0;

assign m_axi_bundle2_BREADY = 1'b0;

assign m_axi_bundle2_WDATA = 32'd0;

assign m_axi_bundle2_WID = 1'd0;

assign m_axi_bundle2_WLAST = 1'b0;

assign m_axi_bundle2_WSTRB = 4'd0;

assign m_axi_bundle2_WUSER = 1'd0;

assign m_axi_bundle2_WVALID = 1'b0;

assign m_axi_bundle3_AWADDR = 64'd0;

assign m_axi_bundle3_AWBURST = 2'd0;

assign m_axi_bundle3_AWCACHE = 4'd0;

assign m_axi_bundle3_AWID = 1'd0;

assign m_axi_bundle3_AWLEN = 32'd0;

assign m_axi_bundle3_AWLOCK = 2'd0;

assign m_axi_bundle3_AWPROT = 3'd0;

assign m_axi_bundle3_AWQOS = 4'd0;

assign m_axi_bundle3_AWREGION = 4'd0;

assign m_axi_bundle3_AWSIZE = 3'd0;

assign m_axi_bundle3_AWUSER = 1'd0;

assign m_axi_bundle3_AWVALID = 1'b0;

assign m_axi_bundle3_BREADY = 1'b0;

assign m_axi_bundle3_WDATA = 32'd0;

assign m_axi_bundle3_WID = 1'd0;

assign m_axi_bundle3_WLAST = 1'b0;

assign m_axi_bundle3_WSTRB = 4'd0;

assign m_axi_bundle3_WUSER = 1'd0;

assign m_axi_bundle3_WVALID = 1'b0;

assign m_axi_bundle4_AWADDR = 64'd0;

assign m_axi_bundle4_AWBURST = 2'd0;

assign m_axi_bundle4_AWCACHE = 4'd0;

assign m_axi_bundle4_AWID = 1'd0;

assign m_axi_bundle4_AWLEN = 32'd0;

assign m_axi_bundle4_AWLOCK = 2'd0;

assign m_axi_bundle4_AWPROT = 3'd0;

assign m_axi_bundle4_AWQOS = 4'd0;

assign m_axi_bundle4_AWREGION = 4'd0;

assign m_axi_bundle4_AWSIZE = 3'd0;

assign m_axi_bundle4_AWUSER = 1'd0;

assign m_axi_bundle4_AWVALID = 1'b0;

assign m_axi_bundle4_BREADY = 1'b0;

assign m_axi_bundle4_WDATA = 32'd0;

assign m_axi_bundle4_WID = 1'd0;

assign m_axi_bundle4_WLAST = 1'b0;

assign m_axi_bundle4_WSTRB = 4'd0;

assign m_axi_bundle4_WUSER = 1'd0;

assign m_axi_bundle4_WVALID = 1'b0;

assign real_stream3_din = grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404_real_stream3_din;

assign sext_ln132_1_fu_518_p1 = trunc_ln132_1_fu_508_p4;

assign sext_ln132_fu_497_p1 = trunc_ln_fu_487_p4;

assign sext_ln137_1_fu_565_p1 = trunc_ln137_1_fu_555_p4;

assign sext_ln137_fu_539_p1 = trunc_ln1_fu_529_p4;

assign trunc_ln132_1_fu_508_p4 = {{kernel_img[63:2]}};

assign trunc_ln137_1_fu_555_p4 = {{input_img[63:2]}};

assign trunc_ln1_fu_529_p4 = {{input_real[63:2]}};

assign trunc_ln_fu_487_p4 = {{kernel_real[63:2]}};

assign zext_ln137_fu_550_p1 = empty_51_reg_1081;

endmodule //top_fpga417_top_complex_fir
