strict digraph "" {
	node [label="\N"];
	"407:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbb4740ef90>",
		fillcolor=firebrick,
		label="407:NS
broadcast_ptr <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbb4740ef90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_403:AL"	 [def_var="['broadcast_ptr']",
		label="Leaf_403:AL"];
	"407:NS" -> "Leaf_403:AL"	 [cond="[]",
		lineno=None];
	"404:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbb47416150>",
		fillcolor=springgreen,
		label="404:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"406:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbb47416190>",
		fillcolor=springgreen,
		label="406:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"404:IF" -> "406:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=404];
	"405:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbb474167d0>",
		fillcolor=firebrick,
		label="405:NS
broadcast_ptr <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbb474167d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"404:IF" -> "405:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=404];
	"406:IF" -> "407:NS"	 [cond="['Current_state', 'State_IFG']",
		label="(Current_state == State_IFG)",
		lineno=406];
	"408:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbb474161d0>",
		fillcolor=springgreen,
		label="408:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"406:IF" -> "408:IF"	 [cond="['Current_state', 'State_IFG']",
		label="!((Current_state == State_IFG))",
		lineno=406];
	"409:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbb47416210>",
		fillcolor=firebrick,
		label="409:NS
broadcast_ptr <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbb47416210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"408:IF" -> "409:NS"	 [cond="['Current_state', 'State_SFD', 'Next_state', 'State_data', 'MRxD']",
		label="((Current_state == State_SFD) && (Next_state == State_data) && (MRxD[7:6] == 2'b11))",
		lineno=408];
	"405:NS" -> "Leaf_403:AL"	 [cond="[]",
		lineno=None];
	"409:NS" -> "Leaf_403:AL"	 [cond="[]",
		lineno=None];
	"403:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbb47416990>",
		clk_sens=True,
		fillcolor=gold,
		label="403:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Current_state', 'State_data', 'MRxD', 'State_IFG', 'State_SFD', 'Next_state']"];
	"403:AL" -> "404:IF"	 [cond="[]",
		lineno=None];
}
