#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\program\iverilog\iverilog\lib\ivl\va_math.vpi";
S_0000027e54c05a90 .scope module, "add16_tb" "add16_tb" 2 1;
 .timescale 0 0;
v0000027e54c80700_0 .var "a", 31 0;
v0000027e54c81060 .array "a_set", 0 6, 31 0;
v0000027e54c803e0_0 .var "b", 31 0;
v0000027e54c81100 .array "b_set", 0 6, 31 0;
v0000027e54c7fc60_0 .var/i "i", 31 0;
v0000027e54c802a0_0 .net "sum", 31 0, L_0000027e54cd3b50;  1 drivers
S_0000027e54c06640 .scope begin, "loop_test" "loop_test" 2 34, 2 34 0, S_0000027e54c05a90;
 .timescale 0 0;
S_0000027e54c06a60 .scope module, "uut" "add16" 2 6, 3 1 0, S_0000027e54c05a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000027e54c80de0_0 .net "a", 31 0, v0000027e54c80700_0;  1 drivers
v0000027e54c7f800_0 .net "b", 31 0, v0000027e54c803e0_0;  1 drivers
v0000027e54c7f9e0_0 .net "cout_h", 0 0, L_0000027e54cd4050;  1 drivers
v0000027e54c80f20_0 .net "cout_l", 0 0, L_0000027e54c82dc0;  1 drivers
v0000027e54c80160_0 .net "sh", 15 0, L_0000027e54cd5770;  1 drivers
v0000027e54c7f6c0_0 .net "sl", 15 0, L_0000027e54c81f60;  1 drivers
v0000027e54c80fc0_0 .net "sum", 31 0, L_0000027e54cd3b50;  alias, 1 drivers
L_0000027e54c823c0 .part v0000027e54c80700_0, 0, 16;
L_0000027e54c82500 .part v0000027e54c803e0_0, 0, 16;
L_0000027e54cd4230 .part v0000027e54c80700_0, 16, 16;
L_0000027e54cd4f50 .part v0000027e54c803e0_0, 16, 16;
L_0000027e54cd3b50 .concat [ 16 16 0 0], L_0000027e54c81f60, L_0000027e54cd5770;
S_0000027e54c06bf0 .scope module, "add16_m1" "add16_m" 3 8, 3 26 0, S_0000027e54c06a60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000027e54c6bea0_0 .net "a", 15 0, L_0000027e54c823c0;  1 drivers
v0000027e54c6b400_0 .net "b", 15 0, L_0000027e54c82500;  1 drivers
v0000027e54c6be00_0 .net "carry", 15 0, L_0000027e54c81ce0;  1 drivers
L_0000027e54c89178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027e54c6a460_0 .net "cin", 0 0, L_0000027e54c89178;  1 drivers
v0000027e54c6a5a0_0 .net "cout", 0 0, L_0000027e54c82dc0;  alias, 1 drivers
v0000027e54c6adc0_0 .net "sum", 15 0, L_0000027e54c81f60;  alias, 1 drivers
L_0000027e54c80c00 .part L_0000027e54c823c0, 0, 1;
L_0000027e54c80a20 .part L_0000027e54c82500, 0, 1;
L_0000027e54c7fbc0 .part L_0000027e54c823c0, 1, 1;
L_0000027e54c80980 .part L_0000027e54c82500, 1, 1;
L_0000027e54c7fe40 .part L_0000027e54c81ce0, 0, 1;
L_0000027e54c7fa80 .part L_0000027e54c823c0, 2, 1;
L_0000027e54c80ac0 .part L_0000027e54c82500, 2, 1;
L_0000027e54c807a0 .part L_0000027e54c81ce0, 1, 1;
L_0000027e54c80520 .part L_0000027e54c823c0, 3, 1;
L_0000027e54c80340 .part L_0000027e54c82500, 3, 1;
L_0000027e54c7efe0 .part L_0000027e54c81ce0, 2, 1;
L_0000027e54c7f760 .part L_0000027e54c823c0, 4, 1;
L_0000027e54c80200 .part L_0000027e54c82500, 4, 1;
L_0000027e54c7fb20 .part L_0000027e54c81ce0, 3, 1;
L_0000027e54c811a0 .part L_0000027e54c823c0, 5, 1;
L_0000027e54c808e0 .part L_0000027e54c82500, 5, 1;
L_0000027e54c7fd00 .part L_0000027e54c81ce0, 4, 1;
L_0000027e54c80b60 .part L_0000027e54c823c0, 6, 1;
L_0000027e54c812e0 .part L_0000027e54c82500, 6, 1;
L_0000027e54c7fda0 .part L_0000027e54c81ce0, 5, 1;
L_0000027e54c81240 .part L_0000027e54c823c0, 7, 1;
L_0000027e54c7f080 .part L_0000027e54c82500, 7, 1;
L_0000027e54c81380 .part L_0000027e54c81ce0, 6, 1;
L_0000027e54c81420 .part L_0000027e54c823c0, 8, 1;
L_0000027e54c814c0 .part L_0000027e54c82500, 8, 1;
L_0000027e54c81740 .part L_0000027e54c81ce0, 7, 1;
L_0000027e54c7f120 .part L_0000027e54c823c0, 9, 1;
L_0000027e54c7f1c0 .part L_0000027e54c82500, 9, 1;
L_0000027e54c7f260 .part L_0000027e54c81ce0, 8, 1;
L_0000027e54c7f300 .part L_0000027e54c823c0, 10, 1;
L_0000027e54c7f3a0 .part L_0000027e54c82500, 10, 1;
L_0000027e54c7f440 .part L_0000027e54c81ce0, 9, 1;
L_0000027e54c7f4e0 .part L_0000027e54c823c0, 11, 1;
L_0000027e54c7f580 .part L_0000027e54c82500, 11, 1;
L_0000027e54c82140 .part L_0000027e54c81ce0, 10, 1;
L_0000027e54c82000 .part L_0000027e54c823c0, 12, 1;
L_0000027e54c82280 .part L_0000027e54c82500, 12, 1;
L_0000027e54c82460 .part L_0000027e54c81ce0, 11, 1;
L_0000027e54c81e20 .part L_0000027e54c823c0, 13, 1;
L_0000027e54c81ba0 .part L_0000027e54c82500, 13, 1;
L_0000027e54c82320 .part L_0000027e54c81ce0, 12, 1;
L_0000027e54c81ec0 .part L_0000027e54c823c0, 14, 1;
L_0000027e54c82d20 .part L_0000027e54c82500, 14, 1;
L_0000027e54c81c40 .part L_0000027e54c81ce0, 13, 1;
L_0000027e54c820a0 .part L_0000027e54c823c0, 15, 1;
L_0000027e54c821e0 .part L_0000027e54c82500, 15, 1;
L_0000027e54c825a0 .part L_0000027e54c81ce0, 14, 1;
LS_0000027e54c81f60_0_0 .concat8 [ 1 1 1 1], L_0000027e54bf5fa0, L_0000027e54c834b0, L_0000027e54c83bb0, L_0000027e54c837c0;
LS_0000027e54c81f60_0_4 .concat8 [ 1 1 1 1], L_0000027e54c83d70, L_0000027e54c83130, L_0000027e54c84d80, L_0000027e54c84290;
LS_0000027e54c81f60_0_8 .concat8 [ 1 1 1 1], L_0000027e54c846f0, L_0000027e54c84920, L_0000027e54c84220, L_0000027e54c85310;
LS_0000027e54c81f60_0_12 .concat8 [ 1 1 1 1], L_0000027e54c85070, L_0000027e54c85d90, L_0000027e54c85700, L_0000027e54c85f50;
L_0000027e54c81f60 .concat8 [ 4 4 4 4], LS_0000027e54c81f60_0_0, LS_0000027e54c81f60_0_4, LS_0000027e54c81f60_0_8, LS_0000027e54c81f60_0_12;
LS_0000027e54c81ce0_0_0 .concat8 [ 1 1 1 1], L_0000027e54c83b40, L_0000027e54c83360, L_0000027e54c83750, L_0000027e54c83de0;
LS_0000027e54c81ce0_0_4 .concat8 [ 1 1 1 1], L_0000027e54c83e50, L_0000027e54c84300, L_0000027e54c845a0, L_0000027e54c84610;
LS_0000027e54c81ce0_0_8 .concat8 [ 1 1 1 1], L_0000027e54c848b0, L_0000027e54c84ed0, L_0000027e54c85e00, L_0000027e54c866c0;
LS_0000027e54c81ce0_0_12 .concat8 [ 1 1 1 1], L_0000027e54c85fc0, L_0000027e54c85ee0, L_0000027e54c862d0, L_0000027e54c85620;
L_0000027e54c81ce0 .concat8 [ 4 4 4 4], LS_0000027e54c81ce0_0_0, LS_0000027e54c81ce0_0_4, LS_0000027e54c81ce0_0_8, LS_0000027e54c81ce0_0_12;
L_0000027e54c82dc0 .part L_0000027e54c81ce0, 15, 1;
S_0000027e54b79d00 .scope generate, "adder_loop[0]" "adder_loop[0]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bf8980 .param/l "i" 0 3 35, +C4<00>;
S_0000027e54b79e90 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54b79d00;
 .timescale 0 0;
S_0000027e54b7b6c0 .scope module, "add1" "add_1bit" 3 37, 3 46 0, S_0000027e54b79e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54bf5b40 .functor XOR 1, L_0000027e54c80c00, L_0000027e54c80a20, C4<0>, C4<0>;
L_0000027e54bf5fa0 .functor XOR 1, L_0000027e54bf5b40, L_0000027e54c89178, C4<0>, C4<0>;
L_0000027e54bf6010 .functor AND 1, L_0000027e54c80c00, L_0000027e54c80a20, C4<1>, C4<1>;
L_0000027e54bf5670 .functor AND 1, L_0000027e54c80a20, L_0000027e54c89178, C4<1>, C4<1>;
L_0000027e54c83210 .functor OR 1, L_0000027e54bf6010, L_0000027e54bf5670, C4<0>, C4<0>;
L_0000027e54c82fe0 .functor AND 1, L_0000027e54c80c00, L_0000027e54c89178, C4<1>, C4<1>;
L_0000027e54c83b40 .functor OR 1, L_0000027e54c83210, L_0000027e54c82fe0, C4<0>, C4<0>;
v0000027e54c01f20_0 .net *"_ivl_0", 0 0, L_0000027e54bf5b40;  1 drivers
v0000027e54c02880_0 .net *"_ivl_10", 0 0, L_0000027e54c82fe0;  1 drivers
v0000027e54c01de0_0 .net *"_ivl_4", 0 0, L_0000027e54bf6010;  1 drivers
v0000027e54c024c0_0 .net *"_ivl_6", 0 0, L_0000027e54bf5670;  1 drivers
v0000027e54c029c0_0 .net *"_ivl_8", 0 0, L_0000027e54c83210;  1 drivers
v0000027e54c017a0_0 .net "a", 0 0, L_0000027e54c80c00;  1 drivers
v0000027e54c02ba0_0 .net "b", 0 0, L_0000027e54c80a20;  1 drivers
v0000027e54c02380_0 .net "cin", 0 0, L_0000027e54c89178;  alias, 1 drivers
v0000027e54c03500_0 .net "cout", 0 0, L_0000027e54c83b40;  1 drivers
v0000027e54c02560_0 .net "sum", 0 0, L_0000027e54bf5fa0;  1 drivers
S_0000027e54b7b850 .scope generate, "adder_loop[1]" "adder_loop[1]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bf9140 .param/l "i" 0 3 35, +C4<01>;
S_0000027e54ab67f0 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54b7b850;
 .timescale 0 0;
S_0000027e54ab6980 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54ab67f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c83670 .functor XOR 1, L_0000027e54c7fbc0, L_0000027e54c80980, C4<0>, C4<0>;
L_0000027e54c834b0 .functor XOR 1, L_0000027e54c83670, L_0000027e54c7fe40, C4<0>, C4<0>;
L_0000027e54c83a60 .functor AND 1, L_0000027e54c7fbc0, L_0000027e54c80980, C4<1>, C4<1>;
L_0000027e54c83ec0 .functor AND 1, L_0000027e54c80980, L_0000027e54c7fe40, C4<1>, C4<1>;
L_0000027e54c83ad0 .functor OR 1, L_0000027e54c83a60, L_0000027e54c83ec0, C4<0>, C4<0>;
L_0000027e54c83830 .functor AND 1, L_0000027e54c7fbc0, L_0000027e54c7fe40, C4<1>, C4<1>;
L_0000027e54c83360 .functor OR 1, L_0000027e54c83ad0, L_0000027e54c83830, C4<0>, C4<0>;
v0000027e54c02240_0 .net *"_ivl_0", 0 0, L_0000027e54c83670;  1 drivers
v0000027e54c02740_0 .net *"_ivl_10", 0 0, L_0000027e54c83830;  1 drivers
v0000027e54c031e0_0 .net *"_ivl_4", 0 0, L_0000027e54c83a60;  1 drivers
v0000027e54c03280_0 .net *"_ivl_6", 0 0, L_0000027e54c83ec0;  1 drivers
v0000027e54c01840_0 .net *"_ivl_8", 0 0, L_0000027e54c83ad0;  1 drivers
v0000027e54c02ec0_0 .net "a", 0 0, L_0000027e54c7fbc0;  1 drivers
v0000027e54c018e0_0 .net "b", 0 0, L_0000027e54c80980;  1 drivers
v0000027e54c01980_0 .net "cin", 0 0, L_0000027e54c7fe40;  1 drivers
v0000027e54c01a20_0 .net "cout", 0 0, L_0000027e54c83360;  1 drivers
v0000027e54c02060_0 .net "sum", 0 0, L_0000027e54c834b0;  1 drivers
S_0000027e54c28ba0 .scope generate, "adder_loop[2]" "adder_loop[2]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bf8a80 .param/l "i" 0 3 35, +C4<010>;
S_0000027e54c28d30 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c28ba0;
 .timescale 0 0;
S_0000027e54c618b0 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c28d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c83050 .functor XOR 1, L_0000027e54c7fa80, L_0000027e54c80ac0, C4<0>, C4<0>;
L_0000027e54c83bb0 .functor XOR 1, L_0000027e54c83050, L_0000027e54c807a0, C4<0>, C4<0>;
L_0000027e54c836e0 .functor AND 1, L_0000027e54c7fa80, L_0000027e54c80ac0, C4<1>, C4<1>;
L_0000027e54c838a0 .functor AND 1, L_0000027e54c80ac0, L_0000027e54c807a0, C4<1>, C4<1>;
L_0000027e54c83590 .functor OR 1, L_0000027e54c836e0, L_0000027e54c838a0, C4<0>, C4<0>;
L_0000027e54c833d0 .functor AND 1, L_0000027e54c7fa80, L_0000027e54c807a0, C4<1>, C4<1>;
L_0000027e54c83750 .functor OR 1, L_0000027e54c83590, L_0000027e54c833d0, C4<0>, C4<0>;
v0000027e54c02100_0 .net *"_ivl_0", 0 0, L_0000027e54c83050;  1 drivers
v0000027e54c02c40_0 .net *"_ivl_10", 0 0, L_0000027e54c833d0;  1 drivers
v0000027e54c02ce0_0 .net *"_ivl_4", 0 0, L_0000027e54c836e0;  1 drivers
v0000027e54c01ac0_0 .net *"_ivl_6", 0 0, L_0000027e54c838a0;  1 drivers
v0000027e54c02d80_0 .net *"_ivl_8", 0 0, L_0000027e54c83590;  1 drivers
v0000027e54c01b60_0 .net "a", 0 0, L_0000027e54c7fa80;  1 drivers
v0000027e54c02f60_0 .net "b", 0 0, L_0000027e54c80ac0;  1 drivers
v0000027e54c01c00_0 .net "cin", 0 0, L_0000027e54c807a0;  1 drivers
v0000027e54c01ca0_0 .net "cout", 0 0, L_0000027e54c83750;  1 drivers
v0000027e54c01d40_0 .net "sum", 0 0, L_0000027e54c83bb0;  1 drivers
S_0000027e54c61a40 .scope generate, "adder_loop[3]" "adder_loop[3]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bf8900 .param/l "i" 0 3 35, +C4<011>;
S_0000027e54c61bd0 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c61a40;
 .timescale 0 0;
S_0000027e54c61d60 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c61bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c83520 .functor XOR 1, L_0000027e54c80520, L_0000027e54c80340, C4<0>, C4<0>;
L_0000027e54c837c0 .functor XOR 1, L_0000027e54c83520, L_0000027e54c7efe0, C4<0>, C4<0>;
L_0000027e54c83c20 .functor AND 1, L_0000027e54c80520, L_0000027e54c80340, C4<1>, C4<1>;
L_0000027e54c83440 .functor AND 1, L_0000027e54c80340, L_0000027e54c7efe0, C4<1>, C4<1>;
L_0000027e54c83c90 .functor OR 1, L_0000027e54c83c20, L_0000027e54c83440, C4<0>, C4<0>;
L_0000027e54c83600 .functor AND 1, L_0000027e54c80520, L_0000027e54c7efe0, C4<1>, C4<1>;
L_0000027e54c83de0 .functor OR 1, L_0000027e54c83c90, L_0000027e54c83600, C4<0>, C4<0>;
v0000027e54c01e80_0 .net *"_ivl_0", 0 0, L_0000027e54c83520;  1 drivers
v0000027e54c021a0_0 .net *"_ivl_10", 0 0, L_0000027e54c83600;  1 drivers
v0000027e54c02600_0 .net *"_ivl_4", 0 0, L_0000027e54c83c20;  1 drivers
v0000027e54c01fc0_0 .net *"_ivl_6", 0 0, L_0000027e54c83440;  1 drivers
v0000027e54c02420_0 .net *"_ivl_8", 0 0, L_0000027e54c83c90;  1 drivers
v0000027e54bd8680_0 .net "a", 0 0, L_0000027e54c80520;  1 drivers
v0000027e54bd8720_0 .net "b", 0 0, L_0000027e54c80340;  1 drivers
v0000027e54bd7be0_0 .net "cin", 0 0, L_0000027e54c7efe0;  1 drivers
v0000027e54bd7500_0 .net "cout", 0 0, L_0000027e54c83de0;  1 drivers
v0000027e54bd8cc0_0 .net "sum", 0 0, L_0000027e54c837c0;  1 drivers
S_0000027e54c28ec0 .scope generate, "adder_loop[4]" "adder_loop[4]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bf9180 .param/l "i" 0 3 35, +C4<0100>;
S_0000027e54c29230 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c28ec0;
 .timescale 0 0;
S_0000027e54c296e0 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c29230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c83910 .functor XOR 1, L_0000027e54c7f760, L_0000027e54c80200, C4<0>, C4<0>;
L_0000027e54c83d70 .functor XOR 1, L_0000027e54c83910, L_0000027e54c7fb20, C4<0>, C4<0>;
L_0000027e54c83980 .functor AND 1, L_0000027e54c7f760, L_0000027e54c80200, C4<1>, C4<1>;
L_0000027e54c83d00 .functor AND 1, L_0000027e54c80200, L_0000027e54c7fb20, C4<1>, C4<1>;
L_0000027e54c83280 .functor OR 1, L_0000027e54c83980, L_0000027e54c83d00, C4<0>, C4<0>;
L_0000027e54c839f0 .functor AND 1, L_0000027e54c7f760, L_0000027e54c7fb20, C4<1>, C4<1>;
L_0000027e54c83e50 .functor OR 1, L_0000027e54c83280, L_0000027e54c839f0, C4<0>, C4<0>;
v0000027e54bd8d60_0 .net *"_ivl_0", 0 0, L_0000027e54c83910;  1 drivers
v0000027e54bd8e00_0 .net *"_ivl_10", 0 0, L_0000027e54c839f0;  1 drivers
v0000027e54bd8ea0_0 .net *"_ivl_4", 0 0, L_0000027e54c83980;  1 drivers
v0000027e54be40a0_0 .net *"_ivl_6", 0 0, L_0000027e54c83d00;  1 drivers
v0000027e54be4c80_0 .net *"_ivl_8", 0 0, L_0000027e54c83280;  1 drivers
v0000027e54be4d20_0 .net "a", 0 0, L_0000027e54c7f760;  1 drivers
v0000027e54be4500_0 .net "b", 0 0, L_0000027e54c80200;  1 drivers
v0000027e54be3420_0 .net "cin", 0 0, L_0000027e54c7fb20;  1 drivers
v0000027e54be4f00_0 .net "cout", 0 0, L_0000027e54c83e50;  1 drivers
v0000027e54be36a0_0 .net "sum", 0 0, L_0000027e54c83d70;  1 drivers
S_0000027e54c29870 .scope generate, "adder_loop[5]" "adder_loop[5]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bf9240 .param/l "i" 0 3 35, +C4<0101>;
S_0000027e54c29eb0 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c29870;
 .timescale 0 0;
S_0000027e54c29550 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c29eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c830c0 .functor XOR 1, L_0000027e54c811a0, L_0000027e54c808e0, C4<0>, C4<0>;
L_0000027e54c83130 .functor XOR 1, L_0000027e54c830c0, L_0000027e54c7fd00, C4<0>, C4<0>;
L_0000027e54c831a0 .functor AND 1, L_0000027e54c811a0, L_0000027e54c808e0, C4<1>, C4<1>;
L_0000027e54c832f0 .functor AND 1, L_0000027e54c808e0, L_0000027e54c7fd00, C4<1>, C4<1>;
L_0000027e54c84140 .functor OR 1, L_0000027e54c831a0, L_0000027e54c832f0, C4<0>, C4<0>;
L_0000027e54c844c0 .functor AND 1, L_0000027e54c811a0, L_0000027e54c7fd00, C4<1>, C4<1>;
L_0000027e54c84300 .functor OR 1, L_0000027e54c84140, L_0000027e54c844c0, C4<0>, C4<0>;
v0000027e54be37e0_0 .net *"_ivl_0", 0 0, L_0000027e54c830c0;  1 drivers
v0000027e54bf3b60_0 .net *"_ivl_10", 0 0, L_0000027e54c844c0;  1 drivers
v0000027e54bf4a60_0 .net *"_ivl_4", 0 0, L_0000027e54c831a0;  1 drivers
v0000027e54bf3d40_0 .net *"_ivl_6", 0 0, L_0000027e54c832f0;  1 drivers
v0000027e54bf4d80_0 .net *"_ivl_8", 0 0, L_0000027e54c84140;  1 drivers
v0000027e54bf50a0_0 .net "a", 0 0, L_0000027e54c811a0;  1 drivers
v0000027e54bf3200_0 .net "b", 0 0, L_0000027e54c808e0;  1 drivers
v0000027e54bf3c00_0 .net "cin", 0 0, L_0000027e54c7fd00;  1 drivers
v0000027e54bf3e80_0 .net "cout", 0 0, L_0000027e54c84300;  1 drivers
v0000027e54baf1e0_0 .net "sum", 0 0, L_0000027e54c83130;  1 drivers
S_0000027e54c290a0 .scope generate, "adder_loop[6]" "adder_loop[6]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bf9300 .param/l "i" 0 3 35, +C4<0110>;
S_0000027e54c29a00 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c290a0;
 .timescale 0 0;
S_0000027e54c29b90 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c29a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c84b50 .functor XOR 1, L_0000027e54c80b60, L_0000027e54c812e0, C4<0>, C4<0>;
L_0000027e54c84d80 .functor XOR 1, L_0000027e54c84b50, L_0000027e54c7fda0, C4<0>, C4<0>;
L_0000027e54c84d10 .functor AND 1, L_0000027e54c80b60, L_0000027e54c812e0, C4<1>, C4<1>;
L_0000027e54c841b0 .functor AND 1, L_0000027e54c812e0, L_0000027e54c7fda0, C4<1>, C4<1>;
L_0000027e54c84450 .functor OR 1, L_0000027e54c84d10, L_0000027e54c841b0, C4<0>, C4<0>;
L_0000027e54c84a00 .functor AND 1, L_0000027e54c80b60, L_0000027e54c7fda0, C4<1>, C4<1>;
L_0000027e54c845a0 .functor OR 1, L_0000027e54c84450, L_0000027e54c84a00, C4<0>, C4<0>;
v0000027e54baf3c0_0 .net *"_ivl_0", 0 0, L_0000027e54c84b50;  1 drivers
v0000027e54ba8db0_0 .net *"_ivl_10", 0 0, L_0000027e54c84a00;  1 drivers
v0000027e54ba8450_0 .net *"_ivl_4", 0 0, L_0000027e54c84d10;  1 drivers
v0000027e54c2ac90_0 .net *"_ivl_6", 0 0, L_0000027e54c841b0;  1 drivers
v0000027e54c2b690_0 .net *"_ivl_8", 0 0, L_0000027e54c84450;  1 drivers
v0000027e54c2af10_0 .net "a", 0 0, L_0000027e54c80b60;  1 drivers
v0000027e54c2b190_0 .net "b", 0 0, L_0000027e54c812e0;  1 drivers
v0000027e54c2b910_0 .net "cin", 0 0, L_0000027e54c7fda0;  1 drivers
v0000027e54c2b550_0 .net "cout", 0 0, L_0000027e54c845a0;  1 drivers
v0000027e54c2afb0_0 .net "sum", 0 0, L_0000027e54c84d80;  1 drivers
S_0000027e54c293c0 .scope generate, "adder_loop[7]" "adder_loop[7]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bf9340 .param/l "i" 0 3 35, +C4<0111>;
S_0000027e54c29d20 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c293c0;
 .timescale 0 0;
S_0000027e54c2d380 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c29d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c84530 .functor XOR 1, L_0000027e54c81240, L_0000027e54c7f080, C4<0>, C4<0>;
L_0000027e54c84290 .functor XOR 1, L_0000027e54c84530, L_0000027e54c81380, C4<0>, C4<0>;
L_0000027e54c84bc0 .functor AND 1, L_0000027e54c81240, L_0000027e54c7f080, C4<1>, C4<1>;
L_0000027e54c84370 .functor AND 1, L_0000027e54c7f080, L_0000027e54c81380, C4<1>, C4<1>;
L_0000027e54c84c30 .functor OR 1, L_0000027e54c84bc0, L_0000027e54c84370, C4<0>, C4<0>;
L_0000027e54c843e0 .functor AND 1, L_0000027e54c81240, L_0000027e54c81380, C4<1>, C4<1>;
L_0000027e54c84610 .functor OR 1, L_0000027e54c84c30, L_0000027e54c843e0, C4<0>, C4<0>;
v0000027e54c2b5f0_0 .net *"_ivl_0", 0 0, L_0000027e54c84530;  1 drivers
v0000027e54c2b050_0 .net *"_ivl_10", 0 0, L_0000027e54c843e0;  1 drivers
v0000027e54c2a0b0_0 .net *"_ivl_4", 0 0, L_0000027e54c84bc0;  1 drivers
v0000027e54c2a6f0_0 .net *"_ivl_6", 0 0, L_0000027e54c84370;  1 drivers
v0000027e54c2ae70_0 .net *"_ivl_8", 0 0, L_0000027e54c84c30;  1 drivers
v0000027e54c2a150_0 .net "a", 0 0, L_0000027e54c81240;  1 drivers
v0000027e54c2b230_0 .net "b", 0 0, L_0000027e54c7f080;  1 drivers
v0000027e54c2aab0_0 .net "cin", 0 0, L_0000027e54c81380;  1 drivers
v0000027e54c2a1f0_0 .net "cout", 0 0, L_0000027e54c84610;  1 drivers
v0000027e54c2b730_0 .net "sum", 0 0, L_0000027e54c84290;  1 drivers
S_0000027e54c2d830 .scope generate, "adder_loop[8]" "adder_loop[8]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bf9500 .param/l "i" 0 3 35, +C4<01000>;
S_0000027e54c2d9c0 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c2d830;
 .timescale 0 0;
S_0000027e54c2db50 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c2d9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c84680 .functor XOR 1, L_0000027e54c81420, L_0000027e54c814c0, C4<0>, C4<0>;
L_0000027e54c846f0 .functor XOR 1, L_0000027e54c84680, L_0000027e54c81740, C4<0>, C4<0>;
L_0000027e54c84760 .functor AND 1, L_0000027e54c81420, L_0000027e54c814c0, C4<1>, C4<1>;
L_0000027e54c84990 .functor AND 1, L_0000027e54c814c0, L_0000027e54c81740, C4<1>, C4<1>;
L_0000027e54c84840 .functor OR 1, L_0000027e54c84760, L_0000027e54c84990, C4<0>, C4<0>;
L_0000027e54c847d0 .functor AND 1, L_0000027e54c81420, L_0000027e54c81740, C4<1>, C4<1>;
L_0000027e54c848b0 .functor OR 1, L_0000027e54c84840, L_0000027e54c847d0, C4<0>, C4<0>;
v0000027e54c2b2d0_0 .net *"_ivl_0", 0 0, L_0000027e54c84680;  1 drivers
v0000027e54c2a970_0 .net *"_ivl_10", 0 0, L_0000027e54c847d0;  1 drivers
v0000027e54c2b370_0 .net *"_ivl_4", 0 0, L_0000027e54c84760;  1 drivers
v0000027e54c2a3d0_0 .net *"_ivl_6", 0 0, L_0000027e54c84990;  1 drivers
v0000027e54c2a790_0 .net *"_ivl_8", 0 0, L_0000027e54c84840;  1 drivers
v0000027e54c2be10_0 .net "a", 0 0, L_0000027e54c81420;  1 drivers
v0000027e54c2b0f0_0 .net "b", 0 0, L_0000027e54c814c0;  1 drivers
v0000027e54c2a330_0 .net "cin", 0 0, L_0000027e54c81740;  1 drivers
v0000027e54c2ab50_0 .net "cout", 0 0, L_0000027e54c848b0;  1 drivers
v0000027e54c2b9b0_0 .net "sum", 0 0, L_0000027e54c846f0;  1 drivers
S_0000027e54c2c3e0 .scope generate, "adder_loop[9]" "adder_loop[9]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bf9b00 .param/l "i" 0 3 35, +C4<01001>;
S_0000027e54c2d510 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c2c3e0;
 .timescale 0 0;
S_0000027e54c2c890 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c2d510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c84df0 .functor XOR 1, L_0000027e54c7f120, L_0000027e54c7f1c0, C4<0>, C4<0>;
L_0000027e54c84920 .functor XOR 1, L_0000027e54c84df0, L_0000027e54c7f260, C4<0>, C4<0>;
L_0000027e54c84a70 .functor AND 1, L_0000027e54c7f120, L_0000027e54c7f1c0, C4<1>, C4<1>;
L_0000027e54c84ae0 .functor AND 1, L_0000027e54c7f1c0, L_0000027e54c7f260, C4<1>, C4<1>;
L_0000027e54c84ca0 .functor OR 1, L_0000027e54c84a70, L_0000027e54c84ae0, C4<0>, C4<0>;
L_0000027e54c84e60 .functor AND 1, L_0000027e54c7f120, L_0000027e54c7f260, C4<1>, C4<1>;
L_0000027e54c84ed0 .functor OR 1, L_0000027e54c84ca0, L_0000027e54c84e60, C4<0>, C4<0>;
v0000027e54c2a830_0 .net *"_ivl_0", 0 0, L_0000027e54c84df0;  1 drivers
v0000027e54c2b870_0 .net *"_ivl_10", 0 0, L_0000027e54c84e60;  1 drivers
v0000027e54c2b7d0_0 .net *"_ivl_4", 0 0, L_0000027e54c84a70;  1 drivers
v0000027e54c2a290_0 .net *"_ivl_6", 0 0, L_0000027e54c84ae0;  1 drivers
v0000027e54c2ba50_0 .net *"_ivl_8", 0 0, L_0000027e54c84ca0;  1 drivers
v0000027e54c2b410_0 .net "a", 0 0, L_0000027e54c7f120;  1 drivers
v0000027e54c2abf0_0 .net "b", 0 0, L_0000027e54c7f1c0;  1 drivers
v0000027e54c2aa10_0 .net "cin", 0 0, L_0000027e54c7f260;  1 drivers
v0000027e54c2ad30_0 .net "cout", 0 0, L_0000027e54c84ed0;  1 drivers
v0000027e54c2b4b0_0 .net "sum", 0 0, L_0000027e54c84920;  1 drivers
S_0000027e54c2d6a0 .scope generate, "adder_loop[10]" "adder_loop[10]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bfa300 .param/l "i" 0 3 35, +C4<01010>;
S_0000027e54c2ca20 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c2d6a0;
 .timescale 0 0;
S_0000027e54c2cbb0 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c2ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c83ff0 .functor XOR 1, L_0000027e54c7f300, L_0000027e54c7f3a0, C4<0>, C4<0>;
L_0000027e54c84220 .functor XOR 1, L_0000027e54c83ff0, L_0000027e54c7f440, C4<0>, C4<0>;
L_0000027e54c84060 .functor AND 1, L_0000027e54c7f300, L_0000027e54c7f3a0, C4<1>, C4<1>;
L_0000027e54c840d0 .functor AND 1, L_0000027e54c7f3a0, L_0000027e54c7f440, C4<1>, C4<1>;
L_0000027e54c86340 .functor OR 1, L_0000027e54c84060, L_0000027e54c840d0, C4<0>, C4<0>;
L_0000027e54c85690 .functor AND 1, L_0000027e54c7f300, L_0000027e54c7f440, C4<1>, C4<1>;
L_0000027e54c85e00 .functor OR 1, L_0000027e54c86340, L_0000027e54c85690, C4<0>, C4<0>;
v0000027e54c2add0_0 .net *"_ivl_0", 0 0, L_0000027e54c83ff0;  1 drivers
v0000027e54c2baf0_0 .net *"_ivl_10", 0 0, L_0000027e54c85690;  1 drivers
v0000027e54c2a650_0 .net *"_ivl_4", 0 0, L_0000027e54c84060;  1 drivers
v0000027e54c2bb90_0 .net *"_ivl_6", 0 0, L_0000027e54c840d0;  1 drivers
v0000027e54c2a470_0 .net *"_ivl_8", 0 0, L_0000027e54c86340;  1 drivers
v0000027e54c2beb0_0 .net "a", 0 0, L_0000027e54c7f300;  1 drivers
v0000027e54c2bc30_0 .net "b", 0 0, L_0000027e54c7f3a0;  1 drivers
v0000027e54c2bcd0_0 .net "cin", 0 0, L_0000027e54c7f440;  1 drivers
v0000027e54c2bd70_0 .net "cout", 0 0, L_0000027e54c85e00;  1 drivers
v0000027e54c2a8d0_0 .net "sum", 0 0, L_0000027e54c84220;  1 drivers
S_0000027e54c2dce0 .scope generate, "adder_loop[11]" "adder_loop[11]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bf97c0 .param/l "i" 0 3 35, +C4<01011>;
S_0000027e54c2cd40 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c2dce0;
 .timescale 0 0;
S_0000027e54c2c700 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c2cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c86880 .functor XOR 1, L_0000027e54c7f4e0, L_0000027e54c7f580, C4<0>, C4<0>;
L_0000027e54c85310 .functor XOR 1, L_0000027e54c86880, L_0000027e54c82140, C4<0>, C4<0>;
L_0000027e54c85230 .functor AND 1, L_0000027e54c7f4e0, L_0000027e54c7f580, C4<1>, C4<1>;
L_0000027e54c85930 .functor AND 1, L_0000027e54c7f580, L_0000027e54c82140, C4<1>, C4<1>;
L_0000027e54c861f0 .functor OR 1, L_0000027e54c85230, L_0000027e54c85930, C4<0>, C4<0>;
L_0000027e54c858c0 .functor AND 1, L_0000027e54c7f4e0, L_0000027e54c82140, C4<1>, C4<1>;
L_0000027e54c866c0 .functor OR 1, L_0000027e54c861f0, L_0000027e54c858c0, C4<0>, C4<0>;
v0000027e54c2bf50_0 .net *"_ivl_0", 0 0, L_0000027e54c86880;  1 drivers
v0000027e54c2a510_0 .net *"_ivl_10", 0 0, L_0000027e54c858c0;  1 drivers
v0000027e54c2a5b0_0 .net *"_ivl_4", 0 0, L_0000027e54c85230;  1 drivers
v0000027e54c6cee0_0 .net *"_ivl_6", 0 0, L_0000027e54c85930;  1 drivers
v0000027e54c6cd00_0 .net *"_ivl_8", 0 0, L_0000027e54c861f0;  1 drivers
v0000027e54c6d020_0 .net "a", 0 0, L_0000027e54c7f4e0;  1 drivers
v0000027e54c6c760_0 .net "b", 0 0, L_0000027e54c7f580;  1 drivers
v0000027e54c6dd40_0 .net "cin", 0 0, L_0000027e54c82140;  1 drivers
v0000027e54c6cda0_0 .net "cout", 0 0, L_0000027e54c866c0;  1 drivers
v0000027e54c6dde0_0 .net "sum", 0 0, L_0000027e54c85310;  1 drivers
S_0000027e54c2c570 .scope generate, "adder_loop[12]" "adder_loop[12]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bf9700 .param/l "i" 0 3 35, +C4<01100>;
S_0000027e54c2ced0 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c2c570;
 .timescale 0 0;
S_0000027e54c2de70 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c2ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c855b0 .functor XOR 1, L_0000027e54c82000, L_0000027e54c82280, C4<0>, C4<0>;
L_0000027e54c85070 .functor XOR 1, L_0000027e54c855b0, L_0000027e54c82460, C4<0>, C4<0>;
L_0000027e54c86960 .functor AND 1, L_0000027e54c82000, L_0000027e54c82280, C4<1>, C4<1>;
L_0000027e54c86500 .functor AND 1, L_0000027e54c82280, L_0000027e54c82460, C4<1>, C4<1>;
L_0000027e54c854d0 .functor OR 1, L_0000027e54c86960, L_0000027e54c86500, C4<0>, C4<0>;
L_0000027e54c868f0 .functor AND 1, L_0000027e54c82000, L_0000027e54c82460, C4<1>, C4<1>;
L_0000027e54c85fc0 .functor OR 1, L_0000027e54c854d0, L_0000027e54c868f0, C4<0>, C4<0>;
v0000027e54c6d700_0 .net *"_ivl_0", 0 0, L_0000027e54c855b0;  1 drivers
v0000027e54c6c800_0 .net *"_ivl_10", 0 0, L_0000027e54c868f0;  1 drivers
v0000027e54c6c940_0 .net *"_ivl_4", 0 0, L_0000027e54c86960;  1 drivers
v0000027e54c6c9e0_0 .net *"_ivl_6", 0 0, L_0000027e54c86500;  1 drivers
v0000027e54c6cc60_0 .net *"_ivl_8", 0 0, L_0000027e54c854d0;  1 drivers
v0000027e54c6c8a0_0 .net "a", 0 0, L_0000027e54c82000;  1 drivers
v0000027e54c6d0c0_0 .net "b", 0 0, L_0000027e54c82280;  1 drivers
v0000027e54c6da20_0 .net "cin", 0 0, L_0000027e54c82460;  1 drivers
v0000027e54c6d200_0 .net "cout", 0 0, L_0000027e54c85fc0;  1 drivers
v0000027e54c6dca0_0 .net "sum", 0 0, L_0000027e54c85070;  1 drivers
S_0000027e54c2d060 .scope generate, "adder_loop[13]" "adder_loop[13]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bf9a00 .param/l "i" 0 3 35, +C4<01101>;
S_0000027e54c2d1f0 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c2d060;
 .timescale 0 0;
S_0000027e54c2c0c0 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c2d1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c865e0 .functor XOR 1, L_0000027e54c81e20, L_0000027e54c81ba0, C4<0>, C4<0>;
L_0000027e54c85d90 .functor XOR 1, L_0000027e54c865e0, L_0000027e54c82320, C4<0>, C4<0>;
L_0000027e54c859a0 .functor AND 1, L_0000027e54c81e20, L_0000027e54c81ba0, C4<1>, C4<1>;
L_0000027e54c86030 .functor AND 1, L_0000027e54c81ba0, L_0000027e54c82320, C4<1>, C4<1>;
L_0000027e54c86810 .functor OR 1, L_0000027e54c859a0, L_0000027e54c86030, C4<0>, C4<0>;
L_0000027e54c85e70 .functor AND 1, L_0000027e54c81e20, L_0000027e54c82320, C4<1>, C4<1>;
L_0000027e54c85ee0 .functor OR 1, L_0000027e54c86810, L_0000027e54c85e70, C4<0>, C4<0>;
v0000027e54c6d2a0_0 .net *"_ivl_0", 0 0, L_0000027e54c865e0;  1 drivers
v0000027e54c6ca80_0 .net *"_ivl_10", 0 0, L_0000027e54c85e70;  1 drivers
v0000027e54c6d840_0 .net *"_ivl_4", 0 0, L_0000027e54c859a0;  1 drivers
v0000027e54c6d480_0 .net *"_ivl_6", 0 0, L_0000027e54c86030;  1 drivers
v0000027e54c6cf80_0 .net *"_ivl_8", 0 0, L_0000027e54c86810;  1 drivers
v0000027e54c6d340_0 .net "a", 0 0, L_0000027e54c81e20;  1 drivers
v0000027e54c6cb20_0 .net "b", 0 0, L_0000027e54c81ba0;  1 drivers
v0000027e54c6d3e0_0 .net "cin", 0 0, L_0000027e54c82320;  1 drivers
v0000027e54c6cbc0_0 .net "cout", 0 0, L_0000027e54c85ee0;  1 drivers
v0000027e54c6d660_0 .net "sum", 0 0, L_0000027e54c85d90;  1 drivers
S_0000027e54c2c250 .scope generate, "adder_loop[14]" "adder_loop[14]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bf9bc0 .param/l "i" 0 3 35, +C4<01110>;
S_0000027e54c6f6d0 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c2c250;
 .timescale 0 0;
S_0000027e54c6f9f0 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c6f6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c85af0 .functor XOR 1, L_0000027e54c81ec0, L_0000027e54c82d20, C4<0>, C4<0>;
L_0000027e54c85700 .functor XOR 1, L_0000027e54c85af0, L_0000027e54c81c40, C4<0>, C4<0>;
L_0000027e54c86260 .functor AND 1, L_0000027e54c81ec0, L_0000027e54c82d20, C4<1>, C4<1>;
L_0000027e54c85380 .functor AND 1, L_0000027e54c82d20, L_0000027e54c81c40, C4<1>, C4<1>;
L_0000027e54c86a40 .functor OR 1, L_0000027e54c86260, L_0000027e54c85380, C4<0>, C4<0>;
L_0000027e54c869d0 .functor AND 1, L_0000027e54c81ec0, L_0000027e54c81c40, C4<1>, C4<1>;
L_0000027e54c862d0 .functor OR 1, L_0000027e54c86a40, L_0000027e54c869d0, C4<0>, C4<0>;
v0000027e54c6d7a0_0 .net *"_ivl_0", 0 0, L_0000027e54c85af0;  1 drivers
v0000027e54c6d520_0 .net *"_ivl_10", 0 0, L_0000027e54c869d0;  1 drivers
v0000027e54c6d5c0_0 .net *"_ivl_4", 0 0, L_0000027e54c86260;  1 drivers
v0000027e54c6d8e0_0 .net *"_ivl_6", 0 0, L_0000027e54c85380;  1 drivers
v0000027e54c6ce40_0 .net *"_ivl_8", 0 0, L_0000027e54c86a40;  1 drivers
v0000027e54c6d980_0 .net "a", 0 0, L_0000027e54c81ec0;  1 drivers
v0000027e54c6d160_0 .net "b", 0 0, L_0000027e54c82d20;  1 drivers
v0000027e54c6dac0_0 .net "cin", 0 0, L_0000027e54c81c40;  1 drivers
v0000027e54c6db60_0 .net "cout", 0 0, L_0000027e54c862d0;  1 drivers
v0000027e54c6dc00_0 .net "sum", 0 0, L_0000027e54c85700;  1 drivers
S_0000027e54c6ed70 .scope generate, "adder_loop[15]" "adder_loop[15]" 3 35, 3 35 0, S_0000027e54c06bf0;
 .timescale 0 0;
P_0000027e54bfa100 .param/l "i" 0 3 35, +C4<01111>;
S_0000027e54c6e410 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c6ed70;
 .timescale 0 0;
S_0000027e54c6f220 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c6e410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c860a0 .functor XOR 1, L_0000027e54c820a0, L_0000027e54c821e0, C4<0>, C4<0>;
L_0000027e54c85f50 .functor XOR 1, L_0000027e54c860a0, L_0000027e54c825a0, C4<0>, C4<0>;
L_0000027e54c85a10 .functor AND 1, L_0000027e54c820a0, L_0000027e54c821e0, C4<1>, C4<1>;
L_0000027e54c86420 .functor AND 1, L_0000027e54c821e0, L_0000027e54c825a0, C4<1>, C4<1>;
L_0000027e54c86730 .functor OR 1, L_0000027e54c85a10, L_0000027e54c86420, C4<0>, C4<0>;
L_0000027e54c852a0 .functor AND 1, L_0000027e54c820a0, L_0000027e54c825a0, C4<1>, C4<1>;
L_0000027e54c85620 .functor OR 1, L_0000027e54c86730, L_0000027e54c852a0, C4<0>, C4<0>;
v0000027e54c6bae0_0 .net *"_ivl_0", 0 0, L_0000027e54c860a0;  1 drivers
v0000027e54c6b2c0_0 .net *"_ivl_10", 0 0, L_0000027e54c852a0;  1 drivers
v0000027e54c69f60_0 .net *"_ivl_4", 0 0, L_0000027e54c85a10;  1 drivers
v0000027e54c6a640_0 .net *"_ivl_6", 0 0, L_0000027e54c86420;  1 drivers
v0000027e54c6b040_0 .net *"_ivl_8", 0 0, L_0000027e54c86730;  1 drivers
v0000027e54c6a000_0 .net "a", 0 0, L_0000027e54c820a0;  1 drivers
v0000027e54c6b360_0 .net "b", 0 0, L_0000027e54c821e0;  1 drivers
v0000027e54c6aaa0_0 .net "cin", 0 0, L_0000027e54c825a0;  1 drivers
v0000027e54c6c620_0 .net "cout", 0 0, L_0000027e54c85620;  1 drivers
v0000027e54c6b9a0_0 .net "sum", 0 0, L_0000027e54c85f50;  1 drivers
S_0000027e54c6e5a0 .scope module, "add16_m2" "add16_m" 3 15, 3 26 0, S_0000027e54c06a60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000027e54c81560_0 .net "a", 15 0, L_0000027e54cd4230;  1 drivers
v0000027e54c805c0_0 .net "b", 15 0, L_0000027e54cd4f50;  1 drivers
v0000027e54c816a0_0 .net "carry", 15 0, L_0000027e54cd4690;  1 drivers
v0000027e54c80020_0 .net "cin", 0 0, L_0000027e54c82dc0;  alias, 1 drivers
v0000027e54c7f620_0 .net "cout", 0 0, L_0000027e54cd4050;  alias, 1 drivers
v0000027e54c800c0_0 .net "sum", 15 0, L_0000027e54cd5770;  alias, 1 drivers
L_0000027e54c82820 .part L_0000027e54cd4230, 0, 1;
L_0000027e54c82e60 .part L_0000027e54cd4f50, 0, 1;
L_0000027e54c82640 .part L_0000027e54cd4230, 1, 1;
L_0000027e54c826e0 .part L_0000027e54cd4f50, 1, 1;
L_0000027e54c81d80 .part L_0000027e54cd4690, 0, 1;
L_0000027e54c82780 .part L_0000027e54cd4230, 2, 1;
L_0000027e54c828c0 .part L_0000027e54cd4f50, 2, 1;
L_0000027e54c82960 .part L_0000027e54cd4690, 1, 1;
L_0000027e54c82a00 .part L_0000027e54cd4230, 3, 1;
L_0000027e54c82aa0 .part L_0000027e54cd4f50, 3, 1;
L_0000027e54c817e0 .part L_0000027e54cd4690, 2, 1;
L_0000027e54c82b40 .part L_0000027e54cd4230, 4, 1;
L_0000027e54c82be0 .part L_0000027e54cd4f50, 4, 1;
L_0000027e54c82c80 .part L_0000027e54cd4690, 3, 1;
L_0000027e54c81b00 .part L_0000027e54cd4230, 5, 1;
L_0000027e54c81880 .part L_0000027e54cd4f50, 5, 1;
L_0000027e54c81920 .part L_0000027e54cd4690, 4, 1;
L_0000027e54c819c0 .part L_0000027e54cd4230, 6, 1;
L_0000027e54cd44b0 .part L_0000027e54cd4f50, 6, 1;
L_0000027e54cd3fb0 .part L_0000027e54cd4690, 5, 1;
L_0000027e54cd5270 .part L_0000027e54cd4230, 7, 1;
L_0000027e54cd3d30 .part L_0000027e54cd4f50, 7, 1;
L_0000027e54cd3510 .part L_0000027e54cd4690, 6, 1;
L_0000027e54cd56d0 .part L_0000027e54cd4230, 8, 1;
L_0000027e54cd3dd0 .part L_0000027e54cd4f50, 8, 1;
L_0000027e54cd4cd0 .part L_0000027e54cd4690, 7, 1;
L_0000027e54cd3830 .part L_0000027e54cd4230, 9, 1;
L_0000027e54cd3970 .part L_0000027e54cd4f50, 9, 1;
L_0000027e54cd42d0 .part L_0000027e54cd4690, 8, 1;
L_0000027e54cd45f0 .part L_0000027e54cd4230, 10, 1;
L_0000027e54cd3bf0 .part L_0000027e54cd4f50, 10, 1;
L_0000027e54cd51d0 .part L_0000027e54cd4690, 9, 1;
L_0000027e54cd4370 .part L_0000027e54cd4230, 11, 1;
L_0000027e54cd53b0 .part L_0000027e54cd4f50, 11, 1;
L_0000027e54cd3290 .part L_0000027e54cd4690, 10, 1;
L_0000027e54cd5310 .part L_0000027e54cd4230, 12, 1;
L_0000027e54cd3470 .part L_0000027e54cd4f50, 12, 1;
L_0000027e54cd3330 .part L_0000027e54cd4690, 11, 1;
L_0000027e54cd5590 .part L_0000027e54cd4230, 13, 1;
L_0000027e54cd4eb0 .part L_0000027e54cd4f50, 13, 1;
L_0000027e54cd5450 .part L_0000027e54cd4690, 12, 1;
L_0000027e54cd4d70 .part L_0000027e54cd4230, 14, 1;
L_0000027e54cd3a10 .part L_0000027e54cd4f50, 14, 1;
L_0000027e54cd5090 .part L_0000027e54cd4690, 13, 1;
L_0000027e54cd3ab0 .part L_0000027e54cd4230, 15, 1;
L_0000027e54cd4e10 .part L_0000027e54cd4f50, 15, 1;
L_0000027e54cd4410 .part L_0000027e54cd4690, 14, 1;
LS_0000027e54cd5770_0_0 .concat8 [ 1 1 1 1], L_0000027e54c86650, L_0000027e54c863b0, L_0000027e54c85c40, L_0000027e54c850e0;
LS_0000027e54cd5770_0_4 .concat8 [ 1 1 1 1], L_0000027e54c86c70, L_0000027e54cd1550, L_0000027e54cd15c0, L_0000027e54cd1780;
LS_0000027e54cd5770_0_8 .concat8 [ 1 1 1 1], L_0000027e54cd18d0, L_0000027e54cd2c10, L_0000027e54cd2890, L_0000027e54cd2510;
LS_0000027e54cd5770_0_12 .concat8 [ 1 1 1 1], L_0000027e54cd2190, L_0000027e54cd2970, L_0000027e54cd2dd0, L_0000027e54cdcb60;
L_0000027e54cd5770 .concat8 [ 4 4 4 4], LS_0000027e54cd5770_0_0, LS_0000027e54cd5770_0_4, LS_0000027e54cd5770_0_8, LS_0000027e54cd5770_0_12;
LS_0000027e54cd4690_0_0 .concat8 [ 1 1 1 1], L_0000027e54c85850, L_0000027e54c85bd0, L_0000027e54c86b90, L_0000027e54c86f10;
LS_0000027e54cd4690_0_4 .concat8 [ 1 1 1 1], L_0000027e54cd2740, L_0000027e54cd1e80, L_0000027e54cd1ef0, L_0000027e54cd1320;
LS_0000027e54cd4690_0_8 .concat8 [ 1 1 1 1], L_0000027e54cd1860, L_0000027e54cd2cf0, L_0000027e54cd1d30, L_0000027e54cd2d60;
LS_0000027e54cd4690_0_12 .concat8 [ 1 1 1 1], L_0000027e54cd2270, L_0000027e54cd1710, L_0000027e54cd3000, L_0000027e54cdbb30;
L_0000027e54cd4690 .concat8 [ 4 4 4 4], LS_0000027e54cd4690_0_0, LS_0000027e54cd4690_0_4, LS_0000027e54cd4690_0_8, LS_0000027e54cd4690_0_12;
L_0000027e54cd4050 .part L_0000027e54cd4690, 15, 1;
S_0000027e54c6e730 .scope generate, "adder_loop[0]" "adder_loop[0]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bf9680 .param/l "i" 0 3 35, +C4<00>;
S_0000027e54c6df60 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c6e730;
 .timescale 0 0;
S_0000027e54c6e8c0 .scope module, "add1" "add_1bit" 3 37, 3 46 0, S_0000027e54c6df60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c85540 .functor XOR 1, L_0000027e54c82820, L_0000027e54c82e60, C4<0>, C4<0>;
L_0000027e54c86650 .functor XOR 1, L_0000027e54c85540, L_0000027e54c82dc0, C4<0>, C4<0>;
L_0000027e54c86110 .functor AND 1, L_0000027e54c82820, L_0000027e54c82e60, C4<1>, C4<1>;
L_0000027e54c85770 .functor AND 1, L_0000027e54c82e60, L_0000027e54c82dc0, C4<1>, C4<1>;
L_0000027e54c85a80 .functor OR 1, L_0000027e54c86110, L_0000027e54c85770, C4<0>, C4<0>;
L_0000027e54c857e0 .functor AND 1, L_0000027e54c82820, L_0000027e54c82dc0, C4<1>, C4<1>;
L_0000027e54c85850 .functor OR 1, L_0000027e54c85a80, L_0000027e54c857e0, C4<0>, C4<0>;
v0000027e54c6a0a0_0 .net *"_ivl_0", 0 0, L_0000027e54c85540;  1 drivers
v0000027e54c6a8c0_0 .net *"_ivl_10", 0 0, L_0000027e54c857e0;  1 drivers
v0000027e54c6aa00_0 .net *"_ivl_4", 0 0, L_0000027e54c86110;  1 drivers
v0000027e54c6a780_0 .net *"_ivl_6", 0 0, L_0000027e54c85770;  1 drivers
v0000027e54c6a500_0 .net *"_ivl_8", 0 0, L_0000027e54c85a80;  1 drivers
v0000027e54c6b860_0 .net "a", 0 0, L_0000027e54c82820;  1 drivers
v0000027e54c6a6e0_0 .net "b", 0 0, L_0000027e54c82e60;  1 drivers
v0000027e54c6ae60_0 .net "cin", 0 0, L_0000027e54c82dc0;  alias, 1 drivers
v0000027e54c6bc20_0 .net "cout", 0 0, L_0000027e54c85850;  1 drivers
v0000027e54c6a820_0 .net "sum", 0 0, L_0000027e54c86650;  1 drivers
S_0000027e54c6ef00 .scope generate, "adder_loop[1]" "adder_loop[1]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bf9f00 .param/l "i" 0 3 35, +C4<01>;
S_0000027e54c6f860 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c6ef00;
 .timescale 0 0;
S_0000027e54c6ea50 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c6f860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c86180 .functor XOR 1, L_0000027e54c82640, L_0000027e54c826e0, C4<0>, C4<0>;
L_0000027e54c863b0 .functor XOR 1, L_0000027e54c86180, L_0000027e54c81d80, C4<0>, C4<0>;
L_0000027e54c86490 .functor AND 1, L_0000027e54c82640, L_0000027e54c826e0, C4<1>, C4<1>;
L_0000027e54c85b60 .functor AND 1, L_0000027e54c826e0, L_0000027e54c81d80, C4<1>, C4<1>;
L_0000027e54c86b20 .functor OR 1, L_0000027e54c86490, L_0000027e54c85b60, C4<0>, C4<0>;
L_0000027e54c85460 .functor AND 1, L_0000027e54c82640, L_0000027e54c81d80, C4<1>, C4<1>;
L_0000027e54c85bd0 .functor OR 1, L_0000027e54c86b20, L_0000027e54c85460, C4<0>, C4<0>;
v0000027e54c6c580_0 .net *"_ivl_0", 0 0, L_0000027e54c86180;  1 drivers
v0000027e54c6af00_0 .net *"_ivl_10", 0 0, L_0000027e54c85460;  1 drivers
v0000027e54c6bb80_0 .net *"_ivl_4", 0 0, L_0000027e54c86490;  1 drivers
v0000027e54c6afa0_0 .net *"_ivl_6", 0 0, L_0000027e54c85b60;  1 drivers
v0000027e54c6a960_0 .net *"_ivl_8", 0 0, L_0000027e54c86b20;  1 drivers
v0000027e54c6b680_0 .net "a", 0 0, L_0000027e54c82640;  1 drivers
v0000027e54c6ab40_0 .net "b", 0 0, L_0000027e54c826e0;  1 drivers
v0000027e54c6b0e0_0 .net "cin", 0 0, L_0000027e54c81d80;  1 drivers
v0000027e54c6b900_0 .net "cout", 0 0, L_0000027e54c85bd0;  1 drivers
v0000027e54c6c4e0_0 .net "sum", 0 0, L_0000027e54c863b0;  1 drivers
S_0000027e54c6e0f0 .scope generate, "adder_loop[2]" "adder_loop[2]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bf9fc0 .param/l "i" 0 3 35, +C4<010>;
S_0000027e54c6ebe0 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c6e0f0;
 .timescale 0 0;
S_0000027e54c6f090 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c6ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c86570 .functor XOR 1, L_0000027e54c82780, L_0000027e54c828c0, C4<0>, C4<0>;
L_0000027e54c85c40 .functor XOR 1, L_0000027e54c86570, L_0000027e54c82960, C4<0>, C4<0>;
L_0000027e54c86ab0 .functor AND 1, L_0000027e54c82780, L_0000027e54c828c0, C4<1>, C4<1>;
L_0000027e54c85cb0 .functor AND 1, L_0000027e54c828c0, L_0000027e54c82960, C4<1>, C4<1>;
L_0000027e54c867a0 .functor OR 1, L_0000027e54c86ab0, L_0000027e54c85cb0, C4<0>, C4<0>;
L_0000027e54c85d20 .functor AND 1, L_0000027e54c82780, L_0000027e54c82960, C4<1>, C4<1>;
L_0000027e54c86b90 .functor OR 1, L_0000027e54c867a0, L_0000027e54c85d20, C4<0>, C4<0>;
v0000027e54c6abe0_0 .net *"_ivl_0", 0 0, L_0000027e54c86570;  1 drivers
v0000027e54c6ac80_0 .net *"_ivl_10", 0 0, L_0000027e54c85d20;  1 drivers
v0000027e54c6ad20_0 .net *"_ivl_4", 0 0, L_0000027e54c86ab0;  1 drivers
v0000027e54c6b180_0 .net *"_ivl_6", 0 0, L_0000027e54c85cb0;  1 drivers
v0000027e54c6a140_0 .net *"_ivl_8", 0 0, L_0000027e54c867a0;  1 drivers
v0000027e54c6a1e0_0 .net "a", 0 0, L_0000027e54c82780;  1 drivers
v0000027e54c6bf40_0 .net "b", 0 0, L_0000027e54c828c0;  1 drivers
v0000027e54c6ba40_0 .net "cin", 0 0, L_0000027e54c82960;  1 drivers
v0000027e54c6a320_0 .net "cout", 0 0, L_0000027e54c86b90;  1 drivers
v0000027e54c6b5e0_0 .net "sum", 0 0, L_0000027e54c85c40;  1 drivers
S_0000027e54c6f3b0 .scope generate, "adder_loop[3]" "adder_loop[3]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bfa140 .param/l "i" 0 3 35, +C4<011>;
S_0000027e54c6fb80 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c6f3b0;
 .timescale 0 0;
S_0000027e54c6f540 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c6fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c85000 .functor XOR 1, L_0000027e54c82a00, L_0000027e54c82aa0, C4<0>, C4<0>;
L_0000027e54c850e0 .functor XOR 1, L_0000027e54c85000, L_0000027e54c817e0, C4<0>, C4<0>;
L_0000027e54c85150 .functor AND 1, L_0000027e54c82a00, L_0000027e54c82aa0, C4<1>, C4<1>;
L_0000027e54c851c0 .functor AND 1, L_0000027e54c82aa0, L_0000027e54c817e0, C4<1>, C4<1>;
L_0000027e54c853f0 .functor OR 1, L_0000027e54c85150, L_0000027e54c851c0, C4<0>, C4<0>;
L_0000027e54c86dc0 .functor AND 1, L_0000027e54c82a00, L_0000027e54c817e0, C4<1>, C4<1>;
L_0000027e54c86f10 .functor OR 1, L_0000027e54c853f0, L_0000027e54c86dc0, C4<0>, C4<0>;
v0000027e54c6a280_0 .net *"_ivl_0", 0 0, L_0000027e54c85000;  1 drivers
v0000027e54c6c6c0_0 .net *"_ivl_10", 0 0, L_0000027e54c86dc0;  1 drivers
v0000027e54c6b220_0 .net *"_ivl_4", 0 0, L_0000027e54c85150;  1 drivers
v0000027e54c6b4a0_0 .net *"_ivl_6", 0 0, L_0000027e54c851c0;  1 drivers
v0000027e54c6c440_0 .net *"_ivl_8", 0 0, L_0000027e54c853f0;  1 drivers
v0000027e54c6b540_0 .net "a", 0 0, L_0000027e54c82a00;  1 drivers
v0000027e54c6a3c0_0 .net "b", 0 0, L_0000027e54c82aa0;  1 drivers
v0000027e54c6bfe0_0 .net "cin", 0 0, L_0000027e54c817e0;  1 drivers
v0000027e54c6b720_0 .net "cout", 0 0, L_0000027e54c86f10;  1 drivers
v0000027e54c6b7c0_0 .net "sum", 0 0, L_0000027e54c850e0;  1 drivers
S_0000027e54c6fd10 .scope generate, "adder_loop[4]" "adder_loop[4]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bf9b40 .param/l "i" 0 3 35, +C4<0100>;
S_0000027e54c6e280 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c6fd10;
 .timescale 0 0;
S_0000027e54c6ff70 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c6e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54c86c00 .functor XOR 1, L_0000027e54c82b40, L_0000027e54c82be0, C4<0>, C4<0>;
L_0000027e54c86c70 .functor XOR 1, L_0000027e54c86c00, L_0000027e54c82c80, C4<0>, C4<0>;
L_0000027e54c86d50 .functor AND 1, L_0000027e54c82b40, L_0000027e54c82be0, C4<1>, C4<1>;
L_0000027e54c86e30 .functor AND 1, L_0000027e54c82be0, L_0000027e54c82c80, C4<1>, C4<1>;
L_0000027e54c86ce0 .functor OR 1, L_0000027e54c86d50, L_0000027e54c86e30, C4<0>, C4<0>;
L_0000027e54c86ea0 .functor AND 1, L_0000027e54c82b40, L_0000027e54c82c80, C4<1>, C4<1>;
L_0000027e54cd2740 .functor OR 1, L_0000027e54c86ce0, L_0000027e54c86ea0, C4<0>, C4<0>;
v0000027e54c6bcc0_0 .net *"_ivl_0", 0 0, L_0000027e54c86c00;  1 drivers
v0000027e54c6bd60_0 .net *"_ivl_10", 0 0, L_0000027e54c86ea0;  1 drivers
v0000027e54c6c080_0 .net *"_ivl_4", 0 0, L_0000027e54c86d50;  1 drivers
v0000027e54c6c120_0 .net *"_ivl_6", 0 0, L_0000027e54c86e30;  1 drivers
v0000027e54c6c1c0_0 .net *"_ivl_8", 0 0, L_0000027e54c86ce0;  1 drivers
v0000027e54c6c260_0 .net "a", 0 0, L_0000027e54c82b40;  1 drivers
v0000027e54c6c300_0 .net "b", 0 0, L_0000027e54c82be0;  1 drivers
v0000027e54c6c3a0_0 .net "cin", 0 0, L_0000027e54c82c80;  1 drivers
v0000027e54c754b0_0 .net "cout", 0 0, L_0000027e54cd2740;  1 drivers
v0000027e54c74e70_0 .net "sum", 0 0, L_0000027e54c86c70;  1 drivers
S_0000027e54c71d20 .scope generate, "adder_loop[5]" "adder_loop[5]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bfa500 .param/l "i" 0 3 35, +C4<0101>;
S_0000027e54c70bf0 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c71d20;
 .timescale 0 0;
S_0000027e54c70d80 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c70bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54cd2660 .functor XOR 1, L_0000027e54c81b00, L_0000027e54c81880, C4<0>, C4<0>;
L_0000027e54cd1550 .functor XOR 1, L_0000027e54cd2660, L_0000027e54c81920, C4<0>, C4<0>;
L_0000027e54cd25f0 .functor AND 1, L_0000027e54c81b00, L_0000027e54c81880, C4<1>, C4<1>;
L_0000027e54cd26d0 .functor AND 1, L_0000027e54c81880, L_0000027e54c81920, C4<1>, C4<1>;
L_0000027e54cd2900 .functor OR 1, L_0000027e54cd25f0, L_0000027e54cd26d0, C4<0>, C4<0>;
L_0000027e54cd2ac0 .functor AND 1, L_0000027e54c81b00, L_0000027e54c81920, C4<1>, C4<1>;
L_0000027e54cd1e80 .functor OR 1, L_0000027e54cd2900, L_0000027e54cd2ac0, C4<0>, C4<0>;
v0000027e54c74fb0_0 .net *"_ivl_0", 0 0, L_0000027e54cd2660;  1 drivers
v0000027e54c75730_0 .net *"_ivl_10", 0 0, L_0000027e54cd2ac0;  1 drivers
v0000027e54c75910_0 .net *"_ivl_4", 0 0, L_0000027e54cd25f0;  1 drivers
v0000027e54c759b0_0 .net *"_ivl_6", 0 0, L_0000027e54cd26d0;  1 drivers
v0000027e54c75690_0 .net *"_ivl_8", 0 0, L_0000027e54cd2900;  1 drivers
v0000027e54c74f10_0 .net "a", 0 0, L_0000027e54c81b00;  1 drivers
v0000027e54c75d70_0 .net "b", 0 0, L_0000027e54c81880;  1 drivers
v0000027e54c75a50_0 .net "cin", 0 0, L_0000027e54c81920;  1 drivers
v0000027e54c75550_0 .net "cout", 0 0, L_0000027e54cd1e80;  1 drivers
v0000027e54c75050_0 .net "sum", 0 0, L_0000027e54cd1550;  1 drivers
S_0000027e54c710a0 .scope generate, "adder_loop[6]" "adder_loop[6]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bf9c00 .param/l "i" 0 3 35, +C4<0110>;
S_0000027e54c70a60 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c710a0;
 .timescale 0 0;
S_0000027e54c70100 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c70a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54cd1fd0 .functor XOR 1, L_0000027e54c819c0, L_0000027e54cd44b0, C4<0>, C4<0>;
L_0000027e54cd15c0 .functor XOR 1, L_0000027e54cd1fd0, L_0000027e54cd3fb0, C4<0>, C4<0>;
L_0000027e54cd16a0 .functor AND 1, L_0000027e54c819c0, L_0000027e54cd44b0, C4<1>, C4<1>;
L_0000027e54cd1400 .functor AND 1, L_0000027e54cd44b0, L_0000027e54cd3fb0, C4<1>, C4<1>;
L_0000027e54cd19b0 .functor OR 1, L_0000027e54cd16a0, L_0000027e54cd1400, C4<0>, C4<0>;
L_0000027e54cd2820 .functor AND 1, L_0000027e54c819c0, L_0000027e54cd3fb0, C4<1>, C4<1>;
L_0000027e54cd1ef0 .functor OR 1, L_0000027e54cd19b0, L_0000027e54cd2820, C4<0>, C4<0>;
v0000027e54c75af0_0 .net *"_ivl_0", 0 0, L_0000027e54cd1fd0;  1 drivers
v0000027e54c74dd0_0 .net *"_ivl_10", 0 0, L_0000027e54cd2820;  1 drivers
v0000027e54c75b90_0 .net *"_ivl_4", 0 0, L_0000027e54cd16a0;  1 drivers
v0000027e54c74970_0 .net *"_ivl_6", 0 0, L_0000027e54cd1400;  1 drivers
v0000027e54c75410_0 .net *"_ivl_8", 0 0, L_0000027e54cd19b0;  1 drivers
v0000027e54c757d0_0 .net "a", 0 0, L_0000027e54c819c0;  1 drivers
v0000027e54c750f0_0 .net "b", 0 0, L_0000027e54cd44b0;  1 drivers
v0000027e54c75230_0 .net "cin", 0 0, L_0000027e54cd3fb0;  1 drivers
v0000027e54c755f0_0 .net "cout", 0 0, L_0000027e54cd1ef0;  1 drivers
v0000027e54c75190_0 .net "sum", 0 0, L_0000027e54cd15c0;  1 drivers
S_0000027e54c71870 .scope generate, "adder_loop[7]" "adder_loop[7]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bf9c40 .param/l "i" 0 3 35, +C4<0111>;
S_0000027e54c70f10 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c71870;
 .timescale 0 0;
S_0000027e54c71230 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c70f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54cd1390 .functor XOR 1, L_0000027e54cd5270, L_0000027e54cd3d30, C4<0>, C4<0>;
L_0000027e54cd1780 .functor XOR 1, L_0000027e54cd1390, L_0000027e54cd3510, C4<0>, C4<0>;
L_0000027e54cd1b70 .functor AND 1, L_0000027e54cd5270, L_0000027e54cd3d30, C4<1>, C4<1>;
L_0000027e54cd1240 .functor AND 1, L_0000027e54cd3d30, L_0000027e54cd3510, C4<1>, C4<1>;
L_0000027e54cd12b0 .functor OR 1, L_0000027e54cd1b70, L_0000027e54cd1240, C4<0>, C4<0>;
L_0000027e54cd2b30 .functor AND 1, L_0000027e54cd5270, L_0000027e54cd3510, C4<1>, C4<1>;
L_0000027e54cd1320 .functor OR 1, L_0000027e54cd12b0, L_0000027e54cd2b30, C4<0>, C4<0>;
v0000027e54c75870_0 .net *"_ivl_0", 0 0, L_0000027e54cd1390;  1 drivers
v0000027e54c74b50_0 .net *"_ivl_10", 0 0, L_0000027e54cd2b30;  1 drivers
v0000027e54c752d0_0 .net *"_ivl_4", 0 0, L_0000027e54cd1b70;  1 drivers
v0000027e54c75370_0 .net *"_ivl_6", 0 0, L_0000027e54cd1240;  1 drivers
v0000027e54c75c30_0 .net *"_ivl_8", 0 0, L_0000027e54cd12b0;  1 drivers
v0000027e54c75cd0_0 .net "a", 0 0, L_0000027e54cd5270;  1 drivers
v0000027e54c75e10_0 .net "b", 0 0, L_0000027e54cd3d30;  1 drivers
v0000027e54c748d0_0 .net "cin", 0 0, L_0000027e54cd3510;  1 drivers
v0000027e54c74790_0 .net "cout", 0 0, L_0000027e54cd1320;  1 drivers
v0000027e54c74830_0 .net "sum", 0 0, L_0000027e54cd1780;  1 drivers
S_0000027e54c716e0 .scope generate, "adder_loop[8]" "adder_loop[8]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bf9f40 .param/l "i" 0 3 35, +C4<01000>;
S_0000027e54c70420 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c716e0;
 .timescale 0 0;
S_0000027e54c713c0 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c70420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54cd1be0 .functor XOR 1, L_0000027e54cd56d0, L_0000027e54cd3dd0, C4<0>, C4<0>;
L_0000027e54cd18d0 .functor XOR 1, L_0000027e54cd1be0, L_0000027e54cd4cd0, C4<0>, C4<0>;
L_0000027e54cd22e0 .functor AND 1, L_0000027e54cd56d0, L_0000027e54cd3dd0, C4<1>, C4<1>;
L_0000027e54cd1630 .functor AND 1, L_0000027e54cd3dd0, L_0000027e54cd4cd0, C4<1>, C4<1>;
L_0000027e54cd27b0 .functor OR 1, L_0000027e54cd22e0, L_0000027e54cd1630, C4<0>, C4<0>;
L_0000027e54cd1940 .functor AND 1, L_0000027e54cd56d0, L_0000027e54cd4cd0, C4<1>, C4<1>;
L_0000027e54cd1860 .functor OR 1, L_0000027e54cd27b0, L_0000027e54cd1940, C4<0>, C4<0>;
v0000027e54c74a10_0 .net *"_ivl_0", 0 0, L_0000027e54cd1be0;  1 drivers
v0000027e54c74bf0_0 .net *"_ivl_10", 0 0, L_0000027e54cd1940;  1 drivers
v0000027e54c74d30_0 .net *"_ivl_4", 0 0, L_0000027e54cd22e0;  1 drivers
v0000027e54c74c90_0 .net *"_ivl_6", 0 0, L_0000027e54cd1630;  1 drivers
v0000027e54c74ab0_0 .net *"_ivl_8", 0 0, L_0000027e54cd27b0;  1 drivers
v0000027e54c739d0_0 .net "a", 0 0, L_0000027e54cd56d0;  1 drivers
v0000027e54c74150_0 .net "b", 0 0, L_0000027e54cd3dd0;  1 drivers
v0000027e54c72350_0 .net "cin", 0 0, L_0000027e54cd4cd0;  1 drivers
v0000027e54c72530_0 .net "cout", 0 0, L_0000027e54cd1860;  1 drivers
v0000027e54c727b0_0 .net "sum", 0 0, L_0000027e54cd18d0;  1 drivers
S_0000027e54c70740 .scope generate, "adder_loop[9]" "adder_loop[9]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bfa240 .param/l "i" 0 3 35, +C4<01001>;
S_0000027e54c708d0 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c70740;
 .timescale 0 0;
S_0000027e54c70290 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c708d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54cd1b00 .functor XOR 1, L_0000027e54cd3830, L_0000027e54cd3970, C4<0>, C4<0>;
L_0000027e54cd2c10 .functor XOR 1, L_0000027e54cd1b00, L_0000027e54cd42d0, C4<0>, C4<0>;
L_0000027e54cd17f0 .functor AND 1, L_0000027e54cd3830, L_0000027e54cd3970, C4<1>, C4<1>;
L_0000027e54cd1a20 .functor AND 1, L_0000027e54cd3970, L_0000027e54cd42d0, C4<1>, C4<1>;
L_0000027e54cd1a90 .functor OR 1, L_0000027e54cd17f0, L_0000027e54cd1a20, C4<0>, C4<0>;
L_0000027e54cd2120 .functor AND 1, L_0000027e54cd3830, L_0000027e54cd42d0, C4<1>, C4<1>;
L_0000027e54cd2cf0 .functor OR 1, L_0000027e54cd1a90, L_0000027e54cd2120, C4<0>, C4<0>;
v0000027e54c72a30_0 .net *"_ivl_0", 0 0, L_0000027e54cd1b00;  1 drivers
v0000027e54c72e90_0 .net *"_ivl_10", 0 0, L_0000027e54cd2120;  1 drivers
v0000027e54c73ed0_0 .net *"_ivl_4", 0 0, L_0000027e54cd17f0;  1 drivers
v0000027e54c725d0_0 .net *"_ivl_6", 0 0, L_0000027e54cd1a20;  1 drivers
v0000027e54c73cf0_0 .net *"_ivl_8", 0 0, L_0000027e54cd1a90;  1 drivers
v0000027e54c73930_0 .net "a", 0 0, L_0000027e54cd3830;  1 drivers
v0000027e54c72490_0 .net "b", 0 0, L_0000027e54cd3970;  1 drivers
v0000027e54c74650_0 .net "cin", 0 0, L_0000027e54cd42d0;  1 drivers
v0000027e54c73890_0 .net "cout", 0 0, L_0000027e54cd2cf0;  1 drivers
v0000027e54c72670_0 .net "sum", 0 0, L_0000027e54cd2c10;  1 drivers
S_0000027e54c71a00 .scope generate, "adder_loop[10]" "adder_loop[10]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bfa180 .param/l "i" 0 3 35, +C4<01010>;
S_0000027e54c71550 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c71a00;
 .timescale 0 0;
S_0000027e54c71b90 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c71550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54cd1c50 .functor XOR 1, L_0000027e54cd45f0, L_0000027e54cd3bf0, C4<0>, C4<0>;
L_0000027e54cd2890 .functor XOR 1, L_0000027e54cd1c50, L_0000027e54cd51d0, C4<0>, C4<0>;
L_0000027e54cd1cc0 .functor AND 1, L_0000027e54cd45f0, L_0000027e54cd3bf0, C4<1>, C4<1>;
L_0000027e54cd1da0 .functor AND 1, L_0000027e54cd3bf0, L_0000027e54cd51d0, C4<1>, C4<1>;
L_0000027e54cd11d0 .functor OR 1, L_0000027e54cd1cc0, L_0000027e54cd1da0, C4<0>, C4<0>;
L_0000027e54cd1470 .functor AND 1, L_0000027e54cd45f0, L_0000027e54cd51d0, C4<1>, C4<1>;
L_0000027e54cd1d30 .functor OR 1, L_0000027e54cd11d0, L_0000027e54cd1470, C4<0>, C4<0>;
v0000027e54c73a70_0 .net *"_ivl_0", 0 0, L_0000027e54cd1c50;  1 drivers
v0000027e54c72f30_0 .net *"_ivl_10", 0 0, L_0000027e54cd1470;  1 drivers
v0000027e54c73750_0 .net *"_ivl_4", 0 0, L_0000027e54cd1cc0;  1 drivers
v0000027e54c73f70_0 .net *"_ivl_6", 0 0, L_0000027e54cd1da0;  1 drivers
v0000027e54c74510_0 .net *"_ivl_8", 0 0, L_0000027e54cd11d0;  1 drivers
v0000027e54c737f0_0 .net "a", 0 0, L_0000027e54cd45f0;  1 drivers
v0000027e54c72850_0 .net "b", 0 0, L_0000027e54cd3bf0;  1 drivers
v0000027e54c728f0_0 .net "cin", 0 0, L_0000027e54cd51d0;  1 drivers
v0000027e54c736b0_0 .net "cout", 0 0, L_0000027e54cd1d30;  1 drivers
v0000027e54c73250_0 .net "sum", 0 0, L_0000027e54cd2890;  1 drivers
S_0000027e54c705b0 .scope generate, "adder_loop[11]" "adder_loop[11]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bfa540 .param/l "i" 0 3 35, +C4<01011>;
S_0000027e54c7e280 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c705b0;
 .timescale 0 0;
S_0000027e54c7d600 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c7e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54cd1f60 .functor XOR 1, L_0000027e54cd4370, L_0000027e54cd53b0, C4<0>, C4<0>;
L_0000027e54cd2510 .functor XOR 1, L_0000027e54cd1f60, L_0000027e54cd3290, C4<0>, C4<0>;
L_0000027e54cd24a0 .functor AND 1, L_0000027e54cd4370, L_0000027e54cd53b0, C4<1>, C4<1>;
L_0000027e54cd29e0 .functor AND 1, L_0000027e54cd53b0, L_0000027e54cd3290, C4<1>, C4<1>;
L_0000027e54cd2040 .functor OR 1, L_0000027e54cd24a0, L_0000027e54cd29e0, C4<0>, C4<0>;
L_0000027e54cd1e10 .functor AND 1, L_0000027e54cd4370, L_0000027e54cd3290, C4<1>, C4<1>;
L_0000027e54cd2d60 .functor OR 1, L_0000027e54cd2040, L_0000027e54cd1e10, C4<0>, C4<0>;
v0000027e54c73070_0 .net *"_ivl_0", 0 0, L_0000027e54cd1f60;  1 drivers
v0000027e54c74010_0 .net *"_ivl_10", 0 0, L_0000027e54cd1e10;  1 drivers
v0000027e54c73c50_0 .net *"_ivl_4", 0 0, L_0000027e54cd24a0;  1 drivers
v0000027e54c72990_0 .net *"_ivl_6", 0 0, L_0000027e54cd29e0;  1 drivers
v0000027e54c73d90_0 .net *"_ivl_8", 0 0, L_0000027e54cd2040;  1 drivers
v0000027e54c73e30_0 .net "a", 0 0, L_0000027e54cd4370;  1 drivers
v0000027e54c73b10_0 .net "b", 0 0, L_0000027e54cd53b0;  1 drivers
v0000027e54c72ad0_0 .net "cin", 0 0, L_0000027e54cd3290;  1 drivers
v0000027e54c71f90_0 .net "cout", 0 0, L_0000027e54cd2d60;  1 drivers
v0000027e54c72b70_0 .net "sum", 0 0, L_0000027e54cd2510;  1 drivers
S_0000027e54c7d790 .scope generate, "adder_loop[12]" "adder_loop[12]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bf98c0 .param/l "i" 0 3 35, +C4<01100>;
S_0000027e54c7d920 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c7d790;
 .timescale 0 0;
S_0000027e54c7e730 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c7d920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54cd20b0 .functor XOR 1, L_0000027e54cd5310, L_0000027e54cd3470, C4<0>, C4<0>;
L_0000027e54cd2190 .functor XOR 1, L_0000027e54cd20b0, L_0000027e54cd3330, C4<0>, C4<0>;
L_0000027e54cd2200 .functor AND 1, L_0000027e54cd5310, L_0000027e54cd3470, C4<1>, C4<1>;
L_0000027e54cd2430 .functor AND 1, L_0000027e54cd3470, L_0000027e54cd3330, C4<1>, C4<1>;
L_0000027e54cd2a50 .functor OR 1, L_0000027e54cd2200, L_0000027e54cd2430, C4<0>, C4<0>;
L_0000027e54cd2c80 .functor AND 1, L_0000027e54cd5310, L_0000027e54cd3330, C4<1>, C4<1>;
L_0000027e54cd2270 .functor OR 1, L_0000027e54cd2a50, L_0000027e54cd2c80, C4<0>, C4<0>;
v0000027e54c732f0_0 .net *"_ivl_0", 0 0, L_0000027e54cd20b0;  1 drivers
v0000027e54c740b0_0 .net *"_ivl_10", 0 0, L_0000027e54cd2c80;  1 drivers
v0000027e54c741f0_0 .net *"_ivl_4", 0 0, L_0000027e54cd2200;  1 drivers
v0000027e54c73bb0_0 .net *"_ivl_6", 0 0, L_0000027e54cd2430;  1 drivers
v0000027e54c72710_0 .net *"_ivl_8", 0 0, L_0000027e54cd2a50;  1 drivers
v0000027e54c74290_0 .net "a", 0 0, L_0000027e54cd5310;  1 drivers
v0000027e54c74330_0 .net "b", 0 0, L_0000027e54cd3470;  1 drivers
v0000027e54c72c10_0 .net "cin", 0 0, L_0000027e54cd3330;  1 drivers
v0000027e54c743d0_0 .net "cout", 0 0, L_0000027e54cd2270;  1 drivers
v0000027e54c73390_0 .net "sum", 0 0, L_0000027e54cd2190;  1 drivers
S_0000027e54c7d470 .scope generate, "adder_loop[13]" "adder_loop[13]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bf9cc0 .param/l "i" 0 3 35, +C4<01101>;
S_0000027e54c7dc40 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c7d470;
 .timescale 0 0;
S_0000027e54c7cfc0 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c7dc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54cd14e0 .functor XOR 1, L_0000027e54cd5590, L_0000027e54cd4eb0, C4<0>, C4<0>;
L_0000027e54cd2970 .functor XOR 1, L_0000027e54cd14e0, L_0000027e54cd5450, C4<0>, C4<0>;
L_0000027e54cd2350 .functor AND 1, L_0000027e54cd5590, L_0000027e54cd4eb0, C4<1>, C4<1>;
L_0000027e54cd2ba0 .functor AND 1, L_0000027e54cd4eb0, L_0000027e54cd5450, C4<1>, C4<1>;
L_0000027e54cd23c0 .functor OR 1, L_0000027e54cd2350, L_0000027e54cd2ba0, C4<0>, C4<0>;
L_0000027e54cd2580 .functor AND 1, L_0000027e54cd5590, L_0000027e54cd5450, C4<1>, C4<1>;
L_0000027e54cd1710 .functor OR 1, L_0000027e54cd23c0, L_0000027e54cd2580, C4<0>, C4<0>;
v0000027e54c74470_0 .net *"_ivl_0", 0 0, L_0000027e54cd14e0;  1 drivers
v0000027e54c745b0_0 .net *"_ivl_10", 0 0, L_0000027e54cd2580;  1 drivers
v0000027e54c723f0_0 .net *"_ivl_4", 0 0, L_0000027e54cd2350;  1 drivers
v0000027e54c746f0_0 .net *"_ivl_6", 0 0, L_0000027e54cd2ba0;  1 drivers
v0000027e54c72030_0 .net *"_ivl_8", 0 0, L_0000027e54cd23c0;  1 drivers
v0000027e54c72cb0_0 .net "a", 0 0, L_0000027e54cd5590;  1 drivers
v0000027e54c720d0_0 .net "b", 0 0, L_0000027e54cd4eb0;  1 drivers
v0000027e54c72170_0 .net "cin", 0 0, L_0000027e54cd5450;  1 drivers
v0000027e54c72d50_0 .net "cout", 0 0, L_0000027e54cd1710;  1 drivers
v0000027e54c73430_0 .net "sum", 0 0, L_0000027e54cd2970;  1 drivers
S_0000027e54c7e0f0 .scope generate, "adder_loop[14]" "adder_loop[14]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bf96c0 .param/l "i" 0 3 35, +C4<01110>;
S_0000027e54c7dab0 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c7e0f0;
 .timescale 0 0;
S_0000027e54c7e410 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c7dab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54cd30e0 .functor XOR 1, L_0000027e54cd4d70, L_0000027e54cd3a10, C4<0>, C4<0>;
L_0000027e54cd2dd0 .functor XOR 1, L_0000027e54cd30e0, L_0000027e54cd5090, C4<0>, C4<0>;
L_0000027e54cd2f20 .functor AND 1, L_0000027e54cd4d70, L_0000027e54cd3a10, C4<1>, C4<1>;
L_0000027e54cd2eb0 .functor AND 1, L_0000027e54cd3a10, L_0000027e54cd5090, C4<1>, C4<1>;
L_0000027e54cd2e40 .functor OR 1, L_0000027e54cd2f20, L_0000027e54cd2eb0, C4<0>, C4<0>;
L_0000027e54cd2f90 .functor AND 1, L_0000027e54cd4d70, L_0000027e54cd5090, C4<1>, C4<1>;
L_0000027e54cd3000 .functor OR 1, L_0000027e54cd2e40, L_0000027e54cd2f90, C4<0>, C4<0>;
v0000027e54c72210_0 .net *"_ivl_0", 0 0, L_0000027e54cd30e0;  1 drivers
v0000027e54c734d0_0 .net *"_ivl_10", 0 0, L_0000027e54cd2f90;  1 drivers
v0000027e54c722b0_0 .net *"_ivl_4", 0 0, L_0000027e54cd2f20;  1 drivers
v0000027e54c72df0_0 .net *"_ivl_6", 0 0, L_0000027e54cd2eb0;  1 drivers
v0000027e54c72fd0_0 .net *"_ivl_8", 0 0, L_0000027e54cd2e40;  1 drivers
v0000027e54c73110_0 .net "a", 0 0, L_0000027e54cd4d70;  1 drivers
v0000027e54c731b0_0 .net "b", 0 0, L_0000027e54cd3a10;  1 drivers
v0000027e54c73570_0 .net "cin", 0 0, L_0000027e54cd5090;  1 drivers
v0000027e54c73610_0 .net "cout", 0 0, L_0000027e54cd3000;  1 drivers
v0000027e54c80ca0_0 .net "sum", 0 0, L_0000027e54cd2dd0;  1 drivers
S_0000027e54c7ebe0 .scope generate, "adder_loop[15]" "adder_loop[15]" 3 35, 3 35 0, S_0000027e54c6e5a0;
 .timescale 0 0;
P_0000027e54bfa040 .param/l "i" 0 3 35, +C4<01111>;
S_0000027e54c7e8c0 .scope generate, "genblk1" "genblk1" 3 36, 3 36 0, S_0000027e54c7ebe0;
 .timescale 0 0;
S_0000027e54c7ddd0 .scope module, "add1" "add_1bit" 3 39, 3 46 0, S_0000027e54c7e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000027e54cd3070 .functor XOR 1, L_0000027e54cd3ab0, L_0000027e54cd4e10, C4<0>, C4<0>;
L_0000027e54cdcb60 .functor XOR 1, L_0000027e54cd3070, L_0000027e54cd4410, C4<0>, C4<0>;
L_0000027e54cdbf20 .functor AND 1, L_0000027e54cd3ab0, L_0000027e54cd4e10, C4<1>, C4<1>;
L_0000027e54cdb820 .functor AND 1, L_0000027e54cd4e10, L_0000027e54cd4410, C4<1>, C4<1>;
L_0000027e54cdbdd0 .functor OR 1, L_0000027e54cdbf20, L_0000027e54cdb820, C4<0>, C4<0>;
L_0000027e54cdb970 .functor AND 1, L_0000027e54cd3ab0, L_0000027e54cd4410, C4<1>, C4<1>;
L_0000027e54cdbb30 .functor OR 1, L_0000027e54cdbdd0, L_0000027e54cdb970, C4<0>, C4<0>;
v0000027e54c80d40_0 .net *"_ivl_0", 0 0, L_0000027e54cd3070;  1 drivers
v0000027e54c80660_0 .net *"_ivl_10", 0 0, L_0000027e54cdb970;  1 drivers
v0000027e54c81600_0 .net *"_ivl_4", 0 0, L_0000027e54cdbf20;  1 drivers
v0000027e54c7fee0_0 .net *"_ivl_6", 0 0, L_0000027e54cdb820;  1 drivers
v0000027e54c7ff80_0 .net *"_ivl_8", 0 0, L_0000027e54cdbdd0;  1 drivers
v0000027e54c80480_0 .net "a", 0 0, L_0000027e54cd3ab0;  1 drivers
v0000027e54c80840_0 .net "b", 0 0, L_0000027e54cd4e10;  1 drivers
v0000027e54c7f8a0_0 .net "cin", 0 0, L_0000027e54cd4410;  1 drivers
v0000027e54c7f940_0 .net "cout", 0 0, L_0000027e54cdbb30;  1 drivers
v0000027e54c80e80_0 .net "sum", 0 0, L_0000027e54cdcb60;  1 drivers
    .scope S_0000027e54c05a90;
T_0 ;
    %vpi_call 2 16 "$dumpfile", "add16_wave.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027e54c05a90 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027e54c81060, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027e54c81060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027e54c81060, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027e54c81060, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027e54c81060, 4, 0;
    %pushi/vec4 65535, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027e54c81060, 4, 0;
    %pushi/vec4 65535, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027e54c81060, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027e54c81100, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027e54c81100, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027e54c81100, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027e54c81100, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027e54c81100, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027e54c81100, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027e54c81100, 4, 0;
    %vpi_call 2 33 "$display", "Starting test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027e54c7fc60_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000027e54c7fc60_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_0.1, 5;
    %fork t_1, S_0000027e54c06640;
    %jmp t_0;
    .scope S_0000027e54c06640;
t_1 ;
    %ix/getv/s 4, v0000027e54c7fc60_0;
    %load/vec4a v0000027e54c81060, 4;
    %store/vec4 v0000027e54c80700_0, 0, 32;
    %ix/getv/s 4, v0000027e54c7fc60_0;
    %load/vec4a v0000027e54c81100, 4;
    %store/vec4 v0000027e54c803e0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 38 "$display", "Test %d: a = %h, b = %h, sum = %h", v0000027e54c7fc60_0, v0000027e54c80700_0, v0000027e54c803e0_0, v0000027e54c802a0_0 {0 0 0};
    %end;
    .scope S_0000027e54c05a90;
t_0 %join;
    %load/vec4 v0000027e54c7fc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027e54c7fc60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\add16_tb.v";
    ".\add16.v";
