INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog_lab/project_1/project_1.srcs/sources_1/new/MY_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_start
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [C:/Verilog_lab/project_1/project_1.srcs/sources_1/new/MY_block.v:31]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'endmodule' used in incorrect context [C:/Verilog_lab/project_1/project_1.srcs/sources_1/new/MY_block.v:31]
