# rvc_playground
Designing a RISCV Core HW & simulation env.

GCC, systemverilog, modelsim, quartus
