#Build: Fabric Compiler 2021.4-SP1.2, Build 96435, May 30 04:40 2022
#Install: J:\PDS_2021.4\pango\PDS_2021.4-SP1.2\bin
#Application name: pds_shell.exe
#OS: Windows 7sp1 6.1.7601
#Hostname: USER-20180123QP
Generated by Fabric Compiler (version 2021.4-SP1.2 build 96435) at Tue Jul  5 15:49:43 2022
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
Constraint check end.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.017s wall, 0.016s user + 0.000s system = 0.016s CPU (93.5%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.016s system = 0.016s CPU (480.2%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use

I/O ports: 2
GTP_INBUF                   2 uses

Mapping Summary:
Total LUTs: 0 of 17536 (0.00%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 2 of 240 (0.83%)


Number of unique control sets : 0


Design 'ip_fifo' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_fifo_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 5.000 sec
Action synthesize: CPU time elapsed is 3.276 sec
Action synthesize: Process CPU time elapsed is 3.276 sec
Current time: Tue Jul  5 15:49:47 2022
Action synthesize: Peak memory pool usage is 193,093,632 bytes
