module andgate (
	input logic alubranch,
	input logic cubranch,
	output logic outbranch
);
always_comb
begin 
	outbranch = alubranch & cubranch;
end
endmodule