Release 14.7 Map P.20131013 (lin)
Xilinx Map Application Log File for Design 'firstclock'

Design Information
------------------
Command Line   : map -intstyle ise -p xa7a100t-csg324-2I -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o firstclock_map.ncd firstclock.ngd firstclock.pcf 
Target Device  : xa7a100t
Target Package : csg324
Target Speed   : -2i
Mapper Version : aartix7 -- $Revision: 1.55 $
Mapped Date    : Mon Oct 12 18:27:26 2015

Mapping design into LUTs...
ERROR:MapLib:30 - LOC constraint E12 on clk is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint R20 on led is invalid: No such site on the
   device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   0
