# BenchRV32
A Verilog implementation for a RISC-V RV32I based microprocessor (classic 5-stage, in-order, single issue)

WORK IN PROGRESS: At this point, this microprocessor hasn't yet been tested. Design phase is mostly completed. 
Verification will be performed in SystemVerilog.
