// no-port-check: test-only — Thetis file names appear only in source-cite
// comments that document which upstream line each assertion verifies.
// No Thetis logic is ported here; this file is NereusSDR-original.
//
// Wire-byte snapshot tests for the Phase 3M-4 Task 17 P1 follow-up:
//
//   1. P1 bank 2/3 PureSignal freq override (HermesII nddc==2 path).
//      Source: mi0bot ChannelMaster/networkproto1.c:982-1009 [v2.10.3.13-beta2].
//
//   2. P1RadioConnection::setTxStepAttenuation arms m_forceBank4Next.
//      Source: Thetis ChannelMaster/netInterface.c:1006-1016 [v2.10.3.13]
//      SetTxAttenData(int bits) { ...; CmdTx(); }
//
//   3. P1RadioConnection::applyPsDdcConfig pump.
//      Source: Thetis console.cs:8527-8534 UpdateDDCs() [v2.10.3.13].
//
//   4. P1RadioConnection::setPuresignalRun arms m_forceBank0Next + bank 11.
//      Source: PSForm.cs:246-247 [v2.10.3.13] explicit SendHighPriority.
//
// Test seams: setBoardForTest(), captureBank2/3/4ForTest(), setMox(),
// setReceiverFrequency(), setTxFrequency(), setPuresignalRun(),
// applyPsDdcConfig(), psNDdcForTest(), adcCtrlForTest().
//
// Semantic note: HL2 (HPSDRHW::HermesLite, model=HERMESLITE, P1CodecHl2,
// nDdc=4 from applyPureSignalDdcConfig) does NOT trigger the bank-2/3
// freq override — the firmware handles freq routing internally via
// cntrl1=4 ADC steering (mi0bot console.cs:8486 [v2.10.3.13-beta2]).
// Override is HermesII-class only (nDdc=2).

#include <QtTest/QtTest>

#include "core/P1RadioConnection.h"
#include "core/codec/CodecContext.h"

using namespace Longpath;

class TestP1PureSignalDdcFreq : public QObject {
    Q_OBJECT

private:
    static quint64 readFreqBE(const QByteArray& bank) {
        // C1..C4 carry big-endian 32-bit raw Hz (P1 wire format,
        // networkproto1.c:489-494).
        const quint8* b = reinterpret_cast<const quint8*>(bank.constData());
        return (quint64(b[1]) << 24) | (quint64(b[2]) << 16)
             | (quint64(b[3]) <<  8) |  quint64(b[4]);
    }

private slots:

    // ── 1. Default state: bank 2/3 emit RX freq even with PS run set ────────
    //
    // Without MOX, the (mox && puresignal_run) gate is false → DDC0/DDC1
    // stay at their RX VFO freqs even when m_puresignalRun is true.
    // Mirrors: networkproto1.c:985 — gate requires XmitBit == 1.
    void noMox_bank2_emitsRxFreq() {
        P1RadioConnection conn;
        conn.setBoardForTest(HPSDRHW::HermesII);  // nDdc=2 board
        conn.setActiveReceiverCount(2);
        conn.setReceiverFrequency(0, 14'200'000);  // RX1 = 20m
        conn.setTxFrequency(7'150'000);            // TX = 40m
        conn.setPuresignalRun(true);               // PS armed but MOX off

        const QByteArray bank2 = conn.captureBank2ForTest();
        QCOMPARE(readFreqBE(bank2), quint64(14'200'000));  // unchanged: RX freq
    }

    // ── 2. HermesII PS-MOX: bank 2 freq override → TX freq ──────────────────
    //
    // Source: mi0bot networkproto1.c:985-988 [v2.10.3.13-beta2]:
    //   case 2: //RX1 VFO (DDC0)
    //       if ((nddc == 2) && (XmitBit == 1) && (prn->puresignal_run))
    //           ddc_freq = prn->tx[0].frequency;
    //       else
    //           ddc_freq = prn->rx[0].frequency;
    void hermesII_psMox_bank2_overridesToTxFreq() {
        P1RadioConnection conn;
        conn.setBoardForTest(HPSDRHW::HermesII);   // nDdc=2 board
        conn.setActiveReceiverCount(2);
        conn.setReceiverFrequency(0, 14'200'000);
        conn.setTxFrequency(7'150'000);
        conn.setPuresignalRun(true);
        conn.setMox(true);                          // XmitBit = 1

        const QByteArray bank2 = conn.captureBank2ForTest();
        QCOMPARE(readFreqBE(bank2), quint64(7'150'000));  //MW0LGE PS DDC0 override
    }

    // ── 3. HermesII PS-MOX: bank 3 freq override → TX freq ──────────────────
    //
    // Source: mi0bot networkproto1.c:1000-1009 [v2.10.3.13-beta2]:
    //   case 3: //RX2 VFO (DDC1)
    //       if ((nddc == 2) && (XmitBit == 1) && (prn->puresignal_run))
    //           ddc_freq = prn->tx[0].frequency;
    void hermesII_psMox_bank3_overridesToTxFreq() {
        P1RadioConnection conn;
        conn.setBoardForTest(HPSDRHW::HermesII);
        conn.setActiveReceiverCount(2);
        conn.setReceiverFrequency(0, 14'200'000);
        conn.setReceiverFrequency(1, 21'300'000);  // RX2 = 15m
        conn.setTxFrequency(7'150'000);
        conn.setPuresignalRun(true);
        conn.setMox(true);

        const QByteArray bank3 = conn.captureBank3ForTest();
        QCOMPARE(readFreqBE(bank3), quint64(7'150'000));  //MW0LGE PS DDC1 override
    }

    // ── 4. HermesII without PS: bank 3 emits RX2 freq (default Hermes path) ─
    //
    // Source: mi0bot networkproto1.c:1004-1005 [v2.10.3.13-beta2]:
    //   else
    //       ddc_freq = prn->rx[1].frequency; //Hermes RX2 freq
    void hermesII_noPs_mox_bank3_emitsRx2Freq() {
        P1RadioConnection conn;
        conn.setBoardForTest(HPSDRHW::HermesII);
        conn.setActiveReceiverCount(2);
        conn.setReceiverFrequency(0, 14'200'000);
        conn.setReceiverFrequency(1, 21'300'000);
        conn.setTxFrequency(7'150'000);
        conn.setMox(true);
        // PS NOT set — gate fails on puresignal_run==false.

        const QByteArray bank3 = conn.captureBank3ForTest();
        QCOMPARE(readFreqBE(bank3), quint64(21'300'000));
    }

    // ── 5. HL2 PS-MOX: bank 2/3 do NOT trigger override (nDdc=4) ────────────
    //
    // Source: mi0bot console.cs:8409-8413 [v2.10.3.13-beta2]:
    //   case HPSDRModel.HERMESLITE:     // MI0BOT: HL2
    //       P1_rxcount = 4;
    //       nddc = 4;
    // The (nddc == 2) gate at networkproto1.c:985 is false for HL2 →
    // DDC0 stays at RX1 freq during PS-MOX.  HL2 firmware handles freq
    // routing internally via cntrl1=4 ADC steering set by
    // P1CodecHl2::applyPureSignalDdcConfig (console.cs:8486).
    //
    // Inline tag preserved: //MI0BOT (HL2 case-statement marker at line 8409).
    void hl2_psMox_bank2_doesNotOverride() {
        P1RadioConnection conn;
        conn.setBoardForTest(HPSDRHW::HermesLite);  // → P1CodecHl2
        conn.setActiveReceiverCount(2);
        conn.setReceiverFrequency(0, 14'200'000);
        conn.setTxFrequency(7'150'000);
        conn.setPuresignalRun(true);
        conn.setMox(true);

        // Simulate the codec config landing: nDdc=4 → override gate disabled.
        PsDdcConfig cfg;
        cfg.nDdc = 4;
        cfg.p1RxCount = 4;
        cfg.cntrl1 = 4;
        cfg.cntrl2 = 0;
        conn.applyPsDdcConfig(cfg);

        QCOMPARE(conn.psNDdcForTest(), 4);

        const QByteArray bank2 = conn.captureBank2ForTest();
        QCOMPARE(readFreqBE(bank2), quint64(14'200'000));  // RX freq, unchanged
    }

    // ── 6. applyPsDdcConfig packs cntrl1+cntrl2 into m_adcCtrl ──────────────
    //
    // Source: Thetis UpdateDDCs() at console.cs:8531-8532 [v2.10.3.13]
    //   NetworkIO.SetADC_cntrl1(cntrl1);  → prn->rx[0..3].rx_adc (P2 wire)
    //   NetworkIO.SetADC_cntrl2(cntrl2);  → prn->rx[4..6].rx_adc (P2 wire)
    //
    // NereusSDR P1RadioConnection retains m_adcCtrl as the absorbed
    // cntrl1+cntrl2 value for any P2-side consumer that reads it (no
    // such consumer exists on P1 today; the field is preserved for
    // symmetry and to allow PS-state-machine assertions). On the P1
    // wire bank 4 C1/C2 come from a different field — see test 6b below.
    void applyPsDdcConfig_packsCntrl1Cntrl2_intoAdcCtrl() {
        P1RadioConnection conn;
        conn.setBoardForTest(HPSDRHW::HermesLite);
        conn.setActiveReceiverCount(2);

        PsDdcConfig cfg;
        cfg.nDdc = 4;
        cfg.p1RxCount = 4;
        cfg.cntrl1 = 0x04;     // HL2 PS feedback ADC routing
        cfg.cntrl2 = 0x00;
        conn.applyPsDdcConfig(cfg);

        QCOMPARE(int(conn.adcCtrlForTest()), 0x0004);
    }

    // ── 6b. Bank 4 C1/C2 wire bytes come from m_p1AdcCntrl, not cfg.cntrl1 ──
    //
    // After the 2026-05-17 P1 ADC-ctrl port-fidelity fix, the bank-4 wire
    // bytes are sourced from P1RadioConnection::m_p1AdcCntrl (mirror of
    // Thetis `P1_adc_cntrl` global, networkproto1.c:519-520 [v2.10.3.13])
    // and NOT from cfg.cntrl1 (which is UpdateDDCs's P2-side output).
    //
    // applyBoardQuirks() sets m_p1AdcCntrl based on the board:
    //   HermesLite (HL2):  0x04 (Thetis fresh-install default)
    //   2-ADC boards:      0x04 (Thetis fresh-install default)
    //   Hermes / HermesII: 0x00 (empirical match for working ANAN-10E)
    //
    // This test feeds a deliberately-distinct cfg.cntrl1 to prove the
    // wire byte stays anchored to m_p1AdcCntrl, not the cfg value.
    void bank4WireBytes_comeFromP1AdcCntrl_notCfgCntrl1() {
        P1RadioConnection conn;
        conn.setBoardForTest(HPSDRHW::HermesLite);  // applyBoardQuirks sets m_p1AdcCntrl=0x04
        conn.setActiveReceiverCount(2);

        // Feed a cfg.cntrl1 that is DIFFERENT from m_p1AdcCntrl's default.
        // If the conflation regressed, the wire byte would change to 0x1F.
        PsDdcConfig cfg;
        cfg.nDdc = 4;
        cfg.p1RxCount = 4;
        cfg.cntrl1 = 0x1F;
        cfg.cntrl2 = 0x2A;
        conn.applyPsDdcConfig(cfg);

        const QByteArray bank4 = conn.captureBank4ForTest();
        // C1 = m_p1AdcCntrl (board default 0x04 for HL2), NOT cfg.cntrl1 (0x1F)
        QCOMPARE(int(quint8(bank4[1])), 0x04);
        // C2 = (m_p1AdcCntrl >> 8) & 0x3F = 0, NOT cfg.cntrl2 (0x2A)
        QCOMPARE(int(quint8(bank4[2]) & 0x3F), 0x00);
        // m_adcCtrl still absorbed cfg.cntrl1+cntrl2 (test 6 verified that).
        QCOMPARE(int(conn.adcCtrlForTest()), 0x2A1F);
    }

    // ── 6c. setP1AdcCntrl drives the bank-4 wire byte ───────────────────────
    //
    // Mirror of Thetis SetADC_cntrl_P1 — explicit user-driven setter that
    // changes the per-DDC ADC routing word. Used by the future Setup →
    // Hardware → P1 ADC Routing page and by per-MAC AppSettings restore.
    void setP1AdcCntrl_updatesBank4WireByte() {
        P1RadioConnection conn;
        conn.setBoardForTest(HPSDRHW::Hermes);  // 1-ADC Hermes default 0x00
        QCOMPARE(int(conn.p1AdcCntrlForTest()), 0x0000);

        conn.setP1AdcCntrl(0x0014);
        QCOMPARE(int(conn.p1AdcCntrlForTest()), 0x0014);

        const QByteArray bank4 = conn.captureBank4ForTest();
        QCOMPARE(int(quint8(bank4[1])), 0x14);
        QCOMPARE(int(quint8(bank4[2]) & 0x3F), 0x00);

        // Clamps to 14 bits (Thetis netInterface.c:992-996 [v2.10.3.13]
        // stores `bits` directly into P1_adc_cntrl, but the readers mask
        // to 14 bits at emit time — networkproto1.c:519-520).
        conn.setP1AdcCntrl(0xFFFF);
        QCOMPARE(int(conn.p1AdcCntrlForTest()), 0x3FFF);  // 14-bit mask
    }

    // ── 6d. applyBoardQuirks default per board class ────────────────────────
    void applyBoardQuirks_p1AdcCntrlDefaults() {
        // HermesLite (HL2): default 4
        {
            P1RadioConnection conn;
            conn.setBoardForTest(HPSDRHW::HermesLite);
            QCOMPARE(int(conn.p1AdcCntrlForTest()), 0x0004);
        }
        // Hermes / HermesII (other 1-ADC): default 0
        {
            P1RadioConnection conn;
            conn.setBoardForTest(HPSDRHW::Hermes);
            QCOMPARE(int(conn.p1AdcCntrlForTest()), 0x0000);
        }
        {
            P1RadioConnection conn;
            conn.setBoardForTest(HPSDRHW::HermesII);
            QCOMPARE(int(conn.p1AdcCntrlForTest()), 0x0000);
        }
        // 2-ADC: default 4
        {
            P1RadioConnection conn;
            conn.setBoardForTest(HPSDRHW::Angelia);
            QCOMPARE(int(conn.p1AdcCntrlForTest()), 0x0004);
        }
        {
            P1RadioConnection conn;
            conn.setBoardForTest(HPSDRHW::OrionMKII);
            QCOMPARE(int(conn.p1AdcCntrlForTest()), 0x0004);
        }
    }

    // ── 7. applyPsDdcConfig arms bank 0 + bank 4 flush flags ────────────────
    //
    // Without flush flags, ADC routing bytes wait up to ~16 frames (~42 ms)
    // for bank 4 to come around in the round-robin.  Source-faithful with
    // Thetis CmdTx() — bank-byte changes land within ≤2 frames.
    void applyPsDdcConfig_armsBank0AndBank4Flush() {
        P1RadioConnection conn;
        conn.setBoardForTest(HPSDRHW::HermesLite);

        // Drain default flush state (setBoardForTest may set m_forceBank0Next).
        conn.captureBank0ForTest();  // No, this doesn't drain; the flush
        // flags are drained by sendCommandFrame.  Instead, just record
        // current state and check delta after applyPsDdcConfig.

        PsDdcConfig cfg;
        cfg.nDdc = 4;
        cfg.p1RxCount = 4;
        cfg.cntrl1 = 0x04;
        cfg.cntrl2 = 0x00;
        conn.applyPsDdcConfig(cfg);

        QVERIFY(conn.forceBank4NextForTest());
    }

    // ── 8. setTxStepAttenuation arms m_forceBank4Next ───────────────────────
    //
    // Source: Thetis ChannelMaster/netInterface.c:1006-1016 [v2.10.3.13]:
    //   void SetTxAttenData(int bits) {
    //     for (i = 0; i < MAX_ADC; i++) prn->adc[i].tx_step_attn = bits;
    //     if (listenSock != INVALID_SOCKET) CmdTx();   // ← explicit send
    //   }
    // CmdTx() in P1 land = "flush bank 4" via m_forceBank4Next=true.
    // Required for PureSignal auto-attenuate determinism (PSForm.cs:763-778
    // SetNewValues transition).
    void setTxStepAttenuation_armsBank4Flush() {
        P1RadioConnection conn;
        conn.setBoardForTest(HPSDRHW::HermesII);

        conn.setTxStepAttenuation(15);

        QVERIFY(conn.forceBank4NextForTest());
    }

    // ── 9. setTxStepAttenuation idempotent guard preserves flush flag ───────
    //
    // Codex P2 ordering: flush flag set BEFORE idempotent guard so a
    // repeated setTxStepAttenuation(N) with the same N still arms the
    // flush even though m_txStepAttn doesn't change.  Same pattern as
    // setMox / setMicTipRing / setPuresignalRun.
    void setTxStepAttenuation_idempotent_stillArmsFlush() {
        P1RadioConnection conn;
        conn.setBoardForTest(HPSDRHW::HermesII);

        conn.setTxStepAttenuation(20);  // first call — value changes
        // Drain the flush flag manually for the next assertion.
        // (Direct test of the flag pattern; consume by reading
        // composeCc-style — but the flag only clears on sendCommandFrame
        // which we can't reach without a live socket.  Instead just verify
        // the second call also sees the flag set.)
        QVERIFY(conn.forceBank4NextForTest());

        conn.setTxStepAttenuation(20);  // second call — same value, idempotent
        QVERIFY(conn.forceBank4NextForTest());
    }

    // ── 10. setPuresignalRun arms bank 0 + bank 11 flush flags ──────────────
    //
    // Source: PSForm.cs:246-247 [v2.10.3.13] — `NetworkIO.SetPureSignal(1)`
    // followed by `NetworkIO.SendHighPriority(1)` for the freq override.
    // P1's bank 11 carries the puresignal_run wire bit; bank 0 carries
    // the nddc encoding that also affects the bank 2/3 override gate.
    void setPuresignalRun_armsFlushFlags() {
        P1RadioConnection conn;
        conn.setBoardForTest(HPSDRHW::HermesII);

        conn.setPuresignalRun(true);

        QVERIFY(conn.forceBank11NextForTest());
        QVERIFY(conn.forceBank0NextForTest());
    }
};

QTEST_APPLESS_MAIN(TestP1PureSignalDdcFreq)
#include "tst_p1_puresignal_ddc_freq.moc"
