//===- AArch64GenRegisterBankInfo.def ----------------------------*- C++ -*-==//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
/// \file
/// This file defines all the static objects used by AArch64RegisterBankInfo.
/// \todo This should be generated by TableGen.
//===----------------------------------------------------------------------===//

#ifndef LLVM_BUILD_GLOBAL_ISEL
#error "You shouldn't build this"
#endif

namespace llvm {
namespace AArch64 {

RegisterBank GPRRegBank;
RegisterBank FPRRegBank;
RegisterBank CCRRegBank;

RegisterBank *RegBanks[] = {&GPRRegBank, &FPRRegBank, &CCRRegBank};

// PartialMappings.
enum PartialMappingIdx {
  GPR32,
  GPR64,
  FPR32,
  FPR64,
  FPR128,
  FPR256,
  FPR512,
  FirstGPR = GPR32,
  LastGPR = GPR64,
  FirstFPR = FPR32,
  LastFPR = FPR512
};

static unsigned getRegBankBaseIdx(unsigned Size) {
  assert(Size && "0-sized type!!");
  // Make anything smaller than 32 gets 32
  Size = ((Size + 31) / 32) * 32;
  // 32 is 0, 64 is 1, 128 is 2, and so on.
  return Log2_32(Size) - /*Log2_32(32)=*/ 5;
}

RegisterBankInfo::PartialMapping PartMappings[] {
  /* StartIdx, Length, RegBank */
  // 0: GPR 32-bit value.
  {0, 32, GPRRegBank},
  // 1: GPR 64-bit value.
  {0, 64, GPRRegBank},
  // 2: FPR 32-bit value.
  {0, 32, FPRRegBank},
  // 3: FPR 64-bit value.
  {0, 64, FPRRegBank},
  // 4: FPR 128-bit value.
  {0, 128, FPRRegBank},
  // 5: FPR 256-bit value.
  {0, 256, FPRRegBank},
  // 6: FPR 512-bit value.
  {0, 512, FPRRegBank}
};

enum ValueMappingIdx {
  First3OpsIdx = 7,
  Last3OpsIdx = 25
};

// ValueMappings.
RegisterBankInfo::ValueMapping ValMappings[] {
  /* BreakDown, NumBreakDowns */
  // 0: GPR 32-bit value.
  {&PartMappings[0], 1},
  // 1: GPR 64-bit value.
  {&PartMappings[1], 1},
  // 2: FPR 32-bit value.
  {&PartMappings[2], 1},
  // 3: FPR 64-bit value.
  {&PartMappings[3], 1},
  // 4: FPR 128-bit value.
  {&PartMappings[4], 1},
  // 5: FPR 256-bit value.
  {&PartMappings[5], 1},
  // 6: FPR 512-bit value.
  {&PartMappings[6], 1},
  // 3-operands instructions (all binary operations should end up with one of
  // those mapping).
  // 7: GPR 32-bit value. <-- This must match First3OpsIdx.
  {&PartMappings[0], 1}, {&PartMappings[0], 1}, {&PartMappings[0], 1},
  // 10: GPR 64-bit value.
  {&PartMappings[1], 1}, {&PartMappings[1], 1}, {&PartMappings[1], 1},
  // 13: FPR 32-bit value.
  {&PartMappings[2], 1}, {&PartMappings[2], 1}, {&PartMappings[2], 1},
  // 16: FPR 64-bit value.
  {&PartMappings[3], 1}, {&PartMappings[3], 1}, {&PartMappings[3], 1},
  // 19: FPR 128-bit value.
  {&PartMappings[4], 1}, {&PartMappings[4], 1}, {&PartMappings[4], 1},
  // 22: FPR 256-bit value.
  {&PartMappings[5], 1}, {&PartMappings[5], 1}, {&PartMappings[5], 1},
  // 25: FPR 512-bit value. <-- This must match Last3OpsIdx.
  {&PartMappings[6], 1}, {&PartMappings[6], 1}, {&PartMappings[6], 1}
};

} // End AArch64 namespace.
} // End llvm namespace.
