<!DOCTYPE html><html lang=de> <head><title>Modellierungsarten</title><link rel=icon href=https://www.semiversus.com/favicon.ico><meta charset=utf-8><meta name=description content="Verhaltensmodellierung Bei der Verhaltensmodellierung wird ein System durch einen Algorithmus in VHDL Notation veschrieben. Es werden keine Gatter oder komplexere Komponenten direkt verwendet. Ein Verhaltensmodell ist im Prinzip eine Black Box Sicht des zu beschreibenden Systems. Ein Volladdierer lässt sich mittels Verhaltensmodellierung wie folgt beschreiben: entity fulladder is port ..."><meta name=author content="Günther Jena"><meta name=viewport content="width=device-width, initial-scale=1.0"><meta name=google-site-verification content=O-3LVEziPiVrCYqFCwbLmB3s7lNG__cPMLLAr_RUxbA><meta name=msvalidate.01 content=70DFF0E672B42811AA384CC455C9406C><link rel=stylesheet href=https://www.semiversus.com/theme/css/semiversus.min.css?f7108c59><script async src=https://www.semiversus.com/theme/js/semiversus.min.js?c02fe949></script></head> <body data-spy=scroll data-target=#sidebar data-offset=30> <div id=wrap> <nav class="navbar navbar-inverse"> <div class=container> <div class=navbar-header> <button type=button class="navbar-toggle collapsed" data-toggle=collapse data-target=.navbar-collapse> <span class=icon-bar></span><span class=icon-bar></span><span class=icon-bar></span> </button> <a href=https://www.semiversus.com/index.html class=navbar-brand>SEMIVERSUS</a> </div> <div class="navbar-collapse collapse"> <ul class="nav navbar-nav"> <li><a href=https://www.semiversus.com/index.html>Blog</a></li> <li><a href=https://www.semiversus.com/dic/uebersicht.html>Unterricht</a></li> <li><a href=https://www.semiversus.com/projekte/projekte.html>Projekte</a></li> <li><a href=https://www.semiversus.com/about.html>Über mich</a></li> </ul> <form class="navbar-form navbar-right" role=search action=https://www.semiversus.com/search.html onsubmit="return validateForm(this.elements['q'].value);"> <input type=text class=form-control placeholder=Suche name=q id=tipue_search_input></form> <ul class="nav navbar-nav navbar-right socialicons"> <li><a href=https://www.linkedin.com/in/guenther-jena data-toggle=tooltip data-placement=bottom title=LinkedIn.com/Günther-Jena><span class="linkedin icon hidden-xs"></span><span class="hidden-sm hidden-md hidden-lg">Linkedin</span></a></li> <li><a href=https://www.xing.com/profile/Guenther_Jena2 data-toggle=tooltip data-placement=bottom title=Xing.com/Günther-Jena><span class="xing icon hidden-xs"></span><span class="hidden-sm hidden-md hidden-lg">Xing</span></a></li> <li><a href=https://stackoverflow.com/users/166605/g%C3%BCnther-jena data-toggle=tooltip data-placement=bottom title=Stackoverflow.com/Semiversus><span class="stackoverflow icon hidden-xs"></span><span class="hidden-sm hidden-md hidden-lg">Stack Overflow</span></a></li> <li><a href=https://github.com/semiversus data-toggle=tooltip data-placement=bottom title=Github.com/Semiversus><span class="github icon hidden-xs"></span><span class="hidden-sm hidden-md hidden-lg">Github</span></a></li> <li><a href=https://www.semiversus.com/semiversus.atom.xml class=rss data-toggle=tooltip data-placement=bottom title="RSS Feed"><span class="rss icon hidden-xs"></span><span class="hidden-sm hidden-md hidden-lg">RSS Feed</span></a></li> </ul> </div> </div> </nav> <div class=container> <div class=visible-print-block>Semiversus | Modellierungsarten</div> <ol class="breadcrumb hidden-print"><li><a href=https://www.semiversus.com/dic/uebersicht.html>Unterrichtsmaterial</a></li><li><a href=https://www.semiversus.com/dic/programmierbare_logik/uebersicht.html>Programmierbare Logik</a></li><li><strong>Modellierungsarten</strong></li></ol> <div class=row> <div class=col-md-8 role=main> <header><h1>Modellierungsarten<div class="pull-right hidden-print"><a href=https://www.semiversus.com/dic/programmierbare_logik/modellierungsarten.md class="btn btn-default btn-xs" data-toggle=tooltip data-placement=bottom title="Quelltext zu dieser Seite">Quelltext</a></div></h1></header> <h2 id=verhaltensmodellierung>Verhaltensmodellierung</h2> <p>Bei der Verhaltensmodellierung wird ein System durch einen Algorithmus in VHDL Notation veschrieben. Es werden keine Gatter oder komplexere Komponenten direkt verwendet. Ein Verhaltensmodell ist im Prinzip eine <em>Black Box</em> Sicht des zu beschreibenden Systems.</p> <p>Ein <a href=https://www.semiversus.com/dic/grundlagen_der_digitaltechnik/schaltnetze.html#voll-addierer>Volladdierer</a> l&auml;sst sich mittels Verhaltensmodellierung wie folgt beschreiben:</p> <div class=codehilite><pre><span></span><span class=k>entity</span> <span class=nc>fulladder</span> <span class=k>is</span>
  <span class=k>port</span><span class=p>(</span>
    <span class=n>x</span><span class=p>,</span> <span class=n>y</span><span class=p>,</span> <span class=n>cin</span><span class=o>:</span> <span class=k>in</span> <span class=kt>std_ulogic</span><span class=p>;</span>
    <span class=n>s</span><span class=p>,</span> <span class=n>cout</span><span class=o>:</span><span class=k>out</span> <span class=kt>std_ulogic</span>
  <span class=p>);</span>
<span class=k>end</span> <span class=k>entity</span><span class=p>;</span>

<span class=k>architecture</span> <span class=nc>behave</span> <span class=k>of</span> <span class=nc>fulladder</span> <span class=k>is</span>
<span class=k>begin</span>
  <span class=n>s</span> <span class=o>&lt;=</span> <span class=sc>'0'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'0'</span><span class=p>)</span> <span class=k>else</span>
       <span class=sc>'1'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'1'</span><span class=p>)</span> <span class=k>else</span>
       <span class=sc>'1'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'0'</span><span class=p>)</span> <span class=k>else</span>
       <span class=sc>'0'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'1'</span><span class=p>)</span> <span class=k>else</span>
       <span class=sc>'1'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'0'</span><span class=p>)</span> <span class=k>else</span>
       <span class=sc>'0'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'1'</span><span class=p>)</span> <span class=k>else</span>
       <span class=sc>'0'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'0'</span><span class=p>)</span> <span class=k>else</span>
       <span class=sc>'1'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'1'</span><span class=p>);</span>
  <span class=n>cout</span> <span class=o>&lt;=</span> <span class=sc>'0'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'0'</span><span class=p>)</span> <span class=k>else</span>
          <span class=sc>'0'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'1'</span><span class=p>)</span> <span class=k>else</span>
          <span class=sc>'0'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'0'</span><span class=p>)</span> <span class=k>else</span>
          <span class=sc>'1'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'1'</span><span class=p>)</span> <span class=k>else</span>
          <span class=sc>'0'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'0'</span><span class=p>)</span> <span class=k>else</span>
          <span class=sc>'1'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'0'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'1'</span><span class=p>)</span> <span class=k>else</span>
          <span class=sc>'1'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'0'</span><span class=p>)</span> <span class=k>else</span>
          <span class=sc>'1'</span> <span class=k>when</span> <span class=p>(</span><span class=n>x</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>y</span> <span class=o>=</span> <span class=sc>'1'</span> <span class=k>and</span> <span class=n>cin</span> <span class=o>=</span> <span class=sc>'1'</span><span class=p>);</span>
<span class=k>end</span> <span class=k>architecture</span><span class=p>;</span>
</pre></div> <p>In der Beschreibung wird das Verhalten dargestellt, in diesem Beispiel mittels Umsetzung der Wahrheitstabelle.</p> <h2 id=strukturmodellierung>Strukturmodellierung</h2> <p>Die Basis f&uuml;r den strukturellen VHDL Entwurf ist ein synchrones Design. Prinzipiell besteht jedes synchrone Design aus Kombinatorik und Flip-Flops (meist Register genannt), die alle auf einen gemeinsamen Takt synchronisiert sind.</p> <p>Um das Design zu strukturieren wird meist das Design meist als Datenpfades aufgebaut. Elemente eines Datenpfades sind dabei:</p> <ul> <li>Multiplexer</li> <li>Arithmetische Operatoren (Addierer, Subtrahierer, usw.)</li> <li>Logische Operatoren</li> <li>Komperatoren</li> <li>Register</li> <li>Diverse andere Elemente wie Vorzeichenerweiterung usw.</li> </ul> <p>Die Elemente und die Pfade zwischen den Elementen k&ouml;nnen entweder einzelne Signale sein oder mehrere zusammengefasste Signale (Busse).</p> <h3 id=beispiel>Beispiel</h3> <p>Im folgenden Beispiel soll ein Z&auml;hler aufgebaut werden mit drei Eingangssignale <code></code>value<code></code> (Bus mit 8 Bit), <code></code>load<code></code> und <code></code>clear<code></code>. Wie in allen synchronen Designs wird ein gemeinsamer Takt f&uuml;r alle Register genutzt (hier <code></code>clock<code></code>). Das Register hat eine Bitbreite von 8.</p> <h4 id=textuelle-beschreibung>Textuelle Beschreibung</h4> <p>Die Funktion soll wie folgt sein:</p> <ul> <li>Wenn <code></code>clear<code></code> gleich <code></code>1<code></code> ist, soll der Z&auml;hlerstand auf <code></code>0<code></code> gesetzt werden,</li> <li>ansonsten wenn <code></code>load<code></code> gleich <code></code>1<code></code> ist, soll der Z&auml;hlerstand auf <code></code>value<code></code> gesetzt werden</li> <li>ansonsten soll der Z&auml;hlerstand um <code></code>value<code></code> erh&ouml;ht werden.</li> </ul> <h4 id=schaltung>Schaltung</h4> <p><img alt=Schaltung src=https://www.semiversus.com/dic/programmierbare_logik/vhdl_example_1.svg></p> <h4 id=vhdl-entity>VHDL Entity</h4> <div class=codehilite><pre><span></span><span class=k>entity</span> <span class=nc>sum</span> <span class=k>is</span>
  <span class=k>port</span> <span class=p>(</span>
    <span class=n>clk</span><span class=o>:</span> <span class=k>in</span> <span class=kt>std_ulogic</span><span class=p>;</span>
    <span class=n>value</span><span class=o>:</span> <span class=k>in</span> <span class=kt>unsigned</span><span class=p>(</span><span class=mi>7</span> <span class=k>downto</span> <span class=mi>0</span><span class=p>);</span>
    <span class=n>load</span><span class=o>:</span> <span class=k>in</span> <span class=kt>std_ulogic</span><span class=p>;</span>
    <span class=n>clear</span><span class=o>:</span> <span class=k>in</span> <span class=kt>std_ulogic</span><span class=p>;</span>
    <span class=n>result</span><span class=o>:</span> <span class=k>out</span> <span class=kt>unsigned</span><span class=p>(</span><span class=mi>7</span> <span class=k>downto</span> <span class=mi>0</span><span class=p>)</span>
  <span class=p>);</span>
<span class=k>end</span> <span class=k>entity</span><span class=p>;</span>
</pre></div> <h4 id=vhdl-architecture>VHDL Architecture</h4> <div class=codehilite><pre><span></span><span class=k>architecture</span> <span class=nc>behave</span> <span class=k>of</span> <span class=nc>sum</span> <span class=k>is</span>
<span class=k>begin</span>
  <span class=k>process</span><span class=p>(</span><span class=n>clk</span><span class=p>)</span>
  <span class=k>begin</span>
    <span class=k>if</span> <span class=n>rising_edge</span><span class=p>(</span><span class=n>clk</span><span class=p>)</span> <span class=k>then</span>
      <span class=k>if</span> <span class=n>clear</span><span class=o>=</span><span class=sc>'1'</span> <span class=k>then</span>
        <span class=n>result</span><span class=o>&lt;=</span><span class=p>(</span><span class=k>others</span><span class=o>=&gt;</span><span class=sc>'0'</span><span class=p>);</span>
      <span class=k>elsif</span> <span class=n>load</span><span class=o>=</span><span class=sc>'1'</span> <span class=k>then</span>
        <span class=n>result</span><span class=o>&lt;=</span><span class=n>value</span><span class=p>;</span>
      <span class=k>else</span>
        <span class=n>result</span><span class=o>&lt;=</span><span class=n>result</span><span class=o>+</span><span class=n>value</span><span class=p>;</span>
      <span class=k>end</span> <span class=k>if</span><span class=p>;</span>
    <span class=k>end</span> <span class=k>if</span><span class=p>;</span>
  <span class=k>end</span> <span class=k>process</span><span class=p>;</span>
<span class=k>end</span> <span class=k>architecture</span><span class=p>;</span>
</pre></div> <h4 id=timingdiagramm>Timingdiagramm</h4> <p><img alt=Timingdiagramm src=https://www.semiversus.com/dic/programmierbare_logik/vhdl_example_1_timing.svg></p> <h4 id=test-des-designs>Test des Designs</h4> <ul> <li><a class=external href=http://www.edaplayground.com/x/EcA>Online VHDL Modell mit Testbench</a></li> </ul> <h3 id=umsetzung-des-volladdierers_1>Umsetzung des Volladdierers</h3> <div class=codehilite><pre><span></span><span class=k>entity</span> <span class=nc>fulladder</span> <span class=k>is</span>
  <span class=k>port</span><span class=p>(</span>
    <span class=n>x</span><span class=p>,</span> <span class=n>y</span><span class=p>,</span> <span class=n>cin</span><span class=o>:</span> <span class=k>in</span> <span class=kt>std_ulogic</span><span class=p>;</span>
    <span class=n>s</span><span class=p>,</span> <span class=n>cout</span><span class=o>:</span><span class=k>out</span> <span class=kt>std_ulogic</span>
  <span class=p>);</span>
<span class=k>end</span> <span class=k>entity</span><span class=p>;</span>

<span class=k>architecture</span> <span class=nc>structural</span> <span class=k>of</span> <span class=nc>fulladder</span> <span class=k>is</span>
  <span class=k>signal</span> <span class=n>halfadder1_s</span> <span class=o>:</span> <span class=kt>std_ulogic</span> <span class=p>;</span>
  <span class=k>signal</span> <span class=n>halfadder1_cout</span> <span class=o>:</span> <span class=kt>std_ulogic</span> <span class=p>;</span>
  <span class=k>signal</span> <span class=n>halfadder2_cout</span> <span class=o>:</span> <span class=kt>std_ulogic</span> <span class=p>;</span>
<span class=k>begin</span>
  <span class=n>halfadder1</span><span class=o>:</span> <span class=k>entity</span> <span class=nc>work</span><span class=p>.</span><span class=n>halfadder</span>
    <span class=k>port</span> <span class=k>map</span> <span class=p>(</span>
      <span class=n>x</span> <span class=o>=&gt;</span> <span class=n>x</span><span class=p>,</span>
      <span class=n>y</span> <span class=o>=&gt;</span> <span class=n>y</span><span class=p>,</span>
      <span class=n>cout</span> <span class=o>=&gt;</span> <span class=n>halfadder1_cout</span><span class=p>,</span>
      <span class=n>s</span> <span class=o>=&gt;</span> <span class=n>halfadder1_s</span>
    <span class=p>);</span>
  <span class=n>halfadder2</span><span class=o>:</span> <span class=k>entity</span> <span class=nc>work</span><span class=p>.</span><span class=n>halfadder</span>
    <span class=k>port</span> <span class=k>map</span> <span class=p>(</span>
      <span class=n>x</span> <span class=o>=&gt;</span> <span class=n>halfadder1_s</span><span class=p>,</span>
      <span class=n>y</span> <span class=o>=&gt;</span> <span class=n>cin</span><span class=p>,</span>
      <span class=n>cout</span> <span class=o>=&gt;</span> <span class=n>halfadder2_cout</span><span class=p>,</span>
      <span class=n>s</span> <span class=o>=&gt;</span> <span class=n>s</span>
    <span class=p>);</span>

  <span class=n>cout</span> <span class=o>&lt;=</span> <span class=n>halfadder1_cout</span> <span class=k>or</span> <span class=n>halfadder2_cout</span><span class=p>;</span>
<span class=k>end</span> <span class=k>architecture</span><span class=p>;</span>
</pre></div> <p>An diesem Beispiel f&uuml;r die strukturelle Modellierung sieht man den Aufbau mittels Komponenten. Dadurch ergibt sich eine Hierarchie der Komponenten.</p> <h2 id=datenflussmodellierung_1>Datenflussmodellierung</h2> <p>Bei der Datenfluss wird der <em>Fluss</em> der Daten modelliert. Dabei werden auf die Eing&auml;nge Transformationen angewendet, um die Ausg&auml;nge zu berechnen.</p> <div class=codehilite><pre><span></span><span class=k>entity</span> <span class=nc>fulladder</span> <span class=k>is</span>
  <span class=k>port</span><span class=p>(</span>
    <span class=n>x</span><span class=p>,</span> <span class=n>y</span><span class=p>,</span> <span class=n>cin</span><span class=o>:</span> <span class=k>in</span> <span class=kt>std_ulogic</span><span class=p>;</span>
    <span class=n>s</span><span class=p>,</span> <span class=n>cout</span><span class=o>:</span><span class=k>out</span> <span class=kt>std_ulogic</span>
  <span class=p>);</span>
<span class=k>end</span> <span class=k>entity</span><span class=p>;</span>

<span class=k>architecture</span> <span class=nc>dataflow</span> <span class=k>of</span> <span class=nc>fulladder</span> <span class=k>is</span>
<span class=k>begin</span>
  <span class=n>s</span> <span class=o>&lt;=</span> <span class=n>x</span> <span class=k>xor</span> <span class=n>y</span> <span class=k>xor</span> <span class=n>cin</span><span class=p>;</span>
  <span class=n>cout</span> <span class=o>&lt;=</span> <span class=p>(</span><span class=n>x</span> <span class=k>and</span> <span class=n>y</span><span class=p>)</span> <span class=k>or</span> <span class=p>(</span> <span class=p>(</span><span class=n>x</span> <span class=k>xor</span> <span class=n>y</span><span class=p>)</span> <span class=k>and</span> <span class=n>cin</span><span class=p>);</span>
<span class=k>end</span> <span class=k>architecture</span><span class=p>;</span>
</pre></div> </div> <div class=col-md-4 role=complementary> <nav class="well well-sm" data-spy=affix data-offset-top=0 id=sidebar> <ul class=nav><li><a href=#verhaltensmodellierung>Verhaltensmodellierung</a></li><li><a href=#strukturmodellierung>Strukturmodellierung</a><ul class=nav><li><a href=#beispiel>Beispiel</a><ul class=nav><li><a href=#textuelle-beschreibung>Textuelle Beschreibung</a></li><li><a href=#schaltung>Schaltung</a></li><li><a href=#vhdl-entity>VHDL Entity</a></li><li><a href=#vhdl-architecture>VHDL Architecture</a></li><li><a href=#timingdiagramm>Timingdiagramm</a></li><li><a href=#test-des-designs>Test des Designs</a></li></ul></li><li><a href=#umsetzung-des-volladdierers_1>Umsetzung des Volladdierers</a></li></ul></li><li><a href=#datenflussmodellierung_1>Datenflussmodellierung</a></li></ul> </nav> </div> </div> </div> </div> <footer class="footer hidden-print"><div class=container><p class="text-muted credit">Günther Jena 2011 - 2020 | Letztes Update am 20.9.2020 (Rev. <a href=https://github.com/semiversus/semiversus.github.io-source/commit/ffdbb85>ffdbb85</a>) <a href=https://plus.google.com/111972313670421914746/about rel=author class=hidden>Google+</a><a href=https://creativecommons.org/licenses/by-sa/3.0/de/ class=pull-right><img src=https://www.semiversus.com/theme/img/cc_by_sa.svg alt="Licence CC-BY-SA"></a></p></div></footer> <script type=text/javascript>
        var s = document.createElement('script');
        s.type = 'text/javascript';
        s.src = 'https:' == document.location.protocol ? 'https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML' : 'http://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML'; 
        s[(window.opera ? "innerHTML" : "text")] =
            "MathJax.Hub.Config({" + 
            "    config: ['MMLorHTML.js']," + 
            "    jax: ['input/TeX','input/MathML','output/HTML-CSS','output/NativeMML']," +
            "    TeX: { extensions: ['AMSmath.js','AMSsymbols.js','noErrors.js','noUndefined.js'], equationNumbers: { autoNumber: 'AMS' } }," + 
            "    extensions: ['tex2jax.js','mml2jax.js','MathMenu.js','MathZoom.js']," +
            "    tex2jax: { " +
            "        inlineMath: [ ['%%','%%'] ], " +
            "        processEscapes: false }, " +
            "    'HTML-CSS': { " +
            "        styles: { '.MathJax .mo, .MathJax .mi': {color: 'black ! important'}} " +
            "    } " +
            "}); ";
        (document.body || document.getElementsByTagName('head')[0]).appendChild(s);
    </script> </body> </html>