# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 10:10:49  September 14, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ProcessadorMips_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV GX"
set_global_assignment -name DEVICE auto
set_global_assignment -name TOP_LEVEL_ENTITY ProcessadorMips
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:10:49  SEPTEMBER 14, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE banco_de_registradores_2.v
set_global_assignment -name VERILOG_FILE ula_01.v
set_global_assignment -name VERILOG_FILE op_cop.v
set_global_assignment -name VERILOG_FILE multiplicador.v
set_global_assignment -name VERILOG_FILE separador5.v
set_global_assignment -name VERILOG_FILE separador4.v
set_global_assignment -name VERILOG_FILE separador3.v
set_global_assignment -name VERILOG_FILE separador2.v
set_global_assignment -name VERILOG_FILE separador1.v
set_global_assignment -name VERILOG_FILE select_pc.v
set_global_assignment -name VERILOG_FILE pc_mais_4.v
set_global_assignment -name VERILOG_FILE PC.v
set_global_assignment -name VERILOG_FILE mux4_32.v
set_global_assignment -name VERILOG_FILE mux2_32.v
set_global_assignment -name VERILOG_FILE mux2_5.v
set_global_assignment -name VERILOG_FILE mux2.v
set_global_assignment -name VERILOG_FILE LO.v
set_global_assignment -name VERILOG_FILE HI.v
set_global_assignment -name VERILOG_FILE ExtZero_16.v
set_global_assignment -name VERILOG_FILE ExtZero_8.v
set_global_assignment -name VERILOG_FILE ExtSinal_18.v
set_global_assignment -name VERILOG_FILE ExtSinal_8.v
set_global_assignment -name VERILOG_FILE ExtSinal.v
set_global_assignment -name VERILOG_FILE desloc_2_left_16.v
set_global_assignment -name VERILOG_FILE desloc_2_left.v
set_global_assignment -name VERILOG_FILE bloco_de_controle.v
set_global_assignment -name VERILOG_FILE banco_de_registradores_visual.v
set_global_assignment -name VERILOG_FILE ADD.v
set_global_assignment -name BDF_FILE ProcessadorMips.bdf
set_global_assignment -name QIP_FILE MEMdata.qip
set_global_assignment -name VECTOR_WAVEFORM_FILE ProcessadorMips.vwf
set_global_assignment -name QIP_FILE MEMinst.qip
set_global_assignment -name VECTOR_WAVEFORM_FILE TesteMemorias.vwf
set_global_assignment -name BDF_FILE TesteMemorias.bdf
set_global_assignment -name VERILOG_FILE separador6.v
set_global_assignment -name VERILOG_FILE separador7.v
set_global_assignment -name VERILOG_FILE Divisor_freq.v
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE "C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/ProcessadorMips.vwf"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top