// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module operator_double_div3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] ap_return;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] reg_141;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg   [0:0] p_Repl2_2_reg_554;
wire   [51:0] new_mant_V_fu_168_p1;
wire   [0:0] tmp_1_fu_192_p2;
reg   [0:0] tmp_1_reg_564;
wire   [10:0] p_Repl2_1_fu_224_p3;
reg   [10:0] p_Repl2_1_reg_568;
reg   [2:0] p_Result_i_i_reg_573;
reg   [3:0] p_Result_22_i_i_reg_578;
reg   [3:0] p_Result_22_1_i_i_reg_583;
reg   [3:0] p_Result_22_2_i_i_reg_588;
reg   [3:0] p_Result_22_3_i_i_reg_593;
reg   [3:0] p_Result_22_4_i_i_reg_598;
reg   [3:0] p_Result_22_5_i_i_reg_603;
reg   [3:0] p_Result_22_6_i_i_reg_608;
reg   [3:0] p_Result_22_7_i_i_reg_613;
reg   [3:0] p_Result_22_8_i_i_reg_618;
reg   [3:0] p_Result_22_9_i_i_reg_623;
reg   [3:0] p_Result_22_i_i_8_reg_628;
reg   [3:0] p_Result_22_10_i_i_reg_633;
wire   [3:0] tmp_9_fu_514_p1;
reg   [3:0] tmp_9_reg_638;
reg   [3:0] q_chunk_V_ret2_i_i_reg_643;
reg   [3:0] q_chunk_V_ret2_1_i_i_reg_648;
reg   [3:0] q_chunk_V_ret2_2_i_i_reg_653;
reg   [3:0] q_chunk_V_ret2_3_i_i_reg_658;
reg   [3:0] q_chunk_V_ret2_4_i_i_reg_663;
reg   [3:0] q_chunk_V_ret2_5_i_i_reg_668;
reg   [3:0] q_chunk_V_ret2_6_i_i_reg_673;
reg   [3:0] q_chunk_V_ret2_7_i_i_reg_678;
reg   [3:0] q_chunk_V_ret2_8_i_i_reg_683;
reg   [3:0] q_chunk_V_ret2_9_i_i_reg_688;
reg   [3:0] q_chunk_V_ret2_i_i_10_reg_693;
wire    grp_lut_div3_chunk_fu_111_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_111_d_V;
reg   [1:0] grp_lut_div3_chunk_fu_111_r_in_V;
wire   [3:0] grp_lut_div3_chunk_fu_111_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_111_ap_return_1;
wire    grp_lut_div3_chunk_fu_118_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_118_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_118_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_118_ap_return_1;
wire   [51:0] new_mant_V_1_fu_522_p14;
reg   [51:0] ap_phi_mux_p_Repl2_s_phi_fu_105_p4;
reg   [51:0] p_Repl2_s_reg_102;
wire    ap_CS_fsm_state8;
wire   [3:0] d_chunk_V_fu_518_p1;
wire   [63:0] p_Val2_s_fu_146_p1;
wire   [0:0] tmp_fu_176_p3;
wire   [10:0] new_exp_V_fu_158_p4;
wire   [10:0] shift_V_cast_cast_fu_184_p3;
wire   [0:0] tmp_2_fu_198_p2;
wire   [0:0] tmp_7_fu_218_p2;
wire   [10:0] p_new_exp_V_1_fu_210_p3;
wire   [10:0] new_exp_V_1_fu_204_p2;
wire   [9:0] tmp_8_fu_244_p4;
wire   [0:0] tmp_4_fu_232_p2;
wire   [0:0] tmp_5_fu_238_p2;
wire   [0:0] sel_tmp3_demorgan_fu_272_p2;
wire   [0:0] icmp_fu_254_p2;
wire   [0:0] sel_tmp3_fu_278_p2;
wire   [0:0] sel_tmp4_fu_284_p2;
wire   [10:0] shift_V_fu_260_p2;
wire   [10:0] shift_V_1_fu_266_p2;
wire   [10:0] shift_V_2_fu_290_p3;
wire   [0:0] sel_tmp7_fu_306_p2;
wire   [0:0] sel_tmp8_fu_312_p2;
wire   [10:0] shift_V_3_fu_298_p3;
wire   [52:0] xf_V_5_cast_fu_172_p1;
wire   [52:0] tmp_3_fu_326_p3;
wire   [52:0] xf_V_1_fu_334_p3;
wire   [10:0] shift_V_4_fu_318_p3;
wire   [52:0] tmp_cast_fu_350_p1;
wire   [52:0] r_V_3_fu_354_p2;
wire   [54:0] p_cast_fu_342_p1;
wire   [54:0] tmp_s_fu_346_p1;
wire   [54:0] r_V_1_cast_fu_360_p1;
wire   [54:0] r_V_4_fu_364_p2;
wire   [54:0] xf_V_3_fu_370_p3;
wire   [54:0] xf_V_fu_378_p2;
wire   [63:0] p_Result_s_fu_542_p4;
wire   [63:0] out_fu_550_p1;
reg   [63:0] ap_return_preg;
reg   [7:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_return_preg = 64'd0;
end

lut_div3_chunk grp_lut_div3_chunk_fu_111(
    .ap_ready(grp_lut_div3_chunk_fu_111_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_111_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_111_r_in_V),
    .ap_return_0(grp_lut_div3_chunk_fu_111_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_111_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_118(
    .ap_ready(grp_lut_div3_chunk_fu_118_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_118_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_111_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_118_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_118_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 64'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_preg <= out_fu_550_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_fu_192_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_Repl2_s_reg_102 <= new_mant_V_fu_168_p1;
    end else if (((tmp_1_reg_564 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        p_Repl2_s_reg_102 <= new_mant_V_1_fu_522_p14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_Repl2_1_reg_568 <= p_Repl2_1_fu_224_p3;
        p_Repl2_2_reg_554 <= p_Val2_s_fu_146_p1[32'd63];
        tmp_1_reg_564 <= tmp_1_fu_192_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_fu_192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_Result_22_10_i_i_reg_633 <= {{xf_V_fu_378_p2[7:4]}};
        p_Result_22_1_i_i_reg_583 <= {{xf_V_fu_378_p2[47:44]}};
        p_Result_22_2_i_i_reg_588 <= {{xf_V_fu_378_p2[43:40]}};
        p_Result_22_3_i_i_reg_593 <= {{xf_V_fu_378_p2[39:36]}};
        p_Result_22_4_i_i_reg_598 <= {{xf_V_fu_378_p2[35:32]}};
        p_Result_22_5_i_i_reg_603 <= {{xf_V_fu_378_p2[31:28]}};
        p_Result_22_6_i_i_reg_608 <= {{xf_V_fu_378_p2[27:24]}};
        p_Result_22_7_i_i_reg_613 <= {{xf_V_fu_378_p2[23:20]}};
        p_Result_22_8_i_i_reg_618 <= {{xf_V_fu_378_p2[19:16]}};
        p_Result_22_9_i_i_reg_623 <= {{xf_V_fu_378_p2[15:12]}};
        p_Result_22_i_i_8_reg_628 <= {{xf_V_fu_378_p2[11:8]}};
        p_Result_22_i_i_reg_578 <= {{xf_V_fu_378_p2[51:48]}};
        p_Result_i_i_reg_573 <= {{xf_V_fu_378_p2[54:52]}};
        tmp_9_reg_638 <= tmp_9_fu_514_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        q_chunk_V_ret2_1_i_i_reg_648 <= grp_lut_div3_chunk_fu_111_ap_return_0;
        q_chunk_V_ret2_2_i_i_reg_653 <= grp_lut_div3_chunk_fu_118_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        q_chunk_V_ret2_3_i_i_reg_658 <= grp_lut_div3_chunk_fu_111_ap_return_0;
        q_chunk_V_ret2_4_i_i_reg_663 <= grp_lut_div3_chunk_fu_118_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        q_chunk_V_ret2_5_i_i_reg_668 <= grp_lut_div3_chunk_fu_111_ap_return_0;
        q_chunk_V_ret2_6_i_i_reg_673 <= grp_lut_div3_chunk_fu_118_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        q_chunk_V_ret2_7_i_i_reg_678 <= grp_lut_div3_chunk_fu_111_ap_return_0;
        q_chunk_V_ret2_8_i_i_reg_683 <= grp_lut_div3_chunk_fu_118_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        q_chunk_V_ret2_9_i_i_reg_688 <= grp_lut_div3_chunk_fu_111_ap_return_0;
        q_chunk_V_ret2_i_i_10_reg_693 <= grp_lut_div3_chunk_fu_118_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        q_chunk_V_ret2_i_i_reg_643 <= grp_lut_div3_chunk_fu_118_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        reg_141 <= grp_lut_div3_chunk_fu_118_ap_return_1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_564 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_phi_mux_p_Repl2_s_phi_fu_105_p4 = new_mant_V_1_fu_522_p14;
    end else begin
        ap_phi_mux_p_Repl2_s_phi_fu_105_p4 = p_Repl2_s_reg_102;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return = out_fu_550_p1;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((tmp_1_reg_564 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        grp_lut_div3_chunk_fu_111_d_V = p_Result_22_10_i_i_reg_633;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_lut_div3_chunk_fu_111_d_V = p_Result_22_9_i_i_reg_623;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_lut_div3_chunk_fu_111_d_V = p_Result_22_7_i_i_reg_613;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_lut_div3_chunk_fu_111_d_V = p_Result_22_5_i_i_reg_603;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_lut_div3_chunk_fu_111_d_V = p_Result_22_3_i_i_reg_593;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_lut_div3_chunk_fu_111_d_V = p_Result_22_1_i_i_reg_583;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_111_d_V = d_chunk_V_fu_518_p1;
    end else begin
        grp_lut_div3_chunk_fu_111_d_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((tmp_1_reg_564 == 1'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_lut_div3_chunk_fu_111_r_in_V = reg_141;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_111_r_in_V = 2'd0;
    end else begin
        grp_lut_div3_chunk_fu_111_r_in_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_564 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        grp_lut_div3_chunk_fu_118_d_V = tmp_9_reg_638;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_lut_div3_chunk_fu_118_d_V = p_Result_22_i_i_8_reg_628;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_lut_div3_chunk_fu_118_d_V = p_Result_22_8_i_i_reg_618;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_lut_div3_chunk_fu_118_d_V = p_Result_22_6_i_i_reg_608;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_lut_div3_chunk_fu_118_d_V = p_Result_22_4_i_i_reg_598;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_lut_div3_chunk_fu_118_d_V = p_Result_22_2_i_i_reg_588;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_118_d_V = p_Result_22_i_i_reg_578;
    end else begin
        grp_lut_div3_chunk_fu_118_d_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((tmp_1_fu_192_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((tmp_1_fu_192_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign d_chunk_V_fu_518_p1 = p_Result_i_i_reg_573;

assign icmp_fu_254_p2 = ((tmp_8_fu_244_p4 == 10'd0) ? 1'b1 : 1'b0);

assign new_exp_V_1_fu_204_p2 = (new_exp_V_fu_158_p4 - shift_V_cast_cast_fu_184_p3);

assign new_exp_V_fu_158_p4 = {{p_Val2_s_fu_146_p1[62:52]}};

assign new_mant_V_1_fu_522_p14 = {{{{{{{{{{{{{q_chunk_V_ret2_i_i_reg_643}, {q_chunk_V_ret2_1_i_i_reg_648}}, {q_chunk_V_ret2_2_i_i_reg_653}}, {q_chunk_V_ret2_3_i_i_reg_658}}, {q_chunk_V_ret2_4_i_i_reg_663}}, {q_chunk_V_ret2_5_i_i_reg_668}}, {q_chunk_V_ret2_6_i_i_reg_673}}, {q_chunk_V_ret2_7_i_i_reg_678}}, {q_chunk_V_ret2_8_i_i_reg_683}}, {q_chunk_V_ret2_9_i_i_reg_688}}, {q_chunk_V_ret2_i_i_10_reg_693}}, {grp_lut_div3_chunk_fu_111_ap_return_0}}, {grp_lut_div3_chunk_fu_118_ap_return_0}};

assign new_mant_V_fu_168_p1 = p_Val2_s_fu_146_p1[51:0];

assign out_fu_550_p1 = p_Result_s_fu_542_p4;

assign p_Repl2_1_fu_224_p3 = ((tmp_7_fu_218_p2[0:0] === 1'b1) ? p_new_exp_V_1_fu_210_p3 : new_exp_V_1_fu_204_p2);

assign p_Result_s_fu_542_p4 = {{{p_Repl2_2_reg_554}, {p_Repl2_1_reg_568}}, {ap_phi_mux_p_Repl2_s_phi_fu_105_p4}};

assign p_Val2_s_fu_146_p1 = in_r;

assign p_cast_fu_342_p1 = xf_V_1_fu_334_p3;

assign p_new_exp_V_1_fu_210_p3 = ((tmp_1_fu_192_p2[0:0] === 1'b1) ? 11'd2047 : 11'd0);

assign r_V_1_cast_fu_360_p1 = r_V_3_fu_354_p2;

assign r_V_3_fu_354_p2 = xf_V_1_fu_334_p3 >> tmp_cast_fu_350_p1;

assign r_V_4_fu_364_p2 = p_cast_fu_342_p1 << tmp_s_fu_346_p1;

assign sel_tmp3_demorgan_fu_272_p2 = (tmp_5_fu_238_p2 | tmp_4_fu_232_p2);

assign sel_tmp3_fu_278_p2 = (sel_tmp3_demorgan_fu_272_p2 ^ 1'd1);

assign sel_tmp4_fu_284_p2 = (sel_tmp3_fu_278_p2 & icmp_fu_254_p2);

assign sel_tmp7_fu_306_p2 = (tmp_4_fu_232_p2 ^ 1'd1);

assign sel_tmp8_fu_312_p2 = (tmp_5_fu_238_p2 & sel_tmp7_fu_306_p2);

assign shift_V_1_fu_266_p2 = ($signed(11'd2047) + $signed(new_exp_V_fu_158_p4));

assign shift_V_2_fu_290_p3 = ((sel_tmp4_fu_284_p2[0:0] === 1'b1) ? shift_V_fu_260_p2 : shift_V_1_fu_266_p2);

assign shift_V_3_fu_298_p3 = ((tmp_4_fu_232_p2[0:0] === 1'b1) ? 11'd0 : shift_V_2_fu_290_p3);

assign shift_V_4_fu_318_p3 = ((sel_tmp8_fu_312_p2[0:0] === 1'b1) ? shift_V_cast_cast_fu_184_p3 : shift_V_3_fu_298_p3);

assign shift_V_cast_cast_fu_184_p3 = ((tmp_fu_176_p3[0:0] === 1'b1) ? 11'd1 : 11'd2);

assign shift_V_fu_260_p2 = (11'd1 - new_exp_V_fu_158_p4);

assign tmp_1_fu_192_p2 = ((new_exp_V_fu_158_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_2_fu_198_p2 = ((shift_V_cast_cast_fu_184_p3 > new_exp_V_fu_158_p4) ? 1'b1 : 1'b0);

assign tmp_3_fu_326_p3 = {{1'd1}, {new_mant_V_fu_168_p1}};

assign tmp_4_fu_232_p2 = ((new_exp_V_fu_158_p4 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_5_fu_238_p2 = ((shift_V_cast_cast_fu_184_p3 < new_exp_V_fu_158_p4) ? 1'b1 : 1'b0);

assign tmp_7_fu_218_p2 = (tmp_2_fu_198_p2 | tmp_1_fu_192_p2);

assign tmp_8_fu_244_p4 = {{p_Val2_s_fu_146_p1[62:53]}};

assign tmp_9_fu_514_p1 = xf_V_fu_378_p2[3:0];

assign tmp_cast_fu_350_p1 = shift_V_4_fu_318_p3;

assign tmp_fu_176_p3 = p_Val2_s_fu_146_p1[32'd51];

assign tmp_s_fu_346_p1 = shift_V_4_fu_318_p3;

assign xf_V_1_fu_334_p3 = ((tmp_4_fu_232_p2[0:0] === 1'b1) ? xf_V_5_cast_fu_172_p1 : tmp_3_fu_326_p3);

assign xf_V_3_fu_370_p3 = ((icmp_fu_254_p2[0:0] === 1'b1) ? r_V_1_cast_fu_360_p1 : r_V_4_fu_364_p2);

assign xf_V_5_cast_fu_172_p1 = new_mant_V_fu_168_p1;

assign xf_V_fu_378_p2 = (55'd1 + xf_V_3_fu_370_p3);

endmodule //operator_double_div3
