#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Disable Switch Block outputs for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Fri Dec  6 12:13:00 2024
#############################################

set_disable_timing fpga_top/sb_0__0_/chany_top_out

set_disable_timing fpga_top/sb_0__0_/chanx_right_out

set_disable_timing fpga_top/sb_0__0_/ccff_tail

set_disable_timing fpga_top/sb_0__1_/chany_top_out

set_disable_timing fpga_top/sb_0__1_/chanx_right_out

set_disable_timing fpga_top/sb_0__1_/chany_bottom_out

set_disable_timing fpga_top/sb_0__1_/ccff_tail

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/chany_top_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/chanx_right_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/chany_bottom_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/ccff_tail

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/chany_top_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/chanx_right_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/chany_bottom_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/ccff_tail

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/chany_top_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/chanx_right_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/chany_bottom_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/ccff_tail

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/sb_0__5_/chany_top_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/sb_0__5_/chanx_right_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/sb_0__5_/chany_bottom_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/sb_0__5_/ccff_tail

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/sb_0__5_/sb_0__6_/chany_top_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/sb_0__5_/sb_0__6_/chanx_right_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/sb_0__5_/sb_0__6_/chany_bottom_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/sb_0__5_/sb_0__6_/ccff_tail

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/sb_0__5_/sb_0__6_/sb_0__7_/chany_top_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/sb_0__5_/sb_0__6_/sb_0__7_/chanx_right_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/sb_0__5_/sb_0__6_/sb_0__7_/chany_bottom_out

set_disable_timing fpga_top/sb_0__1_/sb_0__2_/sb_0__3_/sb_0__4_/sb_0__5_/sb_0__6_/sb_0__7_/ccff_tail

set_disable_timing fpga_top/sb_0__8_/chanx_right_out

set_disable_timing fpga_top/sb_0__8_/chany_bottom_out

set_disable_timing fpga_top/sb_0__8_/ccff_tail

set_disable_timing fpga_top/sb_1__0_/chany_top_out

set_disable_timing fpga_top/sb_1__0_/chanx_right_out

set_disable_timing fpga_top/sb_1__0_/chanx_left_out

set_disable_timing fpga_top/sb_1__0_/ccff_tail

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/chany_top_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/chanx_right_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/chanx_left_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/ccff_tail

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/chany_top_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/chanx_right_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/chanx_left_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/ccff_tail

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/chany_top_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/chanx_right_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/chanx_left_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/ccff_tail

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/sb_5__0_/chany_top_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/sb_5__0_/chanx_right_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/sb_5__0_/chanx_left_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/sb_5__0_/ccff_tail

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/sb_5__0_/sb_6__0_/chany_top_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/sb_5__0_/sb_6__0_/chanx_right_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/sb_5__0_/sb_6__0_/chanx_left_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/sb_5__0_/sb_6__0_/ccff_tail

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/sb_5__0_/sb_6__0_/sb_7__0_/chany_top_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/sb_5__0_/sb_6__0_/sb_7__0_/chanx_right_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/sb_5__0_/sb_6__0_/sb_7__0_/chanx_left_out

set_disable_timing fpga_top/sb_1__0_/sb_2__0_/sb_3__0_/sb_4__0_/sb_5__0_/sb_6__0_/sb_7__0_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/sb_7__6_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/sb_7__6_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/sb_7__6_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/sb_7__6_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/sb_7__6_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/sb_7__6_/sb_7__7_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/sb_7__6_/sb_7__7_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/sb_7__6_/sb_7__7_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/sb_7__6_/sb_7__7_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/sb_1__2_/sb_1__3_/sb_1__4_/sb_1__5_/sb_1__6_/sb_1__7_/sb_2__1_/sb_2__2_/sb_2__3_/sb_2__4_/sb_2__5_/sb_2__6_/sb_2__7_/sb_3__1_/sb_3__2_/sb_3__3_/sb_3__4_/sb_3__5_/sb_3__6_/sb_3__7_/sb_4__1_/sb_4__2_/sb_4__3_/sb_4__4_/sb_4__5_/sb_4__6_/sb_4__7_/sb_5__1_/sb_5__2_/sb_5__3_/sb_5__4_/sb_5__5_/sb_5__6_/sb_5__7_/sb_6__1_/sb_6__2_/sb_6__3_/sb_6__4_/sb_6__5_/sb_6__6_/sb_6__7_/sb_7__1_/sb_7__2_/sb_7__3_/sb_7__4_/sb_7__5_/sb_7__6_/sb_7__7_/ccff_tail

set_disable_timing fpga_top/sb_1__8_/chanx_right_out

set_disable_timing fpga_top/sb_1__8_/chany_bottom_out

set_disable_timing fpga_top/sb_1__8_/chanx_left_out

set_disable_timing fpga_top/sb_1__8_/ccff_tail

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/chanx_right_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/chany_bottom_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/chanx_left_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/ccff_tail

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/chanx_right_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/chany_bottom_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/chanx_left_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/ccff_tail

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/chanx_right_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/chany_bottom_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/chanx_left_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/ccff_tail

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/sb_5__8_/chanx_right_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/sb_5__8_/chany_bottom_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/sb_5__8_/chanx_left_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/sb_5__8_/ccff_tail

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/sb_5__8_/sb_6__8_/chanx_right_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/sb_5__8_/sb_6__8_/chany_bottom_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/sb_5__8_/sb_6__8_/chanx_left_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/sb_5__8_/sb_6__8_/ccff_tail

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/sb_5__8_/sb_6__8_/sb_7__8_/chanx_right_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/sb_5__8_/sb_6__8_/sb_7__8_/chany_bottom_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/sb_5__8_/sb_6__8_/sb_7__8_/chanx_left_out

set_disable_timing fpga_top/sb_1__8_/sb_2__8_/sb_3__8_/sb_4__8_/sb_5__8_/sb_6__8_/sb_7__8_/ccff_tail

set_disable_timing fpga_top/sb_8__0_/chany_top_out

set_disable_timing fpga_top/sb_8__0_/chanx_left_out

set_disable_timing fpga_top/sb_8__0_/ccff_tail

set_disable_timing fpga_top/sb_8__1_/chany_top_out

set_disable_timing fpga_top/sb_8__1_/chany_bottom_out

set_disable_timing fpga_top/sb_8__1_/chanx_left_out

set_disable_timing fpga_top/sb_8__1_/ccff_tail

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/chany_top_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/chany_bottom_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/chanx_left_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/ccff_tail

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/chany_top_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/chany_bottom_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/chanx_left_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/ccff_tail

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/chany_top_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/chany_bottom_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/chanx_left_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/ccff_tail

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/sb_8__5_/chany_top_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/sb_8__5_/chany_bottom_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/sb_8__5_/chanx_left_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/sb_8__5_/ccff_tail

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/sb_8__5_/sb_8__6_/chany_top_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/sb_8__5_/sb_8__6_/chany_bottom_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/sb_8__5_/sb_8__6_/chanx_left_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/sb_8__5_/sb_8__6_/ccff_tail

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/sb_8__5_/sb_8__6_/sb_8__7_/chany_top_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/sb_8__5_/sb_8__6_/sb_8__7_/chany_bottom_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/sb_8__5_/sb_8__6_/sb_8__7_/chanx_left_out

set_disable_timing fpga_top/sb_8__1_/sb_8__2_/sb_8__3_/sb_8__4_/sb_8__5_/sb_8__6_/sb_8__7_/ccff_tail

set_disable_timing fpga_top/sb_8__8_/chany_bottom_out

set_disable_timing fpga_top/sb_8__8_/chanx_left_out

set_disable_timing fpga_top/sb_8__8_/ccff_tail

