# compile vhdl design source files
vhdl xil_defaultlib  "../../../NBitOr.srcs/sources_1/new/NBitOr.vhd"
vhdl xil_defaultlib  "../../../NBitOr.srcs/sim_1/new/NBitOr_tb.vhd"

# Do not sort compile order
nosort
