# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/UWT/TCES330/labs/Processor {C:/UWT/TCES330/labs/Processor/RegisterDualOE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:31:33 on Jun 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/UWT/TCES330/labs/Processor" C:/UWT/TCES330/labs/Processor/RegisterDualOE.v 
# -- Compiling module RegisterDualOE
# 
# Top level modules:
# 	RegisterDualOE
# End time: 09:31:34 on Jun 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/UWT/TCES330/labs/Processor {C:/UWT/TCES330/labs/Processor/GenericDecoder2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:31:34 on Jun 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/UWT/TCES330/labs/Processor" C:/UWT/TCES330/labs/Processor/GenericDecoder2.v 
# -- Compiling module GenericDecoder
# 
# Top level modules:
# 	GenericDecoder
# End time: 09:31:34 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/UWT/TCES330/labs/Processor {C:/UWT/TCES330/labs/Processor/Data_Memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:31:34 on Jun 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/UWT/TCES330/labs/Processor" C:/UWT/TCES330/labs/Processor/Data_Memory.v 
# -- Compiling module Data_Memory
# 
# Top level modules:
# 	Data_Memory
# End time: 09:31:34 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/UWT/TCES330/labs/Processor {C:/UWT/TCES330/labs/Processor/Mux_16_Bit_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:31:34 on Jun 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/UWT/TCES330/labs/Processor" C:/UWT/TCES330/labs/Processor/Mux_16_Bit_2_to_1.v 
# -- Compiling module Mux_16_Bit_2_to_1
# 
# Top level modules:
# 	Mux_16_Bit_2_to_1
# End time: 09:31:34 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/UWT/TCES330/labs/Processor {C:/UWT/TCES330/labs/Processor/RegegisterFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:31:35 on Jun 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/UWT/TCES330/labs/Processor" C:/UWT/TCES330/labs/Processor/RegegisterFile.sv 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 09:31:35 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/UWT/TCES330/labs/Processor {C:/UWT/TCES330/labs/Processor/Data_Path.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:31:35 on Jun 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/UWT/TCES330/labs/Processor" C:/UWT/TCES330/labs/Processor/Data_Path.sv 
# -- Compiling module Data_Path
# 
# Top level modules:
# 	Data_Path
# End time: 09:31:36 on Jun 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/UWT/TCES330/labs/Processor {C:/UWT/TCES330/labs/Processor/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:31:36 on Jun 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/UWT/TCES330/labs/Processor" C:/UWT/TCES330/labs/Processor/ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_testbench
# 
# Top level modules:
# 	ALU_testbench
# End time: 09:31:36 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/UWT/TCES330/labs/Processor {C:/UWT/TCES330/labs/Processor/Data_Path_testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:31:36 on Jun 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/UWT/TCES330/labs/Processor" C:/UWT/TCES330/labs/Processor/Data_Path_testbench.sv 
# -- Compiling module Data_Path_testbench
# 
# Top level modules:
# 	Data_Path_testbench
# End time: 09:31:36 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Data_Path_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Data_Path_testbench 
# Start time: 09:31:38 on Jun 07,2018
# Loading sv_std.std
# Loading work.Data_Path_testbench
# Loading work.Data_Path
# Loading work.Data_Memory
# Loading altera_mf_ver.altsyncram
# Loading work.Mux_16_Bit_2_to_1
# Loading lpm_ver.lpm_mux
# Loading work.ALU
# Loading work.RegisterFile
# Loading work.GenericDecoder
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.RegisterDualOE
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Windows10  Hostname: DESKTOP-L0B8LK7  ProcessID: 4472
#           Attempting to use alternate WLF file "./wlftfryjve".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfryjve
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 13:21:44 on Jun 07,2018, Elapsed time: 3:50:06
# Errors: 0, Warnings: 2
