

================================================================
== Vitis HLS Report for 'dFFT'
================================================================
* Date:           Tue Apr  8 22:10:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.534 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   345153|  8950849|  3.452 ms|  89.508 ms|  345154|  8950850|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_generic_fmod_double_s_fu_189  |generic_fmod_double_s  |        1|     2102|  10.000 ns|  21.020 us|    1|  2102|       no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +----------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1431_1   |   345152|  8950848|  5393 ~ 139857|          -|          -|    64|        no|
        | + VITIS_LOOP_1318_1  |     5376|   139840|      84 ~ 2185|          -|          -|    64|        no|
        +----------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     512|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    28|    1923|    3047|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     900|    -|
|Register         |        -|     -|    1291|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    28|    3214|    4459|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U7  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|   781|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U8  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|   781|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U11        |dcmp_64ns_64ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U12        |dcmp_64ns_64ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U9       |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   208|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U10      |dmul_64ns_64ns_64_6_max_dsp_1       |        0|  11|  317|   208|    0|
    |grp_generic_fmod_double_s_fu_189       |generic_fmod_double_s               |        0|   0|  399|  1060|    0|
    |sitodp_32ns_64_4_no_dsp_1_U13          |sitodp_32ns_64_4_no_dsp_1           |        0|   0|    0|     0|    0|
    |sparsemux_7_2_64_1_1_U14               |sparsemux_7_2_64_1_1                |        0|   0|    0|     9|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |        0|  28| 1923|  3047|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln1318_fu_324_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln1431_fu_300_p2      |         +|   0|  0|  14|           7|           1|
    |and_ln871_fu_379_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln873_fu_385_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln878_fu_441_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln881_1_fu_459_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln881_fu_447_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1318_fu_318_p2     |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln1431_fu_294_p2     |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln871_1_fu_367_p2    |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln871_fu_361_p2      |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln878_1_fu_429_p2    |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln878_fu_423_p2      |      icmp|   0|  0|  18|          11|           2|
    |negate_fu_507_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln871_fu_373_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln878_fu_435_p2        |        or|   0|  0|   2|           1|           1|
    |angle_assign_4_fu_398_p3  |    select|   0|  0|  56|           1|          64|
    |realPart_fu_545_p3        |    select|   0|  0|  56|           1|          64|
    |select_ln1108_fu_492_p3   |    select|   0|  0|  56|           1|          64|
    |select_ln873_fu_391_p3    |    select|   0|  0|  56|           1|          64|
    |term1_fu_498_p3           |    select|   0|  0|  56|           1|          64|
    |xor_ln878_fu_453_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln922_fu_523_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 512|         170|         355|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |angle_1_reg_177    |    9|          2|   64|        128|
    |ap_NS_fsm          |  503|        101|    1|        101|
    |grp_fu_195_opcode  |   14|          3|    2|          6|
    |grp_fu_195_p0      |   49|          9|   64|        576|
    |grp_fu_195_p1      |   43|          8|   64|        512|
    |grp_fu_201_opcode  |   14|          3|    2|          6|
    |grp_fu_201_p0      |   14|          3|   64|        192|
    |grp_fu_201_p1      |   14|          3|   64|        192|
    |grp_fu_211_p0      |   43|          8|   64|        512|
    |grp_fu_211_p1      |   65|         12|   64|        768|
    |grp_fu_217_p0      |   20|          4|   64|        256|
    |grp_fu_217_p1      |   20|          4|   64|        256|
    |grp_fu_225_p0      |   14|          3|   64|        192|
    |grp_fu_225_p1      |   14|          3|   64|        192|
    |grp_fu_230_p0      |   14|          3|   64|        192|
    |grp_fu_230_p1      |   14|          3|   64|        192|
    |imagSum_reg_153    |    9|          2|   64|        128|
    |k_fu_106           |    9|          2|    7|         14|
    |n_reg_142          |    9|          2|    7|         14|
    |realSum_reg_165    |    9|          2|   64|        128|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  900|        180|  979|       4557|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+-----+----+-----+-----------+
    |                      Name                     |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+-----+----+-----+-----------+
    |add_i_reg_669                                  |   64|   0|   64|          0|
    |add_ln1318_reg_596                             |    7|   0|    7|          0|
    |add_ln1431_reg_572                             |    7|   0|    7|          0|
    |and_ln878_reg_627                              |    1|   0|    1|          0|
    |and_ln881_1_reg_640                            |    1|   0|    1|          0|
    |and_ln881_reg_634                              |    1|   0|    1|          0|
    |angle_1_reg_177                                |   64|   0|   64|          0|
    |angle_assign_4_reg_616                         |   64|   0|   64|          0|
    |angle_assign_reg_601                           |   64|   0|   64|          0|
    |angle_reg_611                                  |   64|   0|   64|          0|
    |ap_CS_fsm                                      |  100|   0|  100|          0|
    |conv_i_reg_582                                 |   64|   0|   64|          0|
    |empty_reg_561                                  |   64|   0|   64|          0|
    |grp_generic_fmod_double_s_fu_189_ap_start_reg  |    1|   0|    1|          0|
    |imagSum_reg_153                                |   64|   0|   64|          0|
    |k_fu_106                                       |    7|   0|    7|          0|
    |n_reg_142                                      |    7|   0|    7|          0|
    |realSum_reg_165                                |   64|   0|   64|          0|
    |reg_240                                        |   64|   0|   64|          0|
    |reg_246                                        |   64|   0|   64|          0|
    |reg_252                                        |   64|   0|   64|          0|
    |reg_256                                        |   64|   0|   64|          0|
    |reg_263                                        |   64|   0|   64|          0|
    |reg_269                                        |   64|   0|   64|          0|
    |reg_276                                        |   64|   0|   64|          0|
    |term1_reg_651                                  |   64|   0|   64|          0|
    |term2_reg_659                                  |   64|   0|   64|          0|
    |zext_ln1431_reg_587                            |    7|   0|   64|         57|
    +-----------------------------------------------+-----+----+-----+-----------+
    |Total                                          | 1291|   0| 1348|         57|
    +-----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|          dFFT|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|          dFFT|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|          dFFT|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|          dFFT|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|          dFFT|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|          dFFT|  return value|
|signal_r              |   in|   64|     ap_none|      signal_r|       pointer|
|result_real_address0  |  out|    6|   ap_memory|   result_real|         array|
|result_real_ce0       |  out|    1|   ap_memory|   result_real|         array|
|result_real_we0       |  out|    1|   ap_memory|   result_real|         array|
|result_real_d0        |  out|   64|   ap_memory|   result_real|         array|
|result_imag_address0  |  out|    6|   ap_memory|   result_imag|         array|
|result_imag_ce0       |  out|    1|   ap_memory|   result_imag|         array|
|result_imag_we0       |  out|    1|   ap_memory|   result_imag|         array|
|result_imag_d0        |  out|   64|   ap_memory|   result_imag|         array|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 100
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 2 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 18 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [posit_lib.cpp:1431]   --->   Operation 101 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%spectopmodule_ln1424 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [posit_lib.cpp:1424]   --->   Operation 102 'spectopmodule' 'spectopmodule_ln1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %signal_r"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %signal_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result_real, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %result_real"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result_imag, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %result_imag"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%signal_r_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %signal_r" [posit_lib.cpp:1438]   --->   Operation 109 'read' 'signal_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%empty = bitcast i64 %signal_r_read" [posit_lib.cpp:1438]   --->   Operation 110 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.48ns)   --->   "%store_ln1431 = store i7 0, i7 %k" [posit_lib.cpp:1431]   --->   Operation 111 'store' 'store_ln1431' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln1431 = br void %for.body" [posit_lib.cpp:1431]   --->   Operation 112 'br' 'br_ln1431' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [posit_lib.cpp:1438]   --->   Operation 113 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.89ns)   --->   "%icmp_ln1431 = icmp_eq  i7 %k_1, i7 64" [posit_lib.cpp:1431]   --->   Operation 114 'icmp' 'icmp_ln1431' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.89ns)   --->   "%add_ln1431 = add i7 %k_1, i7 1" [posit_lib.cpp:1431]   --->   Operation 115 'add' 'add_ln1431' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln1431 = br i1 %icmp_ln1431, void %for.body.split, void %for.end" [posit_lib.cpp:1431]   --->   Operation 116 'br' 'br_ln1431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln1438 = trunc i7 %k_1" [posit_lib.cpp:1438]   --->   Operation 117 'trunc' 'trunc_ln1438' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1438 = zext i6 %trunc_ln1438" [posit_lib.cpp:1438]   --->   Operation 118 'zext' 'zext_ln1438' <Predicate = (!icmp_ln1431)> <Delay = 0.00>
ST_2 : Operation 119 [4/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1438" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 119 'sitodp' 'conv_i' <Predicate = (!icmp_ln1431)> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln1443 = ret" [posit_lib.cpp:1443]   --->   Operation 120 'ret' 'ret_ln1443' <Predicate = (icmp_ln1431)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 121 [3/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1438" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 121 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 122 [2/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1438" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 122 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 123 [1/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1438" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 123 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.03>
ST_6 : Operation 124 [6/6] (7.03ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 124 'dmul' 'mul_i' <Predicate = true> <Delay = 7.03> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 125 [5/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 125 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.60>
ST_8 : Operation 126 [4/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 126 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.60>
ST_9 : Operation 127 [3/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 127 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.60>
ST_10 : Operation 128 [2/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 128 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.60>
ST_11 : Operation 129 [1/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28319" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 129 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.03>
ST_12 : Operation 130 [6/6] (7.03ns)   --->   "%deltaTheta = dmul i64 %mul_i, i64 0.015625" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 130 'dmul' 'deltaTheta' <Predicate = true> <Delay = 7.03> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.60>
ST_13 : Operation 131 [5/6] (6.60ns)   --->   "%deltaTheta = dmul i64 %mul_i, i64 0.015625" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 131 'dmul' 'deltaTheta' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.60>
ST_14 : Operation 132 [4/6] (6.60ns)   --->   "%deltaTheta = dmul i64 %mul_i, i64 0.015625" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 132 'dmul' 'deltaTheta' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.60>
ST_15 : Operation 133 [3/6] (6.60ns)   --->   "%deltaTheta = dmul i64 %mul_i, i64 0.015625" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 133 'dmul' 'deltaTheta' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.60>
ST_16 : Operation 134 [2/6] (6.60ns)   --->   "%deltaTheta = dmul i64 %mul_i, i64 0.015625" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 134 'dmul' 'deltaTheta' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.60>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1431 = zext i7 %k_1" [posit_lib.cpp:1431]   --->   Operation 135 'zext' 'zext_ln1431' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1431 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [posit_lib.cpp:1431]   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln1431' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln1431 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [posit_lib.cpp:1431]   --->   Operation 137 'specloopname' 'specloopname_ln1431' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/6] (6.60ns)   --->   "%deltaTheta = dmul i64 %mul_i, i64 0.015625" [posit_lib.cpp:1311->posit_lib.cpp:1438]   --->   Operation 138 'dmul' 'deltaTheta' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [1/1] (0.48ns)   --->   "%br_ln1318 = br void %for.inc.i" [posit_lib.cpp:1318->posit_lib.cpp:1438]   --->   Operation 139 'br' 'br_ln1318' <Predicate = true> <Delay = 0.48>

State 18 <SV = 17> <Delay = 7.24>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%n = phi i7 0, void %for.body.split, i7 %add_ln1318, void %for.inc.split_ifconv.i" [posit_lib.cpp:1318->posit_lib.cpp:1438]   --->   Operation 140 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%imagSum = phi i64 0, void %for.body.split, i64 %add6_i, void %for.inc.split_ifconv.i" [posit_lib.cpp:1322->posit_lib.cpp:1438]   --->   Operation 141 'phi' 'imagSum' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%realSum = phi i64 0, void %for.body.split, i64 %add_i, void %for.inc.split_ifconv.i" [posit_lib.cpp:1321->posit_lib.cpp:1438]   --->   Operation 142 'phi' 'realSum' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%angle_1 = phi i64 0, void %for.body.split, i64 %angle, void %for.inc.split_ifconv.i"   --->   Operation 143 'phi' 'angle_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.89ns)   --->   "%icmp_ln1318 = icmp_eq  i7 %n, i7 64" [posit_lib.cpp:1318->posit_lib.cpp:1438]   --->   Operation 144 'icmp' 'icmp_ln1318' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/1] (0.89ns)   --->   "%add_ln1318 = add i7 %n, i7 1" [posit_lib.cpp:1318->posit_lib.cpp:1438]   --->   Operation 145 'add' 'add_ln1318' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln1318 = br i1 %icmp_ln1318, void %for.inc.split_ifconv.i, void %dAccumulateFC.exit" [posit_lib.cpp:1318->posit_lib.cpp:1438]   --->   Operation 146 'br' 'br_ln1318' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [2/2] (2.12ns)   --->   "%angle_assign = call i64 @generic_fmod<double>, i64 %angle_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\fmoddouble.cpp:7->posit_lib.cpp:870->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 147 'call' 'angle_assign' <Predicate = (!icmp_ln1318)> <Delay = 2.12> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 148 [5/5] (7.24ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1324->posit_lib.cpp:1438]   --->   Operation 148 'dadd' 'angle' <Predicate = (!icmp_ln1318)> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln1440 = bitcast i64 %realSum" [posit_lib.cpp:1440]   --->   Operation 149 'bitcast' 'bitcast_ln1440' <Predicate = (icmp_ln1318)> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%result_real_addr = getelementptr i64 %result_real, i64 0, i64 %zext_ln1431" [posit_lib.cpp:1440]   --->   Operation 150 'getelementptr' 'result_real_addr' <Predicate = (icmp_ln1318)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln1440 = store i64 %bitcast_ln1440, i6 %result_real_addr" [posit_lib.cpp:1440]   --->   Operation 151 'store' 'store_ln1440' <Predicate = (icmp_ln1318)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln1441 = bitcast i64 %imagSum" [posit_lib.cpp:1441]   --->   Operation 152 'bitcast' 'bitcast_ln1441' <Predicate = (icmp_ln1318)> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%result_imag_addr = getelementptr i64 %result_imag, i64 0, i64 %zext_ln1431" [posit_lib.cpp:1441]   --->   Operation 153 'getelementptr' 'result_imag_addr' <Predicate = (icmp_ln1318)> <Delay = 0.00>
ST_18 : Operation 154 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln1441 = store i64 %bitcast_ln1441, i6 %result_imag_addr" [posit_lib.cpp:1441]   --->   Operation 154 'store' 'store_ln1441' <Predicate = (icmp_ln1318)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_18 : Operation 155 [1/1] (0.48ns)   --->   "%store_ln1431 = store i7 %add_ln1431, i7 %k" [posit_lib.cpp:1431]   --->   Operation 155 'store' 'store_ln1431' <Predicate = (icmp_ln1318)> <Delay = 0.48>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln1431 = br void %for.body" [posit_lib.cpp:1431]   --->   Operation 156 'br' 'br_ln1431' <Predicate = (icmp_ln1318)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 157 [1/2] (4.76ns)   --->   "%angle_assign = call i64 @generic_fmod<double>, i64 %angle_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\fmoddouble.cpp:7->posit_lib.cpp:870->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 157 'call' 'angle_assign' <Predicate = true> <Delay = 4.76> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 158 [4/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1324->posit_lib.cpp:1438]   --->   Operation 158 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.24>
ST_20 : Operation 159 [5/5] (7.24ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:872->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 159 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 160 [5/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:874->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 160 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 161 [3/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1324->posit_lib.cpp:1438]   --->   Operation 161 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 162 [4/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:872->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 162 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [4/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:874->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 163 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 164 [2/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1324->posit_lib.cpp:1438]   --->   Operation 164 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 165 [3/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:872->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 165 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 166 [3/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:874->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 166 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 167 [1/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1324->posit_lib.cpp:1438]   --->   Operation 167 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 168 [2/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:872->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 168 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [2/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:874->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 169 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 170 [2/2] (3.61ns)   --->   "%tmp_1 = fcmp_ogt  i64 %angle_assign, i64 3.14" [posit_lib.cpp:871->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 170 'dcmp' 'tmp_1' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [1/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:872->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 171 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [2/2] (3.61ns)   --->   "%tmp_3 = fcmp_olt  i64 %angle_assign, i64 -3.14" [posit_lib.cpp:873->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 172 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 173 [1/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:874->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 173 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.61>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln871 = bitcast i64 %angle_assign" [posit_lib.cpp:871->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 174 'bitcast' 'bitcast_ln871' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln871, i32 52, i32 62" [posit_lib.cpp:871->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 175 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln871 = trunc i64 %bitcast_ln871" [posit_lib.cpp:871->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 176 'trunc' 'trunc_ln871' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.94ns)   --->   "%icmp_ln871 = icmp_ne  i11 %tmp, i11 2047" [posit_lib.cpp:871->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 177 'icmp' 'icmp_ln871' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 178 [1/1] (1.30ns)   --->   "%icmp_ln871_1 = icmp_eq  i52 %trunc_ln871, i52 0" [posit_lib.cpp:871->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 178 'icmp' 'icmp_ln871_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 179 [1/1] (0.33ns)   --->   "%or_ln871 = or i1 %icmp_ln871_1, i1 %icmp_ln871" [posit_lib.cpp:871->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 179 'or' 'or_ln871' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/2] (3.61ns)   --->   "%tmp_1 = fcmp_ogt  i64 %angle_assign, i64 3.14" [posit_lib.cpp:871->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 180 'dcmp' 'tmp_1' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node angle_assign_4)   --->   "%and_ln871 = and i1 %or_ln871, i1 %tmp_1" [posit_lib.cpp:871->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 181 'and' 'and_ln871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [1/2] (3.61ns)   --->   "%tmp_3 = fcmp_olt  i64 %angle_assign, i64 -3.14" [posit_lib.cpp:873->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 182 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln873)   --->   "%and_ln873 = and i1 %or_ln871, i1 %tmp_3" [posit_lib.cpp:873->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 183 'and' 'and_ln873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 184 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln873 = select i1 %and_ln873, i64 %angle_assign_2, i64 %angle_assign" [posit_lib.cpp:873->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 184 'select' 'select_ln873' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (0.49ns) (out node of the LUT)   --->   "%angle_assign_4 = select i1 %and_ln871, i64 %angle_assign_1, i64 %select_ln873" [posit_lib.cpp:871->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 185 'select' 'angle_assign_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.24>
ST_26 : Operation 186 [5/5] (7.24ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:879->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 186 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 187 [5/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:882->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 187 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 188 [4/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:879->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 188 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 189 [4/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:882->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 189 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 190 [3/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:879->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 190 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 191 [3/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:882->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 191 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 192 [2/2] (3.61ns)   --->   "%tmp_5 = fcmp_ogt  i64 %angle_assign_4, i64 1.57" [posit_lib.cpp:878->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 192 'dcmp' 'tmp_5' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 193 [2/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:879->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 193 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [2/2] (3.61ns)   --->   "%tmp_7 = fcmp_olt  i64 %angle_assign_4, i64 -1.57" [posit_lib.cpp:881->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 194 'dcmp' 'tmp_7' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 195 [2/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:882->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 195 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln878 = bitcast i64 %angle_assign_4" [posit_lib.cpp:878->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 196 'bitcast' 'bitcast_ln878' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln878, i32 52, i32 62" [posit_lib.cpp:878->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 197 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln878 = trunc i64 %bitcast_ln878" [posit_lib.cpp:878->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 198 'trunc' 'trunc_ln878' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 199 [1/1] (0.94ns)   --->   "%icmp_ln878 = icmp_ne  i11 %tmp_4, i11 2047" [posit_lib.cpp:878->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 199 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 200 [1/1] (1.30ns)   --->   "%icmp_ln878_1 = icmp_eq  i52 %trunc_ln878, i52 0" [posit_lib.cpp:878->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 200 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 201 [1/1] (0.33ns)   --->   "%or_ln878 = or i1 %icmp_ln878_1, i1 %icmp_ln878" [posit_lib.cpp:878->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 201 'or' 'or_ln878' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 202 [1/2] (3.61ns)   --->   "%tmp_5 = fcmp_ogt  i64 %angle_assign_4, i64 1.57" [posit_lib.cpp:878->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 202 'dcmp' 'tmp_5' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 203 [1/1] (0.33ns)   --->   "%and_ln878 = and i1 %or_ln878, i1 %tmp_5" [posit_lib.cpp:878->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 203 'and' 'and_ln878' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 204 [1/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:879->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 204 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 205 [1/2] (3.61ns)   --->   "%tmp_7 = fcmp_olt  i64 %angle_assign_4, i64 -1.57" [posit_lib.cpp:881->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 205 'dcmp' 'tmp_7' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 206 [1/1] (0.33ns)   --->   "%and_ln881 = and i1 %or_ln878, i1 %tmp_7" [posit_lib.cpp:881->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 206 'and' 'and_ln881' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 207 [1/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:882->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 207 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln881_1)   --->   "%xor_ln878 = xor i1 %and_ln878, i1 1" [posit_lib.cpp:878->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 208 'xor' 'xor_ln878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 209 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln881_1 = and i1 %and_ln881, i1 %xor_ln878" [posit_lib.cpp:881->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 209 'and' 'and_ln881_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.52>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%sel_tmp4_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln878, i1 %and_ln881_1" [posit_lib.cpp:878->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 210 'bitconcatenate' 'sel_tmp4_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 211 [1/1] (0.48ns)   --->   "%angle_assign_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3double.double.i2, i2 2, i64 %angle_assign_5, i2 1, i64 %angle_assign_6, i2 0, i64 %angle_assign_4, i64 <undef>, i2 %sel_tmp4_i" [posit_lib.cpp:879->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 211 'sparsemux' 'angle_assign_s' <Predicate = true> <Delay = 0.48> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 212 [6/6] (7.03ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:897->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 212 'dmul' 'x2' <Predicate = true> <Delay = 7.03> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node term1)   --->   "%select_ln1108 = select i1 %and_ln881, i64 %angle_assign_6, i64 %angle_assign_4" [posit_lib.cpp:1108->posit_lib.cpp:1116->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 213 'select' 'select_ln1108' <Predicate = (!and_ln878)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 214 [1/1] (0.49ns) (out node of the LUT)   --->   "%term1 = select i1 %and_ln878, i64 %angle_assign_5, i64 %select_ln1108" [posit_lib.cpp:878->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 214 'select' 'term1' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 215 [6/6] (6.99ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 215 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.60>
ST_32 : Operation 216 [5/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:897->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 216 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 217 [5/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 217 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.60>
ST_33 : Operation 218 [4/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:897->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 218 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 219 [4/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 219 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.60>
ST_34 : Operation 220 [3/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:897->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 220 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 221 [3/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 221 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.60>
ST_35 : Operation 222 [2/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:897->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 222 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 223 [2/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 223 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.60>
ST_36 : Operation 224 [1/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:897->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 224 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 225 [1/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 225 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.03>
ST_37 : Operation 226 [6/6] (7.03ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:905->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 226 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 7.03> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 227 [6/6] (6.99ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 227 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.60>
ST_38 : Operation 228 [5/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:905->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 228 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 229 [5/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 229 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.60>
ST_39 : Operation 230 [4/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:905->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 230 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 231 [4/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 231 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.60>
ST_40 : Operation 232 [3/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:905->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 232 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 233 [3/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 233 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.60>
ST_41 : Operation 234 [2/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:905->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 234 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 235 [2/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 235 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.60>
ST_42 : Operation 236 [1/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:905->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 236 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 237 [1/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 237 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.03>
ST_43 : Operation 238 [6/6] (7.03ns)   --->   "%term3 = dmul i64 %mul1_i_i_i, i64 0.03125" [posit_lib.cpp:905->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 238 'dmul' 'term3' <Predicate = true> <Delay = 7.03> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 239 [6/6] (6.99ns)   --->   "%term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 239 'dmul' 'term2_1' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.60>
ST_44 : Operation 240 [5/6] (6.60ns)   --->   "%term3 = dmul i64 %mul1_i_i_i, i64 0.03125" [posit_lib.cpp:905->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 240 'dmul' 'term3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 241 [5/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 241 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.03>
ST_45 : Operation 242 [6/6] (7.03ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:899->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 242 'dmul' 'term2' <Predicate = true> <Delay = 7.03> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 243 [4/6] (6.60ns)   --->   "%term3 = dmul i64 %mul1_i_i_i, i64 0.03125" [posit_lib.cpp:905->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 243 'dmul' 'term3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 244 [4/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 244 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.60>
ST_46 : Operation 245 [5/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:899->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 245 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 246 [3/6] (6.60ns)   --->   "%term3 = dmul i64 %mul1_i_i_i, i64 0.03125" [posit_lib.cpp:905->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 246 'dmul' 'term3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 247 [3/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 247 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.60>
ST_47 : Operation 248 [4/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:899->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 248 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 249 [2/6] (6.60ns)   --->   "%term3 = dmul i64 %mul1_i_i_i, i64 0.03125" [posit_lib.cpp:905->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 249 'dmul' 'term3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 250 [2/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 250 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.60>
ST_48 : Operation 251 [3/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:899->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 251 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 252 [1/6] (6.60ns)   --->   "%term3 = dmul i64 %mul1_i_i_i, i64 0.03125" [posit_lib.cpp:905->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 252 'dmul' 'term3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 253 [1/6] (6.60ns)   --->   "%term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125" [posit_lib.cpp:1122->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 253 'dmul' 'term2_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.03>
ST_49 : Operation 254 [2/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:899->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 254 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 255 [6/6] (7.03ns)   --->   "%mul3_i_i_i = dmul i64 %x2, i64 %term3" [posit_lib.cpp:913->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 255 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 7.03> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 256 [6/6] (6.99ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 256 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.60>
ST_50 : Operation 257 [1/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:899->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 257 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 258 [5/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %x2, i64 %term3" [posit_lib.cpp:913->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 258 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 259 [5/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 259 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.24>
ST_51 : Operation 260 [4/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %x2, i64 %term3" [posit_lib.cpp:913->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 260 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 261 [5/5] (7.24ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 261 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 262 [4/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 262 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.91>
ST_52 : Operation 263 [3/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %x2, i64 %term3" [posit_lib.cpp:913->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 263 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 264 [4/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 264 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 265 [3/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 265 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.91>
ST_53 : Operation 266 [2/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %x2, i64 %term3" [posit_lib.cpp:913->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 266 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 267 [3/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 267 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 268 [2/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 268 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.91>
ST_54 : Operation 269 [1/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %x2, i64 %term3" [posit_lib.cpp:913->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 269 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 270 [2/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 270 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 271 [1/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 271 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.03>
ST_55 : Operation 272 [6/6] (7.03ns)   --->   "%term4 = dmul i64 %mul3_i_i_i, i64 0.03125" [posit_lib.cpp:913->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 272 'dmul' 'term4' <Predicate = true> <Delay = 7.03> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 273 [1/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 273 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 274 [6/6] (6.99ns)   --->   "%mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 274 'dmul' 'mul3_i21_i_i' <Predicate = true> <Delay = 6.99> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.24>
ST_56 : Operation 275 [5/6] (6.60ns)   --->   "%term4 = dmul i64 %mul3_i_i_i, i64 0.03125" [posit_lib.cpp:913->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 275 'dmul' 'term4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 276 [5/5] (7.24ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 276 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 277 [5/6] (6.60ns)   --->   "%mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 277 'dmul' 'mul3_i21_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.91>
ST_57 : Operation 278 [4/6] (6.60ns)   --->   "%term4 = dmul i64 %mul3_i_i_i, i64 0.03125" [posit_lib.cpp:913->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 278 'dmul' 'term4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 279 [4/5] (6.91ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 279 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 280 [4/6] (6.60ns)   --->   "%mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 280 'dmul' 'mul3_i21_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.91>
ST_58 : Operation 281 [3/6] (6.60ns)   --->   "%term4 = dmul i64 %mul3_i_i_i, i64 0.03125" [posit_lib.cpp:913->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 281 'dmul' 'term4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 282 [3/5] (6.91ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 282 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 283 [3/6] (6.60ns)   --->   "%mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 283 'dmul' 'mul3_i21_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.91>
ST_59 : Operation 284 [2/6] (6.60ns)   --->   "%term4 = dmul i64 %mul3_i_i_i, i64 0.03125" [posit_lib.cpp:913->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 284 'dmul' 'term4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 285 [2/5] (6.91ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 285 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 286 [2/6] (6.60ns)   --->   "%mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 286 'dmul' 'mul3_i21_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.91>
ST_60 : Operation 287 [1/6] (6.60ns)   --->   "%term4 = dmul i64 %mul3_i_i_i, i64 0.03125" [posit_lib.cpp:913->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 287 'dmul' 'term4' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 288 [1/5] (6.91ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 288 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 289 [1/6] (6.60ns)   --->   "%mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 289 'dmul' 'mul3_i21_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.24>
ST_61 : Operation 290 [5/5] (7.24ns)   --->   "%sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 290 'dsub' 'sub5_i_i_i' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 291 [6/6] (7.03ns)   --->   "%term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 291 'dmul' 'term3_1' <Predicate = true> <Delay = 7.03> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.24>
ST_62 : Operation 292 [4/5] (6.91ns)   --->   "%sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 292 'dsub' 'sub5_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 293 [5/6] (6.60ns)   --->   "%term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 293 'dmul' 'term3_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 294 [5/5] (7.24ns)   --->   "%sub_i23_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 294 'dsub' 'sub_i23_i_i' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.91>
ST_63 : Operation 295 [3/5] (6.91ns)   --->   "%sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 295 'dsub' 'sub5_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 296 [4/6] (6.60ns)   --->   "%term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 296 'dmul' 'term3_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 297 [4/5] (6.91ns)   --->   "%sub_i23_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 297 'dsub' 'sub_i23_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.91>
ST_64 : Operation 298 [2/5] (6.91ns)   --->   "%sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 298 'dsub' 'sub5_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 299 [3/6] (6.60ns)   --->   "%term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 299 'dmul' 'term3_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 300 [3/5] (6.91ns)   --->   "%sub_i23_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 300 'dsub' 'sub_i23_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.91>
ST_65 : Operation 301 [1/5] (6.91ns)   --->   "%sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 301 'dsub' 'sub5_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 302 [2/6] (6.60ns)   --->   "%term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 302 'dmul' 'term3_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 303 [2/5] (6.91ns)   --->   "%sub_i23_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 303 'dsub' 'sub_i23_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.53>
ST_66 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%negate = or i1 %and_ln878, i1 %and_ln881" [posit_lib.cpp:878->posit_lib.cpp:895->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 304 'or' 'negate' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln922 = bitcast i64 %sub5_i_i_i" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 305 'bitcast' 'bitcast_ln922' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %bitcast_ln922, i64 63" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 306 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%xor_ln922 = xor i1 %bit_sel, i1 1" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 307 'xor' 'xor_ln922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%trunc_ln922 = trunc i64 %bitcast_ln922" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 308 'trunc' 'trunc_ln922' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln922, i63 %trunc_ln922" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 309 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%bitcast_ln922_1 = bitcast i64 %xor_ln" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 310 'bitcast' 'bitcast_ln922_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 311 [1/1] (0.49ns) (out node of the LUT)   --->   "%realPart = select i1 %negate, i64 %bitcast_ln922_1, i64 %sub5_i_i_i" [posit_lib.cpp:922->posit_lib.cpp:1286->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 311 'select' 'realPart' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 312 [1/6] (6.60ns)   --->   "%term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625" [posit_lib.cpp:1128->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 312 'dmul' 'term3_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 313 [1/5] (6.91ns)   --->   "%sub_i23_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 313 'dsub' 'sub_i23_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 314 [6/6] (7.03ns)   --->   "%mul2_i = dmul i64 %empty, i64 %realPart" [posit_lib.cpp:1321->posit_lib.cpp:1438]   --->   Operation 314 'dmul' 'mul2_i' <Predicate = true> <Delay = 7.03> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.24>
ST_67 : Operation 315 [6/6] (7.03ns)   --->   "%mul5_i_i_i = dmul i64 %term3_1, i64 %term1" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 315 'dmul' 'mul5_i_i_i' <Predicate = true> <Delay = 7.03> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 316 [5/5] (7.24ns)   --->   "%add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 316 'dadd' 'add_i24_i_i' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 317 [5/6] (6.60ns)   --->   "%mul2_i = dmul i64 %empty, i64 %realPart" [posit_lib.cpp:1321->posit_lib.cpp:1438]   --->   Operation 317 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.91>
ST_68 : Operation 318 [5/6] (6.60ns)   --->   "%mul5_i_i_i = dmul i64 %term3_1, i64 %term1" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 318 'dmul' 'mul5_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 319 [4/5] (6.91ns)   --->   "%add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 319 'dadd' 'add_i24_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 320 [4/6] (6.60ns)   --->   "%mul2_i = dmul i64 %empty, i64 %realPart" [posit_lib.cpp:1321->posit_lib.cpp:1438]   --->   Operation 320 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.91>
ST_69 : Operation 321 [4/6] (6.60ns)   --->   "%mul5_i_i_i = dmul i64 %term3_1, i64 %term1" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 321 'dmul' 'mul5_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 322 [3/5] (6.91ns)   --->   "%add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 322 'dadd' 'add_i24_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 323 [3/6] (6.60ns)   --->   "%mul2_i = dmul i64 %empty, i64 %realPart" [posit_lib.cpp:1321->posit_lib.cpp:1438]   --->   Operation 323 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.91>
ST_70 : Operation 324 [3/6] (6.60ns)   --->   "%mul5_i_i_i = dmul i64 %term3_1, i64 %term1" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 324 'dmul' 'mul5_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 325 [2/5] (6.91ns)   --->   "%add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 325 'dadd' 'add_i24_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 326 [2/6] (6.60ns)   --->   "%mul2_i = dmul i64 %empty, i64 %realPart" [posit_lib.cpp:1321->posit_lib.cpp:1438]   --->   Operation 326 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.91>
ST_71 : Operation 327 [2/6] (6.60ns)   --->   "%mul5_i_i_i = dmul i64 %term3_1, i64 %term1" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 327 'dmul' 'mul5_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 328 [1/5] (6.91ns)   --->   "%add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 328 'dadd' 'add_i24_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 329 [1/6] (6.60ns)   --->   "%mul2_i = dmul i64 %empty, i64 %realPart" [posit_lib.cpp:1321->posit_lib.cpp:1438]   --->   Operation 329 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.24>
ST_72 : Operation 330 [1/6] (6.60ns)   --->   "%mul5_i_i_i = dmul i64 %term3_1, i64 %term1" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 330 'dmul' 'mul5_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 331 [5/5] (7.24ns)   --->   "%add_i = dadd i64 %realSum, i64 %mul2_i" [posit_lib.cpp:1321->posit_lib.cpp:1438]   --->   Operation 331 'dadd' 'add_i' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.03>
ST_73 : Operation 332 [6/6] (7.03ns)   --->   "%mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 332 'dmul' 'mul6_i_i_i' <Predicate = true> <Delay = 7.03> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 333 [4/5] (6.91ns)   --->   "%add_i = dadd i64 %realSum, i64 %mul2_i" [posit_lib.cpp:1321->posit_lib.cpp:1438]   --->   Operation 333 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.91>
ST_74 : Operation 334 [5/6] (6.60ns)   --->   "%mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 334 'dmul' 'mul6_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 335 [3/5] (6.91ns)   --->   "%add_i = dadd i64 %realSum, i64 %mul2_i" [posit_lib.cpp:1321->posit_lib.cpp:1438]   --->   Operation 335 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.91>
ST_75 : Operation 336 [4/6] (6.60ns)   --->   "%mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 336 'dmul' 'mul6_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 337 [2/5] (6.91ns)   --->   "%add_i = dadd i64 %realSum, i64 %mul2_i" [posit_lib.cpp:1321->posit_lib.cpp:1438]   --->   Operation 337 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.91>
ST_76 : Operation 338 [3/6] (6.60ns)   --->   "%mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 338 'dmul' 'mul6_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 339 [1/5] (6.91ns)   --->   "%add_i = dadd i64 %realSum, i64 %mul2_i" [posit_lib.cpp:1321->posit_lib.cpp:1438]   --->   Operation 339 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.60>
ST_77 : Operation 340 [2/6] (6.60ns)   --->   "%mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 340 'dmul' 'mul6_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.60>
ST_78 : Operation 341 [1/6] (6.60ns)   --->   "%mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 341 'dmul' 'mul6_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.03>
ST_79 : Operation 342 [6/6] (7.03ns)   --->   "%term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 342 'dmul' 'term4_1' <Predicate = true> <Delay = 7.03> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.60>
ST_80 : Operation 343 [5/6] (6.60ns)   --->   "%term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 343 'dmul' 'term4_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.60>
ST_81 : Operation 344 [4/6] (6.60ns)   --->   "%term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 344 'dmul' 'term4_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.60>
ST_82 : Operation 345 [3/6] (6.60ns)   --->   "%term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 345 'dmul' 'term4_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.60>
ST_83 : Operation 346 [2/6] (6.60ns)   --->   "%term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 346 'dmul' 'term4_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.60>
ST_84 : Operation 347 [1/6] (6.60ns)   --->   "%term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125" [posit_lib.cpp:1135->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 347 'dmul' 'term4_1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.24>
ST_85 : Operation 348 [5/5] (7.24ns)   --->   "%imagPart = dsub i64 %add_i24_i_i, i64 %term4_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 348 'dsub' 'imagPart' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.91>
ST_86 : Operation 349 [4/5] (6.91ns)   --->   "%imagPart = dsub i64 %add_i24_i_i, i64 %term4_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 349 'dsub' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.91>
ST_87 : Operation 350 [3/5] (6.91ns)   --->   "%imagPart = dsub i64 %add_i24_i_i, i64 %term4_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 350 'dsub' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.91>
ST_88 : Operation 351 [2/5] (6.91ns)   --->   "%imagPart = dsub i64 %add_i24_i_i, i64 %term4_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 351 'dsub' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.91>
ST_89 : Operation 352 [1/5] (6.91ns)   --->   "%imagPart = dsub i64 %add_i24_i_i, i64 %term4_1" [posit_lib.cpp:1144->posit_lib.cpp:1287->posit_lib.cpp:1319->posit_lib.cpp:1438]   --->   Operation 352 'dsub' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.03>
ST_90 : Operation 353 [6/6] (7.03ns)   --->   "%mul5_i = dmul i64 %empty, i64 %imagPart" [posit_lib.cpp:1322->posit_lib.cpp:1438]   --->   Operation 353 'dmul' 'mul5_i' <Predicate = true> <Delay = 7.03> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.60>
ST_91 : Operation 354 [5/6] (6.60ns)   --->   "%mul5_i = dmul i64 %empty, i64 %imagPart" [posit_lib.cpp:1322->posit_lib.cpp:1438]   --->   Operation 354 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.60>
ST_92 : Operation 355 [4/6] (6.60ns)   --->   "%mul5_i = dmul i64 %empty, i64 %imagPart" [posit_lib.cpp:1322->posit_lib.cpp:1438]   --->   Operation 355 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.60>
ST_93 : Operation 356 [3/6] (6.60ns)   --->   "%mul5_i = dmul i64 %empty, i64 %imagPart" [posit_lib.cpp:1322->posit_lib.cpp:1438]   --->   Operation 356 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.60>
ST_94 : Operation 357 [2/6] (6.60ns)   --->   "%mul5_i = dmul i64 %empty, i64 %imagPart" [posit_lib.cpp:1322->posit_lib.cpp:1438]   --->   Operation 357 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.60>
ST_95 : Operation 358 [1/6] (6.60ns)   --->   "%mul5_i = dmul i64 %empty, i64 %imagPart" [posit_lib.cpp:1322->posit_lib.cpp:1438]   --->   Operation 358 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.24>
ST_96 : Operation 359 [5/5] (7.24ns)   --->   "%add6_i = dadd i64 %imagSum, i64 %mul5_i" [posit_lib.cpp:1322->posit_lib.cpp:1438]   --->   Operation 359 'dadd' 'add6_i' <Predicate = true> <Delay = 7.24> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.91>
ST_97 : Operation 360 [4/5] (6.91ns)   --->   "%add6_i = dadd i64 %imagSum, i64 %mul5_i" [posit_lib.cpp:1322->posit_lib.cpp:1438]   --->   Operation 360 'dadd' 'add6_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.91>
ST_98 : Operation 361 [3/5] (6.91ns)   --->   "%add6_i = dadd i64 %imagSum, i64 %mul5_i" [posit_lib.cpp:1322->posit_lib.cpp:1438]   --->   Operation 361 'dadd' 'add6_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.91>
ST_99 : Operation 362 [2/5] (6.91ns)   --->   "%add6_i = dadd i64 %imagSum, i64 %mul5_i" [posit_lib.cpp:1322->posit_lib.cpp:1438]   --->   Operation 362 'dadd' 'add6_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.91>
ST_100 : Operation 363 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1310 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [posit_lib.cpp:1310->posit_lib.cpp:1438]   --->   Operation 363 'speclooptripcount' 'speclooptripcount_ln1310' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 364 [1/1] (0.00ns)   --->   "%specloopname_ln1318 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [posit_lib.cpp:1318->posit_lib.cpp:1438]   --->   Operation 364 'specloopname' 'specloopname_ln1318' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 365 [1/5] (6.91ns)   --->   "%add6_i = dadd i64 %imagSum, i64 %mul5_i" [posit_lib.cpp:1322->posit_lib.cpp:1438]   --->   Operation 365 'dadd' 'add6_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln1318 = br void %for.inc.i" [posit_lib.cpp:1318->posit_lib.cpp:1438]   --->   Operation 366 'br' 'br_ln1318' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ signal_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                        (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln1424     (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
signal_r_read            (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                    (bitcast          ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln1431             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln1431                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_1                      (load             ) [ 00011111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1431              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln1431               (add              ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln1431                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1438             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1438              (zext             ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln1443               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i                   (sitodp           ) [ 00000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_i                    (dmul             ) [ 00000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1431              (zext             ) [ 00000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln1431 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln1431      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
deltaTheta               (dmul             ) [ 00000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln1318                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
n                        (phi              ) [ 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
imagSum                  (phi              ) [ 00000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111]
realSum                  (phi              ) [ 00000000000000000011111111111111111111111111111111111111111111111111111111111000000000000000000000000]
angle_1                  (phi              ) [ 00000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1318              (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln1318               (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln1318                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln1440           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_real_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln1440             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln1441           (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_imag_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln1441             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln1431             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln1431                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
angle_assign             (call             ) [ 00000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000]
angle                    (dadd             ) [ 00111111111111111110000111111111111111111111111111111111111111111111111111111111111111111111111111111]
angle_assign_1           (dadd             ) [ 00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
angle_assign_2           (dadd             ) [ 00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln871            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                      (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln871              (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln871               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln871_1             (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln871                 (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                    (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln871                (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                    (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln873                (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln873             (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
angle_assign_4           (select           ) [ 00000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln878            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                    (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln878              (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln878               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln878_1             (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln878                 (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                    (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln878                (and              ) [ 00000000000000000000000000000001111111111111111111111111111111111110000000000000000000000000000000000]
angle_assign_5           (dsub             ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                    (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln881                (and              ) [ 00000000000000000000000000000001111111111111111111111111111111111110000000000000000000000000000000000]
angle_assign_6           (dsub             ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln878                (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln881_1              (and              ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp4_i               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
angle_assign_s           (sparsemux        ) [ 00000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000]
select_ln1108            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
term1                    (select           ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111110000000000000000000000]
x2                       (dmul             ) [ 00000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000]
mul_i18_i_i              (dmul             ) [ 00000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000]
mul1_i_i_i               (dmul             ) [ 00000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000]
mul1_i19_i_i             (dmul             ) [ 00000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000]
term3                    (dmul             ) [ 00000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000]
term2_1                  (dmul             ) [ 00000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000]
term2                    (dmul             ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
mul3_i_i_i               (dmul             ) [ 00000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000]
mul2_i_i_i               (dmul             ) [ 00000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000]
sub_i_i_i                (dsub             ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
term4                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
add_i_i_i                (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
mul3_i21_i_i             (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000]
sub5_i_i_i               (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
negate                   (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln922            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bit_sel                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln922                (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln922              (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln922_1          (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
realPart                 (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000]
term3_1                  (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000]
sub_i23_i_i              (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000]
add_i24_i_i              (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000]
mul2_i                   (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000]
mul5_i_i_i               (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000]
add_i                    (dadd             ) [ 00111111111111111110000000000000000000000000000000000000000000000000000000000111111111111111111111111]
mul6_i_i_i               (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000]
term4_1                  (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000]
imagPart                 (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000]
mul5_i                   (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
speclooptripcount_ln1310 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln1318      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add6_i                   (dadd             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln1318                (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="signal_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_real">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_fmod<double>"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3double.double.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="k_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="signal_r_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="signal_r_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="result_real_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="1"/>
<pin id="120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_real_addr/18 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln1440_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1440/18 "/>
</bind>
</comp>

<comp id="129" class="1004" name="result_imag_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="1"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_imag_addr/18 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln1441_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1441/18 "/>
</bind>
</comp>

<comp id="142" class="1005" name="n_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="1"/>
<pin id="144" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="n_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/18 "/>
</bind>
</comp>

<comp id="153" class="1005" name="imagSum_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="imagSum (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="imagSum_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="64" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="imagSum/18 "/>
</bind>
</comp>

<comp id="165" class="1005" name="realSum_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="1"/>
<pin id="167" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="realSum (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="realSum_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="64" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="realSum/18 "/>
</bind>
</comp>

<comp id="177" class="1005" name="angle_1_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_1 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="angle_1_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="64" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="angle_1/18 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_generic_fmod_double_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="0"/>
<pin id="192" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="angle_assign/18 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="angle/18 angle_assign_1/20 angle_assign_5/26 sub_i_i_i/51 add_i_i_i/56 sub5_i_i_i/61 sub_i23_i_i/62 add_i24_i_i/67 add_i/72 imagPart/85 add6_i/96 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="angle_assign_2/20 angle_assign_6/26 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i/6 deltaTheta/12 x2/31 mul1_i_i_i/37 term3/43 term2/45 mul3_i_i_i/49 term4/55 term3_1/61 mul2_i/66 mul5_i_i_i/67 mul6_i_i_i/73 term4_1/79 mul5_i/90 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i18_i_i/31 mul1_i19_i_i/37 term2_1/43 mul2_i_i_i/49 mul3_i21_i_i/55 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="4"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/24 tmp_5/29 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="4"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/24 tmp_7/29 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv_i/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i deltaTheta "/>
</bind>
</comp>

<comp id="246" class="1005" name="reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="1"/>
<pin id="248" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_1 angle_assign_5 sub_i_i_i add_i_i_i sub5_i_i_i sub_i23_i_i add_i24_i_i imagPart "/>
</bind>
</comp>

<comp id="252" class="1005" name="reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_2 angle_assign_6 "/>
</bind>
</comp>

<comp id="256" class="1005" name="reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x2 mul3_i_i_i term4 term3_1 mul5_i_i_i mul6_i_i_i term4_1 mul5_i "/>
</bind>
</comp>

<comp id="263" class="1005" name="reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i18_i_i mul1_i19_i_i term2_1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1_i_i_i term3 mul2_i "/>
</bind>
</comp>

<comp id="276" class="1005" name="reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2_i_i_i mul3_i21_i_i "/>
</bind>
</comp>

<comp id="282" class="1004" name="empty_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="65"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln1431_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1431/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="k_1_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="1"/>
<pin id="293" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln1431_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1431/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln1431_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="7" slack="16"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1431/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln1438_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1438/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln1438_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1438/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln1431_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="317" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1431/17 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln1318_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="7" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1318/18 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln1318_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1318/18 "/>
</bind>
</comp>

<comp id="330" class="1004" name="bitcast_ln1440_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1440/18 "/>
</bind>
</comp>

<comp id="335" class="1004" name="bitcast_ln1441_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1441/18 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln1431_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="16"/>
<pin id="342" dir="0" index="1" bw="7" slack="17"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1431/18 "/>
</bind>
</comp>

<comp id="344" class="1004" name="bitcast_ln871_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="6"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln871/25 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="0" index="2" bw="7" slack="0"/>
<pin id="351" dir="0" index="3" bw="7" slack="0"/>
<pin id="352" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln871_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln871/25 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln871_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="0" index="1" bw="11" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln871/25 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln871_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="52" slack="0"/>
<pin id="369" dir="0" index="1" bw="52" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln871_1/25 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln871_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln871/25 "/>
</bind>
</comp>

<comp id="379" class="1004" name="and_ln871_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln871/25 "/>
</bind>
</comp>

<comp id="385" class="1004" name="and_ln873_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln873/25 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln873_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="64" slack="1"/>
<pin id="394" dir="0" index="2" bw="64" slack="6"/>
<pin id="395" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln873/25 "/>
</bind>
</comp>

<comp id="398" class="1004" name="angle_assign_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="1"/>
<pin id="401" dir="0" index="2" bw="64" slack="0"/>
<pin id="402" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="angle_assign_4/25 "/>
</bind>
</comp>

<comp id="406" class="1004" name="bitcast_ln878_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="5"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln878/30 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="0"/>
<pin id="412" dir="0" index="2" bw="7" slack="0"/>
<pin id="413" dir="0" index="3" bw="7" slack="0"/>
<pin id="414" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/30 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln878_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln878/30 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln878_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="0" index="1" bw="11" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/30 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln878_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="52" slack="0"/>
<pin id="431" dir="0" index="1" bw="52" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_1/30 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_ln878_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln878/30 "/>
</bind>
</comp>

<comp id="441" class="1004" name="and_ln878_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln878/30 "/>
</bind>
</comp>

<comp id="447" class="1004" name="and_ln881_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln881/30 "/>
</bind>
</comp>

<comp id="453" class="1004" name="xor_ln878_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln878/30 "/>
</bind>
</comp>

<comp id="459" class="1004" name="and_ln881_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln881_1/30 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sel_tmp4_i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="2" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="1"/>
<pin id="468" dir="0" index="2" bw="1" slack="1"/>
<pin id="469" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp4_i/31 "/>
</bind>
</comp>

<comp id="471" class="1004" name="angle_assign_s_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="0"/>
<pin id="474" dir="0" index="2" bw="64" slack="1"/>
<pin id="475" dir="0" index="3" bw="2" slack="0"/>
<pin id="476" dir="0" index="4" bw="64" slack="1"/>
<pin id="477" dir="0" index="5" bw="2" slack="0"/>
<pin id="478" dir="0" index="6" bw="64" slack="6"/>
<pin id="479" dir="0" index="7" bw="64" slack="0"/>
<pin id="480" dir="0" index="8" bw="2" slack="0"/>
<pin id="481" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="angle_assign_s/31 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln1108_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="0" index="1" bw="64" slack="1"/>
<pin id="495" dir="0" index="2" bw="64" slack="6"/>
<pin id="496" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1108/31 "/>
</bind>
</comp>

<comp id="498" class="1004" name="term1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="0" index="1" bw="64" slack="1"/>
<pin id="501" dir="0" index="2" bw="64" slack="0"/>
<pin id="502" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="term1/31 "/>
</bind>
</comp>

<comp id="507" class="1004" name="negate_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="36"/>
<pin id="509" dir="0" index="1" bw="1" slack="36"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="negate/66 "/>
</bind>
</comp>

<comp id="511" class="1004" name="bitcast_ln922_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="1"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln922/66 "/>
</bind>
</comp>

<comp id="515" class="1004" name="bit_sel_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="64" slack="0"/>
<pin id="518" dir="0" index="2" bw="7" slack="0"/>
<pin id="519" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/66 "/>
</bind>
</comp>

<comp id="523" class="1004" name="xor_ln922_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln922/66 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln922_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln922/66 "/>
</bind>
</comp>

<comp id="533" class="1004" name="xor_ln_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="63" slack="0"/>
<pin id="537" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/66 "/>
</bind>
</comp>

<comp id="541" class="1004" name="bitcast_ln922_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln922_1/66 "/>
</bind>
</comp>

<comp id="545" class="1004" name="realPart_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="64" slack="0"/>
<pin id="548" dir="0" index="2" bw="64" slack="1"/>
<pin id="549" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="realPart/66 "/>
</bind>
</comp>

<comp id="554" class="1005" name="k_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="561" class="1005" name="empty_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="65"/>
<pin id="563" dir="1" index="1" bw="64" slack="65"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="572" class="1005" name="add_ln1431_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="7" slack="16"/>
<pin id="574" dir="1" index="1" bw="7" slack="16"/>
</pin_list>
<bind>
<opset="add_ln1431 "/>
</bind>
</comp>

<comp id="577" class="1005" name="zext_ln1438_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1438 "/>
</bind>
</comp>

<comp id="582" class="1005" name="conv_i_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="1"/>
<pin id="584" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="587" class="1005" name="zext_ln1431_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="1"/>
<pin id="589" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1431 "/>
</bind>
</comp>

<comp id="596" class="1005" name="add_ln1318_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="0"/>
<pin id="598" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1318 "/>
</bind>
</comp>

<comp id="601" class="1005" name="angle_assign_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="1"/>
<pin id="603" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign "/>
</bind>
</comp>

<comp id="611" class="1005" name="angle_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle "/>
</bind>
</comp>

<comp id="616" class="1005" name="angle_assign_4_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="1"/>
<pin id="618" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_4 "/>
</bind>
</comp>

<comp id="627" class="1005" name="and_ln878_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln878 "/>
</bind>
</comp>

<comp id="634" class="1005" name="and_ln881_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln881 "/>
</bind>
</comp>

<comp id="640" class="1005" name="and_ln881_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln881_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="angle_assign_s_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="1"/>
<pin id="647" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_s "/>
</bind>
</comp>

<comp id="651" class="1005" name="term1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="1"/>
<pin id="653" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="term1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="term2_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="1"/>
<pin id="661" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="term2 "/>
</bind>
</comp>

<comp id="664" class="1005" name="realPart_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="1"/>
<pin id="666" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="realPart "/>
</bind>
</comp>

<comp id="669" class="1005" name="add_i_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="1"/>
<pin id="671" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="674" class="1005" name="add6_i_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="1"/>
<pin id="676" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add6_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="181" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="181" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="94" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="209"><net_src comp="165" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="153" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="88" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="90" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="92" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="224"><net_src comp="96" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="235"><net_src comp="70" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="72" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="243"><net_src comp="211" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="249"><net_src comp="195" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="255"><net_src comp="201" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="211" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="266"><net_src comp="217" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="272"><net_src comp="211" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="279"><net_src comp="217" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="285"><net_src comp="110" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="28" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="30" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="291" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="32" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="291" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="322"><net_src comp="146" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="30" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="146" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="32" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="169" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="338"><net_src comp="157" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="353"><net_src comp="60" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="62" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="64" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="360"><net_src comp="344" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="347" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="66" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="357" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="68" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="361" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="225" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="373" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="230" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="252" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="379" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="246" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="391" pin="3"/><net_sink comp="398" pin=2"/></net>

<net id="415"><net_src comp="60" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="62" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="64" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="422"><net_src comp="406" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="409" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="419" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="68" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="423" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="225" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="435" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="230" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="441" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="74" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="447" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="76" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="482"><net_src comp="78" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="483"><net_src comp="80" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="484"><net_src comp="246" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="485"><net_src comp="82" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="486"><net_src comp="252" pin="1"/><net_sink comp="471" pin=4"/></net>

<net id="487"><net_src comp="84" pin="0"/><net_sink comp="471" pin=5"/></net>

<net id="488"><net_src comp="86" pin="0"/><net_sink comp="471" pin=7"/></net>

<net id="489"><net_src comp="465" pin="3"/><net_sink comp="471" pin=8"/></net>

<net id="490"><net_src comp="471" pin="9"/><net_sink comp="211" pin=0"/></net>

<net id="491"><net_src comp="471" pin="9"/><net_sink comp="211" pin=1"/></net>

<net id="497"><net_src comp="252" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="246" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="492" pin="3"/><net_sink comp="498" pin=2"/></net>

<net id="505"><net_src comp="498" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="506"><net_src comp="498" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="514"><net_src comp="246" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="98" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="100" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="527"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="74" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="511" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="102" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="523" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="529" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="533" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="507" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="541" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="246" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="553"><net_src comp="545" pin="3"/><net_sink comp="211" pin=1"/></net>

<net id="557"><net_src comp="106" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="564"><net_src comp="282" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="575"><net_src comp="300" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="580"><net_src comp="310" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="585"><net_src comp="237" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="590"><net_src comp="315" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="599"><net_src comp="324" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="604"><net_src comp="189" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="608"><net_src comp="601" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="614"><net_src comp="195" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="619"><net_src comp="398" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="625"><net_src comp="616" pin="1"/><net_sink comp="471" pin=6"/></net>

<net id="626"><net_src comp="616" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="630"><net_src comp="441" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="637"><net_src comp="447" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="643"><net_src comp="459" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="648"><net_src comp="471" pin="9"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="654"><net_src comp="498" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="658"><net_src comp="651" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="662"><net_src comp="211" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="667"><net_src comp="545" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="672"><net_src comp="195" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="677"><net_src comp="195" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="157" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_real | {18 }
	Port: result_imag | {18 }
 - Input state : 
	Port: dFFT : signal_r | {1 }
  - Chain level:
	State 1
		store_ln1431 : 1
	State 2
		icmp_ln1431 : 1
		add_ln1431 : 1
		br_ln1431 : 2
		trunc_ln1438 : 1
		zext_ln1438 : 2
		conv_i : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		icmp_ln1318 : 1
		add_ln1318 : 1
		br_ln1318 : 2
		angle_assign : 1
		angle : 1
		bitcast_ln1440 : 1
		store_ln1440 : 2
		bitcast_ln1441 : 1
		store_ln1441 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		tmp : 1
		trunc_ln871 : 1
		icmp_ln871 : 2
		icmp_ln871_1 : 2
		or_ln871 : 3
		and_ln871 : 3
		and_ln873 : 3
		select_ln873 : 3
		angle_assign_4 : 4
	State 26
	State 27
	State 28
	State 29
	State 30
		tmp_4 : 1
		trunc_ln878 : 1
		icmp_ln878 : 2
		icmp_ln878_1 : 2
		or_ln878 : 3
		and_ln878 : 3
		and_ln881 : 3
		xor_ln878 : 3
		and_ln881_1 : 3
	State 31
		angle_assign_s : 1
		x2 : 2
		term1 : 1
		mul_i18_i_i : 2
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
		bit_sel : 1
		xor_ln922 : 2
		trunc_ln922 : 1
		xor_ln : 2
		bitcast_ln922_1 : 3
		realPart : 4
		mul2_i : 5
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   dadd   |            grp_fu_195            |    3    |    0    |   445   |   781   |
|          |            grp_fu_201            |    3    |    0    |   445   |   781   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_generic_fmod_double_s_fu_189 |    0    |  0.978  |   572   |   938   |
|----------|----------------------------------|---------|---------|---------|---------|
|   dmul   |            grp_fu_211            |    11   |    0    |   317   |   208   |
|          |            grp_fu_217            |    11   |    0    |   317   |   208   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        select_ln873_fu_391       |    0    |    0    |    0    |    56   |
|          |       angle_assign_4_fu_398      |    0    |    0    |    0    |    56   |
|  select  |       select_ln1108_fu_492       |    0    |    0    |    0    |    56   |
|          |           term1_fu_498           |    0    |    0    |    0    |    56   |
|          |          realPart_fu_545         |    0    |    0    |    0    |    56   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        icmp_ln1431_fu_294        |    0    |    0    |    0    |    14   |
|          |        icmp_ln1318_fu_318        |    0    |    0    |    0    |    14   |
|   icmp   |         icmp_ln871_fu_361        |    0    |    0    |    0    |    18   |
|          |        icmp_ln871_1_fu_367       |    0    |    0    |    0    |    59   |
|          |         icmp_ln878_fu_423        |    0    |    0    |    0    |    18   |
|          |        icmp_ln878_1_fu_429       |    0    |    0    |    0    |    59   |
|----------|----------------------------------|---------|---------|---------|---------|
|    add   |         add_ln1431_fu_300        |    0    |    0    |    0    |    14   |
|          |         add_ln1318_fu_324        |    0    |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         and_ln871_fu_379         |    0    |    0    |    0    |    2    |
|          |         and_ln873_fu_385         |    0    |    0    |    0    |    2    |
|    and   |         and_ln878_fu_441         |    0    |    0    |    0    |    2    |
|          |         and_ln881_fu_447         |    0    |    0    |    0    |    2    |
|          |        and_ln881_1_fu_459        |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
| sparsemux|       angle_assign_s_fu_471      |    0    |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          or_ln871_fu_373         |    0    |    0    |    0    |    2    |
|    or    |          or_ln878_fu_435         |    0    |    0    |    0    |    2    |
|          |           negate_fu_507          |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|    xor   |         xor_ln878_fu_453         |    0    |    0    |    0    |    2    |
|          |         xor_ln922_fu_523         |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|   read   |     signal_r_read_read_fu_110    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   dcmp   |            grp_fu_225            |    0    |    0    |    0    |    0    |
|          |            grp_fu_230            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|  sitodp  |            grp_fu_237            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        trunc_ln1438_fu_306       |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln871_fu_357        |    0    |    0    |    0    |    0    |
|          |        trunc_ln878_fu_419        |    0    |    0    |    0    |    0    |
|          |        trunc_ln922_fu_529        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   zext   |        zext_ln1438_fu_310        |    0    |    0    |    0    |    0    |
|          |        zext_ln1431_fu_315        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|partselect|            tmp_fu_347            |    0    |    0    |    0    |    0    |
|          |           tmp_4_fu_409           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|bitconcatenate|         sel_tmp4_i_fu_465        |    0    |    0    |    0    |    0    |
|          |           xor_ln_fu_533          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
| bitselect|          bit_sel_fu_515          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    28   |  0.978  |   2096  |   3435  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    add6_i_reg_674    |   64   |
|     add_i_reg_669    |   64   |
|  add_ln1318_reg_596  |    7   |
|  add_ln1431_reg_572  |    7   |
|   and_ln878_reg_627  |    1   |
|  and_ln881_1_reg_640 |    1   |
|   and_ln881_reg_634  |    1   |
|    angle_1_reg_177   |   64   |
|angle_assign_4_reg_616|   64   |
| angle_assign_reg_601 |   64   |
|angle_assign_s_reg_645|   64   |
|     angle_reg_611    |   64   |
|    conv_i_reg_582    |   64   |
|     empty_reg_561    |   64   |
|    imagSum_reg_153   |   64   |
|       k_reg_554      |    7   |
|       n_reg_142      |    7   |
|   realPart_reg_664   |   64   |
|    realSum_reg_165   |   64   |
|        reg_240       |   64   |
|        reg_246       |   64   |
|        reg_252       |   64   |
|        reg_256       |   64   |
|        reg_263       |   64   |
|        reg_269       |   64   |
|        reg_276       |   64   |
|     term1_reg_651    |   64   |
|     term2_reg_659    |   64   |
|  zext_ln1431_reg_587 |   64   |
|  zext_ln1438_reg_577 |   32   |
+----------------------+--------+
|         Total        |  1471  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------|------|------|------|--------||---------||---------||---------|
| imagSum_reg_153 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
| realSum_reg_165 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
| angle_1_reg_177 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_195   |  p0  |   8  |  64  |   512  ||    0    ||    37   |
|    grp_fu_195   |  p1  |   7  |  64  |   448  ||    0    ||    37   |
|    grp_fu_201   |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_201   |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_211   |  p0  |   8  |  64  |   512  ||    0    ||    43   |
|    grp_fu_211   |  p1  |  13  |  64  |   832  ||    0    ||    54   |
|    grp_fu_217   |  p0  |   4  |  64  |   256  ||    0    ||    20   |
|    grp_fu_217   |  p1  |   3  |  64  |   192  ||    0    ||    14   |
|    grp_fu_225   |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_225   |  p1  |   2  |  64  |   128  |
|    grp_fu_230   |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|    grp_fu_230   |  p1  |   2  |  64  |   128  |
|    grp_fu_237   |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|-----------------|------|------|------|--------||---------||---------||---------|
|      Total      |      |      |      |  3916  || 9.30875 ||    0    ||   277   |
|-----------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    0   |  2096  |  3435  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    0   |   277  |
|  Register |    -   |    -   |  1471  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   10   |  3567  |  3712  |
+-----------+--------+--------+--------+--------+
