<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>Tirumala Reddy B H - Profile</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            max-width: 800px;
            margin: 2em auto;
            padding: 0 1em;
            color: #333;
            line-height: 1.5;
        }
        header {
            text-align: center;
            margin-bottom: 2em;
        }
        h1 {
            margin-bottom: 0.1em;
        }
        h2 {
            border-bottom: 2px solid #1a73e8;
            padding-bottom: 4px;
            color: #1a73e8;
            margin-top: 2em;
        }
        a {
            color: #1a73e8;
            text-decoration: none;
        }
        a:hover {
            text-decoration: underline;
        }
        ul {
            padding-left: 1.2em;
        }
        .contact-links a {
            margin: 0 0.5em;
        }
        .small-text {
            font-size: 0.9em;
            color: #555;
        }
    </style>
</head>
<body>
    <header>
        <h1>Tirumala Reddy B H</h1>
        <p class="small-text">M.Tech ’25, Electrical Engineering, Microelectronics and VLSI, IIT Dharwad</p>
        <p class="contact-links">
            <a href="mailto:thirumala676@gmail.com">Email</a> | 
            <a href="tel:+919448728290">Phone</a> | 
            <a href="https://linkedin.com/in/tirumala-reddy-b-h" target="_blank">LinkedIn</a> | 
            <a href="https://github.com/Tirumala1436" target="_blank">GitHub</a> | 
            <a href="https://credly.com/users/tirumala-reddy-b-h" target="_blank">Certifications</a>
        </p>
    </header>

    <section>
        <h2>Profile Summary</h2>
        <p>
            Graduate student specializing in Microelectronics and VLSI with experience in digital, analog, mixed-signal, and RF integrated circuit design. Skilled in advanced CMOS and SiGe technologies including TSMC 65nm, GF 130nm, GF 90nm BCD & SiGe, and SKY130nm. Proficient in circuit simulation, layout, and verification with focus on power, performance, and area optimization.
        </p>
    </section>

    <section>
        <h2>Experience</h2>
        <h3>Analog Design Engineer Intern, Entra Innovations (Sep 2025 – Present)</h3>
        <ul>
            <li>Designed and developed analog and mixed-signal IC circuits.</li>
            <li>Performed circuit simulation and analysis using Cadence Virtuoso and Spectre.</li>
            <li>Conducted testing, validation, and documentation to ensure performance compliance.</li>
        </ul>
    </section>

    <section>
        <h2>Projects</h2>
        <h3>Master's Project: TRNG Post-Processing (2023 – 2025)</h3>
        <ul>
            <li>Developed a TRNG based on 1st-order 4-bit Continuous-Time ΔΣ ADC leveraging thermal noise, jitter, and metastability, achieving 100 Mbps throughput and 183 pJ/bit energy efficiency.</li>
            <li>Proposed Barrel Shifter & XOR-based post-processing method benchmarked against cryptographic modules.</li>
            <li>Implemented all 15 NIST SP 800-22 tests in Python for randomness validation.</li>
        </ul>

        <h3>Bachelor's Projects</h3>
        <ul>
            <li>8-bit 2-Step Flash ADC: 200 MS/s, INL/DNL < 0.5 LSB, power 90 mW @ 1.2 V, area 0.30 mm².</li>
            <li>140 GHz CMOS LNA: 6-stage AC-coupled cascode design, power 63 mW @ 1.2 V, layout validated.</li>
        </ul>
    </section>

    <section>
        <h2>Education</h2>
        <p><strong>IIT Dharwad</strong>, M.Tech in Microelectronics and VLSI (Aug 2023 – July 2025)</p>
        <p><strong>Ballari Institute of Technology & Management, VTU</strong>, B.E. in Electronics and Communication Engineering (Aug 2017 – Aug 2021)</p>
    </section>

    <section>
        <h2>Skills & Tools</h2>
        <ul>
            <li>Programming: C/C++, Python, Verilog HDL</li>
            <li>EDA: Cadence Virtuoso, Spectre, Quartus Prime, NGspice, LTspice, Magic, TCAD, Vivado</li>
            <li>Platforms: Linux, Windows</li>
            <li>Software: MATLAB, Git, Tiva C, Arduino IDE</li>
            <li>Technology Nodes: TSMC 65nm, GF 130nm, GF 90nm BCD & SiGe, SKY130</li>
        </ul>
    </section>

    <section>
        <h2>Certifications</h2>
        <ul>
            <li><a href="https://drive.google.com/file/d/1clmtIP91_VvvVZUFdDEp7MrQA4ZH7I-k/view?usp=drive_link" target="_blank">VLSI Circuits and Systems – Learn by Doing</a> - IIT Kharagpur (May–July 2025)</li>
            <li><a href="https://drive.google.com/file/d/1pC8eZNN07feDEBDsUVquzCIl5Krmdehk/view?usp=drive_link" target="_blank">FPGA Architecture and Verilog Programming</a> - Arm Education & NIELIT Calicut (Dec 2022–Jan 2023)</li>
        </ul>
    </section>

</body>
</html>
