Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date              : Thu Feb 25 21:11:38 2021
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.26 06-20-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.013        0.000                      0                18392        0.004        0.000                      0                18392        0.515        0.000                       0                  7590  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
RFADC0_CLK        {0.000 31.250}       62.500          16.000          
RFADC0_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC1_CLK        {0.000 5.000}        10.000          100.000         
RFADC1_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK3    {0.000 5.000}        10.000          100.000         
RFADC2_CLK        {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3    {0.000 5.000}        10.000          100.000         
RFADC3_CLK        {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC0_CLK        {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC1_CLK        {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK3    {0.000 5.000}        10.000          100.000         
clk_128_p         {0.000 3.906}        7.812           128.008         
  user_clk_mmcm   {0.000 1.953}        3.906           256.016         
clk_pl_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_128_p                                                                                                                                                          1.562        0.000                       0                     1  
  user_clk_mmcm        2.013        0.000                      0                  944        0.017        0.000                      0                  944        0.515        0.000                       0                   562  
clk_pl_0               2.840        0.000                      0                16626        0.004        0.000                      0                16626        3.400        0.000                       0                  7027  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 7.522        0.000                      0                  822        0.170        0.000                      0                  822  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_128_p
  To Clock:  clk_128_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_128_p
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.812
Sources:            { clk_128_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         7.812       6.741      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_one_adc_4096gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.076ns (4.637%)  route 1.563ns (95.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 6.327 - 3.906 ) 
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.764ns (routing 0.001ns, distribution 0.763ns)
  Clock Net Delay (Destination): 0.634ns (routing 0.001ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.764     1.999    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/O[0]
    SLICE_X90Y16         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.075 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           1.563     3.638    rfdc_one_adc_4096gsps_gpio_led1/rfdc_one_adc_4096gsps_gpio_led1_gateway
    BITSLICE_RX_TX_X0Y2  FDRE                                         r  rfdc_one_adc_4096gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.634     6.327    rfdc_one_adc_4096gsps_gpio_led1/O[0]
    BITSLICE_RX_TX_X0Y2  FDRE                                         r  rfdc_one_adc_4096gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
                         clock pessimism             -0.540     5.787    
                         clock uncertainty           -0.062     5.725    
    BITSLICE_RX_TX_X0Y2  FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.074     5.651    rfdc_one_adc_4096gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR
  -------------------------------------------------------------------
                         required time                          5.651    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.391ns (26.295%)  route 1.096ns (73.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 6.468 - 3.906 ) 
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.001ns, distribution 0.936ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.001ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.937     2.172    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     2.248 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[66])
                                                      0.391     2.639 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/DATA_ADC0[66]
                         net (fo=1, routed)           1.096     3.735    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/m00_axis_tdata[2]
    SLICE_X108Y11        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.775     6.468    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/O[0]
    SLICE_X108Y11        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/C
                         clock pessimism             -0.527     5.941    
                         clock uncertainty           -0.062     5.879    
    SLICE_X108Y11        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.904    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][18]
  -------------------------------------------------------------------
                         required time                          5.904    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.381ns (26.774%)  route 1.042ns (73.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 6.471 - 3.906 ) 
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.001ns, distribution 0.936ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.001ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.937     2.172    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     2.248 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[69])
                                                      0.381     2.629 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/DATA_ADC0[69]
                         net (fo=1, routed)           1.042     3.671    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/m00_axis_tdata[5]
    SLICE_X108Y9         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.778     6.471    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/O[0]
    SLICE_X108Y9         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/C
                         clock pessimism             -0.527     5.944    
                         clock uncertainty           -0.062     5.882    
    SLICE_X108Y9         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.907    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][21]
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.382ns (27.169%)  route 1.024ns (72.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 6.468 - 3.906 ) 
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.001ns, distribution 0.936ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.001ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.937     2.172    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     2.248 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[65])
                                                      0.382     2.630 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/DATA_ADC0[65]
                         net (fo=1, routed)           1.024     3.654    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/m00_axis_tdata[1]
    SLICE_X108Y11        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.775     6.468    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/O[0]
    SLICE_X108Y11        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][17]/C
                         clock pessimism             -0.527     5.941    
                         clock uncertainty           -0.062     5.879    
    SLICE_X108Y11        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.904    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][17]
  -------------------------------------------------------------------
                         required time                          5.904    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.380ns (27.477%)  route 1.003ns (72.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 6.468 - 3.906 ) 
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.001ns, distribution 0.936ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.001ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.937     2.172    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     2.248 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[84])
                                                      0.380     2.628 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/DATA_ADC0[84]
                         net (fo=1, routed)           1.003     3.631    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/m00_axis_tdata[20]
    SLICE_X108Y11        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.775     6.468    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/O[0]
    SLICE_X108Y11        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][4]/C
                         clock pessimism             -0.527     5.941    
                         clock uncertainty           -0.062     5.879    
    SLICE_X108Y11        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.904    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][4]
  -------------------------------------------------------------------
                         required time                          5.904    
                         arrival time                          -3.631    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.358ns (26.938%)  route 0.971ns (73.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 6.469 - 3.906 ) 
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.001ns, distribution 0.936ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.001ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.937     2.172    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     2.248 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[91])
                                                      0.358     2.606 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/DATA_ADC0[91]
                         net (fo=1, routed)           0.971     3.577    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/m00_axis_tdata[27]
    SLICE_X108Y13        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.776     6.469    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/O[0]
    SLICE_X108Y13        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][11]/C
                         clock pessimism             -0.527     5.942    
                         clock uncertainty           -0.062     5.880    
    SLICE_X108Y13        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.905    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][11]
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.081ns (7.087%)  route 1.062ns (92.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 6.460 - 3.906 ) 
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.891ns (routing 0.001ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.001ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.891     2.126    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/dat_del/O[0]
    SLICE_X108Y10        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y10        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.207 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][23]/Q
                         net (fo=1, routed)           1.062     3.269    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0_2[23]
    RAMB36_X10Y4         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.767     6.460    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X10Y4         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.525     5.936    
                         clock uncertainty           -0.062     5.874    
    RAMB36_X10Y4         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[23])
                                                     -0.246     5.628    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.628    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.384ns (30.598%)  route 0.871ns (69.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 6.469 - 3.906 ) 
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.937ns (routing 0.001ns, distribution 0.936ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.001ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.937     2.172    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     2.248 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[88])
                                                      0.384     2.632 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/DATA_ADC0[88]
                         net (fo=1, routed)           0.871     3.503    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/m00_axis_tdata[24]
    SLICE_X108Y10        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.776     6.469    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/O[0]
    SLICE_X108Y10        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/C
                         clock pessimism             -0.527     5.942    
                         clock uncertainty           -0.062     5.880    
    SLICE_X108Y10        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.905    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][8]
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.081ns (7.613%)  route 0.983ns (92.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 6.460 - 3.906 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.887ns (routing 0.001ns, distribution 0.886ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.001ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.887     2.122    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/dat_del/O[0]
    SLICE_X108Y8         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y8         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.203 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][16]/Q
                         net (fo=1, routed)           0.983     3.186    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0_2[16]
    RAMB36_X10Y4         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.767     6.460    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X10Y4         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.525     5.936    
                         clock uncertainty           -0.062     5.874    
    RAMB36_X10Y4         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[16])
                                                     -0.261     5.613    axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.613    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.080ns (7.812%)  route 0.944ns (92.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 6.465 - 3.906 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.001ns, distribution 0.897ns)
  Clock Net Delay (Destination): 0.772ns (routing 0.001ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.898     2.133    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/O[0]
    SLICE_X110Y15        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y15        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.213 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][8]/Q
                         net (fo=1, routed)           0.944     3.157    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0_2[8]
    RAMB36_X10Y3         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.772     6.465    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X10Y3         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.525     5.941    
                         clock uncertainty           -0.062     5.879    
    RAMB36_X10Y3         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.261     5.618    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.618    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                  2.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/basic_ctrl/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.059ns (33.333%)  route 0.118ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Net Delay (Source):      0.715ns (routing 0.001ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.001ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.715     2.502    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/O[0]
    SLICE_X101Y26        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y26        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.561 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=3, routed)           0.118     2.679    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/basic_ctrl/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay1_q_net
    SLICE_X100Y25        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/basic_ctrl/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.841     2.076    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/basic_ctrl/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/O[0]
    SLICE_X100Y25        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/basic_ctrl/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.526     2.603    
    SLICE_X100Y25        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.663    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/basic_ctrl/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/we_del/op_mem_20_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.851%)  route 0.094ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      0.479ns (routing 0.000ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.001ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.479     1.429    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/we_del/O[0]
    SLICE_X105Y17        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/we_del/op_mem_20_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y17        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.469 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/we_del/op_mem_20_24_reg[0]/Q
                         net (fo=4, routed)           0.094     1.563    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0_3[0]
    RAMB36_X10Y3         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.617     1.205    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X10Y3         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.343     1.549    
    RAMB36_X10Y3         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.003     1.546    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.475ns (routing 0.000ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.541ns (routing 0.001ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.475     1.425    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/O[0]
    SLICE_X101Y15        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y15        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.464 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].fde_used.u2/Q
                         net (fo=1, routed)           0.033     1.497    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[8]
    SLICE_X101Y15        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.541     1.129    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/O[0]
    SLICE_X101Y15        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C
                         clock pessimism              0.302     1.431    
    SLICE_X101Y15        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.478    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_snapshot0_45_ss_ctrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Net Delay (Source):      0.467ns (routing 0.000ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.532ns (routing 0.001ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.467     1.417    rfdc_one_adc_4096gsps_snapshot0_45_ss_ctrl/O[0]
    SLICE_X101Y28        FDRE                                         r  rfdc_one_adc_4096gsps_snapshot0_45_ss_ctrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y28        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.456 r  rfdc_one_adc_4096gsps_snapshot0_45_ss_ctrl/sBus_reg[0]/Q
                         net (fo=1, routed)           0.033     1.489    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/rfdc_one_adc_4096gsps_snapshot0_45_ss_ctrl_user_data_out[0]
    SLICE_X101Y28        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.532     1.120    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/O[0]
    SLICE_X101Y28        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.303     1.423    
    SLICE_X101Y28        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.470    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay6/op_mem_20_24_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.498ns (routing 0.000ns, distribution 0.498ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.001ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.498     1.448    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay6/O[0]
    SLICE_X108Y5         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay6/op_mem_20_24_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y5         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.487 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay6/op_mem_20_24_reg[0][11]/Q
                         net (fo=1, routed)           0.034     1.521    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/dat_del/D[11]
    SLICE_X108Y5         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.564     1.152    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/dat_del/O[0]
    SLICE_X108Y5         FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][11]/C
                         clock pessimism              0.302     1.454    
    SLICE_X108Y5         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.501    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[6].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.129ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Net Delay (Source):      0.475ns (routing 0.000ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.541ns (routing 0.001ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.475     1.425    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/O[0]
    SLICE_X101Y15        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y15        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.464 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].fde_used.u2/Q
                         net (fo=1, routed)           0.034     1.498    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[6]
    SLICE_X101Y15        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[6].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.541     1.129    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/O[0]
    SLICE_X101Y15        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[6].fde_used.u2/C
                         clock pessimism              0.302     1.431    
    SLICE_X101Y15        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.478    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[6].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/we_del/op_mem_20_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.197%)  route 0.097ns (70.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      0.479ns (routing 0.000ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.001ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.479     1.429    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/we_del/O[0]
    SLICE_X105Y17        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/we_del/op_mem_20_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y17        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.469 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/we_del/op_mem_20_24_reg[0]/Q
                         net (fo=4, routed)           0.097     1.566    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0_3[0]
    RAMB36_X10Y3         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.617     1.205    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X10Y3         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.343     1.549    
    RAMB36_X10Y3         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.003     1.546    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/we_del/op_mem_20_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.197%)  route 0.097ns (70.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      0.479ns (routing 0.000ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.001ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.479     1.429    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/we_del/O[0]
    SLICE_X105Y17        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/we_del/op_mem_20_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y17        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.469 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/we_del/op_mem_20_24_reg[0]/Q
                         net (fo=4, routed)           0.097     1.566    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0_3[0]
    RAMB36_X10Y3         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.617     1.205    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X10Y3         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.343     1.549    
    RAMB36_X10Y3         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.003     1.546    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      0.473ns (routing 0.000ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.540ns (routing 0.001ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.473     1.423    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/O[0]
    SLICE_X103Y15        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y15        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.461 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.039     1.500    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[0]
    SLICE_X103Y15        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.540     1.128    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/O[0]
    SLICE_X103Y15        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.301     1.429    
    SLICE_X103Y15        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.476    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      0.504ns (routing 0.000ns, distribution 0.504ns)
  Clock Net Delay (Destination): 0.572ns (routing 0.001ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.504     1.454    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay6/O[0]
    SLICE_X110Y14        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y14        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.492 r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/Q
                         net (fo=1, routed)           0.039     1.531    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/D[0]
    SLICE_X110Y14        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=580, routed)         0.572     1.160    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/O[0]
    SLICE_X110Y14        FDRE                                         r  rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][0]/C
                         clock pessimism              0.300     1.460    
    SLICE_X110Y14        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.507    rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 1.953 }
Period(ns):         3.906
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y14  rfdc_one_adc_4096gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y2   rfdc_one_adc_4096gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         3.906       1.983      HSADC_X0Y0            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X10Y1          axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X10Y2          axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X10Y4          axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X10Y3          axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.906       2.616      BUFGCE_X0Y2           zcu111_infr_inst/bufg_sysclk[3]/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         3.906       2.835      MMCM_X0Y0             zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.650         3.906       3.256      DSP48E2_X20Y7         rfdc_one_adc_4096gsps_inst/rfdc_one_adc_4096gsps_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  rfdc_one_adc_4096gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  rfdc_one_adc_4096gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y2   rfdc_one_adc_4096gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y2   rfdc_one_adc_4096gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y0            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y0            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X10Y4          axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X10Y4          axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X10Y1          axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X10Y2          axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  rfdc_one_adc_4096gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  rfdc_one_adc_4096gsps_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y2   rfdc_one_adc_4096gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y2   rfdc_one_adc_4096gsps_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y0            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         1.953       1.153      HSADC_X0Y0            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X10Y1          axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X10Y1          axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X10Y2          axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X10Y2          axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx1_u_dac/DWE
                            (rising edge-triggered cell HSDAC clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 0.375ns (5.725%)  route 6.175ns (94.275%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns = ( 12.221 - 10.000 ) 
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.747ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.676ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.224     2.450    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.529 f  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=72, routed)          3.564     6.093    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg[14]
    SLICE_X115Y81        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     6.216 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_dreq_mon_INST_0_i_1/O
                         net (fo=8, routed)           0.342     6.558    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_drp_control_top/i_dac1_drp_control/bank4_write
    SLICE_X117Y84        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     6.696 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_drp_control_top/i_dac1_drp_control/dac1_dwe_mon_INST_0_i_1/O
                         net (fo=1, routed)           0.113     6.809    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/dac1_drp_we
    SLICE_X117Y85        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     6.844 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/dac1_dwe_mon_INST_0/O
                         net (fo=3, routed)           2.156     9.000    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/dac1_dwe_mon
    HSDAC_X0Y1           HSDAC                                        r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx1_u_dac/DWE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.039    12.221    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/s_axi_aclk
    HSDAC_X0Y1           HSDAC                                        r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx1_u_dac/DCLK
                         clock pessimism              0.115    12.336    
                         clock uncertainty           -0.130    12.206    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_DCLK_DWE)
                                                     -0.366    11.840    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                         11.840    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.956ns (14.474%)  route 5.649ns (85.526%))
  Logic Levels:           10  (CARRY8=2 LUT6=8)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.047ns = ( 12.047 - 10.000 ) 
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.747ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.676ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.224     2.450    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.529 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=72, routed)          3.621     6.150    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg[14]
    SLICE_X118Y81        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.248 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.040     6.288    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X118Y81        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     6.325 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.366     6.691    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X115Y75        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     6.791 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.092     6.883    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X115Y76        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     6.984 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           0.816     7.800    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X93Y56         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     7.837 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.222     8.059    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X91Y55         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     8.094 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.253     8.347    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X90Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.539 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.565    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X90Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     8.647 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[3]
                         net (fo=1, routed)           0.120     8.767    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_12
    SLICE_X91Y55         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     8.865 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_3/O
                         net (fo=1, routed)           0.045     8.910    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[12]
    SLICE_X91Y55         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.007 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1/O
                         net (fo=1, routed)           0.048     9.055    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1_n_0
    SLICE_X91Y55         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.865    12.047    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X91Y55         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/C
                         clock pessimism              0.193    12.240    
                         clock uncertainty           -0.130    12.110    
    SLICE_X91Y55         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    12.135    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 0.869ns (13.255%)  route 5.687ns (86.745%))
  Logic Levels:           9  (CARRY8=2 LUT6=7)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 12.058 - 10.000 ) 
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.747ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.676ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.224     2.450    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.529 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=72, routed)          3.621     6.150    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg[14]
    SLICE_X118Y81        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.248 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.040     6.288    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X118Y81        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     6.325 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.366     6.691    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X115Y75        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     6.791 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.092     6.883    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X115Y76        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     6.984 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           0.816     7.800    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X93Y56         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     7.837 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.222     8.059    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X91Y55         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     8.094 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.253     8.347    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X90Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.539 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.565    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X90Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     8.632 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[2]
                         net (fo=1, routed)           0.185     8.817    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_13
    SLICE_X90Y56         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     8.940 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[11]_i_2/O
                         net (fo=1, routed)           0.066     9.006    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[11]
    SLICE_X90Y56         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.876    12.058    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X90Y56         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/C
                         clock pessimism              0.193    12.251    
                         clock uncertainty           -0.130    12.121    
    SLICE_X90Y56         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.146    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.146    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 0.860ns (13.257%)  route 5.627ns (86.743%))
  Logic Levels:           9  (CARRY8=2 LUT6=7)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 12.058 - 10.000 ) 
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.747ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.676ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.224     2.450    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.529 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=72, routed)          3.621     6.150    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg[14]
    SLICE_X118Y81        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.248 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.040     6.288    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X118Y81        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     6.325 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.366     6.691    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X115Y75        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     6.791 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.092     6.883    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X115Y76        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     6.984 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           0.816     7.800    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X93Y56         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     7.837 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.222     8.059    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X91Y55         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     8.094 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.253     8.347    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X90Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.539 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.565    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X90Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.621 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[0]
                         net (fo=1, routed)           0.132     8.753    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_15
    SLICE_X90Y56         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     8.878 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[9]_i_1/O
                         net (fo=1, routed)           0.059     8.937    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[9]
    SLICE_X90Y56         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.876    12.058    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X90Y56         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/C
                         clock pessimism              0.193    12.251    
                         clock uncertainty           -0.130    12.121    
    SLICE_X90Y56         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.146    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.146    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 0.843ns (13.017%)  route 5.633ns (86.983%))
  Logic Levels:           9  (CARRY8=2 LUT6=7)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 12.058 - 10.000 ) 
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.747ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.676ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.224     2.450    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.529 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=72, routed)          3.621     6.150    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg[14]
    SLICE_X118Y81        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.248 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.040     6.288    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X118Y81        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     6.325 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.366     6.691    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X115Y75        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     6.791 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.092     6.883    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X115Y76        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     6.984 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           0.816     7.800    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X93Y56         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     7.837 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.222     8.059    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X91Y55         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     8.094 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.253     8.347    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X90Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.539 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.565    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X90Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     8.641 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[1]
                         net (fo=1, routed)           0.125     8.766    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_14
    SLICE_X90Y56         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     8.854 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[10]_i_1/O
                         net (fo=1, routed)           0.072     8.926    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[10]
    SLICE_X90Y56         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.876    12.058    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X90Y56         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/C
                         clock pessimism              0.193    12.251    
                         clock uncertainty           -0.130    12.121    
    SLICE_X90Y56         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.146    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.146    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 0.813ns (12.691%)  route 5.593ns (87.309%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 12.043 - 10.000 ) 
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.747ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.676ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.224     2.450    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.529 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=72, routed)          3.621     6.150    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg[14]
    SLICE_X118Y81        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.248 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.040     6.288    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X118Y81        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     6.325 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.366     6.691    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X115Y75        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     6.791 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.092     6.883    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X115Y76        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     6.984 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           0.816     7.800    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X93Y56         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     7.837 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.222     8.059    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X91Y55         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     8.094 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.253     8.347    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X90Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.226     8.573 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[6]
                         net (fo=1, routed)           0.124     8.697    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_9
    SLICE_X90Y53         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     8.797 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[7]_i_1/O
                         net (fo=1, routed)           0.059     8.856    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[7]
    SLICE_X90Y53         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.861    12.043    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X90Y53         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
                         clock pessimism              0.193    12.236    
                         clock uncertainty           -0.130    12.106    
    SLICE_X90Y53         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.131    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.131    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx0_u_dac/DWE
                            (rising edge-triggered cell HSDAC clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.327ns (5.366%)  route 5.767ns (94.634%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 12.206 - 10.000 ) 
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.747ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.024ns (routing 0.676ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.224     2.450    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.529 f  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=72, routed)          3.401     5.930    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg[14]
    SLICE_X116Y81        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     6.018 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_dreq_mon_INST_0_i_1/O
                         net (fo=9, routed)           0.205     6.223    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_drp_control_top/i_dac0_drp_control/bank2_write
    SLICE_X115Y86        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     6.346 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_drp_control_top/i_dac0_drp_control/dac0_dwe_mon_INST_0_i_1/O
                         net (fo=1, routed)           0.040     6.386    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_drp_we
    SLICE_X115Y86        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     6.423 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/dac0_dwe_mon_INST_0/O
                         net (fo=3, routed)           2.121     8.544    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/dac0_dwe_mon
    HSDAC_X0Y0           HSDAC                                        r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx0_u_dac/DWE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.024    12.206    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/s_axi_aclk
    HSDAC_X0Y0           HSDAC                                        r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx0_u_dac/DCLK
                         clock pessimism              0.115    12.321    
                         clock uncertainty           -0.130    12.191    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_DCLK_DWE)
                                                     -0.366    11.825    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         11.825    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 0.744ns (11.641%)  route 5.647ns (88.359%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 12.043 - 10.000 ) 
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.747ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.676ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.224     2.450    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.529 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=72, routed)          3.621     6.150    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg[14]
    SLICE_X118Y81        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.248 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.040     6.288    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X118Y81        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     6.325 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.366     6.691    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X115Y75        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     6.791 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.092     6.883    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X115Y76        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     6.984 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           0.816     7.800    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X93Y56         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     7.837 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.222     8.059    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X91Y55         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     8.094 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.253     8.347    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X90Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     8.553 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[4]
                         net (fo=1, routed)           0.165     8.718    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_11
    SLICE_X90Y53         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     8.769 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[5]_i_1/O
                         net (fo=1, routed)           0.072     8.841    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[5]
    SLICE_X90Y53         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.861    12.043    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X90Y53         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/C
                         clock pessimism              0.193    12.236    
                         clock uncertainty           -0.130    12.106    
    SLICE_X90Y53         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.131    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.131    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 0.764ns (11.992%)  route 5.607ns (88.008%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 12.043 - 10.000 ) 
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.747ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.676ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.224     2.450    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.529 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=72, routed)          3.621     6.150    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg[14]
    SLICE_X118Y81        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.248 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.040     6.288    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X118Y81        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     6.325 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.366     6.691    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X115Y75        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     6.791 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.092     6.883    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X115Y76        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     6.984 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           0.816     7.800    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X93Y56         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     7.837 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.222     8.059    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X91Y55         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     8.094 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.253     8.347    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X90Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     8.587 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[5]
                         net (fo=1, routed)           0.131     8.718    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_10
    SLICE_X90Y53         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     8.755 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[6]_i_1/O
                         net (fo=1, routed)           0.066     8.821    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[6]
    SLICE_X90Y53         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.861    12.043    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X90Y53         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/C
                         clock pessimism              0.193    12.236    
                         clock uncertainty           -0.130    12.106    
    SLICE_X90Y53         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.131    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.131    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 0.779ns (12.248%)  route 5.581ns (87.752%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 12.045 - 10.000 ) 
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.224ns (routing 0.747ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.676ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.224     2.450    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.529 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=72, routed)          3.621     6.150    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_read_req_r_reg[14]
    SLICE_X118Y81        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     6.248 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.040     6.288    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X118Y81        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     6.325 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.366     6.691    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X115Y75        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     6.791 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_10/O
                         net (fo=1, routed)           0.092     6.883    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[4]
    SLICE_X115Y76        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     6.984 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           0.816     7.800    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X93Y56         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     7.837 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.222     8.059    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X91Y55         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     8.094 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.253     8.347    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X90Y54         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     8.588 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[7]
                         net (fo=1, routed)           0.122     8.710    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_8
    SLICE_X91Y54         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     8.761 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[8]_i_1/O
                         net (fo=1, routed)           0.049     8.810    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[8]
    SLICE_X91Y54         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.863    12.045    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X91Y54         FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/C
                         clock pessimism              0.193    12.238    
                         clock uncertainty           -0.130    12.108    
    SLICE_X91Y54         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    12.133    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]
  -------------------------------------------------------------------
                         required time                         12.133    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  3.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.060ns (45.801%)  route 0.071ns (54.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Net Delay (Source):      1.960ns (routing 0.676ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.223ns (routing 0.747ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.960     2.142    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X31Y52         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.202 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/Q
                         net (fo=2, routed)           0.071     2.273    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIA0
    SLICE_X31Y51         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.223     2.449    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X31Y51         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.255     2.194    
    SLICE_X31Y51         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     2.269    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/cdc_adc3_supplies_up_i/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.092ns (55.758%)  route 0.073ns (44.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.979ns (routing 0.676ns, distribution 1.303ns)
  Clock Net Delay (Destination): 2.234ns (routing 0.747ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.979     2.161    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/cdc_adc3_supplies_up_i/dest_clk
    SLICE_X114Y82        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/cdc_adc3_supplies_up_i/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y82        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.221 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/cdc_adc3_supplies_up_i/syncstages_ff_reg[3]/Q
                         net (fo=5, routed)           0.063     2.284    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/done_reg_1
    SLICE_X116Y82        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.032     2.316 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/done_i_1__3/O
                         net (fo=1, routed)           0.010     2.326    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/done_i_1__3_n_0
    SLICE_X116Y82        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.234     2.460    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/s_axi_aclk
    SLICE_X116Y82        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/done_reg/C
                         clock pessimism             -0.201     2.259    
    SLICE_X116Y82        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.321    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/done_reg
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      1.921ns (routing 0.676ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.180ns (routing 0.747ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.921     2.103    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y39         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.161 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=4, routed)           0.112     2.273    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[3]
    SLICE_X36Y40         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.180     2.406    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y40         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.209     2.197    
    SLICE_X36Y40         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.259    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.080ns (37.559%)  route 0.133ns (62.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.984ns (routing 0.676ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.747ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.984     2.166    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/s_axi_aclk
    SLICE_X108Y57        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y57        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.224 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_reg[0]/Q
                         net (fo=64, routed)          0.111     2.335    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/mem_addr_adc0[0]
    SLICE_X108Y60        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.357 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0[27]_i_1/O
                         net (fo=1, routed)           0.022     2.379    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/instr_adc0[27]
    SLICE_X108Y60        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.213     2.439    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X108Y60        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[27]/C
                         clock pessimism             -0.138     2.301    
    SLICE_X108Y60        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.361    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.059ns (31.720%)  route 0.127ns (68.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      1.943ns (routing 0.676ns, distribution 1.267ns)
  Clock Net Delay (Destination): 2.210ns (routing 0.747ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.943     2.125    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X31Y67         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.184 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[12]/Q
                         net (fo=2, routed)           0.127     2.311    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[18]_1[14]
    SLICE_X29Y67         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.210     2.436    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X29Y67         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[14]/C
                         clock pessimism             -0.203     2.233    
    SLICE_X29Y67         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.293    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.059ns (45.736%)  route 0.070ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Net Delay (Source):      1.964ns (routing 0.676ns, distribution 1.288ns)
  Clock Net Delay (Destination): 2.227ns (routing 0.747ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.964     2.146    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X25Y20         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.205 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[10]/Q
                         net (fo=3, routed)           0.070     2.275    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rid[10]
    SLICE_X25Y19         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.227     2.453    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X25Y19         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[141]/C
                         clock pessimism             -0.258     2.195    
    SLICE_X25Y19         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.257    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[141]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.218ns (routing 0.403ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.449ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.218     1.338    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X116Y93        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y93        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.377 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[5]/Q
                         net (fo=1, routed)           0.033     1.410    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata[5]
    SLICE_X116Y93        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.367     1.514    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X116Y93        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[5]/C
                         clock pessimism             -0.170     1.344    
    SLICE_X116Y93        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.391    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.207ns (routing 0.403ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.449ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.207     1.327    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/s_axi_aclk
    SLICE_X117Y91        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y91        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.366 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata_reg[0]/Q
                         net (fo=1, routed)           0.033     1.399    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata[0]
    SLICE_X117Y91        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.354     1.501    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/s_axi_aclk
    SLICE_X117Y91        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_reg[0]/C
                         clock pessimism             -0.168     1.333    
    SLICE_X117Y91        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.380    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.217ns (routing 0.403ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.449ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.217     1.337    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/s_axi_aclk
    SLICE_X116Y91        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y91        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.376 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata_reg[10]/Q
                         net (fo=1, routed)           0.033     1.409    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata[10]
    SLICE_X116Y91        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.365     1.512    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/s_axi_aclk
    SLICE_X116Y91        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_reg[10]/C
                         clock pessimism             -0.169     1.343    
    SLICE_X116Y91        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.390    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.212ns (routing 0.403ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.449ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.212     1.332    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X116Y88        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y88        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.371 r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata_reg[10]/Q
                         net (fo=1, routed)           0.033     1.404    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata[10]
    SLICE_X116Y88        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.359     1.506    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X116Y88        FDRE                                         r  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[10]/C
                         clock pessimism             -0.168     1.338    
    SLICE_X116Y88        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.385    rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y2  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx1_u_dac/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_one_adc_4096gsps_rfdc_V0_4/inst/ADC1_R2R_2048_rf_wrapper_i/tx0_u_dac/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.105ns (4.753%)  route 2.104ns (95.247%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 12.056 - 10.000 ) 
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.747ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.676ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.096     2.322    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y11         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.399 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.797     3.196    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.224 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1405, routed)        1.307     4.531    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[4]_1
    SLICE_X42Y26         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.874    12.056    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X42Y26         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[4]/C
                         clock pessimism              0.193    12.249    
                         clock uncertainty           -0.130    12.119    
    SLICE_X42Y26         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.053    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[4]
  -------------------------------------------------------------------
                         required time                         12.053    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.105ns (4.753%)  route 2.104ns (95.247%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 12.056 - 10.000 ) 
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.747ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.676ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.096     2.322    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y11         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.399 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.797     3.196    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.224 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1405, routed)        1.307     4.531    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[4]_1
    SLICE_X42Y26         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.874    12.056    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X42Y26         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[5]/C
                         clock pessimism              0.193    12.249    
                         clock uncertainty           -0.130    12.119    
    SLICE_X42Y26         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    12.053    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[5]
  -------------------------------------------------------------------
                         required time                         12.053    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.524ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.105ns (4.760%)  route 2.101ns (95.240%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 12.055 - 10.000 ) 
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.747ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.676ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.096     2.322    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y11         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.399 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.797     3.196    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.224 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1405, routed)        1.304     4.528    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[4]_1
    SLICE_X42Y26         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.873    12.055    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X42Y26         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.193    12.248    
                         clock uncertainty           -0.130    12.118    
    SLICE_X42Y26         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.052    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  7.524    

Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.105ns (4.773%)  route 2.095ns (95.227%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 12.052 - 10.000 ) 
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.747ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.676ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.096     2.322    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y11         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.399 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.797     3.196    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.224 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1405, routed)        1.298     4.522    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[4]_1
    SLICE_X42Y25         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.870    12.052    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X42Y25         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]/C
                         clock pessimism              0.193    12.245    
                         clock uncertainty           -0.130    12.115    
    SLICE_X42Y25         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    12.049    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.105ns (4.773%)  route 2.095ns (95.227%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 12.052 - 10.000 ) 
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.747ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.676ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.096     2.322    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y11         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.399 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.797     3.196    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.224 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1405, routed)        1.298     4.522    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[4]_1
    SLICE_X42Y25         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.870    12.052    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X42Y25         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[1]/C
                         clock pessimism              0.193    12.245    
                         clock uncertainty           -0.130    12.115    
    SLICE_X42Y25         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.049    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.105ns (4.773%)  route 2.095ns (95.227%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 12.052 - 10.000 ) 
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.747ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.676ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.096     2.322    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y11         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.399 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.797     3.196    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.224 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1405, routed)        1.298     4.522    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[4]_1
    SLICE_X42Y25         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.870    12.052    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X42Y25         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[2]/C
                         clock pessimism              0.193    12.245    
                         clock uncertainty           -0.130    12.115    
    SLICE_X42Y25         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.049    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.105ns (4.773%)  route 2.095ns (95.227%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 12.052 - 10.000 ) 
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.747ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.676ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.096     2.322    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y11         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.399 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.797     3.196    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.224 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1405, routed)        1.298     4.522    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[4]_1
    SLICE_X42Y25         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.870    12.052    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X42Y25         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/C
                         clock pessimism              0.193    12.245    
                         clock uncertainty           -0.130    12.115    
    SLICE_X42Y25         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    12.049    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.105ns (4.777%)  route 2.093ns (95.223%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 12.052 - 10.000 ) 
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.747ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.676ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.096     2.322    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y11         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.399 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.797     3.196    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.224 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1405, routed)        1.296     4.520    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[4]_1
    SLICE_X42Y24         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.870    12.052    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X42Y24         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.193    12.245    
                         clock uncertainty           -0.130    12.115    
    SLICE_X42Y24         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.049    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.105ns (5.036%)  route 1.980ns (94.964%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 12.126 - 10.000 ) 
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.747ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.676ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.096     2.322    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y11         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.399 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.797     3.196    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.224 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1405, routed)        1.183     4.407    axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X104Y22        FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.944    12.126    axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X104Y22        FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]/C
                         clock pessimism              0.197    12.323    
                         clock uncertainty           -0.130    12.194    
    SLICE_X104Y22        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.128    axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.105ns (5.036%)  route 1.980ns (94.964%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 12.126 - 10.000 ) 
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.747ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.676ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        2.096     2.322    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y11         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.399 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.797     3.196    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.224 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1405, routed)        1.183     4.407    axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X104Y22        FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.944    12.126    axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X104Y22        FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]/C
                         clock pessimism              0.197    12.323    
                         clock uncertainty           -0.130    12.194    
    SLICE_X104Y22        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.128    axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  7.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.062ns (31.959%)  route 0.132ns (68.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.200ns (routing 0.403ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.449ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.200     1.320    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y30         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.359 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.386    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y30         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.409 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.514    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y30         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.345     1.492    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y30         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.128     1.364    
    SLICE_X27Y30         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.344    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.062ns (31.959%)  route 0.132ns (68.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.200ns (routing 0.403ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.449ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.200     1.320    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y30         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.359 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.386    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y30         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.409 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.514    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y30         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.345     1.492    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y30         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.128     1.364    
    SLICE_X27Y30         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.344    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.062ns (31.959%)  route 0.132ns (68.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.200ns (routing 0.403ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.449ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.200     1.320    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y30         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.359 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.386    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y30         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.409 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.514    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y30         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.345     1.492    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y30         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.128     1.364    
    SLICE_X27Y30         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.344    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.062ns (31.959%)  route 0.132ns (68.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.200ns (routing 0.403ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.449ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.200     1.320    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y30         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.359 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.386    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y30         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.409 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.514    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y30         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.345     1.492    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y30         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.128     1.364    
    SLICE_X27Y30         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.344    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.200ns (routing 0.403ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.449ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.200     1.320    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y30         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.359 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.386    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y30         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.409 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.530    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y30         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.356     1.503    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y30         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.128     1.375    
    SLICE_X25Y30         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.355    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.200ns (routing 0.403ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.449ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.200     1.320    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y30         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.359 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.386    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y30         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.409 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.530    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y30         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.356     1.503    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y30         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.128     1.375    
    SLICE_X25Y30         FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     1.355    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.200ns (routing 0.403ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.449ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.200     1.320    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y30         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.359 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.386    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y30         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.409 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.530    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X25Y30         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.356     1.503    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X25Y30         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.128     1.375    
    SLICE_X25Y30         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     1.355    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.200ns (routing 0.403ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.449ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.200     1.320    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y30         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.359 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.386    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y30         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.409 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.530    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X25Y30         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.356     1.503    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X25Y30         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.128     1.375    
    SLICE_X25Y30         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.355    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.200ns (routing 0.403ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.449ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.200     1.320    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y30         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.359 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.386    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y30         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.409 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.530    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X25Y30         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.356     1.503    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y30         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.128     1.375    
    SLICE_X25Y30         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.355    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.062ns (29.524%)  route 0.148ns (70.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.200ns (routing 0.403ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.449ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.200     1.320    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y30         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.359 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.386    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y30         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.409 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.530    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X25Y30         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7027, routed)        1.356     1.503    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y30         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.128     1.375    
    SLICE_X25Y30         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.355    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.175    





