#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 11 16:21:22 2023
# Process ID: 19508
# Current directory: D:/processor design/hydra-processor/hydra-merge
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6324 D:\processor design\hydra-processor\hydra-merge\hydra-merge.xpr
# Log file: D:/processor design/hydra-processor/hydra-merge/vivado.log
# Journal file: D:/processor design/hydra-processor/hydra-merge\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/processor design/hydra-processor/hydra-merge/hydra-merge.xpr}
INFO: [Project 1-313] Project file moved from 'M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra-merge' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/processor design/hydra-processor/hydra-merge/hydra-merge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/processor design/hydra-processor/hydra-merge/hydra-merge.sim/sim_1/behav/xsim/program.mem'
INFO: [SIM-utils-43] Exported 'D:/processor design/hydra-processor/hydra-merge/hydra-merge.sim/sim_1/behav/xsim/program.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/processor design/hydra-processor/hydra-merge/hydra-merge.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/processor design/hydra-processor/hydra-merge/hydra-merge.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/processor design/hydra-processor/hydra-merge/hydra-merge.srcs/sources_1/new/ALU_Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/processor design/hydra-processor/hydra-merge/hydra-merge.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [D:/processor design/hydra-processor/hydra-merge/hydra-merge.srcs/sources_1/new/CPU.v:144]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/processor design/hydra-processor/hydra-merge/hydra-merge.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/processor design/hydra-processor/hydra-merge/hydra-merge.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/processor design/hydra-processor/hydra-merge/hydra-merge.srcs/sources_1/new/Immediate_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immediate_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/processor design/hydra-processor/hydra-merge/hydra-merge.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/processor design/hydra-processor/hydra-merge/hydra-merge.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/processor design/hydra-processor/hydra-merge/hydra-merge.srcs/sources_1/new/PC_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/processor design/hydra-processor/hydra-merge/hydra-merge.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/processor design/hydra-processor/hydra-merge/hydra-merge.srcs/sim_1/new/CPU_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/processor design/hydra-processor/hydra-merge/hydra-merge.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/processor design/hydra-processor/hydra-merge/hydra-merge.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cc41a0b251464d08a6b6d80a8cab56b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Tb_behav xil_defaultlib.CPU_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_Unit
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Immediate_Gen
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU_Control_Unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/processor design/hydra-processor/hydra-merge/hydra-merge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Tb_behav -key {Behavioral:sim_1:Functional:CPU_Tb} -tclbatch {CPU_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:35 . Memory (MB): peak = 740.594 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
