--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 18.313 ns
From           : pSltAdr[3]
To             : B2MaskR[3]
From Clock     : --
To Clock       : pSltClk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 36.486 ns
From           : ExpSltReg[3]
To             : pSltDat[5]
From Clock     : pSltWr_n
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 39.912 ns
From           : pSltAdr[0]
To             : pSltDat[2]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 9.428 ns
From           : pSltClk
To             : R_AOUT[0]
From Clock     : --
To Clock       : pSltClk
Failed Paths   : 0

Type           : Clock Setup: 'MPLL1:U2|altpll:altpll_component|_clk0'
Slack          : 40.674 ns
Required Time  : 11.29 MHz ( period = 88.571 ns )
Actual Time    : 138.43 MHz ( period = 7.224 ns )
From           : ADACDiv[5]
To             : ABDAC[10]
From Clock     : MPLL1:U2|altpll:altpll_component|_clk0
To Clock       : MPLL1:U2|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'pSltClk'
Slack          : N/A
Required Time  : None
Actual Time    : 31.75 MHz ( period = 31.496 ns )
From           : pSltSltslt_n
To             : opll:U1|oplldat[2]
From Clock     : pSltClk
To Clock       : pSltClk
Failed Paths   : 0

Type           : Clock Hold: 'MPLL1:U2|altpll:altpll_component|_clk0'
Slack          : 0.499 ns
Required Time  : 11.29 MHz ( period = 88.571 ns )
Actual Time    : N/A
From           : ABDAC[0]
To             : ABDAC[0]
From Clock     : MPLL1:U2|altpll:altpll_component|_clk0
To Clock       : MPLL1:U2|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'pSltClk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : ACR[10]
To             : R_AOUT[6]
From Clock     : pSltClk
To Clock       : pSltClk
Failed Paths   : 511

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 511

--------------------------------------------------------------------------------------

