module control_unit
(	
	// Entradas
	input logic [1:0] Op,
	input logic [5:0] Funct,
	
	// Salidas
	output logic RegWrite, MemtoReg, MemWrite, ALUSrc, FlagsWrite, 
	output logic [1:0] ImmSrc, RegSrc,
	output logic [2:0] ALUControl
);
	
	// RegSrc: se単al de seleccion de los dos mux que entran al banco de registros.
					// El LSB (ra1mux): selecciona entre RN y "15" (pc)
					// El MSB (ra2mux): selecciona entre RM y RD
					
	//	ImmSrc: se単al del extensor:
					// 00: 8-bit unsigned immediate
					// 01: 12-bit unsigned immediate
					// 10. 24-bit two's complement shifted BranchD
					
	// ALUSrc: se単al de seleccion de la entrada B del ALU.
					// 0: selecciona el registro RD2.
				   // 1: selecciona el immediato exentedido.
	
	// MemtoReg: se単al del mux que selecciona entre el resultado de la ALU o el dato leido de mem.
					// 0: ALURESULT
					// 1: ReadData (mem)
	
	// RegWrite: enable para escribir en el banco de registros
	
	// MemWrite: enable para escribir en la memoria
	
	
	// Instruction decoder
	always_comb
		casex(Op)
										
			2'b00: begin
					
					if (Funct[5] & Funct[4:1] == 4'b1010) begin // CMP Immediate
					
						FlagsWrite = 1;
						RegSrc = 2'b00; 
						ImmSrc = 2'b00;
						ALUSrc = 1;
						MemtoReg = 0;
						RegWrite = 0;
						MemWrite = 0;

					end else if(!Funct[5] & Funct[4:1] == 4'b1010) begin // CMP Register
					
						FlagsWrite = 1;
						RegSrc = 2'b00; 
						ImmSrc = 2'b00;
						ALUSrc = 0;
						MemtoReg = 0;
						RegWrite = 0;
						MemWrite = 0;
					
					end else if(Funct[5]) begin // Data-processing immediate	
					
						FlagsWrite = 0;
						RegSrc = 2'b00; 
						ImmSrc = 2'b00;
						ALUSrc = 1;
						MemtoReg = 0;
						RegWrite = 1;
						MemWrite = 0;
						
					end else begin // Data-processing register 
					
						FlagsWrite = 0;
						RegSrc = 2'b00; 
						ImmSrc = 2'b00;
						ALUSrc = 0;
						MemtoReg = 0;
						RegWrite = 1;
						MemWrite = 0;
						
					end
					
			end
				
			2'b01: begin
					
					if (Funct[0])	begin // LDR	
					
						FlagsWrite = 0;
						RegSrc = 2'b00; 
						ImmSrc = 2'b01;
						ALUSrc = 1;
						MemtoReg = 1;
						RegWrite = 1;
						MemWrite = 0;
						
					end else begin // STR
						
						FlagsWrite = 0;
						RegSrc = 2'b10; 
						ImmSrc = 2'b01;
						ALUSrc = 1;
						MemtoReg = 1;
						RegWrite = 0;
						MemWrite = 1;
					
					end
			end

			default: begin // Unimplemented
						
						FlagsWrite = 1'bx;
						RegSrc = 2'bx; 
						ImmSrc = 2'bx;
						ALUSrc = 1'bx;
						MemtoReg = 1'bx;
						RegWrite = 1'bx;
						MemWrite = 1'bx;
				
			end		    
			
		endcase
	
	// ALU Decoder
	always_comb
		case(Funct[4:1])
			4'b0100: ALUControl = 3'b000; // ADD
			4'b0010: ALUControl = 3'b001; // SUB
			4'b0000: ALUControl = 3'b010; // AND
			4'b1100: ALUControl = 3'b011; // ORR
			4'b1010: ALUControl = 3'b001; // COMPARE
			4'b1101: ALUControl = 3'b100; // MOV
			default: ALUControl = 3'bx; // unimplemented
		endcase
		
					
endmodule