{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701468606017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701468606022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 17:10:05 2023 " "Processing started: Fri Dec 01 17:10:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701468606022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468606022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Connect_Four -c Connect_Four " "Command: quartus_map --read_settings_files=on --write_settings_files=off Connect_Four -c Connect_Four" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468606022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701468606793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701468606793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468616925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "avconf/avconf.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468616929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468616935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468616940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468616944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468616949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468616954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468616957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468616961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_audio_example.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_audio_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Audio_Example " "Found entity 1: DE1_SoC_Audio_Example" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/DE1_SoC_Audio_Example.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468616965 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../../Lab2_Q/Part3/part3.v " "Entity \"mux\" obtained from \"../../Lab2_Q/Part3/part3.v\" instead of from Quartus Prime megafunction library" {  } { { "../../Lab2_Q/Part3/part3.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Lab2_Q/Part3/part3.v" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701468616971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mimo2/onedrive/desktop/uoft/yr_2/fall/ece241/lab2_q/part3/part3.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/mimo2/onedrive/desktop/uoft/yr_2/fall/ece241/lab2_q/part3/part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../../Lab2_Q/Part3/part3.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Lab2_Q/Part3/part3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616971 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_decoder " "Found entity 2: hex_decoder" {  } { { "../../Lab2_Q/Part3/part3.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Lab2_Q/Part3/part3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468616971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_all.v 3 3 " "Found 3 design units, including 3 entities, in source file vga_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_master " "Found entity 1: vga_master" {  } { { "vga_all.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/vga_all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616977 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_controller " "Found entity 2: vga_controller" {  } { { "vga_all.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/vga_all.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616977 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_plotter " "Found entity 3: vga_plotter" {  } { { "vga_all.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/vga_all.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468616977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_c X_C display_controller.v(102) " "Verilog HDL Declaration information at display_controller.v(102): object \"x_c\" differs only in case from object \"X_C\" in the same scope" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701468616983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_c Y_C display_controller.v(102) " "Verilog HDL Declaration information at display_controller.v(102): object \"y_c\" differs only in case from object \"Y_C\" in the same scope" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701468616983 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_controller.v(480) " "Verilog HDL information at display_controller.v(480): always construct contains both blocking and non-blocking assignments" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 480 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701468616984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR sr display_controller.v(308) " "Verilog HDL Declaration information at display_controller.v(308): object \"SR\" differs only in case from object \"sr\" in the same scope" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701468616984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SC sc display_controller.v(309) " "Verilog HDL Declaration information at display_controller.v(309): object \"SC\" differs only in case from object \"sc\" in the same scope" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 309 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701468616984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TURN turn display_controller.v(310) " "Verilog HDL Declaration information at display_controller.v(310): object \"TURN\" differs only in case from object \"turn\" in the same scope" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 310 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701468616984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COL col display_controller.v(554) " "Verilog HDL Declaration information at display_controller.v(554): object \"COL\" differs only in case from object \"col\" in the same scope" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 554 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701468616984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_controller.v 6 6 " "Found 6 design units, including 6 entities, in source file display_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Controller " "Found entity 1: Display_Controller" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616988 ""} { "Info" "ISGN_ENTITY_NAME" "2 check_winner " "Found entity 2: check_winner" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616988 ""} { "Info" "ISGN_ENTITY_NAME" "3 add_piece " "Found entity 3: add_piece" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616988 ""} { "Info" "ISGN_ENTITY_NAME" "4 get_colour " "Found entity 4: get_colour" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616988 ""} { "Info" "ISGN_ENTITY_NAME" "5 drop_piece " "Found entity 5: drop_piece" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 787 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616988 ""} { "Info" "ISGN_ENTITY_NAME" "6 draw_screen " "Found entity 6: draw_screen" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468616988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 3 3 " "Found 3 design units, including 3 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2 " "Found entity 1: PS2" {  } { { "PS2.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/PS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616993 ""} { "Info" "ISGN_ENTITY_NAME" "2 PS2_Decoder " "Found entity 2: PS2_Decoder" {  } { { "PS2.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/PS2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616993 ""} { "Info" "ISGN_ENTITY_NAME" "3 key_to_two " "Found entity 3: key_to_two" {  } { { "PS2.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/PS2.v" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468616993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468616993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buffer1 " "Found entity 1: Buffer1" {  } { { "Buffer1.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468617000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer0.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buffer0 " "Found entity 1: Buffer0" {  } { { "Buffer0.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Buffer0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468617005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file board_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Board_Mem " "Found entity 1: Board_Mem" {  } { { "Board_Mem.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Board_Mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468617010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect_four.v 1 1 " "Found 1 design units, including 1 entities, in source file connect_four.v" { { "Info" "ISGN_ENTITY_NAME" "1 Connect_Four " "Found entity 1: Connect_Four" {  } { { "Connect_Four.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Connect_Four.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468617019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617019 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.v(129) " "Verilog HDL information at FSM.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701468617024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_DP " "Found entity 1: FSM_DP" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468617025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over.v 1 1 " "Found 1 design units, including 1 entities, in source file game_over.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over " "Found entity 1: game_over" {  } { { "game_over.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/game_over.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468617031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617031 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FSM.v(218) " "Verilog HDL Instantiation warning at FSM.v(218): instance has no name" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 218 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1701468617039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Connect_Four " "Elaborating entity \"Connect_Four\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701468617101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_DP FSM_DP:fd " "Elaborating entity \"FSM_DP\" for hierarchy \"FSM_DP:fd\"" {  } { { "Connect_Four.v" "fd" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Connect_Four.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617114 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next FSM.v(44) " "Verilog HDL Always Construct warning at FSM.v(44): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701468617117 "|Connect_Four|FSM_DP:fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FSM.v(175) " "Verilog HDL assignment warning at FSM.v(175): truncated value with size 32 to match size of target (3)" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468617117 "|Connect_Four|FSM_DP:fd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FSM.v(186) " "Verilog HDL assignment warning at FSM.v(186): truncated value with size 32 to match size of target (3)" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468617117 "|Connect_Four|FSM_DP:fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[0\] FSM.v(44) " "Inferred latch for \"next\[0\]\" at FSM.v(44)" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617117 "|Connect_Four|FSM_DP:fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[1\] FSM.v(44) " "Inferred latch for \"next\[1\]\" at FSM.v(44)" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617117 "|Connect_Four|FSM_DP:fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[2\] FSM.v(44) " "Inferred latch for \"next\[2\]\" at FSM.v(44)" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617117 "|Connect_Four|FSM_DP:fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[3\] FSM.v(44) " "Inferred latch for \"next\[3\]\" at FSM.v(44)" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617117 "|Connect_Four|FSM_DP:fd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[4\] FSM.v(44) " "Inferred latch for \"next\[4\]\" at FSM.v(44)" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617117 "|Connect_Four|FSM_DP:fd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder FSM_DP:fd\|hex_decoder:comb_579 " "Elaborating entity \"hex_decoder\" for hierarchy \"FSM_DP:fd\|hex_decoder:comb_579\"" {  } { { "FSM.v" "comb_579" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_Audio_Example FSM_DP:fd\|DE1_SoC_Audio_Example:aud " "Elaborating entity \"DE1_SoC_Audio_Example\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\"" {  } { { "FSM.v" "aud" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 DE1_SoC_Audio_Example.v(88) " "Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(88): truncated value with size 32 to match size of target (19)" {  } { { "DE1_SoC_Audio_Example.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/DE1_SoC_Audio_Example.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468617152 "|Connect_Four|FSM_DP:fd|DE1_SoC_Audio_Example:aud"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\"" {  } { { "DE1_SoC_Audio_Example.v" "Audio_Controller" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/DE1_SoC_Audio_Example.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468617479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468617479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468617479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468617479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468617479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468617479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468617479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468617479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468617479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468617479 ""}  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701468617479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468617533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468617561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468617635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468617709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468617777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468617831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468617882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468617882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468617884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "altpll_component" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618544 ""}  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701468618544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "db/audio_clock_altpll.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/audio_clock_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468618601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468618601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc " "Elaborating entity \"avconf\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\"" {  } { { "DE1_SoC_Audio_Example.v" "avc" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/DE1_SoC_Audio_Example.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618616 "|Connect_Four|FSM_DP:fd|DE1_SoC_Audio_Example:aud|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618616 "|Connect_Four|FSM_DP:fd|DE1_SoC_Audio_Example:aud|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(137) " "Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/avconf/avconf.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618617 "|Connect_Four|FSM_DP:fd|DE1_SoC_Audio_Example:aud|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(131) " "Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item" {  } { { "avconf/avconf.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/avconf/avconf.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701468618618 "|Connect_Four|FSM_DP:fd|DE1_SoC_Audio_Example:aud|avconf:avc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|I2C_Controller:u0\"" {  } { { "avconf/avconf.v" "u0" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(79) " "Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/avconf/I2C_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618629 "|Connect_Four|FSM_DP:fd|DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618629 "|Connect_Four|FSM_DP:fd|DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(91) " "Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/avconf/I2C_Controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618629 "|Connect_Four|FSM_DP:fd|DE1_SoC_Audio_Example:aud|avconf:avc|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2 PS2:ps2_our_decoder_not_the_given_one " "Elaborating entity \"PS2\" for hierarchy \"PS2:ps2_our_decoder_not_the_given_one\"" {  } { { "Connect_Four.v" "ps2_our_decoder_not_the_given_one" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Connect_Four.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Decoder PS2:ps2_our_decoder_not_the_given_one\|PS2_Decoder:dec " "Elaborating entity \"PS2_Decoder\" for hierarchy \"PS2:ps2_our_decoder_not_the_given_one\|PS2_Decoder:dec\"" {  } { { "PS2.v" "dec" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/PS2.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 PS2.v(251) " "Verilog HDL assignment warning at PS2.v(251): truncated value with size 16 to match size of target (12)" {  } { { "PS2.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/PS2.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618653 "|Connect_Four|PS2:ps2_our_decoder_not_the_given_one|PS2_Decoder:dec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] PS2.v(55) " "Output port \"LEDR\[8\]\" at PS2.v(55) has no driver" {  } { { "PS2.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/PS2.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701468618653 "|Connect_Four|PS2:ps2_our_decoder_not_the_given_one|PS2_Decoder:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_to_two PS2:ps2_our_decoder_not_the_given_one\|key_to_two:ktt " "Elaborating entity \"key_to_two\" for hierarchy \"PS2:ps2_our_decoder_not_the_given_one\|key_to_two:ktt\"" {  } { { "PS2.v" "ktt" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/PS2.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Controller Display_Controller:dc " "Elaborating entity \"Display_Controller\" for hierarchy \"Display_Controller:dc\"" {  } { { "Connect_Four.v" "dc" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Connect_Four.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 display_controller.v(97) " "Verilog HDL assignment warning at display_controller.v(97): truncated value with size 32 to match size of target (19)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618683 "|Connect_Four|Display_Controller:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_controller.v(113) " "Verilog HDL assignment warning at display_controller.v(113): truncated value with size 32 to match size of target (3)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618686 "|Connect_Four|Display_Controller:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 display_controller.v(148) " "Verilog HDL assignment warning at display_controller.v(148): truncated value with size 32 to match size of target (2)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618687 "|Connect_Four|Display_Controller:dc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] display_controller.v(47) " "Output port \"LEDR\[9..8\]\" at display_controller.v(47) has no driver" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701468618691 "|Connect_Four|Display_Controller:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_piece Display_Controller:dc\|add_piece:ap " "Elaborating entity \"add_piece\" for hierarchy \"Display_Controller:dc\|add_piece:ap\"" {  } { { "display_controller.v" "ap" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_controller.v(605) " "Verilog HDL assignment warning at display_controller.v(605): truncated value with size 32 to match size of target (4)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618709 "|Connect_Four|Display_Controller:dc|add_piece:ap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_controller.v(606) " "Verilog HDL assignment warning at display_controller.v(606): truncated value with size 32 to match size of target (4)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618709 "|Connect_Four|Display_Controller:dc|add_piece:ap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_controller.v(609) " "Verilog HDL assignment warning at display_controller.v(609): truncated value with size 32 to match size of target (4)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618709 "|Connect_Four|Display_Controller:dc|add_piece:ap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_controller.v(611) " "Verilog HDL assignment warning at display_controller.v(611): truncated value with size 32 to match size of target (4)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618709 "|Connect_Four|Display_Controller:dc|add_piece:ap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_controller.v(614) " "Verilog HDL assignment warning at display_controller.v(614): truncated value with size 32 to match size of target (4)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618709 "|Connect_Four|Display_Controller:dc|add_piece:ap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_controller.v(617) " "Verilog HDL assignment warning at display_controller.v(617): truncated value with size 32 to match size of target (4)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618710 "|Connect_Four|Display_Controller:dc|add_piece:ap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_controller.v(620) " "Verilog HDL assignment warning at display_controller.v(620): truncated value with size 32 to match size of target (4)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618710 "|Connect_Four|Display_Controller:dc|add_piece:ap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_controller.v(623) " "Verilog HDL assignment warning at display_controller.v(623): truncated value with size 32 to match size of target (4)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618710 "|Connect_Four|Display_Controller:dc|add_piece:ap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_controller.v(626) " "Verilog HDL assignment warning at display_controller.v(626): truncated value with size 32 to match size of target (4)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618710 "|Connect_Four|Display_Controller:dc|add_piece:ap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_controller.v(628) " "Verilog HDL assignment warning at display_controller.v(628): truncated value with size 32 to match size of target (4)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618710 "|Connect_Four|Display_Controller:dc|add_piece:ap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_controller.v(655) " "Verilog HDL assignment warning at display_controller.v(655): truncated value with size 32 to match size of target (3)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618710 "|Connect_Four|Display_Controller:dc|add_piece:ap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drop_piece Display_Controller:dc\|add_piece:ap\|drop_piece:dp " "Elaborating entity \"drop_piece\" for hierarchy \"Display_Controller:dc\|add_piece:ap\|drop_piece:dp\"" {  } { { "display_controller.v" "dp" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Board_Mem Display_Controller:dc\|add_piece:ap\|Board_Mem:bm " "Elaborating entity \"Board_Mem\" for hierarchy \"Display_Controller:dc\|add_piece:ap\|Board_Mem:bm\"" {  } { { "display_controller.v" "bm" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display_Controller:dc\|add_piece:ap\|Board_Mem:bm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display_Controller:dc\|add_piece:ap\|Board_Mem:bm\|altsyncram:altsyncram_component\"" {  } { { "Board_Mem.v" "altsyncram_component" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Board_Mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Controller:dc\|add_piece:ap\|Board_Mem:bm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display_Controller:dc\|add_piece:ap\|Board_Mem:bm\|altsyncram:altsyncram_component\"" {  } { { "Board_Mem.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Board_Mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Controller:dc\|add_piece:ap\|Board_Mem:bm\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display_Controller:dc\|add_piece:ap\|Board_Mem:bm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6 " "Parameter \"numwords_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468618848 ""}  } { { "Board_Mem.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Board_Mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701468618848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o9m1 " "Found entity 1: altsyncram_o9m1" {  } { { "db/altsyncram_o9m1.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/altsyncram_o9m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468618911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468618911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o9m1 Display_Controller:dc\|add_piece:ap\|Board_Mem:bm\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated " "Elaborating entity \"altsyncram_o9m1\" for hierarchy \"Display_Controller:dc\|add_piece:ap\|Board_Mem:bm\|altsyncram:altsyncram_component\|altsyncram_o9m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_winner Display_Controller:dc\|check_winner:cw " "Elaborating entity \"check_winner\" for hierarchy \"Display_Controller:dc\|check_winner:cw\"" {  } { { "display_controller.v" "cw" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468618934 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_tracker display_controller.v(325) " "Verilog HDL or VHDL warning at display_controller.v(325): object \"row_tracker\" assigned a value but never read" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701468618935 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done_check display_controller.v(345) " "Verilog HDL or VHDL warning at display_controller.v(345): object \"done_check\" assigned a value but never read" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701468618935 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_down display_controller.v(351) " "Verilog HDL or VHDL warning at display_controller.v(351): object \"count_down\" assigned a value but never read" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 351 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701468618936 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "checked display_controller.v(353) " "Verilog HDL or VHDL warning at display_controller.v(353): object \"checked\" assigned a value but never read" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 353 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701468618936 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_controller.v(360) " "Verilog HDL assignment warning at display_controller.v(360): truncated value with size 32 to match size of target (3)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618936 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_controller.v(363) " "Verilog HDL assignment warning at display_controller.v(363): truncated value with size 32 to match size of target (3)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618936 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_controller.v(366) " "Verilog HDL assignment warning at display_controller.v(366): truncated value with size 32 to match size of target (3)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618936 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_controller.v(370) " "Verilog HDL assignment warning at display_controller.v(370): truncated value with size 32 to match size of target (3)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618936 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_controller.v(379) " "Verilog HDL assignment warning at display_controller.v(379): truncated value with size 32 to match size of target (3)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618938 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_controller.v(384) " "Verilog HDL assignment warning at display_controller.v(384): truncated value with size 32 to match size of target (3)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618938 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_controller.v(468) " "Verilog HDL assignment warning at display_controller.v(468): truncated value with size 32 to match size of target (3)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618993 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_controller.v(472) " "Verilog HDL assignment warning at display_controller.v(472): truncated value with size 32 to match size of target (3)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618993 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_controller.v(476) " "Verilog HDL assignment warning at display_controller.v(476): truncated value with size 32 to match size of target (3)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468618994 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR display_controller.v(357) " "Verilog HDL Always Construct warning at display_controller.v(357): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701468619000 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i display_controller.v(357) " "Verilog HDL Always Construct warning at display_controller.v(357): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701468619000 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sr display_controller.v(357) " "Verilog HDL Always Construct warning at display_controller.v(357): inferring latch(es) for variable \"sr\", which holds its previous value in one or more paths through the always construct" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701468619002 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sc display_controller.v(357) " "Verilog HDL Always Construct warning at display_controller.v(357): inferring latch(es) for variable \"sc\", which holds its previous value in one or more paths through the always construct" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701468619002 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "turn display_controller.v(357) " "Verilog HDL Always Construct warning at display_controller.v(357): inferring latch(es) for variable \"turn\", which holds its previous value in one or more paths through the always construct" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701468619002 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display_controller.v(482) " "Verilog HDL assignment warning at display_controller.v(482): truncated value with size 32 to match size of target (1)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468619002 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display_controller.v(496) " "Verilog HDL Case Statement information at display_controller.v(496): all case item expressions in this case statement are onehot" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 496 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701468619004 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display_controller.v(515) " "Verilog HDL assignment warning at display_controller.v(515): truncated value with size 32 to match size of target (1)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701468619013 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7\] display_controller.v(316) " "Output port \"LEDR\[7\]\" at display_controller.v(316) has no driver" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 316 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701468619074 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[0\] display_controller.v(357) " "Inferred latch for \"turn\[0\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619166 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[1\] display_controller.v(357) " "Inferred latch for \"turn\[1\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619166 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[2\] display_controller.v(357) " "Inferred latch for \"turn\[2\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619166 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[3\] display_controller.v(357) " "Inferred latch for \"turn\[3\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619166 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[4\] display_controller.v(357) " "Inferred latch for \"turn\[4\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619167 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[5\] display_controller.v(357) " "Inferred latch for \"turn\[5\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619167 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[6\] display_controller.v(357) " "Inferred latch for \"turn\[6\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619167 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[7\] display_controller.v(357) " "Inferred latch for \"turn\[7\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619167 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[8\] display_controller.v(357) " "Inferred latch for \"turn\[8\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619167 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[9\] display_controller.v(357) " "Inferred latch for \"turn\[9\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619167 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[10\] display_controller.v(357) " "Inferred latch for \"turn\[10\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619167 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[11\] display_controller.v(357) " "Inferred latch for \"turn\[11\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619167 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[12\] display_controller.v(357) " "Inferred latch for \"turn\[12\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619167 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[13\] display_controller.v(357) " "Inferred latch for \"turn\[13\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619167 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[14\] display_controller.v(357) " "Inferred latch for \"turn\[14\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619168 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[15\] display_controller.v(357) " "Inferred latch for \"turn\[15\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619168 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[16\] display_controller.v(357) " "Inferred latch for \"turn\[16\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619168 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[17\] display_controller.v(357) " "Inferred latch for \"turn\[17\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619168 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[18\] display_controller.v(357) " "Inferred latch for \"turn\[18\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619168 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[19\] display_controller.v(357) " "Inferred latch for \"turn\[19\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619168 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[20\] display_controller.v(357) " "Inferred latch for \"turn\[20\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619168 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[21\] display_controller.v(357) " "Inferred latch for \"turn\[21\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619168 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[22\] display_controller.v(357) " "Inferred latch for \"turn\[22\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619168 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[23\] display_controller.v(357) " "Inferred latch for \"turn\[23\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619168 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[24\] display_controller.v(357) " "Inferred latch for \"turn\[24\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619168 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[25\] display_controller.v(357) " "Inferred latch for \"turn\[25\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619168 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[26\] display_controller.v(357) " "Inferred latch for \"turn\[26\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619168 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[27\] display_controller.v(357) " "Inferred latch for \"turn\[27\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619169 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[28\] display_controller.v(357) " "Inferred latch for \"turn\[28\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619169 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[29\] display_controller.v(357) " "Inferred latch for \"turn\[29\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619169 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[30\] display_controller.v(357) " "Inferred latch for \"turn\[30\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619169 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn\[31\] display_controller.v(357) " "Inferred latch for \"turn\[31\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619169 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[0\] display_controller.v(357) " "Inferred latch for \"sc\[0\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619169 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[1\] display_controller.v(357) " "Inferred latch for \"sc\[1\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619169 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[2\] display_controller.v(357) " "Inferred latch for \"sc\[2\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619169 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[3\] display_controller.v(357) " "Inferred latch for \"sc\[3\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619169 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[4\] display_controller.v(357) " "Inferred latch for \"sc\[4\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[5\] display_controller.v(357) " "Inferred latch for \"sc\[5\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[6\] display_controller.v(357) " "Inferred latch for \"sc\[6\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[7\] display_controller.v(357) " "Inferred latch for \"sc\[7\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[8\] display_controller.v(357) " "Inferred latch for \"sc\[8\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[9\] display_controller.v(357) " "Inferred latch for \"sc\[9\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[10\] display_controller.v(357) " "Inferred latch for \"sc\[10\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[11\] display_controller.v(357) " "Inferred latch for \"sc\[11\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[12\] display_controller.v(357) " "Inferred latch for \"sc\[12\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[13\] display_controller.v(357) " "Inferred latch for \"sc\[13\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[14\] display_controller.v(357) " "Inferred latch for \"sc\[14\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[15\] display_controller.v(357) " "Inferred latch for \"sc\[15\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[16\] display_controller.v(357) " "Inferred latch for \"sc\[16\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[17\] display_controller.v(357) " "Inferred latch for \"sc\[17\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[18\] display_controller.v(357) " "Inferred latch for \"sc\[18\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619170 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[19\] display_controller.v(357) " "Inferred latch for \"sc\[19\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619171 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[20\] display_controller.v(357) " "Inferred latch for \"sc\[20\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619171 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[21\] display_controller.v(357) " "Inferred latch for \"sc\[21\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619171 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[22\] display_controller.v(357) " "Inferred latch for \"sc\[22\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619171 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[23\] display_controller.v(357) " "Inferred latch for \"sc\[23\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619171 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[24\] display_controller.v(357) " "Inferred latch for \"sc\[24\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619171 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[25\] display_controller.v(357) " "Inferred latch for \"sc\[25\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619171 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[26\] display_controller.v(357) " "Inferred latch for \"sc\[26\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619171 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[27\] display_controller.v(357) " "Inferred latch for \"sc\[27\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619171 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[28\] display_controller.v(357) " "Inferred latch for \"sc\[28\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619171 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[29\] display_controller.v(357) " "Inferred latch for \"sc\[29\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619171 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[30\] display_controller.v(357) " "Inferred latch for \"sc\[30\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619171 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc\[31\] display_controller.v(357) " "Inferred latch for \"sc\[31\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619171 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[0\] display_controller.v(357) " "Inferred latch for \"sr\[0\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619172 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[1\] display_controller.v(357) " "Inferred latch for \"sr\[1\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619172 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[2\] display_controller.v(357) " "Inferred latch for \"sr\[2\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619172 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[3\] display_controller.v(357) " "Inferred latch for \"sr\[3\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619172 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[4\] display_controller.v(357) " "Inferred latch for \"sr\[4\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619172 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[5\] display_controller.v(357) " "Inferred latch for \"sr\[5\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619172 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[6\] display_controller.v(357) " "Inferred latch for \"sr\[6\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619172 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[7\] display_controller.v(357) " "Inferred latch for \"sr\[7\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619172 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[8\] display_controller.v(357) " "Inferred latch for \"sr\[8\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619172 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[9\] display_controller.v(357) " "Inferred latch for \"sr\[9\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619172 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[10\] display_controller.v(357) " "Inferred latch for \"sr\[10\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619172 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[11\] display_controller.v(357) " "Inferred latch for \"sr\[11\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619172 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[12\] display_controller.v(357) " "Inferred latch for \"sr\[12\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619172 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[13\] display_controller.v(357) " "Inferred latch for \"sr\[13\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619172 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[14\] display_controller.v(357) " "Inferred latch for \"sr\[14\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[15\] display_controller.v(357) " "Inferred latch for \"sr\[15\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[16\] display_controller.v(357) " "Inferred latch for \"sr\[16\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[17\] display_controller.v(357) " "Inferred latch for \"sr\[17\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[18\] display_controller.v(357) " "Inferred latch for \"sr\[18\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[19\] display_controller.v(357) " "Inferred latch for \"sr\[19\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[20\] display_controller.v(357) " "Inferred latch for \"sr\[20\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[21\] display_controller.v(357) " "Inferred latch for \"sr\[21\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[22\] display_controller.v(357) " "Inferred latch for \"sr\[22\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[23\] display_controller.v(357) " "Inferred latch for \"sr\[23\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[24\] display_controller.v(357) " "Inferred latch for \"sr\[24\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[25\] display_controller.v(357) " "Inferred latch for \"sr\[25\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[26\] display_controller.v(357) " "Inferred latch for \"sr\[26\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[27\] display_controller.v(357) " "Inferred latch for \"sr\[27\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[28\] display_controller.v(357) " "Inferred latch for \"sr\[28\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[29\] display_controller.v(357) " "Inferred latch for \"sr\[29\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[30\] display_controller.v(357) " "Inferred latch for \"sr\[30\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sr\[31\] display_controller.v(357) " "Inferred latch for \"sr\[31\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[0\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[0\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[1\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[1\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[2\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[2\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[3\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[3\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[4\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[4\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[5\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[5\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619173 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[6\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[6\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[7\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[7\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[8\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[8\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[9\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[9\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[10\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[10\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[11\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[11\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[12\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[12\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[13\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[13\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[14\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[14\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[15\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[15\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[16\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[16\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[17\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[17\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[18\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[18\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[19\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[19\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[20\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[20\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[21\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[21\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[22\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[22\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[23\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[23\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619175 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[24\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[24\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[25\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[25\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[26\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[26\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[27\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[27\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[28\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[28\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[29\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[29\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[30\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[30\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\]\[31\] display_controller.v(357) " "Inferred latch for \"count\[6\]\[31\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[0\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[0\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[1\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[1\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[2\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[2\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[3\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[3\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[4\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[4\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[5\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[5\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[6\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[6\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[7\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[7\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[8\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[8\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[9\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[9\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619176 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[10\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[10\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[11\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[11\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[12\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[12\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[13\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[13\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[14\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[14\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[15\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[15\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[16\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[16\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[17\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[17\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[18\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[18\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[19\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[19\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[20\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[20\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[21\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[21\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[22\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[22\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[23\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[23\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[24\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[24\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[25\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[25\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[26\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[26\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[27\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[27\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619177 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[28\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[28\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[29\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[29\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[30\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[30\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\]\[31\] display_controller.v(357) " "Inferred latch for \"count\[5\]\[31\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[0\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[0\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[1\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[1\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[2\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[2\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[3\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[3\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[4\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[4\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[5\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[5\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[6\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[6\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[7\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[7\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[8\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[8\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[9\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[9\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[10\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[10\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[11\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[11\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[12\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[12\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[13\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[13\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619178 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[14\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[14\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619180 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[15\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[15\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619180 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[16\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[16\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619180 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[17\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[17\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619180 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[18\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[18\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619180 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[19\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[19\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619180 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[20\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[20\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619180 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[21\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[21\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619180 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[22\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[22\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619180 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[23\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[23\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619180 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[24\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[24\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619181 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[25\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[25\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619181 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[26\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[26\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619181 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[27\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[27\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619181 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[28\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[28\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619181 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[29\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[29\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619181 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[30\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[30\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619181 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\]\[31\] display_controller.v(357) " "Inferred latch for \"count\[4\]\[31\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619181 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[0\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[0\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619182 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[1\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[1\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619182 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[2\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[2\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619182 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[3\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[3\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619182 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[4\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[4\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619182 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[5\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[5\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619182 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[6\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[6\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619182 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[7\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[7\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619182 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[8\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[8\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619182 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[9\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[9\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619183 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[10\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[10\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619183 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[11\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[11\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619183 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[12\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[12\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619183 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[13\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[13\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619183 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[14\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[14\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619183 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[15\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[15\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619183 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[16\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[16\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619183 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[17\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[17\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619183 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[18\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[18\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619183 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[19\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[19\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619183 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[20\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[20\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619183 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[21\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[21\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619183 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[22\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[22\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619184 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[23\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[23\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619184 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[24\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[24\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619184 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[25\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[25\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619184 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[26\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[26\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619184 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[27\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[27\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619184 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[28\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[28\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619184 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[29\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[29\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619184 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[30\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[30\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619184 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\]\[31\] display_controller.v(357) " "Inferred latch for \"count\[3\]\[31\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619184 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[0\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[0\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619184 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[1\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[1\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619184 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[2\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[2\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619185 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[3\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[3\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619185 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[4\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[4\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619185 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[5\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[5\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619185 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[6\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[6\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619185 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[7\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[7\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619185 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[8\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[8\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619185 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[9\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[9\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619185 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[10\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[10\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619185 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[11\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[11\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619185 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[12\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[12\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619185 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[13\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[13\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619185 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[14\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[14\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[15\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[15\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[16\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[16\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[17\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[17\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[18\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[18\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[19\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[19\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[20\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[20\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[21\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[21\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[22\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[22\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[23\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[23\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[24\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[24\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[25\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[25\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[26\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[26\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[27\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[27\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[28\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[28\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[29\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[29\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[30\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[30\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619186 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\]\[31\] display_controller.v(357) " "Inferred latch for \"count\[2\]\[31\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[0\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[0\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[1\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[1\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[2\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[2\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[3\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[3\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[4\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[4\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[5\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[5\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[6\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[6\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[7\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[7\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[8\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[8\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[9\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[9\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[10\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[10\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[11\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[11\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[12\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[12\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[13\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[13\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[14\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[14\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[15\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[15\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619187 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[16\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[16\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[17\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[17\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[18\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[18\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[19\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[19\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[20\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[20\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[21\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[21\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[22\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[22\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[23\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[23\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[24\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[24\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[25\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[25\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[26\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[26\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[27\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[27\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[28\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[28\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[29\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[29\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[30\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[30\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\]\[31\] display_controller.v(357) " "Inferred latch for \"count\[1\]\[31\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[0\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[0\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[1\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[1\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619188 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[2\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[2\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[3\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[3\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[4\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[4\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[5\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[5\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[6\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[6\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[7\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[7\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[8\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[8\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[9\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[9\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[10\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[10\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[11\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[11\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[12\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[12\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[13\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[13\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[14\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[14\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[15\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[15\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[16\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[16\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[17\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[17\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[18\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[18\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619189 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[19\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[19\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[20\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[20\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[21\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[21\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[22\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[22\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[23\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[23\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[24\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[24\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[25\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[25\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[26\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[26\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[27\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[27\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[28\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[28\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[29\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[29\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[30\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[30\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\]\[31\] display_controller.v(357) " "Inferred latch for \"count\[0\]\[31\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] display_controller.v(357) " "Inferred latch for \"LEDR\[3\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] display_controller.v(357) " "Inferred latch for \"LEDR\[4\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] display_controller.v(357) " "Inferred latch for \"LEDR\[5\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] display_controller.v(357) " "Inferred latch for \"LEDR\[6\]\" at display_controller.v(357)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468619190 "|Connect_Four|Display_Controller:dc|check_winner:cw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701468620611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_screen Display_Controller:dc\|draw_screen:ds " "Elaborating entity \"draw_screen\" for hierarchy \"Display_Controller:dc\|draw_screen:ds\"" {  } { { "display_controller.v" "ds" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468620772 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display_controller.v(878) " "Verilog HDL Case Statement information at display_controller.v(878): all case item expressions in this case statement are onehot" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 878 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701468620774 "|Connect_Four|Display_Controller:dc|draw_screen:ds"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display_controller.v(893) " "Verilog HDL Case Statement information at display_controller.v(893): all case item expressions in this case statement are onehot" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 893 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701468620774 "|Connect_Four|Display_Controller:dc|draw_screen:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_out display_controller.v(873) " "Verilog HDL Always Construct warning at display_controller.v(873): inferring latch(es) for variable \"c_out\", which holds its previous value in one or more paths through the always construct" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 873 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701468620776 "|Connect_Four|Display_Controller:dc|draw_screen:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[0\] display_controller.v(873) " "Inferred latch for \"c_out\[0\]\" at display_controller.v(873)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 873 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468620779 "|Connect_Four|Display_Controller:dc|draw_screen:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[1\] display_controller.v(873) " "Inferred latch for \"c_out\[1\]\" at display_controller.v(873)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 873 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468620780 "|Connect_Four|Display_Controller:dc|draw_screen:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out\[2\] display_controller.v(873) " "Inferred latch for \"c_out\[2\]\" at display_controller.v(873)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 873 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468620780 "|Connect_Four|Display_Controller:dc|draw_screen:ds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over Display_Controller:dc\|game_over:go " "Elaborating entity \"game_over\" for hierarchy \"Display_Controller:dc\|game_over:go\"" {  } { { "display_controller.v" "go" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468620802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\"" {  } { { "game_over.v" "altsyncram_component" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/game_over.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468620814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\"" {  } { { "game_over.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/game_over.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468620832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468620832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468620832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468620832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./game_over_screen2.mif " "Parameter \"init_file\" = \"./game_over_screen2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468620832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468620832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468620832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468620832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468620832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468620832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468620832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468620832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468620832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468620832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468620832 ""}  } { { "game_over.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/game_over.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701468620832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ugj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ugj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ugj1 " "Found entity 1: altsyncram_ugj1" {  } { { "db/altsyncram_ugj1.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/altsyncram_ugj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468620883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468620883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ugj1 Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated " "Elaborating entity \"altsyncram_ugj1\" for hierarchy \"Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468620885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m3l2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m3l2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m3l2 " "Found entity 1: altsyncram_m3l2" {  } { { "db/altsyncram_m3l2.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/altsyncram_m3l2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468620979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468620979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m3l2 Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|altsyncram_m3l2:altsyncram1 " "Elaborating entity \"altsyncram_m3l2\" for hierarchy \"Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|altsyncram_m3l2:altsyncram1\"" {  } { { "db/altsyncram_ugj1.tdf" "altsyncram1" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/altsyncram_ugj1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468620983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/decode_3na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468622432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468622432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|altsyncram_m3l2:altsyncram1\|decode_3na:decode4 " "Elaborating entity \"decode_3na\" for hierarchy \"Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|altsyncram_m3l2:altsyncram1\|decode_3na:decode4\"" {  } { { "db/altsyncram_m3l2.tdf" "decode4" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/altsyncram_m3l2.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468622435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/decode_s2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468622498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468622498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|altsyncram_m3l2:altsyncram1\|decode_s2a:rden_decode_a " "Elaborating entity \"decode_s2a\" for hierarchy \"Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|altsyncram_m3l2:altsyncram1\|decode_s2a:rden_decode_a\"" {  } { { "db/altsyncram_m3l2.tdf" "rden_decode_a" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/altsyncram_m3l2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468622502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ehb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ehb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ehb " "Found entity 1: mux_ehb" {  } { { "db/mux_ehb.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/mux_ehb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468622570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468622570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ehb Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|altsyncram_m3l2:altsyncram1\|mux_ehb:mux6 " "Elaborating entity \"mux_ehb\" for hierarchy \"Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|altsyncram_m3l2:altsyncram1\|mux_ehb:mux6\"" {  } { { "db/altsyncram_m3l2.tdf" "mux6" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/altsyncram_m3l2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468622575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ugj1.tdf" "mgl_prim2" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/altsyncram_ugj1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468623353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ugj1.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/altsyncram_ugj1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468623373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000 " "Parameter \"CVALUE\" = \"000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 307200 " "Parameter \"NUMWORDS\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 2 " "Parameter \"SHIFT_COUNT_BITS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 3 " "Parameter \"WIDTH_WORD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 19 " "Parameter \"WIDTHAD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623373 ""}  } { { "db/altsyncram_ugj1.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/altsyncram_ugj1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701468623373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468623566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468623715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Display_Controller:dc\|game_over:go\|altsyncram:altsyncram_component\|altsyncram_ugj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468623847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer0 Display_Controller:dc\|Buffer0:b0 " "Elaborating entity \"Buffer0\" for hierarchy \"Display_Controller:dc\|Buffer0:b0\"" {  } { { "display_controller.v" "b0" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468623906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\"" {  } { { "Buffer0.v" "altsyncram_component" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Buffer0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468623920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\"" {  } { { "Buffer0.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Buffer0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468623941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./start_screen_2.mif " "Parameter \"init_file\" = \"./start_screen_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468623941 ""}  } { { "Buffer0.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Buffer0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701468623941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cfp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cfp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cfp1 " "Found entity 1: altsyncram_cfp1" {  } { { "db/altsyncram_cfp1.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/altsyncram_cfp1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468624015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468624015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cfp1 Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated " "Elaborating entity \"altsyncram_cfp1\" for hierarchy \"Display_Controller:dc\|Buffer0:b0\|altsyncram:altsyncram_component\|altsyncram_cfp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468624016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer1 Display_Controller:dc\|Buffer1:b1 " "Elaborating entity \"Buffer1\" for hierarchy \"Display_Controller:dc\|Buffer1:b1\"" {  } { { "display_controller.v" "b1" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468625839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Display_Controller:dc\|Buffer1:b1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Display_Controller:dc\|Buffer1:b1\|altsyncram:altsyncram_component\"" {  } { { "Buffer1.v" "altsyncram_component" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Buffer1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468625859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Controller:dc\|Buffer1:b1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Display_Controller:dc\|Buffer1:b1\|altsyncram:altsyncram_component\"" {  } { { "Buffer1.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Buffer1.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468625872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Controller:dc\|Buffer1:b1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Display_Controller:dc\|Buffer1:b1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./start_screen_2.mif " "Parameter \"init_file\" = \"./start_screen_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468625873 ""}  } { { "Buffer1.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Buffer1.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701468625873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_km12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_km12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_km12 " "Found entity 1: altsyncram_km12" {  } { { "db/altsyncram_km12.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/altsyncram_km12.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468625971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468625971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_km12 Display_Controller:dc\|Buffer1:b1\|altsyncram:altsyncram_component\|altsyncram_km12:auto_generated " "Elaborating entity \"altsyncram_km12\" for hierarchy \"Display_Controller:dc\|Buffer1:b1\|altsyncram:altsyncram_component\|altsyncram_km12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468625973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_colour Display_Controller:dc\|get_colour:clr_24 " "Elaborating entity \"get_colour\" for hierarchy \"Display_Controller:dc\|get_colour:clr_24\"" {  } { { "display_controller.v" "clr_24" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468626613 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_controller.v(720) " "Verilog HDL Case Statement warning at display_controller.v(720): incomplete case statement has no default case item" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 720 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701468626614 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_controller.v(729) " "Verilog HDL Case Statement warning at display_controller.v(729): incomplete case statement has no default case item" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 729 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701468626614 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_controller.v(718) " "Verilog HDL Case Statement warning at display_controller.v(718): incomplete case statement has no default case item" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701468626615 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clr_24 display_controller.v(718) " "Verilog HDL Always Construct warning at display_controller.v(718): inferring latch(es) for variable \"clr_24\", which holds its previous value in one or more paths through the always construct" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701468626615 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[0\] display_controller.v(718) " "Inferred latch for \"clr_24\[0\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626615 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[1\] display_controller.v(718) " "Inferred latch for \"clr_24\[1\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626615 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[2\] display_controller.v(718) " "Inferred latch for \"clr_24\[2\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626615 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[3\] display_controller.v(718) " "Inferred latch for \"clr_24\[3\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626616 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[4\] display_controller.v(718) " "Inferred latch for \"clr_24\[4\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626616 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[5\] display_controller.v(718) " "Inferred latch for \"clr_24\[5\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626616 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[6\] display_controller.v(718) " "Inferred latch for \"clr_24\[6\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626616 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[7\] display_controller.v(718) " "Inferred latch for \"clr_24\[7\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626616 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[8\] display_controller.v(718) " "Inferred latch for \"clr_24\[8\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626616 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[9\] display_controller.v(718) " "Inferred latch for \"clr_24\[9\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626616 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[10\] display_controller.v(718) " "Inferred latch for \"clr_24\[10\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626616 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[11\] display_controller.v(718) " "Inferred latch for \"clr_24\[11\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626616 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[12\] display_controller.v(718) " "Inferred latch for \"clr_24\[12\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626617 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[13\] display_controller.v(718) " "Inferred latch for \"clr_24\[13\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626617 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[14\] display_controller.v(718) " "Inferred latch for \"clr_24\[14\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626617 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[15\] display_controller.v(718) " "Inferred latch for \"clr_24\[15\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626617 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[16\] display_controller.v(718) " "Inferred latch for \"clr_24\[16\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626617 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[17\] display_controller.v(718) " "Inferred latch for \"clr_24\[17\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626617 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[18\] display_controller.v(718) " "Inferred latch for \"clr_24\[18\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626617 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[19\] display_controller.v(718) " "Inferred latch for \"clr_24\[19\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626617 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[20\] display_controller.v(718) " "Inferred latch for \"clr_24\[20\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626617 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[21\] display_controller.v(718) " "Inferred latch for \"clr_24\[21\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626617 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[22\] display_controller.v(718) " "Inferred latch for \"clr_24\[22\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626617 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_24\[23\] display_controller.v(718) " "Inferred latch for \"clr_24\[23\]\" at display_controller.v(718)" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468626617 "|Connect_Four|Display_Controller:dc|get_colour:clr_24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_master Display_Controller:dc\|vga_master:vgam " "Elaborating entity \"vga_master\" for hierarchy \"Display_Controller:dc\|vga_master:vgam\"" {  } { { "display_controller.v" "vgam" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468626630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac " "Elaborating entity \"vga_controller\" for hierarchy \"Display_Controller:dc\|vga_master:vgam\|vga_controller:vgac\"" {  } { { "vga_all.v" "vgac" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/vga_all.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468626639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_plotter Display_Controller:dc\|vga_master:vgam\|vga_plotter:vgap " "Elaborating entity \"vga_plotter\" for hierarchy \"Display_Controller:dc\|vga_master:vgam\|vga_plotter:vgap\"" {  } { { "vga_all.v" "vgap" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/vga_all.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468626650 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701468627199 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.01.17:10:31 Progress: Loading sld855f42d8/alt_sld_fab_wrapper_hw.tcl " "2023.12.01.17:10:31 Progress: Loading sld855f42d8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468631470 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468634177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468634345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468636966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468637054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468637157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468637282 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468637288 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468637289 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701468638011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld855f42d8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld855f42d8/alt_sld_fab.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/ip/sld855f42d8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468638213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468638213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468638307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468638307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468638308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468638308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468638385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468638385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468638476 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468638476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468638476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468638549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468638549 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|Ram0 " "RAM logic \"FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|avconf:avc\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "avconf/avconf.v" "Ram0" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/avconf/avconf.v" 131 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701468641139 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701468641139 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Controller:dc\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Controller:dc\|Div2\"" {  } { { "display_controller.v" "Div2" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701468643410 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Controller:dc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Controller:dc\|Div0\"" {  } { { "display_controller.v" "Div0" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701468643410 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Controller:dc\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Controller:dc\|Div1\"" {  } { { "display_controller.v" "Div1" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701468643410 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701468643410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Controller:dc\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Display_Controller:dc\|lpm_divide:Div2\"" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468643479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Controller:dc\|lpm_divide:Div2 " "Instantiated megafunction \"Display_Controller:dc\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468643479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468643479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468643479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468643479 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701468643479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/lpm_divide_lbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468643527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468643527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468643556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468643556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/alt_u_div_sve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468643612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468643612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Controller:dc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Display_Controller:dc\|lpm_divide:Div0\"" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 106 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468643703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Controller:dc\|lpm_divide:Div0 " "Instantiated megafunction \"Display_Controller:dc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468643703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468643703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468643703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468643703 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 106 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701468643703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468643755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468643755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468643784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468643784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468643844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468643844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Controller:dc\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Display_Controller:dc\|lpm_divide:Div1\"" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468643957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Controller:dc\|lpm_divide:Div1 " "Instantiated megafunction \"Display_Controller:dc\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468643957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468643957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468643957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468643957 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701468643957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/lpm_divide_nbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468644009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468644009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468644041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468644041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701468644106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468644106 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701468644843 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[20\] Display_Controller:dc\|get_colour:clr_24\|clr_24\[17\] " "Duplicate LATCH primitive \"Display_Controller:dc\|get_colour:clr_24\|clr_24\[20\]\" merged with LATCH primitive \"Display_Controller:dc\|get_colour:clr_24\|clr_24\[17\]\"" {  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701468644968 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701468644968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[16\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[0\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644975 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[17\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644975 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[18\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[0\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644975 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[19\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644975 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[21\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644976 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[22\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[0\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644976 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[23\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644976 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[8\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644976 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[9\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[0\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644976 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[10\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[0\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644976 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[11\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644976 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[12\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644976 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[13\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644976 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[14\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644976 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[15\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644976 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[0\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644977 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[1\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[0\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644977 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[2\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644977 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[3\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644977 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[4\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644977 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[5\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644977 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[6\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644977 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_Controller:dc\|get_colour:clr_24\|clr_24\[7\] " "Latch Display_Controller:dc\|get_colour:clr_24\|clr_24\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|game_state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|game_state\[0\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 129 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644978 ""}  } { { "display_controller.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/display_controller.v" 718 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_DP:fd\|next\[0\] " "Latch FSM_DP:fd\|next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|curr\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|curr\[1\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 214 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644978 ""}  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_DP:fd\|next\[1\] " "Latch FSM_DP:fd\|next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|curr\[2\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|curr\[2\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 214 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644978 ""}  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_DP:fd\|next\[3\] " "Latch FSM_DP:fd\|next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|curr\[3\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|curr\[3\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 214 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644978 ""}  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_DP:fd\|next\[2\] " "Latch FSM_DP:fd\|next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_DP:fd\|curr\[2\] " "Ports D and ENA on the latch are fed by the same signal FSM_DP:fd\|curr\[2\]" {  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 214 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701468644978 ""}  } { { "FSM.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/FSM.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701468644978 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "Connect_Four.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Connect_Four.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701468647056 "|Connect_Four|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Connect_Four.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Connect_Four.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701468647056 "|Connect_Four|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Connect_Four.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Connect_Four.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701468647056 "|Connect_Four|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Connect_Four.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Connect_Four.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701468647056 "|Connect_Four|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Connect_Four.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/Connect_Four.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701468647056 "|Connect_Four|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701468647056 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468647309 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701468650230 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/output_files/Connect_Four.map.smsg " "Generated suppressed messages file C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/output_files/Connect_Four.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468650712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701468652303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701468652303 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance FSM_DP:fd\|DE1_SoC_Audio_Example:aud\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701468652553 ""}  } { { "db/audio_clock_altpll.v" "" { Text "C:/Users/mimo2/OneDrive/Desktop/UofT/Yr_2/Fall/ECE241/Project/connect_four/db/audio_clock_altpll.v" 62 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1701468652553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3819 " "Implemented 3819 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701468653063 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701468653063 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701468653063 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3226 " "Implemented 3226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701468653063 ""} { "Info" "ICUT_CUT_TM_RAMS" "484 " "Implemented 484 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701468653063 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701468653063 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "11 " "Implemented 11 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701468653063 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701468653063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5159 " "Peak virtual memory: 5159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701468653153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 17:10:53 2023 " "Processing ended: Fri Dec 01 17:10:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701468653153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701468653153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701468653153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701468653153 ""}
