// Seed: 2859675353
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input wand id_2,
    output tri0 id_3
);
  wire id_5;
  wire id_6 = id_6;
  assign id_6 = id_1;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1
    , id_9,
    output tri1 id_2,
    input wand id_3,
    input tri id_4,
    output wire id_5,
    output wor id_6,
    input tri1 id_7
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_2 (
    input wand id_0,
    input wand id_1,
    output supply0 id_2,
    input wand id_3,
    output wire id_4,
    output uwire id_5,
    input tri0 id_6,
    output uwire id_7,
    input tri0 id_8#(
        .id_12(1),
        .id_13(1),
        .id_14(-1)
    ),
    input wor id_9
    , id_15,
    input tri0 id_10
);
  logic id_16, id_17;
  assign id_13 = -1;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_3,
      id_5
  );
endmodule
