// Seed: 1423033215
module module_0 (
    input uwire id_0
);
  if (1 - {id_0, 1} === id_0) reg id_2;
  else begin
    wire id_3;
    wire id_4;
  end
  always begin
    id_2 <= 1'h0;
  end
  reg id_5;
  reg id_6;
  initial begin
    if (1) begin
      id_5 = 1 ? id_6 : id_2;
      $display;
    end else begin
      if (1)
        if ((1)) id_5 = 1'b0;
        else begin
          $display(id_6, 1, 1);
        end
      wait (1);
      id_5 <= 1 == id_0;
    end
  end
  wire id_7;
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1,
    input  wand  id_2
);
  assign id_0 = 1;
  id_4(
      .id_0(), .id_1(1 * 1), .id_2(id_0), .id_3(1'b0)
  );
  assign id_1 = id_2;
  module_0(
      id_2
  );
  assign id_4 = id_4;
endmodule
