
synthesis -f "MCPU_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Thu Nov 19 19:56:33 2020


Command Line:  synthesis -f MCPU_impl1_lattice.synproj -gui -msgset C:/Users/10352/vhdl-labs/lab9_MCPU/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = cpu2system.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/10352/vhdl-labs/lab9_MCPU/impl1 (searchpath added)
-p C:/Users/10352/vhdl-labs/lab9_MCPU (searchpath added)
VHDL library = work
VHDL design file = C:/Users/10352/vhdl-labs/lab9_MCPU/cpu2system.vhd
VHDL design file = C:/Users/10352/vhdl-labs/lab9_MCPU/sram64kx8.vhd
VHDL design file = C:/Users/10352/vhdl-labs/lab9_MCPU/tb02cpu2.vhd
NGD file = MCPU_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="C:/Users/10352/vhdl-labs/lab9_MCPU/impl1"  />
Analyzing VHDL file c:/users/10352/vhdl-labs/lab9_mcpu/cpu2system.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/10352/vhdl-labs/lab9_mcpu/cpu2system.vhd(7): " arg1="cpu2system" arg2="c:/users/10352/vhdl-labs/lab9_mcpu/cpu2system.vhd" arg3="7"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/10352/vhdl-labs/lab9_mcpu/cpu2system.vhd(14): " arg1="arch" arg2="c:/users/10352/vhdl-labs/lab9_mcpu/cpu2system.vhd" arg3="14"  />
unit cpu2system is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(10): " arg1="sram64kx8" arg2="c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd" arg3="10"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(23): " arg1="sram_behaviour" arg2="c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd" arg3="23"  />
unit cpu2system is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/10352/vhdl-labs/lab9_mcpu/tb02cpu2.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/10352/vhdl-labs/lab9_mcpu/tb02cpu2.vhd(9): " arg1="cpu8bit2" arg2="c:/users/10352/vhdl-labs/lab9_mcpu/tb02cpu2.vhd" arg3="9"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/10352/vhdl-labs/lab9_mcpu/tb02cpu2.vhd(20): " arg1="cpu_arch" arg2="c:/users/10352/vhdl-labs/lab9_mcpu/tb02cpu2.vhd" arg3="20"  />
unit cpu2system is not yet analyzed. VHDL-1485
unit cpu2system is not yet analyzed. VHDL-1485
c:/users/10352/vhdl-labs/lab9_mcpu/cpu2system.vhd(7): executing cpu2system(arch)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="c:/users/10352/vhdl-labs/lab9_mcpu/cpu2system.vhd(12): " arg1="cpu2system" arg2="arch" arg3="c:/users/10352/vhdl-labs/lab9_mcpu/cpu2system.vhd" arg4="12"  />
Top module name (VHDL): cpu2system
Last elaborated design is cpu2system(arch)
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = cpu2system.
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(83): Transparent Latch \RAM/addr_5__I_0_i1 gate is stuck at One&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(83): Transparent Latch \RAM/addr_5__I_0_i2 gate is stuck at One&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(83): Transparent Latch \RAM/addr_5__I_0_i3 gate is stuck at One&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(83): Transparent Latch \RAM/addr_5__I_0_i4 gate is stuck at One&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(83): Transparent Latch \RAM/addr_5__I_0_i5 gate is stuck at One&#xA;"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0="c:/users/10352/vhdl-labs/lab9_mcpu/sram64kx8.vhd(83): Transparent Latch \RAM/addr_5__I_0_i6 gate is stuck at One&#xA;"  />



GSR instance connected to net reset_c.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in cpu2system_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   1184 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file MCPU_impl1.ngd.

################### Begin Area Report (cpu2system)######################
Number of register bits => 536 of 4635 (11 % )
CCU2D => 6
FD1P3AX => 15
FD1S1A => 416
FD1S1AY => 96
FD1S3AX => 6
FD1S3IX => 3
GSR => 1
IB => 2
L6MUX21 => 96
LUT4 => 395
OB => 9
PFUMX => 136
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 65
  Net : clk_c, loads : 26
  Net : CPU/mem_35__7__N_190, loads : 8
  Net : CPU/mem_36__7__N_193, loads : 8
  Net : CPU/mem_1__7__N_88, loads : 8
  Net : CPU/mem_37__7__N_196, loads : 8
  Net : CPU/mem_3__7__N_94, loads : 8
  Net : CPU/mem_38__7__N_199, loads : 8
  Net : CPU/mem_5__7__N_100, loads : 8
  Net : CPU/mem_40__7__N_205, loads : 8
  Net : CPU/mem_8__7__N_109, loads : 8
  Net : CPU/mem_41__7__N_208, loads : 8
  Net : CPU/mem_10__7__N_115, loads : 8
  Net : CPU/mem_42__7__N_211, loads : 8
  Net : CPU/mem_12__7__N_121, loads : 8
  Net : CPU/mem_43__7__N_214, loads : 8
  Net : CPU/mem_14__7__N_127, loads : 8
  Net : CPU/mem_44__7__N_217, loads : 8
  Net : CPU/mem_17__7__N_136, loads : 8
  Net : CPU/mem_45__7__N_220, loads : 8
  Net : CPU/mem_19__7__N_142, loads : 8
  Net : CPU/mem_46__7__N_223, loads : 8
  Net : CPU/mem_21__7__N_148, loads : 8
  Net : CPU/mem_48__7__N_229, loads : 8
  Net : CPU/mem_24__7__N_157, loads : 8
  Net : CPU/mem_49__7__N_232, loads : 8
  Net : CPU/mem_26__7__N_163, loads : 8
  Net : CPU/mem_50__7__N_235, loads : 8
  Net : CPU/mem_28__7__N_169, loads : 8
  Net : CPU/mem_51__7__N_238, loads : 8
  Net : CPU/mem_30__7__N_175, loads : 8
  Net : CPU/mem_52__7__N_241, loads : 8
  Net : CPU/mem_33__7__N_184, loads : 8
  Net : CPU/mem_53__7__N_244, loads : 8
  Net : CPU/mem_0__7__N_83, loads : 8
  Net : CPU/mem_54__7__N_247, loads : 8
  Net : CPU/mem_4__7__N_97, loads : 8
  Net : CPU/mem_56__7__N_253, loads : 8
  Net : CPU/mem_9__7__N_112, loads : 8
  Net : CPU/mem_57__7__N_256, loads : 8
  Net : CPU/mem_13__7__N_124, loads : 8
  Net : CPU/mem_58__7__N_259, loads : 8
  Net : CPU/mem_18__7__N_139, loads : 8
  Net : CPU/mem_59__7__N_262, loads : 8
  Net : CPU/mem_22__7__N_151, loads : 8
  Net : CPU/mem_60__7__N_265, loads : 8
  Net : CPU/mem_27__7__N_166, loads : 8
  Net : CPU/mem_61__7__N_268, loads : 8
  Net : CPU/mem_32__7__N_181, loads : 8
  Net : CPU/mem_62__7__N_271, loads : 8
  Net : CPU/mem_2__7__N_91, loads : 8
  Net : CPU/mem_25__7__N_160, loads : 8
  Net : CPU/mem_11__7__N_118, loads : 8
  Net : CPU/mem_29__7__N_172, loads : 8
  Net : CPU/mem_20__7__N_145, loads : 8
  Net : CPU/mem_34__7__N_187, loads : 8
  Net : CPU/mem_16__7__N_133, loads : 8
  Net : CPU/mem_6__7__N_103, loads : 8
  Net : RAM/mem_55__7__N_250, loads : 8
  Net : RAM/mem_23__7__N_154, loads : 8
  Net : RAM/mem_47__7__N_226, loads : 8
  Net : RAM/mem_63__7__N_274, loads : 8
  Net : RAM/mem_31__7__N_178, loads : 8
  Net : RAM/mem_15__7__N_130, loads : 8
  Net : RAM/mem_39__7__N_202, loads : 8
  Net : RAM/mem_7__7__N_106, loads : 8
Clock Enable Nets
Number of Clock Enables: 3
Top 3 highest fanout Clock Enables:
  Net : CPU/clk_c_enable_15, loads : 8
  Net : CPU/clk_c_enable_7, loads : 6
  Net : CPU/clk_c_enable_8, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : CPU/address_0, loads : 269
  Net : CPU/address_1, loads : 147
  Net : CPU/address_2, loads : 75
  Net : RAM/data_7, loads : 69
  Net : RAM/data_6, loads : 68
  Net : RAM/data_5, loads : 66
  Net : RAM/data_4, loads : 66
  Net : RAM/data_3, loads : 66
  Net : RAM/data_2, loads : 66
  Net : RAM/data_1, loads : 66
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk64 [get_nets mem_0__7__N_83]         |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk63 [get_nets mem_1__7__N_88]         |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk62 [get_nets mem_2__7__N_91]         |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk61 [get_nets mem_3__7__N_94]         |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk60 [get_nets mem_62__7__N_271]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk59 [get_nets mem_61__7__N_268]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk58 [get_nets mem_60__7__N_265]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk57 [get_nets mem_59__7__N_262]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk56 [get_nets mem_58__7__N_259]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk55 [get_nets mem_57__7__N_256]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk54 [get_nets mem_56__7__N_253]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk53 [get_nets \RAM/mem_55__7__N_250]  |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk52 [get_nets mem_54__7__N_247]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk51 [get_nets mem_53__7__N_244]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk50 [get_nets mem_52__7__N_241]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk49 [get_nets mem_51__7__N_238]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk48 [get_nets mem_50__7__N_235]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk47 [get_nets mem_49__7__N_232]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk46 [get_nets mem_48__7__N_229]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk45 [get_nets \RAM/mem_47__7__N_226]  |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk44 [get_nets mem_46__7__N_223]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk43 [get_nets mem_45__7__N_220]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk42 [get_nets mem_44__7__N_217]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk41 [get_nets mem_43__7__N_214]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk40 [get_nets mem_42__7__N_211]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk39 [get_nets mem_41__7__N_208]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk38 [get_nets mem_40__7__N_205]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk37 [get_nets \RAM/mem_39__7__N_202]  |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk36 [get_nets mem_38__7__N_199]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk35 [get_nets mem_37__7__N_196]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk34 [get_nets mem_36__7__N_193]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk33 [get_nets mem_35__7__N_190]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk32 [get_nets mem_34__7__N_187]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk31 [get_nets mem_33__7__N_184]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk30 [get_nets mem_32__7__N_181]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk29 [get_nets \RAM/mem_31__7__N_178]  |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk28 [get_nets mem_30__7__N_175]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk27 [get_nets mem_29__7__N_172]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk26 [get_nets mem_28__7__N_169]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk25 [get_nets mem_27__7__N_166]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk24 [get_nets mem_26__7__N_163]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk23 [get_nets \RAM/mem_63__7__N_274]  |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk22 [get_nets mem_25__7__N_160]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk21 [get_nets mem_20__7__N_145]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk20 [get_nets mem_24__7__N_157]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk19 [get_nets mem_19__7__N_142]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk18 [get_nets \RAM/mem_23__7__N_154]  |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk17 [get_nets mem_18__7__N_139]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk16 [get_nets mem_17__7__N_136]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk15 [get_nets mem_22__7__N_151]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk14 [get_nets mem_16__7__N_133]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk13 [get_nets mem_21__7__N_148]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk12 [get_nets \RAM/mem_15__7__N_130]  |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk11 [get_nets mem_14__7__N_127]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk10 [get_nets mem_13__7__N_124]       |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk9 [get_nets mem_12__7__N_121]        |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk8 [get_nets mem_11__7__N_118]        |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk7 [get_nets mem_10__7__N_115]        |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets mem_9__7__N_112]         |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets mem_8__7__N_109]         |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets \RAM/mem_7__7__N_106]    |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets mem_6__7__N_103]         |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets mem_5__7__N_100]         |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets mem_4__7__N_97]          |  200.000 MHz|  109.757 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|   63.682 MHz|    13 *
                                        |             |             |
--------------------------------------------------------------------------------


65 constraints not met.


Peak Memory Usage: 86.184  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.891  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "MCPU_impl1.ngd" -o "MCPU_impl1_map.ncd" -pr "MCPU_impl1.prf" -mp "MCPU_impl1.mrp" -lpf "C:/Users/10352/vhdl-labs/lab9_MCPU/impl1/MCPU_impl1.lpf" -lpf "C:/Users/10352/vhdl-labs/lab9_MCPU/MCPU.lpf" -c 0           
map:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: MCPU_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    536 out of  4635 (12%)
      PFU registers:          536 out of  4320 (12%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       406 out of  2160 (19%)
      SLICEs as Logic/ROM:    406 out of  2160 (19%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:          6 out of  2160 (0%)
   Number of LUT4s:        407 out of  4320 (9%)
      Number used as logic LUTs:        395
      Number used as distributed RAM:     0
      Number used as ripple logic:       12
      Number used as shift registers:     0
   Number of PIO sites used: 11 + 4(JTAG) out of 105 (14%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  65
     Net clk_c: 14 loads, 14 rising, 0 falling (Driver: PIO clk )
     Net RAM/mem_62__7__N_271: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_13 )
     Net RAM/mem_61__7__N_268: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_12 )
     Net RAM/mem_60__7__N_265: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_11 )
     Net RAM/mem_59__7__N_262: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_10 )
     Net RAM/mem_58__7__N_259: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_9 )
     Net RAM/mem_57__7__N_256: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_53 )
     Net RAM/mem_56__7__N_253: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_54 )
     Net RAM/mem_55__7__N_250: 4 loads, 4 rising, 0 falling (Driver: RAM/i1_2_lut_4_lut )
     Net RAM/mem_54__7__N_247: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_20 )
     Net RAM/mem_53__7__N_244: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_19 )
     Net RAM/mem_52__7__N_241: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_18 )
     Net RAM/mem_51__7__N_238: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_17 )
     Net RAM/mem_50__7__N_235: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_16 )
     Net RAM/mem_49__7__N_232: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_15 )
     Net RAM/mem_48__7__N_229: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_14 )
     Net RAM/mem_47__7__N_226: 4 loads, 4 rising, 0 falling (Driver: RAM/i1_2_lut_4_lut_adj_71 )
     Net RAM/mem_46__7__N_223: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_27 )
     Net RAM/mem_45__7__N_220: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_26 )
     Net RAM/mem_44__7__N_217: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_25 )
     Net RAM/mem_43__7__N_214: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_24 )
     Net RAM/mem_42__7__N_211: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_23 )
     Net RAM/mem_41__7__N_208: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_22 )
     Net RAM/mem_40__7__N_205: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_21 )
     Net RAM/mem_39__7__N_202: 4 loads, 4 rising, 0 falling (Driver: RAM/i1_2_lut_4_lut_adj_72 )
     Net RAM/mem_38__7__N_199: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_34 )
     Net RAM/mem_37__7__N_196: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_33 )
     Net RAM/mem_36__7__N_193: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_32 )
     Net RAM/mem_35__7__N_190: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_31 )
     Net RAM/mem_34__7__N_187: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_30 )
     Net RAM/mem_33__7__N_184: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_29 )
     Net RAM/mem_32__7__N_181: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_28 )
     Net RAM/mem_31__7__N_178: 4 loads, 4 rising, 0 falling (Driver: RAM/i1_2_lut_4_lut_adj_73 )
     Net RAM/mem_30__7__N_175: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_41 )
     Net RAM/mem_29__7__N_172: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_40 )
     Net RAM/mem_28__7__N_169: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_39 )
     Net RAM/mem_27__7__N_166: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_38 )
     Net RAM/mem_26__7__N_163: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_37 )
     Net RAM/mem_25__7__N_160: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_36 )
     Net RAM/mem_24__7__N_157: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_35 )
     Net RAM/mem_23__7__N_154: 4 loads, 4 rising, 0 falling (Driver: RAM/i1_2_lut_4_lut_adj_74 )
     Net RAM/mem_22__7__N_151: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_48 )
     Net RAM/mem_21__7__N_148: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_47 )
     Net RAM/mem_63__7__N_274: 4 loads, 4 rising, 0 falling (Driver: RAM/i1_2_lut_4_lut_adj_75 )
     Net RAM/mem_20__7__N_145: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_46 )
     Net RAM/mem_19__7__N_142: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_45 )
     Net RAM/mem_18__7__N_139: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_44 )
     Net RAM/mem_17__7__N_136: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_43 )
     Net RAM/mem_16__7__N_133: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_42 )
     Net RAM/mem_15__7__N_130: 4 loads, 4 rising, 0 falling (Driver: RAM/i1_2_lut_4_lut_adj_77 )
     Net RAM/mem_14__7__N_127: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_60 )
     Net RAM/mem_13__7__N_124: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_61 )
     Net RAM/mem_12__7__N_121: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut )
     Net RAM/mem_11__7__N_118: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_62 )
     Net RAM/mem_10__7__N_115: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_51 )
     Net RAM/mem_9__7__N_112: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_50 )
     Net RAM/mem_8__7__N_109: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_49 )
     Net RAM/mem_7__7__N_106: 4 loads, 4 rising, 0 falling (Driver: RAM/i1_2_lut_4_lut_adj_79 )
     Net RAM/mem_6__7__N_103: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_8 )
     Net RAM/mem_5__7__N_100: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_52 )
     Net RAM/mem_4__7__N_97: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_55 )
     Net RAM/mem_3__7__N_94: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_56 )
     Net RAM/mem_2__7__N_91: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_57 )
     Net RAM/mem_1__7__N_88: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_58 )
     Net RAM/mem_0__7__N_83: 4 loads, 4 rising, 0 falling (Driver: CPU/i1_2_lut_3_lut_4_lut_adj_59 )
   Number of Clock Enables:  3
     Net CPU/clk_c_enable_7: 3 loads, 3 LSLICEs
     Net CPU/clk_c_enable_15: 4 loads, 4 LSLICEs
     Net CPU/clk_c_enable_8: 1 loads, 1 LSLICEs
   Number of LSRs:  2
     Net CPU/n1895: 2 loads, 2 LSLICEs
     Net CPU/n430: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net address_0: 270 loads
     Net address_1: 148 loads
     Net address_2: 76 loads
     Net data_6: 68 loads
     Net data_7: 68 loads
     Net data_0: 66 loads
     Net data_1: 66 loads
     Net data_2: 66 loads
     Net data_3: 66 loads
     Net data_4: 66 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 53 MB

Dumping design to file MCPU_impl1_map.ncd.

ncd2vdb "MCPU_impl1_map.ncd" ".vdbs/MCPU_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.

trce -f "MCPU_impl1.mt" -o "MCPU_impl1.tw1" "MCPU_impl1_map.ncd" "MCPU_impl1.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file mcpu_impl1_map.ncd.
Design name: cpu2system
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Thu Nov 19 19:56:39 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o MCPU_impl1.tw1 -gui -msgset C:/Users/10352/vhdl-labs/lab9_MCPU/promote.xml MCPU_impl1_map.ncd MCPU_impl1.prf 
Design file:     mcpu_impl1_map.ncd
Preference file: mcpu_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 81572 paths, 65 nets, and 2285 connections (89.78% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Thu Nov 19 19:56:40 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o MCPU_impl1.tw1 -gui -msgset C:/Users/10352/vhdl-labs/lab9_MCPU/promote.xml MCPU_impl1_map.ncd MCPU_impl1.prf 
Design file:     mcpu_impl1_map.ncd
Preference file: mcpu_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 81572 paths, 65 nets, and 2351 connections (92.38% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 61 MB


ldbanno "MCPU_impl1_map.ncd" -n Verilog -o "MCPU_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the MCPU_impl1_map design file.


Loading design for application ldbanno from file MCPU_impl1_map.ncd.
Design name: cpu2system
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design MCPU_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file MCPU_impl1_mapvo.vo
Writing SDF timing to file MCPU_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 54 MB

ldbanno "MCPU_impl1_map.ncd" -n VHDL -o "MCPU_impl1_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the MCPU_impl1_map design file.


Loading design for application ldbanno from file MCPU_impl1_map.ncd.
Design name: cpu2system
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design MCPU_impl1_map.ncd into .ldb format.
Writing VHDL netlist to file MCPU_impl1_mapvho.vho
Writing SDF timing to file MCPU_impl1_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 55 MB

mpartrce -p "MCPU_impl1.p2t" -f "MCPU_impl1.p3t" -tf "MCPU_impl1.pt" "MCPU_impl1_map.ncd" "MCPU_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "MCPU_impl1_map.ncd"
Thu Nov 19 19:56:44 2020

PAR: Place And Route Diamond (64-bit) 3.11.0.396.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/10352/vhdl-labs/lab9_MCPU/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF MCPU_impl1_map.ncd MCPU_impl1.dir/5_1.ncd MCPU_impl1.prf
Preference file: MCPU_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file MCPU_impl1_map.ncd.
Design name: cpu2system
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   11+4(JTAG)/280     5% used
                  11+4(JTAG)/105     14% bonded

   SLICE            406/2160         18% used

   GSR                1/1           100% used


Number of Signals: 907
Number of Connections: 2545

Pin Constraint Summary:
   10 out of 11 pins locked (90% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_c (driver: clk, clk load #: 14)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_c" arg1="Primary" arg2="clk" arg3="C1" arg4="Primary"  />

No signal is selected as secondary clock.

Signal reset_c is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 14 secs 

Starting Placer Phase 1.
.....................
Placer score = 149672.
Finished Placer Phase 1.  REAL time: 22 secs 

Starting Placer Phase 2.
.
Placer score =  149389
Finished Placer Phase 2.  REAL time: 22 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk_c" from comp "clk" on PIO site "C1 (PL4A)", clk load = 14

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 0 out of 8 (0%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   11 + 4(JTAG) out of 280 (5.4%) PIO sites used.
   11 + 4(JTAG) out of 105 (14.3%) bonded PIO sites used.
   Number of PIO comps: 11; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 0 / 26 (  0%) | -          | -         |
| 1        | 3 / 26 ( 11%) | 2.5V       | -         |
| 2        | 7 / 28 ( 25%) | 2.5V       | -         |
| 3        | 0 / 7 (  0%)  | -          | -         |
| 4        | 0 / 8 (  0%)  | -          | -         |
| 5        | 1 / 10 ( 10%) | 2.5V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 21 secs 

Dumping design to file MCPU_impl1.dir/5_1.ncd.

0 connections routed; 2545 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=RAM/mem_62__7__N_271 loads=4 clock_loads=4&#xA;   Signal=RAM/mem_61__7__N_268 loads=4 clock_loads=4&#xA;   Signal=RAM/mem_60__7__N_265 loads=4 clock_loads=4&#xA;   Signal=RAM/mem_59__7__N_262 loads=4 clock_loads=4&#xA;   Signal=RAM/mem_58__7__N_259 loads=4 clock_loads=4&#xA;   Signal=RAM/mem_57__7__N_256 loads=4 clock_loads=4&#xA;   Sig   ....   lock_loads=4&#xA;   Signal=RAM/mem_2__7__N_91 loads=4 clock_loads=4&#xA;   Signal=RAM/mem_1__7__N_88 loads=4 clock_loads=4&#xA;   Signal=RAM/mem_0__7__N_83 loads=4 clock_loads=4"  />

Completed router resource preassignment. Real time: 30 secs 

Start NBR router at 19:57:14 11/19/20

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 19:57:14 11/19/20

Start NBR section for initial routing at 19:57:16 11/19/20
Level 4, iteration 1
265(0.11%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 63.289ns/0.000ns; real time: 33 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 19:57:17 11/19/20
Level 4, iteration 1
199(0.08%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 58.519ns/0.000ns; real time: 34 secs 
Level 4, iteration 2
149(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 58.770ns/0.000ns; real time: 35 secs 
Level 4, iteration 3
130(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.432ns/0.000ns; real time: 36 secs 
Level 4, iteration 4
108(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.432ns/0.000ns; real time: 36 secs 
Level 4, iteration 5
88(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.432ns/0.000ns; real time: 37 secs 
Level 4, iteration 6
84(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.432ns/0.000ns; real time: 37 secs 
Level 4, iteration 7
76(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 56.923ns/0.000ns; real time: 38 secs 
Level 4, iteration 8
72(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 56.923ns/0.000ns; real time: 38 secs 
Level 4, iteration 9
66(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 56.986ns/0.000ns; real time: 38 secs 
Level 4, iteration 10
60(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 56.986ns/0.000ns; real time: 39 secs 
Level 4, iteration 11
56(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 56.986ns/0.000ns; real time: 39 secs 
Level 4, iteration 12
49(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 56.986ns/0.000ns; real time: 39 secs 
Level 4, iteration 13
35(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.973ns/0.000ns; real time: 40 secs 
Level 4, iteration 14
30(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.973ns/0.000ns; real time: 40 secs 
Level 4, iteration 15
25(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 41 secs 
Level 4, iteration 16
15(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 41 secs 
Level 4, iteration 17
11(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 41 secs 
Level 4, iteration 18
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 41 secs 
Level 4, iteration 19
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 42 secs 
Level 4, iteration 20
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 42 secs 
Level 4, iteration 21
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 42 secs 
Level 4, iteration 22
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 43 secs 
Level 4, iteration 23
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.794ns/0.000ns; real time: 43 secs 
Level 4, iteration 24
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.794ns/0.000ns; real time: 43 secs 
Level 4, iteration 25
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 44 secs 
Level 4, iteration 26
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 44 secs 
Level 4, iteration 27
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 44 secs 
Level 4, iteration 28
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 44 secs 
Level 4, iteration 29
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 45 secs 
Level 4, iteration 30
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 45 secs 
Level 4, iteration 31
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 45 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 19:57:29 11/19/20
    <postMsg mid="62001129" type="Warning" dynamic="2" navigation="0" arg0="4096" arg1="250"  />

Start NBR section for re-routing at 19:57:31 11/19/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 57.789ns/0.000ns; real time: 47 secs 

Start NBR section for post-routing at 19:57:31 11/19/20

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 57.789ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=RAM/mem_62__7__N_271 loads=4 clock_loads=4&#xA;   Signal=RAM/mem_61__7__N_268 loads=4 clock_loads=4&#xA;   Signal=RAM/mem_60__7__N_265 loads=4 clock_loads=4&#xA;   Signal=RAM/mem_59__7__N_262 loads=4 clock_loads=4&#xA;   Signal=RAM/mem_58__7__N_259 loads=4 clock_loads=4&#xA;   Signal=RAM/mem_57__7__N_256 loads=4 clock_loads=4&#xA;   Sig   ....   lock_loads=4&#xA;   Signal=RAM/mem_2__7__N_91 loads=4 clock_loads=4&#xA;   Signal=RAM/mem_1__7__N_88 loads=4 clock_loads=4&#xA;   Signal=RAM/mem_0__7__N_83 loads=4 clock_loads=4"  />

Total CPU time 51 secs 
Total REAL time: 52 secs 
Completely routed.
End of route.  2545 routed (100.00%); 0 unrouted.

Hold time timing score: 7371, hold timing errors: 4096

Timing score: 0 

Dumping design to file MCPU_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 57.789
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = -3.116
PAR_SUMMARY::Timing score<hold /<ns>> = 7371.657
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 51 secs 
Total REAL time to completion: 52 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "MCPU_impl1.pt" -o "MCPU_impl1.twr" "MCPU_impl1.ncd" "MCPU_impl1.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file mcpu_impl1.ncd.
Design name: cpu2system
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Thu Nov 19 19:57:37 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o MCPU_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab9_MCPU/promote.xml MCPU_impl1.ncd MCPU_impl1.prf 
Design file:     mcpu_impl1.ncd
Preference file: mcpu_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 81572 paths, 65 nets, and 2371 connections (93.16% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Thu Nov 19 19:57:38 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o MCPU_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab9_MCPU/promote.xml MCPU_impl1.ncd MCPU_impl1.prf 
Design file:     mcpu_impl1.ncd
Preference file: mcpu_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 4096  Score: 7371657
Cumulative negative slack: 7371657

Constraints cover 81572 paths, 65 nets, and 2368 connections (93.05% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 4096 (hold)
Score: 0 (setup), 7371657 (hold)
Cumulative negative slack: 7371657 (0+7371657)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 62 MB


iotiming  "MCPU_impl1.ncd" "MCPU_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file mcpu_impl1.ncd.
Design name: cpu2system
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application iotiming from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file mcpu_impl1.ncd.
Design name: cpu2system
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file mcpu_impl1.ncd.
Design name: cpu2system
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file mcpu_impl1.ncd.
Design name: cpu2system
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

ibisgen "MCPU_impl1.pad" "C:/lscc/diamond/3.11_x64/cae_library/ibis/machxo2.ibs"   
IBIS Models Generator: Lattice Diamond (64-bit) 3.11.0.396.4

Thu Nov 19 19:57:42 2020

Comp: akku_o[0]
 Site: N13
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: akku_o[1]
 Site: M12
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: akku_o[2]
 Site: P12
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: akku_o[3]
 Site: M11
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: akku_o[4]
 Site: P11
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: akku_o[5]
 Site: N10
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: akku_o[6]
 Site: N9
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: akku_o[7]
 Site: P9
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: akku_o[8]
 Site: M9
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=SLOW 
-----------------------
Comp: clk
 Site: C1
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: reset
 Site: L14
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Created design models.


Generating: C:\Users\10352\vhdl-labs\lab9_MCPU\impl1\IBIS\MCPU_impl1.ibs


    <postMsg mid="1191031" type="Info"    dynamic="0" navigation="0"  />

ldbanno "MCPU_impl1.ncd" -n Verilog  -o "MCPU_impl1_vo.vo"         -w -neg
ldbanno: version Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the MCPU_impl1 design file.


Loading design for application ldbanno from file MCPU_impl1.ncd.
Design name: cpu2system
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design MCPU_impl1.ncd into .ldb format.
Loading preferences from mcpu_impl1.prf.
Writing Verilog netlist to file MCPU_impl1_vo.vo
Writing SDF timing to file MCPU_impl1_vo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 58 MB

ldbanno "MCPU_impl1.ncd" -n VHDL -o "MCPU_impl1_vho.vho"         -w -neg 
ldbanno: version Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the MCPU_impl1 design file.


Loading design for application ldbanno from file MCPU_impl1.ncd.
Design name: cpu2system
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application ldbanno from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design MCPU_impl1.ncd into .ldb format.
Loading preferences from mcpu_impl1.prf.
Writing VHDL netlist to file MCPU_impl1_vho.vho
Writing SDF timing to file MCPU_impl1_vho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 58 MB

tmcheck -par "MCPU_impl1.par" 

bitgen -f "MCPU_impl1.t2b" -w "MCPU_impl1.ncd"  "MCPU_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file MCPU_impl1.ncd.
Design name: cpu2system
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from MCPU_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "MCPU_impl1.bit".
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 268 MB

tmcheck -par "MCPU_impl1.par" 

bitgen -f "MCPU_impl1.t2b" -w "MCPU_impl1.ncd"  -jedec "MCPU_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file MCPU_impl1.ncd.
Design name: cpu2system
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from MCPU_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "MCPU_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 266 MB
