Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Nov  7 22:44:44 2015
| Host         : asbestos running 64-bit Gentoo Base System release 2.2
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4_timing_summary_routed.rpt -rpx nexys4_timing_summary_routed.rpx
| Design       : nexys4
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clocks/fsmclkgen/output_reg_reg/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clocks/serialclkgen/output_reg_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 79 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.905        0.000                      0                  110        0.089        0.000                      0                  110        3.000        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  bclk_clkgen0        {0.000 40.690}     81.379          12.288          
  clkfbout_clkgen0    {0.000 10.000}     20.000          50.000          
  mclk_clkgen0        {0.000 20.345}     40.690          24.576          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  bclk_clkgen0_1      {0.000 40.690}     81.379          12.288          
  clkfbout_clkgen0_1  {0.000 10.000}     20.000          50.000          
  mclk_clkgen0_1      {0.000 20.345}     40.690          24.576          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  bclk_clkgen0             79.081        0.000                      0                   54        0.179        0.000                      0                   54       40.190        0.000                       0                    31  
  clkfbout_clkgen0                                                                                                                                                     18.408        0.000                       0                     3  
  mclk_clkgen0             37.646        0.000                      0                   56        0.193        0.000                      0                   56       19.845        0.000                       0                    52  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  bclk_clkgen0_1           79.085        0.000                      0                   54        0.179        0.000                      0                   54       40.190        0.000                       0                    31  
  clkfbout_clkgen0_1                                                                                                                                                   18.408        0.000                       0                     3  
  mclk_clkgen0_1           37.648        0.000                      0                   56        0.193        0.000                      0                   56       19.845        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mclk_clkgen0    bclk_clkgen0         36.905        0.000                      0                   52        0.207        0.000                      0                   52  
bclk_clkgen0_1  bclk_clkgen0         79.081        0.000                      0                   54        0.089        0.000                      0                   54  
mclk_clkgen0_1  bclk_clkgen0         36.905        0.000                      0                   52        0.207        0.000                      0                   52  
mclk_clkgen0_1  mclk_clkgen0         37.646        0.000                      0                   56        0.112        0.000                      0                   56  
bclk_clkgen0    bclk_clkgen0_1       79.081        0.000                      0                   54        0.089        0.000                      0                   54  
mclk_clkgen0    bclk_clkgen0_1       36.909        0.000                      0                   52        0.210        0.000                      0                   52  
mclk_clkgen0_1  bclk_clkgen0_1       36.909        0.000                      0                   52        0.210        0.000                      0                   52  
mclk_clkgen0    mclk_clkgen0_1       37.646        0.000                      0                   56        0.112        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  bclk_clkgen0
  To Clock:  bclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       79.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.081ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.245ns  (logic 0.638ns (28.423%)  route 1.607ns (71.577%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 39.160 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.295    39.160    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.347    39.507 f  noisemaker/count_reg[2]/Q
                         net (fo=4, routed)           0.610    40.116    noisemaker/count[2]
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.097    40.213 f  noisemaker/state[1]_i_2/O
                         net (fo=26, routed)          0.232    40.445    noisemaker/state[1]_i_2_n_0
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.097    40.542 f  noisemaker/count[4]_i_3/O
                         net (fo=3, routed)           0.765    41.307    noisemaker/count[4]_i_3_n_0
    SLICE_X0Y113         LUT6 (Prop_lut6_I5_O)        0.097    41.404 r  noisemaker/count[4]_i_2/O
                         net (fo=1, routed)           0.000    41.404    noisemaker/count[4]_i_2_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.410   120.539    
                         clock uncertainty           -0.091   120.448    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.037   120.485    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        120.485    
                         arrival time                         -41.404    
  -------------------------------------------------------------------
                         slack                                 79.081    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X1Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[0]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[1]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.180ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.143ns  (logic 0.638ns (29.771%)  route 1.505ns (70.229%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 39.160 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.295    39.160    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.347    39.507 f  noisemaker/count_reg[2]/Q
                         net (fo=4, routed)           0.610    40.116    noisemaker/count[2]
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.097    40.213 f  noisemaker/state[1]_i_2/O
                         net (fo=26, routed)          0.232    40.445    noisemaker/state[1]_i_2_n_0
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.097    40.542 f  noisemaker/count[4]_i_3/O
                         net (fo=3, routed)           0.664    41.206    noisemaker/count[4]_i_3_n_0
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    41.303 r  noisemaker/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    41.303    noisemaker/count[2]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.410   120.539    
                         clock uncertainty           -0.091   120.448    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.035   120.483    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                        120.483    
                         arrival time                         -41.303    
  -------------------------------------------------------------------
                         slack                                 79.180    

Slack (MET) :             79.198ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.159ns  (logic 0.654ns (30.291%)  route 1.505ns (69.709%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 39.160 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.295    39.160    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.347    39.507 f  noisemaker/count_reg[2]/Q
                         net (fo=4, routed)           0.610    40.116    noisemaker/count[2]
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.097    40.213 f  noisemaker/state[1]_i_2/O
                         net (fo=26, routed)          0.232    40.445    noisemaker/state[1]_i_2_n_0
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.097    40.542 f  noisemaker/count[4]_i_3/O
                         net (fo=3, routed)           0.664    41.206    noisemaker/count[4]_i_3_n_0
    SLICE_X0Y113         LUT5 (Prop_lut5_I0_O)        0.113    41.319 r  noisemaker/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    41.319    noisemaker/count[3]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.410   120.539    
                         clock uncertainty           -0.091   120.448    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.069   120.517    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                        120.517    
                         arrival time                         -41.319    
  -------------------------------------------------------------------
                         slack                                 79.198    

Slack (MET) :             79.223ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        1.904ns  (logic 0.493ns (25.889%)  route 1.411ns (74.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 120.946 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.531    40.088    noisemaker/state[1]
    SLICE_X7Y112         LUT3 (Prop_lut3_I0_O)        0.097    40.185 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.880    41.065    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192   120.946    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.495    
                         clock uncertainty           -0.091   120.404    
    SLICE_X6Y113         FDRE (Setup_fdre_C_CE)      -0.116   120.288    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        120.288    
                         arrival time                         -41.065    
  -------------------------------------------------------------------
                         slack                                 79.223    

Slack (MET) :             79.223ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        1.904ns  (logic 0.493ns (25.889%)  route 1.411ns (74.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 120.946 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.531    40.088    noisemaker/state[1]
    SLICE_X7Y112         LUT3 (Prop_lut3_I0_O)        0.097    40.185 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.880    41.065    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192   120.946    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.495    
                         clock uncertainty           -0.091   120.404    
    SLICE_X6Y113         FDRE (Setup_fdre_C_CE)      -0.116   120.288    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        120.288    
                         arrival time                         -41.065    
  -------------------------------------------------------------------
                         slack                                 79.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.319ns  (logic 0.212ns (66.363%)  route 0.107ns (33.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.167    40.337 r  noisemaker/shiftreg_reg[6]/Q
                         net (fo=1, routed)           0.107    40.445    noisemaker/p_1_in[7]
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.490 r  noisemaker/shiftreg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    40.490    noisemaker/shiftreg[7]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.215    40.186    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.124    40.310    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.310    
                         arrival time                          40.490    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.354%)  route 0.081ns (27.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.167    40.337 r  noisemaker/shiftreg_reg[21]/Q
                         net (fo=1, routed)           0.081    40.418    noisemaker/p_1_in[22]
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.463 r  noisemaker/shiftreg[22]_i_1/O
                         net (fo=1, routed)           0.000    40.463    noisemaker/shiftreg[22]_i_1_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.183    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.098    40.281    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                        -40.281    
                         arrival time                          40.463    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.312ns  (logic 0.212ns (67.850%)  route 0.100ns (32.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.167    40.338 r  noisemaker/shiftreg_reg[9]/Q
                         net (fo=1, routed)           0.100    40.439    noisemaker/p_1_in[10]
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.484 r  noisemaker/shiftreg[10]_i_1__0/O
                         net (fo=1, routed)           0.000    40.484    noisemaker/shiftreg[10]_i_1__0_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.215    40.185    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.099    40.284    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.284    
                         arrival time                          40.484    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.312ns  (logic 0.232ns (74.336%)  route 0.080ns (25.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.133    40.304 r  noisemaker/count_reg[3]/Q
                         net (fo=3, routed)           0.080    40.385    noisemaker/count[3]
    SLICE_X0Y113         LUT6 (Prop_lut6_I3_O)        0.099    40.484 r  noisemaker/count[4]_i_2/O
                         net (fo=1, routed)           0.000    40.484    noisemaker/count[4]_i_2_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.232    40.171    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.099    40.270    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.270    
                         arrival time                          40.484    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/sdata_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.391ns  (logic 0.191ns (48.875%)  route 0.200ns (51.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.146    40.316 r  noisemaker/shiftreg_reg[23]/Q
                         net (fo=1, routed)           0.200    40.516    noisemaker/shiftreg_reg_n_0_[23]
    SLICE_X2Y113         LUT5 (Prop_lut5_I0_O)        0.045    40.561 r  noisemaker/sdata_i_1/O
                         net (fo=1, routed)           0.000    40.561    noisemaker/sdata_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  noisemaker/sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  noisemaker/sdata_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.209    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.124    40.333    noisemaker/sdata_reg
  -------------------------------------------------------------------
                         required time                        -40.333    
                         arrival time                          40.561    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.338ns  (logic 0.191ns (56.500%)  route 0.147ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/shiftreg_reg[17]/Q
                         net (fo=1, routed)           0.147    40.465    noisemaker/p_1_in[18]
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.510 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    40.510    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.230    40.171    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.270    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.270    
                         arrival time                          40.510    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.358ns  (logic 0.191ns (53.343%)  route 0.167ns (46.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X5Y113         FDRE                                         r  noisemaker/shiftreg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.146    40.316 r  noisemaker/shiftreg_reg[11]/Q
                         net (fo=1, routed)           0.167    40.484    noisemaker/p_1_in[12]
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.045    40.529 r  noisemaker/shiftreg[12]_i_1__0/O
                         net (fo=1, routed)           0.000    40.529    noisemaker/shiftreg[12]_i_1__0_n_0
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.215    40.185    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.098    40.283    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.283    
                         arrival time                          40.529    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.348ns  (logic 0.191ns (54.884%)  route 0.157ns (45.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.146    40.316 r  noisemaker/shiftreg_reg[22]/Q
                         net (fo=1, routed)           0.157    40.473    noisemaker/p_1_in[23]
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.518 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=1, routed)           0.000    40.518    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.230    40.170    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.099    40.269    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        -40.269    
                         arrival time                          40.518    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.684%)  route 0.162ns (43.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.167    40.338 r  noisemaker/shiftreg_reg[7]/Q
                         net (fo=1, routed)           0.162    40.500    noisemaker/p_1_in[8]
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.545 r  noisemaker/shiftreg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    40.545    noisemaker/shiftreg[8]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.230    40.171    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.125    40.296    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        -40.296    
                         arrival time                          40.545    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.351%)  route 0.164ns (43.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.167    40.339 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.164    40.504    noisemaker/state[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.045    40.549 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.549    noisemaker/stop_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism             -0.232    40.172    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.125    40.297    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.297    
                         arrival time                          40.549    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bclk_clkgen0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         81.379      79.787     BUFGCTRL_X0Y17  clocks/someclocks/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X1Y113    noisemaker/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y113    noisemaker/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y113    noisemaker/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y113    noisemaker/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y113    noisemaker/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X2Y113    noisemaker/sdata_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X7Y113    noisemaker/shiftreg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X5Y113    noisemaker/shiftreg_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X7Y113    noisemaker/shiftreg_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X5Y113    noisemaker/shiftreg_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y113    noisemaker/shiftreg_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y113    noisemaker/shiftreg_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X5Y113    noisemaker/shiftreg_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X6Y113    noisemaker/shiftreg_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X7Y113    noisemaker/shiftreg_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X7Y113    noisemaker/shiftreg_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y113    noisemaker/shiftreg_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X6Y113    noisemaker/shiftreg_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y114    noisemaker/shiftreg_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y114    noisemaker/shiftreg_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y112    noisemaker/state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y112    noisemaker/state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y112    noisemaker/stop_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y113    noisemaker/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y113    noisemaker/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X0Y113    noisemaker/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X0Y113    noisemaker/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X0Y113    noisemaker/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkgen0
  To Clock:  clkfbout_clkgen0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkgen0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clocks/someclocks/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  mclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       37.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.646ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.684ns (22.750%)  route 2.323ns (77.250%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.868     1.384    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I3_O)        0.097     1.481 r  clocks/fsmclkgen/output_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.481    clocks/fsmclkgen/output_reg_i_1__1_n_0
    SLICE_X2Y104         FDRE                                         r  clocks/fsmclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y104         FDRE                                         r  clocks/fsmclkgen/output_reg_reg/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.069    39.127    clocks/fsmclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                 37.646    

Slack (MET) :             37.667ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.684ns (23.210%)  route 2.263ns (76.790%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.808     1.324    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I4_O)        0.097     1.421 r  clocks/fsmclkgen/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.421    clocks/fsmclkgen/count[2]
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[2]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.030    39.088    clocks/fsmclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.088    
                         arrival time                          -1.421    
  -------------------------------------------------------------------
                         slack                                 37.667    

Slack (MET) :             37.667ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.684ns (23.195%)  route 2.265ns (76.805%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.810     1.326    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I4_O)        0.097     1.423 r  clocks/fsmclkgen/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.423    clocks/fsmclkgen/count[4]
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[4]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.032    39.090    clocks/fsmclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                 37.667    

Slack (MET) :             37.690ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.684ns (23.350%)  route 2.245ns (76.650%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.791     1.306    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.403 r  clocks/fsmclkgen/count[18]_i_1/O
                         net (fo=1, routed)           0.000     1.403    clocks/fsmclkgen/count[18]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[18]/C
                         clock pessimism             -0.432    39.142    
                         clock uncertainty           -0.081    39.061    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.032    39.093    clocks/fsmclkgen/count_reg[18]
  -------------------------------------------------------------------
                         required time                         39.093    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                 37.690    

Slack (MET) :             37.724ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.684ns (23.648%)  route 2.208ns (76.352%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.754     1.269    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I3_O)        0.097     1.366 r  clocks/fsmclkgen/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.366    clocks/fsmclkgen/count[0]
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[0]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.032    39.090    clocks/fsmclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 37.724    

Slack (MET) :             37.730ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.684ns (23.715%)  route 2.200ns (76.285%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.746     1.261    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.097     1.358 r  clocks/fsmclkgen/count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.358    clocks/fsmclkgen/count[12]
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X3Y105         FDRE (Setup_fdre_C_D)        0.030    39.088    clocks/fsmclkgen/count_reg[12]
  -------------------------------------------------------------------
                         required time                         39.088    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                 37.730    

Slack (MET) :             37.746ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.684ns (23.326%)  route 2.248ns (76.674%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.794     1.309    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.406 r  clocks/fsmclkgen/count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.406    clocks/fsmclkgen/count[13]
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
                         clock pessimism             -0.410    39.164    
                         clock uncertainty           -0.081    39.083    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)        0.069    39.152    clocks/fsmclkgen/count_reg[13]
  -------------------------------------------------------------------
                         required time                         39.152    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                 37.746    

Slack (MET) :             37.752ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.684ns (23.350%)  route 2.245ns (76.650%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.791     1.306    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.403 r  clocks/fsmclkgen/count[20]_i_1/O
                         net (fo=1, routed)           0.000     1.403    clocks/fsmclkgen/count[20]
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[20]/C
                         clock pessimism             -0.410    39.164    
                         clock uncertainty           -0.081    39.083    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)        0.072    39.155    clocks/fsmclkgen/count_reg[20]
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                 37.752    

Slack (MET) :             37.804ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.684ns (24.490%)  route 2.109ns (75.510%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.654     1.170    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I4_O)        0.097     1.267 r  clocks/fsmclkgen/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.267    clocks/fsmclkgen/count[11]
    SLICE_X5Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.196    39.571    clocks/fsmclkgen/bbstub_mclk
    SLICE_X5Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[11]/C
                         clock pessimism             -0.451    39.120    
                         clock uncertainty           -0.081    39.039    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.032    39.071    clocks/fsmclkgen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         39.071    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                 37.804    

Slack (MET) :             37.822ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.684ns (24.468%)  route 2.111ns (75.532%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.657     1.172    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.269 r  clocks/fsmclkgen/count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.269    clocks/fsmclkgen/count[15]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/C
                         clock pessimism             -0.432    39.142    
                         clock uncertainty           -0.081    39.061    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.030    39.091    clocks/fsmclkgen/count_reg[15]
  -------------------------------------------------------------------
                         required time                         39.091    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                 37.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.433%)  route 0.144ns (43.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.230    clocks/lrclkgen/count[0]
    SLICE_X2Y106         LUT6 (Prop_lut6_I2_O)        0.045    -0.185 r  clocks/lrclkgen/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    clocks/lrclkgen/count_0[5]
    SLICE_X2Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.217    -0.498    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.377    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.198%)  route 0.102ns (32.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.102    -0.248    clocks/lrclkgen/count[6]
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  clocks/lrclkgen/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    clocks/lrclkgen/count_0[0]
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.092    -0.409    clocks/lrclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.907%)  route 0.123ns (37.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          0.123    -0.227    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X3Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  clocks/fsmclkgen/count[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    clocks/fsmclkgen/count[17]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[17]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.092    -0.409    clocks/fsmclkgen/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.097%)  route 0.122ns (36.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          0.122    -0.228    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X3Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  clocks/fsmclkgen/count[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    clocks/fsmclkgen/count[15]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.091    -0.410    clocks/fsmclkgen/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.939%)  route 0.159ns (46.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.593    -0.519    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          0.159    -0.219    tone/index_reg_n_0_[1]
    SLICE_X5Y114         LUT5 (Prop_lut5_I1_O)        0.045    -0.174 r  tone/index[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    tone/p_0_in[4]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -0.289    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/C
                         clock pessimism             -0.230    -0.519    
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.092    -0.427    tone/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clocks/serialclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.247ns (64.583%)  route 0.135ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.599    -0.513    clocks/serialclkgen/bbstub_mclk
    SLICE_X2Y101         FDRE                                         r  clocks/serialclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.148    -0.365 r  clocks/serialclkgen/count_reg[6]/Q
                         net (fo=3, routed)           0.135    -0.230    clocks/serialclkgen/count_reg_n_0_[6]
    SLICE_X4Y101         LUT5 (Prop_lut5_I3_O)        0.099    -0.131 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.131    clocks/serialclkgen/count[0]
    SLICE_X4Y101         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.868    -0.283    clocks/serialclkgen/bbstub_mclk
    SLICE_X4Y101         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.194    -0.477    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.091    -0.386    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.207ns (53.210%)  route 0.182ns (46.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.182    -0.168    clocks/lrclkgen/count[6]
    SLICE_X2Y105         LUT4 (Prop_lut4_I2_O)        0.043    -0.125 r  clocks/lrclkgen/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    clocks/lrclkgen/count_0[7]
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[7]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.131    -0.383    clocks/lrclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.596    -0.516    tone/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          0.166    -0.209    tone/index_reg_n_0_[2]
    SLICE_X3Y111         LUT3 (Prop_lut3_I0_O)        0.045    -0.164 r  tone/index[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    tone/p_0_in[2]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.868    -0.283    tone/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/C
                         clock pessimism             -0.233    -0.516    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.091    -0.425    tone/index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clocks/fsmclkgen/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/fsmclkgen/count_reg[12]/Q
                         net (fo=23, routed)          0.166    -0.207    clocks/fsmclkgen/count_reg_n_0_[12]
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.045    -0.162 r  clocks/fsmclkgen/count[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    clocks/fsmclkgen/count[12]
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.091    -0.423    clocks/fsmclkgen/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.594    -0.518    tone/JA_OBUF[0]
    SLICE_X3Y113         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.377 f  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.166    -0.211    tone/index_reg_n_0_[0]
    SLICE_X3Y113         LUT1 (Prop_lut1_I0_O)        0.045    -0.166 r  tone/index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    tone/p_0_in[0]
    SLICE_X3Y113         FDRE                                         r  tone/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.866    -0.286    tone/JA_OBUF[0]
    SLICE_X3Y113         FDRE                                         r  tone/index_reg[0]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.091    -0.427    tone/index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk_clkgen0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.690      39.097     BUFGCTRL_X0Y16  clocks/someclocks/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X3Y103    clocks/fsmclkgen/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X5Y105    clocks/fsmclkgen/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X5Y105    clocks/fsmclkgen/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X3Y105    clocks/fsmclkgen/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X2Y106    clocks/fsmclkgen/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X5Y106    clocks/fsmclkgen/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X3Y106    clocks/fsmclkgen/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X5Y106    clocks/fsmclkgen/count_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y103    clocks/fsmclkgen/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y105    clocks/fsmclkgen/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y106    clocks/fsmclkgen/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y106    clocks/fsmclkgen/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y106    clocks/fsmclkgen/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y106    clocks/fsmclkgen/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y106    clocks/fsmclkgen/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y106    clocks/fsmclkgen/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y103    clocks/fsmclkgen/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y103    clocks/fsmclkgen/count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y103    clocks/fsmclkgen/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y103    clocks/fsmclkgen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X5Y105    clocks/fsmclkgen/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X5Y105    clocks/fsmclkgen/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X5Y105    clocks/fsmclkgen/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X5Y105    clocks/fsmclkgen/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y105    clocks/fsmclkgen/count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y105    clocks/fsmclkgen/count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y106    clocks/fsmclkgen/count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y106    clocks/fsmclkgen/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  bclk_clkgen0_1
  To Clock:  bclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.085ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.245ns  (logic 0.638ns (28.423%)  route 1.607ns (71.577%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 39.160 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.295    39.160    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.347    39.507 f  noisemaker/count_reg[2]/Q
                         net (fo=4, routed)           0.610    40.116    noisemaker/count[2]
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.097    40.213 f  noisemaker/state[1]_i_2/O
                         net (fo=26, routed)          0.232    40.445    noisemaker/state[1]_i_2_n_0
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.097    40.542 f  noisemaker/count[4]_i_3/O
                         net (fo=3, routed)           0.765    41.307    noisemaker/count[4]_i_3_n_0
    SLICE_X0Y113         LUT6 (Prop_lut6_I5_O)        0.097    41.404 r  noisemaker/count[4]_i_2/O
                         net (fo=1, routed)           0.000    41.404    noisemaker/count[4]_i_2_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.410   120.539    
                         clock uncertainty           -0.087   120.452    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.037   120.489    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        120.489    
                         arrival time                         -41.404    
  -------------------------------------------------------------------
                         slack                                 79.085    

Slack (MET) :             79.107ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.087   120.427    
    SLICE_X1Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.282    noisemaker/count_reg[0]
  -------------------------------------------------------------------
                         required time                        120.282    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.107    

Slack (MET) :             79.107ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.087   120.427    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.282    noisemaker/count_reg[1]
  -------------------------------------------------------------------
                         required time                        120.282    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.107    

Slack (MET) :             79.107ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.087   120.427    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.282    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                        120.282    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.107    

Slack (MET) :             79.107ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.087   120.427    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.282    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                        120.282    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.107    

Slack (MET) :             79.107ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.087   120.427    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.282    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        120.282    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.107    

Slack (MET) :             79.184ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.143ns  (logic 0.638ns (29.771%)  route 1.505ns (70.229%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 39.160 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.295    39.160    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.347    39.507 f  noisemaker/count_reg[2]/Q
                         net (fo=4, routed)           0.610    40.116    noisemaker/count[2]
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.097    40.213 f  noisemaker/state[1]_i_2/O
                         net (fo=26, routed)          0.232    40.445    noisemaker/state[1]_i_2_n_0
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.097    40.542 f  noisemaker/count[4]_i_3/O
                         net (fo=3, routed)           0.664    41.206    noisemaker/count[4]_i_3_n_0
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    41.303 r  noisemaker/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    41.303    noisemaker/count[2]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.410   120.539    
                         clock uncertainty           -0.087   120.452    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.035   120.487    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                        120.487    
                         arrival time                         -41.303    
  -------------------------------------------------------------------
                         slack                                 79.184    

Slack (MET) :             79.202ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.159ns  (logic 0.654ns (30.291%)  route 1.505ns (69.709%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 39.160 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.295    39.160    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.347    39.507 f  noisemaker/count_reg[2]/Q
                         net (fo=4, routed)           0.610    40.116    noisemaker/count[2]
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.097    40.213 f  noisemaker/state[1]_i_2/O
                         net (fo=26, routed)          0.232    40.445    noisemaker/state[1]_i_2_n_0
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.097    40.542 f  noisemaker/count[4]_i_3/O
                         net (fo=3, routed)           0.664    41.206    noisemaker/count[4]_i_3_n_0
    SLICE_X0Y113         LUT5 (Prop_lut5_I0_O)        0.113    41.319 r  noisemaker/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    41.319    noisemaker/count[3]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.410   120.539    
                         clock uncertainty           -0.087   120.452    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.069   120.521    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                        120.521    
                         arrival time                         -41.319    
  -------------------------------------------------------------------
                         slack                                 79.202    

Slack (MET) :             79.227ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        1.904ns  (logic 0.493ns (25.889%)  route 1.411ns (74.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 120.946 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.531    40.088    noisemaker/state[1]
    SLICE_X7Y112         LUT3 (Prop_lut3_I0_O)        0.097    40.185 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.880    41.065    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192   120.946    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.495    
                         clock uncertainty           -0.087   120.408    
    SLICE_X6Y113         FDRE (Setup_fdre_C_CE)      -0.116   120.292    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        120.292    
                         arrival time                         -41.065    
  -------------------------------------------------------------------
                         slack                                 79.227    

Slack (MET) :             79.227ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        1.904ns  (logic 0.493ns (25.889%)  route 1.411ns (74.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 120.946 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.531    40.088    noisemaker/state[1]
    SLICE_X7Y112         LUT3 (Prop_lut3_I0_O)        0.097    40.185 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.880    41.065    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192   120.946    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.495    
                         clock uncertainty           -0.087   120.408    
    SLICE_X6Y113         FDRE (Setup_fdre_C_CE)      -0.116   120.292    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        120.292    
                         arrival time                         -41.065    
  -------------------------------------------------------------------
                         slack                                 79.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.319ns  (logic 0.212ns (66.363%)  route 0.107ns (33.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.167    40.337 r  noisemaker/shiftreg_reg[6]/Q
                         net (fo=1, routed)           0.107    40.445    noisemaker/p_1_in[7]
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.490 r  noisemaker/shiftreg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    40.490    noisemaker/shiftreg[7]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.215    40.186    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.124    40.310    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.310    
                         arrival time                          40.490    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.354%)  route 0.081ns (27.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.167    40.337 r  noisemaker/shiftreg_reg[21]/Q
                         net (fo=1, routed)           0.081    40.418    noisemaker/p_1_in[22]
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.463 r  noisemaker/shiftreg[22]_i_1/O
                         net (fo=1, routed)           0.000    40.463    noisemaker/shiftreg[22]_i_1_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.183    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.098    40.281    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                        -40.281    
                         arrival time                          40.463    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.312ns  (logic 0.212ns (67.850%)  route 0.100ns (32.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.167    40.338 r  noisemaker/shiftreg_reg[9]/Q
                         net (fo=1, routed)           0.100    40.439    noisemaker/p_1_in[10]
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.484 r  noisemaker/shiftreg[10]_i_1__0/O
                         net (fo=1, routed)           0.000    40.484    noisemaker/shiftreg[10]_i_1__0_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.215    40.185    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.099    40.284    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.284    
                         arrival time                          40.484    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.312ns  (logic 0.232ns (74.336%)  route 0.080ns (25.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.133    40.304 r  noisemaker/count_reg[3]/Q
                         net (fo=3, routed)           0.080    40.385    noisemaker/count[3]
    SLICE_X0Y113         LUT6 (Prop_lut6_I3_O)        0.099    40.484 r  noisemaker/count[4]_i_2/O
                         net (fo=1, routed)           0.000    40.484    noisemaker/count[4]_i_2_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.232    40.171    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.099    40.270    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.270    
                         arrival time                          40.484    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/sdata_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.391ns  (logic 0.191ns (48.875%)  route 0.200ns (51.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.146    40.316 r  noisemaker/shiftreg_reg[23]/Q
                         net (fo=1, routed)           0.200    40.516    noisemaker/shiftreg_reg_n_0_[23]
    SLICE_X2Y113         LUT5 (Prop_lut5_I0_O)        0.045    40.561 r  noisemaker/sdata_i_1/O
                         net (fo=1, routed)           0.000    40.561    noisemaker/sdata_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  noisemaker/sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  noisemaker/sdata_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.209    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.124    40.333    noisemaker/sdata_reg
  -------------------------------------------------------------------
                         required time                        -40.333    
                         arrival time                          40.561    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.338ns  (logic 0.191ns (56.500%)  route 0.147ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/shiftreg_reg[17]/Q
                         net (fo=1, routed)           0.147    40.465    noisemaker/p_1_in[18]
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.510 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    40.510    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.230    40.171    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.270    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.270    
                         arrival time                          40.510    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.358ns  (logic 0.191ns (53.343%)  route 0.167ns (46.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X5Y113         FDRE                                         r  noisemaker/shiftreg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.146    40.316 r  noisemaker/shiftreg_reg[11]/Q
                         net (fo=1, routed)           0.167    40.484    noisemaker/p_1_in[12]
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.045    40.529 r  noisemaker/shiftreg[12]_i_1__0/O
                         net (fo=1, routed)           0.000    40.529    noisemaker/shiftreg[12]_i_1__0_n_0
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.215    40.185    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.098    40.283    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.283    
                         arrival time                          40.529    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.348ns  (logic 0.191ns (54.884%)  route 0.157ns (45.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.146    40.316 r  noisemaker/shiftreg_reg[22]/Q
                         net (fo=1, routed)           0.157    40.473    noisemaker/p_1_in[23]
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.518 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=1, routed)           0.000    40.518    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.230    40.170    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.099    40.269    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        -40.269    
                         arrival time                          40.518    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.684%)  route 0.162ns (43.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.167    40.338 r  noisemaker/shiftreg_reg[7]/Q
                         net (fo=1, routed)           0.162    40.500    noisemaker/p_1_in[8]
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.545 r  noisemaker/shiftreg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    40.545    noisemaker/shiftreg[8]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.230    40.171    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.125    40.296    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        -40.296    
                         arrival time                          40.545    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.351%)  route 0.164ns (43.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.167    40.339 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.164    40.504    noisemaker/state[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.045    40.549 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.549    noisemaker/stop_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism             -0.232    40.172    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.125    40.297    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.297    
                         arrival time                          40.549    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bclk_clkgen0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         81.379      79.787     BUFGCTRL_X0Y17  clocks/someclocks/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X1Y113    noisemaker/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y113    noisemaker/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y113    noisemaker/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y113    noisemaker/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X0Y113    noisemaker/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X2Y113    noisemaker/sdata_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X7Y113    noisemaker/shiftreg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.379      80.379     SLICE_X5Y113    noisemaker/shiftreg_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X7Y113    noisemaker/shiftreg_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X5Y113    noisemaker/shiftreg_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y113    noisemaker/shiftreg_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y113    noisemaker/shiftreg_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X5Y113    noisemaker/shiftreg_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X6Y113    noisemaker/shiftreg_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X7Y113    noisemaker/shiftreg_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X7Y113    noisemaker/shiftreg_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y113    noisemaker/shiftreg_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X6Y113    noisemaker/shiftreg_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y114    noisemaker/shiftreg_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X4Y114    noisemaker/shiftreg_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y112    noisemaker/state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y112    noisemaker/state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X2Y112    noisemaker/stop_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y113    noisemaker/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X1Y113    noisemaker/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X0Y113    noisemaker/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X0Y113    noisemaker/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.690      40.190     SLICE_X0Y113    noisemaker/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkgen0_1
  To Clock:  clkfbout_clkgen0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkgen0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clocks/someclocks/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  mclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.648ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.684ns (22.750%)  route 2.323ns (77.250%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.868     1.384    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I3_O)        0.097     1.481 r  clocks/fsmclkgen/output_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.481    clocks/fsmclkgen/output_reg_i_1__1_n_0
    SLICE_X2Y104         FDRE                                         r  clocks/fsmclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y104         FDRE                                         r  clocks/fsmclkgen/output_reg_reg/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.079    39.060    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.069    39.129    clocks/fsmclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                         39.129    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                 37.648    

Slack (MET) :             37.669ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.684ns (23.210%)  route 2.263ns (76.790%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.808     1.324    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I4_O)        0.097     1.421 r  clocks/fsmclkgen/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.421    clocks/fsmclkgen/count[2]
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[2]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.079    39.060    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.030    39.090    clocks/fsmclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -1.421    
  -------------------------------------------------------------------
                         slack                                 37.669    

Slack (MET) :             37.669ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.684ns (23.195%)  route 2.265ns (76.805%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.810     1.326    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I4_O)        0.097     1.423 r  clocks/fsmclkgen/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.423    clocks/fsmclkgen/count[4]
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[4]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.079    39.060    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.032    39.092    clocks/fsmclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.092    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                 37.669    

Slack (MET) :             37.691ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.684ns (23.350%)  route 2.245ns (76.650%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.791     1.306    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.403 r  clocks/fsmclkgen/count[18]_i_1/O
                         net (fo=1, routed)           0.000     1.403    clocks/fsmclkgen/count[18]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[18]/C
                         clock pessimism             -0.432    39.142    
                         clock uncertainty           -0.079    39.063    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.032    39.095    clocks/fsmclkgen/count_reg[18]
  -------------------------------------------------------------------
                         required time                         39.095    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                 37.691    

Slack (MET) :             37.725ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.684ns (23.648%)  route 2.208ns (76.352%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.754     1.269    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I3_O)        0.097     1.366 r  clocks/fsmclkgen/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.366    clocks/fsmclkgen/count[0]
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[0]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.079    39.060    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.032    39.092    clocks/fsmclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.092    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 37.725    

Slack (MET) :             37.731ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.684ns (23.715%)  route 2.200ns (76.285%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.746     1.261    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.097     1.358 r  clocks/fsmclkgen/count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.358    clocks/fsmclkgen/count[12]
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.079    39.060    
    SLICE_X3Y105         FDRE (Setup_fdre_C_D)        0.030    39.090    clocks/fsmclkgen/count_reg[12]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                 37.731    

Slack (MET) :             37.747ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.684ns (23.326%)  route 2.248ns (76.674%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.794     1.309    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.406 r  clocks/fsmclkgen/count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.406    clocks/fsmclkgen/count[13]
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
                         clock pessimism             -0.410    39.164    
                         clock uncertainty           -0.079    39.085    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)        0.069    39.154    clocks/fsmclkgen/count_reg[13]
  -------------------------------------------------------------------
                         required time                         39.154    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                 37.747    

Slack (MET) :             37.753ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.684ns (23.350%)  route 2.245ns (76.650%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.791     1.306    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.403 r  clocks/fsmclkgen/count[20]_i_1/O
                         net (fo=1, routed)           0.000     1.403    clocks/fsmclkgen/count[20]
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[20]/C
                         clock pessimism             -0.410    39.164    
                         clock uncertainty           -0.079    39.085    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)        0.072    39.157    clocks/fsmclkgen/count_reg[20]
  -------------------------------------------------------------------
                         required time                         39.157    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                 37.753    

Slack (MET) :             37.806ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.684ns (24.490%)  route 2.109ns (75.510%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.654     1.170    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I4_O)        0.097     1.267 r  clocks/fsmclkgen/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.267    clocks/fsmclkgen/count[11]
    SLICE_X5Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.196    39.571    clocks/fsmclkgen/bbstub_mclk
    SLICE_X5Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[11]/C
                         clock pessimism             -0.451    39.120    
                         clock uncertainty           -0.079    39.041    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.032    39.073    clocks/fsmclkgen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         39.073    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                 37.806    

Slack (MET) :             37.823ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.684ns (24.468%)  route 2.111ns (75.532%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.657     1.172    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.269 r  clocks/fsmclkgen/count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.269    clocks/fsmclkgen/count[15]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/C
                         clock pessimism             -0.432    39.142    
                         clock uncertainty           -0.079    39.063    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.030    39.093    clocks/fsmclkgen/count_reg[15]
  -------------------------------------------------------------------
                         required time                         39.093    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                 37.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.433%)  route 0.144ns (43.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.230    clocks/lrclkgen/count[0]
    SLICE_X2Y106         LUT6 (Prop_lut6_I2_O)        0.045    -0.185 r  clocks/lrclkgen/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    clocks/lrclkgen/count_0[5]
    SLICE_X2Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.217    -0.498    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.377    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.198%)  route 0.102ns (32.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.102    -0.248    clocks/lrclkgen/count[6]
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  clocks/lrclkgen/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    clocks/lrclkgen/count_0[0]
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.092    -0.409    clocks/lrclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.907%)  route 0.123ns (37.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          0.123    -0.227    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X3Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  clocks/fsmclkgen/count[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    clocks/fsmclkgen/count[17]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[17]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.092    -0.409    clocks/fsmclkgen/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.097%)  route 0.122ns (36.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          0.122    -0.228    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X3Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  clocks/fsmclkgen/count[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    clocks/fsmclkgen/count[15]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.091    -0.410    clocks/fsmclkgen/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.939%)  route 0.159ns (46.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.593    -0.519    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          0.159    -0.219    tone/index_reg_n_0_[1]
    SLICE_X5Y114         LUT5 (Prop_lut5_I1_O)        0.045    -0.174 r  tone/index[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    tone/p_0_in[4]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -0.289    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/C
                         clock pessimism             -0.230    -0.519    
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.092    -0.427    tone/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clocks/serialclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.247ns (64.583%)  route 0.135ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.599    -0.513    clocks/serialclkgen/bbstub_mclk
    SLICE_X2Y101         FDRE                                         r  clocks/serialclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.148    -0.365 r  clocks/serialclkgen/count_reg[6]/Q
                         net (fo=3, routed)           0.135    -0.230    clocks/serialclkgen/count_reg_n_0_[6]
    SLICE_X4Y101         LUT5 (Prop_lut5_I3_O)        0.099    -0.131 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.131    clocks/serialclkgen/count[0]
    SLICE_X4Y101         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.868    -0.283    clocks/serialclkgen/bbstub_mclk
    SLICE_X4Y101         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.194    -0.477    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.091    -0.386    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.207ns (53.210%)  route 0.182ns (46.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.182    -0.168    clocks/lrclkgen/count[6]
    SLICE_X2Y105         LUT4 (Prop_lut4_I2_O)        0.043    -0.125 r  clocks/lrclkgen/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    clocks/lrclkgen/count_0[7]
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[7]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.131    -0.383    clocks/lrclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.596    -0.516    tone/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          0.166    -0.209    tone/index_reg_n_0_[2]
    SLICE_X3Y111         LUT3 (Prop_lut3_I0_O)        0.045    -0.164 r  tone/index[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    tone/p_0_in[2]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.868    -0.283    tone/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/C
                         clock pessimism             -0.233    -0.516    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.091    -0.425    tone/index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clocks/fsmclkgen/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/fsmclkgen/count_reg[12]/Q
                         net (fo=23, routed)          0.166    -0.207    clocks/fsmclkgen/count_reg_n_0_[12]
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.045    -0.162 r  clocks/fsmclkgen/count[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    clocks/fsmclkgen/count[12]
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.091    -0.423    clocks/fsmclkgen/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.594    -0.518    tone/JA_OBUF[0]
    SLICE_X3Y113         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.377 f  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.166    -0.211    tone/index_reg_n_0_[0]
    SLICE_X3Y113         LUT1 (Prop_lut1_I0_O)        0.045    -0.166 r  tone/index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    tone/p_0_in[0]
    SLICE_X3Y113         FDRE                                         r  tone/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.866    -0.286    tone/JA_OBUF[0]
    SLICE_X3Y113         FDRE                                         r  tone/index_reg[0]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.091    -0.427    tone/index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk_clkgen0_1
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.690      39.097     BUFGCTRL_X0Y16  clocks/someclocks/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X3Y103    clocks/fsmclkgen/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X5Y105    clocks/fsmclkgen/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X5Y105    clocks/fsmclkgen/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X3Y105    clocks/fsmclkgen/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X2Y106    clocks/fsmclkgen/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X5Y106    clocks/fsmclkgen/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X3Y106    clocks/fsmclkgen/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X5Y106    clocks/fsmclkgen/count_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y103    clocks/fsmclkgen/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y105    clocks/fsmclkgen/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y106    clocks/fsmclkgen/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y106    clocks/fsmclkgen/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y106    clocks/fsmclkgen/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y106    clocks/fsmclkgen/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y106    clocks/fsmclkgen/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y106    clocks/fsmclkgen/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y103    clocks/fsmclkgen/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y103    clocks/fsmclkgen/count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y103    clocks/fsmclkgen/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y103    clocks/fsmclkgen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X5Y105    clocks/fsmclkgen/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X5Y105    clocks/fsmclkgen/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X5Y105    clocks/fsmclkgen/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X5Y105    clocks/fsmclkgen/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y105    clocks/fsmclkgen/count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X3Y105    clocks/fsmclkgen/count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y106    clocks/fsmclkgen/count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y106    clocks/fsmclkgen/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  bclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       36.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.905ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.587ns (17.015%)  route 2.863ns (82.985%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X6Y111         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.393    -1.137 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.752     0.615    tone/index_reg_n_0_[5]
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.097     0.712 r  tone/shiftreg[20]_i_2/O
                         net (fo=1, routed)           1.110     1.823    noisemaker/index_reg[3]_13
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.097     1.920 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.920    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192    39.567    noisemaker/JA_OBUF[0]
    SLICE_X5Y113         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.998    
                         clock uncertainty           -0.211    38.787    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.037    38.824    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                 36.905    

Slack (MET) :             36.975ns  (required time - arrival time)
  Source:                 tone/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.535ns (15.819%)  route 2.847ns (84.181%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.292    -1.533    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.192 r  tone/index_reg[4]/Q
                         net (fo=22, routed)          1.796     0.604    tone/index_reg_n_0_[4]
    SLICE_X4Y114         LUT6 (Prop_lut6_I4_O)        0.097     0.701 r  tone/shiftreg[13]_i_2/O
                         net (fo=1, routed)           1.051     1.752    noisemaker/index_reg[3]_8
    SLICE_X4Y114         LUT6 (Prop_lut6_I4_O)        0.097     1.849 r  noisemaker/shiftreg[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    noisemaker/shiftreg[13]_i_1__0_n_0
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.191    39.566    noisemaker/JA_OBUF[0]
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.997    
                         clock uncertainty           -0.211    38.786    
    SLICE_X4Y114         FDRE (Setup_fdre_C_D)        0.037    38.823    noisemaker/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 36.975    

Slack (MET) :             37.024ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.211    38.790    
    SLICE_X1Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.645    noisemaker/count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.024    

Slack (MET) :             37.024ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.211    38.790    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.645    noisemaker/count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.024    

Slack (MET) :             37.024ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.211    38.790    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.645    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.024    

Slack (MET) :             37.024ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.211    38.790    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.645    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.024    

Slack (MET) :             37.024ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.211    38.790    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.645    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.024    

Slack (MET) :             37.097ns  (required time - arrival time)
  Source:                 tone/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.535ns (16.408%)  route 2.726ns (83.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.292    -1.533    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.192 r  tone/index_reg[4]/Q
                         net (fo=22, routed)          1.888     0.696    tone/index_reg_n_0_[4]
    SLICE_X4Y111         LUT6 (Prop_lut6_I4_O)        0.097     0.793 r  tone/shiftreg[15]_i_2/O
                         net (fo=1, routed)           0.837     1.630    noisemaker/index_reg[3]_14
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.097     1.727 r  noisemaker/shiftreg[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.727    noisemaker/shiftreg[15]_i_1__0_n_0
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192    39.567    noisemaker/JA_OBUF[0]
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.998    
                         clock uncertainty           -0.211    38.787    
    SLICE_X4Y113         FDRE (Setup_fdre_C_D)        0.037    38.824    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                 37.097    

Slack (MET) :             37.143ns  (required time - arrival time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.535ns (16.463%)  route 2.715ns (83.537%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.292    -1.533    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.192 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          1.567     0.375    tone/index_reg_n_0_[1]
    SLICE_X6Y113         LUT6 (Prop_lut6_I3_O)        0.097     0.472 r  tone/shiftreg[21]_i_2/O
                         net (fo=1, routed)           1.147     1.620    noisemaker/index_reg[3]_1
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.097     1.717 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.717    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192    39.567    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.998    
                         clock uncertainty           -0.211    38.787    
    SLICE_X6Y113         FDRE (Setup_fdre_C_D)        0.072    38.859    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                 37.143    

Slack (MET) :             37.218ns  (required time - arrival time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.535ns (16.869%)  route 2.637ns (83.131%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.529ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.296    -1.529    tone/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.341    -1.188 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          1.892     0.704    tone/index_reg_n_0_[2]
    SLICE_X6Y112         LUT6 (Prop_lut6_I1_O)        0.097     0.801 r  tone/shiftreg[7]_i_2/O
                         net (fo=1, routed)           0.744     1.545    noisemaker/index_reg[3]_10
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.097     1.642 r  noisemaker/shiftreg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.642    noisemaker/shiftreg[7]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X6Y112         FDRE (Setup_fdre_C_D)        0.072    38.860    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.860    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                 37.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.962%)  route 0.661ns (78.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.661    40.977    noisemaker/JA_OBUF[1]
    SLICE_X6Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.022 r  noisemaker/shiftreg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    41.022    noisemaker/shiftreg[8]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.211    40.691    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.125    40.816    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        -40.816    
                         arrival time                          41.022    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.261%)  route 0.689ns (78.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.689    41.005    noisemaker/JA_OBUF[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.045    41.050 r  noisemaker/state[0]_i_1/O
                         net (fo=1, routed)           0.000    41.050    noisemaker/state[0]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.211    40.694    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.125    40.819    noisemaker/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -40.819    
                         arrival time                          41.050    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.778%)  route 0.709ns (79.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.709    41.026    noisemaker/JA_OBUF[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I2_O)        0.045    41.071 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    41.071    noisemaker/stop_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.211    40.694    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.125    40.819    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.819    
                         arrival time                          41.071    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.897ns  (logic 0.231ns (25.754%)  route 0.666ns (74.246%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.593    40.170    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    40.311 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          0.380    40.691    tone/index_reg_n_0_[1]
    SLICE_X7Y113         LUT6 (Prop_lut6_I3_O)        0.045    40.736 r  tone/shiftreg[10]_i_2/O
                         net (fo=1, routed)           0.286    41.022    noisemaker/index_reg[3]_3
    SLICE_X7Y113         LUT6 (Prop_lut6_I4_O)        0.045    41.067 r  noisemaker/shiftreg[10]_i_1__0/O
                         net (fo=1, routed)           0.000    41.067    noisemaker/shiftreg[10]_i_1__0_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.211    40.690    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.099    40.789    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.789    
                         arrival time                          41.067    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.937%)  route 0.747ns (80.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.747    41.063    noisemaker/JA_OBUF[1]
    SLICE_X6Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.108 r  noisemaker/shiftreg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    41.108    noisemaker/shiftreg[7]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.211    40.691    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.124    40.815    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.815    
                         arrival time                          41.108    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.465%)  route 0.723ns (79.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.723    41.039    noisemaker/JA_OBUF[1]
    SLICE_X4Y113         LUT6 (Prop_lut6_I1_O)        0.045    41.084 r  noisemaker/shiftreg[14]_i_1__0/O
                         net (fo=1, routed)           0.000    41.084    noisemaker/shiftreg[14]_i_1__0_n_0
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.211    40.690    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.098    40.788    noisemaker/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                        -40.788    
                         arrival time                          41.084    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.329%)  route 0.729ns (79.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.729    41.045    noisemaker/JA_OBUF[1]
    SLICE_X4Y113         LUT6 (Prop_lut6_I1_O)        0.045    41.090 r  noisemaker/shiftreg[15]_i_1__0/O
                         net (fo=1, routed)           0.000    41.090    noisemaker/shiftreg[15]_i_1__0_n_0
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.211    40.690    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.099    40.789    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                        -40.789    
                         arrival time                          41.090    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.114%)  route 0.787ns (80.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.787    41.104    noisemaker/JA_OBUF[1]
    SLICE_X6Y113         LUT6 (Prop_lut6_I1_O)        0.045    41.149 r  noisemaker/shiftreg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    41.149    noisemaker/shiftreg[6]_i_1__0_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.211    40.690    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.125    40.815    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                        -40.815    
                         arrival time                          41.149    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.412%)  route 0.772ns (80.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.772    41.089    noisemaker/JA_OBUF[1]
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.134 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.134    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.211    40.691    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.790    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        -40.790    
                         arrival time                          41.134    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.962ns  (logic 0.186ns (19.329%)  route 0.776ns (80.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.776    41.093    noisemaker/JA_OBUF[1]
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.138 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    41.138    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.211    40.691    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.790    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.790    
                         arrival time                          41.138    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
From Clock:  bclk_clkgen0_1
  To Clock:  bclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       79.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.081ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.245ns  (logic 0.638ns (28.423%)  route 1.607ns (71.577%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 39.160 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.295    39.160    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.347    39.507 f  noisemaker/count_reg[2]/Q
                         net (fo=4, routed)           0.610    40.116    noisemaker/count[2]
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.097    40.213 f  noisemaker/state[1]_i_2/O
                         net (fo=26, routed)          0.232    40.445    noisemaker/state[1]_i_2_n_0
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.097    40.542 f  noisemaker/count[4]_i_3/O
                         net (fo=3, routed)           0.765    41.307    noisemaker/count[4]_i_3_n_0
    SLICE_X0Y113         LUT6 (Prop_lut6_I5_O)        0.097    41.404 r  noisemaker/count[4]_i_2/O
                         net (fo=1, routed)           0.000    41.404    noisemaker/count[4]_i_2_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.410   120.539    
                         clock uncertainty           -0.091   120.448    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.037   120.485    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        120.485    
                         arrival time                         -41.404    
  -------------------------------------------------------------------
                         slack                                 79.081    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X1Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[0]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[1]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.180ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.143ns  (logic 0.638ns (29.771%)  route 1.505ns (70.229%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 39.160 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.295    39.160    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.347    39.507 f  noisemaker/count_reg[2]/Q
                         net (fo=4, routed)           0.610    40.116    noisemaker/count[2]
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.097    40.213 f  noisemaker/state[1]_i_2/O
                         net (fo=26, routed)          0.232    40.445    noisemaker/state[1]_i_2_n_0
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.097    40.542 f  noisemaker/count[4]_i_3/O
                         net (fo=3, routed)           0.664    41.206    noisemaker/count[4]_i_3_n_0
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    41.303 r  noisemaker/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    41.303    noisemaker/count[2]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.410   120.539    
                         clock uncertainty           -0.091   120.448    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.035   120.483    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                        120.483    
                         arrival time                         -41.303    
  -------------------------------------------------------------------
                         slack                                 79.180    

Slack (MET) :             79.198ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        2.159ns  (logic 0.654ns (30.291%)  route 1.505ns (69.709%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 39.160 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.295    39.160    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.347    39.507 f  noisemaker/count_reg[2]/Q
                         net (fo=4, routed)           0.610    40.116    noisemaker/count[2]
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.097    40.213 f  noisemaker/state[1]_i_2/O
                         net (fo=26, routed)          0.232    40.445    noisemaker/state[1]_i_2_n_0
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.097    40.542 f  noisemaker/count[4]_i_3/O
                         net (fo=3, routed)           0.664    41.206    noisemaker/count[4]_i_3_n_0
    SLICE_X0Y113         LUT5 (Prop_lut5_I0_O)        0.113    41.319 r  noisemaker/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    41.319    noisemaker/count[3]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.410   120.539    
                         clock uncertainty           -0.091   120.448    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.069   120.517    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                        120.517    
                         arrival time                         -41.319    
  -------------------------------------------------------------------
                         slack                                 79.198    

Slack (MET) :             79.223ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        1.904ns  (logic 0.493ns (25.889%)  route 1.411ns (74.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 120.946 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.531    40.088    noisemaker/state[1]
    SLICE_X7Y112         LUT3 (Prop_lut3_I0_O)        0.097    40.185 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.880    41.065    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192   120.946    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.495    
                         clock uncertainty           -0.091   120.404    
    SLICE_X6Y113         FDRE (Setup_fdre_C_CE)      -0.116   120.288    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        120.288    
                         arrival time                         -41.065    
  -------------------------------------------------------------------
                         slack                                 79.223    

Slack (MET) :             79.223ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0 fall@122.069ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        1.904ns  (logic 0.493ns (25.889%)  route 1.411ns (74.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 120.946 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.531    40.088    noisemaker/state[1]
    SLICE_X7Y112         LUT3 (Prop_lut3_I0_O)        0.097    40.185 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.880    41.065    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192   120.946    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.495    
                         clock uncertainty           -0.091   120.404    
    SLICE_X6Y113         FDRE (Setup_fdre_C_CE)      -0.116   120.288    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        120.288    
                         arrival time                         -41.065    
  -------------------------------------------------------------------
                         slack                                 79.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.319ns  (logic 0.212ns (66.363%)  route 0.107ns (33.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.167    40.337 r  noisemaker/shiftreg_reg[6]/Q
                         net (fo=1, routed)           0.107    40.445    noisemaker/p_1_in[7]
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.490 r  noisemaker/shiftreg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    40.490    noisemaker/shiftreg[7]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.215    40.186    
                         clock uncertainty            0.091    40.277    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.124    40.401    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.401    
                         arrival time                          40.490    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.354%)  route 0.081ns (27.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.167    40.337 r  noisemaker/shiftreg_reg[21]/Q
                         net (fo=1, routed)           0.081    40.418    noisemaker/p_1_in[22]
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.463 r  noisemaker/shiftreg[22]_i_1/O
                         net (fo=1, routed)           0.000    40.463    noisemaker/shiftreg[22]_i_1_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.183    
                         clock uncertainty            0.091    40.274    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.098    40.372    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                        -40.372    
                         arrival time                          40.463    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.312ns  (logic 0.212ns (67.850%)  route 0.100ns (32.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.167    40.338 r  noisemaker/shiftreg_reg[9]/Q
                         net (fo=1, routed)           0.100    40.439    noisemaker/p_1_in[10]
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.484 r  noisemaker/shiftreg[10]_i_1__0/O
                         net (fo=1, routed)           0.000    40.484    noisemaker/shiftreg[10]_i_1__0_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.215    40.185    
                         clock uncertainty            0.091    40.276    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.099    40.375    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.375    
                         arrival time                          40.484    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.312ns  (logic 0.232ns (74.336%)  route 0.080ns (25.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.133    40.304 r  noisemaker/count_reg[3]/Q
                         net (fo=3, routed)           0.080    40.385    noisemaker/count[3]
    SLICE_X0Y113         LUT6 (Prop_lut6_I3_O)        0.099    40.484 r  noisemaker/count[4]_i_2/O
                         net (fo=1, routed)           0.000    40.484    noisemaker/count[4]_i_2_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.232    40.171    
                         clock uncertainty            0.091    40.262    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.099    40.361    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.361    
                         arrival time                          40.484    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/sdata_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.391ns  (logic 0.191ns (48.875%)  route 0.200ns (51.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.146    40.316 r  noisemaker/shiftreg_reg[23]/Q
                         net (fo=1, routed)           0.200    40.516    noisemaker/shiftreg_reg_n_0_[23]
    SLICE_X2Y113         LUT5 (Prop_lut5_I0_O)        0.045    40.561 r  noisemaker/sdata_i_1/O
                         net (fo=1, routed)           0.000    40.561    noisemaker/sdata_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  noisemaker/sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  noisemaker/sdata_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.209    
                         clock uncertainty            0.091    40.300    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.124    40.424    noisemaker/sdata_reg
  -------------------------------------------------------------------
                         required time                        -40.424    
                         arrival time                          40.561    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.338ns  (logic 0.191ns (56.500%)  route 0.147ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/shiftreg_reg[17]/Q
                         net (fo=1, routed)           0.147    40.465    noisemaker/p_1_in[18]
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.510 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    40.510    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.230    40.171    
                         clock uncertainty            0.091    40.262    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.361    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.361    
                         arrival time                          40.510    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.358ns  (logic 0.191ns (53.343%)  route 0.167ns (46.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X5Y113         FDRE                                         r  noisemaker/shiftreg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.146    40.316 r  noisemaker/shiftreg_reg[11]/Q
                         net (fo=1, routed)           0.167    40.484    noisemaker/p_1_in[12]
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.045    40.529 r  noisemaker/shiftreg[12]_i_1__0/O
                         net (fo=1, routed)           0.000    40.529    noisemaker/shiftreg[12]_i_1__0_n_0
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.215    40.185    
                         clock uncertainty            0.091    40.276    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.098    40.374    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.374    
                         arrival time                          40.529    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.348ns  (logic 0.191ns (54.884%)  route 0.157ns (45.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.146    40.316 r  noisemaker/shiftreg_reg[22]/Q
                         net (fo=1, routed)           0.157    40.473    noisemaker/p_1_in[23]
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.518 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=1, routed)           0.000    40.518    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.230    40.170    
                         clock uncertainty            0.091    40.261    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.099    40.360    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        -40.360    
                         arrival time                          40.518    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.684%)  route 0.162ns (43.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.167    40.338 r  noisemaker/shiftreg_reg[7]/Q
                         net (fo=1, routed)           0.162    40.500    noisemaker/p_1_in[8]
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.545 r  noisemaker/shiftreg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    40.545    noisemaker/shiftreg[8]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.230    40.171    
                         clock uncertainty            0.091    40.262    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.125    40.387    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        -40.387    
                         arrival time                          40.545    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - bclk_clkgen0_1 fall@40.690ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.351%)  route 0.164ns (43.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.167    40.339 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.164    40.504    noisemaker/state[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.045    40.549 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.549    noisemaker/stop_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism             -0.232    40.172    
                         clock uncertainty            0.091    40.263    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.125    40.388    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.388    
                         arrival time                          40.549    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  bclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       36.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.905ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.587ns (17.015%)  route 2.863ns (82.985%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X6Y111         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.393    -1.137 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.752     0.615    tone/index_reg_n_0_[5]
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.097     0.712 r  tone/shiftreg[20]_i_2/O
                         net (fo=1, routed)           1.110     1.823    noisemaker/index_reg[3]_13
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.097     1.920 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.920    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192    39.567    noisemaker/JA_OBUF[0]
    SLICE_X5Y113         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.998    
                         clock uncertainty           -0.211    38.787    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.037    38.824    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                 36.905    

Slack (MET) :             36.975ns  (required time - arrival time)
  Source:                 tone/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.535ns (15.819%)  route 2.847ns (84.181%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.292    -1.533    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.192 r  tone/index_reg[4]/Q
                         net (fo=22, routed)          1.796     0.604    tone/index_reg_n_0_[4]
    SLICE_X4Y114         LUT6 (Prop_lut6_I4_O)        0.097     0.701 r  tone/shiftreg[13]_i_2/O
                         net (fo=1, routed)           1.051     1.752    noisemaker/index_reg[3]_8
    SLICE_X4Y114         LUT6 (Prop_lut6_I4_O)        0.097     1.849 r  noisemaker/shiftreg[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    noisemaker/shiftreg[13]_i_1__0_n_0
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.191    39.566    noisemaker/JA_OBUF[0]
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.997    
                         clock uncertainty           -0.211    38.786    
    SLICE_X4Y114         FDRE (Setup_fdre_C_D)        0.037    38.823    noisemaker/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                         38.823    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 36.975    

Slack (MET) :             37.024ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.211    38.790    
    SLICE_X1Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.645    noisemaker/count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.024    

Slack (MET) :             37.024ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.211    38.790    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.645    noisemaker/count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.024    

Slack (MET) :             37.024ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.211    38.790    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.645    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.024    

Slack (MET) :             37.024ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.211    38.790    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.645    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.024    

Slack (MET) :             37.024ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.211    38.790    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.645    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.024    

Slack (MET) :             37.097ns  (required time - arrival time)
  Source:                 tone/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.535ns (16.408%)  route 2.726ns (83.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.292    -1.533    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.192 r  tone/index_reg[4]/Q
                         net (fo=22, routed)          1.888     0.696    tone/index_reg_n_0_[4]
    SLICE_X4Y111         LUT6 (Prop_lut6_I4_O)        0.097     0.793 r  tone/shiftreg[15]_i_2/O
                         net (fo=1, routed)           0.837     1.630    noisemaker/index_reg[3]_14
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.097     1.727 r  noisemaker/shiftreg[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.727    noisemaker/shiftreg[15]_i_1__0_n_0
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192    39.567    noisemaker/JA_OBUF[0]
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.998    
                         clock uncertainty           -0.211    38.787    
    SLICE_X4Y113         FDRE (Setup_fdre_C_D)        0.037    38.824    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         38.825    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                 37.097    

Slack (MET) :             37.143ns  (required time - arrival time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.535ns (16.463%)  route 2.715ns (83.537%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.292    -1.533    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.192 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          1.567     0.375    tone/index_reg_n_0_[1]
    SLICE_X6Y113         LUT6 (Prop_lut6_I3_O)        0.097     0.472 r  tone/shiftreg[21]_i_2/O
                         net (fo=1, routed)           1.147     1.620    noisemaker/index_reg[3]_1
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.097     1.717 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.717    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192    39.567    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.998    
                         clock uncertainty           -0.211    38.787    
    SLICE_X6Y113         FDRE (Setup_fdre_C_D)        0.072    38.859    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                         38.859    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                 37.143    

Slack (MET) :             37.218ns  (required time - arrival time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.535ns (16.869%)  route 2.637ns (83.131%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.529ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.296    -1.529    tone/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.341    -1.188 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          1.892     0.704    tone/index_reg_n_0_[2]
    SLICE_X6Y112         LUT6 (Prop_lut6_I1_O)        0.097     0.801 r  tone/shiftreg[7]_i_2/O
                         net (fo=1, routed)           0.744     1.545    noisemaker/index_reg[3]_10
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.097     1.642 r  noisemaker/shiftreg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.642    noisemaker/shiftreg[7]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.211    38.788    
    SLICE_X6Y112         FDRE (Setup_fdre_C_D)        0.072    38.860    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.860    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                 37.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.962%)  route 0.661ns (78.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.661    40.977    noisemaker/JA_OBUF[1]
    SLICE_X6Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.022 r  noisemaker/shiftreg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    41.022    noisemaker/shiftreg[8]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.211    40.691    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.125    40.816    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        -40.816    
                         arrival time                          41.022    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.261%)  route 0.689ns (78.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.689    41.005    noisemaker/JA_OBUF[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.045    41.050 r  noisemaker/state[0]_i_1/O
                         net (fo=1, routed)           0.000    41.050    noisemaker/state[0]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.211    40.694    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.125    40.819    noisemaker/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -40.819    
                         arrival time                          41.050    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.778%)  route 0.709ns (79.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.709    41.026    noisemaker/JA_OBUF[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I2_O)        0.045    41.071 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    41.071    noisemaker/stop_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.211    40.694    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.125    40.819    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.819    
                         arrival time                          41.071    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.897ns  (logic 0.231ns (25.754%)  route 0.666ns (74.246%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.593    40.170    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    40.311 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          0.380    40.691    tone/index_reg_n_0_[1]
    SLICE_X7Y113         LUT6 (Prop_lut6_I3_O)        0.045    40.736 r  tone/shiftreg[10]_i_2/O
                         net (fo=1, routed)           0.286    41.022    noisemaker/index_reg[3]_3
    SLICE_X7Y113         LUT6 (Prop_lut6_I4_O)        0.045    41.067 r  noisemaker/shiftreg[10]_i_1__0/O
                         net (fo=1, routed)           0.000    41.067    noisemaker/shiftreg[10]_i_1__0_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.211    40.690    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.099    40.789    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.789    
                         arrival time                          41.067    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.937%)  route 0.747ns (80.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.747    41.063    noisemaker/JA_OBUF[1]
    SLICE_X6Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.108 r  noisemaker/shiftreg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    41.108    noisemaker/shiftreg[7]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.211    40.691    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.124    40.815    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.815    
                         arrival time                          41.108    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.465%)  route 0.723ns (79.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.723    41.039    noisemaker/JA_OBUF[1]
    SLICE_X4Y113         LUT6 (Prop_lut6_I1_O)        0.045    41.084 r  noisemaker/shiftreg[14]_i_1__0/O
                         net (fo=1, routed)           0.000    41.084    noisemaker/shiftreg[14]_i_1__0_n_0
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.211    40.690    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.098    40.788    noisemaker/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                        -40.788    
                         arrival time                          41.084    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.329%)  route 0.729ns (79.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.729    41.045    noisemaker/JA_OBUF[1]
    SLICE_X4Y113         LUT6 (Prop_lut6_I1_O)        0.045    41.090 r  noisemaker/shiftreg[15]_i_1__0/O
                         net (fo=1, routed)           0.000    41.090    noisemaker/shiftreg[15]_i_1__0_n_0
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.211    40.690    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.099    40.789    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                        -40.789    
                         arrival time                          41.090    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.114%)  route 0.787ns (80.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.787    41.104    noisemaker/JA_OBUF[1]
    SLICE_X6Y113         LUT6 (Prop_lut6_I1_O)        0.045    41.149 r  noisemaker/shiftreg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    41.149    noisemaker/shiftreg[6]_i_1__0_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.211    40.690    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.125    40.815    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                        -40.815    
                         arrival time                          41.149    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.412%)  route 0.772ns (80.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.772    41.089    noisemaker/JA_OBUF[1]
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.134 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.134    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.211    40.691    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.790    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        -40.790    
                         arrival time                          41.134    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.962ns  (logic 0.186ns (19.329%)  route 0.776ns (80.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.776    41.093    noisemaker/JA_OBUF[1]
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.138 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    41.138    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.211    40.691    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.790    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.790    
                         arrival time                          41.138    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  mclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       37.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.646ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.684ns (22.750%)  route 2.323ns (77.250%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.868     1.384    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I3_O)        0.097     1.481 r  clocks/fsmclkgen/output_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.481    clocks/fsmclkgen/output_reg_i_1__1_n_0
    SLICE_X2Y104         FDRE                                         r  clocks/fsmclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y104         FDRE                                         r  clocks/fsmclkgen/output_reg_reg/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.069    39.127    clocks/fsmclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                 37.646    

Slack (MET) :             37.667ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.684ns (23.210%)  route 2.263ns (76.790%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.808     1.324    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I4_O)        0.097     1.421 r  clocks/fsmclkgen/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.421    clocks/fsmclkgen/count[2]
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[2]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.030    39.088    clocks/fsmclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.088    
                         arrival time                          -1.421    
  -------------------------------------------------------------------
                         slack                                 37.667    

Slack (MET) :             37.667ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.684ns (23.195%)  route 2.265ns (76.805%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.810     1.326    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I4_O)        0.097     1.423 r  clocks/fsmclkgen/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.423    clocks/fsmclkgen/count[4]
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[4]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.032    39.090    clocks/fsmclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                 37.667    

Slack (MET) :             37.690ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.684ns (23.350%)  route 2.245ns (76.650%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.791     1.306    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.403 r  clocks/fsmclkgen/count[18]_i_1/O
                         net (fo=1, routed)           0.000     1.403    clocks/fsmclkgen/count[18]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[18]/C
                         clock pessimism             -0.432    39.142    
                         clock uncertainty           -0.081    39.061    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.032    39.093    clocks/fsmclkgen/count_reg[18]
  -------------------------------------------------------------------
                         required time                         39.093    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                 37.690    

Slack (MET) :             37.724ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.684ns (23.648%)  route 2.208ns (76.352%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.754     1.269    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I3_O)        0.097     1.366 r  clocks/fsmclkgen/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.366    clocks/fsmclkgen/count[0]
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[0]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.032    39.090    clocks/fsmclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 37.724    

Slack (MET) :             37.730ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.684ns (23.715%)  route 2.200ns (76.285%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.746     1.261    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.097     1.358 r  clocks/fsmclkgen/count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.358    clocks/fsmclkgen/count[12]
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X3Y105         FDRE (Setup_fdre_C_D)        0.030    39.088    clocks/fsmclkgen/count_reg[12]
  -------------------------------------------------------------------
                         required time                         39.088    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                 37.730    

Slack (MET) :             37.746ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.684ns (23.326%)  route 2.248ns (76.674%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.794     1.309    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.406 r  clocks/fsmclkgen/count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.406    clocks/fsmclkgen/count[13]
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
                         clock pessimism             -0.410    39.164    
                         clock uncertainty           -0.081    39.083    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)        0.069    39.152    clocks/fsmclkgen/count_reg[13]
  -------------------------------------------------------------------
                         required time                         39.152    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                 37.746    

Slack (MET) :             37.752ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.684ns (23.350%)  route 2.245ns (76.650%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.791     1.306    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.403 r  clocks/fsmclkgen/count[20]_i_1/O
                         net (fo=1, routed)           0.000     1.403    clocks/fsmclkgen/count[20]
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[20]/C
                         clock pessimism             -0.410    39.164    
                         clock uncertainty           -0.081    39.083    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)        0.072    39.155    clocks/fsmclkgen/count_reg[20]
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                 37.752    

Slack (MET) :             37.804ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.684ns (24.490%)  route 2.109ns (75.510%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.654     1.170    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I4_O)        0.097     1.267 r  clocks/fsmclkgen/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.267    clocks/fsmclkgen/count[11]
    SLICE_X5Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.196    39.571    clocks/fsmclkgen/bbstub_mclk
    SLICE_X5Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[11]/C
                         clock pessimism             -0.451    39.120    
                         clock uncertainty           -0.081    39.039    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.032    39.071    clocks/fsmclkgen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         39.071    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                 37.804    

Slack (MET) :             37.822ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.684ns (24.468%)  route 2.111ns (75.532%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.657     1.172    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.269 r  clocks/fsmclkgen/count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.269    clocks/fsmclkgen/count[15]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/C
                         clock pessimism             -0.432    39.142    
                         clock uncertainty           -0.081    39.061    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.030    39.091    clocks/fsmclkgen/count_reg[15]
  -------------------------------------------------------------------
                         required time                         39.091    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                 37.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.433%)  route 0.144ns (43.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.230    clocks/lrclkgen/count[0]
    SLICE_X2Y106         LUT6 (Prop_lut6_I2_O)        0.045    -0.185 r  clocks/lrclkgen/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    clocks/lrclkgen/count_0[5]
    SLICE_X2Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.217    -0.498    
                         clock uncertainty            0.081    -0.418    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.297    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.198%)  route 0.102ns (32.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.102    -0.248    clocks/lrclkgen/count[6]
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  clocks/lrclkgen/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    clocks/lrclkgen/count_0[0]
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.092    -0.329    clocks/lrclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.907%)  route 0.123ns (37.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          0.123    -0.227    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X3Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  clocks/fsmclkgen/count[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    clocks/fsmclkgen/count[17]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[17]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.092    -0.329    clocks/fsmclkgen/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.097%)  route 0.122ns (36.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          0.122    -0.228    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X3Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  clocks/fsmclkgen/count[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    clocks/fsmclkgen/count[15]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.091    -0.330    clocks/fsmclkgen/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.939%)  route 0.159ns (46.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.593    -0.519    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          0.159    -0.219    tone/index_reg_n_0_[1]
    SLICE_X5Y114         LUT5 (Prop_lut5_I1_O)        0.045    -0.174 r  tone/index[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    tone/p_0_in[4]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -0.289    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/C
                         clock pessimism             -0.230    -0.519    
                         clock uncertainty            0.081    -0.439    
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.092    -0.347    tone/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clocks/serialclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.247ns (64.583%)  route 0.135ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.599    -0.513    clocks/serialclkgen/bbstub_mclk
    SLICE_X2Y101         FDRE                                         r  clocks/serialclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.148    -0.365 r  clocks/serialclkgen/count_reg[6]/Q
                         net (fo=3, routed)           0.135    -0.230    clocks/serialclkgen/count_reg_n_0_[6]
    SLICE_X4Y101         LUT5 (Prop_lut5_I3_O)        0.099    -0.131 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.131    clocks/serialclkgen/count[0]
    SLICE_X4Y101         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.868    -0.283    clocks/serialclkgen/bbstub_mclk
    SLICE_X4Y101         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.194    -0.477    
                         clock uncertainty            0.081    -0.397    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.091    -0.306    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.207ns (53.210%)  route 0.182ns (46.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.182    -0.168    clocks/lrclkgen/count[6]
    SLICE_X2Y105         LUT4 (Prop_lut4_I2_O)        0.043    -0.125 r  clocks/lrclkgen/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    clocks/lrclkgen/count_0[7]
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[7]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.081    -0.434    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.131    -0.303    clocks/lrclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.596    -0.516    tone/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          0.166    -0.209    tone/index_reg_n_0_[2]
    SLICE_X3Y111         LUT3 (Prop_lut3_I0_O)        0.045    -0.164 r  tone/index[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    tone/p_0_in[2]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.868    -0.283    tone/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/C
                         clock pessimism             -0.233    -0.516    
                         clock uncertainty            0.081    -0.436    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.091    -0.345    tone/index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 clocks/fsmclkgen/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/fsmclkgen/count_reg[12]/Q
                         net (fo=23, routed)          0.166    -0.207    clocks/fsmclkgen/count_reg_n_0_[12]
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.045    -0.162 r  clocks/fsmclkgen/count[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    clocks/fsmclkgen/count[12]
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.081    -0.434    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.091    -0.343    clocks/fsmclkgen/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.594    -0.518    tone/JA_OBUF[0]
    SLICE_X3Y113         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.377 f  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.166    -0.211    tone/index_reg_n_0_[0]
    SLICE_X3Y113         LUT1 (Prop_lut1_I0_O)        0.045    -0.166 r  tone/index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    tone/p_0_in[0]
    SLICE_X3Y113         FDRE                                         r  tone/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.866    -0.286    tone/JA_OBUF[0]
    SLICE_X3Y113         FDRE                                         r  tone/index_reg[0]/C
                         clock pessimism             -0.232    -0.518    
                         clock uncertainty            0.081    -0.438    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.091    -0.347    tone/index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  bclk_clkgen0
  To Clock:  bclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.081ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.245ns  (logic 0.638ns (28.423%)  route 1.607ns (71.577%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 39.160 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.295    39.160    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.347    39.507 f  noisemaker/count_reg[2]/Q
                         net (fo=4, routed)           0.610    40.116    noisemaker/count[2]
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.097    40.213 f  noisemaker/state[1]_i_2/O
                         net (fo=26, routed)          0.232    40.445    noisemaker/state[1]_i_2_n_0
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.097    40.542 f  noisemaker/count[4]_i_3/O
                         net (fo=3, routed)           0.765    41.307    noisemaker/count[4]_i_3_n_0
    SLICE_X0Y113         LUT6 (Prop_lut6_I5_O)        0.097    41.404 r  noisemaker/count[4]_i_2/O
                         net (fo=1, routed)           0.000    41.404    noisemaker/count[4]_i_2_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.410   120.539    
                         clock uncertainty           -0.091   120.448    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.037   120.485    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        120.485    
                         arrival time                         -41.404    
  -------------------------------------------------------------------
                         slack                                 79.081    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X1Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[0]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[1]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.015ns  (logic 0.493ns (24.471%)  route 1.522ns (75.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.784    40.340    noisemaker/state[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I1_O)        0.097    40.437 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738    41.175    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.435   120.514    
                         clock uncertainty           -0.091   120.423    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145   120.278    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        120.278    
                         arrival time                         -41.175    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.180ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.143ns  (logic 0.638ns (29.771%)  route 1.505ns (70.229%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 39.160 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.295    39.160    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.347    39.507 f  noisemaker/count_reg[2]/Q
                         net (fo=4, routed)           0.610    40.116    noisemaker/count[2]
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.097    40.213 f  noisemaker/state[1]_i_2/O
                         net (fo=26, routed)          0.232    40.445    noisemaker/state[1]_i_2_n_0
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.097    40.542 f  noisemaker/count[4]_i_3/O
                         net (fo=3, routed)           0.664    41.206    noisemaker/count[4]_i_3_n_0
    SLICE_X0Y113         LUT4 (Prop_lut4_I0_O)        0.097    41.303 r  noisemaker/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    41.303    noisemaker/count[2]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.410   120.539    
                         clock uncertainty           -0.091   120.448    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.035   120.483    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                        120.483    
                         arrival time                         -41.303    
  -------------------------------------------------------------------
                         slack                                 79.180    

Slack (MET) :             79.198ns  (required time - arrival time)
  Source:                 noisemaker/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        2.159ns  (logic 0.654ns (30.291%)  route 1.505ns (69.709%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 120.949 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 39.160 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.295    39.160    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.347    39.507 f  noisemaker/count_reg[2]/Q
                         net (fo=4, routed)           0.610    40.116    noisemaker/count[2]
    SLICE_X0Y113         LUT5 (Prop_lut5_I1_O)        0.097    40.213 f  noisemaker/state[1]_i_2/O
                         net (fo=26, routed)          0.232    40.445    noisemaker/state[1]_i_2_n_0
    SLICE_X0Y114         LUT4 (Prop_lut4_I0_O)        0.097    40.542 f  noisemaker/count[4]_i_3/O
                         net (fo=3, routed)           0.664    41.206    noisemaker/count[4]_i_3_n_0
    SLICE_X0Y113         LUT5 (Prop_lut5_I0_O)        0.113    41.319 r  noisemaker/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    41.319    noisemaker/count[3]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195   120.949    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.410   120.539    
                         clock uncertainty           -0.091   120.448    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.069   120.517    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                        120.517    
                         arrival time                         -41.319    
  -------------------------------------------------------------------
                         slack                                 79.198    

Slack (MET) :             79.223ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[21]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        1.904ns  (logic 0.493ns (25.889%)  route 1.411ns (74.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 120.946 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.531    40.088    noisemaker/state[1]
    SLICE_X7Y112         LUT3 (Prop_lut3_I0_O)        0.097    40.185 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.880    41.065    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192   120.946    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.495    
                         clock uncertainty           -0.091   120.404    
    SLICE_X6Y113         FDRE (Setup_fdre_C_CE)      -0.116   120.288    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                        120.288    
                         arrival time                         -41.065    
  -------------------------------------------------------------------
                         slack                                 79.223    

Slack (MET) :             79.223ns  (required time - arrival time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (bclk_clkgen0_1 fall@122.069ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        1.904ns  (logic 0.493ns (25.889%)  route 1.411ns (74.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 120.946 - 122.069 ) 
    Source Clock Delay      (SCD):    -1.529ns = ( 39.161 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330    42.020 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987    43.007    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.318    36.689 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.100    37.789    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    37.865 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.296    39.161    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.396    39.557 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.531    40.088    noisemaker/state[1]
    SLICE_X7Y112         LUT3 (Prop_lut3_I0_O)        0.097    40.185 r  noisemaker/shiftreg[23]_i_1/O
                         net (fo=20, routed)          0.880    41.065    noisemaker/shiftreg[23]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                    122.069   122.069 f  
    E3                                                0.000   122.069 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000   122.069    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263   123.332 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928   124.260    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624   118.636 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045   119.682    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072   119.754 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192   120.946    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.451   120.495    
                         clock uncertainty           -0.091   120.404    
    SLICE_X6Y113         FDRE (Setup_fdre_C_CE)      -0.116   120.288    noisemaker/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                        120.288    
                         arrival time                         -41.065    
  -------------------------------------------------------------------
                         slack                                 79.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.319ns  (logic 0.212ns (66.363%)  route 0.107ns (33.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.167    40.337 r  noisemaker/shiftreg_reg[6]/Q
                         net (fo=1, routed)           0.107    40.445    noisemaker/p_1_in[7]
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.490 r  noisemaker/shiftreg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    40.490    noisemaker/shiftreg[7]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.215    40.186    
                         clock uncertainty            0.091    40.277    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.124    40.401    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.401    
                         arrival time                          40.490    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.354%)  route 0.081ns (27.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.167    40.337 r  noisemaker/shiftreg_reg[21]/Q
                         net (fo=1, routed)           0.081    40.418    noisemaker/p_1_in[22]
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.463 r  noisemaker/shiftreg[22]_i_1/O
                         net (fo=1, routed)           0.000    40.463    noisemaker/shiftreg[22]_i_1_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.217    40.183    
                         clock uncertainty            0.091    40.274    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.098    40.372    noisemaker/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                        -40.372    
                         arrival time                          40.463    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.312ns  (logic 0.212ns (67.850%)  route 0.100ns (32.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.167    40.338 r  noisemaker/shiftreg_reg[9]/Q
                         net (fo=1, routed)           0.100    40.439    noisemaker/p_1_in[10]
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.484 r  noisemaker/shiftreg[10]_i_1__0/O
                         net (fo=1, routed)           0.000    40.484    noisemaker/shiftreg[10]_i_1__0_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.215    40.185    
                         clock uncertainty            0.091    40.276    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.099    40.375    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.375    
                         arrival time                          40.484    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 noisemaker/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.312ns  (logic 0.232ns (74.336%)  route 0.080ns (25.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.133    40.304 r  noisemaker/count_reg[3]/Q
                         net (fo=3, routed)           0.080    40.385    noisemaker/count[3]
    SLICE_X0Y113         LUT6 (Prop_lut6_I3_O)        0.099    40.484 r  noisemaker/count[4]_i_2/O
                         net (fo=1, routed)           0.000    40.484    noisemaker/count[4]_i_2_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.232    40.171    
                         clock uncertainty            0.091    40.262    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.099    40.361    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.361    
                         arrival time                          40.484    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/sdata_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.391ns  (logic 0.191ns (48.875%)  route 0.200ns (51.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 40.403 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.146    40.316 r  noisemaker/shiftreg_reg[23]/Q
                         net (fo=1, routed)           0.200    40.516    noisemaker/shiftreg_reg_n_0_[23]
    SLICE_X2Y113         LUT5 (Prop_lut5_I0_O)        0.045    40.561 r  noisemaker/sdata_i_1/O
                         net (fo=1, routed)           0.000    40.561    noisemaker/sdata_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  noisemaker/sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.403    noisemaker/JA_OBUF[0]
    SLICE_X2Y113         FDRE                                         r  noisemaker/sdata_reg/C  (IS_INVERTED)
                         clock pessimism             -0.194    40.209    
                         clock uncertainty            0.091    40.300    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.124    40.424    noisemaker/sdata_reg
  -------------------------------------------------------------------
                         required time                        -40.424    
                         arrival time                          40.561    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.338ns  (logic 0.191ns (56.500%)  route 0.147ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.146    40.317 r  noisemaker/shiftreg_reg[17]/Q
                         net (fo=1, routed)           0.147    40.465    noisemaker/p_1_in[18]
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.510 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    40.510    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.230    40.171    
                         clock uncertainty            0.091    40.262    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.361    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.361    
                         arrival time                          40.510    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.358ns  (logic 0.191ns (53.343%)  route 0.167ns (46.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X5Y113         FDRE                                         r  noisemaker/shiftreg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.146    40.316 r  noisemaker/shiftreg_reg[11]/Q
                         net (fo=1, routed)           0.167    40.484    noisemaker/p_1_in[12]
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.045    40.529 r  noisemaker/shiftreg[12]_i_1__0/O
                         net (fo=1, routed)           0.000    40.529    noisemaker/shiftreg[12]_i_1__0_n_0
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.215    40.185    
                         clock uncertainty            0.091    40.276    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.098    40.374    noisemaker/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                        -40.374    
                         arrival time                          40.529    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.348ns  (logic 0.191ns (54.884%)  route 0.157ns (45.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.593    40.170    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.146    40.316 r  noisemaker/shiftreg_reg[22]/Q
                         net (fo=1, routed)           0.157    40.473    noisemaker/p_1_in[23]
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.045    40.518 r  noisemaker/shiftreg[23]_i_2/O
                         net (fo=1, routed)           0.000    40.518    noisemaker/shiftreg[23]_i_2_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.230    40.170    
                         clock uncertainty            0.091    40.261    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.099    40.360    noisemaker/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                        -40.360    
                         arrival time                          40.518    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 noisemaker/shiftreg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.374ns  (logic 0.212ns (56.684%)  route 0.162ns (43.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.518ns = ( 40.171 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.594    40.171    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.167    40.338 r  noisemaker/shiftreg_reg[7]/Q
                         net (fo=1, routed)           0.162    40.500    noisemaker/p_1_in[8]
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.045    40.545 r  noisemaker/shiftreg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    40.545    noisemaker/shiftreg[8]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.230    40.171    
                         clock uncertainty            0.091    40.262    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.125    40.387    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        -40.387    
                         arrival time                          40.545    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 noisemaker/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - bclk_clkgen0 fall@40.690ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.351%)  route 0.164ns (43.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 40.172 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bclk_clkgen0 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    39.124 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    39.578 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.595    40.172    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.167    40.339 r  noisemaker/state_reg[1]/Q
                         net (fo=29, routed)          0.164    40.504    noisemaker/state[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I3_O)        0.045    40.549 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    40.549    noisemaker/stop_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism             -0.232    40.172    
                         clock uncertainty            0.091    40.263    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.125    40.388    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.388    
                         arrival time                          40.549    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  bclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.909ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.587ns (17.015%)  route 2.863ns (82.985%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X6Y111         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.393    -1.137 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.752     0.615    tone/index_reg_n_0_[5]
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.097     0.712 r  tone/shiftreg[20]_i_2/O
                         net (fo=1, routed)           1.110     1.823    noisemaker/index_reg[3]_13
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.097     1.920 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.920    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192    39.567    noisemaker/JA_OBUF[0]
    SLICE_X5Y113         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.998    
                         clock uncertainty           -0.207    38.791    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.037    38.828    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                 36.909    

Slack (MET) :             36.978ns  (required time - arrival time)
  Source:                 tone/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.535ns (15.819%)  route 2.847ns (84.181%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.292    -1.533    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.192 r  tone/index_reg[4]/Q
                         net (fo=22, routed)          1.796     0.604    tone/index_reg_n_0_[4]
    SLICE_X4Y114         LUT6 (Prop_lut6_I4_O)        0.097     0.701 r  tone/shiftreg[13]_i_2/O
                         net (fo=1, routed)           1.051     1.752    noisemaker/index_reg[3]_8
    SLICE_X4Y114         LUT6 (Prop_lut6_I4_O)        0.097     1.849 r  noisemaker/shiftreg[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    noisemaker/shiftreg[13]_i_1__0_n_0
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.191    39.566    noisemaker/JA_OBUF[0]
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.997    
                         clock uncertainty           -0.207    38.790    
    SLICE_X4Y114         FDRE (Setup_fdre_C_D)        0.037    38.827    noisemaker/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 36.978    

Slack (MET) :             37.028ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.207    38.794    
    SLICE_X1Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.649    noisemaker/count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.028    

Slack (MET) :             37.028ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.207    38.794    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.649    noisemaker/count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.028    

Slack (MET) :             37.028ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.207    38.794    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.649    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.028    

Slack (MET) :             37.028ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.207    38.794    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.649    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.028    

Slack (MET) :             37.028ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.207    38.794    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.649    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.028    

Slack (MET) :             37.101ns  (required time - arrival time)
  Source:                 tone/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.535ns (16.408%)  route 2.726ns (83.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.292    -1.533    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.192 r  tone/index_reg[4]/Q
                         net (fo=22, routed)          1.888     0.696    tone/index_reg_n_0_[4]
    SLICE_X4Y111         LUT6 (Prop_lut6_I4_O)        0.097     0.793 r  tone/shiftreg[15]_i_2/O
                         net (fo=1, routed)           0.837     1.630    noisemaker/index_reg[3]_14
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.097     1.727 r  noisemaker/shiftreg[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.727    noisemaker/shiftreg[15]_i_1__0_n_0
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192    39.567    noisemaker/JA_OBUF[0]
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.998    
                         clock uncertainty           -0.207    38.791    
    SLICE_X4Y113         FDRE (Setup_fdre_C_D)        0.037    38.828    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                 37.101    

Slack (MET) :             37.147ns  (required time - arrival time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.535ns (16.463%)  route 2.715ns (83.537%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.292    -1.533    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.192 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          1.567     0.375    tone/index_reg_n_0_[1]
    SLICE_X6Y113         LUT6 (Prop_lut6_I3_O)        0.097     0.472 r  tone/shiftreg[21]_i_2/O
                         net (fo=1, routed)           1.147     1.620    noisemaker/index_reg[3]_1
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.097     1.717 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.717    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192    39.567    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.998    
                         clock uncertainty           -0.207    38.791    
    SLICE_X6Y113         FDRE (Setup_fdre_C_D)        0.072    38.863    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                         38.863    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                 37.147    

Slack (MET) :             37.222ns  (required time - arrival time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.535ns (16.869%)  route 2.637ns (83.131%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.529ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.296    -1.529    tone/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.341    -1.188 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          1.892     0.704    tone/index_reg_n_0_[2]
    SLICE_X6Y112         LUT6 (Prop_lut6_I1_O)        0.097     0.801 r  tone/shiftreg[7]_i_2/O
                         net (fo=1, routed)           0.744     1.545    noisemaker/index_reg[3]_10
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.097     1.642 r  noisemaker/shiftreg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.642    noisemaker/shiftreg[7]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X6Y112         FDRE (Setup_fdre_C_D)        0.072    38.864    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                 37.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.962%)  route 0.661ns (78.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.661    40.977    noisemaker/JA_OBUF[1]
    SLICE_X6Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.022 r  noisemaker/shiftreg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    41.022    noisemaker/shiftreg[8]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.207    40.687    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.125    40.812    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        -40.812    
                         arrival time                          41.022    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.261%)  route 0.689ns (78.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.689    41.005    noisemaker/JA_OBUF[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.045    41.050 r  noisemaker/state[0]_i_1/O
                         net (fo=1, routed)           0.000    41.050    noisemaker/state[0]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.207    40.690    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.125    40.815    noisemaker/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -40.815    
                         arrival time                          41.050    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.778%)  route 0.709ns (79.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.709    41.026    noisemaker/JA_OBUF[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I2_O)        0.045    41.071 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    41.071    noisemaker/stop_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.207    40.690    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.125    40.815    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.815    
                         arrival time                          41.071    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.897ns  (logic 0.231ns (25.754%)  route 0.666ns (74.246%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.593    40.170    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    40.311 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          0.380    40.691    tone/index_reg_n_0_[1]
    SLICE_X7Y113         LUT6 (Prop_lut6_I3_O)        0.045    40.736 r  tone/shiftreg[10]_i_2/O
                         net (fo=1, routed)           0.286    41.022    noisemaker/index_reg[3]_3
    SLICE_X7Y113         LUT6 (Prop_lut6_I4_O)        0.045    41.067 r  noisemaker/shiftreg[10]_i_1__0/O
                         net (fo=1, routed)           0.000    41.067    noisemaker/shiftreg[10]_i_1__0_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.207    40.686    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.099    40.785    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.785    
                         arrival time                          41.067    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.937%)  route 0.747ns (80.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.747    41.063    noisemaker/JA_OBUF[1]
    SLICE_X6Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.108 r  noisemaker/shiftreg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    41.108    noisemaker/shiftreg[7]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.207    40.687    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.124    40.811    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.811    
                         arrival time                          41.108    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.465%)  route 0.723ns (79.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.723    41.039    noisemaker/JA_OBUF[1]
    SLICE_X4Y113         LUT6 (Prop_lut6_I1_O)        0.045    41.084 r  noisemaker/shiftreg[14]_i_1__0/O
                         net (fo=1, routed)           0.000    41.084    noisemaker/shiftreg[14]_i_1__0_n_0
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.207    40.686    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.098    40.784    noisemaker/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                        -40.784    
                         arrival time                          41.084    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.329%)  route 0.729ns (79.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.729    41.045    noisemaker/JA_OBUF[1]
    SLICE_X4Y113         LUT6 (Prop_lut6_I1_O)        0.045    41.090 r  noisemaker/shiftreg[15]_i_1__0/O
                         net (fo=1, routed)           0.000    41.090    noisemaker/shiftreg[15]_i_1__0_n_0
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.207    40.686    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.099    40.785    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                        -40.785    
                         arrival time                          41.090    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.114%)  route 0.787ns (80.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.787    41.104    noisemaker/JA_OBUF[1]
    SLICE_X6Y113         LUT6 (Prop_lut6_I1_O)        0.045    41.149 r  noisemaker/shiftreg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    41.149    noisemaker/shiftreg[6]_i_1__0_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.207    40.686    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.125    40.811    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                        -40.811    
                         arrival time                          41.149    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.412%)  route 0.772ns (80.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.772    41.089    noisemaker/JA_OBUF[1]
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.134 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.134    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.207    40.687    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.786    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        -40.786    
                         arrival time                          41.134    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0 rise@40.690ns)
  Data Path Delay:        0.962ns  (logic 0.186ns (19.329%)  route 0.776ns (80.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.776    41.093    noisemaker/JA_OBUF[1]
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.138 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    41.138    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.207    40.687    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.786    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.786    
                         arrival time                          41.138    
  -------------------------------------------------------------------
                         slack                                  0.352    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  bclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.909ns  (required time - arrival time)
  Source:                 tone/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.587ns (17.015%)  route 2.863ns (82.985%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.295    -1.530    tone/JA_OBUF[0]
    SLICE_X6Y111         FDRE                                         r  tone/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.393    -1.137 r  tone/index_reg[5]/Q
                         net (fo=21, routed)          1.752     0.615    tone/index_reg_n_0_[5]
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.097     0.712 r  tone/shiftreg[20]_i_2/O
                         net (fo=1, routed)           1.110     1.823    noisemaker/index_reg[3]_13
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.097     1.920 r  noisemaker/shiftreg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.920    noisemaker/shiftreg[20]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  noisemaker/shiftreg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192    39.567    noisemaker/JA_OBUF[0]
    SLICE_X5Y113         FDRE                                         r  noisemaker/shiftreg_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.998    
                         clock uncertainty           -0.207    38.791    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.037    38.828    noisemaker/shiftreg_reg[20]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                 36.909    

Slack (MET) :             36.978ns  (required time - arrival time)
  Source:                 tone/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.535ns (15.819%)  route 2.847ns (84.181%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 39.566 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.292    -1.533    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.192 r  tone/index_reg[4]/Q
                         net (fo=22, routed)          1.796     0.604    tone/index_reg_n_0_[4]
    SLICE_X4Y114         LUT6 (Prop_lut6_I4_O)        0.097     0.701 r  tone/shiftreg[13]_i_2/O
                         net (fo=1, routed)           1.051     1.752    noisemaker/index_reg[3]_8
    SLICE_X4Y114         LUT6 (Prop_lut6_I4_O)        0.097     1.849 r  noisemaker/shiftreg[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    noisemaker/shiftreg[13]_i_1__0_n_0
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.191    39.566    noisemaker/JA_OBUF[0]
    SLICE_X4Y114         FDRE                                         r  noisemaker/shiftreg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.997    
                         clock uncertainty           -0.207    38.790    
    SLICE_X4Y114         FDRE (Setup_fdre_C_D)        0.037    38.827    noisemaker/shiftreg_reg[13]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 36.978    

Slack (MET) :             37.028ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X1Y113         FDRE                                         r  noisemaker/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.207    38.794    
    SLICE_X1Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.649    noisemaker/count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.028    

Slack (MET) :             37.028ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.207    38.794    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.649    noisemaker/count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.028    

Slack (MET) :             37.028ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.207    38.794    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.649    noisemaker/count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.028    

Slack (MET) :             37.028ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.207    38.794    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.649    noisemaker/count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.028    

Slack (MET) :             37.028ns  (required time - arrival time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/count_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.438ns (13.920%)  route 2.708ns (86.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 39.570 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.525ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.300    -1.525    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.341    -1.184 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          1.971     0.786    noisemaker/JA_OBUF[1]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.097     0.883 r  noisemaker/count[4]_i_1__0/O
                         net (fo=5, routed)           0.738     1.621    noisemaker/count[4]_i_1__0_n_0
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.195    39.570    noisemaker/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  noisemaker/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.569    39.001    
                         clock uncertainty           -0.207    38.794    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.145    38.649    noisemaker/count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 37.028    

Slack (MET) :             37.101ns  (required time - arrival time)
  Source:                 tone/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.535ns (16.408%)  route 2.726ns (83.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.292    -1.533    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.192 r  tone/index_reg[4]/Q
                         net (fo=22, routed)          1.888     0.696    tone/index_reg_n_0_[4]
    SLICE_X4Y111         LUT6 (Prop_lut6_I4_O)        0.097     0.793 r  tone/shiftreg[15]_i_2/O
                         net (fo=1, routed)           0.837     1.630    noisemaker/index_reg[3]_14
    SLICE_X4Y113         LUT6 (Prop_lut6_I4_O)        0.097     1.727 r  noisemaker/shiftreg[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.727    noisemaker/shiftreg[15]_i_1__0_n_0
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192    39.567    noisemaker/JA_OBUF[0]
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.998    
                         clock uncertainty           -0.207    38.791    
    SLICE_X4Y113         FDRE (Setup_fdre_C_D)        0.037    38.828    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                 37.101    

Slack (MET) :             37.147ns  (required time - arrival time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.535ns (16.463%)  route 2.715ns (83.537%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 39.567 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.292    -1.533    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.341    -1.192 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          1.567     0.375    tone/index_reg_n_0_[1]
    SLICE_X6Y113         LUT6 (Prop_lut6_I3_O)        0.097     0.472 r  tone/shiftreg[21]_i_2/O
                         net (fo=1, routed)           1.147     1.620    noisemaker/index_reg[3]_1
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.097     1.717 r  noisemaker/shiftreg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.717    noisemaker/shiftreg[21]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.192    39.567    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.998    
                         clock uncertainty           -0.207    38.791    
    SLICE_X6Y113         FDRE (Setup_fdre_C_D)        0.072    38.863    noisemaker/shiftreg_reg[21]
  -------------------------------------------------------------------
                         required time                         38.863    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                 37.147    

Slack (MET) :             37.222ns  (required time - arrival time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.535ns (16.869%)  route 2.637ns (83.131%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.122ns = ( 39.568 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.529ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.296    -1.529    tone/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.341    -1.188 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          1.892     0.704    tone/index_reg_n_0_[2]
    SLICE_X6Y112         LUT6 (Prop_lut6_I1_O)        0.097     0.801 r  tone/shiftreg[7]_i_2/O
                         net (fo=1, routed)           0.744     1.545    noisemaker/index_reg[3]_10
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.097     1.642 r  noisemaker/shiftreg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.642    noisemaker/shiftreg[7]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.624    37.257 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.374 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          1.193    39.568    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.569    38.999    
                         clock uncertainty           -0.207    38.792    
    SLICE_X6Y112         FDRE (Setup_fdre_C_D)        0.072    38.864    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                 37.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.962%)  route 0.661ns (78.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.661    40.977    noisemaker/JA_OBUF[1]
    SLICE_X6Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.022 r  noisemaker/shiftreg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    41.022    noisemaker/shiftreg[8]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.207    40.687    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.125    40.812    noisemaker/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                        -40.812    
                         arrival time                          41.022    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.261%)  route 0.689ns (78.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 f  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.689    41.005    noisemaker/JA_OBUF[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.045    41.050 r  noisemaker/state[0]_i_1/O
                         net (fo=1, routed)           0.000    41.050    noisemaker/state[0]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.207    40.690    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.125    40.815    noisemaker/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -40.815    
                         arrival time                          41.050    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/stop_reg/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.778%)  route 0.709ns (79.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 40.404 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.709    41.026    noisemaker/JA_OBUF[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I2_O)        0.045    41.071 r  noisemaker/stop_i_1/O
                         net (fo=1, routed)           0.000    41.071    noisemaker/stop_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.866    40.404    noisemaker/JA_OBUF[0]
    SLICE_X2Y112         FDRE                                         r  noisemaker/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.079    40.483    
                         clock uncertainty            0.207    40.690    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.125    40.815    noisemaker/stop_reg
  -------------------------------------------------------------------
                         required time                        -40.815    
                         arrival time                          41.071    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.897ns  (logic 0.231ns (25.754%)  route 0.666ns (74.246%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.519ns = ( 40.170 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.593    40.170    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    40.311 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          0.380    40.691    tone/index_reg_n_0_[1]
    SLICE_X7Y113         LUT6 (Prop_lut6_I3_O)        0.045    40.736 r  tone/shiftreg[10]_i_2/O
                         net (fo=1, routed)           0.286    41.022    noisemaker/index_reg[3]_3
    SLICE_X7Y113         LUT6 (Prop_lut6_I4_O)        0.045    41.067 r  noisemaker/shiftreg[10]_i_1__0/O
                         net (fo=1, routed)           0.000    41.067    noisemaker/shiftreg[10]_i_1__0_n_0
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X7Y113         FDRE                                         r  noisemaker/shiftreg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.207    40.686    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.099    40.785    noisemaker/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                        -40.785    
                         arrival time                          41.067    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.937%)  route 0.747ns (80.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.747    41.063    noisemaker/JA_OBUF[1]
    SLICE_X6Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.108 r  noisemaker/shiftreg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    41.108    noisemaker/shiftreg[7]_i_1__0_n_0
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X6Y112         FDRE                                         r  noisemaker/shiftreg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.207    40.687    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.124    40.811    noisemaker/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.811    
                         arrival time                          41.108    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.465%)  route 0.723ns (79.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.723    41.039    noisemaker/JA_OBUF[1]
    SLICE_X4Y113         LUT6 (Prop_lut6_I1_O)        0.045    41.084 r  noisemaker/shiftreg[14]_i_1__0/O
                         net (fo=1, routed)           0.000    41.084    noisemaker/shiftreg[14]_i_1__0_n_0
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.207    40.686    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.098    40.784    noisemaker/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                        -40.784    
                         arrival time                          41.084    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.329%)  route 0.729ns (79.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.729    41.045    noisemaker/JA_OBUF[1]
    SLICE_X4Y113         LUT6 (Prop_lut6_I1_O)        0.045    41.090 r  noisemaker/shiftreg[15]_i_1__0/O
                         net (fo=1, routed)           0.000    41.090    noisemaker/shiftreg[15]_i_1__0_n_0
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X4Y113         FDRE                                         r  noisemaker/shiftreg_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.207    40.686    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.099    40.785    noisemaker/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                        -40.785    
                         arrival time                          41.090    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.114%)  route 0.787ns (80.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns = ( 40.400 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.787    41.104    noisemaker/JA_OBUF[1]
    SLICE_X6Y113         LUT6 (Prop_lut6_I1_O)        0.045    41.149 r  noisemaker/shiftreg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    41.149    noisemaker/shiftreg[6]_i_1__0_n_0
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.400    noisemaker/JA_OBUF[0]
    SLICE_X6Y113         FDRE                                         r  noisemaker/shiftreg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.479    
                         clock uncertainty            0.207    40.686    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.125    40.811    noisemaker/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                        -40.811    
                         arrival time                          41.149    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.412%)  route 0.772ns (80.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.772    41.089    noisemaker/JA_OBUF[1]
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.134 r  noisemaker/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000    41.134    noisemaker/shiftreg[19]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.207    40.687    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.786    noisemaker/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                        -40.786    
                         arrival time                          41.134    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            noisemaker/shiftreg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by bclk_clkgen0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             bclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bclk_clkgen0_1 fall@40.690ns - mclk_clkgen0_1 rise@40.690ns)
  Data Path Delay:        0.962ns  (logic 0.186ns (19.329%)  route 0.776ns (80.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns = ( 40.401 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 40.175 - 40.690 ) 
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    40.939 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    41.379    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    39.124 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    39.552    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    39.578 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    40.175    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    40.316 r  clocks/lrclkgen/output_reg_reg/Q
                         net (fo=35, routed)          0.776    41.093    noisemaker/JA_OBUF[1]
    SLICE_X4Y112         LUT6 (Prop_lut6_I1_O)        0.045    41.138 r  noisemaker/shiftreg[18]_i_1/O
                         net (fo=1, routed)           0.000    41.138    noisemaker/shiftreg[18]_i_1_n_0
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock bclk_clkgen0_1 fall edge)
                                                     40.690    40.690 f  
    E3                                                0.000    40.690 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    41.127 f  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    41.608    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    39.045 f  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    39.509    clocks/someclocks/inst/bclk_clkgen0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    39.538 f  clocks/someclocks/inst/clkout2_buf/O
                         net (fo=30, routed)          0.863    40.401    noisemaker/JA_OBUF[0]
    SLICE_X4Y112         FDRE                                         r  noisemaker/shiftreg_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.079    40.480    
                         clock uncertainty            0.207    40.687    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.099    40.786    noisemaker/shiftreg_reg[18]
  -------------------------------------------------------------------
                         required time                        -40.786    
                         arrival time                          41.138    
  -------------------------------------------------------------------
                         slack                                  0.352    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  mclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.646ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.684ns (22.750%)  route 2.323ns (77.250%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.868     1.384    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I3_O)        0.097     1.481 r  clocks/fsmclkgen/output_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.481    clocks/fsmclkgen/output_reg_i_1__1_n_0
    SLICE_X2Y104         FDRE                                         r  clocks/fsmclkgen/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y104         FDRE                                         r  clocks/fsmclkgen/output_reg_reg/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.069    39.127    clocks/fsmclkgen/output_reg_reg
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                 37.646    

Slack (MET) :             37.667ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.684ns (23.210%)  route 2.263ns (76.790%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.808     1.324    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I4_O)        0.097     1.421 r  clocks/fsmclkgen/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.421    clocks/fsmclkgen/count[2]
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[2]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.030    39.088    clocks/fsmclkgen/count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.088    
                         arrival time                          -1.421    
  -------------------------------------------------------------------
                         slack                                 37.667    

Slack (MET) :             37.667ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.684ns (23.195%)  route 2.265ns (76.805%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.810     1.326    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I4_O)        0.097     1.423 r  clocks/fsmclkgen/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.423    clocks/fsmclkgen/count[4]
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[4]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.032    39.090    clocks/fsmclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                 37.667    

Slack (MET) :             37.690ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.684ns (23.350%)  route 2.245ns (76.650%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.791     1.306    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.403 r  clocks/fsmclkgen/count[18]_i_1/O
                         net (fo=1, routed)           0.000     1.403    clocks/fsmclkgen/count[18]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[18]/C
                         clock pessimism             -0.432    39.142    
                         clock uncertainty           -0.081    39.061    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.032    39.093    clocks/fsmclkgen/count_reg[18]
  -------------------------------------------------------------------
                         required time                         39.093    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                 37.690    

Slack (MET) :             37.724ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.684ns (23.648%)  route 2.208ns (76.352%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.754     1.269    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I3_O)        0.097     1.366 r  clocks/fsmclkgen/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.366    clocks/fsmclkgen/count[0]
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y103         FDRE                                         r  clocks/fsmclkgen/count_reg[0]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.032    39.090    clocks/fsmclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -1.366    
  -------------------------------------------------------------------
                         slack                                 37.724    

Slack (MET) :             37.730ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.684ns (23.715%)  route 2.200ns (76.285%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.746     1.261    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I4_O)        0.097     1.358 r  clocks/fsmclkgen/count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.358    clocks/fsmclkgen/count[12]
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/C
                         clock pessimism             -0.435    39.139    
                         clock uncertainty           -0.081    39.058    
    SLICE_X3Y105         FDRE (Setup_fdre_C_D)        0.030    39.088    clocks/fsmclkgen/count_reg[12]
  -------------------------------------------------------------------
                         required time                         39.088    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                 37.730    

Slack (MET) :             37.746ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.684ns (23.326%)  route 2.248ns (76.674%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.794     1.309    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.406 r  clocks/fsmclkgen/count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.406    clocks/fsmclkgen/count[13]
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
                         clock pessimism             -0.410    39.164    
                         clock uncertainty           -0.081    39.083    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)        0.069    39.152    clocks/fsmclkgen/count_reg[13]
  -------------------------------------------------------------------
                         required time                         39.152    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                 37.746    

Slack (MET) :             37.752ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.684ns (23.350%)  route 2.245ns (76.650%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.791     1.306    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.403 r  clocks/fsmclkgen/count[20]_i_1/O
                         net (fo=1, routed)           0.000     1.403    clocks/fsmclkgen/count[20]
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[20]/C
                         clock pessimism             -0.410    39.164    
                         clock uncertainty           -0.081    39.083    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)        0.072    39.155    clocks/fsmclkgen/count_reg[20]
  -------------------------------------------------------------------
                         required time                         39.155    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                 37.752    

Slack (MET) :             37.804ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.684ns (24.490%)  route 2.109ns (75.510%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 39.571 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.654     1.170    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I4_O)        0.097     1.267 r  clocks/fsmclkgen/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.267    clocks/fsmclkgen/count[11]
    SLICE_X5Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.196    39.571    clocks/fsmclkgen/bbstub_mclk
    SLICE_X5Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[11]/C
                         clock pessimism             -0.451    39.120    
                         clock uncertainty           -0.081    39.039    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.032    39.071    clocks/fsmclkgen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         39.071    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                 37.804    

Slack (MET) :             37.822ns  (required time - arrival time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.684ns (24.468%)  route 2.111ns (75.532%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 39.574 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.299    -1.526    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.393    -1.133 r  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          1.153     0.020    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.097     0.117 r  clocks/fsmclkgen/count[20]_i_10/O
                         net (fo=1, routed)           0.302     0.419    clocks/fsmclkgen/count[20]_i_10_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.097     0.516 r  clocks/fsmclkgen/count[20]_i_4/O
                         net (fo=22, routed)          0.657     1.172    clocks/fsmclkgen/count[20]_i_4_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.097     1.269 r  clocks/fsmclkgen/count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.269    clocks/fsmclkgen/count[15]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          1.199    39.574    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/C
                         clock pessimism             -0.432    39.142    
                         clock uncertainty           -0.081    39.061    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.030    39.091    clocks/fsmclkgen/count_reg[15]
  -------------------------------------------------------------------
                         required time                         39.091    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                 37.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.433%)  route 0.144ns (43.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.230    clocks/lrclkgen/count[0]
    SLICE_X2Y106         LUT6 (Prop_lut6_I2_O)        0.045    -0.185 r  clocks/lrclkgen/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    clocks/lrclkgen/count_0[5]
    SLICE_X2Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/lrclkgen/count_reg[5]/C
                         clock pessimism             -0.217    -0.498    
                         clock uncertainty            0.081    -0.418    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.297    clocks/lrclkgen/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.198%)  route 0.102ns (32.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.102    -0.248    clocks/lrclkgen/count[6]
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  clocks/lrclkgen/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    clocks/lrclkgen/count_0[0]
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.092    -0.329    clocks/lrclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.907%)  route 0.123ns (37.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          0.123    -0.227    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X3Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  clocks/fsmclkgen/count[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    clocks/fsmclkgen/count[17]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[17]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.092    -0.329    clocks/fsmclkgen/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clocks/fsmclkgen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.097%)  route 0.122ns (36.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/fsmclkgen/bbstub_mclk
    SLICE_X2Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  clocks/fsmclkgen/count_reg[13]/Q
                         net (fo=24, routed)          0.122    -0.228    clocks/fsmclkgen/count_reg_n_0_[13]
    SLICE_X3Y106         LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  clocks/fsmclkgen/count[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    clocks/fsmclkgen/count[15]
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y106         FDRE                                         r  clocks/fsmclkgen/count_reg[15]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.091    -0.330    clocks/fsmclkgen/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tone/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.939%)  route 0.159ns (46.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.593    -0.519    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  tone/index_reg[1]/Q
                         net (fo=25, routed)          0.159    -0.219    tone/index_reg_n_0_[1]
    SLICE_X5Y114         LUT5 (Prop_lut5_I1_O)        0.045    -0.174 r  tone/index[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    tone/p_0_in[4]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.863    -0.289    tone/JA_OBUF[0]
    SLICE_X5Y114         FDRE                                         r  tone/index_reg[4]/C
                         clock pessimism             -0.230    -0.519    
                         clock uncertainty            0.081    -0.439    
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.092    -0.347    tone/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clocks/serialclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/serialclkgen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.247ns (64.583%)  route 0.135ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.599    -0.513    clocks/serialclkgen/bbstub_mclk
    SLICE_X2Y101         FDRE                                         r  clocks/serialclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.148    -0.365 r  clocks/serialclkgen/count_reg[6]/Q
                         net (fo=3, routed)           0.135    -0.230    clocks/serialclkgen/count_reg_n_0_[6]
    SLICE_X4Y101         LUT5 (Prop_lut5_I3_O)        0.099    -0.131 r  clocks/serialclkgen/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.131    clocks/serialclkgen/count[0]
    SLICE_X4Y101         FDRE                                         r  clocks/serialclkgen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.868    -0.283    clocks/serialclkgen/bbstub_mclk
    SLICE_X4Y101         FDRE                                         r  clocks/serialclkgen/count_reg[0]/C
                         clock pessimism             -0.194    -0.477    
                         clock uncertainty            0.081    -0.397    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.091    -0.306    clocks/serialclkgen/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.207ns (53.210%)  route 0.182ns (46.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  clocks/lrclkgen/count_reg[6]/Q
                         net (fo=4, routed)           0.182    -0.168    clocks/lrclkgen/count[6]
    SLICE_X2Y105         LUT4 (Prop_lut4_I2_O)        0.043    -0.125 r  clocks/lrclkgen/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    clocks/lrclkgen/count_0[7]
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X2Y105         FDRE                                         r  clocks/lrclkgen/count_reg[7]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.081    -0.434    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.131    -0.303    clocks/lrclkgen/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tone/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.596    -0.516    tone/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  tone/index_reg[2]/Q
                         net (fo=24, routed)          0.166    -0.209    tone/index_reg_n_0_[2]
    SLICE_X3Y111         LUT3 (Prop_lut3_I0_O)        0.045    -0.164 r  tone/index[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    tone/p_0_in[2]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.868    -0.283    tone/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  tone/index_reg[2]/C
                         clock pessimism             -0.233    -0.516    
                         clock uncertainty            0.081    -0.436    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.091    -0.345    tone/index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 clocks/fsmclkgen/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/fsmclkgen/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.598    -0.514    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/fsmclkgen/count_reg[12]/Q
                         net (fo=23, routed)          0.166    -0.207    clocks/fsmclkgen/count_reg_n_0_[12]
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.045    -0.162 r  clocks/fsmclkgen/count[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    clocks/fsmclkgen/count[12]
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.871    -0.281    clocks/fsmclkgen/bbstub_mclk
    SLICE_X3Y105         FDRE                                         r  clocks/fsmclkgen/count_reg[12]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.081    -0.434    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.091    -0.343    clocks/fsmclkgen/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tone/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            tone/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.594    -0.518    tone/JA_OBUF[0]
    SLICE_X3Y113         FDRE                                         r  tone/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.377 f  tone/index_reg[0]/Q
                         net (fo=26, routed)          0.166    -0.211    tone/index_reg_n_0_[0]
    SLICE_X3Y113         LUT1 (Prop_lut1_I0_O)        0.045    -0.166 r  tone/index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    tone/p_0_in[0]
    SLICE_X3Y113         FDRE                                         r  tone/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=51, routed)          0.866    -0.286    tone/JA_OBUF[0]
    SLICE_X3Y113         FDRE                                         r  tone/index_reg[0]/C
                         clock pessimism             -0.232    -0.518    
                         clock uncertainty            0.081    -0.438    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.091    -0.347    tone/index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.181    





