per_cpu	,	F_17
OMAP5_AUXCOREBOOT0_OFFSET	,	V_45
parent	,	V_82
ENOMEM	,	V_91
sar_writel	,	F_5
OMAP5_SAR_BACKUP_STATUS_OFFSET	,	V_47
virq	,	V_76
"%s: no parent, giving up\n"	,	L_2
hwirq	,	V_18
writel_relaxed	,	F_4
PM_OMAP4_CPU_OSWR_DISABLE	,	V_65
omap_secure_dispatcher	,	F_29
_wakeupgen_restore_masks	,	F_18
irq_domain_alloc_irqs_parent	,	F_45
OMAP_AMBA_IF_MODE	,	V_100
raw_spin_unlock_irqrestore	,	F_12
omap4_irq_save_context	,	F_21
sar_base	,	V_8
IS_PM44XX_ERRATUM	,	F_37
action	,	V_54
irq_domain	,	V_68
CPU_CLUSTER_PM_EXIT	,	V_64
wakeupgen_domain_alloc	,	F_43
val	,	V_6
WAKEUPGENENB_OFFSET_CPU0	,	V_27
WAKEUPGENENB_OFFSET_CPU1	,	V_28
omap_smc1	,	F_58
irq_chip_unmask_parent	,	F_15
OMAP4_HAL_SAVEGIC_INDEX	,	V_49
AUXCOREBOOT1_OFFSET	,	V_34
node	,	V_84
full_name	,	V_87
soc_is_am43xx	,	F_53
"%s: unable to obtain parent domain\n"	,	L_3
domain	,	V_75
pr_err	,	F_30
WKG_MASK_ALL	,	V_24
cmd	,	V_60
OMAP5_AUXCOREBOOT1_OFFSET	,	V_46
irq_data	,	V_14
ENODEV	,	V_88
nr_irqs	,	V_77
EPERM	,	V_90
flags	,	V_16
max_irqs	,	V_93
AM43XX_IRQS	,	V_96
device_node	,	V_83
_wakeupgen_set_all	,	F_19
irq_hw_number_t	,	T_5
WKG_UNMASK_ALL	,	V_25
soc_is_dra7xx	,	F_56
"GIC and Wakeupgen context save failed\n"	,	L_1
irq_pm_init	,	F_36
wakeupgen_chip	,	V_81
__raw_readl	,	F_57
soc_is_omap54xx	,	F_26
wakeupgen_writel	,	F_3
irq_domain_add_hierarchy	,	F_54
register_hotcpu_notifier	,	F_33
u8	,	T_2
set	,	V_23
d	,	V_15
OMAP_PTMSYNCREQ_MASK	,	V_35
parent_fwspec	,	V_79
irq_cpu_hotplug_notify	,	F_31
"WakeupGen: Not supported on OMAP4430 ES1.0\n"	,	L_4
OMAP4_NR_IRQS	,	V_94
irq	,	V_9
i	,	V_13
wakeupgen_unmask	,	F_14
omap_get_wakeupgen_base	,	F_39
reg_index	,	V_11
PTMSYNCREQ_MASK_OFFSET	,	V_36
wakeupgen_irqmask_all	,	F_20
hcpu	,	V_55
EINVAL	,	V_73
AUXCOREBOOT0_OFFSET	,	V_32
irq_notifier_block	,	V_66
v	,	V_61
omap_rev	,	F_22
wakeupgen_domain_ops	,	V_97
__init	,	T_3
of_iomap	,	F_50
self	,	V_53
notifier_block	,	V_52
smp_processor_id	,	F_47
irqmasks	,	V_21
irq_chip_mask_parent	,	F_13
irq_sar_clear	,	F_27
cpu_pm_register_notifier	,	F_38
data	,	V_78
FLAG_START_CRITICAL	,	V_50
irq_banks	,	V_20
OMAP_AUX_CORE_BOOT_1	,	V_33
irq_save_secure_context	,	F_28
OMAP_AUX_CORE_BOOT_0	,	V_31
__iomem	,	T_4
OMAP4430_REV_ES1_0	,	V_26
SAR_BACKUP_STATUS_OFFSET	,	V_39
bit_posn	,	V_10
MAX_IRQS	,	V_80
u32	,	T_1
reg	,	V_22
CPU_CLUSTER_PM_ENTER	,	V_62
wakeupgen_init	,	F_46
CPU0_ID	,	V_98
wakeupgen_domain_translate	,	F_41
fwnode	,	V_71
irq_notifier	,	F_34
omap5_irq_save_context	,	F_23
ret	,	V_48
OMAP4_NR_BANKS	,	V_92
offset	,	V_7
param_count	,	V_72
cpu	,	V_2
WARN	,	F_49
irq_target_cpu	,	V_19
wakeupgen_lock	,	V_17
WAKEUPGENENB_SECURE_OFFSET_CPU0	,	V_29
readl_relaxed	,	F_2
WAKEUPGENENB_SECURE_OFFSET_CPU1	,	V_30
SAR_BACKUP_STATUS_WAKEUPGEN	,	V_40
raw_spin_lock_irqsave	,	F_11
API_HAL_RET_VALUE_OK	,	V_51
cpu_is_omap44xx	,	F_52
_wakeupgen_clear	,	F_7
bit_number	,	V_12
idx	,	V_1
parent_domain	,	V_85
OMAP_WKG_ENB_A_0	,	V_4
irq_save_context	,	F_24
iounmap	,	F_55
_wakeupgen_set	,	F_9
ENXIO	,	V_89
omap_secure_apis_support	,	F_40
OMAP5_WAKEUPGENENB_SECURE_OFFSET_CPU1	,	V_44
_wakeupgen_get_irq_info	,	F_6
OMAP5_WAKEUPGENENB_SECURE_OFFSET_CPU0	,	V_43
irq_hotplug_notifier	,	V_59
PTMSYNCREQ_EN_OFFSET	,	V_38
AM43XX_NR_REG_BANKS	,	V_95
OMAP5_WAKEUPGENENB_OFFSET_CPU0	,	V_41
OMAP5_WAKEUPGENENB_OFFSET_CPU1	,	V_42
param	,	V_74
wakeupgen_base	,	V_3
_wakeupgen_save_masks	,	F_16
OMAP2_DEVICE_TYPE_GP	,	V_63
boot_cpu	,	V_86
OMAP5_MON_AMBA_IF_INDEX	,	V_101
fwspec	,	V_70
OMAP_PTMSYNCREQ_EN	,	V_37
CPU_ONLINE	,	V_56
is_of_node	,	F_42
irq_hotplug_init	,	F_32
WARN_ON	,	F_51
NOTIFY_OK	,	V_58
BIT	,	F_8
wakeupgen_readl	,	F_1
omap4_get_sar_ram_base	,	F_25
wakeupgen_mask	,	F_10
omap_type	,	F_35
CPU_ENA_OFFSET	,	V_5
CPU1_ID	,	V_99
CPU_DEAD	,	V_57
omap_secure_apis	,	V_67
irq_fwspec	,	V_69
irq_find_host	,	F_48
irq_domain_set_hwirq_and_chip	,	F_44
