// Seed: 3012286462
module module_0 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2,
    output wire id_3,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output uwire id_9,
    output uwire id_10,
    input uwire id_11
);
  assign module_1.id_2 = 0;
  wire id_13;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_3 = 32'd32
) (
    input tri0 id_0,
    input tri1 _id_1,
    input tri id_2,
    input wand _id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri0 id_6
);
  assign id_5 = -1;
  id_8 :
  assert property (@(posedge id_0) id_8)
  else $signed(81);
  ;
  logic id_9 = id_1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_5,
      id_5,
      id_4,
      id_0,
      id_2,
      id_2,
      id_5,
      id_5,
      id_5,
      id_4
  );
  wire [id_1  ==  id_3 : id_1] id_10;
endmodule
